Loading plugins phase: Elapsed time ==> 0s.122ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p S:\CODE 22\PSOC\PSoC_Audio_MIDI\PSoC_Audio_MIDI.cydsn\PSoC_Audio_MIDI.cyprj -d CY8C5888LTI-LP097 -s S:\CODE 22\PSOC\PSoC_Audio_MIDI\PSoC_Audio_MIDI.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 6s.517ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.059ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  PSoC_Audio_MIDI.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=S:\CODE 22\PSOC\PSoC_Audio_MIDI\PSoC_Audio_MIDI.cydsn\PSoC_Audio_MIDI.cyprj -dcpsoc3 PSoC_Audio_MIDI.v -verilog
======================================================================

======================================================================
Compiling:  PSoC_Audio_MIDI.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=S:\CODE 22\PSOC\PSoC_Audio_MIDI\PSoC_Audio_MIDI.cydsn\PSoC_Audio_MIDI.cyprj -dcpsoc3 PSoC_Audio_MIDI.v -verilog
======================================================================

======================================================================
Compiling:  PSoC_Audio_MIDI.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=S:\CODE 22\PSOC\PSoC_Audio_MIDI\PSoC_Audio_MIDI.cydsn\PSoC_Audio_MIDI.cyprj -dcpsoc3 -verilog PSoC_Audio_MIDI.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat May 20 17:24:01 2023


======================================================================
Compiling:  PSoC_Audio_MIDI.v
Program  :   vpp
Options  :    -yv2 -q10 PSoC_Audio_MIDI.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat May 20 17:24:01 2023

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'PSoC_Audio_MIDI.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v (line 836, col 120):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v (line 915, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  PSoC_Audio_MIDI.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=S:\CODE 22\PSOC\PSoC_Audio_MIDI\PSoC_Audio_MIDI.cydsn\PSoC_Audio_MIDI.cyprj -dcpsoc3 -verilog PSoC_Audio_MIDI.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat May 20 17:24:01 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'S:\CODE 22\PSOC\PSoC_Audio_MIDI\PSoC_Audio_MIDI.cydsn\codegentemp\PSoC_Audio_MIDI.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'S:\CODE 22\PSOC\PSoC_Audio_MIDI\PSoC_Audio_MIDI.cydsn\codegentemp\PSoC_Audio_MIDI.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  PSoC_Audio_MIDI.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=S:\CODE 22\PSOC\PSoC_Audio_MIDI\PSoC_Audio_MIDI.cydsn\PSoC_Audio_MIDI.cyprj -dcpsoc3 -verilog PSoC_Audio_MIDI.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat May 20 17:24:01 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'S:\CODE 22\PSOC\PSoC_Audio_MIDI\PSoC_Audio_MIDI.cydsn\codegentemp\PSoC_Audio_MIDI.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'S:\CODE 22\PSOC\PSoC_Audio_MIDI\PSoC_Audio_MIDI.cydsn\codegentemp\PSoC_Audio_MIDI.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_354
	\UART_1:BUART:reset_sr\
	Net_309
	Net_304
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_0\
	Net_301
	\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_7:lt\
	\UART_1:BUART:sRX:MODULE_7:eq\
	\UART_1:BUART:sRX:MODULE_7:gt\
	\UART_1:BUART:sRX:MODULE_7:gte\
	\UART_1:BUART:sRX:MODULE_7:lte\
	\WaveDAC8_1:Net_280\
	\WaveDAC8_1:Net_80\
	\analogADC:Net_268\
	\analogADC:Net_270\
	Net_253
	Net_246
	Net_241
	Net_235
	\Timer_Echo:Net_260\
	Net_432
	Net_433
	\Timer_Echo:Net_53\
	\Timer_Echo:TimerUDB:ctrl_enable\
	\Timer_Echo:TimerUDB:ctrl_ten\
	\Timer_Echo:TimerUDB:control_7\
	\Timer_Echo:TimerUDB:control_6\
	\Timer_Echo:TimerUDB:control_5\
	\Timer_Echo:TimerUDB:control_4\
	\Timer_Echo:TimerUDB:control_3\
	\Timer_Echo:TimerUDB:control_2\
	\Timer_Echo:TimerUDB:control_1\
	\Timer_Echo:TimerUDB:control_0\
	\Timer_Echo:TimerUDB:ctrl_cmode_0\
	\Timer_Echo:TimerUDB:ctrl_tmode_1\
	\Timer_Echo:TimerUDB:ctrl_tmode_0\
	\Timer_Echo:TimerUDB:ctrl_ic_1\
	\Timer_Echo:TimerUDB:ctrl_ic_0\
	Net_431
	\Timer_Echo:TimerUDB:zeros_3\
	\Timer_Echo:TimerUDB:zeros_2\
	\Timer_Echo:Net_102\
	\Timer_Echo:Net_266\
	\I2COLED:bI2C_UDB:ctrl_hw_addr_en\
	\I2COLED:bI2C_UDB:scl_went_high\
	\I2COLED:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_1\
	\I2COLED:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_1\
	\I2COLED:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lt_0\
	\I2COLED:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gt_0\
	\I2COLED:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lti_0\
	\I2COLED:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gti_0\
	\I2COLED:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_0\
	\I2COLED:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_0\
	\I2COLED:bI2C_UDB:genblk6:MODULE_1:g1:a0:xeq\
	\I2COLED:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlt\
	\I2COLED:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlte\
	\I2COLED:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgt\
	\I2COLED:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgte\
	\I2COLED:bI2C_UDB:genblk6:MODULE_1:lt\
	\I2COLED:bI2C_UDB:genblk6:MODULE_1:eq\
	\I2COLED:bI2C_UDB:genblk6:MODULE_1:gt\
	\I2COLED:bI2C_UDB:genblk6:MODULE_1:gte\
	\I2COLED:bI2C_UDB:genblk6:MODULE_1:lte\
	\I2COLED:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_1\
	\I2COLED:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_1\
	\I2COLED:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lt_0\
	\I2COLED:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gt_0\
	\I2COLED:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lti_0\
	\I2COLED:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gti_0\
	\I2COLED:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_0\
	\I2COLED:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_0\
	\I2COLED:bI2C_UDB:genblk6:MODULE_2:g1:a0:xneq\
	\I2COLED:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlt\
	\I2COLED:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlte\
	\I2COLED:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgt\
	\I2COLED:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgte\
	\I2COLED:bI2C_UDB:genblk6:MODULE_2:lt\
	\I2COLED:bI2C_UDB:genblk6:MODULE_2:gt\
	\I2COLED:bI2C_UDB:genblk6:MODULE_2:gte\
	\I2COLED:bI2C_UDB:genblk6:MODULE_2:lte\
	\I2COLED:bI2C_UDB:genblk6:MODULE_2:neq\
	Net_331
	\I2COLED:Net_973\
	Net_332
	\I2COLED:Net_974\
	\I2COLED:timeout_clk\
	Net_333
	\I2COLED:Net_975\
	Net_335
	Net_337
	Net_428
	\UART_TOESP:BUART:reset_sr\
	Net_409
	Net_405
	\UART_TOESP:BUART:sRX:s23Poll:MODULE_8:g2:a0:b_1\
	\UART_TOESP:BUART:sRX:s23Poll:MODULE_8:g2:a0:b_0\
	\UART_TOESP:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_0\
	\UART_TOESP:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_0\
	Net_402
	\UART_TOESP:BUART:sRX:MODULE_11:g2:a0:gta_0\
	\UART_TOESP:BUART:sRX:MODULE_12:g1:a0:gx:u0:albi_1\
	\UART_TOESP:BUART:sRX:MODULE_12:g1:a0:gx:u0:agbi_1\
	\UART_TOESP:BUART:sRX:MODULE_12:g1:a0:gx:u0:lt_0\
	\UART_TOESP:BUART:sRX:MODULE_12:g1:a0:gx:u0:gt_0\
	\UART_TOESP:BUART:sRX:MODULE_12:g1:a0:gx:u0:lti_0\
	\UART_TOESP:BUART:sRX:MODULE_12:g1:a0:gx:u0:gti_0\
	\UART_TOESP:BUART:sRX:MODULE_12:g1:a0:gx:u0:albi_0\
	\UART_TOESP:BUART:sRX:MODULE_12:g1:a0:gx:u0:agbi_0\
	\UART_TOESP:BUART:sRX:MODULE_12:g1:a0:xeq\
	\UART_TOESP:BUART:sRX:MODULE_12:g1:a0:xlt\
	\UART_TOESP:BUART:sRX:MODULE_12:g1:a0:xlte\
	\UART_TOESP:BUART:sRX:MODULE_12:g1:a0:xgt\
	\UART_TOESP:BUART:sRX:MODULE_12:g1:a0:xgte\
	\UART_TOESP:BUART:sRX:MODULE_12:lt\
	\UART_TOESP:BUART:sRX:MODULE_12:eq\
	\UART_TOESP:BUART:sRX:MODULE_12:gt\
	\UART_TOESP:BUART:sRX:MODULE_12:gte\
	\UART_TOESP:BUART:sRX:MODULE_12:lte\
	\WaveDAC8_2:Net_280\
	\WaveDAC8_2:Net_80\


Deleted 137 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing zero to \Timer_Mode:Net_260\
Aliasing Net_364 to \Timer_Mode:Net_260\
Aliasing tmpOE__Pin_Dice_2_net_0 to \Timer_Mode:Net_102\
Aliasing one to \Timer_Mode:Net_102\
Aliasing tmpOE__Pin_Dice_1_net_0 to \Timer_Mode:Net_102\
Aliasing tmpOE__Pin_Dice_LED_2_net_0 to \Timer_Mode:Net_102\
Aliasing tmpOE__Pin_Dice_LED_1_net_0 to \Timer_Mode:Net_102\
Aliasing tmpOE__Rx_1_net_0 to \Timer_Mode:Net_102\
Aliasing tmpOE__Tx_1_net_0 to \Timer_Mode:Net_102\
Aliasing Net_300 to \Timer_Mode:Net_260\
Aliasing \UART_1:BUART:tx_hd_send_break\ to \Timer_Mode:Net_260\
Aliasing \UART_1:BUART:HalfDuplexSend\ to \Timer_Mode:Net_260\
Aliasing \UART_1:BUART:FinalParityType_1\ to \Timer_Mode:Net_260\
Aliasing \UART_1:BUART:FinalParityType_0\ to \Timer_Mode:Net_260\
Aliasing \UART_1:BUART:FinalAddrMode_2\ to \Timer_Mode:Net_260\
Aliasing \UART_1:BUART:FinalAddrMode_1\ to \Timer_Mode:Net_260\
Aliasing \UART_1:BUART:FinalAddrMode_0\ to \Timer_Mode:Net_260\
Aliasing \UART_1:BUART:tx_ctrl_mark\ to \Timer_Mode:Net_260\
Aliasing \UART_1:BUART:tx_status_6\ to \Timer_Mode:Net_260\
Aliasing \UART_1:BUART:tx_status_5\ to \Timer_Mode:Net_260\
Aliasing \UART_1:BUART:tx_status_4\ to \Timer_Mode:Net_260\
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to \Timer_Mode:Net_260\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to \Timer_Mode:Net_102\
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to \Timer_Mode:Net_260\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to \Timer_Mode:Net_102\
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\ to \Timer_Mode:Net_102\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\ to \Timer_Mode:Net_260\
Aliasing \UART_1:BUART:rx_status_1\ to \Timer_Mode:Net_260\
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_6\ to \Timer_Mode:Net_260\
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_5\ to \Timer_Mode:Net_260\
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_4\ to \Timer_Mode:Net_260\
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_6\ to \Timer_Mode:Net_260\
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_5\ to \Timer_Mode:Net_260\
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_4\ to \Timer_Mode:Net_260\
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_3\ to \Timer_Mode:Net_260\
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_2\ to \Timer_Mode:Net_102\
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_1\ to \Timer_Mode:Net_102\
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_0\ to \Timer_Mode:Net_260\
Aliasing \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\ to \Timer_Mode:Net_102\
Aliasing tmpOE__Vout_2_net_0 to \Timer_Mode:Net_102\
Aliasing Net_545 to \Timer_Mode:Net_260\
Aliasing \WaveDAC8_1:VDAC8:Net_83\ to \Timer_Mode:Net_260\
Aliasing \WaveDAC8_1:VDAC8:Net_81\ to \Timer_Mode:Net_260\
Aliasing \WaveDAC8_1:VDAC8:Net_82\ to \Timer_Mode:Net_260\
Aliasing \analogADC:Net_482\ to \Timer_Mode:Net_260\
Aliasing \analogADC:Net_252\ to \Timer_Mode:Net_260\
Aliasing \analogADC:soc\ to \Timer_Mode:Net_102\
Aliasing tmpOE__analogBut_net_0 to \Timer_Mode:Net_102\
Aliasing tmpOE__analogY_net_0 to \Timer_Mode:Net_102\
Aliasing tmpOE__analogX_net_0 to \Timer_Mode:Net_102\
Aliasing tmpOE__but3_net_0 to \Timer_Mode:Net_102\
Aliasing tmpOE__but2_net_0 to \Timer_Mode:Net_102\
Aliasing tmpOE__but1_net_0 to \Timer_Mode:Net_102\
Aliasing tmpOE__Pin_EchoReturn_net_0 to \Timer_Mode:Net_102\
Aliasing tmpOE__Pin_EchoTrig_net_0 to \Timer_Mode:Net_102\
Aliasing Net_276 to \Timer_Mode:Net_260\
Aliasing \Timer_Echo:TimerUDB:ctrl_cmode_1\ to \Timer_Mode:Net_260\
Aliasing \Timer_Echo:TimerUDB:trigger_enable\ to \Timer_Mode:Net_102\
Aliasing \Timer_Echo:TimerUDB:status_6\ to \Timer_Mode:Net_260\
Aliasing \Timer_Echo:TimerUDB:status_5\ to \Timer_Mode:Net_260\
Aliasing \Timer_Echo:TimerUDB:status_4\ to \Timer_Mode:Net_260\
Aliasing \Timer_Echo:TimerUDB:status_0\ to \Timer_Echo:TimerUDB:tc_i\
Aliasing tmpOE__SDA_1_net_0 to \Timer_Mode:Net_102\
Aliasing tmpOE__SCL_1_net_0 to \Timer_Mode:Net_102\
Aliasing Net_330 to \Timer_Mode:Net_260\
Aliasing \I2COLED:bI2C_UDB:status_6\ to \Timer_Mode:Net_260\
Aliasing \I2COLED:bI2C_UDB:cs_addr_shifter_2\ to \Timer_Mode:Net_260\
Aliasing \I2COLED:bI2C_UDB:cs_addr_clkgen_2\ to \Timer_Mode:Net_260\
Aliasing \I2COLED:bI2C_UDB:bus_busy\ to \Timer_Mode:Net_260\
Aliasing \I2COLED:bI2C_UDB:lost_arb\ to \Timer_Mode:Net_260\
Aliasing \I2COLED:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\ to \I2COLED:sda_x_wire\
Aliasing \I2COLED:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\ to \Timer_Mode:Net_102\
Aliasing \I2COLED:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\ to \Timer_Mode:Net_102\
Aliasing \I2COLED:scl_x_wire\ to \I2COLED:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\
Aliasing \I2COLED:Net_969\ to \Timer_Mode:Net_102\
Aliasing \I2COLED:Net_968\ to \Timer_Mode:Net_102\
Aliasing \Timer_Display:Net_260\ to \Timer_Mode:Net_260\
Aliasing Net_361 to \Timer_Mode:Net_260\
Aliasing \Timer_Display:Net_102\ to \Timer_Mode:Net_102\
Aliasing tmpOE__Rx_2_net_0 to \Timer_Mode:Net_102\
Aliasing Net_401 to \Timer_Mode:Net_260\
Aliasing \UART_TOESP:BUART:tx_hd_send_break\ to \Timer_Mode:Net_260\
Aliasing \UART_TOESP:BUART:HalfDuplexSend\ to \Timer_Mode:Net_260\
Aliasing \UART_TOESP:BUART:FinalParityType_1\ to \Timer_Mode:Net_260\
Aliasing \UART_TOESP:BUART:FinalParityType_0\ to \Timer_Mode:Net_260\
Aliasing \UART_TOESP:BUART:FinalAddrMode_2\ to \Timer_Mode:Net_260\
Aliasing \UART_TOESP:BUART:FinalAddrMode_1\ to \Timer_Mode:Net_260\
Aliasing \UART_TOESP:BUART:FinalAddrMode_0\ to \Timer_Mode:Net_260\
Aliasing \UART_TOESP:BUART:tx_ctrl_mark\ to \Timer_Mode:Net_260\
Aliasing \UART_TOESP:BUART:tx_status_6\ to \Timer_Mode:Net_260\
Aliasing \UART_TOESP:BUART:tx_status_5\ to \Timer_Mode:Net_260\
Aliasing \UART_TOESP:BUART:tx_status_4\ to \Timer_Mode:Net_260\
Aliasing \UART_TOESP:BUART:rx_count7_bit8_wire\ to \Timer_Mode:Net_260\
Aliasing \UART_TOESP:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to \Timer_Mode:Net_102\
Aliasing \UART_TOESP:BUART:sRX:s23Poll:MODIN6_1\ to \UART_TOESP:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \UART_TOESP:BUART:sRX:s23Poll:MODIN6_0\ to \UART_TOESP:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \UART_TOESP:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_1\ to \Timer_Mode:Net_260\
Aliasing \UART_TOESP:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_0\ to \Timer_Mode:Net_102\
Aliasing \UART_TOESP:BUART:sRX:s23Poll:MODIN7_1\ to \UART_TOESP:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \UART_TOESP:BUART:sRX:s23Poll:MODIN7_0\ to \UART_TOESP:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \UART_TOESP:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_1\ to \Timer_Mode:Net_102\
Aliasing \UART_TOESP:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_0\ to \Timer_Mode:Net_260\
Aliasing \UART_TOESP:BUART:rx_status_1\ to \Timer_Mode:Net_260\
Aliasing \UART_TOESP:BUART:sRX:MODULE_11:g2:a0:newa_6\ to \Timer_Mode:Net_260\
Aliasing \UART_TOESP:BUART:sRX:MODULE_11:g2:a0:newa_5\ to \Timer_Mode:Net_260\
Aliasing \UART_TOESP:BUART:sRX:MODULE_11:g2:a0:newa_4\ to \Timer_Mode:Net_260\
Aliasing \UART_TOESP:BUART:sRX:MODULE_11:g2:a0:newb_6\ to \Timer_Mode:Net_260\
Aliasing \UART_TOESP:BUART:sRX:MODULE_11:g2:a0:newb_5\ to \Timer_Mode:Net_260\
Aliasing \UART_TOESP:BUART:sRX:MODULE_11:g2:a0:newb_4\ to \Timer_Mode:Net_260\
Aliasing \UART_TOESP:BUART:sRX:MODULE_11:g2:a0:newb_3\ to \Timer_Mode:Net_260\
Aliasing \UART_TOESP:BUART:sRX:MODULE_11:g2:a0:newb_2\ to \Timer_Mode:Net_102\
Aliasing \UART_TOESP:BUART:sRX:MODULE_11:g2:a0:newb_1\ to \Timer_Mode:Net_102\
Aliasing \UART_TOESP:BUART:sRX:MODULE_11:g2:a0:newb_0\ to \Timer_Mode:Net_260\
Aliasing \UART_TOESP:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_0\ to \Timer_Mode:Net_102\
Aliasing tmpOE__Tx_2_net_0 to \Timer_Mode:Net_102\
Aliasing tmpOE__Pin_OSZ2_net_0 to \Timer_Mode:Net_102\
Aliasing \WaveDAC8_2:VDAC8:Net_83\ to \Timer_Mode:Net_260\
Aliasing \WaveDAC8_2:VDAC8:Net_81\ to \Timer_Mode:Net_260\
Aliasing \WaveDAC8_2:VDAC8:Net_82\ to \Timer_Mode:Net_260\
Aliasing tmpOE__Vout_1_net_0 to \Timer_Mode:Net_102\
Aliasing tmpOE__Pin_OSZ1_net_0 to \Timer_Mode:Net_102\
Aliasing tmpOE__Pin_OSZ1_LED_net_0 to \Timer_Mode:Net_102\
Aliasing tmpOE__Pin_OSZ2_LED_net_0 to \Timer_Mode:Net_102\
Aliasing \UART_1:BUART:rx_break_status\\D\ to \Timer_Mode:Net_260\
Aliasing Net_243D to \Timer_Mode:Net_260\
Aliasing Net_238D to \Timer_Mode:Net_260\
Aliasing Net_233D to \Timer_Mode:Net_260\
Aliasing \Timer_Echo:TimerUDB:capture_last\\D\ to \Timer_Mode:Net_260\
Aliasing \Timer_Echo:TimerUDB:hwEnable_reg\\D\ to \Timer_Echo:TimerUDB:run_mode\
Aliasing \Timer_Echo:TimerUDB:capture_out_reg_i\\D\ to \Timer_Echo:TimerUDB:capt_fifo_load_int\
Aliasing \I2COLED:bI2C_UDB:scl_in_reg\\D\ to \I2COLED:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\
Aliasing \I2COLED:bI2C_UDB:sda_in_last_reg\\D\ to \I2COLED:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\
Aliasing \UART_TOESP:BUART:rx_break_status\\D\ to \Timer_Mode:Net_260\
Aliasing \WaveDAC8_2:cydff_1\\D\ to \WaveDAC8_1:cydff_1\\D\
Removing Rhs of wire Net_355[1] = \Timer_Mode:Net_57\[10]
Removing Rhs of wire \Timer_Mode:Net_266\[5] = \Timer_Mode:Net_102\[12]
Removing Rhs of wire zero[6] = \Timer_Mode:Net_260\[4]
Removing Lhs of wire Net_364[7] = zero[6]
Removing Rhs of wire tmpOE__Pin_Dice_2_net_0[17] = \Timer_Mode:Net_266\[5]
Removing Lhs of wire one[21] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire tmpOE__Pin_Dice_1_net_0[24] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire tmpOE__Pin_Dice_LED_2_net_0[30] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire tmpOE__Pin_Dice_LED_1_net_0[36] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire tmpOE__Rx_1_net_0[42] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire tmpOE__Tx_1_net_0[48] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire \UART_1:Net_61\[56] = \UART_1:Net_9\[55]
Removing Lhs of wire Net_300[60] = zero[6]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[61] = zero[6]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[62] = zero[6]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[63] = zero[6]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[64] = zero[6]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[65] = zero[6]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[66] = zero[6]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[67] = zero[6]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[68] = zero[6]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[79] = \UART_1:BUART:tx_bitclk_dp\[115]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[125] = \UART_1:BUART:tx_counter_dp\[116]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[126] = zero[6]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[127] = zero[6]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[128] = zero[6]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[130] = \UART_1:BUART:tx_fifo_empty\[93]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[132] = \UART_1:BUART:tx_fifo_notfull\[92]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[192] = zero[6]
Removing Rhs of wire add_vv_vv_MODGEN_3_1[199] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\[210]
Removing Rhs of wire add_vv_vv_MODGEN_3_0[201] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\[211]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[202] = \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[227]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[203] = \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\[241]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_1\[204] = MODIN1_1[205]
Removing Rhs of wire MODIN1_1[205] = \UART_1:BUART:pollcount_1\[198]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_0\[206] = MODIN1_0[207]
Removing Rhs of wire MODIN1_0[207] = \UART_1:BUART:pollcount_0\[200]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[213] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[214] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[215] = MODIN1_1[205]
Removing Lhs of wire MODIN2_1[216] = MODIN1_1[205]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[217] = MODIN1_0[207]
Removing Lhs of wire MODIN2_0[218] = MODIN1_0[207]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[219] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[220] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[221] = MODIN1_1[205]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[222] = MODIN1_0[207]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[223] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[224] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_1\[229] = MODIN1_1[205]
Removing Lhs of wire MODIN3_1[230] = MODIN1_1[205]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_0\[231] = MODIN1_0[207]
Removing Lhs of wire MODIN3_0[232] = MODIN1_0[207]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\[233] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\[234] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_1\[235] = MODIN1_1[205]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_0\[236] = MODIN1_0[207]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_1\[237] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_0\[238] = zero[6]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[245] = zero[6]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[246] = \UART_1:BUART:rx_parity_error_status\[247]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[248] = \UART_1:BUART:rx_stop_bit_error\[249]
Removing Lhs of wire cmp_vv_vv_MODGEN_6[259] = \UART_1:BUART:sRX:MODULE_6:g2:a0:lta_0\[308]
Removing Lhs of wire cmp_vv_vv_MODGEN_7[263] = \UART_1:BUART:sRX:MODULE_7:g1:a0:xneq\[330]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_6\[264] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_5\[265] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_4\[266] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_3\[267] = MODIN4_6[268]
Removing Rhs of wire MODIN4_6[268] = \UART_1:BUART:rx_count_6\[187]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_2\[269] = MODIN4_5[270]
Removing Rhs of wire MODIN4_5[270] = \UART_1:BUART:rx_count_5\[188]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_1\[271] = MODIN4_4[272]
Removing Rhs of wire MODIN4_4[272] = \UART_1:BUART:rx_count_4\[189]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_0\[273] = MODIN4_3[274]
Removing Rhs of wire MODIN4_3[274] = \UART_1:BUART:rx_count_3\[190]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_6\[275] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_5\[276] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_4\[277] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_3\[278] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_2\[279] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_1\[280] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_0\[281] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_6\[282] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_5\[283] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_4\[284] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_3\[285] = MODIN4_6[268]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_2\[286] = MODIN4_5[270]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_1\[287] = MODIN4_4[272]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_0\[288] = MODIN4_3[274]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_6\[289] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_5\[290] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_4\[291] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_3\[292] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_2\[293] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_1\[294] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_0\[295] = zero[6]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:newa_0\[310] = \UART_1:BUART:rx_postpoll\[146]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:newb_0\[311] = \UART_1:BUART:rx_parity_bit\[262]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:dataa_0\[312] = \UART_1:BUART:rx_postpoll\[146]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:datab_0\[313] = \UART_1:BUART:rx_parity_bit\[262]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:a_0\[314] = \UART_1:BUART:rx_postpoll\[146]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:b_0\[315] = \UART_1:BUART:rx_parity_bit\[262]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\[317] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:eq_0\[318] = \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[316]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:eqi_0\[319] = \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[316]
Removing Lhs of wire tmpOE__Vout_2_net_0[341] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire Net_545[350] = zero[6]
Removing Rhs of wire \WaveDAC8_1:Net_183\[363] = \WaveDAC8_1:demux:tmp__demux_0_reg\[368]
Removing Rhs of wire \WaveDAC8_1:Net_107\[366] = \WaveDAC8_1:demux:tmp__demux_1_reg\[371]
Removing Rhs of wire \WaveDAC8_1:Net_134\[369] = \WaveDAC8_1:cydff_1\[387]
Removing Lhs of wire \WaveDAC8_1:Net_336\[370] = Net_10[352]
Removing Lhs of wire \WaveDAC8_1:VDAC8:Net_83\[373] = zero[6]
Removing Lhs of wire \WaveDAC8_1:VDAC8:Net_81\[374] = zero[6]
Removing Lhs of wire \WaveDAC8_1:VDAC8:Net_82\[375] = zero[6]
Removing Rhs of wire \analogADC:Net_488\[402] = \analogADC:Net_250\[437]
Removing Lhs of wire \analogADC:Net_481\[405] = zero[6]
Removing Lhs of wire \analogADC:Net_482\[406] = zero[6]
Removing Lhs of wire \analogADC:Net_252\[439] = zero[6]
Removing Lhs of wire \analogADC:soc\[441] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire tmpOE__analogBut_net_0[458] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire tmpOE__analogY_net_0[463] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire tmpOE__analogX_net_0[470] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire tmpOE__but3_net_0[477] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire tmpOE__but2_net_0[483] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire tmpOE__but1_net_0[519] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire tmpOE__Pin_EchoReturn_net_0[525] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire tmpOE__Pin_EchoTrig_net_0[531] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire Net_276[537] = zero[6]
Removing Lhs of wire \Timer_Echo:TimerUDB:ctrl_cmode_1\[555] = zero[6]
Removing Rhs of wire \Timer_Echo:TimerUDB:timer_enable\[564] = \Timer_Echo:TimerUDB:runmode_enable\[576]
Removing Rhs of wire \Timer_Echo:TimerUDB:run_mode\[565] = \Timer_Echo:TimerUDB:hwEnable\[566]
Removing Lhs of wire \Timer_Echo:TimerUDB:run_mode\[565] = Net_287[526]
Removing Lhs of wire \Timer_Echo:TimerUDB:trigger_enable\[568] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire \Timer_Echo:TimerUDB:tc_i\[570] = \Timer_Echo:TimerUDB:status_tc\[567]
Removing Lhs of wire \Timer_Echo:TimerUDB:capt_fifo_load_int\[575] = \Timer_Echo:TimerUDB:capt_fifo_load\[563]
Removing Lhs of wire \Timer_Echo:TimerUDB:status_6\[578] = zero[6]
Removing Lhs of wire \Timer_Echo:TimerUDB:status_5\[579] = zero[6]
Removing Lhs of wire \Timer_Echo:TimerUDB:status_4\[580] = zero[6]
Removing Lhs of wire \Timer_Echo:TimerUDB:status_0\[581] = \Timer_Echo:TimerUDB:status_tc\[567]
Removing Lhs of wire \Timer_Echo:TimerUDB:status_1\[582] = \Timer_Echo:TimerUDB:capt_fifo_load\[563]
Removing Rhs of wire \Timer_Echo:TimerUDB:status_2\[583] = \Timer_Echo:TimerUDB:fifo_full\[584]
Removing Rhs of wire \Timer_Echo:TimerUDB:status_3\[585] = \Timer_Echo:TimerUDB:fifo_nempty\[586]
Removing Lhs of wire \Timer_Echo:TimerUDB:cs_addr_2\[588] = zero[6]
Removing Lhs of wire \Timer_Echo:TimerUDB:cs_addr_1\[589] = \Timer_Echo:TimerUDB:trig_reg\[577]
Removing Lhs of wire \Timer_Echo:TimerUDB:cs_addr_0\[590] = \Timer_Echo:TimerUDB:per_zero\[569]
Removing Lhs of wire tmpOE__SDA_1_net_0[675] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire tmpOE__SCL_1_net_0[681] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire Net_330[688] = zero[6]
Removing Rhs of wire \I2COLED:sda_x_wire\[689] = \I2COLED:Net_643_4\[690]
Removing Rhs of wire \I2COLED:sda_x_wire\[689] = \I2COLED:bI2C_UDB:m_sda_out_reg\[900]
Removing Rhs of wire \I2COLED:Net_697\[692] = \I2COLED:Net_643_5\[693]
Removing Rhs of wire \I2COLED:Net_697\[692] = \I2COLED:bI2C_UDB:sts_irq\[714]
Removing Lhs of wire \I2COLED:udb_clk\[695] = Net_341[687]
Removing Lhs of wire \I2COLED:bI2C_UDB:status_6\[707] = zero[6]
Removing Rhs of wire \I2COLED:bI2C_UDB:status_5\[708] = \I2COLED:bI2C_UDB:stop_detect\[796]
Removing Rhs of wire \I2COLED:bI2C_UDB:status_3\[710] = \I2COLED:bI2C_UDB:m_address_reg\[802]
Removing Rhs of wire \I2COLED:bI2C_UDB:status_2\[711] = \I2COLED:bI2C_UDB:master_mode_reg\[803]
Removing Rhs of wire \I2COLED:bI2C_UDB:status_1\[712] = \I2COLED:bI2C_UDB:m_lrb_reg\[804]
Removing Rhs of wire \I2COLED:bI2C_UDB:status_0\[713] = \I2COLED:bI2C_UDB:m_byte_complete_reg\[805]
Removing Lhs of wire \I2COLED:bI2C_UDB:cs_addr_shifter_2\[716] = zero[6]
Removing Rhs of wire \I2COLED:bI2C_UDB:cs_addr_shifter_1\[717] = \I2COLED:bI2C_UDB:m_load_dummy\[825]
Removing Rhs of wire \I2COLED:bI2C_UDB:cs_addr_shifter_0\[718] = \I2COLED:bI2C_UDB:m_shift_en\[838]
Removing Lhs of wire \I2COLED:bI2C_UDB:cs_addr_clkgen_2\[753] = zero[6]
Removing Rhs of wire \I2COLED:bI2C_UDB:cs_addr_clkgen_0\[755] = \I2COLED:bI2C_UDB:clkgen_en\[837]
Removing Lhs of wire \I2COLED:bI2C_UDB:ctrl_start_gen\[788] = \I2COLED:bI2C_UDB:control_7\[698]
Removing Lhs of wire \I2COLED:bI2C_UDB:ctrl_stop_gen\[789] = \I2COLED:bI2C_UDB:control_6\[699]
Removing Lhs of wire \I2COLED:bI2C_UDB:ctrl_restart_gen\[790] = \I2COLED:bI2C_UDB:control_5\[700]
Removing Lhs of wire \I2COLED:bI2C_UDB:ctrl_nack\[791] = \I2COLED:bI2C_UDB:control_4\[701]
Removing Lhs of wire \I2COLED:bI2C_UDB:ctrl_transmit\[793] = \I2COLED:bI2C_UDB:control_2\[703]
Removing Lhs of wire \I2COLED:bI2C_UDB:ctrl_master_en\[794] = \I2COLED:bI2C_UDB:control_1\[704]
Removing Lhs of wire \I2COLED:bI2C_UDB:ctrl_slave_en\[795] = \I2COLED:bI2C_UDB:control_0\[705]
Removing Rhs of wire \I2COLED:Net_1109_0\[807] = \I2COLED:scl_yfb\[911]
Removing Rhs of wire \I2COLED:Net_1109_1\[810] = \I2COLED:sda_yfb\[912]
Removing Rhs of wire \I2COLED:bI2C_UDB:m_reset\[818] = \I2COLED:bI2C_UDB:master_rst_reg\[902]
Removing Lhs of wire \I2COLED:bI2C_UDB:bus_busy\[820] = zero[6]
Removing Lhs of wire \I2COLED:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_1\[828] = \I2COLED:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\[859]
Removing Lhs of wire \I2COLED:bI2C_UDB:lost_arb\[830] = zero[6]
Removing Lhs of wire \I2COLED:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_2\[835] = \I2COLED:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[888]
Removing Rhs of wire \I2COLED:Net_643_3\[836] = \I2COLED:bI2C_UDB:m_scl_out_reg\[899]
Removing Lhs of wire \I2COLED:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\[839] = \I2COLED:sda_x_wire\[689]
Removing Lhs of wire \I2COLED:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\[840] = \I2COLED:bI2C_UDB:sda_in_reg\[719]
Removing Lhs of wire \I2COLED:bI2C_UDB:genblk6:MODULE_1:g1:a0:dataa_0\[841] = \I2COLED:sda_x_wire\[689]
Removing Lhs of wire \I2COLED:bI2C_UDB:genblk6:MODULE_1:g1:a0:datab_0\[842] = \I2COLED:bI2C_UDB:sda_in_reg\[719]
Removing Lhs of wire \I2COLED:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:a_0\[843] = \I2COLED:sda_x_wire\[689]
Removing Lhs of wire \I2COLED:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:b_0\[844] = \I2COLED:bI2C_UDB:sda_in_reg\[719]
Removing Lhs of wire \I2COLED:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\[846] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire \I2COLED:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eq_0\[847] = \I2COLED:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\[845]
Removing Lhs of wire \I2COLED:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eqi_0\[848] = \I2COLED:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\[845]
Removing Lhs of wire \I2COLED:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\[869] = \I2COLED:Net_643_3\[836]
Removing Lhs of wire \I2COLED:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\[870] = \I2COLED:Net_1109_0\[807]
Removing Lhs of wire \I2COLED:bI2C_UDB:genblk6:MODULE_2:g1:a0:dataa_0\[871] = \I2COLED:Net_643_3\[836]
Removing Lhs of wire \I2COLED:bI2C_UDB:genblk6:MODULE_2:g1:a0:datab_0\[872] = \I2COLED:Net_1109_0\[807]
Removing Lhs of wire \I2COLED:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:a_0\[873] = \I2COLED:Net_643_3\[836]
Removing Lhs of wire \I2COLED:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:b_0\[874] = \I2COLED:Net_1109_0\[807]
Removing Lhs of wire \I2COLED:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\[876] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire \I2COLED:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eq_0\[877] = \I2COLED:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\[875]
Removing Lhs of wire \I2COLED:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eqi_0\[878] = \I2COLED:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\[875]
Removing Rhs of wire \I2COLED:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[888] = \I2COLED:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_1\[879]
Removing Lhs of wire \I2COLED:scl_x_wire\[903] = \I2COLED:Net_643_3\[836]
Removing Lhs of wire \I2COLED:Net_969\[904] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire \I2COLED:Net_968\[905] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire \I2COLED:tmpOE__Bufoe_scl_net_0\[914] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire \I2COLED:tmpOE__Bufoe_sda_net_0\[916] = tmpOE__Pin_Dice_2_net_0[17]
Removing Rhs of wire Net_133[923] = \Timer_Display:Net_57\[930]
Removing Lhs of wire \Timer_Display:Net_260\[925] = zero[6]
Removing Lhs of wire \Timer_Display:Net_266\[926] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire Net_361[927] = zero[6]
Removing Lhs of wire \Timer_Display:Net_102\[932] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire tmpOE__Rx_2_net_0[934] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire \UART_TOESP:Net_61\[941] = \UART_TOESP:Net_9\[940]
Removing Lhs of wire Net_401[945] = zero[6]
Removing Lhs of wire \UART_TOESP:BUART:tx_hd_send_break\[946] = zero[6]
Removing Lhs of wire \UART_TOESP:BUART:HalfDuplexSend\[947] = zero[6]
Removing Lhs of wire \UART_TOESP:BUART:FinalParityType_1\[948] = zero[6]
Removing Lhs of wire \UART_TOESP:BUART:FinalParityType_0\[949] = zero[6]
Removing Lhs of wire \UART_TOESP:BUART:FinalAddrMode_2\[950] = zero[6]
Removing Lhs of wire \UART_TOESP:BUART:FinalAddrMode_1\[951] = zero[6]
Removing Lhs of wire \UART_TOESP:BUART:FinalAddrMode_0\[952] = zero[6]
Removing Lhs of wire \UART_TOESP:BUART:tx_ctrl_mark\[953] = zero[6]
Removing Rhs of wire \UART_TOESP:BUART:tx_bitclk_enable_pre\[965] = \UART_TOESP:BUART:tx_bitclk_dp\[1001]
Removing Lhs of wire \UART_TOESP:BUART:tx_counter_tc\[1011] = \UART_TOESP:BUART:tx_counter_dp\[1002]
Removing Lhs of wire \UART_TOESP:BUART:tx_status_6\[1012] = zero[6]
Removing Lhs of wire \UART_TOESP:BUART:tx_status_5\[1013] = zero[6]
Removing Lhs of wire \UART_TOESP:BUART:tx_status_4\[1014] = zero[6]
Removing Lhs of wire \UART_TOESP:BUART:tx_status_1\[1016] = \UART_TOESP:BUART:tx_fifo_empty\[979]
Removing Lhs of wire \UART_TOESP:BUART:tx_status_3\[1018] = \UART_TOESP:BUART:tx_fifo_notfull\[978]
Removing Lhs of wire \UART_TOESP:BUART:rx_count7_bit8_wire\[1078] = zero[6]
Removing Lhs of wire \UART_TOESP:BUART:sRX:s23Poll:add_vv_vv_MODGEN_8_1\[1085] = \UART_TOESP:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_1\[1096]
Removing Lhs of wire \UART_TOESP:BUART:sRX:s23Poll:add_vv_vv_MODGEN_8_0\[1087] = \UART_TOESP:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_0\[1097]
Removing Lhs of wire \UART_TOESP:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_9\[1088] = \UART_TOESP:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\[1113]
Removing Lhs of wire \UART_TOESP:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_10\[1089] = \UART_TOESP:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_0\[1127]
Removing Lhs of wire \UART_TOESP:BUART:sRX:s23Poll:MODULE_8:g2:a0:a_1\[1090] = \UART_TOESP:BUART:sRX:s23Poll:MODIN5_1\[1091]
Removing Lhs of wire \UART_TOESP:BUART:sRX:s23Poll:MODIN5_1\[1091] = \UART_TOESP:BUART:pollcount_1\[1084]
Removing Lhs of wire \UART_TOESP:BUART:sRX:s23Poll:MODULE_8:g2:a0:a_0\[1092] = \UART_TOESP:BUART:sRX:s23Poll:MODIN5_0\[1093]
Removing Lhs of wire \UART_TOESP:BUART:sRX:s23Poll:MODIN5_0\[1093] = \UART_TOESP:BUART:pollcount_0\[1086]
Removing Lhs of wire \UART_TOESP:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[1099] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire \UART_TOESP:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[1100] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire \UART_TOESP:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_1\[1101] = \UART_TOESP:BUART:pollcount_1\[1084]
Removing Lhs of wire \UART_TOESP:BUART:sRX:s23Poll:MODIN6_1\[1102] = \UART_TOESP:BUART:pollcount_1\[1084]
Removing Lhs of wire \UART_TOESP:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_0\[1103] = \UART_TOESP:BUART:pollcount_0\[1086]
Removing Lhs of wire \UART_TOESP:BUART:sRX:s23Poll:MODIN6_0\[1104] = \UART_TOESP:BUART:pollcount_0\[1086]
Removing Lhs of wire \UART_TOESP:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_1\[1105] = zero[6]
Removing Lhs of wire \UART_TOESP:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_0\[1106] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire \UART_TOESP:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_1\[1107] = \UART_TOESP:BUART:pollcount_1\[1084]
Removing Lhs of wire \UART_TOESP:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_0\[1108] = \UART_TOESP:BUART:pollcount_0\[1086]
Removing Lhs of wire \UART_TOESP:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_1\[1109] = zero[6]
Removing Lhs of wire \UART_TOESP:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_0\[1110] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire \UART_TOESP:BUART:sRX:s23Poll:MODULE_10:g2:a0:newa_1\[1115] = \UART_TOESP:BUART:pollcount_1\[1084]
Removing Lhs of wire \UART_TOESP:BUART:sRX:s23Poll:MODIN7_1\[1116] = \UART_TOESP:BUART:pollcount_1\[1084]
Removing Lhs of wire \UART_TOESP:BUART:sRX:s23Poll:MODULE_10:g2:a0:newa_0\[1117] = \UART_TOESP:BUART:pollcount_0\[1086]
Removing Lhs of wire \UART_TOESP:BUART:sRX:s23Poll:MODIN7_0\[1118] = \UART_TOESP:BUART:pollcount_0\[1086]
Removing Lhs of wire \UART_TOESP:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_1\[1119] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire \UART_TOESP:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_0\[1120] = zero[6]
Removing Lhs of wire \UART_TOESP:BUART:sRX:s23Poll:MODULE_10:g2:a0:dataa_1\[1121] = \UART_TOESP:BUART:pollcount_1\[1084]
Removing Lhs of wire \UART_TOESP:BUART:sRX:s23Poll:MODULE_10:g2:a0:dataa_0\[1122] = \UART_TOESP:BUART:pollcount_0\[1086]
Removing Lhs of wire \UART_TOESP:BUART:sRX:s23Poll:MODULE_10:g2:a0:datab_1\[1123] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire \UART_TOESP:BUART:sRX:s23Poll:MODULE_10:g2:a0:datab_0\[1124] = zero[6]
Removing Lhs of wire \UART_TOESP:BUART:rx_status_1\[1131] = zero[6]
Removing Rhs of wire \UART_TOESP:BUART:rx_status_2\[1132] = \UART_TOESP:BUART:rx_parity_error_status\[1133]
Removing Rhs of wire \UART_TOESP:BUART:rx_status_3\[1134] = \UART_TOESP:BUART:rx_stop_bit_error\[1135]
Removing Lhs of wire \UART_TOESP:BUART:sRX:cmp_vv_vv_MODGEN_11\[1145] = \UART_TOESP:BUART:sRX:MODULE_11:g2:a0:lta_0\[1194]
Removing Lhs of wire \UART_TOESP:BUART:sRX:cmp_vv_vv_MODGEN_12\[1149] = \UART_TOESP:BUART:sRX:MODULE_12:g1:a0:xneq\[1216]
Removing Lhs of wire \UART_TOESP:BUART:sRX:MODULE_11:g2:a0:newa_6\[1150] = zero[6]
Removing Lhs of wire \UART_TOESP:BUART:sRX:MODULE_11:g2:a0:newa_5\[1151] = zero[6]
Removing Lhs of wire \UART_TOESP:BUART:sRX:MODULE_11:g2:a0:newa_4\[1152] = zero[6]
Removing Lhs of wire \UART_TOESP:BUART:sRX:MODULE_11:g2:a0:newa_3\[1153] = \UART_TOESP:BUART:sRX:MODIN8_6\[1154]
Removing Lhs of wire \UART_TOESP:BUART:sRX:MODIN8_6\[1154] = \UART_TOESP:BUART:rx_count_6\[1073]
Removing Lhs of wire \UART_TOESP:BUART:sRX:MODULE_11:g2:a0:newa_2\[1155] = \UART_TOESP:BUART:sRX:MODIN8_5\[1156]
Removing Lhs of wire \UART_TOESP:BUART:sRX:MODIN8_5\[1156] = \UART_TOESP:BUART:rx_count_5\[1074]
Removing Lhs of wire \UART_TOESP:BUART:sRX:MODULE_11:g2:a0:newa_1\[1157] = \UART_TOESP:BUART:sRX:MODIN8_4\[1158]
Removing Lhs of wire \UART_TOESP:BUART:sRX:MODIN8_4\[1158] = \UART_TOESP:BUART:rx_count_4\[1075]
Removing Lhs of wire \UART_TOESP:BUART:sRX:MODULE_11:g2:a0:newa_0\[1159] = \UART_TOESP:BUART:sRX:MODIN8_3\[1160]
Removing Lhs of wire \UART_TOESP:BUART:sRX:MODIN8_3\[1160] = \UART_TOESP:BUART:rx_count_3\[1076]
Removing Lhs of wire \UART_TOESP:BUART:sRX:MODULE_11:g2:a0:newb_6\[1161] = zero[6]
Removing Lhs of wire \UART_TOESP:BUART:sRX:MODULE_11:g2:a0:newb_5\[1162] = zero[6]
Removing Lhs of wire \UART_TOESP:BUART:sRX:MODULE_11:g2:a0:newb_4\[1163] = zero[6]
Removing Lhs of wire \UART_TOESP:BUART:sRX:MODULE_11:g2:a0:newb_3\[1164] = zero[6]
Removing Lhs of wire \UART_TOESP:BUART:sRX:MODULE_11:g2:a0:newb_2\[1165] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire \UART_TOESP:BUART:sRX:MODULE_11:g2:a0:newb_1\[1166] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire \UART_TOESP:BUART:sRX:MODULE_11:g2:a0:newb_0\[1167] = zero[6]
Removing Lhs of wire \UART_TOESP:BUART:sRX:MODULE_11:g2:a0:dataa_6\[1168] = zero[6]
Removing Lhs of wire \UART_TOESP:BUART:sRX:MODULE_11:g2:a0:dataa_5\[1169] = zero[6]
Removing Lhs of wire \UART_TOESP:BUART:sRX:MODULE_11:g2:a0:dataa_4\[1170] = zero[6]
Removing Lhs of wire \UART_TOESP:BUART:sRX:MODULE_11:g2:a0:dataa_3\[1171] = \UART_TOESP:BUART:rx_count_6\[1073]
Removing Lhs of wire \UART_TOESP:BUART:sRX:MODULE_11:g2:a0:dataa_2\[1172] = \UART_TOESP:BUART:rx_count_5\[1074]
Removing Lhs of wire \UART_TOESP:BUART:sRX:MODULE_11:g2:a0:dataa_1\[1173] = \UART_TOESP:BUART:rx_count_4\[1075]
Removing Lhs of wire \UART_TOESP:BUART:sRX:MODULE_11:g2:a0:dataa_0\[1174] = \UART_TOESP:BUART:rx_count_3\[1076]
Removing Lhs of wire \UART_TOESP:BUART:sRX:MODULE_11:g2:a0:datab_6\[1175] = zero[6]
Removing Lhs of wire \UART_TOESP:BUART:sRX:MODULE_11:g2:a0:datab_5\[1176] = zero[6]
Removing Lhs of wire \UART_TOESP:BUART:sRX:MODULE_11:g2:a0:datab_4\[1177] = zero[6]
Removing Lhs of wire \UART_TOESP:BUART:sRX:MODULE_11:g2:a0:datab_3\[1178] = zero[6]
Removing Lhs of wire \UART_TOESP:BUART:sRX:MODULE_11:g2:a0:datab_2\[1179] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire \UART_TOESP:BUART:sRX:MODULE_11:g2:a0:datab_1\[1180] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire \UART_TOESP:BUART:sRX:MODULE_11:g2:a0:datab_0\[1181] = zero[6]
Removing Lhs of wire \UART_TOESP:BUART:sRX:MODULE_12:g1:a0:newa_0\[1196] = \UART_TOESP:BUART:rx_postpoll\[1032]
Removing Lhs of wire \UART_TOESP:BUART:sRX:MODULE_12:g1:a0:newb_0\[1197] = \UART_TOESP:BUART:rx_parity_bit\[1148]
Removing Lhs of wire \UART_TOESP:BUART:sRX:MODULE_12:g1:a0:dataa_0\[1198] = \UART_TOESP:BUART:rx_postpoll\[1032]
Removing Lhs of wire \UART_TOESP:BUART:sRX:MODULE_12:g1:a0:datab_0\[1199] = \UART_TOESP:BUART:rx_parity_bit\[1148]
Removing Lhs of wire \UART_TOESP:BUART:sRX:MODULE_12:g1:a0:gx:u0:a_0\[1200] = \UART_TOESP:BUART:rx_postpoll\[1032]
Removing Lhs of wire \UART_TOESP:BUART:sRX:MODULE_12:g1:a0:gx:u0:b_0\[1201] = \UART_TOESP:BUART:rx_parity_bit\[1148]
Removing Lhs of wire \UART_TOESP:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_0\[1203] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire \UART_TOESP:BUART:sRX:MODULE_12:g1:a0:gx:u0:eq_0\[1204] = \UART_TOESP:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\[1202]
Removing Lhs of wire \UART_TOESP:BUART:sRX:MODULE_12:g1:a0:gx:u0:eqi_0\[1205] = \UART_TOESP:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\[1202]
Removing Lhs of wire tmpOE__Tx_2_net_0[1227] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire tmpOE__Pin_OSZ2_net_0[1236] = tmpOE__Pin_Dice_2_net_0[17]
Removing Rhs of wire \WaveDAC8_2:Net_183\[1253] = \WaveDAC8_2:demux:tmp__demux_0_reg\[1258]
Removing Rhs of wire \WaveDAC8_2:Net_107\[1256] = \WaveDAC8_2:demux:tmp__demux_1_reg\[1261]
Removing Rhs of wire \WaveDAC8_2:Net_134\[1259] = \WaveDAC8_2:cydff_1\[1277]
Removing Lhs of wire \WaveDAC8_2:Net_336\[1260] = Net_553[1262]
Removing Lhs of wire \WaveDAC8_2:VDAC8:Net_83\[1264] = zero[6]
Removing Lhs of wire \WaveDAC8_2:VDAC8:Net_81\[1265] = zero[6]
Removing Lhs of wire \WaveDAC8_2:VDAC8:Net_82\[1266] = zero[6]
Removing Lhs of wire tmpOE__Vout_1_net_0[1302] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire tmpOE__Pin_OSZ1_net_0[1310] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire tmpOE__Pin_OSZ1_LED_net_0[1319] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire tmpOE__Pin_OSZ2_LED_net_0[1325] = tmpOE__Pin_Dice_2_net_0[17]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[1333] = zero[6]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[1348] = \UART_1:BUART:rx_bitclk_pre\[181]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[1357] = \UART_1:BUART:rx_parity_error_pre\[257]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[1358] = zero[6]
Removing Lhs of wire \WaveDAC8_1:cydff_1\\D\[1362] = zero[6]
Removing Lhs of wire \Debouncer_4:DEBOUNCER[0]:d_sync_0\\D\[1364] = Net_249[450]
Removing Lhs of wire \Debouncer_4:DEBOUNCER[0]:d_sync_1\\D\[1365] = \Debouncer_4:DEBOUNCER[0]:d_sync_0\[449]
Removing Lhs of wire \Debouncer_3:DEBOUNCER[0]:d_sync_0\\D\[1372] = Net_242[478]
Removing Lhs of wire \Debouncer_3:DEBOUNCER[0]:d_sync_1\\D\[1373] = \Debouncer_3:DEBOUNCER[0]:d_sync_0\[496]
Removing Lhs of wire Net_243D[1374] = zero[6]
Removing Lhs of wire \Debouncer_2:DEBOUNCER[0]:d_sync_0\\D\[1375] = Net_237[484]
Removing Lhs of wire \Debouncer_2:DEBOUNCER[0]:d_sync_1\\D\[1376] = \Debouncer_2:DEBOUNCER[0]:d_sync_0\[502]
Removing Lhs of wire Net_238D[1377] = zero[6]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[0]:d_sync_0\\D\[1379] = Net_145[512]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[0]:d_sync_1\\D\[1380] = \Debouncer_1:DEBOUNCER[0]:d_sync_0\[511]
Removing Lhs of wire Net_233D[1382] = zero[6]
Removing Lhs of wire \Timer_Echo:TimerUDB:capture_last\\D\[1383] = zero[6]
Removing Lhs of wire \Timer_Echo:TimerUDB:tc_reg_i\\D\[1384] = \Timer_Echo:TimerUDB:status_tc\[567]
Removing Lhs of wire \Timer_Echo:TimerUDB:hwEnable_reg\\D\[1385] = Net_287[526]
Removing Lhs of wire \Timer_Echo:TimerUDB:capture_out_reg_i\\D\[1386] = \Timer_Echo:TimerUDB:capt_fifo_load\[563]
Removing Lhs of wire \I2COLED:bI2C_UDB:sda_in_reg\\D\[1387] = \I2COLED:Net_1109_1\[810]
Removing Lhs of wire \I2COLED:bI2C_UDB:scl_in_reg\\D\[1397] = \I2COLED:Net_1109_0\[807]
Removing Lhs of wire \I2COLED:bI2C_UDB:scl_in_last_reg\\D\[1398] = \I2COLED:bI2C_UDB:scl_in_reg\[806]
Removing Lhs of wire \I2COLED:bI2C_UDB:scl_in_last2_reg\\D\[1399] = \I2COLED:bI2C_UDB:scl_in_last_reg\[808]
Removing Lhs of wire \I2COLED:bI2C_UDB:sda_in_last_reg\\D\[1400] = \I2COLED:bI2C_UDB:sda_in_reg\[719]
Removing Lhs of wire \I2COLED:bI2C_UDB:sda_in_last2_reg\\D\[1401] = \I2COLED:bI2C_UDB:sda_in_last_reg\[811]
Removing Lhs of wire \I2COLED:bI2C_UDB:clk_eq_reg\\D\[1408] = \I2COLED:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[888]
Removing Lhs of wire \UART_TOESP:BUART:reset_reg\\D\[1413] = zero[6]
Removing Lhs of wire \UART_TOESP:BUART:rx_bitclk\\D\[1428] = \UART_TOESP:BUART:rx_bitclk_pre\[1067]
Removing Lhs of wire \UART_TOESP:BUART:rx_parity_error_pre\\D\[1437] = \UART_TOESP:BUART:rx_parity_error_pre\[1143]
Removing Lhs of wire \UART_TOESP:BUART:rx_break_status\\D\[1438] = zero[6]
Removing Lhs of wire \WaveDAC8_2:cydff_1\\D\[1442] = zero[6]

------------------------------------------------------
Aliased 0 equations, 348 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__Pin_Dice_2_net_0' (cost = 0):
tmpOE__Pin_Dice_2_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_3_0' (cost = 0):
add_vv_vv_MODGEN_3_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\Timer_Echo:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer_Echo:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_Echo:TimerUDB:timer_enable\' (cost = 0):
\Timer_Echo:TimerUDB:timer_enable\ <= (Net_287);

Note:  Expanding virtual equation for '\I2COLED:bI2C_UDB:sda_went_high\' (cost = 1):
\I2COLED:bI2C_UDB:sda_went_high\ <= ((not \I2COLED:bI2C_UDB:sda_in_last2_reg\ and \I2COLED:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \I2COLED:bI2C_UDB:cs_addr_shifter_1\ with ( cost: 108 or cost_inv: 3)  > 90 or with size: 5 > 102 has been made a (soft) node.
\I2COLED:bI2C_UDB:cs_addr_shifter_1\ <= ((not \I2COLED:bI2C_UDB:tx_reg_empty\ and \I2COLED:bI2C_UDB:m_state_0\ and \I2COLED:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2COLED:bI2C_UDB:tx_reg_empty\ and \I2COLED:bI2C_UDB:m_state_1\ and \I2COLED:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2COLED:bI2C_UDB:tx_reg_empty\ and \I2COLED:bI2C_UDB:m_state_2\ and \I2COLED:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2COLED:bI2C_UDB:tx_reg_empty\ and \I2COLED:bI2C_UDB:m_state_3\ and \I2COLED:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2COLED:bI2C_UDB:tx_reg_empty\ and \I2COLED:bI2C_UDB:m_state_4\ and \I2COLED:bI2C_UDB:clkgen_tc1_reg\));

Note:  Expanding virtual equation for '\I2COLED:bI2C_UDB:txdata\' (cost = 54):
\I2COLED:bI2C_UDB:txdata\ <= ((not \I2COLED:bI2C_UDB:m_state_4\ and \I2COLED:bI2C_UDB:m_state_3\));

Note:  Expanding virtual equation for '\I2COLED:bI2C_UDB:rxdata\' (cost = 2):
\I2COLED:bI2C_UDB:rxdata\ <= ((not \I2COLED:bI2C_UDB:m_state_3\ and \I2COLED:bI2C_UDB:m_state_4\));

Note:  Expanding virtual equation for '\I2COLED:bI2C_UDB:sda_went_low\' (cost = 1):
\I2COLED:bI2C_UDB:sda_went_low\ <= ((not \I2COLED:bI2C_UDB:sda_in_last_reg\ and \I2COLED:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2COLED:bI2C_UDB:scl_went_low\' (cost = 4):
\I2COLED:bI2C_UDB:scl_went_low\ <= ((not \I2COLED:bI2C_UDB:scl_in_reg\ and \I2COLED:bI2C_UDB:scl_in_last_reg\));

Note:  Expanding virtual equation for '\I2COLED:bI2C_UDB:start_detect\' (cost = 2):
\I2COLED:bI2C_UDB:start_detect\ <= ((not \I2COLED:bI2C_UDB:sda_in_last_reg\ and \I2COLED:bI2C_UDB:scl_in_reg\ and \I2COLED:bI2C_UDB:scl_in_last_reg\ and \I2COLED:bI2C_UDB:scl_in_last2_reg\ and \I2COLED:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2COLED:bI2C_UDB:stalled\' (cost = 16):
\I2COLED:bI2C_UDB:stalled\ <= ((not \I2COLED:bI2C_UDB:m_state_4\ and not \I2COLED:bI2C_UDB:m_state_3\ and \I2COLED:bI2C_UDB:m_state_2\ and \I2COLED:bI2C_UDB:m_state_1\));

Note:  Expanding virtual equation for '\I2COLED:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\I2COLED:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= ((not \I2COLED:sda_x_wire\ and not \I2COLED:bI2C_UDB:sda_in_reg\)
	OR (\I2COLED:sda_x_wire\ and \I2COLED:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2COLED:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\I2COLED:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\ <= ((not \I2COLED:sda_x_wire\ and not \I2COLED:bI2C_UDB:sda_in_reg\)
	OR (\I2COLED:sda_x_wire\ and \I2COLED:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2COLED:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\I2COLED:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= ((not \I2COLED:Net_1109_0\ and not \I2COLED:Net_643_3\)
	OR (\I2COLED:Net_1109_0\ and \I2COLED:Net_643_3\));

Note:  Expanding virtual equation for '\UART_TOESP:BUART:rx_addressmatch\' (cost = 0):
\UART_TOESP:BUART:rx_addressmatch\ <= (\UART_TOESP:BUART:rx_addressmatch2\
	OR \UART_TOESP:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_TOESP:BUART:rx_bitclk_pre\' (cost = 1):
\UART_TOESP:BUART:rx_bitclk_pre\ <= ((not \UART_TOESP:BUART:rx_count_2\ and not \UART_TOESP:BUART:rx_count_1\ and not \UART_TOESP:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_TOESP:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_TOESP:BUART:rx_bitclk_pre16x\ <= ((not \UART_TOESP:BUART:rx_count_2\ and \UART_TOESP:BUART:rx_count_1\ and \UART_TOESP:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_TOESP:BUART:rx_poll_bit1\' (cost = 1):
\UART_TOESP:BUART:rx_poll_bit1\ <= ((not \UART_TOESP:BUART:rx_count_2\ and not \UART_TOESP:BUART:rx_count_1\ and \UART_TOESP:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_TOESP:BUART:rx_poll_bit2\' (cost = 1):
\UART_TOESP:BUART:rx_poll_bit2\ <= ((not \UART_TOESP:BUART:rx_count_2\ and not \UART_TOESP:BUART:rx_count_1\ and not \UART_TOESP:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_TOESP:BUART:pollingrange\' (cost = 4):
\UART_TOESP:BUART:pollingrange\ <= ((not \UART_TOESP:BUART:rx_count_2\ and not \UART_TOESP:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_TOESP:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_TOESP:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_TOESP:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_TOESP:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_0\' (cost = 0):
\UART_TOESP:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_0\ <= (not \UART_TOESP:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_TOESP:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_1\' (cost = 0):
\UART_TOESP:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_TOESP:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_1\' (cost = 0):
\UART_TOESP:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_1\ <= (\UART_TOESP:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_TOESP:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_1\' (cost = 0):
\UART_TOESP:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_1\ <= (not \UART_TOESP:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_TOESP:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_1\' (cost = 0):
\UART_TOESP:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_TOESP:BUART:sRX:MODULE_11:g2:a0:lta_6\' (cost = 0):
\UART_TOESP:BUART:sRX:MODULE_11:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_TOESP:BUART:sRX:MODULE_11:g2:a0:gta_6\' (cost = 0):
\UART_TOESP:BUART:sRX:MODULE_11:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_TOESP:BUART:sRX:MODULE_11:g2:a0:lta_5\' (cost = 0):
\UART_TOESP:BUART:sRX:MODULE_11:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_TOESP:BUART:sRX:MODULE_11:g2:a0:gta_5\' (cost = 0):
\UART_TOESP:BUART:sRX:MODULE_11:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_TOESP:BUART:sRX:MODULE_11:g2:a0:lta_4\' (cost = 0):
\UART_TOESP:BUART:sRX:MODULE_11:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_TOESP:BUART:sRX:MODULE_11:g2:a0:gta_4\' (cost = 0):
\UART_TOESP:BUART:sRX:MODULE_11:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_TOESP:BUART:sRX:MODULE_11:g2:a0:lta_3\' (cost = 0):
\UART_TOESP:BUART:sRX:MODULE_11:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_TOESP:BUART:sRX:MODULE_11:g2:a0:gta_3\' (cost = 0):
\UART_TOESP:BUART:sRX:MODULE_11:g2:a0:gta_3\ <= (\UART_TOESP:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_TOESP:BUART:sRX:MODULE_11:g2:a0:lta_2\' (cost = 1):
\UART_TOESP:BUART:sRX:MODULE_11:g2:a0:lta_2\ <= ((not \UART_TOESP:BUART:rx_count_6\ and not \UART_TOESP:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_TOESP:BUART:sRX:MODULE_11:g2:a0:gta_2\' (cost = 0):
\UART_TOESP:BUART:sRX:MODULE_11:g2:a0:gta_2\ <= (\UART_TOESP:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_TOESP:BUART:sRX:MODULE_11:g2:a0:lta_1\' (cost = 2):
\UART_TOESP:BUART:sRX:MODULE_11:g2:a0:lta_1\ <= ((not \UART_TOESP:BUART:rx_count_6\ and not \UART_TOESP:BUART:rx_count_4\)
	OR (not \UART_TOESP:BUART:rx_count_6\ and not \UART_TOESP:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_TOESP:BUART:sRX:MODULE_11:g2:a0:gta_1\' (cost = 0):
\UART_TOESP:BUART:sRX:MODULE_11:g2:a0:gta_1\ <= (\UART_TOESP:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_TOESP:BUART:sRX:MODULE_11:g2:a0:lta_0\' (cost = 8):
\UART_TOESP:BUART:sRX:MODULE_11:g2:a0:lta_0\ <= ((not \UART_TOESP:BUART:rx_count_6\ and not \UART_TOESP:BUART:rx_count_4\)
	OR (not \UART_TOESP:BUART:rx_count_6\ and not \UART_TOESP:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_3_1' (cost = 2):
add_vv_vv_MODGEN_3_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\I2COLED:bI2C_UDB:status_5\' (cost = 10):
\I2COLED:bI2C_UDB:status_5\ <= ((not \I2COLED:bI2C_UDB:sda_in_last2_reg\ and \I2COLED:bI2C_UDB:scl_in_reg\ and \I2COLED:bI2C_UDB:scl_in_last_reg\ and \I2COLED:bI2C_UDB:scl_in_last2_reg\ and \I2COLED:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \I2COLED:bI2C_UDB:cnt_reset\ with ( cost: 330 or cost_inv: 6)  > 90 or with size: 4 > 102 has been made a (soft) node.
\I2COLED:bI2C_UDB:cnt_reset\ <= ((not \I2COLED:bI2C_UDB:scl_in_reg\ and not \I2COLED:bI2C_UDB:clkgen_tc1_reg\ and \I2COLED:bI2C_UDB:m_state_1\ and \I2COLED:bI2C_UDB:m_state_0\ and \I2COLED:bI2C_UDB:scl_in_last_reg\ and \I2COLED:Net_643_3\)
	OR (not \I2COLED:bI2C_UDB:scl_in_reg\ and not \I2COLED:bI2C_UDB:clkgen_tc1_reg\ and \I2COLED:bI2C_UDB:m_state_2\ and \I2COLED:bI2C_UDB:scl_in_last_reg\ and \I2COLED:Net_643_3\)
	OR (not \I2COLED:bI2C_UDB:scl_in_reg\ and not \I2COLED:bI2C_UDB:clkgen_tc1_reg\ and \I2COLED:bI2C_UDB:m_state_3\ and \I2COLED:bI2C_UDB:scl_in_last_reg\ and \I2COLED:Net_643_3\)
	OR (not \I2COLED:bI2C_UDB:scl_in_reg\ and not \I2COLED:bI2C_UDB:clkgen_tc1_reg\ and \I2COLED:bI2C_UDB:m_state_4\ and \I2COLED:bI2C_UDB:scl_in_last_reg\ and \I2COLED:Net_643_3\));

Note:  Expanding virtual equation for '\I2COLED:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\' (cost = 8):
\I2COLED:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\ <= ((not \I2COLED:bI2C_UDB:sda_in_reg\ and \I2COLED:sda_x_wire\)
	OR (not \I2COLED:sda_x_wire\ and \I2COLED:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\UART_TOESP:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\' (cost = 4):
\UART_TOESP:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\ <= ((not \UART_TOESP:BUART:pollcount_1\ and not \UART_TOESP:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_TOESP:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_0\' (cost = 0):
\UART_TOESP:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_0\ <= (not \UART_TOESP:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_TOESP:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_1\' (cost = 2):
\UART_TOESP:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_1\ <= ((not \UART_TOESP:BUART:pollcount_0\ and \UART_TOESP:BUART:pollcount_1\)
	OR (not \UART_TOESP:BUART:pollcount_1\ and \UART_TOESP:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_297 and MODIN1_0));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_297 and not MODIN1_1 and not \UART_1:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART_1:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART_1:BUART:rx_parity_bit\)
	OR (Net_297 and MODIN1_0 and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\ <= ((not Net_297 and not MODIN1_1 and not \UART_1:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART_1:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART_1:BUART:rx_parity_bit\)
	OR (Net_297 and MODIN1_0 and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\I2COLED:bI2C_UDB:contention\' (cost = 8):
\I2COLED:bI2C_UDB:contention\ <= ((not \I2COLED:bI2C_UDB:sda_in_reg\ and not \I2COLED:bI2C_UDB:m_state_2\ and not \I2COLED:bI2C_UDB:m_state_1\ and not \I2COLED:bI2C_UDB:m_state_0\ and \I2COLED:sda_x_wire\ and \I2COLED:bI2C_UDB:m_state_3\ and \I2COLED:bI2C_UDB:cnt_reset\)
	OR (not \I2COLED:sda_x_wire\ and not \I2COLED:bI2C_UDB:m_state_2\ and not \I2COLED:bI2C_UDB:m_state_1\ and not \I2COLED:bI2C_UDB:m_state_0\ and \I2COLED:bI2C_UDB:sda_in_reg\ and \I2COLED:bI2C_UDB:m_state_3\ and \I2COLED:bI2C_UDB:cnt_reset\)
	OR (not \I2COLED:bI2C_UDB:sda_in_reg\ and not \I2COLED:bI2C_UDB:m_state_2\ and not \I2COLED:bI2C_UDB:m_state_1\ and not \I2COLED:bI2C_UDB:m_state_0\ and \I2COLED:sda_x_wire\ and \I2COLED:bI2C_UDB:clkgen_tc\ and \I2COLED:bI2C_UDB:m_state_3\)
	OR (not \I2COLED:sda_x_wire\ and not \I2COLED:bI2C_UDB:m_state_2\ and not \I2COLED:bI2C_UDB:m_state_1\ and not \I2COLED:bI2C_UDB:m_state_0\ and \I2COLED:bI2C_UDB:sda_in_reg\ and \I2COLED:bI2C_UDB:clkgen_tc\ and \I2COLED:bI2C_UDB:m_state_3\)
	OR (not \I2COLED:bI2C_UDB:sda_in_reg\ and not \I2COLED:bI2C_UDB:m_state_4\ and \I2COLED:sda_x_wire\ and \I2COLED:bI2C_UDB:m_state_3\ and \I2COLED:bI2C_UDB:cnt_reset\)
	OR (not \I2COLED:sda_x_wire\ and not \I2COLED:bI2C_UDB:m_state_4\ and \I2COLED:bI2C_UDB:sda_in_reg\ and \I2COLED:bI2C_UDB:m_state_3\ and \I2COLED:bI2C_UDB:cnt_reset\)
	OR (not \I2COLED:bI2C_UDB:sda_in_reg\ and not \I2COLED:bI2C_UDB:m_state_4\ and \I2COLED:sda_x_wire\ and \I2COLED:bI2C_UDB:clkgen_tc\ and \I2COLED:bI2C_UDB:m_state_3\)
	OR (not \I2COLED:sda_x_wire\ and not \I2COLED:bI2C_UDB:m_state_4\ and \I2COLED:bI2C_UDB:sda_in_reg\ and \I2COLED:bI2C_UDB:clkgen_tc\ and \I2COLED:bI2C_UDB:m_state_3\));

Note:  Expanding virtual equation for '\UART_TOESP:BUART:rx_postpoll\' (cost = 72):
\UART_TOESP:BUART:rx_postpoll\ <= (\UART_TOESP:BUART:pollcount_1\
	OR (Net_368 and \UART_TOESP:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_TOESP:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_TOESP:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_368 and not \UART_TOESP:BUART:pollcount_1\ and not \UART_TOESP:BUART:rx_parity_bit\)
	OR (not \UART_TOESP:BUART:pollcount_1\ and not \UART_TOESP:BUART:pollcount_0\ and not \UART_TOESP:BUART:rx_parity_bit\)
	OR (\UART_TOESP:BUART:pollcount_1\ and \UART_TOESP:BUART:rx_parity_bit\)
	OR (Net_368 and \UART_TOESP:BUART:pollcount_0\ and \UART_TOESP:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_TOESP:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_TOESP:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_1\ <= ((not Net_368 and not \UART_TOESP:BUART:pollcount_1\ and not \UART_TOESP:BUART:rx_parity_bit\)
	OR (not \UART_TOESP:BUART:pollcount_1\ and not \UART_TOESP:BUART:pollcount_0\ and not \UART_TOESP:BUART:rx_parity_bit\)
	OR (\UART_TOESP:BUART:pollcount_1\ and \UART_TOESP:BUART:rx_parity_bit\)
	OR (Net_368 and \UART_TOESP:BUART:pollcount_0\ and \UART_TOESP:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 79 signals.
	Turned 2 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_1:BUART:rx_status_0\ to zero
Aliasing \UART_1:BUART:rx_status_6\ to zero
Aliasing \Timer_Echo:TimerUDB:capt_fifo_load\ to zero
Aliasing \UART_TOESP:BUART:rx_status_0\ to zero
Aliasing \UART_TOESP:BUART:rx_status_6\ to zero
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to zero
Aliasing \I2COLED:bI2C_UDB:lost_arb2_reg\\D\ to zero
Aliasing \UART_TOESP:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_TOESP:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_TOESP:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[145] = \UART_1:BUART:rx_bitclk\[193]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[243] = zero[6]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[252] = zero[6]
Removing Lhs of wire \Timer_Echo:TimerUDB:capt_fifo_load\[563] = zero[6]
Removing Lhs of wire \Timer_Echo:TimerUDB:trig_reg\[577] = Net_287[526]
Removing Rhs of wire \UART_TOESP:BUART:rx_bitclk_enable\[1031] = \UART_TOESP:BUART:rx_bitclk\[1079]
Removing Lhs of wire \UART_TOESP:BUART:rx_status_0\[1129] = zero[6]
Removing Lhs of wire \UART_TOESP:BUART:rx_status_6\[1138] = zero[6]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[1340] = \UART_1:BUART:tx_ctrl_mark_last\[136]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[1352] = zero[6]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[1353] = zero[6]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[1355] = zero[6]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[1356] = \UART_1:BUART:rx_markspace_pre\[256]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[1361] = \UART_1:BUART:rx_parity_bit\[262]
Removing Lhs of wire \I2COLED:bI2C_UDB:lost_arb2_reg\\D\[1404] = zero[6]
Removing Lhs of wire \UART_TOESP:BUART:tx_ctrl_mark_last\\D\[1420] = \UART_TOESP:BUART:tx_ctrl_mark_last\[1022]
Removing Lhs of wire \UART_TOESP:BUART:rx_markspace_status\\D\[1432] = zero[6]
Removing Lhs of wire \UART_TOESP:BUART:rx_parity_error_status\\D\[1433] = zero[6]
Removing Lhs of wire \UART_TOESP:BUART:rx_addr_match_status\\D\[1435] = zero[6]
Removing Lhs of wire \UART_TOESP:BUART:rx_markspace_pre\\D\[1436] = \UART_TOESP:BUART:rx_markspace_pre\[1142]
Removing Lhs of wire \UART_TOESP:BUART:rx_parity_bit\\D\[1441] = \UART_TOESP:BUART:rx_parity_bit\[1148]

------------------------------------------------------
Aliased 0 equations, 21 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_7:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_297 and MODIN1_0)
	OR (not MODIN1_1 and not MODIN1_0 and \UART_1:BUART:rx_parity_bit\)
	OR (not Net_297 and not MODIN1_1 and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and MODIN1_1));

Note:  Deleted unused equation:
\UART_TOESP:BUART:sRX:MODULE_12:g1:a0:xneq\ <= ((not \UART_TOESP:BUART:rx_parity_bit\ and Net_368 and \UART_TOESP:BUART:pollcount_0\)
	OR (not \UART_TOESP:BUART:pollcount_1\ and not \UART_TOESP:BUART:pollcount_0\ and \UART_TOESP:BUART:rx_parity_bit\)
	OR (not Net_368 and not \UART_TOESP:BUART:pollcount_1\ and \UART_TOESP:BUART:rx_parity_bit\)
	OR (not \UART_TOESP:BUART:rx_parity_bit\ and \UART_TOESP:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=S:\CODE 22\PSOC\PSoC_Audio_MIDI\PSoC_Audio_MIDI.cydsn\PSoC_Audio_MIDI.cyprj" -dcpsoc3 PSoC_Audio_MIDI.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.448ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Saturday, 20 May 2023 17:24:02
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=S:\CODE 22\PSOC\PSoC_Audio_MIDI\PSoC_Audio_MIDI.cydsn\PSoC_Audio_MIDI.cyprj -d CY8C5888LTI-LP097 PSoC_Audio_MIDI.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.019ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \WaveDAC8_1:Net_134\ from registered to combinatorial
    Converted constant MacroCell: Net_243 from registered to combinatorial
    Converted constant MacroCell: Net_238 from registered to combinatorial
    Converted constant MacroCell: Net_233 from registered to combinatorial
    Converted constant MacroCell: \Timer_Echo:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer_Echo:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \I2COLED:bI2C_UDB:lost_arb2_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_TOESP:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_TOESP:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_TOESP:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_TOESP:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_TOESP:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \WaveDAC8_2:Net_134\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'analogADC_Ext_CP_Clk'. Fanout=1, Signal=\analogADC:Net_93\
    Digital Clock 1: Automatic-assigning  clock 'Clock_OLED'. Fanout=1, Signal=Net_341
    Digital Clock 2: Automatic-assigning  clock 'UART_TOESP_IntClock'. Fanout=1, Signal=\UART_TOESP:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
    Digital Clock 4: Automatic-assigning  clock 'Clock_1'. Fanout=3, Signal=Net_10
    Digital Clock 5: Automatic-assigning  clock 'Clock_2'. Fanout=3, Signal=Net_553
    Analog  Clock 0: Automatic-assigning  clock 'analogADC_theACLK'. Fanout=1, Signal=\analogADC:Net_488\
    Digital Clock 6: Automatic-assigning  clock 'Clock_Echo'. Fanout=3, Signal=Net_396
    Digital Clock 7: Automatic-assigning  clock 'debouncerClock'. Fanout=4, Signal=Net_163
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_4:ClkSync\: with output requested to be synchronous
        ClockIn: debouncerClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: debouncerClock, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_3:ClkSync\: with output requested to be synchronous
        ClockIn: debouncerClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: debouncerClock, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_2:ClkSync\: with output requested to be synchronous
        ClockIn: debouncerClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: debouncerClock, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_1:ClkSync\: with output requested to be synchronous
        ClockIn: debouncerClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: debouncerClock, EnableOut: Constant 1
    UDB Clk/Enable \Timer_Echo:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_Echo was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_Echo, EnableOut: Constant 1
    UDB Clk/Enable \I2COLED:bI2C_UDB:ClkSync0\: with output requested to be synchronous
        ClockIn: Clock_OLED was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_OLED, EnableOut: Constant 1
    UDB Clk/Enable \UART_TOESP:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_TOESP_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_TOESP_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
Info: plm.M0038: The pin named SDA_1(0) at location P0[1] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
Info: plm.M0038: The pin named SCL_1(0) at location P0[0] prevents usage of special purposes: OpAmp:out. (App=cydsfit)

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_TOESP:BUART:rx_parity_bit\, Duplicate of \UART_TOESP:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_TOESP:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_TOESP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_TOESP:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_TOESP:BUART:rx_address_detected\, Duplicate of \UART_TOESP:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_TOESP:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_TOESP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_TOESP:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_TOESP:BUART:rx_parity_error_pre\, Duplicate of \UART_TOESP:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_TOESP:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_TOESP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_TOESP:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_TOESP:BUART:rx_markspace_pre\, Duplicate of \UART_TOESP:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_TOESP:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_TOESP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_TOESP:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_TOESP:BUART:rx_state_1\, Duplicate of \UART_TOESP:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_TOESP:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_TOESP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_TOESP:BUART:rx_state_1\ (fanout=8)

    Removing \UART_TOESP:BUART:tx_parity_bit\, Duplicate of \UART_TOESP:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_TOESP:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_TOESP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_TOESP:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_TOESP:BUART:tx_mark\, Duplicate of \UART_TOESP:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_TOESP:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_TOESP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_TOESP:BUART:tx_mark\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_address_detected\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_Dice_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Dice_2(0)__PA ,
            pad => Pin_Dice_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Dice_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Dice_1(0)__PA ,
            pad => Pin_Dice_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Dice_LED_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Dice_LED_2(0)__PA ,
            pad => Pin_Dice_LED_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Dice_LED_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Dice_LED_1(0)__PA ,
            pad => Pin_Dice_LED_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_297 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_305 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Vout_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Vout_2(0)__PA ,
            analog_term => Net_567 ,
            annotation => Net_644 ,
            pad => Vout_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = analogBut(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => analogBut(0)__PA ,
            fb => Net_249 ,
            pad => analogBut(0)_PAD );
        Properties:
        {
        }

    Pin : Name = analogY(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => analogY(0)__PA ,
            analog_term => Net_285 ,
            pad => analogY(0)_PAD );
        Properties:
        {
        }

    Pin : Name = analogX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => analogX(0)__PA ,
            analog_term => Net_284 ,
            pad => analogX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = but3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => but3(0)__PA ,
            fb => Net_242 ,
            pad => but3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = but2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => but2(0)__PA ,
            fb => Net_237 ,
            pad => but2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = but1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => but1(0)__PA ,
            fb => Net_145 ,
            pad => but1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_EchoReturn(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_EchoReturn(0)__PA ,
            fb => Net_287 ,
            pad => Pin_EchoReturn(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_EchoTrig(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_EchoTrig(0)__PA ,
            pad => Pin_EchoTrig(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_1(0)__PA ,
            fb => \I2COLED:Net_1109_1\ ,
            pin_input => \I2COLED:sda_x_wire\ ,
            pad => SDA_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_1(0)__PA ,
            fb => \I2COLED:Net_1109_0\ ,
            pin_input => \I2COLED:Net_643_3\ ,
            pad => SCL_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_2(0)__PA ,
            fb => Net_368 ,
            pad => Rx_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_2(0)__PA ,
            pin_input => Net_376 ,
            pad => Tx_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_OSZ2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_OSZ2(0)__PA ,
            annotation => Net_637 ,
            pad => Pin_OSZ2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Vout_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Vout_1(0)__PA ,
            analog_term => Net_573 ,
            annotation => Net_49 ,
            pad => Vout_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_OSZ1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_OSZ1(0)__PA ,
            annotation => Net_633 ,
            pad => Pin_OSZ1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_OSZ1_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_OSZ1_LED(0)__PA ,
            annotation => Net_641 ,
            pad => Pin_OSZ1_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_OSZ2_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_OSZ2_LED(0)__PA ,
            annotation => Net_642 ,
            pad => Pin_OSZ2_LED(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\I2COLED:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\I2COLED:bI2C_UDB:control_6\ * !\I2COLED:bI2C_UDB:control_5\ * 
              !\I2COLED:bI2C_UDB:control_2\ * 
              !\I2COLED:bI2C_UDB:tx_reg_empty\ * 
              !\I2COLED:bI2C_UDB:m_state_4\ * \I2COLED:bI2C_UDB:m_state_2\ * 
              \I2COLED:bI2C_UDB:m_state_1\ * \I2COLED:bI2C_UDB:m_state_0\ * 
              !\I2COLED:bI2C_UDB:m_reset\ * \I2COLED:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2COLED:bI2C_UDB:lost_arb_reg\
            + !\I2COLED:bI2C_UDB:tx_reg_empty\ * 
              !\I2COLED:bI2C_UDB:m_state_3\ * \I2COLED:bI2C_UDB:m_state_2\ * 
              \I2COLED:bI2C_UDB:m_state_1\ * !\I2COLED:bI2C_UDB:m_state_0\ * 
              !\I2COLED:bI2C_UDB:m_reset\ * \I2COLED:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2COLED:bI2C_UDB:lost_arb_reg\
            + !\I2COLED:bI2C_UDB:m_state_4\ * \I2COLED:bI2C_UDB:m_state_3\ * 
              \I2COLED:bI2C_UDB:m_state_2\ * \I2COLED:bI2C_UDB:m_state_1\ * 
              \I2COLED:bI2C_UDB:m_state_0\ * !\I2COLED:bI2C_UDB:m_reset\ * 
              \I2COLED:bI2C_UDB:clkgen_tc1_reg\
            + \I2COLED:bI2C_UDB:m_state_4\ * !\I2COLED:bI2C_UDB:m_state_3\ * 
              !\I2COLED:bI2C_UDB:m_state_2\ * !\I2COLED:bI2C_UDB:m_reset\
            + \I2COLED:bI2C_UDB:m_state_4\ * !\I2COLED:bI2C_UDB:m_state_3\ * 
              !\I2COLED:bI2C_UDB:m_state_1\ * !\I2COLED:bI2C_UDB:m_reset\
            + \I2COLED:bI2C_UDB:m_state_4\ * !\I2COLED:bI2C_UDB:m_state_3\ * 
              !\I2COLED:bI2C_UDB:m_state_0\ * !\I2COLED:bI2C_UDB:m_reset\
            + \I2COLED:bI2C_UDB:m_state_4\ * !\I2COLED:bI2C_UDB:m_reset\ * 
              !\I2COLED:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2COLED:bI2C_UDB:m_state_4_split\ (fanout=1)

    MacroCell: Name=Net_305, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_305 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_297 * MODIN1_0
            + MODIN1_1
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\Timer_Echo:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_287 * \Timer_Echo:TimerUDB:per_zero\
        );
        Output = \Timer_Echo:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\I2COLED:bI2C_UDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2COLED:bI2C_UDB:scl_in_reg\ * 
              \I2COLED:bI2C_UDB:scl_in_last_reg\ * 
              \I2COLED:bI2C_UDB:scl_in_last2_reg\ * 
              \I2COLED:bI2C_UDB:sda_in_last_reg\ * 
              !\I2COLED:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2COLED:bI2C_UDB:status_5\ (fanout=1)

    MacroCell: Name=\I2COLED:bI2C_UDB:status_4\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2COLED:bI2C_UDB:m_state_4\ * !\I2COLED:bI2C_UDB:m_state_3\ * 
              !\I2COLED:bI2C_UDB:m_state_2\ * !\I2COLED:bI2C_UDB:m_state_1\ * 
              !\I2COLED:bI2C_UDB:m_state_0\
        );
        Output = \I2COLED:bI2C_UDB:status_4\ (fanout=1)

    MacroCell: Name=\I2COLED:bI2C_UDB:cnt_reset\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2COLED:bI2C_UDB:m_state_4\ * !\I2COLED:bI2C_UDB:scl_in_reg\ * 
              \I2COLED:bI2C_UDB:scl_in_last_reg\ * 
              !\I2COLED:bI2C_UDB:clkgen_tc1_reg\ * \I2COLED:Net_643_3\
            + \I2COLED:bI2C_UDB:m_state_3\ * !\I2COLED:bI2C_UDB:scl_in_reg\ * 
              \I2COLED:bI2C_UDB:scl_in_last_reg\ * 
              !\I2COLED:bI2C_UDB:clkgen_tc1_reg\ * \I2COLED:Net_643_3\
            + \I2COLED:bI2C_UDB:m_state_2\ * !\I2COLED:bI2C_UDB:scl_in_reg\ * 
              \I2COLED:bI2C_UDB:scl_in_last_reg\ * 
              !\I2COLED:bI2C_UDB:clkgen_tc1_reg\ * \I2COLED:Net_643_3\
            + \I2COLED:bI2C_UDB:m_state_1\ * \I2COLED:bI2C_UDB:m_state_0\ * 
              !\I2COLED:bI2C_UDB:scl_in_reg\ * 
              \I2COLED:bI2C_UDB:scl_in_last_reg\ * 
              !\I2COLED:bI2C_UDB:clkgen_tc1_reg\ * \I2COLED:Net_643_3\
        );
        Output = \I2COLED:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2COLED:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2COLED:bI2C_UDB:clkgen_tc\ * !\I2COLED:bI2C_UDB:cnt_reset\
        );
        Output = \I2COLED:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)

    MacroCell: Name=\I2COLED:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \I2COLED:bI2C_UDB:tx_reg_empty\ * !\I2COLED:bI2C_UDB:m_state_4\ * 
              !\I2COLED:bI2C_UDB:m_state_3\ * !\I2COLED:bI2C_UDB:m_state_2\ * 
              !\I2COLED:bI2C_UDB:m_state_1\ * !\I2COLED:bI2C_UDB:m_state_0\
            + !\I2COLED:bI2C_UDB:clk_eq_reg\
        );
        Output = \I2COLED:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)

    MacroCell: Name=\I2COLED:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \I2COLED:bI2C_UDB:tx_reg_empty\
            + !\I2COLED:bI2C_UDB:m_state_4\ * !\I2COLED:bI2C_UDB:m_state_3\ * 
              !\I2COLED:bI2C_UDB:m_state_2\ * !\I2COLED:bI2C_UDB:m_state_1\ * 
              !\I2COLED:bI2C_UDB:m_state_0\
            + !\I2COLED:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2COLED:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2COLED:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\I2COLED:bI2C_UDB:clkgen_tc\ * !\I2COLED:bI2C_UDB:cnt_reset\
            + !\I2COLED:bI2C_UDB:m_state_4\ * !\I2COLED:bI2C_UDB:m_state_3\
            + \I2COLED:bI2C_UDB:m_state_4\ * \I2COLED:bI2C_UDB:m_state_3\
        );
        Output = \I2COLED:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)

    MacroCell: Name=Net_376, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_TOESP:BUART:txn\
        );
        Output = Net_376 (fanout=1)

    MacroCell: Name=\UART_TOESP:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_TOESP:BUART:tx_state_1\ * !\UART_TOESP:BUART:tx_state_0\ * 
              \UART_TOESP:BUART:tx_bitclk_enable_pre\
            + !\UART_TOESP:BUART:tx_state_1\ * !\UART_TOESP:BUART:tx_state_0\ * 
              !\UART_TOESP:BUART:tx_state_2\
        );
        Output = \UART_TOESP:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_TOESP:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_TOESP:BUART:tx_state_1\ * !\UART_TOESP:BUART:tx_state_0\ * 
              \UART_TOESP:BUART:tx_bitclk_enable_pre\ * 
              \UART_TOESP:BUART:tx_fifo_empty\ * 
              \UART_TOESP:BUART:tx_state_2\
        );
        Output = \UART_TOESP:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_TOESP:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_TOESP:BUART:tx_fifo_notfull\
        );
        Output = \UART_TOESP:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_TOESP:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_TOESP:BUART:tx_ctrl_mark_last\ * 
              !\UART_TOESP:BUART:rx_state_0\ * !\UART_TOESP:BUART:rx_state_3\ * 
              !\UART_TOESP:BUART:rx_state_2\
        );
        Output = \UART_TOESP:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_TOESP:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_368 * \UART_TOESP:BUART:pollcount_0\
            + \UART_TOESP:BUART:pollcount_1\
        );
        Output = \UART_TOESP:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_TOESP:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_TOESP:BUART:rx_load_fifo\ * 
              \UART_TOESP:BUART:rx_fifofull\
        );
        Output = \UART_TOESP:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_TOESP:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_TOESP:BUART:rx_fifonotempty\ * 
              \UART_TOESP:BUART:rx_state_stop1_reg\
        );
        Output = \UART_TOESP:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_297 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !MODIN1_1
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_297 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_297 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * MODIN1_1
            + Net_297 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !MODIN1_1 * MODIN1_0
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_297 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * MODIN1_0
            + Net_297 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_297 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !MODIN1_1
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_297
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=Net_251, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_163) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debouncer_4:DEBOUNCER[0]:d_sync_0\ * 
              \Debouncer_4:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_251 (fanout=1)

    MacroCell: Name=\Debouncer_4:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_163) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_249
        );
        Output = \Debouncer_4:DEBOUNCER[0]:d_sync_0\ (fanout=2)

    MacroCell: Name=\Debouncer_4:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_163) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_4:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Debouncer_4:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_240, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_163) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_2:DEBOUNCER[0]:d_sync_0\ * 
              !\Debouncer_2:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_240 (fanout=1)

    MacroCell: Name=Net_244, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_163) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debouncer_3:DEBOUNCER[0]:d_sync_0\ * 
              \Debouncer_3:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_244 (fanout=1)

    MacroCell: Name=Net_245, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_163) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_3:DEBOUNCER[0]:d_sync_0\ * 
              !\Debouncer_3:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_245 (fanout=1)

    MacroCell: Name=Net_239, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_163) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debouncer_2:DEBOUNCER[0]:d_sync_0\ * 
              \Debouncer_2:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_239 (fanout=1)

    MacroCell: Name=\Debouncer_3:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_163) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_242
        );
        Output = \Debouncer_3:DEBOUNCER[0]:d_sync_0\ (fanout=3)

    MacroCell: Name=\Debouncer_3:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_163) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_3:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Debouncer_3:DEBOUNCER[0]:d_sync_1\ (fanout=2)

    MacroCell: Name=\Debouncer_2:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_163) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_237
        );
        Output = \Debouncer_2:DEBOUNCER[0]:d_sync_0\ (fanout=3)

    MacroCell: Name=\Debouncer_2:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_163) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_2:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Debouncer_2:DEBOUNCER[0]:d_sync_1\ (fanout=2)

    MacroCell: Name=Net_234, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_163) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debouncer_1:DEBOUNCER[0]:d_sync_0\ * 
              \Debouncer_1:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_234 (fanout=1)

    MacroCell: Name=\Debouncer_1:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_163) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_145
        );
        Output = \Debouncer_1:DEBOUNCER[0]:d_sync_0\ (fanout=3)

    MacroCell: Name=\Debouncer_1:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_163) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_1:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Debouncer_1:DEBOUNCER[0]:d_sync_1\ (fanout=2)

    MacroCell: Name=Net_232, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_163) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_1:DEBOUNCER[0]:d_sync_0\ * 
              !\Debouncer_1:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_232 (fanout=1)

    MacroCell: Name=\I2COLED:bI2C_UDB:sda_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2COLED:Net_1109_1\
        );
        Output = \I2COLED:bI2C_UDB:sda_in_reg\ (fanout=2)

    MacroCell: Name=\I2COLED:bI2C_UDB:m_state_4\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2COLED:bI2C_UDB:control_4\ * \I2COLED:bI2C_UDB:m_state_4\ * 
              !\I2COLED:bI2C_UDB:m_state_2\ * !\I2COLED:bI2C_UDB:m_state_1\ * 
              !\I2COLED:bI2C_UDB:m_state_0\ * !\I2COLED:bI2C_UDB:m_reset\
            + \I2COLED:bI2C_UDB:m_state_4_split\
        );
        Output = \I2COLED:bI2C_UDB:m_state_4\ (fanout=19)

    MacroCell: Name=\I2COLED:bI2C_UDB:m_state_3\, Mode=(D-Register)
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2COLED:bI2C_UDB:control_6\ * !\I2COLED:bI2C_UDB:control_5\ * 
              \I2COLED:bI2C_UDB:control_2\ * !\I2COLED:bI2C_UDB:tx_reg_empty\ * 
              !\I2COLED:bI2C_UDB:m_state_4\ * \I2COLED:bI2C_UDB:m_state_1\ * 
              \I2COLED:bI2C_UDB:m_state_0\ * !\I2COLED:bI2C_UDB:m_reset\ * 
              \I2COLED:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2COLED:bI2C_UDB:lost_arb_reg\
            + !\I2COLED:bI2C_UDB:tx_reg_empty\ * 
              !\I2COLED:bI2C_UDB:m_state_4\ * \I2COLED:bI2C_UDB:m_state_2\ * 
              \I2COLED:bI2C_UDB:m_state_1\ * !\I2COLED:bI2C_UDB:m_state_0\ * 
              !\I2COLED:bI2C_UDB:m_reset\ * \I2COLED:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2COLED:bI2C_UDB:lost_arb_reg\
            + !\I2COLED:bI2C_UDB:m_state_4\ * \I2COLED:bI2C_UDB:m_state_3\ * 
              !\I2COLED:bI2C_UDB:m_reset\
            + !\I2COLED:bI2C_UDB:m_state_4\ * !\I2COLED:bI2C_UDB:m_state_2\ * 
              \I2COLED:bI2C_UDB:m_state_1\ * \I2COLED:bI2C_UDB:m_state_0\ * 
              !\I2COLED:bI2C_UDB:m_reset\ * \I2COLED:bI2C_UDB:clkgen_tc1_reg\
            + \I2COLED:bI2C_UDB:m_state_3\ * !\I2COLED:bI2C_UDB:m_reset\ * 
              !\I2COLED:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2COLED:bI2C_UDB:m_state_3\ (fanout=18)

    MacroCell: Name=\I2COLED:bI2C_UDB:m_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2COLED:bI2C_UDB:m_state_4\ * \I2COLED:bI2C_UDB:m_state_3\ * 
              \I2COLED:bI2C_UDB:m_state_2\ * 
              \I2COLED:bI2C_UDB:clkgen_tc1_reg\
            + \I2COLED:bI2C_UDB:m_state_2\ * \I2COLED:bI2C_UDB:m_reset\
            + \I2COLED:bI2C_UDB:m_state_2_split\
        );
        Output = \I2COLED:bI2C_UDB:m_state_2\ (fanout=18)

    MacroCell: Name=\I2COLED:bI2C_UDB:m_state_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2COLED:bI2C_UDB:tx_reg_empty\ * !\I2COLED:bI2C_UDB:m_state_3\ * 
              \I2COLED:bI2C_UDB:m_state_2\ * \I2COLED:bI2C_UDB:m_state_1\ * 
              !\I2COLED:bI2C_UDB:m_reset\
            + !\I2COLED:bI2C_UDB:m_state_4\ * !\I2COLED:bI2C_UDB:m_state_3\ * 
              \I2COLED:bI2C_UDB:m_state_2\ * !\I2COLED:bI2C_UDB:m_state_1\ * 
              !\I2COLED:bI2C_UDB:m_state_0\ * !\I2COLED:bI2C_UDB:m_reset\ * 
              \I2COLED:bI2C_UDB:clkgen_tc1_reg\
            + !\I2COLED:bI2C_UDB:m_state_4\ * \I2COLED:bI2C_UDB:m_state_3\ * 
              !\I2COLED:bI2C_UDB:m_state_1\ * \I2COLED:bI2C_UDB:m_state_0\ * 
              !\I2COLED:bI2C_UDB:m_reset\ * \I2COLED:bI2C_UDB:clkgen_tc1_reg\
            + !\I2COLED:bI2C_UDB:m_state_4\ * \I2COLED:bI2C_UDB:m_state_3\ * 
              \I2COLED:bI2C_UDB:m_state_1\ * !\I2COLED:bI2C_UDB:m_state_0\ * 
              !\I2COLED:bI2C_UDB:m_reset\
            + \I2COLED:bI2C_UDB:m_state_4\ * !\I2COLED:bI2C_UDB:m_state_3\ * 
              \I2COLED:bI2C_UDB:m_state_2\ * \I2COLED:bI2C_UDB:m_state_0\ * 
              !\I2COLED:bI2C_UDB:m_reset\ * \I2COLED:bI2C_UDB:clkgen_tc1_reg\
            + \I2COLED:bI2C_UDB:m_state_4\ * !\I2COLED:bI2C_UDB:m_state_3\ * 
              \I2COLED:bI2C_UDB:m_state_1\ * !\I2COLED:bI2C_UDB:m_state_0\ * 
              !\I2COLED:bI2C_UDB:m_reset\
            + !\I2COLED:bI2C_UDB:m_state_2\ * !\I2COLED:bI2C_UDB:m_state_1\ * 
              \I2COLED:bI2C_UDB:m_state_0\ * !\I2COLED:bI2C_UDB:m_reset\ * 
              \I2COLED:bI2C_UDB:clkgen_tc1_reg\
            + \I2COLED:bI2C_UDB:m_state_1\ * !\I2COLED:bI2C_UDB:m_reset\ * 
              !\I2COLED:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2COLED:bI2C_UDB:m_state_1\ (fanout=17)

    MacroCell: Name=\I2COLED:bI2C_UDB:m_state_0\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2COLED:bI2C_UDB:tx_reg_empty\ * 
              !\I2COLED:bI2C_UDB:m_state_3\ * !\I2COLED:bI2C_UDB:m_state_1\ * 
              !\I2COLED:bI2C_UDB:m_state_0\ * !\I2COLED:bI2C_UDB:m_reset\ * 
              \I2COLED:bI2C_UDB:clkgen_tc1_reg\
            + \I2COLED:bI2C_UDB:tx_reg_empty\ * !\I2COLED:bI2C_UDB:m_state_4\ * 
              \I2COLED:bI2C_UDB:m_state_2\ * \I2COLED:bI2C_UDB:m_state_1\ * 
              \I2COLED:bI2C_UDB:m_state_0\ * !\I2COLED:bI2C_UDB:m_reset\
            + !\I2COLED:bI2C_UDB:m_state_4\ * \I2COLED:bI2C_UDB:m_state_3\ * 
              !\I2COLED:bI2C_UDB:m_state_0\ * !\I2COLED:bI2C_UDB:m_reset\ * 
              \I2COLED:bI2C_UDB:clkgen_tc1_reg\
            + \I2COLED:bI2C_UDB:m_state_0\ * !\I2COLED:bI2C_UDB:m_reset\ * 
              !\I2COLED:bI2C_UDB:clkgen_tc1_reg\
            + \I2COLED:bI2C_UDB:m_state_0_split\
        );
        Output = \I2COLED:bI2C_UDB:m_state_0\ (fanout=16)

    MacroCell: Name=\I2COLED:bI2C_UDB:status_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2COLED:bI2C_UDB:status_3\ * 
              !\I2COLED:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2COLED:bI2C_UDB:m_state_4\ * !\I2COLED:bI2C_UDB:m_state_3\ * 
              !\I2COLED:bI2C_UDB:m_state_2\ * \I2COLED:bI2C_UDB:m_state_1\ * 
              \I2COLED:bI2C_UDB:m_state_0\ * !\I2COLED:bI2C_UDB:m_reset\
            + \I2COLED:bI2C_UDB:status_3\ * 
              \I2COLED:bI2C_UDB:cs_addr_shifter_1\
            + \I2COLED:bI2C_UDB:status_3\ * !\I2COLED:bI2C_UDB:m_state_4\ * 
              !\I2COLED:bI2C_UDB:m_state_3\ * !\I2COLED:bI2C_UDB:m_state_2\ * 
              !\I2COLED:bI2C_UDB:m_state_1\ * !\I2COLED:bI2C_UDB:m_state_0\
            + \I2COLED:bI2C_UDB:status_3\ * \I2COLED:bI2C_UDB:m_reset\
        );
        Output = \I2COLED:bI2C_UDB:status_3\ (fanout=2)

    MacroCell: Name=\I2COLED:bI2C_UDB:status_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2COLED:bI2C_UDB:status_2\ * !\I2COLED:bI2C_UDB:m_state_4\ * 
              !\I2COLED:bI2C_UDB:m_state_3\ * !\I2COLED:bI2C_UDB:m_state_2\ * 
              \I2COLED:bI2C_UDB:m_state_1\ * \I2COLED:bI2C_UDB:m_state_0\ * 
              !\I2COLED:bI2C_UDB:m_reset\
            + \I2COLED:bI2C_UDB:status_2\ * !\I2COLED:bI2C_UDB:m_state_4\ * 
              !\I2COLED:bI2C_UDB:m_state_3\ * !\I2COLED:bI2C_UDB:m_state_2\ * 
              !\I2COLED:bI2C_UDB:m_state_1\ * !\I2COLED:bI2C_UDB:m_state_0\
            + \I2COLED:bI2C_UDB:status_2\ * !\I2COLED:bI2C_UDB:m_state_4\ * 
              !\I2COLED:bI2C_UDB:m_state_3\ * \I2COLED:bI2C_UDB:m_state_2\ * 
              !\I2COLED:bI2C_UDB:m_state_1\ * \I2COLED:bI2C_UDB:m_state_0\
            + \I2COLED:bI2C_UDB:status_2\ * \I2COLED:bI2C_UDB:m_reset\
        );
        Output = \I2COLED:bI2C_UDB:status_2\ (fanout=2)

    MacroCell: Name=\I2COLED:bI2C_UDB:status_1\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2COLED:bI2C_UDB:status_1\ * \I2COLED:bI2C_UDB:m_state_4\ * 
              \I2COLED:bI2C_UDB:m_state_3\ * !\I2COLED:bI2C_UDB:m_state_2\ * 
              !\I2COLED:bI2C_UDB:m_state_1\ * \I2COLED:bI2C_UDB:m_state_0\ * 
              \I2COLED:Net_1109_1\ * !\I2COLED:bI2C_UDB:m_reset\ * 
              \I2COLED:bI2C_UDB:clkgen_tc1_reg\
            + \I2COLED:bI2C_UDB:status_1\ * \I2COLED:bI2C_UDB:m_state_4\ * 
              \I2COLED:bI2C_UDB:m_state_3\ * !\I2COLED:bI2C_UDB:m_state_2\ * 
              !\I2COLED:bI2C_UDB:m_state_1\ * \I2COLED:bI2C_UDB:m_state_0\ * 
              !\I2COLED:Net_1109_1\ * \I2COLED:bI2C_UDB:clkgen_tc1_reg\
            + \I2COLED:bI2C_UDB:status_1\ * \I2COLED:bI2C_UDB:m_reset\
        );
        Output = \I2COLED:bI2C_UDB:status_1\ (fanout=2)

    MacroCell: Name=\I2COLED:bI2C_UDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2COLED:bI2C_UDB:status_0\ * 
              !\I2COLED:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2COLED:bI2C_UDB:m_reset\
            + !\I2COLED:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2COLED:bI2C_UDB:m_state_4\ * !\I2COLED:bI2C_UDB:m_state_3\ * 
              \I2COLED:bI2C_UDB:m_state_2\ * \I2COLED:bI2C_UDB:m_state_1\ * 
              !\I2COLED:bI2C_UDB:m_reset\
        );
        Output = \I2COLED:bI2C_UDB:status_0\ (fanout=2)

    MacroCell: Name=\I2COLED:bI2C_UDB:scl_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2COLED:Net_1109_0\
        );
        Output = \I2COLED:bI2C_UDB:scl_in_reg\ (fanout=4)

    MacroCell: Name=\I2COLED:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2COLED:bI2C_UDB:scl_in_reg\
        );
        Output = \I2COLED:bI2C_UDB:scl_in_last_reg\ (fanout=4)

    MacroCell: Name=\I2COLED:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2COLED:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2COLED:bI2C_UDB:scl_in_last2_reg\ (fanout=2)

    MacroCell: Name=\I2COLED:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2COLED:bI2C_UDB:sda_in_reg\
        );
        Output = \I2COLED:bI2C_UDB:sda_in_last_reg\ (fanout=3)

    MacroCell: Name=\I2COLED:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2COLED:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2COLED:bI2C_UDB:sda_in_last2_reg\ (fanout=2)

    MacroCell: Name=\I2COLED:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2COLED:bI2C_UDB:clkgen_tc\ * !\I2COLED:bI2C_UDB:m_reset\ * 
              !\I2COLED:bI2C_UDB:cnt_reset\
        );
        Output = \I2COLED:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)

    MacroCell: Name=\I2COLED:bI2C_UDB:lost_arb_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2COLED:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2COLED:bI2C_UDB:m_reset\ * \I2COLED:bI2C_UDB:lost_arb_reg\
        );
        Output = \I2COLED:bI2C_UDB:lost_arb_reg\ (fanout=6)

    MacroCell: Name=\I2COLED:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2COLED:bI2C_UDB:m_reset\ * 
              !\I2COLED:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2COLED:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)

    MacroCell: Name=\I2COLED:bI2C_UDB:bus_busy_reg\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2COLED:bI2C_UDB:scl_in_reg\ * 
              \I2COLED:bI2C_UDB:scl_in_last_reg\ * 
              \I2COLED:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2COLED:bI2C_UDB:sda_in_last_reg\ * 
              \I2COLED:bI2C_UDB:sda_in_last2_reg\ * 
              !\I2COLED:bI2C_UDB:m_reset\ * !\I2COLED:bI2C_UDB:bus_busy_reg\
            + \I2COLED:bI2C_UDB:scl_in_reg\ * 
              \I2COLED:bI2C_UDB:scl_in_last_reg\ * 
              \I2COLED:bI2C_UDB:scl_in_last2_reg\ * 
              \I2COLED:bI2C_UDB:sda_in_last_reg\ * 
              !\I2COLED:bI2C_UDB:sda_in_last2_reg\ * 
              \I2COLED:bI2C_UDB:bus_busy_reg\
            + \I2COLED:bI2C_UDB:m_reset\ * \I2COLED:bI2C_UDB:bus_busy_reg\
        );
        Output = \I2COLED:bI2C_UDB:bus_busy_reg\ (fanout=1)

    MacroCell: Name=\I2COLED:bI2C_UDB:clk_eq_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2COLED:Net_1109_0\ * !\I2COLED:Net_643_3\
            + \I2COLED:Net_1109_0\ * \I2COLED:Net_643_3\
        );
        Output = \I2COLED:bI2C_UDB:clk_eq_reg\ (fanout=1)

    MacroCell: Name=\I2COLED:Net_643_3\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2COLED:bI2C_UDB:clkgen_cl1\ * \I2COLED:bI2C_UDB:m_state_4\ * 
              !\I2COLED:bI2C_UDB:m_reset\
            + !\I2COLED:bI2C_UDB:clkgen_cl1\ * \I2COLED:bI2C_UDB:m_state_3\ * 
              !\I2COLED:bI2C_UDB:m_reset\
            + !\I2COLED:bI2C_UDB:clkgen_cl1\ * \I2COLED:bI2C_UDB:m_state_2\ * 
              !\I2COLED:bI2C_UDB:m_reset\ * 
              !\I2COLED:bI2C_UDB:clkgen_tc1_reg\
            + !\I2COLED:bI2C_UDB:clkgen_cl1\ * \I2COLED:bI2C_UDB:m_state_1\ * 
              \I2COLED:bI2C_UDB:m_state_0\ * !\I2COLED:bI2C_UDB:m_reset\ * 
              \I2COLED:bI2C_UDB:clkgen_tc1_reg\
            + !\I2COLED:bI2C_UDB:m_state_4\ * !\I2COLED:bI2C_UDB:m_state_3\ * 
              \I2COLED:bI2C_UDB:m_state_2\ * \I2COLED:bI2C_UDB:m_state_1\ * 
              !\I2COLED:bI2C_UDB:m_reset\
            + !\I2COLED:bI2C_UDB:m_reset\ * \I2COLED:bI2C_UDB:cnt_reset\
        );
        Output = \I2COLED:Net_643_3\ (fanout=3)

    MacroCell: Name=\I2COLED:sda_x_wire\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2COLED:sda_x_wire\ * !\I2COLED:bI2C_UDB:m_reset\ * 
              !\I2COLED:bI2C_UDB:clkgen_tc2_reg\
            + !\I2COLED:bI2C_UDB:control_4\ * \I2COLED:bI2C_UDB:m_state_4\ * 
              \I2COLED:bI2C_UDB:m_state_3\ * !\I2COLED:bI2C_UDB:m_state_2\ * 
              !\I2COLED:bI2C_UDB:m_state_1\ * !\I2COLED:bI2C_UDB:m_state_0\ * 
              !\I2COLED:bI2C_UDB:m_reset\ * !\I2COLED:bI2C_UDB:lost_arb_reg\ * 
              \I2COLED:bI2C_UDB:clkgen_tc2_reg\
            + !\I2COLED:bI2C_UDB:shift_data_out\ * 
              !\I2COLED:bI2C_UDB:m_state_4\ * \I2COLED:bI2C_UDB:m_state_3\ * 
              !\I2COLED:bI2C_UDB:m_reset\ * !\I2COLED:bI2C_UDB:lost_arb_reg\ * 
              \I2COLED:bI2C_UDB:clkgen_tc2_reg\
            + !\I2COLED:bI2C_UDB:m_state_4\ * !\I2COLED:bI2C_UDB:m_state_3\ * 
              !\I2COLED:bI2C_UDB:m_state_2\ * \I2COLED:bI2C_UDB:m_state_1\ * 
              \I2COLED:bI2C_UDB:m_state_0\ * !\I2COLED:bI2C_UDB:m_reset\ * 
              \I2COLED:bI2C_UDB:clkgen_tc2_reg\
            + !\I2COLED:bI2C_UDB:m_state_4\ * !\I2COLED:bI2C_UDB:m_state_3\ * 
              \I2COLED:bI2C_UDB:m_state_2\ * !\I2COLED:bI2C_UDB:m_state_1\ * 
              \I2COLED:bI2C_UDB:m_state_0\ * !\I2COLED:bI2C_UDB:m_reset\ * 
              \I2COLED:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \I2COLED:sda_x_wire\ (fanout=2)

    MacroCell: Name=\I2COLED:bI2C_UDB:m_reset\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2COLED:bI2C_UDB:control_1\
        );
        Output = \I2COLED:bI2C_UDB:m_reset\ (fanout=18)

    MacroCell: Name=\UART_TOESP:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_TOESP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_TOESP:BUART:txn\ * \UART_TOESP:BUART:tx_state_1\ * 
              !\UART_TOESP:BUART:tx_bitclk\
            + \UART_TOESP:BUART:txn\ * \UART_TOESP:BUART:tx_state_2\
            + !\UART_TOESP:BUART:tx_state_1\ * \UART_TOESP:BUART:tx_state_0\ * 
              !\UART_TOESP:BUART:tx_shift_out\ * 
              !\UART_TOESP:BUART:tx_state_2\
            + !\UART_TOESP:BUART:tx_state_1\ * \UART_TOESP:BUART:tx_state_0\ * 
              !\UART_TOESP:BUART:tx_state_2\ * !\UART_TOESP:BUART:tx_bitclk\
            + \UART_TOESP:BUART:tx_state_1\ * !\UART_TOESP:BUART:tx_state_0\ * 
              !\UART_TOESP:BUART:tx_shift_out\ * 
              !\UART_TOESP:BUART:tx_state_2\ * 
              !\UART_TOESP:BUART:tx_counter_dp\ * 
              \UART_TOESP:BUART:tx_bitclk\
        );
        Output = \UART_TOESP:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_TOESP:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_TOESP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_TOESP:BUART:tx_state_1\ * \UART_TOESP:BUART:tx_state_0\ * 
              \UART_TOESP:BUART:tx_bitclk_enable_pre\ * 
              \UART_TOESP:BUART:tx_state_2\
            + \UART_TOESP:BUART:tx_state_1\ * !\UART_TOESP:BUART:tx_state_2\ * 
              \UART_TOESP:BUART:tx_counter_dp\ * \UART_TOESP:BUART:tx_bitclk\
            + \UART_TOESP:BUART:tx_state_0\ * !\UART_TOESP:BUART:tx_state_2\ * 
              \UART_TOESP:BUART:tx_bitclk\
        );
        Output = \UART_TOESP:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_TOESP:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_TOESP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_TOESP:BUART:tx_state_1\ * !\UART_TOESP:BUART:tx_state_0\ * 
              \UART_TOESP:BUART:tx_bitclk_enable_pre\ * 
              !\UART_TOESP:BUART:tx_fifo_empty\
            + !\UART_TOESP:BUART:tx_state_1\ * !\UART_TOESP:BUART:tx_state_0\ * 
              !\UART_TOESP:BUART:tx_fifo_empty\ * 
              !\UART_TOESP:BUART:tx_state_2\
            + \UART_TOESP:BUART:tx_state_1\ * \UART_TOESP:BUART:tx_state_0\ * 
              \UART_TOESP:BUART:tx_bitclk_enable_pre\ * 
              \UART_TOESP:BUART:tx_fifo_empty\ * 
              \UART_TOESP:BUART:tx_state_2\
            + \UART_TOESP:BUART:tx_state_0\ * !\UART_TOESP:BUART:tx_state_2\ * 
              \UART_TOESP:BUART:tx_bitclk\
        );
        Output = \UART_TOESP:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_TOESP:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_TOESP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_TOESP:BUART:tx_state_1\ * !\UART_TOESP:BUART:tx_state_0\ * 
              \UART_TOESP:BUART:tx_bitclk_enable_pre\ * 
              \UART_TOESP:BUART:tx_state_2\
            + \UART_TOESP:BUART:tx_state_1\ * \UART_TOESP:BUART:tx_state_0\ * 
              \UART_TOESP:BUART:tx_bitclk_enable_pre\ * 
              \UART_TOESP:BUART:tx_state_2\
            + \UART_TOESP:BUART:tx_state_1\ * \UART_TOESP:BUART:tx_state_0\ * 
              !\UART_TOESP:BUART:tx_state_2\ * \UART_TOESP:BUART:tx_bitclk\
            + \UART_TOESP:BUART:tx_state_1\ * !\UART_TOESP:BUART:tx_state_2\ * 
              \UART_TOESP:BUART:tx_counter_dp\ * \UART_TOESP:BUART:tx_bitclk\
        );
        Output = \UART_TOESP:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_TOESP:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_TOESP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_TOESP:BUART:tx_state_1\ * !\UART_TOESP:BUART:tx_state_0\ * 
              \UART_TOESP:BUART:tx_state_2\
            + !\UART_TOESP:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_TOESP:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_TOESP:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_TOESP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_TOESP:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_TOESP:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_TOESP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_368 * !\UART_TOESP:BUART:tx_ctrl_mark_last\ * 
              !\UART_TOESP:BUART:rx_state_0\ * 
              \UART_TOESP:BUART:rx_bitclk_enable\ * 
              !\UART_TOESP:BUART:rx_state_3\ * \UART_TOESP:BUART:rx_state_2\ * 
              !\UART_TOESP:BUART:pollcount_1\
            + !\UART_TOESP:BUART:tx_ctrl_mark_last\ * 
              !\UART_TOESP:BUART:rx_state_0\ * 
              \UART_TOESP:BUART:rx_bitclk_enable\ * 
              !\UART_TOESP:BUART:rx_state_3\ * \UART_TOESP:BUART:rx_state_2\ * 
              !\UART_TOESP:BUART:pollcount_1\ * 
              !\UART_TOESP:BUART:pollcount_0\
            + !\UART_TOESP:BUART:tx_ctrl_mark_last\ * 
              \UART_TOESP:BUART:rx_state_0\ * !\UART_TOESP:BUART:rx_state_3\ * 
              !\UART_TOESP:BUART:rx_state_2\ * !\UART_TOESP:BUART:rx_count_6\ * 
              !\UART_TOESP:BUART:rx_count_5\
            + !\UART_TOESP:BUART:tx_ctrl_mark_last\ * 
              \UART_TOESP:BUART:rx_state_0\ * !\UART_TOESP:BUART:rx_state_3\ * 
              !\UART_TOESP:BUART:rx_state_2\ * !\UART_TOESP:BUART:rx_count_6\ * 
              !\UART_TOESP:BUART:rx_count_4\
        );
        Output = \UART_TOESP:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_TOESP:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_TOESP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_TOESP:BUART:tx_ctrl_mark_last\ * 
              !\UART_TOESP:BUART:rx_state_0\ * 
              \UART_TOESP:BUART:rx_bitclk_enable\ * 
              \UART_TOESP:BUART:rx_state_3\ * !\UART_TOESP:BUART:rx_state_2\
            + !\UART_TOESP:BUART:tx_ctrl_mark_last\ * 
              \UART_TOESP:BUART:rx_state_0\ * !\UART_TOESP:BUART:rx_state_3\ * 
              !\UART_TOESP:BUART:rx_state_2\ * !\UART_TOESP:BUART:rx_count_6\ * 
              !\UART_TOESP:BUART:rx_count_5\
            + !\UART_TOESP:BUART:tx_ctrl_mark_last\ * 
              \UART_TOESP:BUART:rx_state_0\ * !\UART_TOESP:BUART:rx_state_3\ * 
              !\UART_TOESP:BUART:rx_state_2\ * !\UART_TOESP:BUART:rx_count_6\ * 
              !\UART_TOESP:BUART:rx_count_4\
        );
        Output = \UART_TOESP:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_TOESP:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_TOESP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_TOESP:BUART:tx_ctrl_mark_last\ * 
              !\UART_TOESP:BUART:rx_state_0\ * 
              \UART_TOESP:BUART:rx_bitclk_enable\ * 
              \UART_TOESP:BUART:rx_state_3\ * \UART_TOESP:BUART:rx_state_2\
            + !\UART_TOESP:BUART:tx_ctrl_mark_last\ * 
              \UART_TOESP:BUART:rx_state_0\ * !\UART_TOESP:BUART:rx_state_3\ * 
              !\UART_TOESP:BUART:rx_state_2\ * !\UART_TOESP:BUART:rx_count_6\ * 
              !\UART_TOESP:BUART:rx_count_5\
            + !\UART_TOESP:BUART:tx_ctrl_mark_last\ * 
              \UART_TOESP:BUART:rx_state_0\ * !\UART_TOESP:BUART:rx_state_3\ * 
              !\UART_TOESP:BUART:rx_state_2\ * !\UART_TOESP:BUART:rx_count_6\ * 
              !\UART_TOESP:BUART:rx_count_4\
        );
        Output = \UART_TOESP:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_TOESP:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_TOESP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_368 * !\UART_TOESP:BUART:tx_ctrl_mark_last\ * 
              !\UART_TOESP:BUART:rx_state_0\ * !\UART_TOESP:BUART:rx_state_3\ * 
              !\UART_TOESP:BUART:rx_state_2\ * \UART_TOESP:BUART:rx_last\
            + !\UART_TOESP:BUART:tx_ctrl_mark_last\ * 
              !\UART_TOESP:BUART:rx_state_0\ * 
              \UART_TOESP:BUART:rx_bitclk_enable\ * 
              \UART_TOESP:BUART:rx_state_3\
            + !\UART_TOESP:BUART:tx_ctrl_mark_last\ * 
              !\UART_TOESP:BUART:rx_state_0\ * 
              \UART_TOESP:BUART:rx_bitclk_enable\ * 
              \UART_TOESP:BUART:rx_state_2\
            + !\UART_TOESP:BUART:tx_ctrl_mark_last\ * 
              \UART_TOESP:BUART:rx_state_0\ * !\UART_TOESP:BUART:rx_state_3\ * 
              !\UART_TOESP:BUART:rx_state_2\ * !\UART_TOESP:BUART:rx_count_6\ * 
              !\UART_TOESP:BUART:rx_count_5\
            + !\UART_TOESP:BUART:tx_ctrl_mark_last\ * 
              \UART_TOESP:BUART:rx_state_0\ * !\UART_TOESP:BUART:rx_state_3\ * 
              !\UART_TOESP:BUART:rx_state_2\ * !\UART_TOESP:BUART:rx_count_6\ * 
              !\UART_TOESP:BUART:rx_count_4\
        );
        Output = \UART_TOESP:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_TOESP:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_TOESP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_TOESP:BUART:rx_count_2\ * !\UART_TOESP:BUART:rx_count_1\ * 
              !\UART_TOESP:BUART:rx_count_0\
        );
        Output = \UART_TOESP:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_TOESP:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_TOESP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_TOESP:BUART:tx_ctrl_mark_last\ * 
              !\UART_TOESP:BUART:rx_state_0\ * \UART_TOESP:BUART:rx_state_3\ * 
              \UART_TOESP:BUART:rx_state_2\
        );
        Output = \UART_TOESP:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_TOESP:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_TOESP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_368 * !\UART_TOESP:BUART:rx_count_2\ * 
              !\UART_TOESP:BUART:rx_count_1\ * \UART_TOESP:BUART:pollcount_1\
            + Net_368 * !\UART_TOESP:BUART:rx_count_2\ * 
              !\UART_TOESP:BUART:rx_count_1\ * 
              !\UART_TOESP:BUART:pollcount_1\ * 
              \UART_TOESP:BUART:pollcount_0\
            + !\UART_TOESP:BUART:rx_count_2\ * !\UART_TOESP:BUART:rx_count_1\ * 
              \UART_TOESP:BUART:pollcount_1\ * 
              !\UART_TOESP:BUART:pollcount_0\
        );
        Output = \UART_TOESP:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_TOESP:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_TOESP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_368 * !\UART_TOESP:BUART:rx_count_2\ * 
              !\UART_TOESP:BUART:rx_count_1\ * \UART_TOESP:BUART:pollcount_0\
            + Net_368 * !\UART_TOESP:BUART:rx_count_2\ * 
              !\UART_TOESP:BUART:rx_count_1\ * 
              !\UART_TOESP:BUART:pollcount_0\
        );
        Output = \UART_TOESP:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\I2COLED:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2COLED:bI2C_UDB:control_7\ * !\I2COLED:bI2C_UDB:m_state_3\ * 
              !\I2COLED:bI2C_UDB:m_state_2\ * \I2COLED:bI2C_UDB:m_state_1\ * 
              !\I2COLED:bI2C_UDB:m_state_0\ * !\I2COLED:bI2C_UDB:m_reset\ * 
              \I2COLED:bI2C_UDB:clkgen_tc1_reg\
            + \I2COLED:bI2C_UDB:control_6\ * !\I2COLED:bI2C_UDB:m_state_4\ * 
              \I2COLED:bI2C_UDB:m_state_2\ * \I2COLED:bI2C_UDB:m_state_1\ * 
              \I2COLED:bI2C_UDB:m_state_0\ * !\I2COLED:bI2C_UDB:m_reset\ * 
              !\I2COLED:bI2C_UDB:lost_arb_reg\
            + !\I2COLED:bI2C_UDB:control_5\ * \I2COLED:bI2C_UDB:control_4\ * 
              \I2COLED:bI2C_UDB:m_state_3\ * !\I2COLED:bI2C_UDB:m_state_2\ * 
              !\I2COLED:bI2C_UDB:m_state_1\ * !\I2COLED:bI2C_UDB:m_state_0\ * 
              !\I2COLED:bI2C_UDB:m_reset\ * \I2COLED:bI2C_UDB:clkgen_tc1_reg\
            + !\I2COLED:bI2C_UDB:m_state_4\ * !\I2COLED:bI2C_UDB:m_state_3\ * 
              !\I2COLED:bI2C_UDB:m_state_2\ * !\I2COLED:bI2C_UDB:m_state_1\ * 
              \I2COLED:bI2C_UDB:m_state_0\ * !\I2COLED:bI2C_UDB:m_reset\
            + !\I2COLED:bI2C_UDB:m_state_4\ * \I2COLED:bI2C_UDB:m_state_3\ * 
              \I2COLED:bI2C_UDB:m_state_2\ * \I2COLED:bI2C_UDB:m_state_1\ * 
              !\I2COLED:bI2C_UDB:m_reset\ * \I2COLED:bI2C_UDB:clkgen_tc1_reg\
            + \I2COLED:bI2C_UDB:m_state_4\ * !\I2COLED:bI2C_UDB:m_state_3\ * 
              !\I2COLED:bI2C_UDB:m_state_0\ * !\I2COLED:bI2C_UDB:m_reset\ * 
              \I2COLED:bI2C_UDB:clkgen_tc1_reg\
            + \I2COLED:bI2C_UDB:m_state_4\ * \I2COLED:bI2C_UDB:m_state_3\ * 
              !\I2COLED:bI2C_UDB:m_state_2\ * !\I2COLED:bI2C_UDB:m_state_1\ * 
              \I2COLED:bI2C_UDB:m_state_0\ * !\I2COLED:bI2C_UDB:m_reset\
            + !\I2COLED:bI2C_UDB:m_state_3\ * \I2COLED:bI2C_UDB:m_state_2\ * 
              !\I2COLED:bI2C_UDB:m_state_1\ * !\I2COLED:bI2C_UDB:m_state_0\ * 
              !\I2COLED:bI2C_UDB:m_reset\ * \I2COLED:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2COLED:bI2C_UDB:m_state_0_split\ (fanout=1)

    MacroCell: Name=\UART_TOESP:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_TOESP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_368 * !\UART_TOESP:BUART:tx_ctrl_mark_last\ * 
              !\UART_TOESP:BUART:rx_state_0\ * 
              \UART_TOESP:BUART:rx_bitclk_enable\ * 
              \UART_TOESP:BUART:rx_state_3\ * \UART_TOESP:BUART:rx_state_2\ * 
              !\UART_TOESP:BUART:pollcount_1\
            + !\UART_TOESP:BUART:tx_ctrl_mark_last\ * 
              !\UART_TOESP:BUART:rx_state_0\ * 
              \UART_TOESP:BUART:rx_bitclk_enable\ * 
              \UART_TOESP:BUART:rx_state_3\ * \UART_TOESP:BUART:rx_state_2\ * 
              !\UART_TOESP:BUART:pollcount_1\ * 
              !\UART_TOESP:BUART:pollcount_0\
        );
        Output = \UART_TOESP:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_TOESP:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_TOESP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_368
        );
        Output = \UART_TOESP:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\I2COLED:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\I2COLED:bI2C_UDB:control_6\ * !\I2COLED:bI2C_UDB:control_5\ * 
              !\I2COLED:bI2C_UDB:tx_reg_empty\ * 
              !\I2COLED:bI2C_UDB:m_state_4\ * !\I2COLED:bI2C_UDB:m_state_3\ * 
              \I2COLED:bI2C_UDB:m_state_2\ * 
              \I2COLED:bI2C_UDB:clkgen_tc1_reg\
            + \I2COLED:bI2C_UDB:control_4\ * \I2COLED:bI2C_UDB:m_state_4\ * 
              \I2COLED:bI2C_UDB:m_state_3\ * !\I2COLED:bI2C_UDB:m_state_1\ * 
              !\I2COLED:bI2C_UDB:m_reset\ * \I2COLED:bI2C_UDB:clkgen_tc1_reg\
            + !\I2COLED:bI2C_UDB:tx_reg_empty\ * 
              !\I2COLED:bI2C_UDB:m_state_4\ * !\I2COLED:bI2C_UDB:m_state_3\ * 
              \I2COLED:bI2C_UDB:m_state_2\ * !\I2COLED:bI2C_UDB:m_state_0\ * 
              \I2COLED:bI2C_UDB:clkgen_tc1_reg\
            + !\I2COLED:bI2C_UDB:tx_reg_empty\ * 
              !\I2COLED:bI2C_UDB:m_state_4\ * !\I2COLED:bI2C_UDB:m_state_3\ * 
              \I2COLED:bI2C_UDB:m_state_2\ * 
              \I2COLED:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2COLED:bI2C_UDB:lost_arb_reg\
            + !\I2COLED:bI2C_UDB:m_state_4\ * !\I2COLED:bI2C_UDB:m_state_3\ * 
              \I2COLED:bI2C_UDB:m_state_2\ * !\I2COLED:bI2C_UDB:m_state_1\ * 
              \I2COLED:bI2C_UDB:clkgen_tc1_reg\
            + !\I2COLED:bI2C_UDB:m_state_4\ * \I2COLED:bI2C_UDB:m_state_3\ * 
              \I2COLED:bI2C_UDB:m_state_1\ * \I2COLED:bI2C_UDB:m_state_0\ * 
              !\I2COLED:bI2C_UDB:m_reset\ * \I2COLED:bI2C_UDB:clkgen_tc1_reg\
            + \I2COLED:bI2C_UDB:m_state_4\ * !\I2COLED:bI2C_UDB:m_state_3\ * 
              !\I2COLED:bI2C_UDB:m_state_2\ * \I2COLED:bI2C_UDB:m_state_1\ * 
              \I2COLED:bI2C_UDB:m_state_0\ * !\I2COLED:bI2C_UDB:m_reset\ * 
              \I2COLED:bI2C_UDB:clkgen_tc1_reg\
            + \I2COLED:bI2C_UDB:m_state_4\ * \I2COLED:bI2C_UDB:m_state_3\ * 
              !\I2COLED:bI2C_UDB:m_state_1\ * \I2COLED:bI2C_UDB:m_state_0\ * 
              !\I2COLED:bI2C_UDB:m_reset\ * \I2COLED:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2COLED:bI2C_UDB:m_state_2_split\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Timer_Echo:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_396 ,
            cs_addr_1 => Net_287 ,
            cs_addr_0 => \Timer_Echo:TimerUDB:per_zero\ ,
            chain_out => \Timer_Echo:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_Echo:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer_Echo:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_396 ,
            cs_addr_1 => Net_287 ,
            cs_addr_0 => \Timer_Echo:TimerUDB:per_zero\ ,
            z0_comb => \Timer_Echo:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_Echo:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_Echo:TimerUDB:status_2\ ,
            chain_in => \Timer_Echo:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_Echo:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\I2COLED:bI2C_UDB:Shifter:u0\
        PORT MAP (
            clock => Net_341 ,
            cs_addr_1 => \I2COLED:bI2C_UDB:cs_addr_shifter_1\ ,
            cs_addr_0 => \I2COLED:bI2C_UDB:cs_addr_shifter_0\ ,
            route_si => \I2COLED:bI2C_UDB:sda_in_reg\ ,
            so_comb => \I2COLED:bI2C_UDB:shift_data_out\ ,
            f1_blk_stat_comb => \I2COLED:bI2C_UDB:tx_reg_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
            d0_init = "00000100"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\I2COLED:bI2C_UDB:Master:ClkGen:u0\
        PORT MAP (
            clock => Net_341 ,
            cs_addr_1 => \I2COLED:bI2C_UDB:cs_addr_clkgen_1\ ,
            cs_addr_0 => \I2COLED:bI2C_UDB:cs_addr_clkgen_0\ ,
            z0_comb => \I2COLED:bI2C_UDB:clkgen_tc\ ,
            cl1_comb => \I2COLED:bI2C_UDB:clkgen_cl1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
            d0_init = "00001111"
            d1_init = "00001000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_TOESP:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_TOESP:Net_9\ ,
            cs_addr_2 => \UART_TOESP:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_TOESP:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_TOESP:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_TOESP:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_TOESP:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_TOESP:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_TOESP:Net_9\ ,
            cs_addr_0 => \UART_TOESP:BUART:counter_load_not\ ,
            ce0_reg => \UART_TOESP:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_TOESP:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_TOESP:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_TOESP:Net_9\ ,
            cs_addr_2 => \UART_TOESP:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_TOESP:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_TOESP:BUART:rx_bitclk_enable\ ,
            route_si => \UART_TOESP:BUART:rx_postpoll\ ,
            f0_load => \UART_TOESP:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_TOESP:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_TOESP:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_Echo:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_396 ,
            status_3 => \Timer_Echo:TimerUDB:status_3\ ,
            status_2 => \Timer_Echo:TimerUDB:status_2\ ,
            status_0 => \Timer_Echo:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\I2COLED:bI2C_UDB:StsReg\
        PORT MAP (
            clock => Net_341 ,
            status_5 => \I2COLED:bI2C_UDB:status_5\ ,
            status_4 => \I2COLED:bI2C_UDB:status_4\ ,
            status_3 => \I2COLED:bI2C_UDB:status_3\ ,
            status_2 => \I2COLED:bI2C_UDB:status_2\ ,
            status_1 => \I2COLED:bI2C_UDB:status_1\ ,
            status_0 => \I2COLED:bI2C_UDB:status_0\ ,
            interrupt => \I2COLED:Net_697\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0100000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_TOESP:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_TOESP:Net_9\ ,
            status_3 => \UART_TOESP:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_TOESP:BUART:tx_status_2\ ,
            status_1 => \UART_TOESP:BUART:tx_fifo_empty\ ,
            status_0 => \UART_TOESP:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_TOESP:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_TOESP:Net_9\ ,
            status_5 => \UART_TOESP:BUART:rx_status_5\ ,
            status_4 => \UART_TOESP:BUART:rx_status_4\ ,
            status_3 => \UART_TOESP:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\I2COLED:bI2C_UDB:SyncCtl:CtrlReg\
        PORT MAP (
            clock => Net_341 ,
            control_7 => \I2COLED:bI2C_UDB:control_7\ ,
            control_6 => \I2COLED:bI2C_UDB:control_6\ ,
            control_5 => \I2COLED:bI2C_UDB:control_5\ ,
            control_4 => \I2COLED:bI2C_UDB:control_4\ ,
            control_3 => \I2COLED:bI2C_UDB:control_3\ ,
            control_2 => \I2COLED:bI2C_UDB:control_2\ ,
            control_1 => \I2COLED:bI2C_UDB:control_1\ ,
            control_0 => \I2COLED:bI2C_UDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_TOESP:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_TOESP:Net_9\ ,
            load => \UART_TOESP:BUART:rx_counter_load\ ,
            count_6 => \UART_TOESP:BUART:rx_count_6\ ,
            count_5 => \UART_TOESP:BUART:rx_count_5\ ,
            count_4 => \UART_TOESP:BUART:rx_count_4\ ,
            count_3 => \UART_TOESP:BUART:rx_count_3\ ,
            count_2 => \UART_TOESP:BUART:rx_count_2\ ,
            count_1 => \UART_TOESP:BUART:rx_count_1\ ,
            count_0 => \UART_TOESP:BUART:rx_count_0\ ,
            tc => \UART_TOESP:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\WaveDAC8_1:Wave1_DMA\
        PORT MAP (
            dmareq => Net_10_local ,
            termin => zero ,
            termout => Net_489 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\WaveDAC8_1:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_8 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\WaveDAC8_2:Wave1_DMA\
        PORT MAP (
            dmareq => Net_553_local ,
            termin => zero ,
            termout => Net_515 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\WaveDAC8_2:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_516 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_checkMode
        PORT MAP (
            interrupt => Net_355 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =ADC_isr
        PORT MAP (
            interrupt => Net_255 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\analogADC:IRQ\
        PORT MAP (
            interrupt => Net_255 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =analogBut_isr
        PORT MAP (
            interrupt => Net_251 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =but2_isr_pos
        PORT MAP (
            interrupt => Net_240 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =but3_isr_neg
        PORT MAP (
            interrupt => Net_244 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =but3_isr_pos
        PORT MAP (
            interrupt => Net_245 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =but2_isr_neg
        PORT MAP (
            interrupt => Net_239 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =but1_isr_neg
        PORT MAP (
            interrupt => Net_234 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =but1_isr_pos
        PORT MAP (
            interrupt => Net_232 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_Echo
        PORT MAP (
            interrupt => Net_316 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\I2COLED:I2C_IRQ\
        PORT MAP (
            interrupt => \I2COLED:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_updateESP
        PORT MAP (
            interrupt => Net_133 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    8 :    0 :    8 : 100.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   13 :   19 :   32 : 40.63 %
IO                            :   27 :   21 :   48 : 56.25 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    4 :   20 :   24 : 16.67 %
Timer                         :    2 :    2 :    4 : 50.00 %
UDB                           :      :      :      :        
  Macrocells                  :   98 :   94 :  192 : 51.04 %
  Unique P-terms              :  202 :  182 :  384 : 52.60 %
  Total P-terms               :  222 :      :      :        
  Datapath Cells              :   10 :   14 :   24 : 41.67 %
  Status Cells                :    8 :   16 :   24 : 33.33 %
    StatusI Registers         :    6 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :    3 :   21 :   24 : 12.50 %
    Control Registers         :    1 :      :      :        
    Count7 Cells              :    2 :      :      :        
Opamp                         :    2 :    2 :    4 : 50.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    2 :    2 :    4 : 50.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.310ms
Tech Mapping phase: Elapsed time ==> 0s.366ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "\analogADC:Net_35\" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_3@[IOP=(12)][IoId=(3)] : Pin_Dice_1(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Pin_Dice_2(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Pin_Dice_LED_1(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Pin_Dice_LED_2(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Pin_EchoReturn(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Pin_EchoTrig(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Pin_OSZ1(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Pin_OSZ1_LED(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Pin_OSZ2(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Pin_OSZ2_LED(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : Rx_2(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : SCL_1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : SDA_1(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : Tx_2(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Vout_1(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Vout_2(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : analogBut(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : analogX(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : analogY(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : but1(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : but2(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : but3(0) (fixed)
OpAmp[1]@[FFB(OpAmp,1)] : \WaveDAC8_2:BuffAmp:ABuf\ (fixed)
OpAmp[3]@[FFB(OpAmp,3)] : \WaveDAC8_1:BuffAmp:ABuf\ (fixed)
VIDAC[3]@[FFB(VIDAC,3)] : \WaveDAC8_1:VDAC8:viDAC8\
VIDAC[0]@[FFB(VIDAC,0)] : \WaveDAC8_2:VDAC8:viDAC8\
DSM[0]@[FFB(DSM,0)] : \analogADC:DSM\
Vref[6]@[FFB(Vref,6)] : \analogADC:vRef_2\
Log: apr.M0058: The analog placement iterative improvement is 49% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 74% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 93% done. (App=cydsfit)
Analog Placement Results:
IO_3@[IOP=(12)][IoId=(3)] : Pin_Dice_1(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Pin_Dice_2(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Pin_Dice_LED_1(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Pin_Dice_LED_2(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Pin_EchoReturn(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Pin_EchoTrig(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Pin_OSZ1(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Pin_OSZ1_LED(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Pin_OSZ2(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Pin_OSZ2_LED(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : Rx_2(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : SCL_1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : SDA_1(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : Tx_2(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Vout_1(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Vout_2(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : analogBut(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : analogX(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : analogY(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : but1(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : but2(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : but3(0) (fixed)
OpAmp[1]@[FFB(OpAmp,1)] : \WaveDAC8_2:BuffAmp:ABuf\ (fixed)
OpAmp[3]@[FFB(OpAmp,3)] : \WaveDAC8_1:BuffAmp:ABuf\ (fixed)
VIDAC[3]@[FFB(VIDAC,3)] : \WaveDAC8_1:VDAC8:viDAC8\
VIDAC[2]@[FFB(VIDAC,2)] : \WaveDAC8_2:VDAC8:viDAC8\
DSM[0]@[FFB(DSM,0)] : \analogADC:DSM\
Vref[6]@[FFB(Vref,6)] : \analogADC:vRef_2\

Analog Placement phase: Elapsed time ==> 0s.559ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.007ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \analogADC:Net_20\ {
    dsm_0_vminus
  }
  Net: \analogADC:Net_244\ {
    common_vssa
  }
  Net: \analogADC:Net_35\ {
  }
  Net: Net_264 {
    dsm_0_vplus
  }
  Net: Net_284 {
    p1_6
  }
  Net: Net_285 {
    p1_7
  }
  Net: Net_573 {
    p3_7
    opamp_3_vminus_x_p3_7
    opamp_3_vminus
  }
  Net: Net_567 {
    p3_6
    opamp_1_vminus_x_p3_6
    opamp_1_vminus
  }
  Net: \WaveDAC8_1:Net_189\ {
    vidac_3_vout
    agr5_x_vidac_3_vout
    agr5
    agr5_x_opamp_3_vplus
    opamp_3_vplus
  }
  Net: \WaveDAC8_1:VDAC8:Net_77\ {
  }
  Net: \WaveDAC8_2:Net_189\ {
    vidac_2_vout
    agl4_x_vidac_2_vout
    agl4
    agl4_x_agr4
    agr4
    agr4_x_opamp_1_vplus
    opamp_1_vplus
  }
  Net: \WaveDAC8_2:VDAC8:Net_77\ {
  }
  Net: \analogADC:Net_249\ {
  }
  Net: \analogADC:Net_257\ {
  }
  Net: \analogADC:Net_109\ {
  }
  Net: \analogADC:Net_34\ {
  }
  Net: AmuxNet::\analogADC:AMux\ {
    dsm_0_vminus
    dsm_0_vminus_x_dsm_0_vminus_vssa
    dsm_0_vminus_vssa
    common_vssa
  }
  Net: AmuxNet::analogMUX {
    dsm_0_vplus
    agl3_x_dsm_0_vplus
    agl3
    agl3_x_agr3
    agr3
    agr3_x_p1_7
    agl2_x_dsm_0_vplus
    agl2
    agl2_x_agr2
    agr2
    agr2_x_p1_6
    p1_7
    p1_6
  }
}
Map of item to net {
  p3_7                                             -> Net_573
  opamp_3_vminus_x_p3_7                            -> Net_573
  opamp_3_vminus                                   -> Net_573
  p3_6                                             -> Net_567
  opamp_1_vminus_x_p3_6                            -> Net_567
  opamp_1_vminus                                   -> Net_567
  vidac_3_vout                                     -> \WaveDAC8_1:Net_189\
  agr5_x_vidac_3_vout                              -> \WaveDAC8_1:Net_189\
  agr5                                             -> \WaveDAC8_1:Net_189\
  agr5_x_opamp_3_vplus                             -> \WaveDAC8_1:Net_189\
  opamp_3_vplus                                    -> \WaveDAC8_1:Net_189\
  vidac_2_vout                                     -> \WaveDAC8_2:Net_189\
  agl4_x_vidac_2_vout                              -> \WaveDAC8_2:Net_189\
  agl4                                             -> \WaveDAC8_2:Net_189\
  agl4_x_agr4                                      -> \WaveDAC8_2:Net_189\
  agr4                                             -> \WaveDAC8_2:Net_189\
  agr4_x_opamp_1_vplus                             -> \WaveDAC8_2:Net_189\
  opamp_1_vplus                                    -> \WaveDAC8_2:Net_189\
  dsm_0_vminus                                     -> \analogADC:Net_20\
  common_vssa                                      -> \analogADC:Net_244\
  dsm_0_vplus                                      -> Net_264
  p1_6                                             -> Net_284
  p1_7                                             -> Net_285
  dsm_0_vminus_x_dsm_0_vminus_vssa                 -> AmuxNet::\analogADC:AMux\
  dsm_0_vminus_vssa                                -> AmuxNet::\analogADC:AMux\
  agl3_x_dsm_0_vplus                               -> AmuxNet::analogMUX
  agl3                                             -> AmuxNet::analogMUX
  agl3_x_agr3                                      -> AmuxNet::analogMUX
  agr3                                             -> AmuxNet::analogMUX
  agr3_x_p1_7                                      -> AmuxNet::analogMUX
  agl2_x_dsm_0_vplus                               -> AmuxNet::analogMUX
  agl2                                             -> AmuxNet::analogMUX
  agl2_x_agr2                                      -> AmuxNet::analogMUX
  agr2                                             -> AmuxNet::analogMUX
  agr2_x_p1_6                                      -> AmuxNet::analogMUX
}
Mux Info {
  Mux: \analogADC:AMux\ {
     Mouth: \analogADC:Net_20\
     Guts:  AmuxNet::\analogADC:AMux\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \analogADC:Net_244\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   \analogADC:Net_35\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
  Mux: analogMUX {
     Mouth: Net_264
     Guts:  AmuxNet::analogMUX
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   Net_284
      Outer: agr2_x_p1_6
      Inner: agl2_x_dsm_0_vplus
      Path {
        p1_6
        agr2_x_p1_6
        agr2
        agl2_x_agr2
        agl2
        agl2_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 1 {
      Net:   Net_285
      Outer: agr3_x_p1_7
      Inner: agl3_x_dsm_0_vplus
      Path {
        p1_7
        agr3_x_p1_7
        agr3
        agl3_x_agr3
        agl3
        agl3_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.162ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.6 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   40 :    8 :   48 :  83.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.68
                   Pterms :            5.25
               Macrocells :            2.45
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.126ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         21 :      11.43 :       4.67
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_297 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !MODIN1_1
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_297 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !MODIN1_1
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_297 * MODIN1_0
            + MODIN1_1
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_297 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_305, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_305 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_297 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * MODIN1_1
            + Net_297 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !MODIN1_1 * MODIN1_0
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_297
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_297 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * MODIN1_0
            + Net_297 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Debouncer_3:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_163) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_242
        );
        Output = \Debouncer_3:DEBOUNCER[0]:d_sync_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Debouncer_4:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_163) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_249
        );
        Output = \Debouncer_4:DEBOUNCER[0]:d_sync_0\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=1, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\I2COLED:bI2C_UDB:m_state_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2COLED:bI2C_UDB:tx_reg_empty\ * 
              !\I2COLED:bI2C_UDB:m_state_3\ * !\I2COLED:bI2C_UDB:m_state_1\ * 
              !\I2COLED:bI2C_UDB:m_state_0\ * !\I2COLED:bI2C_UDB:m_reset\ * 
              \I2COLED:bI2C_UDB:clkgen_tc1_reg\
            + \I2COLED:bI2C_UDB:tx_reg_empty\ * !\I2COLED:bI2C_UDB:m_state_4\ * 
              \I2COLED:bI2C_UDB:m_state_2\ * \I2COLED:bI2C_UDB:m_state_1\ * 
              \I2COLED:bI2C_UDB:m_state_0\ * !\I2COLED:bI2C_UDB:m_reset\
            + !\I2COLED:bI2C_UDB:m_state_4\ * \I2COLED:bI2C_UDB:m_state_3\ * 
              !\I2COLED:bI2C_UDB:m_state_0\ * !\I2COLED:bI2C_UDB:m_reset\ * 
              \I2COLED:bI2C_UDB:clkgen_tc1_reg\
            + \I2COLED:bI2C_UDB:m_state_0\ * !\I2COLED:bI2C_UDB:m_reset\ * 
              !\I2COLED:bI2C_UDB:clkgen_tc1_reg\
            + \I2COLED:bI2C_UDB:m_state_0_split\
        );
        Output = \I2COLED:bI2C_UDB:m_state_0\ (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2COLED:bI2C_UDB:m_state_1\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2COLED:bI2C_UDB:tx_reg_empty\ * !\I2COLED:bI2C_UDB:m_state_3\ * 
              \I2COLED:bI2C_UDB:m_state_2\ * \I2COLED:bI2C_UDB:m_state_1\ * 
              !\I2COLED:bI2C_UDB:m_reset\
            + !\I2COLED:bI2C_UDB:m_state_4\ * !\I2COLED:bI2C_UDB:m_state_3\ * 
              \I2COLED:bI2C_UDB:m_state_2\ * !\I2COLED:bI2C_UDB:m_state_1\ * 
              !\I2COLED:bI2C_UDB:m_state_0\ * !\I2COLED:bI2C_UDB:m_reset\ * 
              \I2COLED:bI2C_UDB:clkgen_tc1_reg\
            + !\I2COLED:bI2C_UDB:m_state_4\ * \I2COLED:bI2C_UDB:m_state_3\ * 
              !\I2COLED:bI2C_UDB:m_state_1\ * \I2COLED:bI2C_UDB:m_state_0\ * 
              !\I2COLED:bI2C_UDB:m_reset\ * \I2COLED:bI2C_UDB:clkgen_tc1_reg\
            + !\I2COLED:bI2C_UDB:m_state_4\ * \I2COLED:bI2C_UDB:m_state_3\ * 
              \I2COLED:bI2C_UDB:m_state_1\ * !\I2COLED:bI2C_UDB:m_state_0\ * 
              !\I2COLED:bI2C_UDB:m_reset\
            + \I2COLED:bI2C_UDB:m_state_4\ * !\I2COLED:bI2C_UDB:m_state_3\ * 
              \I2COLED:bI2C_UDB:m_state_2\ * \I2COLED:bI2C_UDB:m_state_0\ * 
              !\I2COLED:bI2C_UDB:m_reset\ * \I2COLED:bI2C_UDB:clkgen_tc1_reg\
            + \I2COLED:bI2C_UDB:m_state_4\ * !\I2COLED:bI2C_UDB:m_state_3\ * 
              \I2COLED:bI2C_UDB:m_state_1\ * !\I2COLED:bI2C_UDB:m_state_0\ * 
              !\I2COLED:bI2C_UDB:m_reset\
            + !\I2COLED:bI2C_UDB:m_state_2\ * !\I2COLED:bI2C_UDB:m_state_1\ * 
              \I2COLED:bI2C_UDB:m_state_0\ * !\I2COLED:bI2C_UDB:m_reset\ * 
              \I2COLED:bI2C_UDB:clkgen_tc1_reg\
            + \I2COLED:bI2C_UDB:m_state_1\ * !\I2COLED:bI2C_UDB:m_reset\ * 
              !\I2COLED:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2COLED:bI2C_UDB:m_state_1\ (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Debouncer_1:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_163) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_145
        );
        Output = \Debouncer_1:DEBOUNCER[0]:d_sync_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=4, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\I2COLED:bI2C_UDB:m_reset\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2COLED:bI2C_UDB:control_1\
        );
        Output = \I2COLED:bI2C_UDB:m_reset\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2COLED:bI2C_UDB:lost_arb_reg\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2COLED:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2COLED:bI2C_UDB:m_reset\ * \I2COLED:bI2C_UDB:lost_arb_reg\
        );
        Output = \I2COLED:bI2C_UDB:lost_arb_reg\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2COLED:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2COLED:bI2C_UDB:m_reset\ * 
              !\I2COLED:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2COLED:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2COLED:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\I2COLED:bI2C_UDB:control_6\ * !\I2COLED:bI2C_UDB:control_5\ * 
              !\I2COLED:bI2C_UDB:tx_reg_empty\ * 
              !\I2COLED:bI2C_UDB:m_state_4\ * !\I2COLED:bI2C_UDB:m_state_3\ * 
              \I2COLED:bI2C_UDB:m_state_2\ * 
              \I2COLED:bI2C_UDB:clkgen_tc1_reg\
            + \I2COLED:bI2C_UDB:control_4\ * \I2COLED:bI2C_UDB:m_state_4\ * 
              \I2COLED:bI2C_UDB:m_state_3\ * !\I2COLED:bI2C_UDB:m_state_1\ * 
              !\I2COLED:bI2C_UDB:m_reset\ * \I2COLED:bI2C_UDB:clkgen_tc1_reg\
            + !\I2COLED:bI2C_UDB:tx_reg_empty\ * 
              !\I2COLED:bI2C_UDB:m_state_4\ * !\I2COLED:bI2C_UDB:m_state_3\ * 
              \I2COLED:bI2C_UDB:m_state_2\ * !\I2COLED:bI2C_UDB:m_state_0\ * 
              \I2COLED:bI2C_UDB:clkgen_tc1_reg\
            + !\I2COLED:bI2C_UDB:tx_reg_empty\ * 
              !\I2COLED:bI2C_UDB:m_state_4\ * !\I2COLED:bI2C_UDB:m_state_3\ * 
              \I2COLED:bI2C_UDB:m_state_2\ * 
              \I2COLED:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2COLED:bI2C_UDB:lost_arb_reg\
            + !\I2COLED:bI2C_UDB:m_state_4\ * !\I2COLED:bI2C_UDB:m_state_3\ * 
              \I2COLED:bI2C_UDB:m_state_2\ * !\I2COLED:bI2C_UDB:m_state_1\ * 
              \I2COLED:bI2C_UDB:clkgen_tc1_reg\
            + !\I2COLED:bI2C_UDB:m_state_4\ * \I2COLED:bI2C_UDB:m_state_3\ * 
              \I2COLED:bI2C_UDB:m_state_1\ * \I2COLED:bI2C_UDB:m_state_0\ * 
              !\I2COLED:bI2C_UDB:m_reset\ * \I2COLED:bI2C_UDB:clkgen_tc1_reg\
            + \I2COLED:bI2C_UDB:m_state_4\ * !\I2COLED:bI2C_UDB:m_state_3\ * 
              !\I2COLED:bI2C_UDB:m_state_2\ * \I2COLED:bI2C_UDB:m_state_1\ * 
              \I2COLED:bI2C_UDB:m_state_0\ * !\I2COLED:bI2C_UDB:m_reset\ * 
              \I2COLED:bI2C_UDB:clkgen_tc1_reg\
            + \I2COLED:bI2C_UDB:m_state_4\ * \I2COLED:bI2C_UDB:m_state_3\ * 
              !\I2COLED:bI2C_UDB:m_state_1\ * \I2COLED:bI2C_UDB:m_state_0\ * 
              !\I2COLED:bI2C_UDB:m_reset\ * \I2COLED:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2COLED:bI2C_UDB:m_state_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2COLED:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2COLED:bI2C_UDB:control_7\ * !\I2COLED:bI2C_UDB:m_state_3\ * 
              !\I2COLED:bI2C_UDB:m_state_2\ * \I2COLED:bI2C_UDB:m_state_1\ * 
              !\I2COLED:bI2C_UDB:m_state_0\ * !\I2COLED:bI2C_UDB:m_reset\ * 
              \I2COLED:bI2C_UDB:clkgen_tc1_reg\
            + \I2COLED:bI2C_UDB:control_6\ * !\I2COLED:bI2C_UDB:m_state_4\ * 
              \I2COLED:bI2C_UDB:m_state_2\ * \I2COLED:bI2C_UDB:m_state_1\ * 
              \I2COLED:bI2C_UDB:m_state_0\ * !\I2COLED:bI2C_UDB:m_reset\ * 
              !\I2COLED:bI2C_UDB:lost_arb_reg\
            + !\I2COLED:bI2C_UDB:control_5\ * \I2COLED:bI2C_UDB:control_4\ * 
              \I2COLED:bI2C_UDB:m_state_3\ * !\I2COLED:bI2C_UDB:m_state_2\ * 
              !\I2COLED:bI2C_UDB:m_state_1\ * !\I2COLED:bI2C_UDB:m_state_0\ * 
              !\I2COLED:bI2C_UDB:m_reset\ * \I2COLED:bI2C_UDB:clkgen_tc1_reg\
            + !\I2COLED:bI2C_UDB:m_state_4\ * !\I2COLED:bI2C_UDB:m_state_3\ * 
              !\I2COLED:bI2C_UDB:m_state_2\ * !\I2COLED:bI2C_UDB:m_state_1\ * 
              \I2COLED:bI2C_UDB:m_state_0\ * !\I2COLED:bI2C_UDB:m_reset\
            + !\I2COLED:bI2C_UDB:m_state_4\ * \I2COLED:bI2C_UDB:m_state_3\ * 
              \I2COLED:bI2C_UDB:m_state_2\ * \I2COLED:bI2C_UDB:m_state_1\ * 
              !\I2COLED:bI2C_UDB:m_reset\ * \I2COLED:bI2C_UDB:clkgen_tc1_reg\
            + \I2COLED:bI2C_UDB:m_state_4\ * !\I2COLED:bI2C_UDB:m_state_3\ * 
              !\I2COLED:bI2C_UDB:m_state_0\ * !\I2COLED:bI2C_UDB:m_reset\ * 
              \I2COLED:bI2C_UDB:clkgen_tc1_reg\
            + \I2COLED:bI2C_UDB:m_state_4\ * \I2COLED:bI2C_UDB:m_state_3\ * 
              !\I2COLED:bI2C_UDB:m_state_2\ * !\I2COLED:bI2C_UDB:m_state_1\ * 
              \I2COLED:bI2C_UDB:m_state_0\ * !\I2COLED:bI2C_UDB:m_reset\
            + !\I2COLED:bI2C_UDB:m_state_3\ * \I2COLED:bI2C_UDB:m_state_2\ * 
              !\I2COLED:bI2C_UDB:m_state_1\ * !\I2COLED:bI2C_UDB:m_state_0\ * 
              !\I2COLED:bI2C_UDB:m_reset\ * \I2COLED:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2COLED:bI2C_UDB:m_state_0_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2COLED:bI2C_UDB:m_state_3\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2COLED:bI2C_UDB:control_6\ * !\I2COLED:bI2C_UDB:control_5\ * 
              \I2COLED:bI2C_UDB:control_2\ * !\I2COLED:bI2C_UDB:tx_reg_empty\ * 
              !\I2COLED:bI2C_UDB:m_state_4\ * \I2COLED:bI2C_UDB:m_state_1\ * 
              \I2COLED:bI2C_UDB:m_state_0\ * !\I2COLED:bI2C_UDB:m_reset\ * 
              \I2COLED:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2COLED:bI2C_UDB:lost_arb_reg\
            + !\I2COLED:bI2C_UDB:tx_reg_empty\ * 
              !\I2COLED:bI2C_UDB:m_state_4\ * \I2COLED:bI2C_UDB:m_state_2\ * 
              \I2COLED:bI2C_UDB:m_state_1\ * !\I2COLED:bI2C_UDB:m_state_0\ * 
              !\I2COLED:bI2C_UDB:m_reset\ * \I2COLED:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2COLED:bI2C_UDB:lost_arb_reg\
            + !\I2COLED:bI2C_UDB:m_state_4\ * \I2COLED:bI2C_UDB:m_state_3\ * 
              !\I2COLED:bI2C_UDB:m_reset\
            + !\I2COLED:bI2C_UDB:m_state_4\ * !\I2COLED:bI2C_UDB:m_state_2\ * 
              \I2COLED:bI2C_UDB:m_state_1\ * \I2COLED:bI2C_UDB:m_state_0\ * 
              !\I2COLED:bI2C_UDB:m_reset\ * \I2COLED:bI2C_UDB:clkgen_tc1_reg\
            + \I2COLED:bI2C_UDB:m_state_3\ * !\I2COLED:bI2C_UDB:m_reset\ * 
              !\I2COLED:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2COLED:bI2C_UDB:m_state_3\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2COLED:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \I2COLED:bI2C_UDB:tx_reg_empty\
            + !\I2COLED:bI2C_UDB:m_state_4\ * !\I2COLED:bI2C_UDB:m_state_3\ * 
              !\I2COLED:bI2C_UDB:m_state_2\ * !\I2COLED:bI2C_UDB:m_state_1\ * 
              !\I2COLED:bI2C_UDB:m_state_0\
            + !\I2COLED:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2COLED:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\I2COLED:bI2C_UDB:SyncCtl:CtrlReg\
    PORT MAP (
        clock => Net_341 ,
        control_7 => \I2COLED:bI2C_UDB:control_7\ ,
        control_6 => \I2COLED:bI2C_UDB:control_6\ ,
        control_5 => \I2COLED:bI2C_UDB:control_5\ ,
        control_4 => \I2COLED:bI2C_UDB:control_4\ ,
        control_3 => \I2COLED:bI2C_UDB:control_3\ ,
        control_2 => \I2COLED:bI2C_UDB:control_2\ ,
        control_1 => \I2COLED:bI2C_UDB:control_1\ ,
        control_0 => \I2COLED:bI2C_UDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_244, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_163) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debouncer_3:DEBOUNCER[0]:d_sync_0\ * 
              \Debouncer_3:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_244 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Debouncer_4:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_163) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_4:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Debouncer_4:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Debouncer_3:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_163) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_3:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Debouncer_3:DEBOUNCER[0]:d_sync_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Debouncer_1:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_163) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_1:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Debouncer_1:DEBOUNCER[0]:d_sync_1\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_245, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_163) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_3:DEBOUNCER[0]:d_sync_0\ * 
              !\Debouncer_3:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_245 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_251, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_163) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debouncer_4:DEBOUNCER[0]:d_sync_0\ * 
              \Debouncer_4:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_251 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_234, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_163) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debouncer_1:DEBOUNCER[0]:d_sync_0\ * 
              \Debouncer_1:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_234 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_TOESP:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_TOESP:BUART:tx_fifo_notfull\
        );
        Output = \UART_TOESP:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_Echo:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_396 ,
        cs_addr_1 => Net_287 ,
        cs_addr_0 => \Timer_Echo:TimerUDB:per_zero\ ,
        chain_out => \Timer_Echo:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_Echo:TimerUDB:sT16:timerdp:u1\

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=8, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_TOESP:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_TOESP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_TOESP:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_TOESP:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_TOESP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_TOESP:BUART:rx_count_2\ * !\UART_TOESP:BUART:rx_count_1\ * 
              !\UART_TOESP:BUART:rx_count_0\
        );
        Output = \UART_TOESP:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_TOESP:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_TOESP:BUART:tx_state_1\ * !\UART_TOESP:BUART:tx_state_0\ * 
              \UART_TOESP:BUART:tx_bitclk_enable_pre\ * 
              \UART_TOESP:BUART:tx_fifo_empty\ * 
              \UART_TOESP:BUART:tx_state_2\
        );
        Output = \UART_TOESP:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_TOESP:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_TOESP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_TOESP:BUART:tx_ctrl_mark_last\ * 
              !\UART_TOESP:BUART:rx_state_0\ * \UART_TOESP:BUART:rx_state_3\ * 
              \UART_TOESP:BUART:rx_state_2\
        );
        Output = \UART_TOESP:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_TOESP:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_TOESP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_TOESP:BUART:tx_state_1\ * !\UART_TOESP:BUART:tx_state_0\ * 
              \UART_TOESP:BUART:tx_bitclk_enable_pre\ * 
              !\UART_TOESP:BUART:tx_fifo_empty\
            + !\UART_TOESP:BUART:tx_state_1\ * !\UART_TOESP:BUART:tx_state_0\ * 
              !\UART_TOESP:BUART:tx_fifo_empty\ * 
              !\UART_TOESP:BUART:tx_state_2\
            + \UART_TOESP:BUART:tx_state_1\ * \UART_TOESP:BUART:tx_state_0\ * 
              \UART_TOESP:BUART:tx_bitclk_enable_pre\ * 
              \UART_TOESP:BUART:tx_fifo_empty\ * 
              \UART_TOESP:BUART:tx_state_2\
            + \UART_TOESP:BUART:tx_state_0\ * !\UART_TOESP:BUART:tx_state_2\ * 
              \UART_TOESP:BUART:tx_bitclk\
        );
        Output = \UART_TOESP:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

statusicell: Name =\UART_TOESP:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_TOESP:Net_9\ ,
        status_3 => \UART_TOESP:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_TOESP:BUART:tx_status_2\ ,
        status_1 => \UART_TOESP:BUART:tx_fifo_empty\ ,
        status_0 => \UART_TOESP:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_TOESP:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_TOESP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_368 * !\UART_TOESP:BUART:tx_ctrl_mark_last\ * 
              !\UART_TOESP:BUART:rx_state_0\ * 
              \UART_TOESP:BUART:rx_bitclk_enable\ * 
              !\UART_TOESP:BUART:rx_state_3\ * \UART_TOESP:BUART:rx_state_2\ * 
              !\UART_TOESP:BUART:pollcount_1\
            + !\UART_TOESP:BUART:tx_ctrl_mark_last\ * 
              !\UART_TOESP:BUART:rx_state_0\ * 
              \UART_TOESP:BUART:rx_bitclk_enable\ * 
              !\UART_TOESP:BUART:rx_state_3\ * \UART_TOESP:BUART:rx_state_2\ * 
              !\UART_TOESP:BUART:pollcount_1\ * 
              !\UART_TOESP:BUART:pollcount_0\
            + !\UART_TOESP:BUART:tx_ctrl_mark_last\ * 
              \UART_TOESP:BUART:rx_state_0\ * !\UART_TOESP:BUART:rx_state_3\ * 
              !\UART_TOESP:BUART:rx_state_2\ * !\UART_TOESP:BUART:rx_count_6\ * 
              !\UART_TOESP:BUART:rx_count_5\
            + !\UART_TOESP:BUART:tx_ctrl_mark_last\ * 
              \UART_TOESP:BUART:rx_state_0\ * !\UART_TOESP:BUART:rx_state_3\ * 
              !\UART_TOESP:BUART:rx_state_2\ * !\UART_TOESP:BUART:rx_count_6\ * 
              !\UART_TOESP:BUART:rx_count_4\
        );
        Output = \UART_TOESP:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_TOESP:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_TOESP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_TOESP:BUART:tx_ctrl_mark_last\ * 
              !\UART_TOESP:BUART:rx_state_0\ * 
              \UART_TOESP:BUART:rx_bitclk_enable\ * 
              \UART_TOESP:BUART:rx_state_3\ * !\UART_TOESP:BUART:rx_state_2\
            + !\UART_TOESP:BUART:tx_ctrl_mark_last\ * 
              \UART_TOESP:BUART:rx_state_0\ * !\UART_TOESP:BUART:rx_state_3\ * 
              !\UART_TOESP:BUART:rx_state_2\ * !\UART_TOESP:BUART:rx_count_6\ * 
              !\UART_TOESP:BUART:rx_count_5\
            + !\UART_TOESP:BUART:tx_ctrl_mark_last\ * 
              \UART_TOESP:BUART:rx_state_0\ * !\UART_TOESP:BUART:rx_state_3\ * 
              !\UART_TOESP:BUART:rx_state_2\ * !\UART_TOESP:BUART:rx_count_6\ * 
              !\UART_TOESP:BUART:rx_count_4\
        );
        Output = \UART_TOESP:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_TOESP:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_TOESP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_368 * !\UART_TOESP:BUART:tx_ctrl_mark_last\ * 
              !\UART_TOESP:BUART:rx_state_0\ * 
              \UART_TOESP:BUART:rx_bitclk_enable\ * 
              \UART_TOESP:BUART:rx_state_3\ * \UART_TOESP:BUART:rx_state_2\ * 
              !\UART_TOESP:BUART:pollcount_1\
            + !\UART_TOESP:BUART:tx_ctrl_mark_last\ * 
              !\UART_TOESP:BUART:rx_state_0\ * 
              \UART_TOESP:BUART:rx_bitclk_enable\ * 
              \UART_TOESP:BUART:rx_state_3\ * \UART_TOESP:BUART:rx_state_2\ * 
              !\UART_TOESP:BUART:pollcount_1\ * 
              !\UART_TOESP:BUART:pollcount_0\
        );
        Output = \UART_TOESP:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_TOESP:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_TOESP:BUART:rx_load_fifo\ * 
              \UART_TOESP:BUART:rx_fifofull\
        );
        Output = \UART_TOESP:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_TOESP:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_TOESP:BUART:rx_fifonotempty\ * 
              \UART_TOESP:BUART:rx_state_stop1_reg\
        );
        Output = \UART_TOESP:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_TOESP:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_TOESP:Net_9\ ,
        cs_addr_2 => \UART_TOESP:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_TOESP:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_TOESP:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_TOESP:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_TOESP:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_TOESP:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_TOESP:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_TOESP:Net_9\ ,
        status_5 => \UART_TOESP:BUART:rx_status_5\ ,
        status_4 => \UART_TOESP:BUART:rx_status_4\ ,
        status_3 => \UART_TOESP:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=5, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\I2COLED:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\I2COLED:bI2C_UDB:clkgen_tc\ * !\I2COLED:bI2C_UDB:cnt_reset\
            + !\I2COLED:bI2C_UDB:m_state_4\ * !\I2COLED:bI2C_UDB:m_state_3\
            + \I2COLED:bI2C_UDB:m_state_4\ * \I2COLED:bI2C_UDB:m_state_3\
        );
        Output = \I2COLED:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Debouncer_2:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_163) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_237
        );
        Output = \Debouncer_2:DEBOUNCER[0]:d_sync_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_240, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_163) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_2:DEBOUNCER[0]:d_sync_0\ * 
              !\Debouncer_2:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_240 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_TOESP:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_368 * \UART_TOESP:BUART:pollcount_0\
            + \UART_TOESP:BUART:pollcount_1\
        );
        Output = \UART_TOESP:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_239, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_163) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debouncer_2:DEBOUNCER[0]:d_sync_0\ * 
              \Debouncer_2:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_239 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Debouncer_2:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_163) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_2:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Debouncer_2:DEBOUNCER[0]:d_sync_1\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_TOESP:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_TOESP:Net_9\ ,
        cs_addr_2 => \UART_TOESP:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_TOESP:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_TOESP:BUART:rx_bitclk_enable\ ,
        route_si => \UART_TOESP:BUART:rx_postpoll\ ,
        f0_load => \UART_TOESP:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_TOESP:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_TOESP:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=1, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2COLED:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\I2COLED:bI2C_UDB:control_6\ * !\I2COLED:bI2C_UDB:control_5\ * 
              !\I2COLED:bI2C_UDB:control_2\ * 
              !\I2COLED:bI2C_UDB:tx_reg_empty\ * 
              !\I2COLED:bI2C_UDB:m_state_4\ * \I2COLED:bI2C_UDB:m_state_2\ * 
              \I2COLED:bI2C_UDB:m_state_1\ * \I2COLED:bI2C_UDB:m_state_0\ * 
              !\I2COLED:bI2C_UDB:m_reset\ * \I2COLED:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2COLED:bI2C_UDB:lost_arb_reg\
            + !\I2COLED:bI2C_UDB:tx_reg_empty\ * 
              !\I2COLED:bI2C_UDB:m_state_3\ * \I2COLED:bI2C_UDB:m_state_2\ * 
              \I2COLED:bI2C_UDB:m_state_1\ * !\I2COLED:bI2C_UDB:m_state_0\ * 
              !\I2COLED:bI2C_UDB:m_reset\ * \I2COLED:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2COLED:bI2C_UDB:lost_arb_reg\
            + !\I2COLED:bI2C_UDB:m_state_4\ * \I2COLED:bI2C_UDB:m_state_3\ * 
              \I2COLED:bI2C_UDB:m_state_2\ * \I2COLED:bI2C_UDB:m_state_1\ * 
              \I2COLED:bI2C_UDB:m_state_0\ * !\I2COLED:bI2C_UDB:m_reset\ * 
              \I2COLED:bI2C_UDB:clkgen_tc1_reg\
            + \I2COLED:bI2C_UDB:m_state_4\ * !\I2COLED:bI2C_UDB:m_state_3\ * 
              !\I2COLED:bI2C_UDB:m_state_2\ * !\I2COLED:bI2C_UDB:m_reset\
            + \I2COLED:bI2C_UDB:m_state_4\ * !\I2COLED:bI2C_UDB:m_state_3\ * 
              !\I2COLED:bI2C_UDB:m_state_1\ * !\I2COLED:bI2C_UDB:m_reset\
            + \I2COLED:bI2C_UDB:m_state_4\ * !\I2COLED:bI2C_UDB:m_state_3\ * 
              !\I2COLED:bI2C_UDB:m_state_0\ * !\I2COLED:bI2C_UDB:m_reset\
            + \I2COLED:bI2C_UDB:m_state_4\ * !\I2COLED:bI2C_UDB:m_reset\ * 
              !\I2COLED:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2COLED:bI2C_UDB:m_state_4_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_TOESP:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_TOESP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_368 * !\UART_TOESP:BUART:tx_ctrl_mark_last\ * 
              !\UART_TOESP:BUART:rx_state_0\ * !\UART_TOESP:BUART:rx_state_3\ * 
              !\UART_TOESP:BUART:rx_state_2\ * \UART_TOESP:BUART:rx_last\
            + !\UART_TOESP:BUART:tx_ctrl_mark_last\ * 
              !\UART_TOESP:BUART:rx_state_0\ * 
              \UART_TOESP:BUART:rx_bitclk_enable\ * 
              \UART_TOESP:BUART:rx_state_3\
            + !\UART_TOESP:BUART:tx_ctrl_mark_last\ * 
              !\UART_TOESP:BUART:rx_state_0\ * 
              \UART_TOESP:BUART:rx_bitclk_enable\ * 
              \UART_TOESP:BUART:rx_state_2\
            + !\UART_TOESP:BUART:tx_ctrl_mark_last\ * 
              \UART_TOESP:BUART:rx_state_0\ * !\UART_TOESP:BUART:rx_state_3\ * 
              !\UART_TOESP:BUART:rx_state_2\ * !\UART_TOESP:BUART:rx_count_6\ * 
              !\UART_TOESP:BUART:rx_count_5\
            + !\UART_TOESP:BUART:tx_ctrl_mark_last\ * 
              \UART_TOESP:BUART:rx_state_0\ * !\UART_TOESP:BUART:rx_state_3\ * 
              !\UART_TOESP:BUART:rx_state_2\ * !\UART_TOESP:BUART:rx_count_6\ * 
              !\UART_TOESP:BUART:rx_count_4\
        );
        Output = \UART_TOESP:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_TOESP:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_TOESP:BUART:tx_ctrl_mark_last\ * 
              !\UART_TOESP:BUART:rx_state_0\ * !\UART_TOESP:BUART:rx_state_3\ * 
              !\UART_TOESP:BUART:rx_state_2\
        );
        Output = \UART_TOESP:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_TOESP:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_TOESP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_TOESP:BUART:tx_ctrl_mark_last\ * 
              !\UART_TOESP:BUART:rx_state_0\ * 
              \UART_TOESP:BUART:rx_bitclk_enable\ * 
              \UART_TOESP:BUART:rx_state_3\ * \UART_TOESP:BUART:rx_state_2\
            + !\UART_TOESP:BUART:tx_ctrl_mark_last\ * 
              \UART_TOESP:BUART:rx_state_0\ * !\UART_TOESP:BUART:rx_state_3\ * 
              !\UART_TOESP:BUART:rx_state_2\ * !\UART_TOESP:BUART:rx_count_6\ * 
              !\UART_TOESP:BUART:rx_count_5\
            + !\UART_TOESP:BUART:tx_ctrl_mark_last\ * 
              \UART_TOESP:BUART:rx_state_0\ * !\UART_TOESP:BUART:rx_state_3\ * 
              !\UART_TOESP:BUART:rx_state_2\ * !\UART_TOESP:BUART:rx_count_6\ * 
              !\UART_TOESP:BUART:rx_count_4\
        );
        Output = \UART_TOESP:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_TOESP:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_TOESP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_368
        );
        Output = \UART_TOESP:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\I2COLED:bI2C_UDB:Shifter:u0\
    PORT MAP (
        clock => Net_341 ,
        cs_addr_1 => \I2COLED:bI2C_UDB:cs_addr_shifter_1\ ,
        cs_addr_0 => \I2COLED:bI2C_UDB:cs_addr_shifter_0\ ,
        route_si => \I2COLED:bI2C_UDB:sda_in_reg\ ,
        so_comb => \I2COLED:bI2C_UDB:shift_data_out\ ,
        f1_blk_stat_comb => \I2COLED:bI2C_UDB:tx_reg_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
        d0_init = "00000100"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2COLED:sda_x_wire\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2COLED:sda_x_wire\ * !\I2COLED:bI2C_UDB:m_reset\ * 
              !\I2COLED:bI2C_UDB:clkgen_tc2_reg\
            + !\I2COLED:bI2C_UDB:control_4\ * \I2COLED:bI2C_UDB:m_state_4\ * 
              \I2COLED:bI2C_UDB:m_state_3\ * !\I2COLED:bI2C_UDB:m_state_2\ * 
              !\I2COLED:bI2C_UDB:m_state_1\ * !\I2COLED:bI2C_UDB:m_state_0\ * 
              !\I2COLED:bI2C_UDB:m_reset\ * !\I2COLED:bI2C_UDB:lost_arb_reg\ * 
              \I2COLED:bI2C_UDB:clkgen_tc2_reg\
            + !\I2COLED:bI2C_UDB:shift_data_out\ * 
              !\I2COLED:bI2C_UDB:m_state_4\ * \I2COLED:bI2C_UDB:m_state_3\ * 
              !\I2COLED:bI2C_UDB:m_reset\ * !\I2COLED:bI2C_UDB:lost_arb_reg\ * 
              \I2COLED:bI2C_UDB:clkgen_tc2_reg\
            + !\I2COLED:bI2C_UDB:m_state_4\ * !\I2COLED:bI2C_UDB:m_state_3\ * 
              !\I2COLED:bI2C_UDB:m_state_2\ * \I2COLED:bI2C_UDB:m_state_1\ * 
              \I2COLED:bI2C_UDB:m_state_0\ * !\I2COLED:bI2C_UDB:m_reset\ * 
              \I2COLED:bI2C_UDB:clkgen_tc2_reg\
            + !\I2COLED:bI2C_UDB:m_state_4\ * !\I2COLED:bI2C_UDB:m_state_3\ * 
              \I2COLED:bI2C_UDB:m_state_2\ * !\I2COLED:bI2C_UDB:m_state_1\ * 
              \I2COLED:bI2C_UDB:m_state_0\ * !\I2COLED:bI2C_UDB:m_reset\ * 
              \I2COLED:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \I2COLED:sda_x_wire\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2COLED:bI2C_UDB:m_state_4\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2COLED:bI2C_UDB:control_4\ * \I2COLED:bI2C_UDB:m_state_4\ * 
              !\I2COLED:bI2C_UDB:m_state_2\ * !\I2COLED:bI2C_UDB:m_state_1\ * 
              !\I2COLED:bI2C_UDB:m_state_0\ * !\I2COLED:bI2C_UDB:m_reset\
            + \I2COLED:bI2C_UDB:m_state_4_split\
        );
        Output = \I2COLED:bI2C_UDB:m_state_4\ (fanout=19)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

count7cell: Name =\UART_TOESP:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_TOESP:Net_9\ ,
        load => \UART_TOESP:BUART:rx_counter_load\ ,
        count_6 => \UART_TOESP:BUART:rx_count_6\ ,
        count_5 => \UART_TOESP:BUART:rx_count_5\ ,
        count_4 => \UART_TOESP:BUART:rx_count_4\ ,
        count_3 => \UART_TOESP:BUART:rx_count_3\ ,
        count_2 => \UART_TOESP:BUART:rx_count_2\ ,
        count_1 => \UART_TOESP:BUART:rx_count_1\ ,
        count_0 => \UART_TOESP:BUART:rx_count_0\ ,
        tc => \UART_TOESP:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=9, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Timer_Echo:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_287 * \Timer_Echo:TimerUDB:per_zero\
        );
        Output = \Timer_Echo:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\I2COLED:bI2C_UDB:bus_busy_reg\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2COLED:bI2C_UDB:scl_in_reg\ * 
              \I2COLED:bI2C_UDB:scl_in_last_reg\ * 
              \I2COLED:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2COLED:bI2C_UDB:sda_in_last_reg\ * 
              \I2COLED:bI2C_UDB:sda_in_last2_reg\ * 
              !\I2COLED:bI2C_UDB:m_reset\ * !\I2COLED:bI2C_UDB:bus_busy_reg\
            + \I2COLED:bI2C_UDB:scl_in_reg\ * 
              \I2COLED:bI2C_UDB:scl_in_last_reg\ * 
              \I2COLED:bI2C_UDB:scl_in_last2_reg\ * 
              \I2COLED:bI2C_UDB:sda_in_last_reg\ * 
              !\I2COLED:bI2C_UDB:sda_in_last2_reg\ * 
              \I2COLED:bI2C_UDB:bus_busy_reg\
            + \I2COLED:bI2C_UDB:m_reset\ * \I2COLED:bI2C_UDB:bus_busy_reg\
        );
        Output = \I2COLED:bI2C_UDB:bus_busy_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\I2COLED:bI2C_UDB:status_5\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2COLED:bI2C_UDB:scl_in_reg\ * 
              \I2COLED:bI2C_UDB:scl_in_last_reg\ * 
              \I2COLED:bI2C_UDB:scl_in_last2_reg\ * 
              \I2COLED:bI2C_UDB:sda_in_last_reg\ * 
              !\I2COLED:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2COLED:bI2C_UDB:status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_232, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_163) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_1:DEBOUNCER[0]:d_sync_0\ * 
              !\Debouncer_1:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_232 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_Echo:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_396 ,
        cs_addr_1 => Net_287 ,
        cs_addr_0 => \Timer_Echo:TimerUDB:per_zero\ ,
        z0_comb => \Timer_Echo:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_Echo:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_Echo:TimerUDB:status_2\ ,
        chain_in => \Timer_Echo:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_Echo:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Timer_Echo:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_396 ,
        status_3 => \Timer_Echo:TimerUDB:status_3\ ,
        status_2 => \Timer_Echo:TimerUDB:status_2\ ,
        status_0 => \Timer_Echo:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_TOESP:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_TOESP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_TOESP:BUART:tx_state_1\ * !\UART_TOESP:BUART:tx_state_0\ * 
              \UART_TOESP:BUART:tx_bitclk_enable_pre\ * 
              \UART_TOESP:BUART:tx_state_2\
            + \UART_TOESP:BUART:tx_state_1\ * \UART_TOESP:BUART:tx_state_0\ * 
              \UART_TOESP:BUART:tx_bitclk_enable_pre\ * 
              \UART_TOESP:BUART:tx_state_2\
            + \UART_TOESP:BUART:tx_state_1\ * \UART_TOESP:BUART:tx_state_0\ * 
              !\UART_TOESP:BUART:tx_state_2\ * \UART_TOESP:BUART:tx_bitclk\
            + \UART_TOESP:BUART:tx_state_1\ * !\UART_TOESP:BUART:tx_state_2\ * 
              \UART_TOESP:BUART:tx_counter_dp\ * \UART_TOESP:BUART:tx_bitclk\
        );
        Output = \UART_TOESP:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_TOESP:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_TOESP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_TOESP:BUART:tx_state_1\ * \UART_TOESP:BUART:tx_state_0\ * 
              \UART_TOESP:BUART:tx_bitclk_enable_pre\ * 
              \UART_TOESP:BUART:tx_state_2\
            + \UART_TOESP:BUART:tx_state_1\ * !\UART_TOESP:BUART:tx_state_2\ * 
              \UART_TOESP:BUART:tx_counter_dp\ * \UART_TOESP:BUART:tx_bitclk\
            + \UART_TOESP:BUART:tx_state_0\ * !\UART_TOESP:BUART:tx_state_2\ * 
              \UART_TOESP:BUART:tx_bitclk\
        );
        Output = \UART_TOESP:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_TOESP:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_TOESP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_368 * !\UART_TOESP:BUART:rx_count_2\ * 
              !\UART_TOESP:BUART:rx_count_1\ * \UART_TOESP:BUART:pollcount_0\
            + Net_368 * !\UART_TOESP:BUART:rx_count_2\ * 
              !\UART_TOESP:BUART:rx_count_1\ * 
              !\UART_TOESP:BUART:pollcount_0\
        );
        Output = \UART_TOESP:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_TOESP:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_TOESP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_368 * !\UART_TOESP:BUART:rx_count_2\ * 
              !\UART_TOESP:BUART:rx_count_1\ * \UART_TOESP:BUART:pollcount_1\
            + Net_368 * !\UART_TOESP:BUART:rx_count_2\ * 
              !\UART_TOESP:BUART:rx_count_1\ * 
              !\UART_TOESP:BUART:pollcount_1\ * 
              \UART_TOESP:BUART:pollcount_0\
            + !\UART_TOESP:BUART:rx_count_2\ * !\UART_TOESP:BUART:rx_count_1\ * 
              \UART_TOESP:BUART:pollcount_1\ * 
              !\UART_TOESP:BUART:pollcount_0\
        );
        Output = \UART_TOESP:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_376, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_TOESP:BUART:txn\
        );
        Output = Net_376 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_TOESP:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_TOESP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_TOESP:BUART:tx_state_1\ * !\UART_TOESP:BUART:tx_state_0\ * 
              \UART_TOESP:BUART:tx_state_2\
            + !\UART_TOESP:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_TOESP:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_TOESP:BUART:txn\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_TOESP:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_TOESP:BUART:txn\ * \UART_TOESP:BUART:tx_state_1\ * 
              !\UART_TOESP:BUART:tx_bitclk\
            + \UART_TOESP:BUART:txn\ * \UART_TOESP:BUART:tx_state_2\
            + !\UART_TOESP:BUART:tx_state_1\ * \UART_TOESP:BUART:tx_state_0\ * 
              !\UART_TOESP:BUART:tx_shift_out\ * 
              !\UART_TOESP:BUART:tx_state_2\
            + !\UART_TOESP:BUART:tx_state_1\ * \UART_TOESP:BUART:tx_state_0\ * 
              !\UART_TOESP:BUART:tx_state_2\ * !\UART_TOESP:BUART:tx_bitclk\
            + \UART_TOESP:BUART:tx_state_1\ * !\UART_TOESP:BUART:tx_state_0\ * 
              !\UART_TOESP:BUART:tx_shift_out\ * 
              !\UART_TOESP:BUART:tx_state_2\ * 
              !\UART_TOESP:BUART:tx_counter_dp\ * 
              \UART_TOESP:BUART:tx_bitclk\
        );
        Output = \UART_TOESP:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_TOESP:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_TOESP:BUART:tx_state_1\ * !\UART_TOESP:BUART:tx_state_0\ * 
              \UART_TOESP:BUART:tx_bitclk_enable_pre\
            + !\UART_TOESP:BUART:tx_state_1\ * !\UART_TOESP:BUART:tx_state_0\ * 
              !\UART_TOESP:BUART:tx_state_2\
        );
        Output = \UART_TOESP:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2COLED:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2COLED:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2COLED:bI2C_UDB:scl_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_TOESP:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_TOESP:Net_9\ ,
        cs_addr_0 => \UART_TOESP:BUART:counter_load_not\ ,
        ce0_reg => \UART_TOESP:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_TOESP:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\I2COLED:bI2C_UDB:StsReg\
    PORT MAP (
        clock => Net_341 ,
        status_5 => \I2COLED:bI2C_UDB:status_5\ ,
        status_4 => \I2COLED:bI2C_UDB:status_4\ ,
        status_3 => \I2COLED:bI2C_UDB:status_3\ ,
        status_2 => \I2COLED:bI2C_UDB:status_2\ ,
        status_1 => \I2COLED:bI2C_UDB:status_1\ ,
        status_0 => \I2COLED:bI2C_UDB:status_0\ ,
        interrupt => \I2COLED:Net_697\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2COLED:bI2C_UDB:status_1\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2COLED:bI2C_UDB:status_1\ * \I2COLED:bI2C_UDB:m_state_4\ * 
              \I2COLED:bI2C_UDB:m_state_3\ * !\I2COLED:bI2C_UDB:m_state_2\ * 
              !\I2COLED:bI2C_UDB:m_state_1\ * \I2COLED:bI2C_UDB:m_state_0\ * 
              \I2COLED:Net_1109_1\ * !\I2COLED:bI2C_UDB:m_reset\ * 
              \I2COLED:bI2C_UDB:clkgen_tc1_reg\
            + \I2COLED:bI2C_UDB:status_1\ * \I2COLED:bI2C_UDB:m_state_4\ * 
              \I2COLED:bI2C_UDB:m_state_3\ * !\I2COLED:bI2C_UDB:m_state_2\ * 
              !\I2COLED:bI2C_UDB:m_state_1\ * \I2COLED:bI2C_UDB:m_state_0\ * 
              !\I2COLED:Net_1109_1\ * \I2COLED:bI2C_UDB:clkgen_tc1_reg\
            + \I2COLED:bI2C_UDB:status_1\ * \I2COLED:bI2C_UDB:m_reset\
        );
        Output = \I2COLED:bI2C_UDB:status_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2COLED:bI2C_UDB:m_state_2\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2COLED:bI2C_UDB:m_state_4\ * \I2COLED:bI2C_UDB:m_state_3\ * 
              \I2COLED:bI2C_UDB:m_state_2\ * 
              \I2COLED:bI2C_UDB:clkgen_tc1_reg\
            + \I2COLED:bI2C_UDB:m_state_2\ * \I2COLED:bI2C_UDB:m_reset\
            + \I2COLED:bI2C_UDB:m_state_2_split\
        );
        Output = \I2COLED:bI2C_UDB:m_state_2\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2COLED:bI2C_UDB:status_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2COLED:bI2C_UDB:status_0\ * 
              !\I2COLED:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2COLED:bI2C_UDB:m_reset\
            + !\I2COLED:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2COLED:bI2C_UDB:m_state_4\ * !\I2COLED:bI2C_UDB:m_state_3\ * 
              \I2COLED:bI2C_UDB:m_state_2\ * \I2COLED:bI2C_UDB:m_state_1\ * 
              !\I2COLED:bI2C_UDB:m_reset\
        );
        Output = \I2COLED:bI2C_UDB:status_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=9, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\I2COLED:bI2C_UDB:status_2\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2COLED:bI2C_UDB:status_2\ * !\I2COLED:bI2C_UDB:m_state_4\ * 
              !\I2COLED:bI2C_UDB:m_state_3\ * !\I2COLED:bI2C_UDB:m_state_2\ * 
              \I2COLED:bI2C_UDB:m_state_1\ * \I2COLED:bI2C_UDB:m_state_0\ * 
              !\I2COLED:bI2C_UDB:m_reset\
            + \I2COLED:bI2C_UDB:status_2\ * !\I2COLED:bI2C_UDB:m_state_4\ * 
              !\I2COLED:bI2C_UDB:m_state_3\ * !\I2COLED:bI2C_UDB:m_state_2\ * 
              !\I2COLED:bI2C_UDB:m_state_1\ * !\I2COLED:bI2C_UDB:m_state_0\
            + \I2COLED:bI2C_UDB:status_2\ * !\I2COLED:bI2C_UDB:m_state_4\ * 
              !\I2COLED:bI2C_UDB:m_state_3\ * \I2COLED:bI2C_UDB:m_state_2\ * 
              !\I2COLED:bI2C_UDB:m_state_1\ * \I2COLED:bI2C_UDB:m_state_0\
            + \I2COLED:bI2C_UDB:status_2\ * \I2COLED:bI2C_UDB:m_reset\
        );
        Output = \I2COLED:bI2C_UDB:status_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2COLED:bI2C_UDB:status_3\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2COLED:bI2C_UDB:status_3\ * 
              !\I2COLED:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2COLED:bI2C_UDB:m_state_4\ * !\I2COLED:bI2C_UDB:m_state_3\ * 
              !\I2COLED:bI2C_UDB:m_state_2\ * \I2COLED:bI2C_UDB:m_state_1\ * 
              \I2COLED:bI2C_UDB:m_state_0\ * !\I2COLED:bI2C_UDB:m_reset\
            + \I2COLED:bI2C_UDB:status_3\ * 
              \I2COLED:bI2C_UDB:cs_addr_shifter_1\
            + \I2COLED:bI2C_UDB:status_3\ * !\I2COLED:bI2C_UDB:m_state_4\ * 
              !\I2COLED:bI2C_UDB:m_state_3\ * !\I2COLED:bI2C_UDB:m_state_2\ * 
              !\I2COLED:bI2C_UDB:m_state_1\ * !\I2COLED:bI2C_UDB:m_state_0\
            + \I2COLED:bI2C_UDB:status_3\ * \I2COLED:bI2C_UDB:m_reset\
        );
        Output = \I2COLED:bI2C_UDB:status_3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=3, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\I2COLED:bI2C_UDB:scl_in_reg\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2COLED:Net_1109_0\
        );
        Output = \I2COLED:bI2C_UDB:scl_in_reg\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2COLED:bI2C_UDB:sda_in_reg\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2COLED:Net_1109_1\
        );
        Output = \I2COLED:bI2C_UDB:sda_in_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2COLED:bI2C_UDB:clk_eq_reg\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2COLED:Net_1109_0\ * !\I2COLED:Net_643_3\
            + \I2COLED:Net_1109_0\ * \I2COLED:Net_643_3\
        );
        Output = \I2COLED:bI2C_UDB:clk_eq_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\I2COLED:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2COLED:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2COLED:bI2C_UDB:sda_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2COLED:bI2C_UDB:status_4\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2COLED:bI2C_UDB:m_state_4\ * !\I2COLED:bI2C_UDB:m_state_3\ * 
              !\I2COLED:bI2C_UDB:m_state_2\ * !\I2COLED:bI2C_UDB:m_state_1\ * 
              !\I2COLED:bI2C_UDB:m_state_0\
        );
        Output = \I2COLED:bI2C_UDB:status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2COLED:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \I2COLED:bI2C_UDB:tx_reg_empty\ * !\I2COLED:bI2C_UDB:m_state_4\ * 
              !\I2COLED:bI2C_UDB:m_state_3\ * !\I2COLED:bI2C_UDB:m_state_2\ * 
              !\I2COLED:bI2C_UDB:m_state_1\ * !\I2COLED:bI2C_UDB:m_state_0\
            + !\I2COLED:bI2C_UDB:clk_eq_reg\
        );
        Output = \I2COLED:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2COLED:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2COLED:bI2C_UDB:sda_in_reg\
        );
        Output = \I2COLED:bI2C_UDB:sda_in_last_reg\ (fanout=3)
        Properties               : 
        {
        }
}

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2COLED:Net_643_3\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2COLED:bI2C_UDB:clkgen_cl1\ * \I2COLED:bI2C_UDB:m_state_4\ * 
              !\I2COLED:bI2C_UDB:m_reset\
            + !\I2COLED:bI2C_UDB:clkgen_cl1\ * \I2COLED:bI2C_UDB:m_state_3\ * 
              !\I2COLED:bI2C_UDB:m_reset\
            + !\I2COLED:bI2C_UDB:clkgen_cl1\ * \I2COLED:bI2C_UDB:m_state_2\ * 
              !\I2COLED:bI2C_UDB:m_reset\ * 
              !\I2COLED:bI2C_UDB:clkgen_tc1_reg\
            + !\I2COLED:bI2C_UDB:clkgen_cl1\ * \I2COLED:bI2C_UDB:m_state_1\ * 
              \I2COLED:bI2C_UDB:m_state_0\ * !\I2COLED:bI2C_UDB:m_reset\ * 
              \I2COLED:bI2C_UDB:clkgen_tc1_reg\
            + !\I2COLED:bI2C_UDB:m_state_4\ * !\I2COLED:bI2C_UDB:m_state_3\ * 
              \I2COLED:bI2C_UDB:m_state_2\ * \I2COLED:bI2C_UDB:m_state_1\ * 
              !\I2COLED:bI2C_UDB:m_reset\
            + !\I2COLED:bI2C_UDB:m_reset\ * \I2COLED:bI2C_UDB:cnt_reset\
        );
        Output = \I2COLED:Net_643_3\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2COLED:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2COLED:bI2C_UDB:clkgen_tc\ * !\I2COLED:bI2C_UDB:cnt_reset\
        );
        Output = \I2COLED:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2COLED:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2COLED:bI2C_UDB:clkgen_tc\ * !\I2COLED:bI2C_UDB:m_reset\ * 
              !\I2COLED:bI2C_UDB:cnt_reset\
        );
        Output = \I2COLED:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=2, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\I2COLED:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2COLED:bI2C_UDB:scl_in_reg\
        );
        Output = \I2COLED:bI2C_UDB:scl_in_last_reg\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2COLED:bI2C_UDB:cnt_reset\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2COLED:bI2C_UDB:m_state_4\ * !\I2COLED:bI2C_UDB:scl_in_reg\ * 
              \I2COLED:bI2C_UDB:scl_in_last_reg\ * 
              !\I2COLED:bI2C_UDB:clkgen_tc1_reg\ * \I2COLED:Net_643_3\
            + \I2COLED:bI2C_UDB:m_state_3\ * !\I2COLED:bI2C_UDB:scl_in_reg\ * 
              \I2COLED:bI2C_UDB:scl_in_last_reg\ * 
              !\I2COLED:bI2C_UDB:clkgen_tc1_reg\ * \I2COLED:Net_643_3\
            + \I2COLED:bI2C_UDB:m_state_2\ * !\I2COLED:bI2C_UDB:scl_in_reg\ * 
              \I2COLED:bI2C_UDB:scl_in_last_reg\ * 
              !\I2COLED:bI2C_UDB:clkgen_tc1_reg\ * \I2COLED:Net_643_3\
            + \I2COLED:bI2C_UDB:m_state_1\ * \I2COLED:bI2C_UDB:m_state_0\ * 
              !\I2COLED:bI2C_UDB:scl_in_reg\ * 
              \I2COLED:bI2C_UDB:scl_in_last_reg\ * 
              !\I2COLED:bI2C_UDB:clkgen_tc1_reg\ * \I2COLED:Net_643_3\
        );
        Output = \I2COLED:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\I2COLED:bI2C_UDB:Master:ClkGen:u0\
    PORT MAP (
        clock => Net_341 ,
        cs_addr_1 => \I2COLED:bI2C_UDB:cs_addr_clkgen_1\ ,
        cs_addr_0 => \I2COLED:bI2C_UDB:cs_addr_clkgen_0\ ,
        z0_comb => \I2COLED:bI2C_UDB:clkgen_tc\ ,
        cl1_comb => \I2COLED:bI2C_UDB:clkgen_cl1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
        d0_init = "00001111"
        d1_init = "00001000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\I2COLED:I2C_IRQ\
        PORT MAP (
            interrupt => \I2COLED:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\analogADC:IRQ\
        PORT MAP (
            interrupt => Net_255 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =analogBut_isr
        PORT MAP (
            interrupt => Net_251 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =but1_isr_neg
        PORT MAP (
            interrupt => Net_234 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =but1_isr_pos
        PORT MAP (
            interrupt => Net_232 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =but2_isr_neg
        PORT MAP (
            interrupt => Net_239 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =but2_isr_pos
        PORT MAP (
            interrupt => Net_240 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =isr_Echo
        PORT MAP (
            interrupt => Net_316 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =but3_isr_neg
        PORT MAP (
            interrupt => Net_244 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(9)] 
    interrupt: Name =but3_isr_pos
        PORT MAP (
            interrupt => Net_245 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =isr_updateESP
        PORT MAP (
            interrupt => Net_133 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(18)] 
    interrupt: Name =isr_checkMode
        PORT MAP (
            interrupt => Net_355 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =ADC_isr
        PORT MAP (
            interrupt => Net_255 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\WaveDAC8_1:Wave1_DMA\
        PORT MAP (
            dmareq => Net_10_local ,
            termin => zero ,
            termout => Net_489 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\WaveDAC8_1:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_8 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(2)] 
    drqcell: Name =\WaveDAC8_2:Wave1_DMA\
        PORT MAP (
            dmareq => Net_553_local ,
            termin => zero ,
            termout => Net_515 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(3)] 
    drqcell: Name =\WaveDAC8_2:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_516 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = SCL_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_1(0)__PA ,
        fb => \I2COLED:Net_1109_0\ ,
        pin_input => \I2COLED:Net_643_3\ ,
        pad => SCL_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SDA_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_1(0)__PA ,
        fb => \I2COLED:Net_1109_1\ ,
        pin_input => \I2COLED:sda_x_wire\ ,
        pad => SDA_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Rx_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_2(0)__PA ,
        fb => Net_368 ,
        pad => Rx_2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_OSZ1_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_OSZ1_LED(0)__PA ,
        annotation => Net_641 ,
        pad => Pin_OSZ1_LED(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_OSZ2_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_OSZ2_LED(0)__PA ,
        annotation => Net_642 ,
        pad => Pin_OSZ2_LED(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_OSZ1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_OSZ1(0)__PA ,
        annotation => Net_633 ,
        pad => Pin_OSZ1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_OSZ2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_OSZ2(0)__PA ,
        annotation => Net_637 ,
        pad => Pin_OSZ2(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=5]: 
Pin : Name = analogBut(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => analogBut(0)__PA ,
        fb => Net_249 ,
        pad => analogBut(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = analogX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => analogX(0)__PA ,
        analog_term => Net_284 ,
        pad => analogX(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = analogY(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => analogY(0)__PA ,
        analog_term => Net_285 ,
        pad => analogY(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=2]: 
Pin : Name = but1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => but1(0)__PA ,
        fb => Net_145 ,
        pad => but1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = but2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => but2(0)__PA ,
        fb => Net_237 ,
        pad => but2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = but3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => but3(0)__PA ,
        fb => Net_242 ,
        pad => but3(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_Dice_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Dice_2(0)__PA ,
        pad => Pin_Dice_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_Dice_LED_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Dice_LED_2(0)__PA ,
        pad => Pin_Dice_LED_2(0)_PAD );
    Properties:
    {
    }

Port 3 generates interrupt for logical port:
    logicalport: Name =Pin_EchoReturn
        PORT MAP (
            in_clock_en => tmpOE__Pin_Dice_2_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__Pin_Dice_2_net_0 ,
            out_reset => zero ,
            interrupt => Net_316 );
        Properties:
        {
            drive_mode = "011"
            ibuf_enabled = "1"
            id = "32494378-25b3-43cb-a434-aecc8e418bb1"
            init_dr_st = "0"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_EchoTrig(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_EchoTrig(0)__PA ,
        pad => Pin_EchoTrig(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_EchoReturn(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_EchoReturn(0)__PA ,
        fb => Net_287 ,
        pad => Pin_EchoReturn(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Vout_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Vout_2(0)__PA ,
        analog_term => Net_567 ,
        annotation => Net_644 ,
        pad => Vout_2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Vout_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Vout_1(0)__PA ,
        analog_term => Net_573 ,
        annotation => Net_49 ,
        pad => Vout_1(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = Pin_Dice_LED_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Dice_LED_1(0)__PA ,
        pad => Pin_Dice_LED_1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_Dice_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Dice_1(0)__PA ,
        pad => Pin_Dice_1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_297 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_305 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=1]: 
Pin : Name = Tx_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_2(0)__PA ,
        pin_input => Net_376 ,
        pad => Tx_2(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \analogADC:Net_93\ ,
            dclk_0 => \analogADC:Net_93_local\ ,
            dclk_glb_1 => Net_341 ,
            dclk_1 => Net_341_local ,
            dclk_glb_2 => \UART_TOESP:Net_9\ ,
            dclk_2 => \UART_TOESP:Net_9_local\ ,
            dclk_glb_3 => \UART_1:Net_9\ ,
            dclk_3 => \UART_1:Net_9_local\ ,
            dclk_glb_4 => Net_10 ,
            dclk_4 => Net_10_local ,
            dclk_glb_5 => Net_553 ,
            dclk_5 => Net_553_local ,
            aclk_glb_0 => \analogADC:Net_488\ ,
            aclk_0 => \analogADC:Net_488_local\ ,
            clk_a_dig_glb_0 => \analogADC:Net_488_adig\ ,
            clk_a_dig_0 => \analogADC:Net_488_adig_local\ ,
            dclk_glb_6 => Net_396 ,
            dclk_6 => Net_396_local ,
            dclk_glb_7 => Net_163 ,
            dclk_7 => Net_163_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\analogADC:DSM\
        PORT MAP (
            aclock => \analogADC:Net_488\ ,
            vplus => Net_264 ,
            vminus => \analogADC:Net_20\ ,
            reset_dec => \analogADC:mod_reset\ ,
            extclk_cp_udb => \analogADC:Net_93_local\ ,
            ext_pin_1 => \analogADC:Net_249\ ,
            ext_pin_2 => \analogADC:Net_257\ ,
            ext_vssa => \analogADC:Net_109\ ,
            qtz_ref => \analogADC:Net_34\ ,
            dec_clock => \analogADC:aclock\ ,
            mod_dat_3 => \analogADC:mod_dat_3\ ,
            mod_dat_2 => \analogADC:mod_dat_2\ ,
            mod_dat_1 => \analogADC:mod_dat_1\ ,
            mod_dat_0 => \analogADC:mod_dat_0\ ,
            dout_udb_7 => \analogADC:Net_245_7\ ,
            dout_udb_6 => \analogADC:Net_245_6\ ,
            dout_udb_5 => \analogADC:Net_245_5\ ,
            dout_udb_4 => \analogADC:Net_245_4\ ,
            dout_udb_3 => \analogADC:Net_245_3\ ,
            dout_udb_2 => \analogADC:Net_245_2\ ,
            dout_udb_1 => \analogADC:Net_245_1\ ,
            dout_udb_0 => \analogADC:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 16
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\analogADC:DEC\
        PORT MAP (
            aclock => \analogADC:aclock\ ,
            mod_dat_3 => \analogADC:mod_dat_3\ ,
            mod_dat_2 => \analogADC:mod_dat_2\ ,
            mod_dat_1 => \analogADC:mod_dat_1\ ,
            mod_dat_0 => \analogADC:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \analogADC:mod_reset\ ,
            interrupt => Net_255 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Timer_Display:TimerHW\
        PORT MAP (
            clock => Net_396 ,
            enable => __ONE__ ,
            tc => \Timer_Display:Net_51\ ,
            cmp => \Timer_Display:Net_261\ ,
            irq => Net_133 );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\Timer_Mode:TimerHW\
        PORT MAP (
            clock => Net_396 ,
            enable => __ONE__ ,
            tc => \Timer_Mode:Net_51\ ,
            cmp => \Timer_Mode:Net_261\ ,
            irq => Net_355 );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,2): 
    vidaccell: Name =\WaveDAC8_2:VDAC8:viDAC8\
        PORT MAP (
            strobe_udb => Net_553_local ,
            vout => \WaveDAC8_2:Net_189\ ,
            iout => \WaveDAC8_2:VDAC8:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,3): 
    vidaccell: Name =\WaveDAC8_1:VDAC8:viDAC8\
        PORT MAP (
            strobe_udb => Net_10_local ,
            vout => \WaveDAC8_1:Net_189\ ,
            iout => \WaveDAC8_1:VDAC8:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: 
    Opamp Block @ F(OpAmp,1): 
    abufcell: Name =\WaveDAC8_2:BuffAmp:ABuf\
        PORT MAP (
            vplus => \WaveDAC8_2:Net_189\ ,
            vminus => Net_567 ,
            vout => Net_567 );
        Properties:
        {
            cy_registers = ""
        }
    Opamp Block @ F(OpAmp,3): 
    abufcell: Name =\WaveDAC8_1:BuffAmp:ABuf\
        PORT MAP (
            vplus => \WaveDAC8_1:Net_189\ ,
            vminus => Net_573 ,
            vout => Net_573 );
        Properties:
        {
            cy_registers = ""
        }
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,6): 
    vrefcell: Name =\analogADC:vRef_2\
        PORT MAP (
            vout => \analogADC:Net_244\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\analogADC:AMux\
        PORT MAP (
            muxin_1 => \analogADC:Net_35\ ,
            muxin_0 => \analogADC:Net_244\ ,
            vout => \analogADC:Net_20\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =analogMUX
        PORT MAP (
            muxin_1 => Net_285 ,
            muxin_0 => Net_284 ,
            vout => Net_264 );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                   | 
Port | Pin | Fixed |      Type |       Drive Mode |              Name | Connections
-----+-----+-------+-----------+------------------+-------------------+---------------------------------------------------
   0 |   0 |     * |      NONE |    OPEN_DRAIN_LO |          SCL_1(0) | FB(\I2COLED:Net_1109_0\), In(\I2COLED:Net_643_3\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |          SDA_1(0) | FB(\I2COLED:Net_1109_1\), In(\I2COLED:sda_x_wire\)
     |   2 |     * |      NONE |    OPEN_DRAIN_LO |           Rx_2(0) | FB(Net_368)
     |   4 |     * |      NONE |         CMOS_OUT |   Pin_OSZ1_LED(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |   Pin_OSZ2_LED(0) | 
     |   6 |     * |      NONE |      RES_PULL_UP |       Pin_OSZ1(0) | 
     |   7 |     * |      NONE |      RES_PULL_UP |       Pin_OSZ2(0) | 
-----+-----+-------+-----------+------------------+-------------------+---------------------------------------------------
   1 |   5 |     * |      NONE |      RES_PULL_UP |      analogBut(0) | FB(Net_249)
     |   6 |     * |      NONE |         CMOS_OUT |        analogX(0) | Analog(Net_284)
     |   7 |     * |      NONE |         CMOS_OUT |        analogY(0) | Analog(Net_285)
-----+-----+-------+-----------+------------------+-------------------+---------------------------------------------------
   2 |   2 |     * |      NONE |    RES_PULL_DOWN |           but1(0) | FB(Net_145)
     |   3 |     * |      NONE |    RES_PULL_DOWN |           but2(0) | FB(Net_237)
     |   4 |     * |      NONE |    RES_PULL_DOWN |           but3(0) | FB(Net_242)
     |   5 |     * |      NONE |      RES_PULL_UP |     Pin_Dice_2(0) | 
     |   6 |     * |      NONE |    RES_PULL_DOWN | Pin_Dice_LED_2(0) | 
-----+-----+-------+-----------+------------------+-------------------+---------------------------------------------------
   3 |   0 |     * |      NONE |    RES_PULL_DOWN |   Pin_EchoTrig(0) | 
     |   1 |     * |   FALLING |    RES_PULL_DOWN | Pin_EchoReturn(0) | FB(Net_287)
     |   6 |     * |      NONE |      HI_Z_ANALOG |         Vout_2(0) | Analog(Net_567)
     |   7 |     * |      NONE |      HI_Z_ANALOG |         Vout_1(0) | Analog(Net_573)
-----+-----+-------+-----------+------------------+-------------------+---------------------------------------------------
  12 |   2 |     * |      NONE |    RES_PULL_DOWN | Pin_Dice_LED_1(0) | 
     |   3 |     * |      NONE |      RES_PULL_UP |     Pin_Dice_1(0) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL |           Rx_1(0) | FB(Net_297)
     |   7 |     * |      NONE |         CMOS_OUT |           Tx_1(0) | In(Net_305)
-----+-----+-------+-----------+------------------+-------------------+---------------------------------------------------
  15 |   1 |     * |      NONE |         CMOS_OUT |           Tx_2(0) | In(Net_376)
--------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.183ms
Digital Placement phase: Elapsed time ==> 2s.090ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "PSoC_Audio_MIDI_r.vh2" --pcf-path "PSoC_Audio_MIDI.pco" --des-name "PSoC_Audio_MIDI" --dsf-path "PSoC_Audio_MIDI.dsf" --sdc-path "PSoC_Audio_MIDI.sdc" --lib-path "PSoC_Audio_MIDI_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.544ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.140ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.023ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in PSoC_Audio_MIDI_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.522ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.184ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.636ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.636ms
API generation phase: Elapsed time ==> 1s.811ms
Dependency generation phase: Elapsed time ==> 0s.012ms
Cleanup phase: Elapsed time ==> 0s.000ms
