#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000018946595410 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 20;
 .timescale 0 0;
v0000018946606f80_0 .net "PC", 31 0, v00000189465ff700_0;  1 drivers
v0000018946606d00_0 .var "clk", 0 0;
v00000189466068a0_0 .net "clkout", 0 0, L_0000018946590f90;  1 drivers
v0000018946607020_0 .net "cycles_consumed", 31 0, v0000018946604620_0;  1 drivers
v0000018946607a20_0 .net "regs0", 31 0, L_0000018946590510;  1 drivers
v00000189466070c0_0 .net "regs1", 31 0, L_0000018946590580;  1 drivers
v0000018946606940_0 .net "regs2", 31 0, L_00000189465905f0;  1 drivers
v0000018946606120_0 .net "regs3", 31 0, L_0000018946590a50;  1 drivers
v00000189466073e0_0 .net "regs4", 31 0, L_0000018946590ba0;  1 drivers
v0000018946607840_0 .net "regs5", 31 0, L_0000018946590660;  1 drivers
v0000018946606bc0_0 .var "rst", 0 0;
S_0000018946515c90 .scope module, "cpu" "processor" 2 33, 3 4 0, S_0000018946595410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_0000018946595730 .param/l "RType" 0 4 2, C4<000000>;
P_0000018946595768 .param/l "add" 0 4 5, C4<100000>;
P_00000189465957a0 .param/l "addi" 0 4 8, C4<001000>;
P_00000189465957d8 .param/l "addu" 0 4 5, C4<100001>;
P_0000018946595810 .param/l "and_" 0 4 5, C4<100100>;
P_0000018946595848 .param/l "andi" 0 4 8, C4<001100>;
P_0000018946595880 .param/l "beq" 0 4 10, C4<000100>;
P_00000189465958b8 .param/l "bne" 0 4 10, C4<000101>;
P_00000189465958f0 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_0000018946595928 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000018946595960 .param/l "j" 0 4 12, C4<000010>;
P_0000018946595998 .param/l "jal" 0 4 12, C4<000011>;
P_00000189465959d0 .param/l "jr" 0 4 6, C4<001000>;
P_0000018946595a08 .param/l "lw" 0 4 8, C4<100011>;
P_0000018946595a40 .param/l "nor_" 0 4 5, C4<100111>;
P_0000018946595a78 .param/l "or_" 0 4 5, C4<100101>;
P_0000018946595ab0 .param/l "ori" 0 4 8, C4<001101>;
P_0000018946595ae8 .param/l "sgt" 0 4 6, C4<101011>;
P_0000018946595b20 .param/l "sll" 0 4 6, C4<000000>;
P_0000018946595b58 .param/l "slt" 0 4 5, C4<101010>;
P_0000018946595b90 .param/l "slti" 0 4 8, C4<101010>;
P_0000018946595bc8 .param/l "srl" 0 4 6, C4<000010>;
P_0000018946595c00 .param/l "sub" 0 4 5, C4<100010>;
P_0000018946595c38 .param/l "subu" 0 4 5, C4<100011>;
P_0000018946595c70 .param/l "sw" 0 4 8, C4<101011>;
P_0000018946595ca8 .param/l "xor_" 0 4 5, C4<100110>;
P_0000018946595ce0 .param/l "xori" 0 4 8, C4<001110>;
L_00000189465910e0 .functor NOT 1, v0000018946606bc0_0, C4<0>, C4<0>, C4<0>;
L_0000018946590dd0 .functor NOT 1, v0000018946606bc0_0, C4<0>, C4<0>, C4<0>;
L_0000018946590d60 .functor NOT 1, v0000018946606bc0_0, C4<0>, C4<0>, C4<0>;
L_00000189465904a0 .functor NOT 1, v0000018946606bc0_0, C4<0>, C4<0>, C4<0>;
L_0000018946590f20 .functor NOT 1, v0000018946606bc0_0, C4<0>, C4<0>, C4<0>;
L_0000018946590e40 .functor NOT 1, v0000018946606bc0_0, C4<0>, C4<0>, C4<0>;
L_0000018946590eb0 .functor NOT 1, v0000018946606bc0_0, C4<0>, C4<0>, C4<0>;
L_0000018946590820 .functor NOT 1, v0000018946606bc0_0, C4<0>, C4<0>, C4<0>;
L_0000018946590f90 .functor OR 1, v0000018946606d00_0, v0000018946586990_0, C4<0>, C4<0>;
L_0000018946591000 .functor OR 1, L_0000018946606760, L_00000189466069e0, C4<0>, C4<0>;
L_0000018946591150 .functor AND 1, L_0000018946661370, L_0000018946661870, C4<1>, C4<1>;
L_00000189465912a0 .functor NOT 1, v0000018946606bc0_0, C4<0>, C4<0>, C4<0>;
L_00000189465906d0 .functor OR 1, L_0000018946660650, L_00000189466615f0, C4<0>, C4<0>;
L_0000018946591310 .functor OR 1, L_00000189465906d0, L_00000189466610f0, C4<0>, C4<0>;
L_0000018946590900 .functor OR 1, L_0000018946661af0, L_000001894665fed0, C4<0>, C4<0>;
L_0000018946590740 .functor AND 1, L_0000018946660330, L_0000018946590900, C4<1>, C4<1>;
L_0000018946590970 .functor OR 1, L_0000018946660510, L_00000189466606f0, C4<0>, C4<0>;
L_00000189465909e0 .functor AND 1, L_0000018946660470, L_0000018946590970, C4<1>, C4<1>;
L_0000018946549840 .functor NOT 1, L_0000018946590f90, C4<0>, C4<0>, C4<0>;
v0000018946600ec0_0 .net "ALUOp", 3 0, v00000189465865d0_0;  1 drivers
v0000018946601320_0 .net "ALUResult", 31 0, v00000189465f64c0_0;  1 drivers
v00000189466001a0_0 .net "ALUSrc", 0 0, v0000018946586670_0;  1 drivers
v0000018946600060_0 .net "ALUin2", 31 0, L_00000189466601f0;  1 drivers
v00000189466009c0_0 .net "MemReadEn", 0 0, v0000018946586710_0;  1 drivers
v0000018946600600_0 .net "MemWriteEn", 0 0, v00000189465867b0_0;  1 drivers
v00000189466013c0_0 .net "MemtoReg", 0 0, v0000018946587610_0;  1 drivers
v00000189466004c0_0 .net "PC", 31 0, v00000189465ff700_0;  alias, 1 drivers
v0000018946600240_0 .net "PCPlus1", 31 0, L_00000189466066c0;  1 drivers
v00000189465ff980_0 .net "PCsrc", 1 0, v00000189465f61a0_0;  1 drivers
v0000018946600f60_0 .net "RegDst", 0 0, v00000189465868f0_0;  1 drivers
v0000018946600560_0 .net "RegWriteEn", 0 0, v0000018946586df0_0;  1 drivers
v00000189465ffde0_0 .net "WriteRegister", 4 0, L_00000189466619b0;  1 drivers
v0000018946600d80_0 .net *"_ivl_0", 0 0, L_00000189465910e0;  1 drivers
L_0000018946607eb0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000018946600a60_0 .net/2u *"_ivl_10", 4 0, L_0000018946607eb0;  1 drivers
L_00000189466082a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000189465ff840_0 .net *"_ivl_101", 15 0, L_00000189466082a0;  1 drivers
v0000018946601500_0 .net *"_ivl_102", 31 0, L_0000018946660ab0;  1 drivers
L_00000189466082e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000189465ffa20_0 .net *"_ivl_105", 25 0, L_00000189466082e8;  1 drivers
L_0000018946608330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018946601000_0 .net/2u *"_ivl_106", 31 0, L_0000018946608330;  1 drivers
v00000189466006a0_0 .net *"_ivl_108", 0 0, L_0000018946661370;  1 drivers
L_0000018946608378 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000189465ffe80_0 .net/2u *"_ivl_110", 5 0, L_0000018946608378;  1 drivers
v00000189465fffc0_0 .net *"_ivl_112", 0 0, L_0000018946661870;  1 drivers
v0000018946601140_0 .net *"_ivl_115", 0 0, L_0000018946591150;  1 drivers
v00000189466007e0_0 .net *"_ivl_116", 47 0, L_0000018946660c90;  1 drivers
L_00000189466083c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018946600c40_0 .net *"_ivl_119", 15 0, L_00000189466083c0;  1 drivers
L_0000018946607ef8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000018946600b00_0 .net/2u *"_ivl_12", 5 0, L_0000018946607ef8;  1 drivers
v0000018946600ba0_0 .net *"_ivl_120", 47 0, L_0000018946661b90;  1 drivers
L_0000018946608408 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018946601460_0 .net *"_ivl_123", 15 0, L_0000018946608408;  1 drivers
v0000018946600ce0_0 .net *"_ivl_125", 0 0, L_0000018946660d30;  1 drivers
v00000189466002e0_0 .net *"_ivl_126", 31 0, L_0000018946661910;  1 drivers
v00000189465ffac0_0 .net *"_ivl_128", 47 0, L_0000018946661c30;  1 drivers
v0000018946600380_0 .net *"_ivl_130", 47 0, L_0000018946661190;  1 drivers
v00000189465ff660_0 .net *"_ivl_132", 47 0, L_0000018946660fb0;  1 drivers
v0000018946600e20_0 .net *"_ivl_134", 47 0, L_0000018946660bf0;  1 drivers
L_0000018946608450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000189466010a0_0 .net/2u *"_ivl_138", 1 0, L_0000018946608450;  1 drivers
v00000189465ff7a0_0 .net *"_ivl_14", 0 0, L_0000018946607ac0;  1 drivers
v00000189465ff8e0_0 .net *"_ivl_140", 0 0, L_0000018946660a10;  1 drivers
L_0000018946608498 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000189465ffb60_0 .net/2u *"_ivl_142", 1 0, L_0000018946608498;  1 drivers
v00000189466011e0_0 .net *"_ivl_144", 0 0, L_0000018946661230;  1 drivers
L_00000189466084e0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000189465ffd40_0 .net/2u *"_ivl_146", 1 0, L_00000189466084e0;  1 drivers
v0000018946601280_0 .net *"_ivl_148", 0 0, L_00000189466608d0;  1 drivers
L_0000018946608528 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v00000189465fff20_0 .net/2u *"_ivl_150", 31 0, L_0000018946608528;  1 drivers
L_0000018946608570 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000018946602bb0_0 .net/2u *"_ivl_152", 31 0, L_0000018946608570;  1 drivers
v0000018946601df0_0 .net *"_ivl_154", 31 0, L_0000018946660dd0;  1 drivers
v0000018946601f30_0 .net *"_ivl_156", 31 0, L_0000018946661cd0;  1 drivers
L_0000018946607f40 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000018946602c50_0 .net/2u *"_ivl_16", 4 0, L_0000018946607f40;  1 drivers
v0000018946602250_0 .net *"_ivl_160", 0 0, L_00000189465912a0;  1 drivers
L_0000018946608600 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018946601710_0 .net/2u *"_ivl_162", 31 0, L_0000018946608600;  1 drivers
L_00000189466086d8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000018946601e90_0 .net/2u *"_ivl_166", 5 0, L_00000189466086d8;  1 drivers
v00000189466018f0_0 .net *"_ivl_168", 0 0, L_0000018946660650;  1 drivers
L_0000018946608720 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000018946602cf0_0 .net/2u *"_ivl_170", 5 0, L_0000018946608720;  1 drivers
v0000018946601c10_0 .net *"_ivl_172", 0 0, L_00000189466615f0;  1 drivers
v00000189466024d0_0 .net *"_ivl_175", 0 0, L_00000189465906d0;  1 drivers
L_0000018946608768 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000018946602d90_0 .net/2u *"_ivl_176", 5 0, L_0000018946608768;  1 drivers
v0000018946602a70_0 .net *"_ivl_178", 0 0, L_00000189466610f0;  1 drivers
v0000018946601cb0_0 .net *"_ivl_181", 0 0, L_0000018946591310;  1 drivers
L_00000189466087b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018946602e30_0 .net/2u *"_ivl_182", 15 0, L_00000189466087b0;  1 drivers
v0000018946601fd0_0 .net *"_ivl_184", 31 0, L_0000018946660290;  1 drivers
v0000018946602070_0 .net *"_ivl_187", 0 0, L_0000018946661690;  1 drivers
v0000018946602ed0_0 .net *"_ivl_188", 15 0, L_0000018946660150;  1 drivers
v00000189466022f0_0 .net *"_ivl_19", 4 0, L_0000018946606da0;  1 drivers
v00000189466017b0_0 .net *"_ivl_190", 31 0, L_000001894665ff70;  1 drivers
v0000018946602110_0 .net *"_ivl_194", 31 0, L_00000189466617d0;  1 drivers
L_00000189466087f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018946601990_0 .net *"_ivl_197", 25 0, L_00000189466087f8;  1 drivers
L_0000018946608840 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000189466031f0_0 .net/2u *"_ivl_198", 31 0, L_0000018946608840;  1 drivers
L_0000018946607e68 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000018946602390_0 .net/2u *"_ivl_2", 5 0, L_0000018946607e68;  1 drivers
v0000018946602f70_0 .net *"_ivl_20", 4 0, L_0000018946607b60;  1 drivers
v00000189466027f0_0 .net *"_ivl_200", 0 0, L_0000018946660330;  1 drivers
L_0000018946608888 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000018946602930_0 .net/2u *"_ivl_202", 5 0, L_0000018946608888;  1 drivers
v00000189466026b0_0 .net *"_ivl_204", 0 0, L_0000018946661af0;  1 drivers
L_00000189466088d0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000018946602750_0 .net/2u *"_ivl_206", 5 0, L_00000189466088d0;  1 drivers
v00000189466021b0_0 .net *"_ivl_208", 0 0, L_000001894665fed0;  1 drivers
v00000189466029d0_0 .net *"_ivl_211", 0 0, L_0000018946590900;  1 drivers
v0000018946602b10_0 .net *"_ivl_213", 0 0, L_0000018946590740;  1 drivers
L_0000018946608918 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000018946603010_0 .net/2u *"_ivl_214", 5 0, L_0000018946608918;  1 drivers
v0000018946601850_0 .net *"_ivl_216", 0 0, L_0000018946660010;  1 drivers
L_0000018946608960 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000018946602570_0 .net/2u *"_ivl_218", 31 0, L_0000018946608960;  1 drivers
v00000189466030b0_0 .net *"_ivl_220", 31 0, L_00000189466600b0;  1 drivers
v0000018946601d50_0 .net *"_ivl_224", 31 0, L_00000189466603d0;  1 drivers
L_00000189466089a8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018946601ad0_0 .net *"_ivl_227", 25 0, L_00000189466089a8;  1 drivers
L_00000189466089f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018946602890_0 .net/2u *"_ivl_228", 31 0, L_00000189466089f0;  1 drivers
v0000018946603150_0 .net *"_ivl_230", 0 0, L_0000018946660470;  1 drivers
L_0000018946608a38 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000018946603290_0 .net/2u *"_ivl_232", 5 0, L_0000018946608a38;  1 drivers
v0000018946602430_0 .net *"_ivl_234", 0 0, L_0000018946660510;  1 drivers
L_0000018946608a80 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000018946603330_0 .net/2u *"_ivl_236", 5 0, L_0000018946608a80;  1 drivers
v0000018946601a30_0 .net *"_ivl_238", 0 0, L_00000189466606f0;  1 drivers
v00000189466033d0_0 .net *"_ivl_24", 0 0, L_0000018946590d60;  1 drivers
v0000018946603470_0 .net *"_ivl_241", 0 0, L_0000018946590970;  1 drivers
v0000018946603510_0 .net *"_ivl_243", 0 0, L_00000189465909e0;  1 drivers
L_0000018946608ac8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000018946601b70_0 .net/2u *"_ivl_244", 5 0, L_0000018946608ac8;  1 drivers
v0000018946601670_0 .net *"_ivl_246", 0 0, L_0000018946660970;  1 drivers
v0000018946602610_0 .net *"_ivl_248", 31 0, L_0000018946663150;  1 drivers
L_0000018946607f88 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000018946605020_0 .net/2u *"_ivl_26", 4 0, L_0000018946607f88;  1 drivers
v0000018946604940_0 .net *"_ivl_29", 4 0, L_0000018946605fe0;  1 drivers
v00000189466050c0_0 .net *"_ivl_32", 0 0, L_00000189465904a0;  1 drivers
L_0000018946607fd0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000018946605340_0 .net/2u *"_ivl_34", 4 0, L_0000018946607fd0;  1 drivers
v0000018946605160_0 .net *"_ivl_37", 4 0, L_0000018946606260;  1 drivers
v00000189466037c0_0 .net *"_ivl_40", 0 0, L_0000018946590f20;  1 drivers
L_0000018946608018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018946604ee0_0 .net/2u *"_ivl_42", 15 0, L_0000018946608018;  1 drivers
v00000189466053e0_0 .net *"_ivl_45", 15 0, L_0000018946607ca0;  1 drivers
v0000018946603c20_0 .net *"_ivl_48", 0 0, L_0000018946590e40;  1 drivers
v00000189466049e0_0 .net *"_ivl_5", 5 0, L_0000018946606300;  1 drivers
L_0000018946608060 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018946603a40_0 .net/2u *"_ivl_50", 36 0, L_0000018946608060;  1 drivers
L_00000189466080a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018946604f80_0 .net/2u *"_ivl_52", 31 0, L_00000189466080a8;  1 drivers
v0000018946605200_0 .net *"_ivl_55", 4 0, L_0000018946607480;  1 drivers
v00000189466039a0_0 .net *"_ivl_56", 36 0, L_00000189466061c0;  1 drivers
v0000018946604a80_0 .net *"_ivl_58", 36 0, L_0000018946605ea0;  1 drivers
v0000018946605480_0 .net *"_ivl_62", 0 0, L_0000018946590eb0;  1 drivers
L_00000189466080f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000189466041c0_0 .net/2u *"_ivl_64", 5 0, L_00000189466080f0;  1 drivers
v0000018946604080_0 .net *"_ivl_67", 5 0, L_00000189466063a0;  1 drivers
v00000189466048a0_0 .net *"_ivl_70", 0 0, L_0000018946590820;  1 drivers
L_0000018946608138 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018946604120_0 .net/2u *"_ivl_72", 57 0, L_0000018946608138;  1 drivers
L_0000018946608180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018946604440_0 .net/2u *"_ivl_74", 31 0, L_0000018946608180;  1 drivers
v0000018946604260_0 .net *"_ivl_77", 25 0, L_0000018946607660;  1 drivers
v00000189466052a0_0 .net *"_ivl_78", 57 0, L_0000018946605f40;  1 drivers
v0000018946605520_0 .net *"_ivl_8", 0 0, L_0000018946590dd0;  1 drivers
v00000189466044e0_0 .net *"_ivl_80", 57 0, L_0000018946606440;  1 drivers
L_00000189466081c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000018946604b20_0 .net/2u *"_ivl_84", 31 0, L_00000189466081c8;  1 drivers
L_0000018946608210 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000018946603680_0 .net/2u *"_ivl_88", 5 0, L_0000018946608210;  1 drivers
v0000018946604bc0_0 .net *"_ivl_90", 0 0, L_0000018946606760;  1 drivers
L_0000018946608258 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000018946603900_0 .net/2u *"_ivl_92", 5 0, L_0000018946608258;  1 drivers
v0000018946603720_0 .net *"_ivl_94", 0 0, L_00000189466069e0;  1 drivers
v0000018946603860_0 .net *"_ivl_97", 0 0, L_0000018946591000;  1 drivers
v0000018946603ea0_0 .net *"_ivl_98", 47 0, L_0000018946661a50;  1 drivers
v0000018946603ae0_0 .net "adderResult", 31 0, L_0000018946660b50;  1 drivers
v0000018946604c60_0 .net "address", 31 0, L_00000189466064e0;  1 drivers
v0000018946603b80_0 .net "clk", 0 0, L_0000018946590f90;  alias, 1 drivers
v0000018946604620_0 .var "cycles_consumed", 31 0;
o00000189465b1888 .functor BUFZ 1, C4<z>; HiZ drive
v0000018946603cc0_0 .net "excep_flag", 0 0, o00000189465b1888;  0 drivers
v0000018946603d60_0 .net "extImm", 31 0, L_0000018946661730;  1 drivers
v0000018946604d00_0 .net "funct", 5 0, L_00000189466075c0;  1 drivers
v0000018946603e00_0 .net "hlt", 0 0, v0000018946586990_0;  1 drivers
v0000018946603f40_0 .net "imm", 15 0, L_0000018946607d40;  1 drivers
v0000018946603fe0_0 .net "immediate", 31 0, L_00000189466605b0;  1 drivers
v0000018946604300_0 .net "input_clk", 0 0, v0000018946606d00_0;  1 drivers
v00000189466043a0_0 .net "instruction", 31 0, L_0000018946660e70;  1 drivers
v0000018946604580_0 .net "memoryReadData", 31 0, v0000018946600880_0;  1 drivers
v00000189466046c0_0 .net "nextPC", 31 0, L_00000189466612d0;  1 drivers
v0000018946604760_0 .net "opcode", 5 0, L_0000018946606c60;  1 drivers
v0000018946604800_0 .net "rd", 4 0, L_0000018946607160;  1 drivers
v0000018946604da0_0 .net "readData1", 31 0, L_0000018946590890;  1 drivers
v0000018946604e40_0 .net "readData1_w", 31 0, L_0000018946664550;  1 drivers
v0000018946606580_0 .net "readData2", 31 0, L_0000018946590430;  1 drivers
v0000018946607700_0 .net "regs0", 31 0, L_0000018946590510;  alias, 1 drivers
v0000018946606e40_0 .net "regs1", 31 0, L_0000018946590580;  alias, 1 drivers
v0000018946607980_0 .net "regs2", 31 0, L_00000189465905f0;  alias, 1 drivers
v0000018946606620_0 .net "regs3", 31 0, L_0000018946590a50;  alias, 1 drivers
v0000018946606a80_0 .net "regs4", 31 0, L_0000018946590ba0;  alias, 1 drivers
v0000018946606b20_0 .net "regs5", 31 0, L_0000018946590660;  alias, 1 drivers
v0000018946607340_0 .net "rs", 4 0, L_0000018946607c00;  1 drivers
v0000018946606ee0_0 .net "rst", 0 0, v0000018946606bc0_0;  1 drivers
v00000189466078e0_0 .net "rt", 4 0, L_0000018946606080;  1 drivers
v0000018946607200_0 .net "shamt", 31 0, L_0000018946607520;  1 drivers
v0000018946606800_0 .net "wire_instruction", 31 0, L_0000018946591230;  1 drivers
v00000189466077a0_0 .net "writeData", 31 0, L_0000018946663330;  1 drivers
v00000189466072a0_0 .net "zero", 0 0, L_0000018946663650;  1 drivers
L_0000018946606300 .part L_0000018946660e70, 26, 6;
L_0000018946606c60 .functor MUXZ 6, L_0000018946606300, L_0000018946607e68, L_00000189465910e0, C4<>;
L_0000018946607ac0 .cmp/eq 6, L_0000018946606c60, L_0000018946607ef8;
L_0000018946606da0 .part L_0000018946660e70, 11, 5;
L_0000018946607b60 .functor MUXZ 5, L_0000018946606da0, L_0000018946607f40, L_0000018946607ac0, C4<>;
L_0000018946607160 .functor MUXZ 5, L_0000018946607b60, L_0000018946607eb0, L_0000018946590dd0, C4<>;
L_0000018946605fe0 .part L_0000018946660e70, 21, 5;
L_0000018946607c00 .functor MUXZ 5, L_0000018946605fe0, L_0000018946607f88, L_0000018946590d60, C4<>;
L_0000018946606260 .part L_0000018946660e70, 16, 5;
L_0000018946606080 .functor MUXZ 5, L_0000018946606260, L_0000018946607fd0, L_00000189465904a0, C4<>;
L_0000018946607ca0 .part L_0000018946660e70, 0, 16;
L_0000018946607d40 .functor MUXZ 16, L_0000018946607ca0, L_0000018946608018, L_0000018946590f20, C4<>;
L_0000018946607480 .part L_0000018946660e70, 6, 5;
L_00000189466061c0 .concat [ 5 32 0 0], L_0000018946607480, L_00000189466080a8;
L_0000018946605ea0 .functor MUXZ 37, L_00000189466061c0, L_0000018946608060, L_0000018946590e40, C4<>;
L_0000018946607520 .part L_0000018946605ea0, 0, 32;
L_00000189466063a0 .part L_0000018946660e70, 0, 6;
L_00000189466075c0 .functor MUXZ 6, L_00000189466063a0, L_00000189466080f0, L_0000018946590eb0, C4<>;
L_0000018946607660 .part L_0000018946660e70, 0, 26;
L_0000018946605f40 .concat [ 26 32 0 0], L_0000018946607660, L_0000018946608180;
L_0000018946606440 .functor MUXZ 58, L_0000018946605f40, L_0000018946608138, L_0000018946590820, C4<>;
L_00000189466064e0 .part L_0000018946606440, 0, 32;
L_00000189466066c0 .arith/sum 32, v00000189465ff700_0, L_00000189466081c8;
L_0000018946606760 .cmp/eq 6, L_0000018946606c60, L_0000018946608210;
L_00000189466069e0 .cmp/eq 6, L_0000018946606c60, L_0000018946608258;
L_0000018946661a50 .concat [ 32 16 0 0], L_00000189466064e0, L_00000189466082a0;
L_0000018946660ab0 .concat [ 6 26 0 0], L_0000018946606c60, L_00000189466082e8;
L_0000018946661370 .cmp/eq 32, L_0000018946660ab0, L_0000018946608330;
L_0000018946661870 .cmp/eq 6, L_00000189466075c0, L_0000018946608378;
L_0000018946660c90 .concat [ 32 16 0 0], L_0000018946590890, L_00000189466083c0;
L_0000018946661b90 .concat [ 32 16 0 0], v00000189465ff700_0, L_0000018946608408;
L_0000018946660d30 .part L_0000018946607d40, 15, 1;
LS_0000018946661910_0_0 .concat [ 1 1 1 1], L_0000018946660d30, L_0000018946660d30, L_0000018946660d30, L_0000018946660d30;
LS_0000018946661910_0_4 .concat [ 1 1 1 1], L_0000018946660d30, L_0000018946660d30, L_0000018946660d30, L_0000018946660d30;
LS_0000018946661910_0_8 .concat [ 1 1 1 1], L_0000018946660d30, L_0000018946660d30, L_0000018946660d30, L_0000018946660d30;
LS_0000018946661910_0_12 .concat [ 1 1 1 1], L_0000018946660d30, L_0000018946660d30, L_0000018946660d30, L_0000018946660d30;
LS_0000018946661910_0_16 .concat [ 1 1 1 1], L_0000018946660d30, L_0000018946660d30, L_0000018946660d30, L_0000018946660d30;
LS_0000018946661910_0_20 .concat [ 1 1 1 1], L_0000018946660d30, L_0000018946660d30, L_0000018946660d30, L_0000018946660d30;
LS_0000018946661910_0_24 .concat [ 1 1 1 1], L_0000018946660d30, L_0000018946660d30, L_0000018946660d30, L_0000018946660d30;
LS_0000018946661910_0_28 .concat [ 1 1 1 1], L_0000018946660d30, L_0000018946660d30, L_0000018946660d30, L_0000018946660d30;
LS_0000018946661910_1_0 .concat [ 4 4 4 4], LS_0000018946661910_0_0, LS_0000018946661910_0_4, LS_0000018946661910_0_8, LS_0000018946661910_0_12;
LS_0000018946661910_1_4 .concat [ 4 4 4 4], LS_0000018946661910_0_16, LS_0000018946661910_0_20, LS_0000018946661910_0_24, LS_0000018946661910_0_28;
L_0000018946661910 .concat [ 16 16 0 0], LS_0000018946661910_1_0, LS_0000018946661910_1_4;
L_0000018946661c30 .concat [ 16 32 0 0], L_0000018946607d40, L_0000018946661910;
L_0000018946661190 .arith/sum 48, L_0000018946661b90, L_0000018946661c30;
L_0000018946660fb0 .functor MUXZ 48, L_0000018946661190, L_0000018946660c90, L_0000018946591150, C4<>;
L_0000018946660bf0 .functor MUXZ 48, L_0000018946660fb0, L_0000018946661a50, L_0000018946591000, C4<>;
L_0000018946660b50 .part L_0000018946660bf0, 0, 32;
L_0000018946660a10 .cmp/eq 2, v00000189465f61a0_0, L_0000018946608450;
L_0000018946661230 .cmp/eq 2, v00000189465f61a0_0, L_0000018946608498;
L_00000189466608d0 .cmp/eq 2, v00000189465f61a0_0, L_00000189466084e0;
L_0000018946660dd0 .functor MUXZ 32, L_0000018946608570, L_0000018946608528, L_00000189466608d0, C4<>;
L_0000018946661cd0 .functor MUXZ 32, L_0000018946660dd0, L_0000018946660b50, L_0000018946661230, C4<>;
L_00000189466612d0 .functor MUXZ 32, L_0000018946661cd0, L_00000189466066c0, L_0000018946660a10, C4<>;
L_0000018946660e70 .functor MUXZ 32, L_0000018946591230, L_0000018946608600, L_00000189465912a0, C4<>;
L_0000018946660650 .cmp/eq 6, L_0000018946606c60, L_00000189466086d8;
L_00000189466615f0 .cmp/eq 6, L_0000018946606c60, L_0000018946608720;
L_00000189466610f0 .cmp/eq 6, L_0000018946606c60, L_0000018946608768;
L_0000018946660290 .concat [ 16 16 0 0], L_0000018946607d40, L_00000189466087b0;
L_0000018946661690 .part L_0000018946607d40, 15, 1;
LS_0000018946660150_0_0 .concat [ 1 1 1 1], L_0000018946661690, L_0000018946661690, L_0000018946661690, L_0000018946661690;
LS_0000018946660150_0_4 .concat [ 1 1 1 1], L_0000018946661690, L_0000018946661690, L_0000018946661690, L_0000018946661690;
LS_0000018946660150_0_8 .concat [ 1 1 1 1], L_0000018946661690, L_0000018946661690, L_0000018946661690, L_0000018946661690;
LS_0000018946660150_0_12 .concat [ 1 1 1 1], L_0000018946661690, L_0000018946661690, L_0000018946661690, L_0000018946661690;
L_0000018946660150 .concat [ 4 4 4 4], LS_0000018946660150_0_0, LS_0000018946660150_0_4, LS_0000018946660150_0_8, LS_0000018946660150_0_12;
L_000001894665ff70 .concat [ 16 16 0 0], L_0000018946607d40, L_0000018946660150;
L_0000018946661730 .functor MUXZ 32, L_000001894665ff70, L_0000018946660290, L_0000018946591310, C4<>;
L_00000189466617d0 .concat [ 6 26 0 0], L_0000018946606c60, L_00000189466087f8;
L_0000018946660330 .cmp/eq 32, L_00000189466617d0, L_0000018946608840;
L_0000018946661af0 .cmp/eq 6, L_00000189466075c0, L_0000018946608888;
L_000001894665fed0 .cmp/eq 6, L_00000189466075c0, L_00000189466088d0;
L_0000018946660010 .cmp/eq 6, L_0000018946606c60, L_0000018946608918;
L_00000189466600b0 .functor MUXZ 32, L_0000018946661730, L_0000018946608960, L_0000018946660010, C4<>;
L_00000189466605b0 .functor MUXZ 32, L_00000189466600b0, L_0000018946607520, L_0000018946590740, C4<>;
L_00000189466603d0 .concat [ 6 26 0 0], L_0000018946606c60, L_00000189466089a8;
L_0000018946660470 .cmp/eq 32, L_00000189466603d0, L_00000189466089f0;
L_0000018946660510 .cmp/eq 6, L_00000189466075c0, L_0000018946608a38;
L_00000189466606f0 .cmp/eq 6, L_00000189466075c0, L_0000018946608a80;
L_0000018946660970 .cmp/eq 6, L_0000018946606c60, L_0000018946608ac8;
L_0000018946663150 .functor MUXZ 32, L_0000018946590890, v00000189465ff700_0, L_0000018946660970, C4<>;
L_0000018946664550 .functor MUXZ 32, L_0000018946663150, L_0000018946590430, L_00000189465909e0, C4<>;
S_0000018946515e20 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_0000018946515c90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001894657a180 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000189465907b0 .functor NOT 1, v0000018946586670_0, C4<0>, C4<0>, C4<0>;
v0000018946587c50_0 .net *"_ivl_0", 0 0, L_00000189465907b0;  1 drivers
v0000018946586d50_0 .net "in1", 31 0, L_0000018946590430;  alias, 1 drivers
v0000018946587d90_0 .net "in2", 31 0, L_00000189466605b0;  alias, 1 drivers
v0000018946587250_0 .net "out", 31 0, L_00000189466601f0;  alias, 1 drivers
v0000018946586530_0 .net "s", 0 0, v0000018946586670_0;  alias, 1 drivers
L_00000189466601f0 .functor MUXZ 32, L_00000189466605b0, L_0000018946590430, L_00000189465907b0, C4<>;
S_000001894652dc40 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_0000018946515c90;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000189465ae800 .param/l "RType" 0 4 2, C4<000000>;
P_00000189465ae838 .param/l "add" 0 4 5, C4<100000>;
P_00000189465ae870 .param/l "addi" 0 4 8, C4<001000>;
P_00000189465ae8a8 .param/l "addu" 0 4 5, C4<100001>;
P_00000189465ae8e0 .param/l "and_" 0 4 5, C4<100100>;
P_00000189465ae918 .param/l "andi" 0 4 8, C4<001100>;
P_00000189465ae950 .param/l "beq" 0 4 10, C4<000100>;
P_00000189465ae988 .param/l "bne" 0 4 10, C4<000101>;
P_00000189465ae9c0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000189465ae9f8 .param/l "j" 0 4 12, C4<000010>;
P_00000189465aea30 .param/l "jal" 0 4 12, C4<000011>;
P_00000189465aea68 .param/l "jr" 0 4 6, C4<001000>;
P_00000189465aeaa0 .param/l "lw" 0 4 8, C4<100011>;
P_00000189465aead8 .param/l "nor_" 0 4 5, C4<100111>;
P_00000189465aeb10 .param/l "or_" 0 4 5, C4<100101>;
P_00000189465aeb48 .param/l "ori" 0 4 8, C4<001101>;
P_00000189465aeb80 .param/l "sgt" 0 4 6, C4<101011>;
P_00000189465aebb8 .param/l "sll" 0 4 6, C4<000000>;
P_00000189465aebf0 .param/l "slt" 0 4 5, C4<101010>;
P_00000189465aec28 .param/l "slti" 0 4 8, C4<101010>;
P_00000189465aec60 .param/l "srl" 0 4 6, C4<000010>;
P_00000189465aec98 .param/l "sub" 0 4 5, C4<100010>;
P_00000189465aecd0 .param/l "subu" 0 4 5, C4<100011>;
P_00000189465aed08 .param/l "sw" 0 4 8, C4<101011>;
P_00000189465aed40 .param/l "xor_" 0 4 5, C4<100110>;
P_00000189465aed78 .param/l "xori" 0 4 8, C4<001110>;
v00000189465865d0_0 .var "ALUOp", 3 0;
v0000018946586670_0 .var "ALUSrc", 0 0;
v0000018946586710_0 .var "MemReadEn", 0 0;
v00000189465867b0_0 .var "MemWriteEn", 0 0;
v0000018946587610_0 .var "MemtoReg", 0 0;
v00000189465868f0_0 .var "RegDst", 0 0;
v0000018946586df0_0 .var "RegWriteEn", 0 0;
v0000018946587b10_0 .net "funct", 5 0, L_00000189466075c0;  alias, 1 drivers
v0000018946586990_0 .var "hlt", 0 0;
v0000018946587cf0_0 .net "opcode", 5 0, L_0000018946606c60;  alias, 1 drivers
v00000189465877f0_0 .net "rst", 0 0, v0000018946606bc0_0;  alias, 1 drivers
E_000001894657a1c0 .event anyedge, v00000189465877f0_0, v0000018946587cf0_0, v0000018946587b10_0;
S_00000189465aedc0 .scope module, "InstMem" "IM" 3 74, 7 1 0, S_0000018946515c90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001894657a880 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000018946591230 .functor BUFZ 32, L_0000018946661410, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018946586ad0_0 .net "Data_Out", 31 0, L_0000018946591230;  alias, 1 drivers
v0000018946586a30 .array "InstMem", 0 1023, 31 0;
v0000018946586f30_0 .net *"_ivl_0", 31 0, L_0000018946661410;  1 drivers
v0000018946587390_0 .net *"_ivl_3", 9 0, L_0000018946660830;  1 drivers
v0000018946586fd0_0 .net *"_ivl_4", 11 0, L_0000018946661d70;  1 drivers
L_00000189466085b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000189465876b0_0 .net *"_ivl_7", 1 0, L_00000189466085b8;  1 drivers
v0000018946587750_0 .net "addr", 31 0, v00000189465ff700_0;  alias, 1 drivers
v000001894655de60_0 .var/i "i", 31 0;
L_0000018946661410 .array/port v0000018946586a30, L_0000018946661d70;
L_0000018946660830 .part v00000189465ff700_0, 0, 10;
L_0000018946661d70 .concat [ 10 2 0 0], L_0000018946660830, L_00000189466085b8;
S_000001894652ddd0 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_0000018946515c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_0000018946590890 .functor BUFZ 32, L_0000018946661550, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000018946590430 .functor BUFZ 32, L_0000018946660f10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000189465f7000_1 .array/port v00000189465f7000, 1;
L_0000018946590510 .functor BUFZ 32, v00000189465f7000_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000189465f7000_2 .array/port v00000189465f7000, 2;
L_0000018946590580 .functor BUFZ 32, v00000189465f7000_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000189465f7000_3 .array/port v00000189465f7000, 3;
L_00000189465905f0 .functor BUFZ 32, v00000189465f7000_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000189465f7000_4 .array/port v00000189465f7000, 4;
L_0000018946590a50 .functor BUFZ 32, v00000189465f7000_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000189465f7000_5 .array/port v00000189465f7000, 5;
L_0000018946590ba0 .functor BUFZ 32, v00000189465f7000_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000189465f7000_6 .array/port v00000189465f7000, 6;
L_0000018946590660 .functor BUFZ 32, v00000189465f7000_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000189465f78c0_0 .net *"_ivl_0", 31 0, L_0000018946661550;  1 drivers
v00000189465f67e0_0 .net *"_ivl_10", 6 0, L_0000018946661050;  1 drivers
L_0000018946608690 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000189465f7b40_0 .net *"_ivl_13", 1 0, L_0000018946608690;  1 drivers
v00000189465f6560_0 .net *"_ivl_2", 6 0, L_00000189466614b0;  1 drivers
L_0000018946608648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000189465f69c0_0 .net *"_ivl_5", 1 0, L_0000018946608648;  1 drivers
v00000189465f6240_0 .net *"_ivl_8", 31 0, L_0000018946660f10;  1 drivers
v00000189465f75a0_0 .net "clk", 0 0, L_0000018946590f90;  alias, 1 drivers
v00000189465f7aa0_0 .var/i "i", 31 0;
v00000189465f6880_0 .net "readData1", 31 0, L_0000018946590890;  alias, 1 drivers
v00000189465f6a60_0 .net "readData2", 31 0, L_0000018946590430;  alias, 1 drivers
v00000189465f76e0_0 .net "readRegister1", 4 0, L_0000018946607c00;  alias, 1 drivers
v00000189465f62e0_0 .net "readRegister2", 4 0, L_0000018946606080;  alias, 1 drivers
v00000189465f7000 .array "registers", 31 0, 31 0;
v00000189465f70a0_0 .net "regs0", 31 0, L_0000018946590510;  alias, 1 drivers
v00000189465f6b00_0 .net "regs1", 31 0, L_0000018946590580;  alias, 1 drivers
v00000189465f6420_0 .net "regs2", 31 0, L_00000189465905f0;  alias, 1 drivers
v00000189465f6c40_0 .net "regs3", 31 0, L_0000018946590a50;  alias, 1 drivers
v00000189465f7140_0 .net "regs4", 31 0, L_0000018946590ba0;  alias, 1 drivers
v00000189465f6ce0_0 .net "regs5", 31 0, L_0000018946590660;  alias, 1 drivers
v00000189465f73c0_0 .net "rst", 0 0, v0000018946606bc0_0;  alias, 1 drivers
v00000189465f7dc0_0 .net "we", 0 0, v0000018946586df0_0;  alias, 1 drivers
v00000189465f7e60_0 .net "writeData", 31 0, L_0000018946663330;  alias, 1 drivers
v00000189465f7f00_0 .net "writeRegister", 4 0, L_00000189466619b0;  alias, 1 drivers
E_000001894657a2c0/0 .event negedge, v00000189465877f0_0;
E_000001894657a2c0/1 .event posedge, v00000189465f75a0_0;
E_000001894657a2c0 .event/or E_000001894657a2c0/0, E_000001894657a2c0/1;
L_0000018946661550 .array/port v00000189465f7000, L_00000189466614b0;
L_00000189466614b0 .concat [ 5 2 0 0], L_0000018946607c00, L_0000018946608648;
L_0000018946660f10 .array/port v00000189465f7000, L_0000018946661050;
L_0000018946661050 .concat [ 5 2 0 0], L_0000018946606080, L_0000018946608690;
S_0000018946515350 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_000001894652ddd0;
 .timescale 0 0;
v000001894655d0a0_0 .var/i "i", 31 0;
S_00000189465154e0 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_0000018946515c90;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001894657bc40 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000018946590b30 .functor NOT 1, v00000189465868f0_0, C4<0>, C4<0>, C4<0>;
v00000189465f6100_0 .net *"_ivl_0", 0 0, L_0000018946590b30;  1 drivers
v00000189465f7780_0 .net "in1", 4 0, L_0000018946606080;  alias, 1 drivers
v00000189465f7640_0 .net "in2", 4 0, L_0000018946607160;  alias, 1 drivers
v00000189465f6d80_0 .net "out", 4 0, L_00000189466619b0;  alias, 1 drivers
v00000189465f7820_0 .net "s", 0 0, v00000189465868f0_0;  alias, 1 drivers
L_00000189466619b0 .functor MUXZ 5, L_0000018946607160, L_0000018946606080, L_0000018946590b30, C4<>;
S_0000018946545270 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_0000018946515c90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001894657b340 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000189466663a0 .functor NOT 1, v0000018946587610_0, C4<0>, C4<0>, C4<0>;
v00000189465f7320_0 .net *"_ivl_0", 0 0, L_00000189466663a0;  1 drivers
v00000189465f7460_0 .net "in1", 31 0, v00000189465f64c0_0;  alias, 1 drivers
v00000189465f7a00_0 .net "in2", 31 0, v0000018946600880_0;  alias, 1 drivers
v00000189465f7be0_0 .net "out", 31 0, L_0000018946663330;  alias, 1 drivers
v00000189465f66a0_0 .net "s", 0 0, v0000018946587610_0;  alias, 1 drivers
L_0000018946663330 .functor MUXZ 32, v0000018946600880_0, v00000189465f64c0_0, L_00000189466663a0, C4<>;
S_0000018946545400 .scope module, "alu" "ALU" 3 99, 9 1 0, S_0000018946515c90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000189464f6af0 .param/l "ADD" 0 9 12, C4<0000>;
P_00000189464f6b28 .param/l "AND" 0 9 12, C4<0010>;
P_00000189464f6b60 .param/l "NOR" 0 9 12, C4<0101>;
P_00000189464f6b98 .param/l "OR" 0 9 12, C4<0011>;
P_00000189464f6bd0 .param/l "SGT" 0 9 12, C4<0111>;
P_00000189464f6c08 .param/l "SLL" 0 9 12, C4<1000>;
P_00000189464f6c40 .param/l "SLT" 0 9 12, C4<0110>;
P_00000189464f6c78 .param/l "SRL" 0 9 12, C4<1001>;
P_00000189464f6cb0 .param/l "SUB" 0 9 12, C4<0001>;
P_00000189464f6ce8 .param/l "XOR" 0 9 12, C4<0100>;
P_00000189464f6d20 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000189464f6d58 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000018946608b10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000189465f7c80_0 .net/2u *"_ivl_0", 31 0, L_0000018946608b10;  1 drivers
v00000189465f7d20_0 .net "opSel", 3 0, v00000189465865d0_0;  alias, 1 drivers
v00000189465f6060_0 .net "operand1", 31 0, L_0000018946664550;  alias, 1 drivers
v00000189465f6380_0 .net "operand2", 31 0, L_00000189466601f0;  alias, 1 drivers
v00000189465f64c0_0 .var "result", 31 0;
v00000189465f7280_0 .net "zero", 0 0, L_0000018946663650;  alias, 1 drivers
E_000001894657b6c0 .event anyedge, v00000189465865d0_0, v00000189465f6060_0, v0000018946587250_0;
L_0000018946663650 .cmp/eq 32, v00000189465f64c0_0, L_0000018946608b10;
S_00000189464f6da0 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_0000018946515c90;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_00000189465fa030 .param/l "RType" 0 4 2, C4<000000>;
P_00000189465fa068 .param/l "add" 0 4 5, C4<100000>;
P_00000189465fa0a0 .param/l "addi" 0 4 8, C4<001000>;
P_00000189465fa0d8 .param/l "addu" 0 4 5, C4<100001>;
P_00000189465fa110 .param/l "and_" 0 4 5, C4<100100>;
P_00000189465fa148 .param/l "andi" 0 4 8, C4<001100>;
P_00000189465fa180 .param/l "beq" 0 4 10, C4<000100>;
P_00000189465fa1b8 .param/l "bne" 0 4 10, C4<000101>;
P_00000189465fa1f0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000189465fa228 .param/l "j" 0 4 12, C4<000010>;
P_00000189465fa260 .param/l "jal" 0 4 12, C4<000011>;
P_00000189465fa298 .param/l "jr" 0 4 6, C4<001000>;
P_00000189465fa2d0 .param/l "lw" 0 4 8, C4<100011>;
P_00000189465fa308 .param/l "nor_" 0 4 5, C4<100111>;
P_00000189465fa340 .param/l "or_" 0 4 5, C4<100101>;
P_00000189465fa378 .param/l "ori" 0 4 8, C4<001101>;
P_00000189465fa3b0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000189465fa3e8 .param/l "sll" 0 4 6, C4<000000>;
P_00000189465fa420 .param/l "slt" 0 4 5, C4<101010>;
P_00000189465fa458 .param/l "slti" 0 4 8, C4<101010>;
P_00000189465fa490 .param/l "srl" 0 4 6, C4<000010>;
P_00000189465fa4c8 .param/l "sub" 0 4 5, C4<100010>;
P_00000189465fa500 .param/l "subu" 0 4 5, C4<100011>;
P_00000189465fa538 .param/l "sw" 0 4 8, C4<101011>;
P_00000189465fa570 .param/l "xor_" 0 4 5, C4<100110>;
P_00000189465fa5a8 .param/l "xori" 0 4 8, C4<001110>;
v00000189465f61a0_0 .var "PCsrc", 1 0;
v00000189465f6920_0 .net "excep_flag", 0 0, o00000189465b1888;  alias, 0 drivers
v00000189465f7960_0 .net "funct", 5 0, L_00000189466075c0;  alias, 1 drivers
v00000189465f6600_0 .net "opcode", 5 0, L_0000018946606c60;  alias, 1 drivers
v00000189465f7500_0 .net "operand1", 31 0, L_0000018946590890;  alias, 1 drivers
v00000189465f6e20_0 .net "operand2", 31 0, L_00000189466601f0;  alias, 1 drivers
v00000189465f6ba0_0 .net "rst", 0 0, v0000018946606bc0_0;  alias, 1 drivers
E_000001894657b380/0 .event anyedge, v00000189465877f0_0, v00000189465f6920_0, v0000018946587cf0_0, v00000189465f6880_0;
E_000001894657b380/1 .event anyedge, v0000018946587250_0, v0000018946587b10_0;
E_000001894657b380 .event/or E_000001894657b380/0, E_000001894657b380/1;
S_000001894652b6b0 .scope module, "dataMem" "DM" 3 103, 11 1 0, S_0000018946515c90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000189465f6740 .array "DataMem", 0 1023, 31 0;
v00000189465f6ec0_0 .net "address", 31 0, v00000189465f64c0_0;  alias, 1 drivers
v00000189465f71e0_0 .net "clock", 0 0, L_0000018946549840;  1 drivers
v00000189465f6f60_0 .net "data", 31 0, L_0000018946590430;  alias, 1 drivers
v00000189465ffc00_0 .var/i "i", 31 0;
v0000018946600880_0 .var "q", 31 0;
v0000018946600420_0 .net "rden", 0 0, v0000018946586710_0;  alias, 1 drivers
v0000018946600920_0 .net "wren", 0 0, v00000189465867b0_0;  alias, 1 drivers
E_000001894657bd40 .event posedge, v00000189465f71e0_0;
S_000001894652b840 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_0000018946515c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001894657be00 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000189465ffca0_0 .net "PCin", 31 0, L_00000189466612d0;  alias, 1 drivers
v00000189465ff700_0 .var "PCout", 31 0;
v0000018946600740_0 .net "clk", 0 0, L_0000018946590f90;  alias, 1 drivers
v0000018946600100_0 .net "rst", 0 0, v0000018946606bc0_0;  alias, 1 drivers
    .scope S_00000189464f6da0;
T_0 ;
    %wait E_000001894657b380;
    %load/vec4 v00000189465f6ba0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000189465f61a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000189465f6920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000189465f61a0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000189465f6600_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v00000189465f7500_0;
    %load/vec4 v00000189465f6e20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v00000189465f6600_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v00000189465f7500_0;
    %load/vec4 v00000189465f6e20_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v00000189465f6600_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v00000189465f6600_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v00000189465f6600_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v00000189465f7960_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000189465f61a0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000189465f61a0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001894652b840;
T_1 ;
    %wait E_000001894657a2c0;
    %load/vec4 v0000018946600100_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000189465ff700_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000189465ffca0_0;
    %assign/vec4 v00000189465ff700_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000189465aedc0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001894655de60_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001894655de60_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001894655de60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018946586a30, 0, 4;
    %load/vec4 v000001894655de60_0;
    %addi 1, 0, 32;
    %store/vec4 v000001894655de60_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018946586a30, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018946586a30, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018946586a30, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018946586a30, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018946586a30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018946586a30, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018946586a30, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018946586a30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018946586a30, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018946586a30, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018946586a30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018946586a30, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018946586a30, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018946586a30, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018946586a30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018946586a30, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018946586a30, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018946586a30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018946586a30, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018946586a30, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018946586a30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018946586a30, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018946586a30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018946586a30, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018946586a30, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018946586a30, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018946586a30, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018946586a30, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001894652dc40;
T_3 ;
    %wait E_000001894657a1c0;
    %load/vec4 v00000189465877f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000018946586990_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000189465865d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018946586670_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018946586df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000189465867b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018946587610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018946586710_0, 0;
    %assign/vec4 v00000189465868f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000018946586990_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000189465865d0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000018946586670_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018946586df0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000189465867b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018946587610_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018946586710_0, 0, 1;
    %store/vec4 v00000189465868f0_0, 0, 1;
    %load/vec4 v0000018946587cf0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018946586990_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189465868f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018946586df0_0, 0;
    %load/vec4 v0000018946587b10_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189465865d0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189465865d0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000189465865d0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000189465865d0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000189465865d0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000189465865d0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000189465865d0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000189465865d0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000189465865d0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000189465865d0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018946586670_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000189465865d0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018946586670_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000189465865d0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000189465865d0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018946586df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189465868f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018946586670_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018946586df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000189465868f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018946586670_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000189465865d0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018946586df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018946586670_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000189465865d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018946586df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018946586670_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000189465865d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018946586df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018946586670_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000189465865d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018946586df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018946586670_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018946586710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018946586df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018946586670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018946587610_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000189465867b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018946586670_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000189465865d0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000189465865d0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001894652ddd0;
T_4 ;
    %wait E_000001894657a2c0;
    %fork t_1, S_0000018946515350;
    %jmp t_0;
    .scope S_0000018946515350;
t_1 ;
    %load/vec4 v00000189465f73c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001894655d0a0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001894655d0a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001894655d0a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189465f7000, 0, 4;
    %load/vec4 v000001894655d0a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001894655d0a0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000189465f7dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000189465f7e60_0;
    %load/vec4 v00000189465f7f00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189465f7000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189465f7000, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001894652ddd0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001894652ddd0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189465f7aa0_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000189465f7aa0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000189465f7aa0_0;
    %ix/getv/s 4, v00000189465f7aa0_0;
    %load/vec4a v00000189465f7000, 4;
    %ix/getv/s 4, v00000189465f7aa0_0;
    %load/vec4a v00000189465f7000, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000189465f7aa0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000189465f7aa0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000018946545400;
T_6 ;
    %wait E_000001894657b6c0;
    %load/vec4 v00000189465f7d20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000189465f64c0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000189465f6060_0;
    %load/vec4 v00000189465f6380_0;
    %add;
    %assign/vec4 v00000189465f64c0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000189465f6060_0;
    %load/vec4 v00000189465f6380_0;
    %sub;
    %assign/vec4 v00000189465f64c0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000189465f6060_0;
    %load/vec4 v00000189465f6380_0;
    %and;
    %assign/vec4 v00000189465f64c0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000189465f6060_0;
    %load/vec4 v00000189465f6380_0;
    %or;
    %assign/vec4 v00000189465f64c0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000189465f6060_0;
    %load/vec4 v00000189465f6380_0;
    %xor;
    %assign/vec4 v00000189465f64c0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000189465f6060_0;
    %load/vec4 v00000189465f6380_0;
    %or;
    %inv;
    %assign/vec4 v00000189465f64c0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000189465f6060_0;
    %load/vec4 v00000189465f6380_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000189465f64c0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000189465f6380_0;
    %load/vec4 v00000189465f6060_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000189465f64c0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000189465f6060_0;
    %ix/getv 4, v00000189465f6380_0;
    %shiftl 4;
    %assign/vec4 v00000189465f64c0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000189465f6060_0;
    %ix/getv 4, v00000189465f6380_0;
    %shiftr 4;
    %assign/vec4 v00000189465f64c0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001894652b6b0;
T_7 ;
    %wait E_000001894657bd40;
    %load/vec4 v0000018946600420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000189465f6ec0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000189465f6740, 4;
    %assign/vec4 v0000018946600880_0, 0;
T_7.0 ;
    %load/vec4 v0000018946600920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000189465f6f60_0;
    %ix/getv 3, v00000189465f6ec0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000189465f6740, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001894652b6b0;
T_8 ;
    %end;
    .thread T_8;
    .scope S_000001894652b6b0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 28 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000189465ffc00_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000189465ffc00_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000189465ffc00_0;
    %load/vec4a v00000189465f6740, 4;
    %vpi_call 11 30 "$display", "Mem[%d] = %d", &PV<v00000189465ffc00_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000189465ffc00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000189465ffc00_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000018946515c90;
T_10 ;
    %wait E_000001894657a2c0;
    %load/vec4 v0000018946606ee0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018946604620_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000018946604620_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000018946604620_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000018946595410;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018946606d00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018946606bc0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000018946595410;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000018946606d00_0;
    %inv;
    %assign/vec4 v0000018946606d00_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000018946595410;
T_13 ;
    %vpi_call 2 40 "$dumpfile", "./ControlFlowInstructions/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018946606bc0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018946606bc0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v0000018946607020_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_vscode_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
