# Sequence_Detector_FPGA
Mealy based sequence detector which detects if the number of ones is greater than zeroes in previous three inputs was implemented using Verilog and tested 
on Nexys FPGA Board.

Link to the state diagram https://imgur.com/a/64au95W.
Link to the video - https://youtu.be/189nghnVpGE.
