<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv</a>
time_elapsed: 0.006s
ram usage: 9580 KB
</pre>
<pre class="log">


error: Expected port, found output instead
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-25" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:25</a>:13-19:
   | 
   | module mh10(output signed [5:0] x); // output wire logic signed [5:0] x
   |             ^^^^^^                                                     


error: Expected port, found signed instead
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv.html#l-38" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p704.sv:38</a>:24-30:
   | 
   | module mh15(integer x, signed [5:0] y); // inout wire integer x
   |                        ^^^^^^                                  


</pre>
</body>