[{"DBLP title": "First steps towards SAT-based formal analog verification.", "DBLP authors": ["Saurabh K. Tiwary", "Anubhav Gupta", "Joel R. Phillips", "Claudio Pinello", "Radu Zlatanovici"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687401", "OA papers": [{"PaperId": "https://openalex.org/W2158533859", "PaperTitle": "First steps towards SAT-based formal analog verification", "Year": 2009, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Cadence Design Systems (United States)": 5.0}, "Authors": ["Saurabh Tiwary", "Anubhav Gupta", "Joel R. Phillips", "C. Pinello", "Radu Zlatanovici"]}]}, {"DBLP title": "Interpolant generation without constructing resolution graph.", "DBLP authors": ["Chih-Jen Hsu", "Shao-Lun Huang", "Chi-An Wu", "Chung-Yang Huang"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687402", "OA papers": [{"PaperId": "https://openalex.org/W2142185380", "PaperTitle": "Interpolant generation without constructing resolution graph", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Taiwan University": 4.0}, "Authors": ["Chih-Jen Hsu", "Shao-Lun Huang", "Chi-An Wu", "Chung-Yang (Ric) Huang"]}]}, {"DBLP title": "A scalable decision procedure for fixed-width bit-vectors.", "DBLP authors": ["Roberto Bruttomesso", "Natasha Sharygina"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687403", "OA papers": [{"PaperId": "https://openalex.org/W2122919970", "PaperTitle": "A scalable decision procedure for fixed-width bit-vectors", "Year": 2009, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Universit\u00e0 della Svizzera italiana": 2.0}, "Authors": ["Roberto Bruttomesso", "Natasha Sharygina"]}]}, {"DBLP title": "Generation of optimal obstacle-avoiding rectilinear Steiner minimum tree.", "DBLP authors": ["Liang Li", "Zaichen Qian", "Evangeline F. Y. Young"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687405", "OA papers": [{"PaperId": "https://openalex.org/W2159505989", "PaperTitle": "Generation of optimal obstacle-avoiding rectilinear Steiner minimum tree", "Year": 2009, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Chinese University of Hong Kong": 3.0}, "Authors": ["Liang Li", "Zaichen Qian", "Evangeline F. Y. Young"]}]}, {"DBLP title": "Obstacle-avoiding rectilinear Steiner tree construction based on Steiner point selection.", "DBLP authors": ["Chih-Hung Liu", "Shih-Yi Yuan", "Sy-Yen Kuo", "Jung-Hung Weng"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687406", "OA papers": [{"PaperId": "https://openalex.org/W2118320476", "PaperTitle": "Obstacle-avoiding rectilinear Steiner tree construction based on Steiner point selection", "Year": 2009, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"National Taiwan University": 3.0, "Feng Chia University": 1.0}, "Authors": ["Chih-Hung Liu", "Shih-Yi Yuan", "Sy-Yen Kuo", "Jung-Hung Weng"]}]}, {"DBLP title": "How to consider shorts and guarantee yield rate improvement for redundant wire insertion.", "DBLP authors": ["Fong-Yuan Chang", "Ren-Song Tsay", "Wai-Kei Mak"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687407", "OA papers": [{"PaperId": "https://openalex.org/W2127554222", "PaperTitle": "How to consider shorts and guarantee yield rate improvement for redundant wire insertion", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"National Tsing Hua University": 3.0}, "Authors": ["Fong-Yuan Chang", "Ren-Song Tsay", "Wai-Kei Mak"]}]}, {"DBLP title": "Power-switch routing for coarse-grain MTCMOS technologies.", "DBLP authors": ["Tsun-Ming Tseng", "Mango Chia-Tso Chao", "Chien Pang Lu", "Chen Hsing Lo"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687408", "OA papers": [{"PaperId": "https://openalex.org/W2122006764", "PaperTitle": "Power-switch routing for coarse-grain MTCMOS technologies", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0, "Mstar Semiconductor, ChuPei, Taiwan": 2.0}, "Authors": ["Tsun-Ming Tseng", "Mango C.-T. Chao", "Chien Pang Lu", "Chen Hsing Lo"]}]}, {"DBLP title": "Scheduling with soft constraints.", "DBLP authors": ["Jason Cong", "Bin Liu", "Zhiru Zhang"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687410", "OA papers": [{"PaperId": "https://openalex.org/W2153801278", "PaperTitle": "Scheduling with soft constraints", "Year": 2009, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Computer Science Department, University of California Los Angeles.": 1.0, "University of California, Los Angeles and AutoESL Design Technologies, Inc.#TAB#": 1.0, "AutoESL Design Technologies, Inc.": 1.0}, "Authors": ["Jason Cong", "Bin Liu", "Zhiru Zhang"]}]}, {"DBLP title": "REMiS: Run-time energy minimization scheme in a reconfigurable processor with dynamic power-gated instruction set.", "DBLP authors": ["Muhammad Shafique", "Lars Bauer", "J\u00f6rg Henkel"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687411", "OA papers": [{"PaperId": "https://openalex.org/W2139139988", "PaperTitle": "REMiS", "Year": 2009, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of Karlsruhe, Chair for Embedded Systems, Karlsruhe, Germany#TAB#": 3.0}, "Authors": ["Muhammad Shafique", "Lars Bauer", "Jorg Henkel"]}]}, {"DBLP title": "Enhanced reliability-aware power management through shared recovery technique.", "DBLP authors": ["Baoxian Zhao", "Hakan Aydin", "Dakai Zhu"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687412", "OA papers": [{"PaperId": "https://openalex.org/W2110460500", "PaperTitle": "Enhanced reliability-aware power management through shared recovery technique", "Year": 2009, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"George Mason University": 2.0, "The University of Texas at San Antonio": 1.0}, "Authors": ["Baoxian Zhao", "Hakan Aydin", "Dakai Zhu"]}]}, {"DBLP title": "Resilience in computer systems and networks.", "DBLP authors": ["Kishor S. Trivedi", "Dong Seong Kim", "Rahul Ghosh"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687415", "OA papers": [{"PaperId": "https://openalex.org/W2170265426", "PaperTitle": "Resilience in computer systems and networks", "Year": 2009, "CitationCount": 51, "EstimatedCitation": 51, "Affiliations": {"Duke University": 3.0}, "Authors": ["Kishor S. Trivedi", "Dong-Seong Kim", "Rahul Ghosh"]}]}, {"DBLP title": "Scan power reduction in linear test data compression scheme.", "DBLP authors": ["Mingjing Chen", "Alex Orailoglu"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687417", "OA papers": [{"PaperId": "https://openalex.org/W2108633457", "PaperTitle": "Scan power reduction in linear test data compression scheme", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of California, San Diego": 2.0}, "Authors": ["Mingjing Chen", "Alex Orailoglu"]}]}, {"DBLP title": "Compacting test vector sets via strategic use of implications.", "DBLP authors": ["Nuno Alves", "Jennifer Dworak", "R. Iris Bahar", "Kundan Nepal"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687418", "OA papers": [{"PaperId": "https://openalex.org/W2128855500", "PaperTitle": "Compacting test vector sets via strategic use of implications", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Brown University": 1.5, "Providence College": 1.5, "Bucknell University": 1.0}, "Authors": ["Nuno Alves", "Jennifer Dworak", "Iris Bahar", "Kundan Nepal"]}]}, {"DBLP title": "Pre-ATPG path selection for near optimal post-ATPG process space coverage.", "DBLP authors": ["Jiniun Xionq", "Yiyu Shi", "Vladimir Zolotov", "Chandu Visweswariah"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687419", "OA papers": [{"PaperId": "https://openalex.org/W2065940067", "PaperTitle": "Pre-ATPG path selection for near optimal post-ATPG process space coverage", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"IBM (United States)": 3.0, "UCLA Health": 1.0}, "Authors": ["Jinjun Xiong", "Yiyu Shi", "Vladimir Zolotov", "Chandu Visweswariah"]}]}, {"DBLP title": "A novel post-ATPG IR-drop reduction scheme for at-speed scan testing in broadcast-scan-based test compression environment.", "DBLP authors": ["Kohei Miyase", "Yuta Yamato", "Kenji Noda", "Hideaki Ito", "Kazumi Hatayama", "Takashi Aikyo", "Xiaoqing Wen", "Seiji Kajihara"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687420", "OA papers": [{"PaperId": "https://openalex.org/W2147986372", "PaperTitle": "A novel post-ATPG IR-drop reduction scheme for at-speed scan testing in broadcast-scan-based test compression environment", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Kyushu Institute of Technology": 4.0, "STARC, Yokohama, Japan": 4.0}, "Authors": ["Kohei Miyase", "Yuta Yamato", "Kenji Noda", "Hideaki Ito", "Kazumi Hatayama", "Takashi Aikyo", "Xiaoqing Wen", "Seiji Kajihara"]}]}, {"DBLP title": "IPR: In-Place Reconfiguration for FPGA fault tolerance.", "DBLP authors": ["Zhe Feng", "Yu Hu", "Lei He", "Rupak Majumdar"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687422", "OA papers": [{"PaperId": "https://openalex.org/W2166579337", "PaperTitle": "IPR", "Year": 2009, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of California, Los Angeles": 3.0, "Computer Science Department, University of California Los Angeles.": 1.0}, "Authors": ["Zhe Chuan Feng", "Yu Hu", "Lei He", "Rupak Majumdar"]}]}, {"DBLP title": "A circuit-software co-design approach for improving EDP in reconfigurable frameworks.", "DBLP authors": ["Somnath Paul", "Subho Chatterjee", "Saibal Mukhopadhyay", "Swarup Bhunia"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687423", "OA papers": [{"PaperId": "https://openalex.org/W2170343124", "PaperTitle": "A circuit-software co-design approach for improving EDP in reconfigurable frameworks", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Case Western Reserve University": 2.0, "Georgia Institute of Technology": 2.0}, "Authors": ["Somnath Paul", "Subho Chatterjee", "Saibal Mukhopadhyay", "Swarup Bhunia"]}]}, {"DBLP title": "Security against hardware Trojan through a novel application of design obfuscation.", "DBLP authors": ["Rajat Subhra Chakraborty", "Swarup Bhunia"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687424", "OA papers": [{"PaperId": "https://openalex.org/W2153622528", "PaperTitle": "Security against hardware Trojan through a novel application of design obfuscation", "Year": 2009, "CitationCount": 150, "EstimatedCitation": 150, "Affiliations": {"Case Western Reserve University": 2.0}, "Authors": ["Rajat Subhra Chakraborty", "Swarup Bhunia"]}]}, {"DBLP title": "MOLES: Malicious off-chip leakage enabled by side-channels.", "DBLP authors": ["Lang Lin", "Wayne P. Burleson", "Christof Paar"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687425", "OA papers": [{"PaperId": "https://openalex.org/W2097624522", "PaperTitle": "MOLES", "Year": 2009, "CitationCount": 111, "EstimatedCitation": 111, "Affiliations": {"University of Massachusetts Amherst": 3.0}, "Authors": ["Lang Lin", "Wayne Burleson", "Christof Paar"]}]}, {"DBLP title": "Consistency-based characterization for IC Trojan detection.", "DBLP authors": ["Yousra Alkabani", "Farinaz Koushanfar"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687426", "OA papers": [{"PaperId": "https://openalex.org/W2118333479", "PaperTitle": "Consistency-based characterization for IC Trojan detection", "Year": 2009, "CitationCount": 80, "EstimatedCitation": 80, "Affiliations": {"Rice University": 2.0}, "Authors": ["Yousra Alkabani", "Farinaz Koushanfar"]}]}, {"DBLP title": "SAT-based protein design.", "DBLP authors": ["Noah Ollikainen", "Ellen Sentovich", "Carlos Coelho", "Andreas Kuehlmann", "Tanja Kortemme"], "year": 2009, "doi": "https://ieeexplore.ieee.org/document/5361301/", "OA papers": []}, {"DBLP title": "Synthesizing sequential register-based computation with biochemistry.", "DBLP authors": ["Adam Shea", "Marc D. Riedel", "Brian Fett", "Keshab K. Parhi"], "year": 2009, "doi": "https://ieeexplore.ieee.org/document/5361302/", "OA papers": []}, {"DBLP title": "An algorithm for identifying dominant-edge metabolic pathways.", "DBLP authors": ["Ehsan Ullah", "Kyongbum Lee", "Soha Hassoun"], "year": 2009, "doi": "https://ieeexplore.ieee.org/document/5361299/", "OA papers": []}, {"DBLP title": "A contamination aware droplet routing algorithm for digital microfluidic biochips.", "DBLP authors": ["Tsung-Wei Huang", "Chun-Hsien Lin", "Tsung-Yi Ho"], "year": 2009, "doi": "https://ieeexplore.ieee.org/document/5361300/", "OA papers": []}, {"DBLP title": "On soft error rate analysis of scaled CMOS designs - A statistical perspective.", "DBLP authors": ["Huan-Kai Peng", "Charles H.-P. Wen", "Jayanta Bhadra"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687428", "OA papers": [{"PaperId": "https://openalex.org/W1974429638", "PaperTitle": "On soft error rate analysis of scaled CMOS designs", "Year": 2009, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0, "Freescale Semicond., Inc., Austin, TX": 1.0}, "Authors": ["Huan-Kai Peng", "Charles H.-P. Wen", "Jayanta Bhadra"]}]}, {"DBLP title": "Intrinsic NBTI-variability aware statistical pipeline performance assessment and tuning.", "DBLP authors": ["Balaji Vaidyanathan", "Anthony S. Oates", "Yuan Xie"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687429", "OA papers": [{"PaperId": "https://openalex.org/W2026670400", "PaperTitle": "Intrinsic NBTI-variability aware statistical pipeline performance assessment and tuning", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Pennsylvania State University, PA and Taiwan Semiconductor Manufacturing Company, Hsinchu, Taiwan": 1.0, "Taiwan Semiconductor Manufacturing Company (Taiwan)": 1.0, "Pennsylvania State University": 1.0}, "Authors": ["Balaji Vaidyanathan", "Anthony S. Oates", "Yuan Xie"]}]}, {"DBLP title": "DynaTune: Circuit-level optimization for timing speculation considering dynamic path behavior.", "DBLP authors": ["Lu Wan", "Deming Chen"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687430", "OA papers": [{"PaperId": "https://openalex.org/W2119422129", "PaperTitle": "DynaTune", "Year": 2009, "CitationCount": 50, "EstimatedCitation": 50, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0}, "Authors": ["Lu Wan", "Deming Chen"]}]}, {"DBLP title": "A variation-aware preferential design approach for memory based reconfigurable computing.", "DBLP authors": ["Somnath Paul", "Saibal Mukhopadhyay", "Swarup Bhunia"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687431", "OA papers": [{"PaperId": "https://openalex.org/W2143394661", "PaperTitle": "A variation-aware preferential design approach for memory based reconfigurable computing", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Case Western Reserve University": 2.0, "Georgia Institute of Technology": 1.0}, "Authors": ["Somnath Paul", "Saibal Mukhopadhyay", "Swarup Bhunia"]}]}, {"DBLP title": "Pre-bond testable low-power clock tree design for 3D stacked ICs.", "DBLP authors": ["Xin Zhao", "Dean L. Lewis", "Hsien-Hsin S. Lee", "Sung Kyu Lim"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687433", "OA papers": [{"PaperId": "https://openalex.org/W2163273848", "PaperTitle": "Pre-bond testable low-power clock tree design for 3D stacked ICs", "Year": 2009, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {"Georgia Institute of Technology": 4.0}, "Authors": ["Xin Zhao", "Dean Lewis", "Hsien-Hsin S. Lee", "Sung Kyu Lim"]}]}, {"DBLP title": "Layout-driven test-architecture design and optimization for 3D SoCs under pre-bond test-pin-count constraint.", "DBLP authors": ["Li Jiang", "Qiang Xu", "Krishnendu Chakrabarty", "T. M. Mak"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687434", "OA papers": [{"PaperId": "https://openalex.org/W2161277442", "PaperTitle": "Layout-driven test-architecture design and optimization for 3D SoCs under pre-bond test-pin-count constraint", "Year": 2009, "CitationCount": 67, "EstimatedCitation": 67, "Affiliations": {"Chinese University of Hong Kong, Shenzhen": 2.0, "Duke University": 1.0, "Intel (United States)": 1.0}, "Authors": ["Li Jiangs", "Qiang Xu", "Krishnendu Chakrabarty", "Tak M. Mak"]}]}, {"DBLP title": "BIST design optimization for large-scale embedded memory cores.", "DBLP authors": ["Tzuo-Fan Chien", "Wen-Chi Chao", "James Chien-Mo Li", "Yao-Wen Chang", "Kuan-Yu Liao", "Ming-Tung Chang", "Min-Hsiu Tsai", "Chih-Mou Tseng"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687435", "OA papers": [{"PaperId": "https://openalex.org/W1992149860", "PaperTitle": "BIST design optimization for large-scale embedded memory cores", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National Taiwan University": 5.0, "Global Unichip (Taiwan)": 3.0}, "Authors": ["Tzuo-Fan Chien", "Wen-Chi Chao", "Chien-Mo Li", "Yao-Wen Chang", "Kuan-Yu Liao", "Ming-Tung Chang", "Min-Hsiu Tsai", "Chih-Mou Tseng"]}]}, {"DBLP title": "Operating system scheduling for efficient online self-test in robust systems.", "DBLP authors": ["Yanjing Li", "Onur Mutlu", "Subhasish Mitra"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687436", "OA papers": [{"PaperId": "https://openalex.org/W2123001791", "PaperTitle": "Operating system scheduling for efficient online self-test in robust systems", "Year": 2009, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"Stanford University": 2.0, "Carnegie Mellon University": 1.0}, "Authors": ["Yanjing Li", "Onur Mutlu", "Subhasish Mitra"]}]}, {"DBLP title": "Quantifying robustness metrics in parameterized static timing analysis.", "DBLP authors": ["Khaled R. Heloue", "Chandramouli V. Kashyap", "Farid N. Najm"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687438", "OA papers": [{"PaperId": "https://openalex.org/W2159951121", "PaperTitle": "Quantifying robustness metrics in parameterized static timing analysis", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Toronto": 2.0, "Intel (United States)": 1.0}, "Authors": ["Khaled R. Heloue", "Chandramouli Kashyap", "Farid N. Najm"]}]}, {"DBLP title": "PSTA-based branch and bound approach to the silicon speedpath isolation problem.", "DBLP authors": ["Sari Onaissi", "Khaled R. Heloue", "Farid N. Najm"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687439", "OA papers": [{"PaperId": "https://openalex.org/W2171383332", "PaperTitle": "PSTA-based branch and bound approach to the silicon speedpath isolation problem", "Year": 2009, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"University of Toronto": 3.0}, "Authors": ["Sari Onaissi", "Khaled R. Heloue", "Farid N. Najm"]}]}, {"DBLP title": "Timing Arc based logic analysis for false noise reduction.", "DBLP authors": ["Murthy Palla", "Jens Bargfrede", "Stephan Eggersgl\u00fc\u00df", "Walter Anheier", "Rolf Drechsler"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687440", "OA papers": [{"PaperId": "https://openalex.org/W2151957478", "PaperTitle": "Timing Arc Based Logic Analysis for false noise reduction", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Bremen": 4.0, "Infineon Technologies (Germany)": 1.0}, "Authors": ["Murthy Palla", "Jens Bargfrede", "Stephan Eggergluss", "W. Anheier", "Rolf Drechsler"]}]}, {"DBLP title": "Exact route matching algorithms for analog and mixed signal integrated circuits.", "DBLP authors": ["Muhammet Mustafa Ozdal", "Renato Fernandes Hentschke"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687442", "OA papers": [{"PaperId": "https://openalex.org/W2151933980", "PaperTitle": "Exact route matching algorithms for analog and mixed signal integrated circuits", "Year": 2009, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Intel (United States)": 2.0}, "Authors": ["Muhammet Mustafa Ozdal", "Renato Fernandes Hentschke"]}]}, {"DBLP title": "An efficient pre-assignment routing algorithm for flip-chip designs.", "DBLP authors": ["Po-Wei Lee", "Chung-Wei Lin", "Yao-Wen Chang", "Chin-Fang Shen", "Wei-Chih Tseng"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687443", "OA papers": [{"PaperId": "https://openalex.org/W2149534902", "PaperTitle": "An efficient pre-assignment routing algorithm for flip-chip designs", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"National Taiwan University": 3.0, "Synopsys Inc., Taipei 106, Taiwan": 1.0, "Synopsys (United States)": 1.0}, "Authors": ["Po-Wei Lee", "Chung-Wei Lin", "Yao-Wen Chang", "Chin-Fang Shen", "Wei-Chih Tseng"]}]}, {"DBLP title": "Optimal layer assignment for escape routing of buses.", "DBLP authors": ["Tan Yan", "Hui Kong", "Martin D. F. Wong"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687444", "OA papers": [{"PaperId": "https://openalex.org/W2139775372", "PaperTitle": "Optimal layer assignment for escape routing of buses", "Year": 2009, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0}, "Authors": ["Tan Yan", "Hui Kong", "Martin C.S. Wong"]}]}, {"DBLP title": "Pad assignment for die-stacking System-in-Package design.", "DBLP authors": ["Yu-Chen Lin", "Wai-Kei Mak", "Chris Chu", "Ting-Chi Wang"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687445", "OA papers": [{"PaperId": "https://openalex.org/W2131576602", "PaperTitle": "Pad assignment for die-stacking System-in-Package design", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Tsing Hua University": 3.0, "Iowa State University": 1.0}, "Authors": ["Yu-Chen Lin", "Wai-Kei Mak", "Chris Chu", "Ting-Chi Wang"]}]}, {"DBLP title": "Thermal modeling for 3D-ICs with integrated microchannel cooling.", "DBLP authors": ["Hitoshi Mizunuma", "Chia-Lin Yang", "Yi-Chang Lu"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687447", "OA papers": [{"PaperId": "https://openalex.org/W2135594061", "PaperTitle": "Thermal modeling for 3D-ICs with integrated microchannel cooling", "Year": 2009, "CitationCount": 46, "EstimatedCitation": 46, "Affiliations": {"National Taiwan University": 3.0}, "Authors": ["Hitoshi Mizunuma", "Chia-Lin Yang", "Yi-Chang Lu"]}]}, {"DBLP title": "Energy reduction for STT-RAM using early write termination.", "DBLP authors": ["Ping Zhou", "Bo Zhao", "Jun Yang", "Youtao Zhang"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687448", "OA papers": [{"PaperId": "https://openalex.org/W2116826022", "PaperTitle": "Energy reduction for STT-RAM using early write termination", "Year": 2009, "CitationCount": 300, "EstimatedCitation": 300, "Affiliations": {"University of Pittsburgh": 4.0}, "Authors": ["Ping Zhou", "Bo Zhao", "Jun Yang", "Youtao Zhang"]}]}, {"DBLP title": "PCRAMsim: System-level performance, energy, and area modeling for Phase-Change RAM.", "DBLP authors": ["Xiangyu Dong", "Norman P. Jouppi", "Yuan Xie"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687449", "OA papers": [{"PaperId": "https://openalex.org/W2096800126", "PaperTitle": "PCRAMsim", "Year": 2009, "CitationCount": 97, "EstimatedCitation": 97, "Affiliations": {"Pennsylvania State University": 2.0, "Hewlett-Packard (United States)": 1.0}, "Authors": ["Xiangyu Dong", "Norman P. Jouppi", "Yuan Xie"]}]}, {"DBLP title": "The epsilon-approximation to discrete VT assignment for leakage power minimization.", "DBLP authors": ["Yujia Feng", "Shiyan Hu"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687453", "OA papers": [{"PaperId": "https://openalex.org/W2158104184", "PaperTitle": "The epsilon-approximation to discrete VT assignment for leakage power minimization", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Michigan Technological University": 2.0}, "Authors": ["Yujia Feng", "Shiyan Hu"]}]}, {"DBLP title": "A rigorous framework for convergent net weighting schemes in timing-driven placement.", "DBLP authors": ["Tony F. Chan", "Jason Cong", "Eric Radke"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687454", "OA papers": [{"PaperId": "https://openalex.org/W2136466299", "PaperTitle": "A rigorous framework for convergent net weighting schemes in timing-driven placement", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of California, Los Angeles": 2.5, "Hong Kong University of Science and Technology": 0.5}, "Authors": ["Tony F. Chan", "Jason Cong", "Eric M. Radke"]}]}, {"DBLP title": "An efficient algorithm for modeling spatially-correlated process variation in statistical full-chip leakage analysis.", "DBLP authors": ["Zuochang Ye", "Zhiping Yu"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687455", "OA papers": [{"PaperId": "https://openalex.org/W2104042124", "PaperTitle": "An efficient algorithm for modeling spatially-correlated process variation in statistical full-chip leakage analysis", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Tsinghua University": 2.0}, "Authors": ["Zuochang Ye", "Zhiping Yu"]}]}, {"DBLP title": "TAPE: Thermal-aware agent-based power econom multi/many-core architectures.", "DBLP authors": ["Thomas Ebi", "Mohammad Abdullah Al Faruque", "J\u00f6rg Henkel"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687457", "OA papers": [{"PaperId": "https://openalex.org/W2101020117", "PaperTitle": "TAPE", "Year": 2009, "CitationCount": 109, "EstimatedCitation": 109, "Affiliations": {"Karlsruhe University of Education": 3.0}, "Authors": ["Thomas Ebi", "Mohammad Abdullah Al Faruque", "Jorg Henkel"]}]}, {"DBLP title": "Maximizing performance of thermally constrained multi-core processors by dynamic voltage and frequency control.", "DBLP authors": ["Vinay Hanumaiah", "Sarma B. K. Vrudhula", "Karam S. Chatha"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687458", "OA papers": [{"PaperId": "https://openalex.org/W2120642764", "PaperTitle": "Maximizing performance of thermally constrained multi-core processors by dynamic voltage and frequency control", "Year": 2009, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"Arizona State University": 3.0}, "Authors": ["Vinay Hanumaiah", "Sarma Vrudhula", "Karam S. Chatha"]}]}, {"DBLP title": "A hybrid local-global approach for multi-core thermal management.", "DBLP authors": ["Ramkumar Jayaseelan", "Tulika Mitra"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687459", "OA papers": [{"PaperId": "https://openalex.org/W2142954275", "PaperTitle": "A hybrid local-global approach for multi-core thermal management", "Year": 2009, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"National University of Singapore": 2.0}, "Authors": ["Ramkumar Jayaseelan", "Tulika Mitra"]}]}, {"DBLP title": "A hierarchy of subgraphs underlying a timing graph and its use in capturing topological correlation in SSTA.", "DBLP authors": ["Jaeyong Chung", "Jacob A. Abraham"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687461", "OA papers": [{"PaperId": "https://openalex.org/W2153799652", "PaperTitle": "A hierarchy of subgraphs underlying a timing graph and its use in capturing topological correlation in SSTA", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"The University of Texas at Austin": 2.0}, "Authors": ["Jaeyong Chung", "Jacob A. Abraham"]}]}, {"DBLP title": "Binning optimization based on SSTA for transparently-latched circuits.", "DBLP authors": ["Min Gong", "Hai Zhou", "Jun Tao", "Xuan Zeng"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687462", "OA papers": [{"PaperId": "https://openalex.org/W2165566124", "PaperTitle": "Binning optimization based on SSTA for transparently-latched circuits", "Year": 2009, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Fudan University": 4.0}, "Authors": ["Min Gong", "Hai Zhou", "Jun Tao", "Xuan Zeng"]}]}, {"DBLP title": "Timing model extraction for sequential circuits considering process variations.", "DBLP authors": ["Bing Li", "Ning Chen", "Ulf Schlichtmann"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687463", "OA papers": [{"PaperId": "https://openalex.org/W2149920339", "PaperTitle": "Timing model extraction for sequential circuits considering process variations", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Institute for Electronic Design Automation, Technische Universitaet Muenchen, Germany": 3.0}, "Authors": ["Bing Li", "Ning Chen", "Ulf Schlichtmann"]}]}, {"DBLP title": "CROP: Fast and effective congestion refinement of placement.", "DBLP authors": ["Yanheng Zhang", "Chris Chu"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687465", "OA papers": [{"PaperId": "https://openalex.org/W2096970935", "PaperTitle": "CROP", "Year": 2009, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"Iowa State University": 2.0}, "Authors": ["Yanheng Zhang", "Chris Chu"]}]}, {"DBLP title": "GRPlacer: Improving routability and wire-length of global routing with circuit replacement.", "DBLP authors": ["Ke-Ren Dai", "Chien-Hung Lu", "Yih-Lang Li"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687466", "OA papers": [{"PaperId": "https://openalex.org/W2135371120", "PaperTitle": "GRPlacer", "Year": 2009, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0, "Springsoft Inc.": 1.0}, "Authors": ["Keren Dai", "Chien-Hung Lu", "Yih-Lang Li"]}]}, {"DBLP title": "CRISP: Congestion reduction by iterated spreading during placement.", "DBLP authors": ["Jarrod A. Roy", "Natarajan Viswanathan", "Gi-Joon Nam", "Charles J. Alpert", "Igor L. Markov"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687467", "OA papers": [{"PaperId": "https://openalex.org/W2170957689", "PaperTitle": "CRISP", "Year": 2009, "CitationCount": 61, "EstimatedCitation": 61, "Affiliations": {"IBM Research - Austin": 3.5, "University of Michigan\u2013Ann Arbor": 1.5}, "Authors": ["Jarrod A. Roy", "Natarajan Viswanathan", "Gi-Joon Nam", "Charles J. Alpert", "Igor L. Markov"]}]}, {"DBLP title": "A study of routability estimation and clustering in placement.", "DBLP authors": ["Kalliopi Tsota", "Cheng-Kok Koh", "Venkataramanan Balakrishnan"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687468", "OA papers": [{"PaperId": "https://openalex.org/W2168570448", "PaperTitle": "A study of routability estimation and clustering in placement", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Purdue University West Lafayette": 3.0}, "Authors": ["Kalliopi Tsota", "Cheng-Kok Koh", "Venkataramanan Balakrishnan"]}]}, {"DBLP title": "The synthesis of combinational logic to generate probabilities.", "DBLP authors": ["Weikang Qian", "Marc D. Riedel", "Kia Bazargan", "David J. Lilja"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687470", "OA papers": [{"PaperId": "https://openalex.org/W2114723472", "PaperTitle": "The synthesis of combinational logic to generate probabilities", "Year": 2009, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"Twin Cities Orthopedics": 2.0, "University of Minnesota": 2.0}, "Authors": ["Weikang Qian", "Marc D. Riedel", "Kia Bazargan", "David J. Lilja"]}]}, {"DBLP title": "Retiming and time borrowing: Optimizing high-performance pulsed-latch-based circuits.", "DBLP authors": ["Seonggwan Lee", "Seungwhun Paik", "Youngsoo Shin"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687471", "OA papers": [{"PaperId": "https://openalex.org/W2158055150", "PaperTitle": "Retiming and time borrowing", "Year": 2009, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Korea Advanced Institute of Science and Technology": 3.0}, "Authors": ["Seonggwan Lee", "Seungwhun Paik", "Youngsoo Shin"]}]}, {"DBLP title": "Synthesizing complementary circuits automatically.", "DBLP authors": ["ShengYu Shen", "Jianmin Zhang", "Ying Qin", "Sikun Li"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687472", "OA papers": [{"PaperId": "https://openalex.org/W2099429154", "PaperTitle": "Synthesizing complementary circuits automatically", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"National University of Defense Technology": 4.0}, "Authors": ["ShengYu Shen", "Jian-Min Zhang", "Ying Qin", "Sikun Li"]}]}, {"DBLP title": "QLMOR: A new projection-based approach for nonlinear model order reduction.", "DBLP authors": ["Chenjie Gu"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687474", "OA papers": [{"PaperId": "https://openalex.org/W2156158690", "PaperTitle": "QLMOR", "Year": 2009, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of California, Berkeley": 1.0}, "Authors": ["Chenjie Gu"]}]}, {"DBLP title": "Computing quadratic approximations for the isochrons of oscillators: A general theory and advanced numerical methods.", "DBLP authors": ["Onder Suvak", "Alper Demir"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687475", "OA papers": [{"PaperId": "https://openalex.org/W2154609077", "PaperTitle": "Computing quadratic approximations for the isochrons of oscillators", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Ko\u00e7 University": 2.0}, "Authors": ["Onder Suvak", "Alper Demir"]}]}, {"DBLP title": "Final-value ODEs: Stable numerical integration and its application to parallel circuit analysis.", "DBLP authors": ["Wei Dong", "Peng Li"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687476", "OA papers": [{"PaperId": "https://openalex.org/W2113151249", "PaperTitle": "Final-value ODEs", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Texas Instruments (United States)": 0.5, "Analog Devices (United States)": 0.5, "Texas A&M University": 1.0}, "Authors": ["Wei Dong", "Peng Li"]}]}, {"DBLP title": "A parallel preconditioning strategy for efficient transistor-level circuit simulation.", "DBLP authors": ["Heidi Thornquist", "Eric R. Keiter", "Robert J. Hoekstra", "David M. Day", "Erik G. Boman"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687477", "OA papers": [{"PaperId": "https://openalex.org/W2142514638", "PaperTitle": "A parallel preconditioning strategy for efficient transistor-level circuit simulation", "Year": 2009, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"Sandia National Laboratories": 5.0}, "Authors": ["Heidi K. Thornquist", "Eric R. Keiter", "Robert M. Hoekstra", "David A. Day", "Erik G. Boman"]}]}, {"DBLP title": "Characterizing within-die variation from multiple supply port IDDQ measurements.", "DBLP authors": ["Kanak Agarwal", "Dhruva Acharyya", "Jim Plusquellic"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687479", "OA papers": [{"PaperId": "https://openalex.org/W2151280516", "PaperTitle": "Characterizing within-die variation from multiple supply port IDDQ measurements", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"IBM (United States)": 1.0, "Verigy Ltd.": 1.0, "University of New Mexico": 1.0}, "Authors": ["Kanak B. Agarwal", "Dhruva Acharyya", "Jim Plusquellic"]}]}, {"DBLP title": "Voltage binning under process variation.", "DBLP authors": ["Vladimir Zolotov", "Chandu Visweswariah", "Jinjun Xiong"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687480", "OA papers": [{"PaperId": "https://openalex.org/W2146056662", "PaperTitle": "Voltage binning under process variation", "Year": 2009, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 2.0, "IBM (United States)": 1.0}, "Authors": ["Vladimir Zolotov", "Chandu Visweswariah", "Jinjun Xiong"]}]}, {"DBLP title": "Virtual probe: A statistically optimal framework for minimum-cost silicon characterization of nanoscale integrated circuits.", "DBLP authors": ["Xin Li", "Rob A. Rutenbar", "R. D. (Shawn) Blanton"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687481", "OA papers": [{"PaperId": "https://openalex.org/W2108648342", "PaperTitle": "Virtual probe", "Year": 2009, "CitationCount": 48, "EstimatedCitation": 48, "Affiliations": {"Carnegie Mellon University": 3.0}, "Authors": ["Xin Li", "Rob A. Rutenbar", "Ronald E. Blanton"]}]}, {"DBLP title": "Post-fabrication measurement-driven oxide breakdown reliability prediction and management.", "DBLP authors": ["Cheng Zhuo", "David T. Blaauw", "Dennis Sylvester"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687482", "OA papers": [{"PaperId": "https://openalex.org/W2132948050", "PaperTitle": "Post-fabrication measurement-driven oxide breakdown reliability prediction and management", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.0}, "Authors": ["Cheng Zhuo", "David Blaauw", "Dennis Sylvester"]}]}, {"DBLP title": "Minimizing expected energy consumption through optimal integration of DVS and DPM.", "DBLP authors": ["Baoxian Zhao", "Hakan Aydin"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687484", "OA papers": [{"PaperId": "https://openalex.org/W2117286131", "PaperTitle": "Minimizing expected energy consumption through optimal integration of DVS and DPM", "Year": 2009, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"George Mason University": 2.0}, "Authors": ["Baoxian Zhao", "Hakan Aydin"]}]}, {"DBLP title": "An efficient wakeup scheduling considering resource constraint for sensor-based power gating designs.", "DBLP authors": ["Ming-Chao Lee", "Yu-Ting Chen", "Yo-Tzu Cheng", "Shih-Chieh Chang"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687485", "OA papers": [{"PaperId": "https://openalex.org/W2153859984", "PaperTitle": "An efficient wakeup scheduling considering resource constraint for sensor-based power gating designs", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"National Tsing Hua University": 4.0}, "Authors": ["Ming-Chao Lee", "Yuting Chen", "Yo-Tzu Cheng", "Shih-Chieh Chang"]}]}, {"DBLP title": "Adaptive power management using reinforcement learning.", "DBLP authors": ["Ying Tan", "Wei Liu", "Qinru Qiu"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687486", "OA papers": [{"PaperId": "https://openalex.org/W2134568800", "PaperTitle": "Adaptive power management using reinforcement learning", "Year": 2009, "CitationCount": 104, "EstimatedCitation": 104, "Affiliations": {"Binghamton University": 3.0}, "Authors": ["Ying Tan", "Wei Liu", "Qinru Qiu"]}]}, {"DBLP title": "Temporal and spatial idleness exploitation for optimal-grained leakage control.", "DBLP authors": ["Hao Xu", "Ranga Vemuri", "Wen-Ben Jone"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687487", "OA papers": [{"PaperId": "https://openalex.org/W2124589288", "PaperTitle": "Temporal and spatial idleness exploitation for optimal-grained leakage control", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Cincinnati": 3.0}, "Authors": ["Hao Xu", "Ranga Vemuri", "Wen-Ben Jone"]}]}, {"DBLP title": "A methodology for robust, energy efficient design of Spin-Torque-Transfer RAM arrays at scaled technologies.", "DBLP authors": ["Subho Chatterjee", "Mitchelle Rasquinha", "Sudhakar Yalamanchili", "Saibal Mukhopadhyay"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687489", "OA papers": [{"PaperId": "https://openalex.org/W2162474888", "PaperTitle": "A methodology for robust, energy efficient design of Spin-Torque-Transfer RAM arrays at scaled technologies", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Georgia Institute of Technology": 4.0}, "Authors": ["Subho Chatterjee", "Mitchelle Rasquinha", "Sudhakar Yalamanchili", "Saibal Mukhopadhyay"]}]}, {"DBLP title": "Nanoelectromechanical (NEM) relays integrated with CMOS SRAM for improved stability and low leakage.", "DBLP authors": ["Soogine Chong", "Kerem Akarvardar", "Roozbeh Parsa", "Jun-Bo Yoon", "Roger T. Howe", "Subhasish Mitra", "H.-S. Philip Wong"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687490", "OA papers": [{"PaperId": "https://openalex.org/W2106313286", "PaperTitle": "Nanoelectromechanical (NEM) relays integrated with CMOS SRAM for improved stability and low leakage", "Year": 2009, "CitationCount": 64, "EstimatedCitation": 64, "Affiliations": {"Stanford University": 6.0, "Korea Advanced Institute of Science and Technology": 1.0}, "Authors": ["Soogine Chong", "Kerem Akarvardar", "Roozbeh Parsa", "Jun-Bo Yoon", "Roger T. Howe", "Subhasish Mitra", "H.-S. Philip Wong"]}]}, {"DBLP title": "Nonvolatile memristor memory: Device characteristics and design implications.", "DBLP authors": ["Yenpo Ho", "Garng M. Huang", "Peng Li"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687491", "OA papers": [{"PaperId": "https://openalex.org/W1968288892", "PaperTitle": "Nonvolatile memristor memory", "Year": 2009, "CitationCount": 225, "EstimatedCitation": 225, "Affiliations": {"Texas A&M University": 3.0}, "Authors": ["Yenpo Ho", "Garng M. Huang", "Peng Li"]}]}, {"DBLP title": "Gene-regulatory memories: Electrical-equivalent modeling, simulation and parameter identification.", "DBLP authors": ["Yong Zhang", "Peng Li"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687492", "OA papers": [{"PaperId": "https://openalex.org/W2148487498", "PaperTitle": "Gene-regulatory memories", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Texas A&M University": 2.0}, "Authors": ["Yong Zhang", "Peng Li"]}]}, {"DBLP title": "An elegant hardware-corroborated statistical repair and test methodology for conquering aging effects.", "DBLP authors": ["Rouwaida Kanj", "Rajiv V. Joshi", "Chad Adams", "James D. Warnock", "Sani R. Nassif"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687494", "OA papers": [{"PaperId": "https://openalex.org/W2138021254", "PaperTitle": "An elegant hardware-corroborated statistical repair and test methodology for conquering aging effects", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"IBM Research - Austin": 2.0, "IBM (United States)": 2.0, "IBM Systems and Technology Group, Rochester, MN 55901": 1.0}, "Authors": ["Rouwaida Kanj", "Rajiv V. Joshi", "Chad C. Adams", "James N. Warnock", "Sani R. Nassif"]}]}, {"DBLP title": "Variability analysis of FinFET-based devices and circuits considering electrical confinement and width quantization.", "DBLP authors": ["Seid Hadi Rasouli", "Kazuhiko Endo", "Kaustav Banerjee"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687495", "OA papers": [{"PaperId": "https://openalex.org/W2145254497", "PaperTitle": "Variability analysis of FinFET-based devices and circuits considering electrical confinement and width quantization", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of California, Santa Barbara": 2.0, "National Institute of Advanced Industrial Science and Technology": 1.0}, "Authors": ["Seid Hadi Rasouli", "Kazuhiko Endo", "Kaustav Banerjee"]}]}, {"DBLP title": "Modeling of layout-dependent stress effect in CMOS design.", "DBLP authors": ["Chi-Chao Wang", "Wei Zhao", "Frank Liu", "Min Chen", "Yu Cao"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687496", "OA papers": [{"PaperId": "https://openalex.org/W2128369443", "PaperTitle": "Modeling of layout-dependent stress effect in CMOS design", "Year": 2009, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Arizona State University": 4.0, "IBM Research - Austin": 1.0}, "Authors": ["Chi-Chao Wang", "Wei Zhao", "Frank Liu", "Min Chen", "Yu Cao"]}]}, {"DBLP title": "Layout-dependent STI stress analysis and stress-aware RF/analog circuit design optimization.", "DBLP authors": ["Jiying Xue", "Zuochang Ye", "Yangdong Deng", "Hongrui Wang", "Liu Yang", "Zhiping Yu"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687497", "OA papers": [{"PaperId": "https://openalex.org/W2107793705", "PaperTitle": "Layout-dependent STI stress analysis and stress-aware RF/analog circuit design optimization", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Tsinghua University": 3.0, "Institute of Microelectronics": 3.0}, "Authors": ["Jiying Xue", "Zuochang Ye", "Yangdong Deng", "Hong-Rui Wang", "Liu Yang", "Zhiping Yu"]}]}, {"DBLP title": "Leveraging efficient parallel pattern search for clock mesh optimization.", "DBLP authors": ["Xiaoji Ye", "Srinath Narasimhan", "Peng Li"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687499", "OA papers": [{"PaperId": "https://openalex.org/W2092710921", "PaperTitle": "Leveraging efficient parallel pattern search for clock mesh optimization", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Texas A&M University": 3.0}, "Authors": ["Xiaoji Ye", "Srinath Narasimhan", "Peng Li"]}]}, {"DBLP title": "Value assignment of adjustable delay buffers for clock skew minimization in multi-voltage mode designs.", "DBLP authors": ["Yu-Shih Su", "Wing-Kai Hon", "Cheng-Chih Yang", "Shih-Chieh Chang", "Yeong-Jar Chang"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687500", "OA papers": [{"PaperId": "https://openalex.org/W2100300233", "PaperTitle": "Value assignment of Adjustable Delay Buffers for clock skew minimization in multi-voltage mode designs", "Year": 2009, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"Industrial Technology Research Institute": 1.0, "National Tsing Hua University": 3.0, "Faraday Technology (Taiwan)": 1.0}, "Authors": ["Yu-Shih Su", "Wing-Kai Hon", "Cheng-Chih Yang", "Shih-Chieh Chang", "Yeong-Jar Chang"]}]}, {"DBLP title": "Taming irregular EDA applications on GPUs.", "DBLP authors": ["Yangdong Deng", "Bo D. Wang", "Shuai Mu"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687501", "OA papers": [{"PaperId": "https://openalex.org/W2074140323", "PaperTitle": "Taming irregular EDA applications on GPUs", "Year": 2009, "CitationCount": 84, "EstimatedCitation": 84, "Affiliations": {"Tsinghua University": 3.0}, "Authors": ["Yangdong Deng", "Bo Wang", "Shuai Mu"]}]}, {"DBLP title": "Multi-level clustering for clock skew optimization.", "DBLP authors": ["Jonas Casanova", "Jordi Cortadella"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687502", "OA papers": [{"PaperId": "https://openalex.org/W2163318442", "PaperTitle": "Multi-level clustering for clock skew optimization", "Year": 2009, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 2.0}, "Authors": ["Jonas Casanova", "Jordi Cortadella"]}]}, {"DBLP title": "From 2D to 3D NoCs: A case study on worst-case communication performance.", "DBLP authors": ["Yue Qian", "Zhonghai Lu", "Wenhua Dou"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687504", "OA papers": [{"PaperId": "https://openalex.org/W2134954009", "PaperTitle": "From 2D to 3D NoCs", "Year": 2009, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"National University of Defense Technology": 2.0, "Royal Institute of Technology": 1.0}, "Authors": ["Yue Qian", "Zhonghai Lu", "Wenhua Dou"]}]}, {"DBLP title": "An accurate and efficient performance analysis approach based on queuing model for network on chip.", "DBLP authors": ["Ming-che Lai", "Lei Gao", "Nong Xiao", "Zhiying Wang"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687505", "OA papers": [{"PaperId": "https://openalex.org/W2122654467", "PaperTitle": "An accurate and efficient performance analysis approach based on queuing model for Network on Chip", "Year": 2009, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"National University of Defense Technology": 4.0}, "Authors": ["Mingche Lai", "Lei Gao", "Nong Xiao", "Zhiying Wang"]}]}, {"DBLP title": "A performance analytical model for Network-on-Chip with constant service time routers.", "DBLP authors": ["Nikita Nikitin", "Jordi Cortadella"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687506", "OA papers": [{"PaperId": "https://openalex.org/W2156510866", "PaperTitle": "A performance analytical model for Network-on-Chip with constant service time routers", "Year": 2009, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 2.0}, "Authors": ["Nikita Nikitin", "Jordi Cortadella"]}]}, {"DBLP title": "A method for calculating hard QoS guarantees for Networks-on-Chip.", "DBLP authors": ["Dara Rahmati", "Srinivasan Murali", "Luca Benini", "Federico Angiolini", "Giovanni De Micheli", "Hamid Sarbazi-Azad"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687507", "OA papers": [{"PaperId": "https://openalex.org/W2131356898", "PaperTitle": "A method for calculating hard QoS guarantees for Networks-on-Chip", "Year": 2009, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Sharif University of Technology": 2.0, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 3.0, "University of Bologna": 1.0}, "Authors": ["Dara Rahmati", "Srinivasan Murali", "Luca Benini", "Federico Angiolini", "Giovanni De Micheli", "Hamid Sarbazi-Azad"]}]}, {"DBLP title": "Task management in MPSoCs: An ASIP approach.", "DBLP authors": ["Jer\u00f3nimo Castrill\u00f3n", "Diandian Zhang", "Torsten Kempf", "Bart Vanthournout", "Rainer Leupers", "Gerd Ascheid"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687508", "OA papers": [{"PaperId": "https://openalex.org/W2150682671", "PaperTitle": "Task management in MPSoCs", "Year": 2009, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"RWTH Aachen University": 5.0, "CoWare, Inc. Leuven, Belgium#TAB#": 1.0}, "Authors": ["Jeronimo Castrillon", "Diandian Zhang", "Torsten Kempf", "Bart Vanthournout", "Rainer Leupers", "Gerd Ascheid"]}]}, {"DBLP title": "Simultaneous layout migration and decomposition for double patterning technology.", "DBLP authors": ["Chin-Hsiung Hsu", "Yao-Wen Chang", "Sani R. Nassif"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687510", "OA papers": [{"PaperId": "https://openalex.org/W2108352706", "PaperTitle": "Simultaneous layout migration and decomposition for double patterning technology", "Year": 2009, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"National Taiwan University": 2.0, "IBM Research - Austin": 1.0}, "Authors": ["Chiun Hsu", "Yao-Wen Chang", "Sani R. Nassif"]}]}, {"DBLP title": "GREMA: Graph reduction based efficient mask assignment for double patterning technology.", "DBLP authors": ["Yue Xu", "Chris Chu"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687511", "OA papers": [{"PaperId": "https://openalex.org/W2161958538", "PaperTitle": "GREMA", "Year": 2009, "CitationCount": 50, "EstimatedCitation": 50, "Affiliations": {"Iowa State University": 2.0}, "Authors": ["Yue Xu", "Chris Chu"]}]}, {"DBLP title": "Timing yield-aware color reassignment and detailed placement perturbation for double patterning lithography.", "DBLP authors": ["Mohit Gupta", "Kwangok Jeong", "Andrew B. Kahng"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687512", "OA papers": [{"PaperId": "https://openalex.org/W2097032051", "PaperTitle": "Timing yield-aware color reassignment and detailed placement perturbation for double patterning lithography", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of California, San Diego": 3.0}, "Authors": ["Mohit Gupta", "Kwangok Jeong", "Andrew B. Kahng"]}]}, {"DBLP title": "A framework for early and systematic evaluation of design rules.", "DBLP authors": ["Rani S. Ghaida", "Puneet Gupta"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687513", "OA papers": [{"PaperId": "https://openalex.org/W2128997425", "PaperTitle": "A framework for early and systematic evaluation of design rules", "Year": 2009, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of California, Los Angeles": 2.0}, "Authors": ["Rani S. Ghaida", "Puneet Gupta"]}]}, {"DBLP title": "Adaptive sampling for efficient failure probability analysis of SRAM cells.", "DBLP authors": ["Javid Jaffari", "Mohab Anis"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687515", "OA papers": [{"PaperId": "https://openalex.org/W2101628159", "PaperTitle": "Adaptive sampling for efficient failure probability analysis of SRAM cells", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Waterloo": 2.0}, "Authors": ["Javid Jaffari", "Mohab Anis"]}]}, {"DBLP title": "Yield estimation of SRAM circuits using \"Virtual SRAM Fab\".", "DBLP authors": ["Aditya Bansal", "Rama N. Singh", "Rouwaida Kanj", "Saibal Mukhopadhyay", "Jin-Fuw Lee", "Emrah Acar", "Amith Singhee", "Keunwoo Kim", "Ching-Te Chuang", "Sani R. Nassif", "Fook-Luen Heng", "Koushik K. Das"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687516", "OA papers": [{"PaperId": "https://openalex.org/W2145206588", "PaperTitle": "Yield estimation of SRAM circuits using \"Virtual SRAM Fab\"", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"[IBM T. J. Watson Research, Yorktown Heights, NY, USA]": 8.0, "IBM Research - Austin": 2.0, "Georgia Institute of Technology": 1.0, "National Yang Ming Chiao Tung University": 1.0}, "Authors": ["Aditya Bansal", "Rama S. Singh", "Rouwaida Kanj", "Saibal Mukhopadhyay", "Jin-Fuw Lee", "Emrah Acar", "Amith Singhee", "Keunwoo Kim", "Ching-Te Chuang", "Sani R. Nassif", "Fook-Luen Heng", "Koushik K. Das"]}]}, {"DBLP title": "Mitigation of intra-array SRAM variability using adaptive voltage architecture.", "DBLP authors": ["Ashish Kumar Singh", "Ku He", "Constantine Caramanis", "Michael Orshansky"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687517", "OA papers": [{"PaperId": "https://openalex.org/W2106407192", "PaperTitle": "Mitigation of intra-array SRAM variability using adaptive voltage architecture", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"The University of Texas at Austin": 4.0}, "Authors": ["Ashish Kumar Singh", "Ku He", "Constantine Caramanis", "Michael Orshansky"]}]}, {"DBLP title": "Multi-functional interconnect co-optimization for fast and reliable 3D stacked ICs.", "DBLP authors": ["Young-Joon Lee", "Rohan Goel", "Sung Kyu Lim"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687519", "OA papers": [{"PaperId": "https://openalex.org/W2133667118", "PaperTitle": "Multi-functional interconnect co-optimization for fast and reliable 3D stacked ICs", "Year": 2009, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Young-Joon Lee", "Rohan Goel", "Sung Kyu Lim"]}]}, {"DBLP title": "Energy-optimal dynamic thermal management for green computing.", "DBLP authors": ["Donghwa Shin", "Jihun Kim", "Naehyuck Chang", "Jinhang Choi", "Sung Woo Chung", "Eui-Young Chung"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687520", "OA papers": [{"PaperId": "https://openalex.org/W2115219441", "PaperTitle": "Energy-optimal dynamic thermal management for green computing", "Year": 2009, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"Seoul National University": 3.0, "Korea University": 2.0, "Yonsei University": 1.0}, "Authors": ["Donghwa Shin", "Jin-Soo Kim", "Naehyuck Chang", "Jinhang Choi", "Sung Phil Chung", "Eui-Young Chung"]}]}, {"DBLP title": "Fast 3-D thermal analysis of complex interconnect structures using electrical modeling and simulation methodologies.", "DBLP authors": ["Chuan Xu", "Lijun Jiang", "Seshadri K. Kolluri", "Barry J. Rubin", "Alina Deutsch", "Howard H. Smith", "Kaustav Banerjee"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687521", "OA papers": [{"PaperId": "https://openalex.org/W2101660309", "PaperTitle": "Fast 3-D thermal analysis of complex interconnect structures using electrical modeling and simulation methodologies", "Year": 2009, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"University of California, Santa Barbara": 3.0, "IBM (United States)": 3.0, "IBM EDA, Poughkeepsie, NY": 1.0}, "Authors": ["Chuan Xu", "Li Jun Jiang", "Seshadri Kolluri", "Barry Rubin", "Alina Deutsch", "Howard S. Smith", "Kaustav Banerjee"]}]}, {"DBLP title": "Voltage-drop aware analytical placement by global power spreading for mixed-size circuit designs.", "DBLP authors": ["Yi-Lin Chuang", "Po-Wei Lee", "Yao-Wen Chang"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687523", "OA papers": [{"PaperId": "https://openalex.org/W2157210636", "PaperTitle": "Voltage-drop aware analytical placement by global power spreading for mixed-size circuit designs", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Graduate Institute of Electronics Engineering, National Taiwan University, Taiwa": 3.0}, "Authors": ["Yi-Lin Chuang", "Po-Wei Lee", "Yao-Wen Chang"]}]}, {"DBLP title": "A study of Through-Silicon-Via impact on the 3D stacked IC layout.", "DBLP authors": ["Dae Hyun Kim", "Krit Athikulwongse", "Sung Kyu Lim"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687524", "OA papers": [{"PaperId": "https://openalex.org/W2161129061", "PaperTitle": "A study of Through-Silicon-Via impact on the 3D stacked IC layout", "Year": 2009, "CitationCount": 161, "EstimatedCitation": 161, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Dae Won Kim", "Krit Athikulwongse", "Sung Kyu Lim"]}]}, {"DBLP title": "Parallel multi-level analytical global placement on graphics processing units.", "DBLP authors": ["Jason Cong", "Yi Zou"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687525", "OA papers": [{"PaperId": "https://openalex.org/W2163190884", "PaperTitle": "Parallel multi-level analytical global placement on graphics processing units", "Year": 2009, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Computer Science Department, University of California, Los Angeles, Los Angeles, CA, 90095, USA.": 2.0}, "Authors": ["Jason Cong", "Yi Zou"]}]}, {"DBLP title": "Memory organization and data layout for instruction set extensions with architecturally visible storage.", "DBLP authors": ["Panagiotis Athanasopoulos", "Philip Brisk", "Yusuf Leblebici", "Paolo Ienne"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687527", "OA papers": [{"PaperId": "https://openalex.org/W2141789337", "PaperTitle": "Memory organization and data layout for instruction set extensions with architecturally visible storage", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 3.0, "University of California, Riverside": 1.0}, "Authors": ["Panagiotis E. Athanasopoulos", "Philip Brisk", "Yusuf Leblebici", "Paolo Ienne"]}]}, {"DBLP title": "Automatic memory partitioning and scheduling for throughput and power optimization.", "DBLP authors": ["Jason Cong", "Wei Jiang", "Bin Liu", "Yi Zou"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687528", "OA papers": [{"PaperId": "https://openalex.org/W2165689945", "PaperTitle": "Automatic memory partitioning and scheduling for throughput and power optimization", "Year": 2009, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"University of California, Los Angeles": 4.0}, "Authors": ["Jason Cong", "Wei Jiang", "Bin Liu", "Yi Zou"]}]}, {"DBLP title": "Battery allocation for wireless sensor network lifetime maximization under cost constraints.", "DBLP authors": ["Hengyu Long", "Yongpan Liu", "Yiqun Wang", "Robert P. Dick", "Huazhong Yang"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687529", "OA papers": [{"PaperId": "https://openalex.org/W2110931405", "PaperTitle": "Battery allocation for wireless sensor network lifetime maximization under cost constraints", "Year": 2009, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Tsinghua University": 4.0, "University of Michigan\u2013Ann Arbor": 1.0}, "Authors": ["Hengyu Long", "Yongpan Liu", "Yiqun Wang", "Robert P. Dick", "Huazhong Yang"]}]}, {"DBLP title": "Genetic design automation.", "DBLP authors": ["Chris J. Myers", "Nathan A. Barker", "Hiroyuki Kuwahara", "Kevin R. Jones", "Curtis Madsen", "Nam-Phuong D. Nguyen"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687531", "OA papers": [{"PaperId": "https://openalex.org/W2105609842", "PaperTitle": "Genetic design automation", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Utah": 3.0, "Southern Utah University": 1.0, "Carnegie Mellon University": 1.0, "University of Texas": 1.0}, "Authors": ["Xin Li", "Nathan Barker", "Hiroyuki Kuwahara", "Kevin C. Jones", "Curtis Madsen", "Nam Nguyen"]}]}, {"DBLP title": "An electrical-level superposed-edge approach to statistical serial link simulation.", "DBLP authors": ["Michael J. Tsuk", "Daniel Dvorscak", "Chin Siong Ong", "Jacob White"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687533", "OA papers": [{"PaperId": "https://openalex.org/W2146470742", "PaperTitle": "An electrical-level superposed-edge approach to statistical serial link simulation", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Ansoft LLC, 67 S. Bedford St., Suite 202E, Burlington, MA 01803": 3.0, "IIT@MIT": 1.0}, "Authors": ["Michael Tsuk", "Daniel Dvorscak", "Chin Siang Ong", "Jacob K. White"]}]}, {"DBLP title": "Joint design-time and post-silicon optimization for digitally tuned analog circuits.", "DBLP authors": ["Wei Yao", "Yiyu Shi", "Lei He", "Sudhakar Pamarti"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687534", "OA papers": [{"PaperId": "https://openalex.org/W2161902166", "PaperTitle": "Joint design-time and post-silicon optimization for digitally tuned analog circuits", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of California, Los Angeles": 4.0}, "Authors": ["Wei Yao", "Yiyu Shi", "Lei He", "Sudhakar Pamarti"]}]}, {"DBLP title": "Fast trade-off evaluation for digital signal processing systems during wordlength optimization.", "DBLP authors": ["Linsheng Zhang", "Yan Zhang", "Wenbiao Zhou"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687535", "OA papers": [{"PaperId": "https://openalex.org/W2108285094", "PaperTitle": "Fast trade-off evaluation for digital signal processing systems during wordlength optimization", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Harbin Institute of Technology": 3.0}, "Authors": ["Linsheng Zhang", "Yan Zhang", "Wenbiao Zhou"]}]}, {"DBLP title": "Improved heuristics for finite word-length polynomial datapath optimization.", "DBLP authors": ["Bijan Alizadeh", "Masahiro Fujita"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687536", "OA papers": [{"PaperId": "https://openalex.org/W2125749871", "PaperTitle": "Improved heuristics for finite word-length polynomial datapath optimization", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"The University of Tokyo": 2.0}, "Authors": ["Bijan Alizadeh", "Masahiro Fujita"]}]}, {"DBLP title": "Decoupling capacitance efficient placement for reducing transient power supply noise.", "DBLP authors": ["Xiaoyi Wang", "Yici Cai", "Qiang Zhou", "Sheldon X.-D. Tan", "Thom Jefferson A. Eguia"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687538", "OA papers": [{"PaperId": "https://openalex.org/W2089478431", "PaperTitle": "Decoupling capacitance efficient placement for reducing transient power supply noise", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tsinghua University": 3.0, "University of California, Riverside": 2.0}, "Authors": ["Xiaoyi Wang", "Yici Cai", "Qiang Zhou", "Sheldon X.-D. Tan", "Thom Jefferson A. Eguia"]}]}, {"DBLP title": "A hierarchical floating random walk algorithm for fabric-aware 3D capacitance extraction.", "DBLP authors": ["Tarek A. El-Moselhy", "Ibrahim M. Elfadel", "Luca Daniel"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687539", "OA papers": [{"PaperId": "https://openalex.org/W2142674949", "PaperTitle": "A hierarchical floating random walk algorithm for fabric-aware 3D capacitance extraction", "Year": 2009, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"Massachusetts Institute of Technology": 2.0, "IBM (United States)": 1.0}, "Authors": ["Tarek F. El-Moselhy", "Ibrahim M. Elfadel", "Daniel K. Sodickson"]}]}, {"DBLP title": "Active-passive co-synthesis of multi-GigaHertz radio frequency circuits with broadband parametric macromodels of on-chip passives.", "DBLP authors": ["Ritochit Chakraborty", "Arun V. Sathanur", "Vikram Jandhyala"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687540", "OA papers": [{"PaperId": "https://openalex.org/W2163542810", "PaperTitle": "Active-passive co-synthesis of multi-GigaHertz radio frequency circuits with broadband parametric macromodels of on-chip passives", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Seattle University": 1.5, "University of Washington": 1.5}, "Authors": ["Ritochit Chakraborty", "Arun V. Sathanur", "Vikram Jandhyala"]}]}, {"DBLP title": "GHM: A generalized Hamiltonian method for passivity test of impedance/admittance descriptor systems.", "DBLP authors": ["Zheng Zhang", "Chi-Un Lei", "Ngai Wong"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687541", "OA papers": [{"PaperId": "https://openalex.org/W2126970747", "PaperTitle": "GHM", "Year": 2009, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"[Department of Electrical and Electronic Engineering The University of Hong Kong, Pokfulam Road, Hong Kong]": 3.0}, "Authors": ["Zheng Gang Zhang", "Chi-Un Lei", "Ngai Wong"]}]}, {"DBLP title": "Fast and reliable passivity assessment and enforcement with extended Hamiltonian pencil.", "DBLP authors": ["Zuochang Ye", "Lu\u00eds Miguel Silveira", "Joel R. Phillips"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687542", "OA papers": [{"PaperId": "https://openalex.org/W2130462565", "PaperTitle": "Fast and reliable passivity assessment and enforcement with extended Hamiltonian pencil", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Tsinghua University": 1.0, "Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 1.0, "Cadence Design Systems (United States)": 1.0}, "Authors": ["Zuochang Ye", "Lu\u00eds F\u00e1bio Silveira", "Joel R. Phillips"]}]}, {"DBLP title": "Interpolating functions from large Boolean relations.", "DBLP authors": ["Jie-Hong Roland Jiang", "Hsuan-Po Lin", "Wei-Lun Hung"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687544", "OA papers": [{"PaperId": "https://openalex.org/W2109259936", "PaperTitle": "Interpolating functions from large Boolean relations", "Year": 2009, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {"National Taiwan University": 3.0}, "Authors": ["Jie-Hong R. Jiang", "Hsuan-Po Lin", "Wei-Lun Hung"]}]}, {"DBLP title": "Fast detection of node mergers using logic implications.", "DBLP authors": ["Yung-Chih Chen", "Chun-Yao Wang"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687545", "OA papers": [{"PaperId": "https://openalex.org/W2078488000", "PaperTitle": "Fast detection of node mergers using logic implications", "Year": 2009, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"National Tsing Hua University": 2.0}, "Authors": ["Yung-Chih Chen", "Chun-Yao Wang"]}]}, {"DBLP title": "DeltaSyn: An efficient logic difference optimizer for ECO synthesis.", "DBLP authors": ["Smita Krishnaswamy", "Haoxing Ren", "Nilesh Modi", "Ruchir Puri"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687546", "OA papers": [{"PaperId": "https://openalex.org/W2163027960", "PaperTitle": "DeltaSyn", "Year": 2009, "CitationCount": 50, "EstimatedCitation": 50, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 3.0, "University of California, Santa Barbara": 1.0}, "Authors": ["Smita Krishnaswamy", "Haoxing Ren", "Nilesh Modi", "Ruchir Puri"]}]}, {"DBLP title": "Iterative layering: Optimizing arithmetic circuits by structuring the information flow.", "DBLP authors": ["Ajay K. Verma", "Philip Brisk", "Paolo Ienne"], "year": 2009, "doi": "https://doi.org/10.1145/1687399.1687547", "OA papers": [{"PaperId": "https://openalex.org/W2140720897", "PaperTitle": "Iterative layering", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 2.0, "University of California, Riverside": 1.0}, "Authors": ["Ajay Verma", "Philip Brisk", "Paolo Ienne"]}]}]