$date
	Mon May 30 11:35:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_tb $end
$var wire 32 ! valE [31:0] $end
$var reg 32 " aluA [31:0] $end
$var reg 32 # aluB [31:0] $end
$var reg 4 $ alufun [3:0] $end
$scope module alu $end
$var wire 32 % aluA [31:0] $end
$var wire 32 & aluB [31:0] $end
$var wire 4 ' alufun [3:0] $end
$var reg 32 ( valE [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101101000 (
b0 '
b10101010 &
b10111110 %
b0 $
b10101010 #
b10111110 "
b101101000 !
$end
#30
b10100 !
b10100 (
b1 $
b1 '
#60
b1 !
b1 (
b10 $
b10 '
#90
b0 !
b0 (
b11 $
b11 '
#170
