INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/3_0/counter_grey/counter_grey.srcs/sources_1/new/counter_grey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_grey
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/3_0/counter_grey/counter_grey.srcs/sim_1/new/counter_grey_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_grey_tb
