/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az72-752
+ date
Thu Aug 18 00:56:48 UTC 2022
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=2
+ CACTUS_NUM_PROCS=2
+ export CACTUS_NUM_THREADS=1
+ CACTUS_NUM_THREADS=1
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=1
+ OMP_NUM_THREADS=1
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1660784208
+ CACTUS_STARTTIME=1660784208
+ '[' 2 = 1 ']'
+ mpirun -np 2 /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.12.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.12.0
Compile date:      Aug 18 2022 (00:21:56)
Run date:          Aug 18 2022 (00:56:49+0000)
Run host:          fv-az72-752.paxcb4zidlwe3mfrpko3itqnmd.bx.internal.cloudapp.net (pid=107525)
Working directory: /home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 2
MPI hosts:
  0: fv-az72-752
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 2
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7110652KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=2fe5ec2c-d336-274f-ae8a-5d144e84b41f, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.15.0-1017-azure, OSVersion="#20~20.04.1-Ubuntu SMP Fri Aug 5 12:16:53 UTC 2022", HostName=fv-az72-752, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7110652KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=79, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v4 @ 2.30GHz", CPUStepping=1)
    L3Cache L#0: (P#-1, size=51200KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 52428800 linesize 64 associativity 20 stride 2621440, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00326389 sec
      iterations=10000000... time=0.0332526 sec
      iterations=100000000... time=0.347034 sec
      iterations=300000000... time=0.994855 sec
      iterations=600000000... time=1.99644 sec
      iterations=600000000... time=1.53177 sec
      result: 2.5825 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00338273 sec
      iterations=10000000... time=0.0359525 sec
      iterations=100000000... time=0.353748 sec
      iterations=300000000... time=1.05763 sec
      result: 9.07693 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00221952 sec
      iterations=10000000... time=0.0223968 sec
      iterations=100000000... time=0.223936 sec
      iterations=500000000... time=1.12142 sec
      result: 7.1338 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000167901 sec
      iterations=10000... time=0.00151421 sec
      iterations=100000... time=0.0162934 sec
      iterations=1000000... time=0.166154 sec
      iterations=7000000... time=1.19632 sec
      result: 1.70903 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000536205 sec
      iterations=10000... time=0.00542884 sec
      iterations=100000... time=0.0583475 sec
      iterations=1000000... time=0.581722 sec
      iterations=2000000... time=1.21038 sec
      result: 6.05188 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=1.1e-06 sec
      iterations=10... time=3.9e-06 sec
      iterations=100... time=3.13e-05 sec
      iterations=1000... time=0.000357103 sec
      iterations=10000... time=0.00309622 sec
      iterations=100000... time=0.0399943 sec
      iterations=1000000... time=0.335974 sec
      iterations=3000000... time=0.983125 sec
      iterations=6000000... time=1.9742 sec
      result: 74.6917 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=9.2e-06 sec
      iterations=10... time=5.12e-05 sec
      iterations=100... time=0.000480904 sec
      iterations=1000... time=0.00652565 sec
      iterations=10000... time=0.0517766 sec
      iterations=100000... time=0.516289 sec
      iterations=200000... time=1.03217 sec
      result: 38.0961 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=4.4e-06 sec
      iterations=10000... time=3.15e-05 sec
      iterations=100000... time=0.000309199 sec
      iterations=1000000... time=0.00325029 sec
      iterations=10000000... time=0.03502 sec
      iterations=100000000... time=0.340991 sec
      iterations=300000000... time=1.03088 sec
      result: 0.429535 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=3.68e-05 sec
      iterations=10000... time=0.000194399 sec
      iterations=100000... time=0.00207049 sec
      iterations=1000000... time=0.0205195 sec
      iterations=10000000... time=0.214344 sec
      iterations=50000000... time=1.03952 sec
      result: 2.59879 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=1.3e-06 sec
      iterations=10... time=3.8e-06 sec
      iterations=100... time=3.02e-05 sec
      iterations=1000... time=0.000293799 sec
      iterations=10000... time=0.00308839 sec
      iterations=100000... time=0.035877 sec
      iterations=1000000... time=0.342873 sec
      iterations=3000000... time=1.03406 sec
      result: 71.2993 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=9.6e-06 sec
      iterations=10... time=9.37e-05 sec
      iterations=100... time=0.000950796 sec
      iterations=1000... time=0.00949366 sec
      iterations=10000... time=0.0978819 sec
      iterations=100000... time=1.08284 sec
      result: 18.1567 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.66e-05 sec
      iterations=10... time=0.000364303 sec
      iterations=100... time=0.00329873 sec
      iterations=1000... time=0.029743 sec
      iterations=10000... time=0.256469 sec
      iterations=40000... time=1.01794 sec
      result: 0.0679019 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=3.54e-05 sec
      iterations=10... time=0.000466504 sec
      iterations=100... time=0.00441024 sec
      iterations=1000... time=0.0450616 sec
      iterations=10000... time=0.453563 sec
      iterations=20000... time=0.886229 sec
      iterations=40000... time=1.78039 sec
      result: 0.273356 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00689048 sec
      iterations=10... time=0.142087 sec
      iterations=80... time=0.685623 sec
      iterations=160... time=1.54703 sec
      result: 0.254463 Gupdates/sec
  Single-node measurements (using 2 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00504261 sec
      iterations=10000000... time=0.0474861 sec
      iterations=100000000... time=0.446713 sec
      iterations=200000000... time=0.874355 sec
      iterations=400000000... time=1.79148 sec
      iterations=400000000... time=1.35318 sec
      result: 1.82522 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00326068 sec
      iterations=10000000... time=0.0499326 sec
      iterations=100000000... time=0.480524 sec
      iterations=200000000... time=0.965282 sec
      iterations=400000000... time=1.91735 sec
      result: 6.67588 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00659956 sec
      iterations=10000000... time=0.0364295 sec
      iterations=100000000... time=0.289709 sec
      iterations=400000000... time=1.2055 sec
      result: 5.30898 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000172002 sec
      iterations=10000... time=0.00181207 sec
      iterations=100000... time=0.0243639 sec
      iterations=1000000... time=0.230642 sec
      iterations=5000000... time=1.1245 sec
      result: 2.249 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000482105 sec
      iterations=10000... time=0.0048919 sec
      iterations=100000... time=0.0754987 sec
      iterations=1000000... time=0.710548 sec
      iterations=2000000... time=1.41521 sec
      result: 7.07604 nsec
    Read latency of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=9.5e-07 sec
      iterations=10... time=3.35e-06 sec
      iterations=100... time=2.89e-05 sec
      iterations=1000... time=0.000349453 sec
      iterations=10000... time=0.00729996 sec
      iterations=100000... time=0.0523143 sec
      iterations=1000000... time=0.44247 sec
      iterations=2000000... time=0.895955 sec
      iterations=4000000... time=1.78806 sec
      result: 54.9779 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=8.85e-06 sec
      iterations=10... time=5.22e-05 sec
      iterations=100... time=0.000521654 sec
      iterations=1000... time=0.00503819 sec
      iterations=10000... time=0.0760468 sec
      iterations=100000... time=0.726504 sec
      iterations=200000... time=1.47816 sec
      result: 26.6018 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=4.55e-06 sec
      iterations=10000... time=3.165e-05 sec
      iterations=100000... time=0.000309752 sec
      iterations=1000000... time=0.00319058 sec
      iterations=10000000... time=0.0518696 sec
      iterations=100000000... time=0.445535 sec
      iterations=200000000... time=0.909396 sec
      iterations=400000000... time=1.7757 sec
      result: 0.554906 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=2.2451e-05 sec
      iterations=10000... time=0.000194352 sec
      iterations=100000... time=0.00192732 sec
      iterations=1000000... time=0.0341247 sec
      iterations=10000000... time=0.300771 sec
      iterations=40000000... time=1.12481 sec
      result: 3.51504 nsec
    Write latency of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1.2e-06 sec
      iterations=10... time=3.75e-06 sec
      iterations=100... time=3.14e-05 sec
      iterations=1000... time=0.000376104 sec
      iterations=10000... time=0.00324959 sec
      iterations=100000... time=0.0468823 sec
      iterations=1000000... time=0.473962 sec
      iterations=2000000... time=0.908107 sec
      iterations=4000000... time=1.87622 sec
      result: 52.3947 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=9.05e-06 sec
      iterations=10... time=9.06e-05 sec
      iterations=100... time=0.000929758 sec
      iterations=1000... time=0.0132058 sec
      iterations=10000... time=0.134591 sec
      iterations=80000... time=1.13684 sec
      result: 13.8354 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 2*39321600 bytes):
      [skipped -- too much memory requested]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=9.2e-06 sec
      iterations=10... time=8.0651e-05 sec
      iterations=100... time=0.000805011 sec
      iterations=1000... time=0.0125953 sec
      iterations=10000... time=0.126363 sec
      iterations=90000... time=1.11702 sec
      result: 0.0587366 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=4.5151e-05 sec
      iterations=10... time=0.000563908 sec
      iterations=100... time=0.00480512 sec
      iterations=1000... time=0.0770328 sec
      iterations=10000... time=0.722942 sec
      iterations=20000... time=1.18285 sec
      result: 0.0986097 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      [skipped -- too many MPI processes]
  Single-node measurements:
    MPI latency: 2400.5 nsec
    MPI bandwidth: 2.84892 GByte/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 2 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 2 x 1 x 1
INFO (PUGH):   Local load: 600   [6 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Thu Aug 18 00:57:49 UTC 2022
+ echo Done.
Done.
  Elapsed time: 61.3 s
