<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>DDR5 on VxBus</title>
    <link>https://www.vxbus.com/tags/ddr5/</link>
    <description>Recent content in DDR5 on VxBus</description>
    <generator>Hugo -- gohugo.io</generator>
    <language>zh-CN</language>
    <lastBuildDate>Sun, 21 Jan 2024 10:31:05 +0800</lastBuildDate><atom:link href="https://www.vxbus.com/tags/ddr5/rss.xml" rel="self" type="application/rss+xml" />
    <item>
      <title>为什么DDR5要在一个dimm里面设计两个channel</title>
      <link>https://www.vxbus.com/post/hardware/why-does-DDR5-need-to-design-two-channels-in-one-DIMM.html</link>
      <pubDate>Sun, 21 Jan 2024 10:31:05 +0800</pubDate>
      
      <guid>https://www.vxbus.com/post/hardware/why-does-DDR5-need-to-design-two-channels-in-one-DIMM.html</guid>
      <description>&lt;p&gt;为什么
&lt;a href=&#34;https://www.gaitpu.com/category/data-center/storage&#34; title=&#34;DDR5&#34; rel=&#34;noopener external nofollow noreferrer&#34; target=&#34;_blank&#34; class=&#34; exturl&#34;&gt;
    DDR5
    &lt;i class=&#34;fa fa-external-link-alt&#34;&gt;&lt;/i&gt;
&lt;/a&gt;要设计sub channel的概念，sub channel的设计初衷是什么？一个sub channel的带宽是32bit，要组成一个64bit的cache line岂不是还是需要两个channel同时工作？&lt;/p&gt;</description>
    </item>
    
  </channel>
</rss>
