
---------- Begin Simulation Statistics ----------
final_tick                                26070734375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    358                       # Simulator instruction rate (inst/s)
host_mem_usage                                8690900                       # Number of bytes of host memory used
host_op_rate                                      368                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20667.51                       # Real time elapsed on the host
host_tick_rate                                1083308                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7406282                       # Number of instructions simulated
sim_ops                                       7609215                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022389                       # Number of seconds simulated
sim_ticks                                 22389271250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.280080                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  250903                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               260597                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                444                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5558                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            265776                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4095                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4749                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              654                       # Number of indirect misses.
system.cpu.branchPred.lookups                  298685                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11908                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          811                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1794070                       # Number of instructions committed
system.cpu.committedOps                       1831223                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.165480                       # CPI: cycles per instruction
system.cpu.discardedOps                         14286                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1010825                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             91919                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           469028                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1886213                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.315908                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      355                       # number of quiesce instructions executed
system.cpu.numCycles                          5679093                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       355                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1251746     68.36%     68.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                    868      0.05%     68.40% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::MemRead                  93539      5.11%     73.51% # Class of committed instruction
system.cpu.op_class_0::MemWrite                485070     26.49%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1831223                       # Class of committed instruction
system.cpu.quiesceCycles                     30143741                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3792880                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          662                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3823                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        432327                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              149186                       # Transaction distribution
system.membus.trans_dist::ReadResp             153038                       # Transaction distribution
system.membus.trans_dist::WriteReq              67170                       # Transaction distribution
system.membus.trans_dist::WriteResp             67170                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          236                       # Transaction distribution
system.membus.trans_dist::WriteClean               14                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3559                       # Transaction distribution
system.membus.trans_dist::ReadExReq               129                       # Transaction distribution
system.membus.trans_dist::ReadExResp              129                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3546                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           307                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       212271                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        212271                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        10456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        10456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           65                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       425793                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6558                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       434028                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       424542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       424542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 869026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       226880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       226880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        42240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8913                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        56041                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     13584744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     13584744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13867665                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            644978                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001048                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032357                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  644302     99.90%     99.90% # Request fanout histogram
system.membus.snoop_fanout::1                     676      0.10%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              644978                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1052951266                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               4.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             8295875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            10098140                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1606875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6960910                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          891673714                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              4.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           18217000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2927116                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       731779                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3658895                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       731779                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2927116                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3658895                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3658895                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3658895                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7317791                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       161280                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       161280                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       335146                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       335146                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2772                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6558                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        86128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       106608                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       806914                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       847874                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       992852                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4356                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8913                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1377628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1705308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12910596                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     13565956                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     15789113                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1649798500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              7.4                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1372790484                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          6.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    820522000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          3.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2927116                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4390674                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5854233                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     13172023                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5854233                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4390674                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10244907                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2927116                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10244907                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10244907                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     23416930                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2195337                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10244907                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2195337                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14635581                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4390674                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1509652                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5900326                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2195337                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14635581                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3704989                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20535907                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       148783                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       148783                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        63488                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        63488                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        32824                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       382978                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       424542                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1049948                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     12255236                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     13584744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       257324                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       257324    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       257324                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    569001000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    807379000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          3.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45186784                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11067320                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1971399940                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17562698                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     29271163                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2018233800                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     43906744                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     43968023                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     87874767                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2015306684                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     61530721                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     29271163                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2106108568                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16449540                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3473408                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     20250628                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9175040                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      9437188                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     18612228                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4112385                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       108544                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4231169                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2293760                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       294913                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2588673                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     11708465                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    734706361                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    155137162                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2927116                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    904479104                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    409796277                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    421504921                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    831301197                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     11708465                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1144502638                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    576642083                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2927116                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1735780301                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       226944                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       228608                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       226944                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       226944                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3546                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           26                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3572                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     10136283                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        74321                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       10210605                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     10136283                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     10136283                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     10136283                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        74321                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      10210605                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       656732                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8781828                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          26240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9547752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        16000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3473408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4079232                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        10268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       137217                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             410                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              149193                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          250                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        54272                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              63738                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     29332442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    392233758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2195337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1509652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1171990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             426443179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         714628                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17562698                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    155137162                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5854233                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       731779                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2195337                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            182195836                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         714628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     46895140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    547370920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      8049570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       731779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3704989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1171990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            608639015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       250.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     16393.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    191321.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       404.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006467108250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          193                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          193                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              274347                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              67603                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      149193                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      63738                       # Number of write requests accepted
system.mem_ctrls.readBursts                    149193                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    63738                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    208                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3953                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.69                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      19.09                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4799226085                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  744925000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8710082335                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32212.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58462.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        90                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   138871                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   59246                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.95                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                149190                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                63738                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     839                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  130349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    180                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        14610                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    931.732238                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   843.334404                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   248.163620                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          453      3.10%      3.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          442      3.03%      6.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          213      1.46%      7.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          197      1.35%      8.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          203      1.39%     10.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          233      1.59%     11.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          279      1.91%     13.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          203      1.39%     15.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12387     84.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14610                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          193                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     771.963731                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1453.843578                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           134     69.43%     69.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.52%     69.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           19      9.84%     79.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      1.04%     80.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.52%     81.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.52%     81.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            7      3.63%     85.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            9      4.66%     90.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           11      5.70%     95.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.52%     96.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.52%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            6      3.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           193                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          193                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     330.259067                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    111.235857                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    427.412363                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             76     39.38%     39.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            11      5.70%     45.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            26     13.47%     58.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            7      3.63%     62.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            4      2.07%     64.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      1.04%     65.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      2.07%     67.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.52%     67.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      2.07%     69.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.52%     70.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      1.04%     71.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.52%     72.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.52%     72.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            2      1.04%     73.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.52%     74.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      0.52%     74.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           49     25.39%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           193                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9535040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13312                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4079360                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9547752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4079232                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       425.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       182.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    426.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    182.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22389133750                       # Total gap between requests
system.mem_ctrls.avgGap                     105147.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       655572                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8771076                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        48192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        25856                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        17152                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3472384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 29280631.454228330404                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 391753527.931374728680                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2152459.517859474756                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1509651.637276939116                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1154838.838267234853                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 766081.209543611272                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17562697.579984877259                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 155091425.764918565750                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5854232.526661626063                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 731779.065832703258                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2195337.197498109657                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        10268                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       137217                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          410                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          250                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        54272                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    587501995                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8024621970                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     45124375                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     34152280                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     18681715                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  18955757125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  31426684000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 301070110000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3780969375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  22390973750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma   1161002250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     57216.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58481.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     58755.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     64438.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45565.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  75823028.50                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   5115020.18                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   5547429.80                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1846176.45                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  87464741.21                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1511721.68                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18467936530                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1211070000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2711363845                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 710                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           355                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     53070378.873239                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    247203018.757883                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          355    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       576750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545323625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             355                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7230749875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  18839984500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       851076                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           851076                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       851076                       # number of overall hits
system.cpu.icache.overall_hits::total          851076                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3546                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3546                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3546                       # number of overall misses
system.cpu.icache.overall_misses::total          3546                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    154631250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    154631250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    154631250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    154631250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       854622                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       854622                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       854622                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       854622                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004149                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004149                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004149                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004149                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43607.233503                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43607.233503                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43607.233503                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43607.233503                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3546                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3546                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3546                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3546                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    149141250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    149141250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    149141250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    149141250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004149                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004149                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004149                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004149                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42059.010152                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42059.010152                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42059.010152                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42059.010152                       # average overall mshr miss latency
system.cpu.icache.replacements                   3365                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       851076                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          851076                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3546                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3546                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    154631250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    154631250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       854622                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       854622                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004149                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004149                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43607.233503                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43607.233503                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3546                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3546                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    149141250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    149141250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004149                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004149                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42059.010152                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42059.010152                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           435.637449                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              906267                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3365                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            269.321545                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   435.637449                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.850854                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.850854                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          438                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          396                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1712789                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1712789                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       152306                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           152306                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       152306                       # number of overall hits
system.cpu.dcache.overall_hits::total          152306                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          549                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            549                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          549                       # number of overall misses
system.cpu.dcache.overall_misses::total           549                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     43706375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     43706375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     43706375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     43706375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       152855                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       152855                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       152855                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       152855                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003592                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003592                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003592                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003592                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79610.883424                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79610.883424                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79610.883424                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79610.883424                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          236                       # number of writebacks
system.cpu.dcache.writebacks::total               236                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          113                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          113                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          113                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          113                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          436                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          436                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          436                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          436                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4085                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4085                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     33033875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     33033875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     33033875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     33033875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      8770625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      8770625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002852                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002852                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002852                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002852                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75765.768349                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75765.768349                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75765.768349                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75765.768349                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2147.031824                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2147.031824                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    430                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        95911                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           95911                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          307                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           307                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22536875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22536875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        96218                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        96218                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003191                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003191                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73410.016287                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73410.016287                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          307                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          307                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          403                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          403                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     22053750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     22053750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      8770625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      8770625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003191                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003191                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71836.319218                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71836.319218                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21763.337469                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21763.337469                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        56395                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          56395                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          242                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          242                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     21169500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     21169500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        56637                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        56637                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004273                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004273                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 87477.272727                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87477.272727                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          113                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          113                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          129                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          129                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3682                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3682                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     10980125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10980125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002278                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002278                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 85117.248062                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85117.248062                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       212271                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       212271                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2208180875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2208180875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10402.649797                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10402.649797                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        57901                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        57901                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       154370                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       154370                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2147747141                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2147747141                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13912.982710                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13912.982710                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           503.250098                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                9555                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               444                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.520270                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   503.250098                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982910                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982910                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          459                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2310024                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2310024                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26070734375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                26071011250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    358                       # Simulator instruction rate (inst/s)
host_mem_usage                                8690900                       # Number of bytes of host memory used
host_op_rate                                      368                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20667.61                       # Real time elapsed on the host
host_tick_rate                                1083316                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7406291                       # Number of instructions simulated
sim_ops                                       7609230                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022390                       # Number of seconds simulated
sim_ticks                                 22389548125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.279370                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  250905                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               260601                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                445                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5560                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            265776                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4095                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4749                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              654                       # Number of indirect misses.
system.cpu.branchPred.lookups                  298692                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11911                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          811                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1794079                       # Number of instructions committed
system.cpu.committedOps                       1831238                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.165711                       # CPI: cycles per instruction
system.cpu.discardedOps                         14293                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1010844                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             91919                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           469031                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1886594                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.315885                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      355                       # number of quiesce instructions executed
system.cpu.numCycles                          5679536                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       355                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1251754     68.36%     68.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                    868      0.05%     68.40% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.40% # Class of committed instruction
system.cpu.op_class_0::MemRead                  93545      5.11%     73.51% # Class of committed instruction
system.cpu.op_class_0::MemWrite                485070     26.49%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1831238                       # Class of committed instruction
system.cpu.quiesceCycles                     30143741                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3792942                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          663                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3827                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        432336                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              149186                       # Transaction distribution
system.membus.trans_dist::ReadResp             153043                       # Transaction distribution
system.membus.trans_dist::WriteReq              67170                       # Transaction distribution
system.membus.trans_dist::WriteResp             67170                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          238                       # Transaction distribution
system.membus.trans_dist::WriteClean               14                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3562                       # Transaction distribution
system.membus.trans_dist::ReadExReq               129                       # Transaction distribution
system.membus.trans_dist::ReadExResp              129                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3548                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           309                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       212271                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        212271                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        10464                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        10464                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           65                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       425799                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6558                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       434034                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       424542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       424542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 869040                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       227072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       227072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        42496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8913                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        56297                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     13584744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     13584744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13868113                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            644982                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001048                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032357                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  644306     99.90%     99.90% # Request fanout histogram
system.membus.snoop_fanout::1                     676      0.10%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              644982                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1052965266                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               4.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             8295875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            10105515                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1606875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6972410                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          891673714                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              4.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           18232000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2927080                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       731770                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3658850                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       731770                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2927080                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3658850                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3658850                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3658850                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7317700                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       161280                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       161280                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       335146                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       335146                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2772                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6558                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        86128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        16384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       106608                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       806914                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       847874                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       992852                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4356                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8913                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1377628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       262144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1705308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12910596                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     13565956                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     15789113                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1649798500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              7.4                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1372790484                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          6.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    820522000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          3.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2927080                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4390620                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5854160                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     13171860                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5854160                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4390620                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10244780                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2927080                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10244780                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10244780                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     23416641                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2195310                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10244780                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2195310                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14635400                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4390620                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1509633                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5900253                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2195310                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14635400                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3704943                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20535653                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       148783                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       148783                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        63488                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        63488                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        32824                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       382978                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       424542                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1049948                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     12255236                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     13584744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       257324                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       257324    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       257324                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    569001000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    807379000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          3.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45186784                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11067320                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1971375561                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17562480                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     29270801                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2018208842                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     43906201                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     43967480                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     87873681                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2015281762                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     61529960                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     29270801                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2106082523                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16449540                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3473408                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     20250628                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9175040                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      9437188                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     18612228                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4112385                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       108544                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4231169                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2293760                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       294913                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2588673                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     11708320                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    734697275                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    155135243                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2927080                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    904467919                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    409791209                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    421499708                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    831290917                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     11708320                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1144488484                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    576634952                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2927080                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1735758836                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       227072                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       228736                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       227072                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       227072                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3548                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           26                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3574                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     10141875                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        74320                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       10216195                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     10141875                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     10141875                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     10141875                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        74320                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      10216195                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       656732                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8781828                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          26368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9547880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        16128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3473408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4079360                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        10268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       137217                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             412                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              149195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          252                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        54272                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              63740                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     29332079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    392228907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2195310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1509633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1177692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             426443622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         720336                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17562480                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    155135243                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5854160                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       731770                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2195310                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            182199300                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         720336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     46894560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    547364151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      8049470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       731770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3704943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1177692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            608642922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       252.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     16393.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    191321.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       406.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006467108250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          193                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          193                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              274353                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              67603                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      149195                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      63740                       # Number of write requests accepted
system.mem_ctrls.readBursts                    149195                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    63740                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    208                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3953                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.69                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      19.09                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4799226085                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  744935000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8710134835                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32212.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58462.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        90                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   138873                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   59246                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.95                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                149192                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                63740                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     540                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     839                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  130349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    180                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        14610                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    931.732238                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   843.334404                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   248.163620                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          453      3.10%      3.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          442      3.03%      6.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          213      1.46%      7.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          197      1.35%      8.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          203      1.39%     10.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          233      1.59%     11.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          279      1.91%     13.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          203      1.39%     15.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12387     84.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14610                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          193                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     771.963731                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1453.843578                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           134     69.43%     69.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.52%     69.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           19      9.84%     79.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      1.04%     80.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.52%     81.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.52%     81.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            7      3.63%     85.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            9      4.66%     90.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           11      5.70%     95.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.52%     96.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.52%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            6      3.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           193                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          193                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     330.259067                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    111.235857                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    427.412363                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             76     39.38%     39.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            11      5.70%     45.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            26     13.47%     58.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            7      3.63%     62.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            4      2.07%     64.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      1.04%     65.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      2.07%     67.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.52%     67.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      2.07%     69.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.52%     70.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      1.04%     71.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.52%     72.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.52%     72.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            2      1.04%     73.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.52%     74.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      0.52%     74.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           49     25.39%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           193                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9535168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13312                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4079360                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9547880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4079360                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       425.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       182.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    426.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    182.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22389502500                       # Total gap between requests
system.mem_ctrls.avgGap                     105147.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       655572                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8771076                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        48192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        25984                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        17152                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3472384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 29280269.362292010337                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 391748683.404926955700                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2152432.899982879870                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1509632.968530489365                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1160541.510482137091                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 766071.735983282677                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17562480.395079433918                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 155089507.863839477301                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5854160.131693145260                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 731770.016461643158                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2195310.049384929240                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        10268                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       137217                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          412                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          252                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        54272                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    587501995                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   8024621970                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     45124375                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     34152280                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     18734215                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  18955757125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  31426684000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 301070110000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3780969375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  22390973750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma   1161002250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     57216.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58481.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     58755.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     64438.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45471.40                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  75221258.43                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   5115020.18                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   5547429.80                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1846176.45                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  87464741.21                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1511721.68                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18467936530                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1211070000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2711640720                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 710                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           355                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     53070378.873239                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    247203018.757883                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          355    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       576750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545323625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             355                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7231026750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  18839984500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       851088                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           851088                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       851088                       # number of overall hits
system.cpu.icache.overall_hits::total          851088                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3548                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3548                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3548                       # number of overall misses
system.cpu.icache.overall_misses::total          3548                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    154762500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    154762500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    154762500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    154762500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       854636                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       854636                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       854636                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       854636                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004151                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004151                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004151                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004151                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43619.644870                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43619.644870                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43619.644870                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43619.644870                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3548                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3548                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3548                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3548                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    149267375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    149267375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    149267375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    149267375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004151                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004151                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004151                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004151                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42070.849775                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42070.849775                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42070.849775                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42070.849775                       # average overall mshr miss latency
system.cpu.icache.replacements                   3368                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       851088                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          851088                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3548                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3548                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    154762500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    154762500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       854636                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       854636                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004151                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004151                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43619.644870                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43619.644870                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3548                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3548                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    149267375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    149267375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004151                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004151                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42070.849775                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42070.849775                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           435.637479                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2469257                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3806                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            648.780084                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   435.637479                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.850854                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.850854                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          438                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          395                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1712820                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1712820                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       152310                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           152310                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       152310                       # number of overall hits
system.cpu.dcache.overall_hits::total          152310                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          551                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            551                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          551                       # number of overall misses
system.cpu.dcache.overall_misses::total           551                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     43826375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     43826375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     43826375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     43826375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       152861                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       152861                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       152861                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       152861                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003605                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003605                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003605                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003605                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79539.700544                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79539.700544                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79539.700544                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79539.700544                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          238                       # number of writebacks
system.cpu.dcache.writebacks::total               238                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          113                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          113                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          113                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          113                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          438                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          438                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          438                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          438                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4085                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4085                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     33151125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     33151125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     33151125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     33151125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      8770625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      8770625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002865                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002865                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002865                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002865                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75687.500000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75687.500000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75687.500000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75687.500000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2147.031824                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2147.031824                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    432                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        95915                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           95915                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          309                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           309                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     22656875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22656875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        96224                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        96224                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003211                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003211                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73323.220065                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73323.220065                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          309                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          309                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          403                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          403                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     22171000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     22171000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      8770625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      8770625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003211                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003211                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71750.809061                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71750.809061                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21763.337469                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21763.337469                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        56395                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          56395                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          242                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          242                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     21169500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     21169500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        56637                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        56637                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004273                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004273                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 87477.272727                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87477.272727                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          113                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          113                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          129                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          129                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3682                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3682                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     10980125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10980125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002278                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002278                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 85117.248062                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85117.248062                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       212271                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       212271                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2208180875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2208180875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10402.649797                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10402.649797                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        57901                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        57901                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       154370                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       154370                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2147747141                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2147747141                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13912.982710                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13912.982710                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           503.250107                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              156722                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               950                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            164.970526                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   503.250107                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982910                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982910                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          457                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2310050                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2310050                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26071011250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
