[INF:CM0023] Creating log file ../../build/regression/StaticTask/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<78> s<77> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<4> s<3> l<1:1> el<1:7>
n<tb> u<3> t<StringConst> p<4> l<1:8> el<1:10>
n<> u<4> t<Module_ansi_header> p<75> c<2> s<15> l<1:1> el<1:11>
n<display> u<5> t<StringConst> p<7> s<6> l<3:10> el<3:17>
n<> u<6> t<List_of_arguments> p<7> l<3:18> el<3:18>
n<> u<7> t<Subroutine_call> p<8> c<5> l<3:10> el<3:19>
n<> u<8> t<Subroutine_call_statement> p<9> c<7> l<3:10> el<3:20>
n<> u<9> t<Statement_item> p<10> c<8> l<3:10> el<3:20>
n<> u<10> t<Statement> p<11> c<9> l<3:10> el<3:20>
n<> u<11> t<Statement_or_null> p<12> c<10> l<3:10> el<3:20>
n<> u<12> t<Initial_construct> p<13> c<11> l<3:2> el<3:20>
n<> u<13> t<Module_common_item> p<14> c<12> l<3:2> el<3:20>
n<> u<14> t<Module_or_generate_item> p<15> c<13> l<3:2> el<3:20>
n<> u<15> t<Non_port_module_item> p<75> c<14> s<74> l<3:2> el<3:20>
n<display> u<16> t<StringConst> p<68> s<28> l<5:7> el<5:14>
n<> u<17> t<IntegerAtomType_Integer> p<18> l<6:2> el<6:9>
n<> u<18> t<Data_type> p<26> c<17> s<25> l<6:2> el<6:9>
n<i> u<19> t<StringConst> p<24> s<23> l<6:10> el<6:11>
n<0> u<20> t<IntConst> p<21> l<6:14> el<6:15>
n<> u<21> t<Primary_literal> p<22> c<20> l<6:14> el<6:15>
n<> u<22> t<Primary> p<23> c<21> l<6:14> el<6:15>
n<> u<23> t<Expression> p<24> c<22> l<6:14> el<6:15>
n<> u<24> t<Variable_decl_assignment> p<25> c<19> l<6:10> el<6:15>
n<> u<25> t<List_of_variable_decl_assignments> p<26> c<24> l<6:10> el<6:15>
n<> u<26> t<Variable_declaration> p<27> c<18> l<6:2> el<6:16>
n<> u<27> t<Data_declaration> p<28> c<26> l<6:2> el<6:16>
n<> u<28> t<Block_item_declaration> p<68> c<27> s<49> l<6:2> el<6:16>
n<i> u<29> t<StringConst> p<30> l<7:2> el<7:3>
n<> u<30> t<Ps_or_hierarchical_identifier> p<33> c<29> s<32> l<7:2> el<7:3>
n<> u<31> t<Bit_select> p<32> l<7:4> el<7:4>
n<> u<32> t<Select> p<33> c<31> l<7:4> el<7:4>
n<> u<33> t<Variable_lvalue> p<45> c<30> s<34> l<7:2> el<7:3>
n<> u<34> t<AssignOp_Assign> p<45> s<44> l<7:4> el<7:5>
n<i> u<35> t<StringConst> p<36> l<7:6> el<7:7>
n<> u<36> t<Primary_literal> p<37> c<35> l<7:6> el<7:7>
n<> u<37> t<Primary> p<38> c<36> l<7:6> el<7:7>
n<> u<38> t<Expression> p<44> c<37> s<43> l<7:6> el<7:7>
n<1> u<39> t<IntConst> p<40> l<7:10> el<7:11>
n<> u<40> t<Primary_literal> p<41> c<39> l<7:10> el<7:11>
n<> u<41> t<Primary> p<42> c<40> l<7:10> el<7:11>
n<> u<42> t<Expression> p<44> c<41> l<7:10> el<7:11>
n<> u<43> t<BinOp_Plus> p<44> s<42> l<7:8> el<7:9>
n<> u<44> t<Expression> p<45> c<38> l<7:6> el<7:11>
n<> u<45> t<Operator_assignment> p<46> c<33> l<7:2> el<7:11>
n<> u<46> t<Blocking_assignment> p<47> c<45> l<7:2> el<7:11>
n<> u<47> t<Statement_item> p<48> c<46> l<7:2> el<7:12>
n<> u<48> t<Statement> p<49> c<47> l<7:2> el<7:12>
n<> u<49> t<Statement_or_null> p<68> c<48> s<66> l<7:2> el<7:12>
n<> u<50> t<Dollar_keyword> p<62> s<51> l<8:2> el<8:3>
n<display> u<51> t<StringConst> p<62> s<61> l<8:3> el<8:10>
n<"i=%0d"> u<52> t<StringLiteral> p<53> l<8:11> el<8:18>
n<> u<53> t<Primary_literal> p<54> c<52> l<8:11> el<8:18>
n<> u<54> t<Primary> p<55> c<53> l<8:11> el<8:18>
n<> u<55> t<Expression> p<61> c<54> s<60> l<8:11> el<8:18>
n<i> u<56> t<StringConst> p<57> l<8:20> el<8:21>
n<> u<57> t<Primary_literal> p<58> c<56> l<8:20> el<8:21>
n<> u<58> t<Primary> p<59> c<57> l<8:20> el<8:21>
n<> u<59> t<Expression> p<60> c<58> l<8:20> el<8:21>
n<> u<60> t<Argument> p<61> c<59> l<8:20> el<8:21>
n<> u<61> t<List_of_arguments> p<62> c<55> l<8:11> el<8:21>
n<> u<62> t<Subroutine_call> p<63> c<50> l<8:2> el<8:22>
n<> u<63> t<Subroutine_call_statement> p<64> c<62> l<8:2> el<8:23>
n<> u<64> t<Statement_item> p<65> c<63> l<8:2> el<8:23>
n<> u<65> t<Statement> p<66> c<64> l<8:2> el<8:23>
n<> u<66> t<Statement_or_null> p<68> c<65> s<67> l<8:2> el<8:23>
n<> u<67> t<Endtask> p<68> l<9:2> el<9:9>
n<> u<68> t<Task_body_declaration> p<69> c<16> l<5:7> el<9:9>
n<> u<69> t<Task_declaration> p<70> c<68> l<5:2> el<9:9>
n<> u<70> t<Package_or_generate_item_declaration> p<71> c<69> l<5:2> el<9:9>
n<> u<71> t<Module_or_generate_item_declaration> p<72> c<70> l<5:2> el<9:9>
n<> u<72> t<Module_common_item> p<73> c<71> l<5:2> el<9:9>
n<> u<73> t<Module_or_generate_item> p<74> c<72> l<5:2> el<9:9>
n<> u<74> t<Non_port_module_item> p<75> c<73> l<5:2> el<9:9>
n<> u<75> t<Module_declaration> p<76> c<4> l<1:1> el<10:10>
n<> u<76> t<Description> p<77> c<75> l<1:1> el<10:10>
n<> u<77> t<Source_text> p<78> c<76> l<1:1> el<10:10>
n<> u<78> t<Top_level_rule> c<1> l<1:1> el<11:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "tb".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@tb".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@tb".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/StaticTask/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/StaticTask/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/StaticTask/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@tb), id:16
|vpiElaborated:1
|vpiName:work@tb
|uhdmallModules:
\_module: work@tb (work@tb), id:17 dut.sv:1:1: , endln:10:10, parent:work@tb, parID:16
  |vpiFullName:work@tb
  |vpiDefName:work@tb
  |vpiTaskFunc:
  \_task: (work@tb.display), id:0, line:5:2, endln:9:9, parent:work@tb, parID:17
    |vpiName:display
    |vpiFullName:work@tb.display
    |vpiVariables:
    \_integer_var: (work@tb.display.i), id:3, line:6:10, endln:6:11, parID:4
      |vpiTypespec:
      \_integer_typespec: , id:2, line:6:2, endln:6:9
        |vpiSigned:1
      |vpiName:i
      |vpiFullName:work@tb.display.i
      |vpiParent:
      \_assign_stmt: , id:4, line:6:10, endln:6:15, parent:work@tb.display, parID:1
    |vpiVisibility:1
    |vpiParent:
    \_module: work@tb (work@tb), id:17 dut.sv:1:1: , endln:10:10, parent:work@tb, parID:16
    |vpiStmt:
    \_begin: (work@tb.display), id:1, parent:work@tb.display, parID:0
      |vpiFullName:work@tb.display
      |vpiVariables:
      \_integer_var: (work@tb.display.i), id:3, line:6:10, endln:6:11, parID:4
      |vpiParent:
      \_task: (work@tb.display), id:0, line:5:2, endln:9:9, parent:work@tb, parID:17
      |vpiStmt:
      \_assign_stmt: , id:4, line:6:10, endln:6:15, parent:work@tb.display, parID:1
        |vpiParent:
        \_begin: (work@tb.display), id:1, parent:work@tb.display, parID:0
        |vpiRhs:
        \_constant: , id:5, line:6:14, endln:6:15, parID:4
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_assign_stmt: , id:4, line:6:10, endln:6:15, parent:work@tb.display, parID:1
          |vpiConstType:9
        |vpiLhs:
        \_integer_var: (work@tb.display.i), id:3, line:6:10, endln:6:11, parID:4
      |vpiStmt:
      \_assignment: , id:10, line:7:2, endln:7:11, parent:work@tb.display, parID:1
        |vpiParent:
        \_begin: (work@tb.display), id:1, parent:work@tb.display, parID:0
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , id:8, line:7:6, endln:7:11, parent:work@tb.display, parID:1
          |vpiParent:
          \_begin: (work@tb.display), id:1, parent:work@tb.display, parID:0
          |vpiOpType:24
          |vpiOperand:
          \_ref_obj: (work@tb.display.i), id:7, line:7:6, endln:7:7, parent:work@tb.display, parID:1
            |vpiParent:
            \_begin: (work@tb.display), id:1, parent:work@tb.display, parID:0
            |vpiName:i
            |vpiFullName:work@tb.display.i
            |vpiActual:
            \_integer_var: (work@tb.display.i), id:3, line:6:10, endln:6:11, parID:4
          |vpiOperand:
          \_constant: , id:9, line:7:10, endln:7:11, parID:8
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiParent:
            \_operation: , id:8, line:7:6, endln:7:11, parent:work@tb.display, parID:1
            |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@tb.display.i), id:6, line:7:2, endln:7:3, parent:work@tb.display, parID:1
          |vpiParent:
          \_begin: (work@tb.display), id:1, parent:work@tb.display, parID:0
          |vpiName:i
          |vpiFullName:work@tb.display.i
          |vpiActual:
          \_integer_var: (work@tb.display.i), id:3, line:6:10, endln:6:11, parID:4
      |vpiStmt:
      \_sys_func_call: ($display), id:11, line:8:2, endln:8:22, parent:work@tb.display, parID:1
        |vpiArgument:
        \_constant: , id:12, line:8:11, endln:8:18, parent:$display, parID:11
          |vpiDecompile:i=%0d
          |vpiSize:5
          |STRING:i=%0d
          |vpiParent:
          \_sys_func_call: ($display), id:11, line:8:2, endln:8:22, parent:work@tb.display, parID:1
          |vpiConstType:6
        |vpiArgument:
        \_ref_obj: (work@tb.display.i), id:13, line:8:20, endln:8:21, parent:$display, parID:11
          |vpiParent:
          \_sys_func_call: ($display), id:11, line:8:2, endln:8:22, parent:work@tb.display, parID:1
          |vpiName:i
          |vpiFullName:work@tb.display.i
          |vpiActual:
          \_integer_var: (work@tb.display.i), id:3, line:6:10, endln:6:11, parID:4
        |vpiName:$display
        |vpiParent:
        \_begin: (work@tb.display), id:1, parent:work@tb.display, parID:0
    |vpiInstance:
    \_module: work@tb (work@tb), id:17 dut.sv:1:1: , endln:10:10, parent:work@tb, parID:16
    |vpiParent:
    \_module: work@tb (work@tb), id:17 dut.sv:1:1: , endln:10:10, parent:work@tb, parID:16
  |vpiParent:
  \_design: (work@tb), id:16
  |vpiProcess:
  \_initial: , id:14, line:3:2, endln:3:20, parent:work@tb, parID:17
    |vpiStmt:
    \_task_call: (display), id:15, line:3:10, endln:3:19, parID:14
      |vpiName:display
      |vpiParent:
      \_initial: , id:14, line:3:2, endln:3:20, parent:work@tb, parID:17
      |vpiTask:
      \_task: (work@tb.display), id:0, line:5:2, endln:9:9, parent:work@tb, parID:17
    |vpiParent:
    \_module: work@tb (work@tb), id:17 dut.sv:1:1: , endln:10:10, parent:work@tb, parID:16
|uhdmtopModules:
\_module: work@tb (work@tb), id:18 dut.sv:1:1: , endln:10:10
  |vpiName:work@tb
  |vpiDefName:work@tb
  |vpiTop:1
  |vpiTaskFunc:
  \_task: (work@tb.display), id:21, line:5:2, endln:9:9, parent:work@tb, parID:18
    |vpiName:display
    |vpiFullName:work@tb.display
    |vpiVariables:
    \_integer_var: (work@tb.display.i), id:22, line:6:10, endln:6:11, parent:work@tb.display, parID:21
      |vpiTypespec:
      \_integer_typespec: , id:2, line:6:2, endln:6:9
      |vpiName:i
      |vpiFullName:work@tb.display.i
      |vpiParent:
      \_task: (work@tb.display), id:21, line:5:2, endln:9:9, parent:work@tb, parID:18
    |vpiVisibility:1
    |vpiParent:
    \_module: work@tb (work@tb), id:18 dut.sv:1:1: , endln:10:10
    |vpiStmt:
    \_begin: (work@tb.display), id:23, parent:work@tb.display, parID:21
      |vpiFullName:work@tb.display
      |vpiVariables:
      \_integer_var: (work@tb.display.i), id:24, line:6:10, endln:6:11, parent:work@tb.display, parID:23
        |vpiTypespec:
        \_integer_typespec: , id:2, line:6:2, endln:6:9
        |vpiName:i
        |vpiFullName:work@tb.display.i
        |vpiParent:
        \_begin: (work@tb.display), id:23, parent:work@tb.display, parID:21
      |vpiParent:
      \_task: (work@tb.display), id:21, line:5:2, endln:9:9, parent:work@tb, parID:18
      |vpiStmt:
      \_assign_stmt: , id:25, line:6:10, endln:6:15, parent:work@tb.display, parID:23
        |vpiParent:
        \_begin: (work@tb.display), id:23, parent:work@tb.display, parID:21
        |vpiRhs:
        \_constant: , id:5, line:6:14, endln:6:15, parID:4
        |vpiLhs:
        \_integer_var: (work@tb.display.i), id:26, line:6:10, endln:6:11, parID:25
          |vpiTypespec:
          \_integer_typespec: , id:2, line:6:2, endln:6:9
          |vpiName:i
          |vpiFullName:work@tb.display.i
          |vpiParent:
          \_assign_stmt: , id:25, line:6:10, endln:6:15, parent:work@tb.display, parID:23
      |vpiStmt:
      \_assignment: , id:27, line:7:2, endln:7:11, parent:work@tb.display, parID:23
        |vpiParent:
        \_begin: (work@tb.display), id:23, parent:work@tb.display, parID:21
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , id:28, line:7:6, endln:7:11, parID:27
          |vpiParent:
          \_assignment: , id:27, line:7:2, endln:7:11, parent:work@tb.display, parID:23
          |vpiOpType:24
          |vpiOperand:
          \_ref_obj: (work@tb.display.i), id:29, line:7:6, endln:7:7, parID:28
            |vpiParent:
            \_operation: , id:28, line:7:6, endln:7:11, parID:27
            |vpiName:i
            |vpiFullName:work@tb.display.i
            |vpiActual:
            \_integer_var: (work@tb.display.i), id:3, line:6:10, endln:6:11, parID:4
          |vpiOperand:
          \_constant: , id:9, line:7:10, endln:7:11, parID:8
        |vpiLhs:
        \_ref_obj: (work@tb.display.i), id:30, line:7:2, endln:7:3, parID:27
          |vpiParent:
          \_assignment: , id:27, line:7:2, endln:7:11, parent:work@tb.display, parID:23
          |vpiName:i
          |vpiFullName:work@tb.display.i
          |vpiActual:
          \_integer_var: (work@tb.display.i), id:3, line:6:10, endln:6:11, parID:4
      |vpiStmt:
      \_sys_func_call: ($display), id:31, line:8:2, endln:8:22, parent:work@tb.display, parID:23
        |vpiArgument:
        \_constant: , id:12, line:8:11, endln:8:18, parent:$display, parID:11
        |vpiArgument:
        \_ref_obj: (work@tb.display.i), id:32, line:8:20, endln:8:21, parent:$display, parID:31
          |vpiParent:
          \_sys_func_call: ($display), id:31, line:8:2, endln:8:22, parent:work@tb.display, parID:23
          |vpiName:i
          |vpiFullName:work@tb.display.i
          |vpiActual:
          \_integer_var: (work@tb.display.i), id:3, line:6:10, endln:6:11, parID:4
        |vpiName:$display
        |vpiParent:
        \_begin: (work@tb.display), id:23, parent:work@tb.display, parID:21
    |vpiInstance:
    \_module: work@tb (work@tb), id:18 dut.sv:1:1: , endln:10:10
    |vpiParent:
    \_module: work@tb (work@tb), id:18 dut.sv:1:1: , endln:10:10
  |vpiTopModule:1
  |vpiProcess:
  \_initial: , id:19, line:3:2, endln:3:20, parent:work@tb, parID:18
    |vpiStmt:
    \_task_call: (display), id:20, line:3:10, endln:3:19, parID:19
      |vpiName:display
      |vpiParent:
      \_initial: , id:19, line:3:2, endln:3:20, parent:work@tb, parID:18
      |vpiTask:
      \_task: (work@tb.display), id:21, line:5:2, endln:9:9, parent:work@tb, parID:18
    |vpiParent:
    \_module: work@tb (work@tb), id:18 dut.sv:1:1: , endln:10:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/StaticTask/dut.sv | ${SURELOG_DIR}/build/regression/StaticTask/roundtrip/dut_000.sv | 1 | 10 | 

