Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\synthesis\xst_temp_dir\


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\pcores\" "C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc7z020clg484-1
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : NO
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" into library work
Parsing module <system>.
Parsing module <system_processing_system7_0_wrapper>.
Parsing module <system_axi_bram_ctrl_0_wrapper>.
Parsing module <system_bram_block_0_wrapper>.
Parsing module <system_axi_interconnect_0_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <system>.

Elaborating module <system_processing_system7_0_wrapper>.
WARNING:HDLCompiler:1499 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" Line 1166: Empty module <system_processing_system7_0_wrapper> remains a black box.

Elaborating module <system_axi_bram_ctrl_0_wrapper>.
WARNING:HDLCompiler:1499 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" Line 2517: Empty module <system_axi_bram_ctrl_0_wrapper> remains a black box.

Elaborating module <system_bram_block_0_wrapper>.
WARNING:HDLCompiler:1499 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" Line 2660: Empty module <system_bram_block_0_wrapper> remains a black box.

Elaborating module <system_axi_interconnect_0_wrapper>.
WARNING:HDLCompiler:1499 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" Line 2693: Empty module <system_axi_interconnect_0_wrapper> remains a black box.
WARNING:HDLCompiler:634 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" Line 109: Net <axi_interconnect_0_S_ARLEN[7]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" Line 120: Net <axi_interconnect_0_S_AWLEN[7]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system>.
    Related source file is "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v".
    Set property "BOX_TYPE = user_black_box" for instance <processing_system7_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_bram_ctrl_0>.
    Set property "BOX_TYPE = user_black_box" for instance <bram_block_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_interconnect_0>.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <ENET0_GMII_TXD> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <ENET1_GMII_TXD> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <GPIO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <GPIO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <SDIO0_DATA_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <SDIO0_DATA_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <SDIO0_BUSVOLT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <SDIO1_DATA_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <SDIO1_DATA_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <SDIO1_BUSVOLT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <TRACE_DATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <USB0_PORT_INDCTL> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <USB1_PORT_INDCTL> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <M_AXI_GP1_ARID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <M_AXI_GP1_AWID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <M_AXI_GP1_WID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <M_AXI_GP1_ARBURST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <M_AXI_GP1_ARLOCK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <M_AXI_GP1_ARSIZE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <M_AXI_GP1_AWBURST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <M_AXI_GP1_AWLOCK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <M_AXI_GP1_AWSIZE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <M_AXI_GP1_ARPROT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <M_AXI_GP1_AWPROT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <M_AXI_GP1_ARADDR> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <M_AXI_GP1_AWADDR> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <M_AXI_GP1_WDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <M_AXI_GP1_ARCACHE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <M_AXI_GP1_ARLEN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <M_AXI_GP1_ARQOS> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <M_AXI_GP1_AWCACHE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <M_AXI_GP1_AWLEN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <M_AXI_GP1_AWQOS> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <M_AXI_GP1_WSTRB> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_GP0_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_GP0_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_GP0_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_GP0_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_GP0_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_GP1_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_GP1_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_GP1_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_GP1_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_GP1_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_ACP_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_ACP_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_ACP_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_ACP_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_ACP_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP0_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP0_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP0_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP0_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP0_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP0_RCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP0_WCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP0_RACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP0_WACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP1_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP1_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP1_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP1_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP1_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP1_RCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP1_WCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP1_RACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP1_WACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP2_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP2_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP2_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP2_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP2_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP2_RCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP2_WCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP2_RACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP2_WACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP3_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP3_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP3_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP3_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP3_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP3_RCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP3_WCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP3_RACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP3_WACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <DMA0_DATYPE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <DMA1_DATYPE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <DMA2_DATYPE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <DMA3_DATYPE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <FTMT_F2P_TRIGACK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <FTMT_P2F_TRIG> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <FTMT_P2F_DEBUG> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <EVENT_STANDBYWFE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <EVENT_STANDBYWFI> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <CAN0_PHY_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <CAN1_PHY_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <ENET0_GMII_TX_EN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <ENET0_GMII_TX_ER> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <ENET0_MDIO_MDC> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <ENET0_MDIO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <ENET0_MDIO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <ENET0_PTP_DELAY_REQ_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <ENET0_PTP_DELAY_REQ_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <ENET0_PTP_PDELAY_REQ_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <ENET0_PTP_PDELAY_REQ_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <ENET0_PTP_PDELAY_RESP_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <ENET0_PTP_PDELAY_RESP_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <ENET0_PTP_SYNC_FRAME_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <ENET0_PTP_SYNC_FRAME_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <ENET0_SOF_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <ENET0_SOF_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <ENET1_GMII_TX_EN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <ENET1_GMII_TX_ER> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <ENET1_MDIO_MDC> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <ENET1_MDIO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <ENET1_MDIO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <ENET1_PTP_DELAY_REQ_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <ENET1_PTP_DELAY_REQ_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <ENET1_PTP_PDELAY_REQ_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <ENET1_PTP_PDELAY_REQ_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <ENET1_PTP_PDELAY_RESP_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <ENET1_PTP_PDELAY_RESP_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <ENET1_PTP_SYNC_FRAME_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <ENET1_PTP_SYNC_FRAME_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <ENET1_SOF_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <ENET1_SOF_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <I2C0_SDA_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <I2C0_SDA_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <I2C0_SCL_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <I2C0_SCL_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <I2C1_SDA_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <I2C1_SDA_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <I2C1_SCL_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <I2C1_SCL_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <PJTAG_TD_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <PJTAG_TD_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <SDIO0_CLK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <SDIO0_CMD_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <SDIO0_CMD_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <SDIO0_LED> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <SDIO0_BUSPOW> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <SDIO1_CLK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <SDIO1_CMD_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <SDIO1_CMD_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <SDIO1_LED> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <SDIO1_BUSPOW> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <SPI0_SCLK_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <SPI0_SCLK_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <SPI0_MOSI_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <SPI0_MOSI_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <SPI0_MISO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <SPI0_MISO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <SPI0_SS_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <SPI0_SS1_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <SPI0_SS2_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <SPI0_SS_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <SPI1_SCLK_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <SPI1_SCLK_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <SPI1_MOSI_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <SPI1_MOSI_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <SPI1_MISO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <SPI1_MISO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <SPI1_SS_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <SPI1_SS1_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <SPI1_SS2_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <SPI1_SS_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <UART0_DTRN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <UART0_RTSN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <UART0_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <UART1_DTRN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <UART1_RTSN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <UART1_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <TTC0_WAVE0_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <TTC0_WAVE1_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <TTC0_WAVE2_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <TTC1_WAVE0_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <TTC1_WAVE1_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <TTC1_WAVE2_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <WDT_RST_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <TRACE_CTL> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <USB0_VBUS_PWRSELECT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <USB1_VBUS_PWRSELECT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <M_AXI_GP0_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <M_AXI_GP1_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <M_AXI_GP1_ARVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <M_AXI_GP1_AWVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <M_AXI_GP1_BREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <M_AXI_GP1_RREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <M_AXI_GP1_WLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <M_AXI_GP1_WVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_GP0_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_GP0_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_GP0_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_GP0_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_GP0_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_GP0_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_GP0_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_GP1_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_GP1_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_GP1_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_GP1_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_GP1_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_GP1_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_GP1_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_ACP_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_ACP_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_ACP_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_ACP_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_ACP_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_ACP_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_ACP_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP0_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP0_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP0_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP0_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP0_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP0_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP0_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP1_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP1_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP1_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP1_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP1_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP1_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP1_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP2_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP2_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP2_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP2_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP2_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP2_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP2_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP3_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP3_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP3_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP3_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP3_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP3_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <S_AXI_HP3_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <DMA0_DAVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <DMA0_DRREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <DMA0_RSTN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <DMA1_DAVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <DMA1_DRREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <DMA1_RSTN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <DMA2_DAVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <DMA2_DRREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <DMA2_RSTN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <DMA3_DAVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <DMA3_DRREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <DMA3_RSTN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <FCLK_CLK3> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <FCLK_CLK2> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <FCLK_CLK1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <FCLK_RESET3_N> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <FCLK_RESET2_N> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <FCLK_RESET1_N> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <EVENT_EVENTO> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <IRQ_P2F_DMAC_ABORT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <IRQ_P2F_DMAC0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <IRQ_P2F_DMAC1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <IRQ_P2F_DMAC2> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <IRQ_P2F_DMAC3> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <IRQ_P2F_DMAC4> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <IRQ_P2F_DMAC5> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <IRQ_P2F_DMAC6> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <IRQ_P2F_DMAC7> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <IRQ_P2F_SMC> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <IRQ_P2F_QSPI> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <IRQ_P2F_CTI> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <IRQ_P2F_GPIO> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <IRQ_P2F_USB0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <IRQ_P2F_ENET0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <IRQ_P2F_ENET_WAKE0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <IRQ_P2F_SDIO0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <IRQ_P2F_I2C0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <IRQ_P2F_SPI0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <IRQ_P2F_UART0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <IRQ_P2F_CAN0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <IRQ_P2F_USB1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <IRQ_P2F_ENET1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <IRQ_P2F_ENET_WAKE1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <IRQ_P2F_SDIO1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <IRQ_P2F_I2C1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <IRQ_P2F_SPI1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <IRQ_P2F_UART1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 186: Output port <IRQ_P2F_CAN1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <S_AXI_ARESET_OUT_N> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <S_AXI_BUSER> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <S_AXI_RUSER> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <M_AXI_AWREGION> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <M_AXI_AWQOS> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <M_AXI_AWUSER> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <M_AXI_WID> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <M_AXI_WUSER> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <M_AXI_ARREGION> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <M_AXI_ARQOS> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <M_AXI_ARUSER> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <S_AXI_CTRL_BRESP> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <S_AXI_CTRL_RDATA> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <S_AXI_CTRL_RRESP> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_AW_TRANS_SEQ> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_AW_ARB_GRANT> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_AR_TRANS_SEQ> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_AR_ARB_GRANT> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_AW_TRANS_QUAL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_AW_ACCEPT_CNT> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_AW_ACTIVE_THREAD> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_AW_ACTIVE_TARGET> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_AW_ACTIVE_REGION> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_AW_ERROR> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_AW_TARGET> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_AR_TRANS_QUAL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_AR_ACCEPT_CNT> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_AR_ACTIVE_THREAD> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_AR_ACTIVE_TARGET> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_AR_ACTIVE_REGION> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_AR_ERROR> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_AR_TARGET> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_B_TRANS_SEQ> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_R_BEAT_CNT> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_R_TRANS_SEQ> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_AW_ISSUING_CNT> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_AR_ISSUING_CNT> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_W_BEAT_CNT> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_W_TRANS_SEQ> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_BID_TARGET> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_RID_TARGET> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_SR_SC_ARADDR> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_SR_SC_ARADDRCONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_SR_SC_AWADDR> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_SR_SC_AWADDRCONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_SR_SC_BRESP> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_SR_SC_RDATA> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_SR_SC_RDATACONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_SR_SC_WDATA> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_SR_SC_WDATACONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_SC_SF_ARADDR> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_SC_SF_ARADDRCONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_SC_SF_AWADDR> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_SC_SF_AWADDRCONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_SC_SF_BRESP> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_SC_SF_RDATA> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_SC_SF_RDATACONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_SC_SF_WDATA> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_SC_SF_WDATACONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_SF_CB_ARADDR> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_SF_CB_ARADDRCONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_SF_CB_AWADDR> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_SF_CB_AWADDRCONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_SF_CB_BRESP> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_SF_CB_RDATA> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_SF_CB_RDATACONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_SF_CB_WDATA> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_SF_CB_WDATACONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_CB_MF_ARADDR> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_CB_MF_ARADDRCONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_CB_MF_AWADDR> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_CB_MF_AWADDRCONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_CB_MF_BRESP> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_CB_MF_RDATA> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_CB_MF_RDATACONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_CB_MF_WDATA> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_CB_MF_WDATACONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_MF_MC_ARADDR> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_MF_MC_ARADDRCONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_MF_MC_AWADDR> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_MF_MC_AWADDRCONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_MF_MC_BRESP> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_MF_MC_RDATA> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_MF_MC_RDATACONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_MF_MC_WDATA> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_MF_MC_WDATACONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_MC_MP_ARADDR> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_MC_MP_ARADDRCONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_MC_MP_AWADDR> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_MC_MP_AWADDRCONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_MC_MP_BRESP> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_MC_MP_RDATA> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_MC_MP_RDATACONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_MC_MP_WDATA> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_MC_MP_WDATACONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_MP_MR_ARADDR> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_MP_MR_ARADDRCONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_MP_MR_AWADDR> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_MP_MR_AWADDRCONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_MP_MR_BRESP> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_MP_MR_RDATA> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_MP_MR_RDATACONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_MP_MR_WDATA> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_MP_MR_WDATACONTROL> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <IRQ> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <S_AXI_CTRL_AWREADY> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <S_AXI_CTRL_WREADY> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <S_AXI_CTRL_BVALID> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <S_AXI_CTRL_ARREADY> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <S_AXI_CTRL_RVALID> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <INTERCONNECT_ARESET_OUT_N> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_BID_ERROR> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\cern\xilinx\sdkDev\designFile_xilinxWiki\src\project\project_1\project_1.srcs\sources_1\edk\system\hdl\system.v" line 957: Output port <DEBUG_RID_ERROR> of the instance <axi_interconnect_0> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <axi_interconnect_0_S_ARLEN<7:4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi_interconnect_0_S_AWLEN<7:4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <system> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/system_processing_system7_0_wrapper.ngc>.
Reading core <../implementation/system_axi_interconnect_0_wrapper.ngc>.
Reading core <../implementation/system_axi_bram_ctrl_0_wrapper.ngc>.
Reading core <../implementation/system_bram_block_0_wrapper.ngc>.
Loading core <system_processing_system7_0_wrapper> for timing and area information for instance <processing_system7_0>.
Loading core <system_axi_interconnect_0_wrapper> for timing and area information for instance <axi_interconnect_0>.
Loading core <system_axi_bram_ctrl_0_wrapper> for timing and area information for instance <axi_bram_ctrl_0>.
Loading core <system_bram_block_0_wrapper> for timing and area information for instance <bram_block_0>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

WARNING:Xst:528 - Multi-source in Unit <system_processing_system7_0_wrapper> on signal <PS_SRSTB>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <processing_system7_0_PS_SRSTB>
   Output port PS7:PSSRSTB of instance <processing_system7_0/processing_system7_0/PS7_i>

WARNING:Xst:528 - Multi-source in Unit <system_processing_system7_0_wrapper> on signal <PS_CLK>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <processing_system7_0_PS_CLK>
   Output port PS7:PSCLK of instance <processing_system7_0/processing_system7_0/PS7_i>

WARNING:Xst:528 - Multi-source in Unit <system_processing_system7_0_wrapper> on signal <PS_PORB>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <processing_system7_0_PS_PORB>
   Output port PS7:PSPORB of instance <processing_system7_0/processing_system7_0/PS7_i>

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system, actual ratio is 2.
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_2> in Unit <axi_interconnect_0> is equivalent to the following FF/Latch : <axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_2_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[2].reg_slice_mi/r_pipe/m_valid_i> in Unit <axi_interconnect_0> is equivalent to the following FF/Latch : <axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[2].reg_slice_mi/r_pipe/m_valid_i_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_1> in Unit <axi_interconnect_0> is equivalent to the following FF/Latch : <axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_1_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[2].reg_slice_mi/b_pipe/m_valid_i> in Unit <axi_interconnect_0> is equivalent to the following FF/Latch : <axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[2].reg_slice_mi/b_pipe/m_valid_i_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/m_valid_i> in Unit <axi_interconnect_0> is equivalent to the following FF/Latch : <axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/m_valid_i_1> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_araddr_full> in Unit <axi_bram_ctrl_0> is equivalent to the following FF/Latch : <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_araddr_full_1> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int> in Unit <axi_bram_ctrl_0> is equivalent to the following 2 FFs/Latches : <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int_1> <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int_2> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_2> in Unit <axi_interconnect_0> is equivalent to the following FF/Latch : <axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_2_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[2].reg_slice_mi/r_pipe/m_valid_i> in Unit <axi_interconnect_0> is equivalent to the following FF/Latch : <axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[2].reg_slice_mi/r_pipe/m_valid_i_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_1> in Unit <axi_interconnect_0> is equivalent to the following FF/Latch : <axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_1_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[2].reg_slice_mi/b_pipe/m_valid_i> in Unit <axi_interconnect_0> is equivalent to the following FF/Latch : <axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[2].reg_slice_mi/b_pipe/m_valid_i_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/m_valid_i> in Unit <axi_interconnect_0> is equivalent to the following FF/Latch : <axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/m_valid_i_1> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int> in Unit <axi_bram_ctrl_0> is equivalent to the following 2 FFs/Latches : <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int_1> <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int_2> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_araddr_full> in Unit <axi_bram_ctrl_0> is equivalent to the following FF/Latch : <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_araddr_full_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2641
#      GND                         : 5
#      INV                         : 110
#      LUT1                        : 1
#      LUT2                        : 94
#      LUT3                        : 412
#      LUT4                        : 415
#      LUT5                        : 385
#      LUT6                        : 1154
#      MUXCY                       : 26
#      MUXCY_L                     : 4
#      MUXF7                       : 17
#      VCC                         : 2
#      XORCY                       : 16
# FlipFlops/Latches                : 1443
#      FD                          : 164
#      FDC                         : 9
#      FDE                         : 526
#      FDR                         : 161
#      FDRE                        : 574
#      FDS                         : 6
#      FDSE                        : 3
# RAMS                             : 80
#      RAMB36E1                    : 80
# Shift Registers                  : 44
#      SRL16E                      : 12
#      SRLC16E                     : 30
#      SRLC32E                     : 2
# Clock Buffers                    : 1
#      BUFG                        : 1
# Others                           : 1
#      PS7                         : 1

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-1 


Slice Logic Utilization: 
 Number of Slice Registers:            1443  out of  106400     1%  
 Number of Slice LUTs:                 2615  out of  53200     4%  
    Number used as Logic:              2571  out of  53200     4%  
    Number used as Memory:               44  out of  17400     0%  
       Number used as SRL:               44

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3237
   Number with an unused Flip Flop:    1794  out of   3237    55%  
   Number with an unused LUT:           622  out of   3237    19%  
   Number of fully used LUT-FF pairs:   821  out of   3237    25%  
   Number of unique control sets:        85

IO Utilization: 
 Number of IOs:                         130
 Number of bonded IOBs:                   0  out of    200     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               80  out of    140    57%  
    Number using Block RAM only:         80
 Number of BUFG/BUFGCTRL/BUFHCEs:         1  out of    104     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------+------------------------+-------+
Clock Signal                                                    | Clock buffer(FF name)  | Load  |
----------------------------------------------------------------+------------------------+-------+
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>| BUFG                   | 1567  |
----------------------------------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------------------------------+--------------------------------------------+-------+
Control Signal                                                                          | Buffer(FF name)                            | Load  |
----------------------------------------------------------------------------------------+--------------------------------------------+-------+
bram_block_0/bram_block_0/net_gnd0(bram_block_0/bram_block_0/XST_GND:G)                 | NONE(bram_block_0/bram_block_0/ramb36e1_32)| 80    |
bram_block_0/bram_block_0/CASCADEA_0(bram_block_0/bram_block_0/ramb36e1_0:CASCADEOUTA)  | NONE(bram_block_0/bram_block_0/ramb36e1_40)| 1     |
bram_block_0/bram_block_0/CASCADEA_1(bram_block_0/bram_block_0/ramb36e1_1:CASCADEOUTA)  | NONE(bram_block_0/bram_block_0/ramb36e1_41)| 1     |
bram_block_0/bram_block_0/CASCADEA_10(bram_block_0/bram_block_0/ramb36e1_10:CASCADEOUTA)| NONE(bram_block_0/bram_block_0/ramb36e1_50)| 1     |
bram_block_0/bram_block_0/CASCADEA_11(bram_block_0/bram_block_0/ramb36e1_11:CASCADEOUTA)| NONE(bram_block_0/bram_block_0/ramb36e1_51)| 1     |
bram_block_0/bram_block_0/CASCADEA_12(bram_block_0/bram_block_0/ramb36e1_12:CASCADEOUTA)| NONE(bram_block_0/bram_block_0/ramb36e1_52)| 1     |
bram_block_0/bram_block_0/CASCADEA_13(bram_block_0/bram_block_0/ramb36e1_13:CASCADEOUTA)| NONE(bram_block_0/bram_block_0/ramb36e1_53)| 1     |
bram_block_0/bram_block_0/CASCADEA_14(bram_block_0/bram_block_0/ramb36e1_14:CASCADEOUTA)| NONE(bram_block_0/bram_block_0/ramb36e1_54)| 1     |
bram_block_0/bram_block_0/CASCADEA_15(bram_block_0/bram_block_0/ramb36e1_15:CASCADEOUTA)| NONE(bram_block_0/bram_block_0/ramb36e1_55)| 1     |
bram_block_0/bram_block_0/CASCADEA_16(bram_block_0/bram_block_0/ramb36e1_16:CASCADEOUTA)| NONE(bram_block_0/bram_block_0/ramb36e1_56)| 1     |
bram_block_0/bram_block_0/CASCADEA_17(bram_block_0/bram_block_0/ramb36e1_17:CASCADEOUTA)| NONE(bram_block_0/bram_block_0/ramb36e1_57)| 1     |
bram_block_0/bram_block_0/CASCADEA_18(bram_block_0/bram_block_0/ramb36e1_18:CASCADEOUTA)| NONE(bram_block_0/bram_block_0/ramb36e1_58)| 1     |
bram_block_0/bram_block_0/CASCADEA_19(bram_block_0/bram_block_0/ramb36e1_19:CASCADEOUTA)| NONE(bram_block_0/bram_block_0/ramb36e1_59)| 1     |
bram_block_0/bram_block_0/CASCADEA_2(bram_block_0/bram_block_0/ramb36e1_2:CASCADEOUTA)  | NONE(bram_block_0/bram_block_0/ramb36e1_42)| 1     |
bram_block_0/bram_block_0/CASCADEA_20(bram_block_0/bram_block_0/ramb36e1_20:CASCADEOUTA)| NONE(bram_block_0/bram_block_0/ramb36e1_60)| 1     |
bram_block_0/bram_block_0/CASCADEA_21(bram_block_0/bram_block_0/ramb36e1_21:CASCADEOUTA)| NONE(bram_block_0/bram_block_0/ramb36e1_61)| 1     |
bram_block_0/bram_block_0/CASCADEA_22(bram_block_0/bram_block_0/ramb36e1_22:CASCADEOUTA)| NONE(bram_block_0/bram_block_0/ramb36e1_62)| 1     |
bram_block_0/bram_block_0/CASCADEA_23(bram_block_0/bram_block_0/ramb36e1_23:CASCADEOUTA)| NONE(bram_block_0/bram_block_0/ramb36e1_63)| 1     |
bram_block_0/bram_block_0/CASCADEA_24(bram_block_0/bram_block_0/ramb36e1_24:CASCADEOUTA)| NONE(bram_block_0/bram_block_0/ramb36e1_64)| 1     |
bram_block_0/bram_block_0/CASCADEA_25(bram_block_0/bram_block_0/ramb36e1_25:CASCADEOUTA)| NONE(bram_block_0/bram_block_0/ramb36e1_65)| 1     |
bram_block_0/bram_block_0/CASCADEA_26(bram_block_0/bram_block_0/ramb36e1_26:CASCADEOUTA)| NONE(bram_block_0/bram_block_0/ramb36e1_66)| 1     |
bram_block_0/bram_block_0/CASCADEA_27(bram_block_0/bram_block_0/ramb36e1_27:CASCADEOUTA)| NONE(bram_block_0/bram_block_0/ramb36e1_67)| 1     |
bram_block_0/bram_block_0/CASCADEA_28(bram_block_0/bram_block_0/ramb36e1_28:CASCADEOUTA)| NONE(bram_block_0/bram_block_0/ramb36e1_68)| 1     |
bram_block_0/bram_block_0/CASCADEA_29(bram_block_0/bram_block_0/ramb36e1_29:CASCADEOUTA)| NONE(bram_block_0/bram_block_0/ramb36e1_69)| 1     |
bram_block_0/bram_block_0/CASCADEA_3(bram_block_0/bram_block_0/ramb36e1_3:CASCADEOUTA)  | NONE(bram_block_0/bram_block_0/ramb36e1_43)| 1     |
bram_block_0/bram_block_0/CASCADEA_30(bram_block_0/bram_block_0/ramb36e1_30:CASCADEOUTA)| NONE(bram_block_0/bram_block_0/ramb36e1_70)| 1     |
bram_block_0/bram_block_0/CASCADEA_31(bram_block_0/bram_block_0/ramb36e1_31:CASCADEOUTA)| NONE(bram_block_0/bram_block_0/ramb36e1_71)| 1     |
bram_block_0/bram_block_0/CASCADEA_32(bram_block_0/bram_block_0/ramb36e1_32:CASCADEOUTA)| NONE(bram_block_0/bram_block_0/ramb36e1_72)| 1     |
bram_block_0/bram_block_0/CASCADEA_33(bram_block_0/bram_block_0/ramb36e1_33:CASCADEOUTA)| NONE(bram_block_0/bram_block_0/ramb36e1_73)| 1     |
bram_block_0/bram_block_0/CASCADEA_34(bram_block_0/bram_block_0/ramb36e1_34:CASCADEOUTA)| NONE(bram_block_0/bram_block_0/ramb36e1_74)| 1     |
bram_block_0/bram_block_0/CASCADEA_35(bram_block_0/bram_block_0/ramb36e1_35:CASCADEOUTA)| NONE(bram_block_0/bram_block_0/ramb36e1_75)| 1     |
bram_block_0/bram_block_0/CASCADEA_36(bram_block_0/bram_block_0/ramb36e1_36:CASCADEOUTA)| NONE(bram_block_0/bram_block_0/ramb36e1_76)| 1     |
bram_block_0/bram_block_0/CASCADEA_37(bram_block_0/bram_block_0/ramb36e1_37:CASCADEOUTA)| NONE(bram_block_0/bram_block_0/ramb36e1_77)| 1     |
bram_block_0/bram_block_0/CASCADEA_38(bram_block_0/bram_block_0/ramb36e1_38:CASCADEOUTA)| NONE(bram_block_0/bram_block_0/ramb36e1_78)| 1     |
bram_block_0/bram_block_0/CASCADEA_39(bram_block_0/bram_block_0/ramb36e1_39:CASCADEOUTA)| NONE(bram_block_0/bram_block_0/ramb36e1_79)| 1     |
bram_block_0/bram_block_0/CASCADEA_4(bram_block_0/bram_block_0/ramb36e1_4:CASCADEOUTA)  | NONE(bram_block_0/bram_block_0/ramb36e1_44)| 1     |
bram_block_0/bram_block_0/CASCADEA_5(bram_block_0/bram_block_0/ramb36e1_5:CASCADEOUTA)  | NONE(bram_block_0/bram_block_0/ramb36e1_45)| 1     |
bram_block_0/bram_block_0/CASCADEA_6(bram_block_0/bram_block_0/ramb36e1_6:CASCADEOUTA)  | NONE(bram_block_0/bram_block_0/ramb36e1_46)| 1     |
bram_block_0/bram_block_0/CASCADEA_7(bram_block_0/bram_block_0/ramb36e1_7:CASCADEOUTA)  | NONE(bram_block_0/bram_block_0/ramb36e1_47)| 1     |
bram_block_0/bram_block_0/CASCADEA_8(bram_block_0/bram_block_0/ramb36e1_8:CASCADEOUTA)  | NONE(bram_block_0/bram_block_0/ramb36e1_48)| 1     |
bram_block_0/bram_block_0/CASCADEA_9(bram_block_0/bram_block_0/ramb36e1_9:CASCADEOUTA)  | NONE(bram_block_0/bram_block_0/ramb36e1_49)| 1     |
bram_block_0/bram_block_0/CASCADEB_0(bram_block_0/bram_block_0/ramb36e1_0:CASCADEOUTB)  | NONE(bram_block_0/bram_block_0/ramb36e1_40)| 1     |
bram_block_0/bram_block_0/CASCADEB_1(bram_block_0/bram_block_0/ramb36e1_1:CASCADEOUTB)  | NONE(bram_block_0/bram_block_0/ramb36e1_41)| 1     |
bram_block_0/bram_block_0/CASCADEB_10(bram_block_0/bram_block_0/ramb36e1_10:CASCADEOUTB)| NONE(bram_block_0/bram_block_0/ramb36e1_50)| 1     |
bram_block_0/bram_block_0/CASCADEB_11(bram_block_0/bram_block_0/ramb36e1_11:CASCADEOUTB)| NONE(bram_block_0/bram_block_0/ramb36e1_51)| 1     |
bram_block_0/bram_block_0/CASCADEB_12(bram_block_0/bram_block_0/ramb36e1_12:CASCADEOUTB)| NONE(bram_block_0/bram_block_0/ramb36e1_52)| 1     |
bram_block_0/bram_block_0/CASCADEB_13(bram_block_0/bram_block_0/ramb36e1_13:CASCADEOUTB)| NONE(bram_block_0/bram_block_0/ramb36e1_53)| 1     |
bram_block_0/bram_block_0/CASCADEB_14(bram_block_0/bram_block_0/ramb36e1_14:CASCADEOUTB)| NONE(bram_block_0/bram_block_0/ramb36e1_54)| 1     |
bram_block_0/bram_block_0/CASCADEB_15(bram_block_0/bram_block_0/ramb36e1_15:CASCADEOUTB)| NONE(bram_block_0/bram_block_0/ramb36e1_55)| 1     |
bram_block_0/bram_block_0/CASCADEB_16(bram_block_0/bram_block_0/ramb36e1_16:CASCADEOUTB)| NONE(bram_block_0/bram_block_0/ramb36e1_56)| 1     |
bram_block_0/bram_block_0/CASCADEB_17(bram_block_0/bram_block_0/ramb36e1_17:CASCADEOUTB)| NONE(bram_block_0/bram_block_0/ramb36e1_57)| 1     |
bram_block_0/bram_block_0/CASCADEB_18(bram_block_0/bram_block_0/ramb36e1_18:CASCADEOUTB)| NONE(bram_block_0/bram_block_0/ramb36e1_58)| 1     |
bram_block_0/bram_block_0/CASCADEB_19(bram_block_0/bram_block_0/ramb36e1_19:CASCADEOUTB)| NONE(bram_block_0/bram_block_0/ramb36e1_59)| 1     |
bram_block_0/bram_block_0/CASCADEB_2(bram_block_0/bram_block_0/ramb36e1_2:CASCADEOUTB)  | NONE(bram_block_0/bram_block_0/ramb36e1_42)| 1     |
bram_block_0/bram_block_0/CASCADEB_20(bram_block_0/bram_block_0/ramb36e1_20:CASCADEOUTB)| NONE(bram_block_0/bram_block_0/ramb36e1_60)| 1     |
bram_block_0/bram_block_0/CASCADEB_21(bram_block_0/bram_block_0/ramb36e1_21:CASCADEOUTB)| NONE(bram_block_0/bram_block_0/ramb36e1_61)| 1     |
bram_block_0/bram_block_0/CASCADEB_22(bram_block_0/bram_block_0/ramb36e1_22:CASCADEOUTB)| NONE(bram_block_0/bram_block_0/ramb36e1_62)| 1     |
bram_block_0/bram_block_0/CASCADEB_23(bram_block_0/bram_block_0/ramb36e1_23:CASCADEOUTB)| NONE(bram_block_0/bram_block_0/ramb36e1_63)| 1     |
bram_block_0/bram_block_0/CASCADEB_24(bram_block_0/bram_block_0/ramb36e1_24:CASCADEOUTB)| NONE(bram_block_0/bram_block_0/ramb36e1_64)| 1     |
bram_block_0/bram_block_0/CASCADEB_25(bram_block_0/bram_block_0/ramb36e1_25:CASCADEOUTB)| NONE(bram_block_0/bram_block_0/ramb36e1_65)| 1     |
bram_block_0/bram_block_0/CASCADEB_26(bram_block_0/bram_block_0/ramb36e1_26:CASCADEOUTB)| NONE(bram_block_0/bram_block_0/ramb36e1_66)| 1     |
bram_block_0/bram_block_0/CASCADEB_27(bram_block_0/bram_block_0/ramb36e1_27:CASCADEOUTB)| NONE(bram_block_0/bram_block_0/ramb36e1_67)| 1     |
bram_block_0/bram_block_0/CASCADEB_28(bram_block_0/bram_block_0/ramb36e1_28:CASCADEOUTB)| NONE(bram_block_0/bram_block_0/ramb36e1_68)| 1     |
bram_block_0/bram_block_0/CASCADEB_29(bram_block_0/bram_block_0/ramb36e1_29:CASCADEOUTB)| NONE(bram_block_0/bram_block_0/ramb36e1_69)| 1     |
bram_block_0/bram_block_0/CASCADEB_3(bram_block_0/bram_block_0/ramb36e1_3:CASCADEOUTB)  | NONE(bram_block_0/bram_block_0/ramb36e1_43)| 1     |
bram_block_0/bram_block_0/CASCADEB_30(bram_block_0/bram_block_0/ramb36e1_30:CASCADEOUTB)| NONE(bram_block_0/bram_block_0/ramb36e1_70)| 1     |
bram_block_0/bram_block_0/CASCADEB_31(bram_block_0/bram_block_0/ramb36e1_31:CASCADEOUTB)| NONE(bram_block_0/bram_block_0/ramb36e1_71)| 1     |
bram_block_0/bram_block_0/CASCADEB_32(bram_block_0/bram_block_0/ramb36e1_32:CASCADEOUTB)| NONE(bram_block_0/bram_block_0/ramb36e1_72)| 1     |
bram_block_0/bram_block_0/CASCADEB_33(bram_block_0/bram_block_0/ramb36e1_33:CASCADEOUTB)| NONE(bram_block_0/bram_block_0/ramb36e1_73)| 1     |
bram_block_0/bram_block_0/CASCADEB_34(bram_block_0/bram_block_0/ramb36e1_34:CASCADEOUTB)| NONE(bram_block_0/bram_block_0/ramb36e1_74)| 1     |
bram_block_0/bram_block_0/CASCADEB_35(bram_block_0/bram_block_0/ramb36e1_35:CASCADEOUTB)| NONE(bram_block_0/bram_block_0/ramb36e1_75)| 1     |
bram_block_0/bram_block_0/CASCADEB_36(bram_block_0/bram_block_0/ramb36e1_36:CASCADEOUTB)| NONE(bram_block_0/bram_block_0/ramb36e1_76)| 1     |
bram_block_0/bram_block_0/CASCADEB_37(bram_block_0/bram_block_0/ramb36e1_37:CASCADEOUTB)| NONE(bram_block_0/bram_block_0/ramb36e1_77)| 1     |
bram_block_0/bram_block_0/CASCADEB_38(bram_block_0/bram_block_0/ramb36e1_38:CASCADEOUTB)| NONE(bram_block_0/bram_block_0/ramb36e1_78)| 1     |
bram_block_0/bram_block_0/CASCADEB_39(bram_block_0/bram_block_0/ramb36e1_39:CASCADEOUTB)| NONE(bram_block_0/bram_block_0/ramb36e1_79)| 1     |
bram_block_0/bram_block_0/CASCADEB_4(bram_block_0/bram_block_0/ramb36e1_4:CASCADEOUTB)  | NONE(bram_block_0/bram_block_0/ramb36e1_44)| 1     |
bram_block_0/bram_block_0/CASCADEB_5(bram_block_0/bram_block_0/ramb36e1_5:CASCADEOUTB)  | NONE(bram_block_0/bram_block_0/ramb36e1_45)| 1     |
bram_block_0/bram_block_0/CASCADEB_6(bram_block_0/bram_block_0/ramb36e1_6:CASCADEOUTB)  | NONE(bram_block_0/bram_block_0/ramb36e1_46)| 1     |
bram_block_0/bram_block_0/CASCADEB_7(bram_block_0/bram_block_0/ramb36e1_7:CASCADEOUTB)  | NONE(bram_block_0/bram_block_0/ramb36e1_47)| 1     |
bram_block_0/bram_block_0/CASCADEB_8(bram_block_0/bram_block_0/ramb36e1_8:CASCADEOUTB)  | NONE(bram_block_0/bram_block_0/ramb36e1_48)| 1     |
bram_block_0/bram_block_0/CASCADEB_9(bram_block_0/bram_block_0/ramb36e1_9:CASCADEOUTB)  | NONE(bram_block_0/bram_block_0/ramb36e1_49)| 1     |
----------------------------------------------------------------------------------------+--------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 5.983ns (Maximum Frequency: 167.140MHz)
   Minimum input arrival time before clock: 5.626ns
   Maximum output required time after clock: 4.308ns
   Maximum combinational path delay: 2.715ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>'
  Clock period: 5.983ns (frequency: 167.140MHz)
  Total number of paths / destination ports: 88570 / 3231
-------------------------------------------------------------------------
Delay:               5.983ns (Levels of Logic = 10)
  Source:            axi_interconnect_0/axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_1 (FF)
  Destination:       axi_interconnect_0/axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/fifoaddr_2 (FF)
  Source Clock:      processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0> rising
  Destination Clock: processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0> rising

  Data Path: axi_interconnect_0/axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_1 to axi_interconnect_0/axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/fifoaddr_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.282   0.525  axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_1 (axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i<1>)
     LUT2:I0->O            4   0.053   0.622  axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/mi_arvalid<1>1 (axi_interconnect_0/cb_mf_arvalid<1>)
     LUT6:I3->O            2   0.053   0.491  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161)
     LUT2:I0->O           14   0.053   0.570  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1 (M_AXI_AWVALID<1>)
     end scope: 'axi_interconnect_0:M_AXI_AWVALID<1>'
     begin scope: 'axi_bram_ctrl_0:S_AXI_CTRL_AWVALID'
     LUT4:I2->O           12   0.053   0.674  axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/GEN_REGS.I_LITE_ECC_REG/I_AXI_LITE_IF/new_write_access1 (S_AXI_CTRL_WREADY)
     end scope: 'axi_bram_ctrl_0:S_AXI_CTRL_WREADY'
     begin scope: 'axi_interconnect_0:M_AXI_WREADY<1>'
     LUT3:I0->O            3   0.053   0.649  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1 (axi_interconnect_0/mc_mp_wready<1>)
     LUT5:I1->O            1   0.053   0.485  axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/m_aready_SW1 (N74)
     LUT6:I4->O            8   0.053   0.648  axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/push1 (axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/push)
     LUT3:I0->O            3   0.053   0.413  axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/Mxor_push_pop_XOR_93_o_xo<0>1 (axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/push_pop_XOR_93_o)
     FDSE:CE                   0.200          axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/fifoaddr_0
    ----------------------------------------
    Total                      5.983ns (0.906ns logic, 5.077ns route)
                                       (15.1% logic, 84.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>'
  Total number of paths / destination ports: 52788 / 713
-------------------------------------------------------------------------
Offset:              5.626ns (Levels of Logic = 10)
  Source:            processing_system7_0/processing_system7_0/PS7_i:MAXIGP0AWADDR25 (PAD)
  Destination:       axi_interconnect_0/axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i (FF)
  Destination Clock: processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0> rising

  Data Path: processing_system7_0/processing_system7_0/PS7_i:MAXIGP0AWADDR25 to axi_interconnect_0/axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PS7:MAXIGP0AWADDR25    3   0.000   0.000  processing_system7_0/PS7_i (M_AXI_GP0_AWADDR<25>)
     end scope: 'processing_system7_0:M_AXI_GP0_AWADDR<25>'
     begin scope: 'axi_interconnect_0:S_AXI_AWADDR<25>'
     LUT6:I0->O            1   0.053   0.000  axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<2><13>1 (axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<2>)
     MUXCY:S->O            1   0.291   0.000  axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[2].compare_inst/USE_FPGA.and_inst (axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/carry_local<3>)
     MUXCY:CI->O          41   0.178   0.894  axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst (axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/target_axilite)
     LUT6:I0->O           40   0.053   0.567  axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/m_aerror_i<2> (DEBUG_AW_ERROR<2>)
     LUT2:I1->O            7   0.053   0.779  axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/m_atarget_hot_i<1>1 (DEBUG_AW_TARGET<0>)
     LUT6:I0->O            1   0.053   0.485  axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv212 (axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv212)
     LUT6:I4->O            1   0.053   0.635  axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv214_SW2 (N474)
     LUT6:I2->O            5   0.053   0.662  axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv214 (axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv214)
     LUT6:I2->O            1   0.053   0.000  axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i_glue_set (axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i_glue_set)
     FDR:D                     0.011          axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i
    ----------------------------------------
    Total                      5.626ns (1.604ns logic, 4.022ns route)
                                       (28.5% logic, 71.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>'
  Total number of paths / destination ports: 435 / 68
-------------------------------------------------------------------------
Offset:              4.308ns (Levels of Logic = 9)
  Source:            axi_interconnect_0/axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_1 (FF)
  Destination:       processing_system7_0/processing_system7_0/PS7_i:MAXIGP0WREADY (PAD)
  Source Clock:      processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0> rising

  Data Path: axi_interconnect_0/axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_1 to processing_system7_0/processing_system7_0/PS7_i:MAXIGP0WREADY
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.282   0.525  axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_1 (axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i<1>)
     LUT2:I0->O            4   0.053   0.622  axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/mi_arvalid<1>1 (axi_interconnect_0/cb_mf_arvalid<1>)
     LUT6:I3->O            2   0.053   0.491  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611 (axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161)
     LUT2:I0->O           14   0.053   0.570  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1 (M_AXI_AWVALID<1>)
     end scope: 'axi_interconnect_0:M_AXI_AWVALID<1>'
     begin scope: 'axi_bram_ctrl_0:S_AXI_CTRL_AWVALID'
     LUT4:I2->O           12   0.053   0.674  axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/GEN_REGS.I_LITE_ECC_REG/I_AXI_LITE_IF/new_write_access1 (S_AXI_CTRL_WREADY)
     end scope: 'axi_bram_ctrl_0:S_AXI_CTRL_WREADY'
     begin scope: 'axi_interconnect_0:M_AXI_WREADY<1>'
     LUT3:I0->O            3   0.053   0.427  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1 (axi_interconnect_0/mc_mp_wready<1>)
     LUT6:I5->O            1   0.053   0.399  axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/S_WREADY1 (DEBUG_SF_CB_WDATACONTROL<1>)
     end scope: 'axi_interconnect_0:S_AXI_WREADY<0>'
     begin scope: 'processing_system7_0:M_AXI_GP0_WREADY'
    PS7:MAXIGP0WREADY          0.000          processing_system7_0/PS7_i
    ----------------------------------------
    Total                      4.308ns (0.600ns logic, 3.708ns route)
                                       (13.9% logic, 86.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 128 / 128
-------------------------------------------------------------------------
Delay:               2.715ns (Levels of Logic = 8)
  Source:            processing_system7_0/processing_system7_0/PS7_i:MAXIGP0WVALID (PAD)
  Destination:       processing_system7_0/processing_system7_0/PS7_i:MAXIGP0WREADY (PAD)

  Data Path: processing_system7_0/processing_system7_0/PS7_i:MAXIGP0WVALID to processing_system7_0/processing_system7_0/PS7_i:MAXIGP0WREADY
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PS7:MAXIGP0WVALID      4   0.000   0.000  processing_system7_0/PS7_i (M_AXI_GP0_WVALID)
     end scope: 'processing_system7_0:M_AXI_GP0_WVALID'
     begin scope: 'axi_interconnect_0:S_AXI_WVALID<0>'
     LUT6:I4->O           14   0.053   0.498  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/M_AXI_WVALID1 (M_AXI_WVALID<1>)
     end scope: 'axi_interconnect_0:M_AXI_WVALID<1>'
     begin scope: 'axi_bram_ctrl_0:S_AXI_CTRL_WVALID'
     LUT4:I3->O           12   0.053   0.674  axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/GEN_REGS.I_LITE_ECC_REG/I_AXI_LITE_IF/new_write_access1 (S_AXI_CTRL_WREADY)
     end scope: 'axi_bram_ctrl_0:S_AXI_CTRL_WREADY'
     begin scope: 'axi_interconnect_0:M_AXI_WREADY<1>'
     LUT3:I0->O            3   0.053   0.427  axi_interconnect_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1 (axi_interconnect_0/mc_mp_wready<1>)
     LUT6:I5->O            1   0.053   0.399  axi_interconnect_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/S_WREADY1 (DEBUG_SF_CB_WDATACONTROL<1>)
     end scope: 'axi_interconnect_0:S_AXI_WREADY<0>'
     begin scope: 'processing_system7_0:M_AXI_GP0_WREADY'
    PS7:MAXIGP0WREADY          0.000          processing_system7_0/PS7_i
    ----------------------------------------
    Total                      2.715ns (0.717ns logic, 1.998ns route)
                                       (26.4% logic, 73.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>
----------------------------------------------------------------+---------+---------+---------+---------+
                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------+---------+---------+---------+---------+
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>|    5.983|         |         |         |
----------------------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 32.00 secs
Total CPU time to Xst completion: 31.46 secs
 
--> 

Total memory usage is 484824 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :  414 (   0 filtered)

