<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>RegAllocGreedy.cpp source code [llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>lib</a>/<a href='./'>CodeGen</a>/<a href='RegAllocGreedy.cpp.html'>RegAllocGreedy.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- RegAllocGreedy.cpp - greedy register allocator ---------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file defines the RAGreedy function pass for register allocation in</i></td></tr>
<tr><th id="10">10</th><td><i>// optimized builds.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="AllocationOrder.h.html">"AllocationOrder.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="InterferenceCache.h.html">"InterferenceCache.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="LiveDebugVariables.h.html">"LiveDebugVariables.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="RegAllocBase.h.html">"RegAllocBase.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="SpillPlacement.h.html">"SpillPlacement.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="Spiller.h.html">"Spiller.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="SplitKit.h.html">"SplitKit.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../include/llvm/ADT/ArrayRef.h.html">"llvm/ADT/ArrayRef.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../include/llvm/ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../include/llvm/ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../include/llvm/ADT/IndexedMap.h.html">"llvm/ADT/IndexedMap.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../include/llvm/ADT/MapVector.h.html">"llvm/ADT/MapVector.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../include/llvm/ADT/SetVector.h.html">"llvm/ADT/SetVector.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../include/llvm/ADT/SmallPtrSet.h.html">"llvm/ADT/SmallPtrSet.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../include/llvm/ADT/SmallSet.h.html">"llvm/ADT/SmallSet.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../include/llvm/ADT/StringRef.h.html">"llvm/ADT/StringRef.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../include/llvm/Analysis/AliasAnalysis.h.html">"llvm/Analysis/AliasAnalysis.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../include/llvm/Analysis/OptimizationRemarkEmitter.h.html">"llvm/Analysis/OptimizationRemarkEmitter.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../include/llvm/CodeGen/CalcSpillWeights.h.html">"llvm/CodeGen/CalcSpillWeights.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../include/llvm/CodeGen/EdgeBundles.h.html">"llvm/CodeGen/EdgeBundles.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../include/llvm/CodeGen/LiveInterval.h.html">"llvm/CodeGen/LiveInterval.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html">"llvm/CodeGen/LiveIntervalUnion.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../include/llvm/CodeGen/LiveIntervals.h.html">"llvm/CodeGen/LiveIntervals.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../include/llvm/CodeGen/LiveRangeEdit.h.html">"llvm/CodeGen/LiveRangeEdit.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../include/llvm/CodeGen/LiveRegMatrix.h.html">"llvm/CodeGen/LiveRegMatrix.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../include/llvm/CodeGen/LiveStacks.h.html">"llvm/CodeGen/LiveStacks.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineBlockFrequencyInfo.h.html">"llvm/CodeGen/MachineBlockFrequencyInfo.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineDominators.h.html">"llvm/CodeGen/MachineDominators.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="47">47</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="48">48</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="49">49</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineLoopInfo.h.html">"llvm/CodeGen/MachineLoopInfo.h"</a></u></td></tr>
<tr><th id="50">50</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="51">51</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineOptimizationRemarkEmitter.h.html">"llvm/CodeGen/MachineOptimizationRemarkEmitter.h"</a></u></td></tr>
<tr><th id="52">52</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="53">53</th><td><u>#include <a href="../../include/llvm/CodeGen/RegAllocRegistry.h.html">"llvm/CodeGen/RegAllocRegistry.h"</a></u></td></tr>
<tr><th id="54">54</th><td><u>#include <a href="../../include/llvm/CodeGen/RegisterClassInfo.h.html">"llvm/CodeGen/RegisterClassInfo.h"</a></u></td></tr>
<tr><th id="55">55</th><td><u>#include <a href="../../include/llvm/CodeGen/SlotIndexes.h.html">"llvm/CodeGen/SlotIndexes.h"</a></u></td></tr>
<tr><th id="56">56</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="57">57</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="58">58</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="59">59</th><td><u>#include <a href="../../include/llvm/CodeGen/VirtRegMap.h.html">"llvm/CodeGen/VirtRegMap.h"</a></u></td></tr>
<tr><th id="60">60</th><td><u>#include <a href="../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="61">61</th><td><u>#include <a href="../../include/llvm/IR/LLVMContext.h.html">"llvm/IR/LLVMContext.h"</a></u></td></tr>
<tr><th id="62">62</th><td><u>#include <a href="../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="63">63</th><td><u>#include <a href="../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="64">64</th><td><u>#include <a href="../../include/llvm/Support/BlockFrequency.h.html">"llvm/Support/BlockFrequency.h"</a></u></td></tr>
<tr><th id="65">65</th><td><u>#include <a href="../../include/llvm/Support/BranchProbability.h.html">"llvm/Support/BranchProbability.h"</a></u></td></tr>
<tr><th id="66">66</th><td><u>#include <a href="../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="67">67</th><td><u>#include <a href="../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="68">68</th><td><u>#include <a href="../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="69">69</th><td><u>#include <a href="../../include/llvm/Support/Timer.h.html">"llvm/Support/Timer.h"</a></u></td></tr>
<tr><th id="70">70</th><td><u>#include <a href="../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="71">71</th><td><u>#include <a href="../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="72">72</th><td><u>#include <a href="../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="73">73</th><td><u>#include <a href="../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="74">74</th><td><u>#include <a href="../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="75">75</th><td><u>#include <a href="../../../../include/c++/7/memory.html">&lt;memory&gt;</a></u></td></tr>
<tr><th id="76">76</th><td><u>#include <a href="../../../../include/c++/7/queue.html">&lt;queue&gt;</a></u></td></tr>
<tr><th id="77">77</th><td><u>#include <a href="../../../../include/c++/7/tuple.html">&lt;tuple&gt;</a></u></td></tr>
<tr><th id="78">78</th><td><u>#include <a href="../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "regalloc"</u></td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumGlobalSplits = {&quot;regalloc&quot;, &quot;NumGlobalSplits&quot;, &quot;Number of split global live ranges&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumGlobalSplits" title='NumGlobalSplits' data-ref="NumGlobalSplits">NumGlobalSplits</dfn>, <q>"Number of split global live ranges"</q>);</td></tr>
<tr><th id="85">85</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumLocalSplits = {&quot;regalloc&quot;, &quot;NumLocalSplits&quot;, &quot;Number of split local live ranges&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumLocalSplits" title='NumLocalSplits' data-ref="NumLocalSplits">NumLocalSplits</dfn>,  <q>"Number of split local live ranges"</q>);</td></tr>
<tr><th id="86">86</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumEvicted = {&quot;regalloc&quot;, &quot;NumEvicted&quot;, &quot;Number of interferences evicted&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumEvicted" title='NumEvicted' data-ref="NumEvicted">NumEvicted</dfn>,      <q>"Number of interferences evicted"</q>);</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<a class="type" href="SplitKit.h.html#llvm::SplitEditor" title='llvm::SplitEditor' data-ref="llvm::SplitEditor">SplitEditor</a>::<a class="type" href="SplitKit.h.html#llvm::SplitEditor::ComplementSpillMode" title='llvm::SplitEditor::ComplementSpillMode' data-ref="llvm::SplitEditor::ComplementSpillMode">ComplementSpillMode</a>&gt; <dfn class="tu decl def" id="SplitSpillMode" title='SplitSpillMode' data-type='cl::opt&lt;SplitEditor::ComplementSpillMode&gt;' data-ref="SplitSpillMode">SplitSpillMode</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="89">89</th><td>    <q>"split-spill-mode"</q>, <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="90">90</th><td>    <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Spill mode for splitting live ranges"</q>),</td></tr>
<tr><th id="91">91</th><td>    <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl6valuesEDpT_" title='llvm::cl::values' data-ref="_ZN4llvm2cl6valuesEDpT_">values</a>(<a class="macro" href="../../include/llvm/Support/CommandLine.h.html#627" title="llvm::cl::OptionEnumValue { &quot;default&quot;, int(SplitEditor::SM_Partition), &quot;Default&quot; }" data-ref="_M/clEnumValN">clEnumValN</a>(<a class="type" href="SplitKit.h.html#llvm::SplitEditor" title='llvm::SplitEditor' data-ref="llvm::SplitEditor">SplitEditor</a>::<a class="enum" href="SplitKit.h.html#llvm::SplitEditor::ComplementSpillMode::SM_Partition" title='llvm::SplitEditor::ComplementSpillMode::SM_Partition' data-ref="llvm::SplitEditor::ComplementSpillMode::SM_Partition">SM_Partition</a>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"default"</q>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Default"</q>),</td></tr>
<tr><th id="92">92</th><td>               <a class="macro" href="../../include/llvm/Support/CommandLine.h.html#627" title="llvm::cl::OptionEnumValue { &quot;size&quot;, int(SplitEditor::SM_Size), &quot;Optimize for size&quot; }" data-ref="_M/clEnumValN">clEnumValN</a>(<a class="type" href="SplitKit.h.html#llvm::SplitEditor" title='llvm::SplitEditor' data-ref="llvm::SplitEditor">SplitEditor</a>::<a class="enum" href="SplitKit.h.html#llvm::SplitEditor::ComplementSpillMode::SM_Size" title='llvm::SplitEditor::ComplementSpillMode::SM_Size' data-ref="llvm::SplitEditor::ComplementSpillMode::SM_Size">SM_Size</a>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"size"</q>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Optimize for size"</q>),</td></tr>
<tr><th id="93">93</th><td>               <a class="macro" href="../../include/llvm/Support/CommandLine.h.html#627" title="llvm::cl::OptionEnumValue { &quot;speed&quot;, int(SplitEditor::SM_Speed), &quot;Optimize for speed&quot; }" data-ref="_M/clEnumValN">clEnumValN</a>(<a class="type" href="SplitKit.h.html#llvm::SplitEditor" title='llvm::SplitEditor' data-ref="llvm::SplitEditor">SplitEditor</a>::<a class="enum" href="SplitKit.h.html#llvm::SplitEditor::ComplementSpillMode::SM_Speed" title='llvm::SplitEditor::ComplementSpillMode::SM_Speed' data-ref="llvm::SplitEditor::ComplementSpillMode::SM_Speed">SM_Speed</a>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"speed"</q>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Optimize for speed"</q>)),</td></tr>
<tr><th id="94">94</th><td>    <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<a class="type" href="SplitKit.h.html#llvm::SplitEditor" title='llvm::SplitEditor' data-ref="llvm::SplitEditor">SplitEditor</a>::<a class="enum" href="SplitKit.h.html#llvm::SplitEditor::ComplementSpillMode::SM_Speed" title='llvm::SplitEditor::ComplementSpillMode::SM_Speed' data-ref="llvm::SplitEditor::ComplementSpillMode::SM_Speed">SM_Speed</a>));</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>unsigned</em>&gt;</td></tr>
<tr><th id="97">97</th><td><dfn class="tu decl def" id="LastChanceRecoloringMaxDepth" title='LastChanceRecoloringMaxDepth' data-type='cl::opt&lt;unsigned int&gt;' data-ref="LastChanceRecoloringMaxDepth">LastChanceRecoloringMaxDepth</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"lcr-max-depth"</q>, <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="98">98</th><td>                             <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Last chance recoloring max depth"</q>),</td></tr>
<tr><th id="99">99</th><td>                             <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<var>5</var>));</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl def" id="LastChanceRecoloringMaxInterference" title='LastChanceRecoloringMaxInterference' data-type='cl::opt&lt;unsigned int&gt;' data-ref="LastChanceRecoloringMaxInterference">LastChanceRecoloringMaxInterference</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="102">102</th><td>    <q>"lcr-max-interf"</q>, <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="103">103</th><td>    <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Last chance recoloring maximum number of considered"</q></td></tr>
<tr><th id="104">104</th><td>             <q>" interference at a time"</q>),</td></tr>
<tr><th id="105">105</th><td>    <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<var>8</var>));</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="ExhaustiveSearch" title='ExhaustiveSearch' data-type='cl::opt&lt;bool&gt;' data-ref="ExhaustiveSearch">ExhaustiveSearch</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="108">108</th><td>    <q>"exhaustive-register-search"</q>, <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::NotHidden" title='llvm::cl::OptionHidden::NotHidden' data-ref="llvm::cl::OptionHidden::NotHidden">NotHidden</a>,</td></tr>
<tr><th id="109">109</th><td>    <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Exhaustive Search for registers bypassing the depth "</q></td></tr>
<tr><th id="110">110</th><td>             <q>"and interference cutoffs of last chance recoloring"</q>),</td></tr>
<tr><th id="111">111</th><td>    <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnableLocalReassignment" title='EnableLocalReassignment' data-type='cl::opt&lt;bool&gt;' data-ref="EnableLocalReassignment">EnableLocalReassignment</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="114">114</th><td>    <q>"enable-local-reassign"</q>, <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="115">115</th><td>    <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Local reassignment can yield better allocation decisions, but "</q></td></tr>
<tr><th id="116">116</th><td>             <q>"may be compile time intensive"</q>),</td></tr>
<tr><th id="117">117</th><td>    <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>));</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnableDeferredSpilling" title='EnableDeferredSpilling' data-type='cl::opt&lt;bool&gt;' data-ref="EnableDeferredSpilling">EnableDeferredSpilling</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="120">120</th><td>    <q>"enable-deferred-spilling"</q>, <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="121">121</th><td>    <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Instead of spilling a variable right away, defer the actual "</q></td></tr>
<tr><th id="122">122</th><td>             <q>"code insertion to the end of the allocation. That way the "</q></td></tr>
<tr><th id="123">123</th><td>             <q>"allocator might still find a suitable coloring for this "</q></td></tr>
<tr><th id="124">124</th><td>             <q>"variable because of other evicted variables."</q>),</td></tr>
<tr><th id="125">125</th><td>    <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>));</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>unsigned</em>&gt;</td></tr>
<tr><th id="128">128</th><td>    <dfn class="tu decl def" id="HugeSizeForSplit" title='HugeSizeForSplit' data-type='cl::opt&lt;unsigned int&gt;' data-ref="HugeSizeForSplit">HugeSizeForSplit</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"huge-size-for-split"</q>, <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="129">129</th><td>                     <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"A threshold of live range size which may cause "</q></td></tr>
<tr><th id="130">130</th><td>                              <q>"high compile time cost in global splitting."</q>),</td></tr>
<tr><th id="131">131</th><td>                     <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<var>5000</var>));</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><i  data-doc="CSRFirstTimeCost">// FIXME: Find a good default for this flag and remove the flag.</i></td></tr>
<tr><th id="134">134</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>unsigned</em>&gt;</td></tr>
<tr><th id="135">135</th><td><dfn class="tu decl def" id="CSRFirstTimeCost" title='CSRFirstTimeCost' data-type='cl::opt&lt;unsigned int&gt;' data-ref="CSRFirstTimeCost">CSRFirstTimeCost</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"regalloc-csr-first-time-cost"</q>,</td></tr>
<tr><th id="136">136</th><td>              <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Cost for first time use of callee-saved register."</q>),</td></tr>
<tr><th id="137">137</th><td>              <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<var>0</var>), <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="ConsiderLocalIntervalCost" title='ConsiderLocalIntervalCost' data-type='cl::opt&lt;bool&gt;' data-ref="ConsiderLocalIntervalCost">ConsiderLocalIntervalCost</dfn><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="140">140</th><td>    <q>"condsider-local-interval-cost"</q>, <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="141">141</th><td>    <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Consider the cost of local intervals created by a split "</q></td></tr>
<tr><th id="142">142</th><td>             <q>"candidate when choosing the best split candidate."</q>),</td></tr>
<tr><th id="143">143</th><td>    <span class="namespace">cl::</span><a class="ref" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>));</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td><em>static</em> <a class="type" href="../../include/llvm/CodeGen/RegAllocRegistry.h.html#llvm::RegisterRegAlloc" title='llvm::RegisterRegAlloc' data-ref="llvm::RegisterRegAlloc">RegisterRegAlloc</a> <dfn class="tu decl def" id="greedyRegAlloc" title='greedyRegAlloc' data-type='llvm::RegisterRegAlloc' data-ref="greedyRegAlloc">greedyRegAlloc</dfn><a class="ref" href="../../include/llvm/CodeGen/RegAllocRegistry.h.html#_ZN4llvm16RegisterRegAllocC1EPKcS2_PFPNS_12FunctionPassEvE" title='llvm::RegisterRegAlloc::RegisterRegAlloc' data-ref="_ZN4llvm16RegisterRegAllocC1EPKcS2_PFPNS_12FunctionPassEvE">(</a><q>"greedy"</q>, <q>"greedy register allocator"</q>,</td></tr>
<tr><th id="146">146</th><td>                                       <a class="ref" href="#_ZN4llvm29createGreedyRegisterAllocatorEv" title='llvm::createGreedyRegisterAllocator' data-ref="_ZN4llvm29createGreedyRegisterAllocatorEv">createGreedyRegisterAllocator</a>);</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td><b>namespace</b> {</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</dfn> : <b>public</b> <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>,</td></tr>
<tr><th id="151">151</th><td>                 <b>public</b> <a class="type" href="RegAllocBase.h.html#llvm::RegAllocBase" title='llvm::RegAllocBase' data-ref="llvm::RegAllocBase">RegAllocBase</a>,</td></tr>
<tr><th id="152">152</th><td>                 <b>private</b> <a class="type" href="../../include/llvm/CodeGen/LiveRangeEdit.h.html#llvm::LiveRangeEdit" title='llvm::LiveRangeEdit' data-ref="llvm::LiveRangeEdit">LiveRangeEdit</a>::<a class="type" href="../../include/llvm/CodeGen/LiveRangeEdit.h.html#llvm::LiveRangeEdit::Delegate" title='llvm::LiveRangeEdit::Delegate' data-ref="llvm::LiveRangeEdit::Delegate">Delegate</a> {</td></tr>
<tr><th id="153">153</th><td>  <i  data-doc="(anonymousnamespace)::RAGreedy::PQueue">// Convenient shortcuts.</i></td></tr>
<tr><th id="154">154</th><td>  <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::RAGreedy::PQueue" title='(anonymous namespace)::RAGreedy::PQueue' data-type='std::priority_queue&lt;std::pair&lt;unsigned int, unsigned int&gt; &gt;' data-ref="(anonymousnamespace)::RAGreedy::PQueue">PQueue</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_queue.h.html#std::priority_queue" title='std::priority_queue' data-ref="std::priority_queue">priority_queue</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;&gt;;</td></tr>
<tr><th id="155">155</th><td>  <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::RAGreedy::SmallLISet" title='(anonymous namespace)::RAGreedy::SmallLISet' data-type='SmallPtrSet&lt;llvm::LiveInterval *, 4&gt;' data-ref="(anonymousnamespace)::RAGreedy::SmallLISet">SmallLISet</dfn> = <a class="type" href="../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> *, <var>4</var>&gt;;</td></tr>
<tr><th id="156">156</th><td>  <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::RAGreedy::SmallVirtRegSet" title='(anonymous namespace)::RAGreedy::SmallVirtRegSet' data-type='SmallSet&lt;unsigned int, 16&gt;' data-ref="(anonymousnamespace)::RAGreedy::SmallVirtRegSet">SmallVirtRegSet</dfn> = <a class="type" href="../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>16</var>&gt;;</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td>  <i  data-doc="(anonymousnamespace)::RAGreedy::MF">// context</i></td></tr>
<tr><th id="159">159</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="tu decl" id="(anonymousnamespace)::RAGreedy::MF" title='(anonymous namespace)::RAGreedy::MF' data-type='llvm::MachineFunction *' data-ref="(anonymousnamespace)::RAGreedy::MF">MF</dfn>;</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td>  <i  data-doc="(anonymousnamespace)::RAGreedy::TII">// Shortcuts to some useful interface.</i></td></tr>
<tr><th id="162">162</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::RAGreedy::TII" title='(anonymous namespace)::RAGreedy::TII' data-type='const llvm::TargetInstrInfo *' data-ref="(anonymousnamespace)::RAGreedy::TII">TII</dfn>;</td></tr>
<tr><th id="163">163</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::RAGreedy::TRI" title='(anonymous namespace)::RAGreedy::TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="(anonymousnamespace)::RAGreedy::TRI">TRI</dfn>;</td></tr>
<tr><th id="164">164</th><td>  <a class="type" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo" title='llvm::RegisterClassInfo' data-ref="llvm::RegisterClassInfo">RegisterClassInfo</a> <dfn class="tu decl" id="(anonymousnamespace)::RAGreedy::RCI" title='(anonymous namespace)::RAGreedy::RCI' data-type='llvm::RegisterClassInfo' data-ref="(anonymousnamespace)::RAGreedy::RCI">RCI</dfn>;</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td>  <i  data-doc="(anonymousnamespace)::RAGreedy::Indexes">// analyses</i></td></tr>
<tr><th id="167">167</th><td>  <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndexes" title='llvm::SlotIndexes' data-ref="llvm::SlotIndexes">SlotIndexes</a> *<dfn class="tu decl" id="(anonymousnamespace)::RAGreedy::Indexes" title='(anonymous namespace)::RAGreedy::Indexes' data-type='llvm::SlotIndexes *' data-ref="(anonymousnamespace)::RAGreedy::Indexes">Indexes</dfn>;</td></tr>
<tr><th id="168">168</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBlockFrequencyInfo.h.html#llvm::MachineBlockFrequencyInfo" title='llvm::MachineBlockFrequencyInfo' data-ref="llvm::MachineBlockFrequencyInfo">MachineBlockFrequencyInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::RAGreedy::MBFI" title='(anonymous namespace)::RAGreedy::MBFI' data-type='llvm::MachineBlockFrequencyInfo *' data-ref="(anonymousnamespace)::RAGreedy::MBFI">MBFI</dfn>;</td></tr>
<tr><th id="169">169</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a> *<dfn class="tu decl" id="(anonymousnamespace)::RAGreedy::DomTree" title='(anonymous namespace)::RAGreedy::DomTree' data-type='llvm::MachineDominatorTree *' data-ref="(anonymousnamespace)::RAGreedy::DomTree">DomTree</dfn>;</td></tr>
<tr><th id="170">170</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::RAGreedy::Loops" title='(anonymous namespace)::RAGreedy::Loops' data-type='llvm::MachineLoopInfo *' data-ref="(anonymousnamespace)::RAGreedy::Loops">Loops</dfn>;</td></tr>
<tr><th id="171">171</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineOptimizationRemarkEmitter.h.html#llvm::MachineOptimizationRemarkEmitter" title='llvm::MachineOptimizationRemarkEmitter' data-ref="llvm::MachineOptimizationRemarkEmitter">MachineOptimizationRemarkEmitter</a> *<dfn class="tu decl" id="(anonymousnamespace)::RAGreedy::ORE" title='(anonymous namespace)::RAGreedy::ORE' data-type='llvm::MachineOptimizationRemarkEmitter *' data-ref="(anonymousnamespace)::RAGreedy::ORE">ORE</dfn>;</td></tr>
<tr><th id="172">172</th><td>  <a class="type" href="../../include/llvm/CodeGen/EdgeBundles.h.html#llvm::EdgeBundles" title='llvm::EdgeBundles' data-ref="llvm::EdgeBundles">EdgeBundles</a> *<dfn class="tu decl" id="(anonymousnamespace)::RAGreedy::Bundles" title='(anonymous namespace)::RAGreedy::Bundles' data-type='llvm::EdgeBundles *' data-ref="(anonymousnamespace)::RAGreedy::Bundles">Bundles</dfn>;</td></tr>
<tr><th id="173">173</th><td>  <a class="type" href="SpillPlacement.h.html#llvm::SpillPlacement" title='llvm::SpillPlacement' data-ref="llvm::SpillPlacement">SpillPlacement</a> *<dfn class="tu decl" id="(anonymousnamespace)::RAGreedy::SpillPlacer" title='(anonymous namespace)::RAGreedy::SpillPlacer' data-type='llvm::SpillPlacement *' data-ref="(anonymousnamespace)::RAGreedy::SpillPlacer">SpillPlacer</dfn>;</td></tr>
<tr><th id="174">174</th><td>  <a class="type" href="LiveDebugVariables.h.html#llvm::LiveDebugVariables" title='llvm::LiveDebugVariables' data-ref="llvm::LiveDebugVariables">LiveDebugVariables</a> *<dfn class="tu decl" id="(anonymousnamespace)::RAGreedy::DebugVars" title='(anonymous namespace)::RAGreedy::DebugVars' data-type='llvm::LiveDebugVariables *' data-ref="(anonymousnamespace)::RAGreedy::DebugVars">DebugVars</dfn>;</td></tr>
<tr><th id="175">175</th><td>  <a class="typedef" href="../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="tu decl" id="(anonymousnamespace)::RAGreedy::AA" title='(anonymous namespace)::RAGreedy::AA' data-type='AliasAnalysis *' data-ref="(anonymousnamespace)::RAGreedy::AA">AA</dfn>;</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td>  <i  data-doc="(anonymousnamespace)::RAGreedy::SpillerInstance">// state</i></td></tr>
<tr><th id="178">178</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="Spiller.h.html#llvm::Spiller" title='llvm::Spiller' data-ref="llvm::Spiller">Spiller</a>&gt; <dfn class="tu decl" id="(anonymousnamespace)::RAGreedy::SpillerInstance" title='(anonymous namespace)::RAGreedy::SpillerInstance' data-type='std::unique_ptr&lt;Spiller&gt;' data-ref="(anonymousnamespace)::RAGreedy::SpillerInstance">SpillerInstance</dfn>;</td></tr>
<tr><th id="179">179</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::RAGreedy::PQueue" title='(anonymous namespace)::RAGreedy::PQueue' data-type='std::priority_queue&lt;std::pair&lt;unsigned int, unsigned int&gt; &gt;' data-ref="(anonymousnamespace)::RAGreedy::PQueue">PQueue</a> <dfn class="tu decl" id="(anonymousnamespace)::RAGreedy::Queue" title='(anonymous namespace)::RAGreedy::Queue' data-type='PQueue' data-ref="(anonymousnamespace)::RAGreedy::Queue">Queue</dfn>;</td></tr>
<tr><th id="180">180</th><td>  <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::RAGreedy::NextCascade" title='(anonymous namespace)::RAGreedy::NextCascade' data-type='unsigned int' data-ref="(anonymousnamespace)::RAGreedy::NextCascade">NextCascade</dfn>;</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td>  <i  data-doc="(anonymousnamespace)::RAGreedy::LiveRangeStage">// Live ranges pass through a number of stages as we try to allocate them.</i></td></tr>
<tr><th id="183">183</th><td><i  data-doc="(anonymousnamespace)::RAGreedy::LiveRangeStage">  // Some of the stages may also create new live ranges:</i></td></tr>
<tr><th id="184">184</th><td><i  data-doc="(anonymousnamespace)::RAGreedy::LiveRangeStage">  //</i></td></tr>
<tr><th id="185">185</th><td><i  data-doc="(anonymousnamespace)::RAGreedy::LiveRangeStage">  // - Region splitting.</i></td></tr>
<tr><th id="186">186</th><td><i  data-doc="(anonymousnamespace)::RAGreedy::LiveRangeStage">  // - Per-block splitting.</i></td></tr>
<tr><th id="187">187</th><td><i  data-doc="(anonymousnamespace)::RAGreedy::LiveRangeStage">  // - Local splitting.</i></td></tr>
<tr><th id="188">188</th><td><i  data-doc="(anonymousnamespace)::RAGreedy::LiveRangeStage">  // - Spilling.</i></td></tr>
<tr><th id="189">189</th><td><i  data-doc="(anonymousnamespace)::RAGreedy::LiveRangeStage">  //</i></td></tr>
<tr><th id="190">190</th><td><i  data-doc="(anonymousnamespace)::RAGreedy::LiveRangeStage">  // Ranges produced by one of the stages skip the previous stages when they are</i></td></tr>
<tr><th id="191">191</th><td><i  data-doc="(anonymousnamespace)::RAGreedy::LiveRangeStage">  // dequeued. This improves performance because we can skip interference checks</i></td></tr>
<tr><th id="192">192</th><td><i  data-doc="(anonymousnamespace)::RAGreedy::LiveRangeStage">  // that are unlikely to give any results. It also guarantees that the live</i></td></tr>
<tr><th id="193">193</th><td><i  data-doc="(anonymousnamespace)::RAGreedy::LiveRangeStage">  // range splitting algorithm terminates, something that is otherwise hard to</i></td></tr>
<tr><th id="194">194</th><td><i  data-doc="(anonymousnamespace)::RAGreedy::LiveRangeStage">  // ensure.</i></td></tr>
<tr><th id="195">195</th><td>  <b>enum</b> <dfn class="tu type def" id="(anonymousnamespace)::RAGreedy::LiveRangeStage" title='(anonymous namespace)::RAGreedy::LiveRangeStage' data-ref="(anonymousnamespace)::RAGreedy::LiveRangeStage">LiveRangeStage</dfn> {</td></tr>
<tr><th id="196">196</th><td>    <i class="doc" data-doc="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_New">/// Newly created live range that has never been queued.</i></td></tr>
<tr><th id="197">197</th><td>    <dfn class="tu enum" id="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_New" title='(anonymous namespace)::RAGreedy::LiveRangeStage::RS_New' data-type='0' data-ref="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_New">RS_New</dfn>,</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td>    <i class="doc" data-doc="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Assign">/// Only attempt assignment and eviction. Then requeue as RS_Split.</i></td></tr>
<tr><th id="200">200</th><td>    <dfn class="tu enum" id="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Assign" title='(anonymous namespace)::RAGreedy::LiveRangeStage::RS_Assign' data-type='1' data-ref="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Assign">RS_Assign</dfn>,</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td>    <i class="doc" data-doc="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Split">/// Attempt live range splitting if assignment is impossible.</i></td></tr>
<tr><th id="203">203</th><td>    <dfn class="tu enum" id="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Split" title='(anonymous namespace)::RAGreedy::LiveRangeStage::RS_Split' data-type='2' data-ref="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Split">RS_Split</dfn>,</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td>    <i class="doc" data-doc="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Split2">/// Attempt more aggressive live range splitting that is guaranteed to make</i></td></tr>
<tr><th id="206">206</th><td><i class="doc" data-doc="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Split2">    /// progress.  This is used for split products that may not be making</i></td></tr>
<tr><th id="207">207</th><td><i class="doc" data-doc="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Split2">    /// progress.</i></td></tr>
<tr><th id="208">208</th><td>    <dfn class="tu enum" id="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Split2" title='(anonymous namespace)::RAGreedy::LiveRangeStage::RS_Split2' data-type='3' data-ref="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Split2">RS_Split2</dfn>,</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td>    <i class="doc" data-doc="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Spill">/// Live range will be spilled.  No more splitting will be attempted.</i></td></tr>
<tr><th id="211">211</th><td>    <dfn class="tu enum" id="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Spill" title='(anonymous namespace)::RAGreedy::LiveRangeStage::RS_Spill' data-type='4' data-ref="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Spill">RS_Spill</dfn>,</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>    <i class="doc" data-doc="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Memory">/// Live range is in memory. Because of other evictions, it might get moved</i></td></tr>
<tr><th id="215">215</th><td><i class="doc" data-doc="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Memory">    /// in a register in the end.</i></td></tr>
<tr><th id="216">216</th><td>    <dfn class="tu enum" id="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Memory" title='(anonymous namespace)::RAGreedy::LiveRangeStage::RS_Memory' data-type='5' data-ref="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Memory">RS_Memory</dfn>,</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td>    <i class="doc" data-doc="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Done">/// There is nothing more we can do to this live range.  Abort compilation</i></td></tr>
<tr><th id="219">219</th><td><i class="doc" data-doc="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Done">    /// if it can't be assigned.</i></td></tr>
<tr><th id="220">220</th><td>    <dfn class="tu enum" id="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Done" title='(anonymous namespace)::RAGreedy::LiveRangeStage::RS_Done' data-type='6' data-ref="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Done">RS_Done</dfn></td></tr>
<tr><th id="221">221</th><td>  };</td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td>  <i  data-doc="(anonymousnamespace)::RAGreedy::CutOffStage">// Enum CutOffStage to keep a track whether the register allocation failed</i></td></tr>
<tr><th id="224">224</th><td><i  data-doc="(anonymousnamespace)::RAGreedy::CutOffStage">  // because of the cutoffs encountered in last chance recoloring.</i></td></tr>
<tr><th id="225">225</th><td><i  data-doc="(anonymousnamespace)::RAGreedy::CutOffStage">  // Note: This is used as bitmask. New value should be next power of 2.</i></td></tr>
<tr><th id="226">226</th><td>  <b>enum</b> <dfn class="tu type def" id="(anonymousnamespace)::RAGreedy::CutOffStage" title='(anonymous namespace)::RAGreedy::CutOffStage' data-ref="(anonymousnamespace)::RAGreedy::CutOffStage">CutOffStage</dfn> {</td></tr>
<tr><th id="227">227</th><td>    <i  data-doc="(anonymousnamespace)::RAGreedy::CutOffStage::CO_None">// No cutoffs encountered</i></td></tr>
<tr><th id="228">228</th><td>    <dfn class="tu enum" id="(anonymousnamespace)::RAGreedy::CutOffStage::CO_None" title='(anonymous namespace)::RAGreedy::CutOffStage::CO_None' data-type='0' data-ref="(anonymousnamespace)::RAGreedy::CutOffStage::CO_None">CO_None</dfn> = <var>0</var>,</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td>    <i  data-doc="(anonymousnamespace)::RAGreedy::CutOffStage::CO_Depth">// lcr-max-depth cutoff encountered</i></td></tr>
<tr><th id="231">231</th><td>    <dfn class="tu enum" id="(anonymousnamespace)::RAGreedy::CutOffStage::CO_Depth" title='(anonymous namespace)::RAGreedy::CutOffStage::CO_Depth' data-type='1' data-ref="(anonymousnamespace)::RAGreedy::CutOffStage::CO_Depth">CO_Depth</dfn> = <var>1</var>,</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td>    <i  data-doc="(anonymousnamespace)::RAGreedy::CutOffStage::CO_Interf">// lcr-max-interf cutoff encountered</i></td></tr>
<tr><th id="234">234</th><td>    <dfn class="tu enum" id="(anonymousnamespace)::RAGreedy::CutOffStage::CO_Interf" title='(anonymous namespace)::RAGreedy::CutOffStage::CO_Interf' data-type='2' data-ref="(anonymousnamespace)::RAGreedy::CutOffStage::CO_Interf">CO_Interf</dfn> = <var>2</var></td></tr>
<tr><th id="235">235</th><td>  };</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td>  <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="tu decl" id="(anonymousnamespace)::RAGreedy::CutOffInfo" title='(anonymous namespace)::RAGreedy::CutOffInfo' data-type='uint8_t' data-ref="(anonymousnamespace)::RAGreedy::CutOffInfo">CutOffInfo</dfn>;</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td><u>#<span data-ppcond="239">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="240">240</th><td>  <em>static</em> <em>const</em> <em>char</em> *<em>const</em> <dfn class="tu decl" id="(anonymousnamespace)::RAGreedy::StageName" title='(anonymous namespace)::RAGreedy::StageName' data-type='const char *const []' data-ref="(anonymousnamespace)::RAGreedy::StageName">StageName</dfn>[];</td></tr>
<tr><th id="241">241</th><td><u>#<span data-ppcond="239">endif</span></u></td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td>  <i  data-doc="(anonymousnamespace)::RAGreedy::RegInfo">// RegInfo - Keep additional information about each live range.</i></td></tr>
<tr><th id="244">244</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::RAGreedy::RegInfo" title='(anonymous namespace)::RAGreedy::RegInfo' data-ref="(anonymousnamespace)::RAGreedy::RegInfo">RegInfo</dfn> {</td></tr>
<tr><th id="245">245</th><td>    <a class="tu type" href="#(anonymousnamespace)::RAGreedy::LiveRangeStage" title='(anonymous namespace)::RAGreedy::LiveRangeStage' data-ref="(anonymousnamespace)::RAGreedy::LiveRangeStage">LiveRangeStage</a> <dfn class="tu decl" id="(anonymousnamespace)::RAGreedy::RegInfo::Stage" title='(anonymous namespace)::RAGreedy::RegInfo::Stage' data-type='(anonymous namespace)::RAGreedy::LiveRangeStage' data-ref="(anonymousnamespace)::RAGreedy::RegInfo::Stage">Stage</dfn> = <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_New" title='(anonymous namespace)::RAGreedy::LiveRangeStage::RS_New' data-ref="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_New">RS_New</a>;</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td>    <i  data-doc="(anonymousnamespace)::RAGreedy::RegInfo::Cascade">// Cascade - Eviction loop prevention. See canEvictInterference().</i></td></tr>
<tr><th id="248">248</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::RAGreedy::RegInfo::Cascade" title='(anonymous namespace)::RAGreedy::RegInfo::Cascade' data-type='unsigned int' data-ref="(anonymousnamespace)::RAGreedy::RegInfo::Cascade">Cascade</dfn> = <var>0</var>;</td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td>    <dfn class="tu decl" id="_ZN12_GLOBAL__N_18RAGreedy7RegInfoC1Ev" title='(anonymous namespace)::RAGreedy::RegInfo::RegInfo' data-type='void (anonymous namespace)::RAGreedy::RegInfo::RegInfo()' data-ref="_ZN12_GLOBAL__N_18RAGreedy7RegInfoC1Ev">RegInfo</dfn>() = <b>default</b>;</td></tr>
<tr><th id="251">251</th><td>  };</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td>  <a class="type" href="../../include/llvm/ADT/IndexedMap.h.html#llvm::IndexedMap" title='llvm::IndexedMap' data-ref="llvm::IndexedMap">IndexedMap</a>&lt;<a class="tu type" href="#(anonymousnamespace)::RAGreedy::RegInfo" title='(anonymous namespace)::RAGreedy::RegInfo' data-ref="(anonymousnamespace)::RAGreedy::RegInfo">RegInfo</a>, <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::VirtReg2IndexFunctor" title='llvm::VirtReg2IndexFunctor' data-ref="llvm::VirtReg2IndexFunctor">VirtReg2IndexFunctor</a>&gt; <dfn class="tu decl" id="(anonymousnamespace)::RAGreedy::ExtraRegInfo" title='(anonymous namespace)::RAGreedy::ExtraRegInfo' data-type='IndexedMap&lt;(anonymous namespace)::RAGreedy::RegInfo, llvm::VirtReg2IndexFunctor&gt;' data-ref="(anonymousnamespace)::RAGreedy::ExtraRegInfo">ExtraRegInfo</dfn>;</td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td>  <a class="tu type" href="#(anonymousnamespace)::RAGreedy::LiveRangeStage" title='(anonymous namespace)::RAGreedy::LiveRangeStage' data-ref="(anonymousnamespace)::RAGreedy::LiveRangeStage">LiveRangeStage</a> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_18RAGreedy8getStageERKN4llvm12LiveIntervalE" title='(anonymous namespace)::RAGreedy::getStage' data-type='(anonymous namespace)::RAGreedy::LiveRangeStage (anonymous namespace)::RAGreedy::getStage(const llvm::LiveInterval &amp; VirtReg) const' data-ref="_ZNK12_GLOBAL__N_18RAGreedy8getStageERKN4llvm12LiveIntervalE">getStage</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col2 decl" id="12VirtReg" title='VirtReg' data-type='const llvm::LiveInterval &amp;' data-ref="12VirtReg">VirtReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="256">256</th><td>    <b>return</b> <a class="tu member" href="#(anonymousnamespace)::RAGreedy::ExtraRegInfo" title='(anonymous namespace)::RAGreedy::ExtraRegInfo' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::ExtraRegInfo">ExtraRegInfo</a><a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZNK4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-use='c' data-ref="_ZNK4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col2 ref" href="#12VirtReg" title='VirtReg' data-ref="12VirtReg">VirtReg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::RegInfo::Stage" title='(anonymous namespace)::RAGreedy::RegInfo::Stage' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::RegInfo::Stage">Stage</a>;</td></tr>
<tr><th id="257">257</th><td>  }</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy8setStageERKN4llvm12LiveIntervalENS0_14LiveRangeStageE" title='(anonymous namespace)::RAGreedy::setStage' data-type='void (anonymous namespace)::RAGreedy::setStage(const llvm::LiveInterval &amp; VirtReg, (anonymous namespace)::RAGreedy::LiveRangeStage Stage)' data-ref="_ZN12_GLOBAL__N_18RAGreedy8setStageERKN4llvm12LiveIntervalENS0_14LiveRangeStageE">setStage</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col3 decl" id="13VirtReg" title='VirtReg' data-type='const llvm::LiveInterval &amp;' data-ref="13VirtReg">VirtReg</dfn>, <a class="tu type" href="#(anonymousnamespace)::RAGreedy::LiveRangeStage" title='(anonymous namespace)::RAGreedy::LiveRangeStage' data-ref="(anonymousnamespace)::RAGreedy::LiveRangeStage">LiveRangeStage</a> <dfn class="local col4 decl" id="14Stage" title='Stage' data-type='(anonymous namespace)::RAGreedy::LiveRangeStage' data-ref="14Stage">Stage</dfn>) {</td></tr>
<tr><th id="260">260</th><td>    <a class="tu member" href="#(anonymousnamespace)::RAGreedy::ExtraRegInfo" title='(anonymous namespace)::RAGreedy::ExtraRegInfo' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::ExtraRegInfo">ExtraRegInfo</a>.<a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMap6resizeENS_11SmallVectorIT_Lj0EE9size_typeE" title='llvm::IndexedMap::resize' data-use='c' data-ref="_ZN4llvm10IndexedMap6resizeENS_11SmallVectorIT_Lj0EE9size_typeE">resize</a>(<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::MRI" title='llvm::RegAllocBase::MRI' data-ref="llvm::RegAllocBase::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv" title='llvm::MachineRegisterInfo::getNumVirtRegs' data-ref="_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv">getNumVirtRegs</a>());</td></tr>
<tr><th id="261">261</th><td>    <a class="tu member" href="#(anonymousnamespace)::RAGreedy::ExtraRegInfo" title='(anonymous namespace)::RAGreedy::ExtraRegInfo' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::ExtraRegInfo">ExtraRegInfo</a><a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-use='c' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col3 ref" href="#13VirtReg" title='VirtReg' data-ref="13VirtReg">VirtReg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::RegInfo::Stage" title='(anonymous namespace)::RAGreedy::RegInfo::Stage' data-use='w' data-ref="(anonymousnamespace)::RAGreedy::RegInfo::Stage">Stage</a> = <a class="local col4 ref" href="#14Stage" title='Stage' data-ref="14Stage">Stage</a>;</td></tr>
<tr><th id="262">262</th><td>  }</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td>  <b>template</b>&lt;<b>typename</b> Iterator&gt;</td></tr>
<tr><th id="265">265</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy8setStageET_S1_NS0_14LiveRangeStageE" title='(anonymous namespace)::RAGreedy::setStage' data-type='void (anonymous namespace)::RAGreedy::setStage(Iterator Begin, Iterator End, (anonymous namespace)::RAGreedy::LiveRangeStage NewStage)' data-ref="_ZN12_GLOBAL__N_18RAGreedy8setStageET_S1_NS0_14LiveRangeStageE">setStage</dfn>(Iterator <dfn class="local col5 decl" id="15Begin" title='Begin' data-type='Iterator' data-ref="15Begin">Begin</dfn>, Iterator <dfn class="local col6 decl" id="16End" title='End' data-type='Iterator' data-ref="16End">End</dfn>, <a class="tu type" href="#(anonymousnamespace)::RAGreedy::LiveRangeStage" title='(anonymous namespace)::RAGreedy::LiveRangeStage' data-ref="(anonymousnamespace)::RAGreedy::LiveRangeStage">LiveRangeStage</a> <dfn class="local col7 decl" id="17NewStage" title='NewStage' data-type='(anonymous namespace)::RAGreedy::LiveRangeStage' data-ref="17NewStage">NewStage</dfn>) {</td></tr>
<tr><th id="266">266</th><td>    <a class="tu member" href="#(anonymousnamespace)::RAGreedy::ExtraRegInfo" title='(anonymous namespace)::RAGreedy::ExtraRegInfo' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::ExtraRegInfo">ExtraRegInfo</a>.<a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMap6resizeENS_11SmallVectorIT_Lj0EE9size_typeE" title='llvm::IndexedMap::resize' data-use='c' data-ref="_ZN4llvm10IndexedMap6resizeENS_11SmallVectorIT_Lj0EE9size_typeE">resize</a>(<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::MRI" title='llvm::RegAllocBase::MRI' data-ref="llvm::RegAllocBase::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv" title='llvm::MachineRegisterInfo::getNumVirtRegs' data-ref="_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv">getNumVirtRegs</a>());</td></tr>
<tr><th id="267">267</th><td>    <b>for</b> (;<a class="local col5 ref" href="#15Begin" title='Begin' data-ref="15Begin">Begin</a> != <a class="local col6 ref" href="#16End" title='End' data-ref="16End">End</a>; ++<a class="local col5 ref" href="#15Begin" title='Begin' data-ref="15Begin">Begin</a>) {</td></tr>
<tr><th id="268">268</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="18Reg" title='Reg' data-type='unsigned int' data-ref="18Reg">Reg</dfn> = *<a class="local col5 ref" href="#15Begin" title='Begin' data-ref="15Begin">Begin</a>;</td></tr>
<tr><th id="269">269</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RAGreedy::ExtraRegInfo" title='(anonymous namespace)::RAGreedy::ExtraRegInfo' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::ExtraRegInfo">ExtraRegInfo</a><a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-use='c' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col8 ref" href="#18Reg" title='Reg' data-ref="18Reg">Reg</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::RegInfo::Stage" title='(anonymous namespace)::RAGreedy::RegInfo::Stage' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::RegInfo::Stage">Stage</a> == <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_New" title='(anonymous namespace)::RAGreedy::LiveRangeStage::RS_New' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_New">RS_New</a>)</td></tr>
<tr><th id="270">270</th><td>        <a class="tu member" href="#(anonymousnamespace)::RAGreedy::ExtraRegInfo" title='(anonymous namespace)::RAGreedy::ExtraRegInfo' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::ExtraRegInfo">ExtraRegInfo</a><a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-use='c' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col8 ref" href="#18Reg" title='Reg' data-ref="18Reg">Reg</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::RegInfo::Stage" title='(anonymous namespace)::RAGreedy::RegInfo::Stage' data-use='w' data-ref="(anonymousnamespace)::RAGreedy::RegInfo::Stage">Stage</a> = <a class="local col7 ref" href="#17NewStage" title='NewStage' data-ref="17NewStage">NewStage</a>;</td></tr>
<tr><th id="271">271</th><td>    }</td></tr>
<tr><th id="272">272</th><td>  }</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td>  <i class="doc" data-doc="(anonymousnamespace)::RAGreedy::EvictionCost">/// Cost of evicting interference.</i></td></tr>
<tr><th id="275">275</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::RAGreedy::EvictionCost" title='(anonymous namespace)::RAGreedy::EvictionCost' data-ref="(anonymousnamespace)::RAGreedy::EvictionCost">EvictionCost</dfn> {</td></tr>
<tr><th id="276">276</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::RAGreedy::EvictionCost::BrokenHints" title='(anonymous namespace)::RAGreedy::EvictionCost::BrokenHints' data-type='unsigned int' data-ref="(anonymousnamespace)::RAGreedy::EvictionCost::BrokenHints">BrokenHints</dfn> = <var>0</var>; <i class="doc" data-doc="(anonymousnamespace)::RAGreedy::EvictionCost::BrokenHints">///&lt; Total number of broken hints.</i></td></tr>
<tr><th id="277">277</th><td>    <em>float</em> <dfn class="tu decl" id="(anonymousnamespace)::RAGreedy::EvictionCost::MaxWeight" title='(anonymous namespace)::RAGreedy::EvictionCost::MaxWeight' data-type='float' data-ref="(anonymousnamespace)::RAGreedy::EvictionCost::MaxWeight">MaxWeight</dfn> = <var>0</var>;      <i class="doc" data-doc="(anonymousnamespace)::RAGreedy::EvictionCost::MaxWeight">///&lt; Maximum spill weight evicted.</i></td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy12EvictionCostC1Ev" title='(anonymous namespace)::RAGreedy::EvictionCost::EvictionCost' data-type='void (anonymous namespace)::RAGreedy::EvictionCost::EvictionCost()' data-ref="_ZN12_GLOBAL__N_18RAGreedy12EvictionCostC1Ev">EvictionCost</dfn>() = <b>default</b>;</td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td>    <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_18RAGreedy12EvictionCost5isMaxEv" title='(anonymous namespace)::RAGreedy::EvictionCost::isMax' data-type='bool (anonymous namespace)::RAGreedy::EvictionCost::isMax() const' data-ref="_ZNK12_GLOBAL__N_18RAGreedy12EvictionCost5isMaxEv">isMax</dfn>() <em>const</em> { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::RAGreedy::EvictionCost::BrokenHints" title='(anonymous namespace)::RAGreedy::EvictionCost::BrokenHints' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::EvictionCost::BrokenHints">BrokenHints</a> == ~<var>0u</var>; }</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td>    <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy12EvictionCost6setMaxEv" title='(anonymous namespace)::RAGreedy::EvictionCost::setMax' data-type='void (anonymous namespace)::RAGreedy::EvictionCost::setMax()' data-ref="_ZN12_GLOBAL__N_18RAGreedy12EvictionCost6setMaxEv">setMax</dfn>() { <a class="tu member" href="#(anonymousnamespace)::RAGreedy::EvictionCost::BrokenHints" title='(anonymous namespace)::RAGreedy::EvictionCost::BrokenHints' data-use='w' data-ref="(anonymousnamespace)::RAGreedy::EvictionCost::BrokenHints">BrokenHints</a> = ~<var>0u</var>; }</td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td>    <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy12EvictionCost14setBrokenHintsEj" title='(anonymous namespace)::RAGreedy::EvictionCost::setBrokenHints' data-type='void (anonymous namespace)::RAGreedy::EvictionCost::setBrokenHints(unsigned int NHints)' data-ref="_ZN12_GLOBAL__N_18RAGreedy12EvictionCost14setBrokenHintsEj">setBrokenHints</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="19NHints" title='NHints' data-type='unsigned int' data-ref="19NHints">NHints</dfn>) { <a class="tu member" href="#(anonymousnamespace)::RAGreedy::EvictionCost::BrokenHints" title='(anonymous namespace)::RAGreedy::EvictionCost::BrokenHints' data-use='w' data-ref="(anonymousnamespace)::RAGreedy::EvictionCost::BrokenHints">BrokenHints</a> = <a class="local col9 ref" href="#19NHints" title='NHints' data-ref="19NHints">NHints</a>; }</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td>    <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_18RAGreedy12EvictionCostltERKS1_" title='(anonymous namespace)::RAGreedy::EvictionCost::operator&lt;' data-type='bool (anonymous namespace)::RAGreedy::EvictionCost::operator&lt;(const (anonymous namespace)::RAGreedy::EvictionCost &amp; O) const' data-ref="_ZNK12_GLOBAL__N_18RAGreedy12EvictionCostltERKS1_"><b>operator</b>&lt;</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::RAGreedy::EvictionCost" title='(anonymous namespace)::RAGreedy::EvictionCost' data-ref="(anonymousnamespace)::RAGreedy::EvictionCost">EvictionCost</a> &amp;<dfn class="local col0 decl" id="20O" title='O' data-type='const (anonymous namespace)::RAGreedy::EvictionCost &amp;' data-ref="20O">O</dfn>) <em>const</em> {</td></tr>
<tr><th id="288">288</th><td>      <b>return</b> <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/tuple.html#_ZSt3tieDpRT_" title='std::tie' data-ref="_ZSt3tieDpRT_">tie</a>(<a class="tu member" href="#(anonymousnamespace)::RAGreedy::EvictionCost::BrokenHints" title='(anonymous namespace)::RAGreedy::EvictionCost::BrokenHints' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::EvictionCost::BrokenHints">BrokenHints</a>, <a class="tu member" href="#(anonymousnamespace)::RAGreedy::EvictionCost::MaxWeight" title='(anonymous namespace)::RAGreedy::EvictionCost::MaxWeight' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::EvictionCost::MaxWeight">MaxWeight</a>) <a class="ref" href="../../../../include/c++/7/tuple.html#_ZStltRKSt5tupleIJDpT_EERKS_IJDpT0_EE" title='std::operator&lt;' data-ref="_ZStltRKSt5tupleIJDpT_EERKS_IJDpT0_EE">&lt;</a></td></tr>
<tr><th id="289">289</th><td>             <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/tuple.html#_ZSt3tieDpRT_" title='std::tie' data-ref="_ZSt3tieDpRT_">tie</a>(<a class="local col0 ref" href="#20O" title='O' data-ref="20O">O</a>.<a class="tu member" href="#(anonymousnamespace)::RAGreedy::EvictionCost::BrokenHints" title='(anonymous namespace)::RAGreedy::EvictionCost::BrokenHints' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::EvictionCost::BrokenHints">BrokenHints</a>, <a class="local col0 ref" href="#20O" title='O' data-ref="20O">O</a>.<a class="tu member" href="#(anonymousnamespace)::RAGreedy::EvictionCost::MaxWeight" title='(anonymous namespace)::RAGreedy::EvictionCost::MaxWeight' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::EvictionCost::MaxWeight">MaxWeight</a>);</td></tr>
<tr><th id="290">290</th><td>    }</td></tr>
<tr><th id="291">291</th><td>  };</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td>  <i class="doc" data-doc="(anonymousnamespace)::RAGreedy::EvictionTrack">/// EvictionTrack - Keeps track of past evictions in order to optimize region</i></td></tr>
<tr><th id="294">294</th><td><i class="doc" data-doc="(anonymousnamespace)::RAGreedy::EvictionTrack">  /// split decision.</i></td></tr>
<tr><th id="295">295</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::RAGreedy::EvictionTrack" title='(anonymous namespace)::RAGreedy::EvictionTrack' data-ref="(anonymousnamespace)::RAGreedy::EvictionTrack">EvictionTrack</dfn> {</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td>  <b>public</b>:</td></tr>
<tr><th id="298">298</th><td>    <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::RAGreedy::EvictionTrack::EvictorInfo" title='(anonymous namespace)::RAGreedy::EvictionTrack::EvictorInfo' data-type='std::pair&lt;unsigned int, unsigned int&gt;' data-ref="(anonymousnamespace)::RAGreedy::EvictionTrack::EvictorInfo">EvictorInfo</dfn> =</td></tr>
<tr><th id="299">299</th><td>        <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em> <i>/* evictor */</i>, <em>unsigned</em> <i>/* physreg */</i>&gt;;</td></tr>
<tr><th id="300">300</th><td>    <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::RAGreedy::EvictionTrack::EvicteeInfo" title='(anonymous namespace)::RAGreedy::EvictionTrack::EvicteeInfo' data-type='llvm::DenseMap&lt;unsigned int, EvictorInfo&gt;' data-ref="(anonymousnamespace)::RAGreedy::EvictionTrack::EvicteeInfo">EvicteeInfo</dfn> = <span class="namespace">llvm::</span><a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em> <i  data-doc="(anonymousnamespace)::RAGreedy::EvictionTrack::EvicteeInfo">/* evictee */</i>, <a class="tu typedef" href="#(anonymousnamespace)::RAGreedy::EvictionTrack::EvictorInfo" title='(anonymous namespace)::RAGreedy::EvictionTrack::EvictorInfo' data-type='std::pair&lt;unsigned int, unsigned int&gt;' data-ref="(anonymousnamespace)::RAGreedy::EvictionTrack::EvictorInfo">EvictorInfo</a>&gt;;</td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td>  <b>private</b>:</td></tr>
<tr><th id="303">303</th><td>    <i class="doc" data-doc="(anonymousnamespace)::RAGreedy::EvictionTrack::Evictees">/// Each Vreg that has been evicted in the last stage of selectOrSplit will</i></td></tr>
<tr><th id="304">304</th><td><i class="doc" data-doc="(anonymousnamespace)::RAGreedy::EvictionTrack::Evictees">    /// be mapped to the evictor Vreg and the PhysReg it was evicted from.</i></td></tr>
<tr><th id="305">305</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::RAGreedy::EvictionTrack::EvicteeInfo" title='(anonymous namespace)::RAGreedy::EvictionTrack::EvicteeInfo' data-type='llvm::DenseMap&lt;unsigned int, EvictorInfo&gt;' data-ref="(anonymousnamespace)::RAGreedy::EvictionTrack::EvicteeInfo">EvicteeInfo</a> <dfn class="tu decl" id="(anonymousnamespace)::RAGreedy::EvictionTrack::Evictees" title='(anonymous namespace)::RAGreedy::EvictionTrack::Evictees' data-type='EvicteeInfo' data-ref="(anonymousnamespace)::RAGreedy::EvictionTrack::Evictees">Evictees</dfn>;</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td>  <b>public</b>:</td></tr>
<tr><th id="308">308</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy13EvictionTrack5clearEv">/// Clear all eviction information.</i></td></tr>
<tr><th id="309">309</th><td>    <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy13EvictionTrack5clearEv" title='(anonymous namespace)::RAGreedy::EvictionTrack::clear' data-type='void (anonymous namespace)::RAGreedy::EvictionTrack::clear()' data-ref="_ZN12_GLOBAL__N_18RAGreedy13EvictionTrack5clearEv">clear</dfn>() { <a class="tu member" href="#(anonymousnamespace)::RAGreedy::EvictionTrack::Evictees" title='(anonymous namespace)::RAGreedy::EvictionTrack::Evictees' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::EvictionTrack::Evictees">Evictees</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-ref="_ZN4llvm12DenseMapBase5clearEv">clear</a>(); }</td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy13EvictionTrack16clearEvicteeInfoEj">///  Clear eviction information for the given evictee Vreg.</i></td></tr>
<tr><th id="312">312</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy13EvictionTrack16clearEvicteeInfoEj">    /// E.g. when Vreg get's a new allocation, the old eviction info is no</i></td></tr>
<tr><th id="313">313</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy13EvictionTrack16clearEvicteeInfoEj">    /// longer relevant.</i></td></tr>
<tr><th id="314">314</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy13EvictionTrack16clearEvicteeInfoEj">    /// <span class="command">\param</span> <span class="arg">Evictee</span> The evictee Vreg for whom we want to clear collected</i></td></tr>
<tr><th id="315">315</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy13EvictionTrack16clearEvicteeInfoEj">    /// eviction info.</i></td></tr>
<tr><th id="316">316</th><td>    <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy13EvictionTrack16clearEvicteeInfoEj" title='(anonymous namespace)::RAGreedy::EvictionTrack::clearEvicteeInfo' data-type='void (anonymous namespace)::RAGreedy::EvictionTrack::clearEvicteeInfo(unsigned int Evictee)' data-ref="_ZN12_GLOBAL__N_18RAGreedy13EvictionTrack16clearEvicteeInfoEj">clearEvicteeInfo</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="21Evictee" title='Evictee' data-type='unsigned int' data-ref="21Evictee">Evictee</dfn>) { <a class="tu member" href="#(anonymousnamespace)::RAGreedy::EvictionTrack::Evictees" title='(anonymous namespace)::RAGreedy::EvictionTrack::Evictees' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::EvictionTrack::Evictees">Evictees</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5eraseERKT0_" title='llvm::DenseMapBase::erase' data-ref="_ZN4llvm12DenseMapBase5eraseERKT0_">erase</a>(<a class="local col1 ref" href="#21Evictee" title='Evictee' data-ref="21Evictee">Evictee</a>); }</td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy13EvictionTrack11addEvictionEjjj">/// Track new eviction.</i></td></tr>
<tr><th id="319">319</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy13EvictionTrack11addEvictionEjjj">    /// The Evictor vreg has evicted the Evictee vreg from Physreg.</i></td></tr>
<tr><th id="320">320</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy13EvictionTrack11addEvictionEjjj">    /// <span class="command">\param</span> <span class="arg">PhysReg</span> The physical register Evictee was evicted from.</i></td></tr>
<tr><th id="321">321</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy13EvictionTrack11addEvictionEjjj">    /// <span class="command">\param</span> <span class="arg">Evictor</span> The evictor Vreg that evicted Evictee.</i></td></tr>
<tr><th id="322">322</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy13EvictionTrack11addEvictionEjjj">    /// <span class="command">\param</span> <span class="arg">Evictee</span> The evictee Vreg.</i></td></tr>
<tr><th id="323">323</th><td>    <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy13EvictionTrack11addEvictionEjjj" title='(anonymous namespace)::RAGreedy::EvictionTrack::addEviction' data-type='void (anonymous namespace)::RAGreedy::EvictionTrack::addEviction(unsigned int PhysReg, unsigned int Evictor, unsigned int Evictee)' data-ref="_ZN12_GLOBAL__N_18RAGreedy13EvictionTrack11addEvictionEjjj">addEviction</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="22PhysReg" title='PhysReg' data-type='unsigned int' data-ref="22PhysReg">PhysReg</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="23Evictor" title='Evictor' data-type='unsigned int' data-ref="23Evictor">Evictor</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="24Evictee" title='Evictee' data-type='unsigned int' data-ref="24Evictee">Evictee</dfn>) {</td></tr>
<tr><th id="324">324</th><td>      <a class="tu member" href="#(anonymousnamespace)::RAGreedy::EvictionTrack::Evictees" title='(anonymous namespace)::RAGreedy::EvictionTrack::Evictees' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::EvictionTrack::Evictees">Evictees</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col4 ref" href="#24Evictee" title='Evictee' data-ref="24Evictee">Evictee</a>]</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a> = <a class="local col3 ref" href="#23Evictor" title='Evictor' data-ref="23Evictor">Evictor</a>;</td></tr>
<tr><th id="325">325</th><td>      <a class="tu member" href="#(anonymousnamespace)::RAGreedy::EvictionTrack::Evictees" title='(anonymous namespace)::RAGreedy::EvictionTrack::Evictees' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::EvictionTrack::Evictees">Evictees</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col4 ref" href="#24Evictee" title='Evictee' data-ref="24Evictee">Evictee</a>]</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a> = <a class="local col2 ref" href="#22PhysReg" title='PhysReg' data-ref="22PhysReg">PhysReg</a>;</td></tr>
<tr><th id="326">326</th><td>    }</td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy13EvictionTrack10getEvictorEj">/// Return the Evictor Vreg which evicted Evictee Vreg from PhysReg.</i></td></tr>
<tr><th id="329">329</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy13EvictionTrack10getEvictorEj">    /// <span class="command">\param</span> <span class="arg">Evictee</span> The evictee vreg.</i></td></tr>
<tr><th id="330">330</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy13EvictionTrack10getEvictorEj">    /// <span class="command">\return</span> The Evictor vreg which evicted Evictee vreg from PhysReg. 0 if</i></td></tr>
<tr><th id="331">331</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy13EvictionTrack10getEvictorEj">    /// nobody has evicted Evictee from PhysReg.</i></td></tr>
<tr><th id="332">332</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::RAGreedy::EvictionTrack::EvictorInfo" title='(anonymous namespace)::RAGreedy::EvictionTrack::EvictorInfo' data-type='std::pair&lt;unsigned int, unsigned int&gt;' data-ref="(anonymousnamespace)::RAGreedy::EvictionTrack::EvictorInfo">EvictorInfo</a> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy13EvictionTrack10getEvictorEj" title='(anonymous namespace)::RAGreedy::EvictionTrack::getEvictor' data-type='EvictorInfo (anonymous namespace)::RAGreedy::EvictionTrack::getEvictor(unsigned int Evictee)' data-ref="_ZN12_GLOBAL__N_18RAGreedy13EvictionTrack10getEvictorEj">getEvictor</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="25Evictee" title='Evictee' data-type='unsigned int' data-ref="25Evictee">Evictee</dfn>) {</td></tr>
<tr><th id="333">333</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RAGreedy::EvictionTrack::Evictees" title='(anonymous namespace)::RAGreedy::EvictionTrack::Evictees' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::EvictionTrack::Evictees">Evictees</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::count' data-ref="_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE">count</a>(<a class="local col5 ref" href="#25Evictee" title='Evictee' data-ref="25Evictee">Evictee</a>)) {</td></tr>
<tr><th id="334">334</th><td>        <b>return</b> <a class="ref fake" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1ERKSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1ERKSt4pairIT_T0_E"></a><a class="tu member" href="#(anonymousnamespace)::RAGreedy::EvictionTrack::Evictees" title='(anonymous namespace)::RAGreedy::EvictionTrack::Evictees' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::EvictionTrack::Evictees">Evictees</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col5 ref" href="#25Evictee" title='Evictee' data-ref="25Evictee">Evictee</a>]</a>;</td></tr>
<tr><th id="335">335</th><td>      }</td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td>      <b>return</b> <a class="tu typedef" href="#(anonymousnamespace)::RAGreedy::EvictionTrack::EvictorInfo" title='(anonymous namespace)::RAGreedy::EvictionTrack::EvictorInfo' data-type='std::pair&lt;unsigned int, unsigned int&gt;' data-ref="(anonymousnamespace)::RAGreedy::EvictionTrack::EvictorInfo">EvictorInfo</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOT_OT0_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOT_OT0_">(</a><var>0</var>, <var>0</var>);</td></tr>
<tr><th id="338">338</th><td>    }</td></tr>
<tr><th id="339">339</th><td>  };</td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td>  <i  data-doc="(anonymousnamespace)::RAGreedy::LastEvicted">// Keeps track of past evictions in order to optimize region split decision.</i></td></tr>
<tr><th id="342">342</th><td>  <a class="tu type" href="#(anonymousnamespace)::RAGreedy::EvictionTrack" title='(anonymous namespace)::RAGreedy::EvictionTrack' data-ref="(anonymousnamespace)::RAGreedy::EvictionTrack">EvictionTrack</a> <dfn class="tu decl" id="(anonymousnamespace)::RAGreedy::LastEvicted" title='(anonymous namespace)::RAGreedy::LastEvicted' data-type='(anonymous namespace)::RAGreedy::EvictionTrack' data-ref="(anonymousnamespace)::RAGreedy::LastEvicted">LastEvicted</dfn>;</td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td>  <i  data-doc="(anonymousnamespace)::RAGreedy::SA">// splitting state.</i></td></tr>
<tr><th id="345">345</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="SplitKit.h.html#llvm::SplitAnalysis" title='llvm::SplitAnalysis' data-ref="llvm::SplitAnalysis">SplitAnalysis</a>&gt; <dfn class="tu decl" id="(anonymousnamespace)::RAGreedy::SA" title='(anonymous namespace)::RAGreedy::SA' data-type='std::unique_ptr&lt;SplitAnalysis&gt;' data-ref="(anonymousnamespace)::RAGreedy::SA">SA</dfn>;</td></tr>
<tr><th id="346">346</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="SplitKit.h.html#llvm::SplitEditor" title='llvm::SplitEditor' data-ref="llvm::SplitEditor">SplitEditor</a>&gt; <dfn class="tu decl" id="(anonymousnamespace)::RAGreedy::SE" title='(anonymous namespace)::RAGreedy::SE' data-type='std::unique_ptr&lt;SplitEditor&gt;' data-ref="(anonymousnamespace)::RAGreedy::SE">SE</dfn>;</td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td>  <i class="doc" data-doc="(anonymousnamespace)::RAGreedy::IntfCache">/// Cached per-block interference maps</i></td></tr>
<tr><th id="349">349</th><td>  <a class="type" href="InterferenceCache.h.html#llvm::InterferenceCache" title='llvm::InterferenceCache' data-ref="llvm::InterferenceCache">InterferenceCache</a> <dfn class="tu decl" id="(anonymousnamespace)::RAGreedy::IntfCache" title='(anonymous namespace)::RAGreedy::IntfCache' data-type='llvm::InterferenceCache' data-ref="(anonymousnamespace)::RAGreedy::IntfCache">IntfCache</dfn>;</td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td>  <i class="doc" data-doc="(anonymousnamespace)::RAGreedy::SplitConstraints">/// All basic blocks where the current register has uses.</i></td></tr>
<tr><th id="352">352</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="SpillPlacement.h.html#llvm::SpillPlacement" title='llvm::SpillPlacement' data-ref="llvm::SpillPlacement">SpillPlacement</a>::<a class="type" href="SpillPlacement.h.html#llvm::SpillPlacement::BlockConstraint" title='llvm::SpillPlacement::BlockConstraint' data-ref="llvm::SpillPlacement::BlockConstraint">BlockConstraint</a>, <var>8</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::RAGreedy::SplitConstraints" title='(anonymous namespace)::RAGreedy::SplitConstraints' data-type='SmallVector&lt;SpillPlacement::BlockConstraint, 8&gt;' data-ref="(anonymousnamespace)::RAGreedy::SplitConstraints">SplitConstraints</dfn>;</td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td>  <i class="doc" data-doc="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate">/// Global live range splitting candidate info.</i></td></tr>
<tr><th id="355">355</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate">GlobalSplitCandidate</dfn> {</td></tr>
<tr><th id="356">356</th><td>    <i  data-doc="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::PhysReg">// Register intended for assignment, or 0.</i></td></tr>
<tr><th id="357">357</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::PhysReg" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::PhysReg' data-type='unsigned int' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::PhysReg">PhysReg</dfn>;</td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td>    <i  data-doc="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::IntvIdx">// SplitKit interval index for this candidate.</i></td></tr>
<tr><th id="360">360</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::IntvIdx" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::IntvIdx' data-type='unsigned int' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::IntvIdx">IntvIdx</dfn>;</td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td>    <i  data-doc="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf">// Interference for PhysReg.</i></td></tr>
<tr><th id="363">363</th><td>    <a class="type" href="InterferenceCache.h.html#llvm::InterferenceCache" title='llvm::InterferenceCache' data-ref="llvm::InterferenceCache">InterferenceCache</a>::<a class="type" href="InterferenceCache.h.html#llvm::InterferenceCache::Cursor" title='llvm::InterferenceCache::Cursor' data-ref="llvm::InterferenceCache::Cursor">Cursor</a> <dfn class="tu decl" id="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::Intf' data-type='InterferenceCache::Cursor' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf">Intf</dfn>;</td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td>    <i  data-doc="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::LiveBundles">// Bundles where this candidate should be live.</i></td></tr>
<tr><th id="366">366</th><td>    <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="tu decl" id="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::LiveBundles" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::LiveBundles' data-type='llvm::BitVector' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::LiveBundles">LiveBundles</dfn>;</td></tr>
<tr><th id="367">367</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>8</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::ActiveBlocks" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::ActiveBlocks' data-type='SmallVector&lt;unsigned int, 8&gt;' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::ActiveBlocks">ActiveBlocks</dfn>;</td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td>    <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy20GlobalSplitCandidate5resetERN4llvm17InterferenceCacheEj" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::reset' data-type='void (anonymous namespace)::RAGreedy::GlobalSplitCandidate::reset(llvm::InterferenceCache &amp; Cache, unsigned int Reg)' data-ref="_ZN12_GLOBAL__N_18RAGreedy20GlobalSplitCandidate5resetERN4llvm17InterferenceCacheEj">reset</dfn>(<a class="type" href="InterferenceCache.h.html#llvm::InterferenceCache" title='llvm::InterferenceCache' data-ref="llvm::InterferenceCache">InterferenceCache</a> &amp;<dfn class="local col6 decl" id="26Cache" title='Cache' data-type='llvm::InterferenceCache &amp;' data-ref="26Cache">Cache</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="27Reg" title='Reg' data-type='unsigned int' data-ref="27Reg">Reg</dfn>) {</td></tr>
<tr><th id="370">370</th><td>      <a class="tu member" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::PhysReg" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::PhysReg' data-use='w' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::PhysReg">PhysReg</a> = <a class="local col7 ref" href="#27Reg" title='Reg' data-ref="27Reg">Reg</a>;</td></tr>
<tr><th id="371">371</th><td>      <a class="tu member" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::IntvIdx" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::IntvIdx' data-use='w' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::IntvIdx">IntvIdx</a> = <var>0</var>;</td></tr>
<tr><th id="372">372</th><td>      <a class="tu member" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::Intf' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf">Intf</a>.<a class="ref" href="InterferenceCache.h.html#_ZN4llvm17InterferenceCache6Cursor10setPhysRegERS0_j" title='llvm::InterferenceCache::Cursor::setPhysReg' data-ref="_ZN4llvm17InterferenceCache6Cursor10setPhysRegERS0_j">setPhysReg</a>(<span class='refarg'><a class="local col6 ref" href="#26Cache" title='Cache' data-ref="26Cache">Cache</a></span>, <a class="local col7 ref" href="#27Reg" title='Reg' data-ref="27Reg">Reg</a>);</td></tr>
<tr><th id="373">373</th><td>      <a class="tu member" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::LiveBundles" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::LiveBundles' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::LiveBundles">LiveBundles</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5clearEv" title='llvm::BitVector::clear' data-ref="_ZN4llvm9BitVector5clearEv">clear</a>();</td></tr>
<tr><th id="374">374</th><td>      <a class="tu member" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::ActiveBlocks" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::ActiveBlocks' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::ActiveBlocks">ActiveBlocks</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="375">375</th><td>    }</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td>    <i  data-doc="_ZN12_GLOBAL__N_18RAGreedy20GlobalSplitCandidate10getBundlesERN4llvm15SmallVectorImplIjEEj">// Set B[i] = C for every live bundle where B[i] was NoCand.</i></td></tr>
<tr><th id="378">378</th><td>    <em>unsigned</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy20GlobalSplitCandidate10getBundlesERN4llvm15SmallVectorImplIjEEj" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::getBundles' data-type='unsigned int (anonymous namespace)::RAGreedy::GlobalSplitCandidate::getBundles(SmallVectorImpl&lt;unsigned int&gt; &amp; B, unsigned int C)' data-ref="_ZN12_GLOBAL__N_18RAGreedy20GlobalSplitCandidate10getBundlesERN4llvm15SmallVectorImplIjEEj">getBundles</dfn>(<a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col8 decl" id="28B" title='B' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="28B">B</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="29C" title='C' data-type='unsigned int' data-ref="29C">C</dfn>) {</td></tr>
<tr><th id="379">379</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="30Count" title='Count' data-type='unsigned int' data-ref="30Count">Count</dfn> = <var>0</var>;</td></tr>
<tr><th id="380">380</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="31i" title='i' data-type='unsigned int' data-ref="31i">i</dfn> : <a class="tu member" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::LiveBundles" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::LiveBundles' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::LiveBundles">LiveBundles</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector8set_bitsEv" title='llvm::BitVector::set_bits' data-ref="_ZNK4llvm9BitVector8set_bitsEv">set_bits</a>())</td></tr>
<tr><th id="381">381</th><td>        <b>if</b> (<a class="local col8 ref" href="#28B" title='B' data-ref="28B">B</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#31i" title='i' data-ref="31i">i</a>]</a> == <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::NoCand" title='(anonymous namespace)::RAGreedy::NoCand' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::NoCand">NoCand</a>) {</td></tr>
<tr><th id="382">382</th><td>          <a class="local col8 ref" href="#28B" title='B' data-ref="28B">B</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#31i" title='i' data-ref="31i">i</a>]</a> = <a class="local col9 ref" href="#29C" title='C' data-ref="29C">C</a>;</td></tr>
<tr><th id="383">383</th><td>          <a class="local col0 ref" href="#30Count" title='Count' data-ref="30Count">Count</a>++;</td></tr>
<tr><th id="384">384</th><td>        }</td></tr>
<tr><th id="385">385</th><td>      <b>return</b> <a class="local col0 ref" href="#30Count" title='Count' data-ref="30Count">Count</a>;</td></tr>
<tr><th id="386">386</th><td>    }</td></tr>
<tr><th id="387">387</th><td>  };</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td>  <i class="doc" data-doc="(anonymousnamespace)::RAGreedy::GlobalCand">/// Candidate info for each PhysReg in AllocationOrder.</i></td></tr>
<tr><th id="390">390</th><td><i class="doc" data-doc="(anonymousnamespace)::RAGreedy::GlobalCand">  /// This vector never shrinks, but grows to the size of the largest register</i></td></tr>
<tr><th id="391">391</th><td><i class="doc" data-doc="(anonymousnamespace)::RAGreedy::GlobalCand">  /// class.</i></td></tr>
<tr><th id="392">392</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate">GlobalSplitCandidate</a>, <var>32</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::RAGreedy::GlobalCand" title='(anonymous namespace)::RAGreedy::GlobalCand' data-type='SmallVector&lt;(anonymous namespace)::RAGreedy::GlobalSplitCandidate, 32&gt;' data-ref="(anonymousnamespace)::RAGreedy::GlobalCand">GlobalCand</dfn>;</td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td>  <b>enum</b> : <em>unsigned</em> { <dfn class="tu enum" id="(anonymousnamespace)::RAGreedy::NoCand" title='(anonymous namespace)::RAGreedy::NoCand' data-type='4294967295' data-ref="(anonymousnamespace)::RAGreedy::NoCand">NoCand</dfn> = ~<var>0u</var> };</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td>  <i class="doc" data-doc="(anonymousnamespace)::RAGreedy::BundleCand">/// Candidate map. Each edge bundle is assigned to a GlobalCand entry, or to</i></td></tr>
<tr><th id="397">397</th><td><i class="doc" data-doc="(anonymousnamespace)::RAGreedy::BundleCand">  /// NoCand which indicates the stack interval.</i></td></tr>
<tr><th id="398">398</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>32</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::RAGreedy::BundleCand" title='(anonymous namespace)::RAGreedy::BundleCand' data-type='SmallVector&lt;unsigned int, 32&gt;' data-ref="(anonymousnamespace)::RAGreedy::BundleCand">BundleCand</dfn>;</td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td>  <i class="doc" data-doc="(anonymousnamespace)::RAGreedy::CSRCost">/// Callee-save register cost, calculated once per machine function.</i></td></tr>
<tr><th id="401">401</th><td>  <a class="type" href="../../include/llvm/Support/BlockFrequency.h.html#llvm::BlockFrequency" title='llvm::BlockFrequency' data-ref="llvm::BlockFrequency">BlockFrequency</a> <dfn class="tu decl" id="(anonymousnamespace)::RAGreedy::CSRCost" title='(anonymous namespace)::RAGreedy::CSRCost' data-type='llvm::BlockFrequency' data-ref="(anonymousnamespace)::RAGreedy::CSRCost">CSRCost</dfn>;</td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td>  <i class="doc" data-doc="(anonymousnamespace)::RAGreedy::EnableLocalReassign">/// Run or not the local reassignment heuristic. This information is</i></td></tr>
<tr><th id="404">404</th><td><i class="doc" data-doc="(anonymousnamespace)::RAGreedy::EnableLocalReassign">  /// obtained from the TargetSubtargetInfo.</i></td></tr>
<tr><th id="405">405</th><td>  <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::RAGreedy::EnableLocalReassign" title='(anonymous namespace)::RAGreedy::EnableLocalReassign' data-type='bool' data-ref="(anonymousnamespace)::RAGreedy::EnableLocalReassign">EnableLocalReassign</dfn>;</td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td>  <i class="doc" data-doc="(anonymousnamespace)::RAGreedy::EnableAdvancedRASplitCost">/// Enable or not the consideration of the cost of local intervals created</i></td></tr>
<tr><th id="408">408</th><td><i class="doc" data-doc="(anonymousnamespace)::RAGreedy::EnableAdvancedRASplitCost">  /// by a split candidate when choosing the best split candidate.</i></td></tr>
<tr><th id="409">409</th><td>  <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::RAGreedy::EnableAdvancedRASplitCost" title='(anonymous namespace)::RAGreedy::EnableAdvancedRASplitCost' data-type='bool' data-ref="(anonymousnamespace)::RAGreedy::EnableAdvancedRASplitCost">EnableAdvancedRASplitCost</dfn>;</td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td>  <i class="doc" data-doc="(anonymousnamespace)::RAGreedy::SetOfBrokenHints">/// Set of broken hints that may be reconciled later because of eviction.</i></td></tr>
<tr><th id="412">412</th><td>  <a class="type" href="../../include/llvm/ADT/SetVector.h.html#llvm::SmallSetVector" title='llvm::SmallSetVector' data-ref="llvm::SmallSetVector">SmallSetVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> *, <var>8</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::RAGreedy::SetOfBrokenHints" title='(anonymous namespace)::RAGreedy::SetOfBrokenHints' data-type='SmallSetVector&lt;llvm::LiveInterval *, 8&gt;' data-ref="(anonymousnamespace)::RAGreedy::SetOfBrokenHints">SetOfBrokenHints</dfn>;</td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td><b>public</b>:</td></tr>
<tr><th id="415">415</th><td>  <a class="tu decl" href="#_ZN12_GLOBAL__N_18RAGreedyC1Ev" title='(anonymous namespace)::RAGreedy::RAGreedy' data-type='void (anonymous namespace)::RAGreedy::RAGreedy()' data-ref="_ZN12_GLOBAL__N_18RAGreedyC1Ev">RAGreedy</a>();</td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_18RAGreedy11getPassNameEv">/// Return the pass name.</i></td></tr>
<tr><th id="418">418</th><td>  <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_18RAGreedy11getPassNameEv" title='(anonymous namespace)::RAGreedy::getPassName' data-type='llvm::StringRef (anonymous namespace)::RAGreedy::getPassName() const' data-ref="_ZNK12_GLOBAL__N_18RAGreedy11getPassNameEv">getPassName</dfn>() <em>const</em> override { <b>return</b> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Greedy Register Allocator"</q>; }</td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_18RAGreedy16getAnalysisUsageERN4llvm13AnalysisUsageE">/// RAGreedy analysis usage.</i></td></tr>
<tr><th id="421">421</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZNK12_GLOBAL__N_18RAGreedy16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::RAGreedy::getAnalysisUsage' data-type='void (anonymous namespace)::RAGreedy::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_18RAGreedy16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</a>(<a class="type" href="../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col2 decl" id="32AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="32AU">AU</dfn>) <em>const</em> override;</td></tr>
<tr><th id="422">422</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_18RAGreedy13releaseMemoryEv" title='(anonymous namespace)::RAGreedy::releaseMemory' data-type='void (anonymous namespace)::RAGreedy::releaseMemory()' data-ref="_ZN12_GLOBAL__N_18RAGreedy13releaseMemoryEv">releaseMemory</a>() override;</td></tr>
<tr><th id="423">423</th><td>  <a class="type" href="Spiller.h.html#llvm::Spiller" title='llvm::Spiller' data-ref="llvm::Spiller">Spiller</a> &amp;<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy7spillerEv" title='(anonymous namespace)::RAGreedy::spiller' data-type='llvm::Spiller &amp; (anonymous namespace)::RAGreedy::spiller()' data-ref="_ZN12_GLOBAL__N_18RAGreedy7spillerEv">spiller</dfn>() override { <b>return</b> <a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrdeEv" title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv">*</a><a class="tu member" href="#(anonymousnamespace)::RAGreedy::SpillerInstance" title='(anonymous namespace)::RAGreedy::SpillerInstance' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SpillerInstance">SpillerInstance</a>; }</td></tr>
<tr><th id="424">424</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_18RAGreedy7enqueueEPN4llvm12LiveIntervalE" title='(anonymous namespace)::RAGreedy::enqueue' data-type='void (anonymous namespace)::RAGreedy::enqueue(llvm::LiveInterval * LI)' data-ref="_ZN12_GLOBAL__N_18RAGreedy7enqueueEPN4llvm12LiveIntervalE">enqueue</a>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> *<dfn class="local col3 decl" id="33LI" title='LI' data-type='llvm::LiveInterval *' data-ref="33LI">LI</dfn>) override;</td></tr>
<tr><th id="425">425</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> *<a class="virtual tu decl" href="#_ZN12_GLOBAL__N_18RAGreedy7dequeueEv" title='(anonymous namespace)::RAGreedy::dequeue' data-type='llvm::LiveInterval * (anonymous namespace)::RAGreedy::dequeue()' data-ref="_ZN12_GLOBAL__N_18RAGreedy7dequeueEv">dequeue</a>() override;</td></tr>
<tr><th id="426">426</th><td>  <em>unsigned</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_18RAGreedy13selectOrSplitERN4llvm12LiveIntervalERNS1_15SmallVectorImplIjEE" title='(anonymous namespace)::RAGreedy::selectOrSplit' data-type='unsigned int (anonymous namespace)::RAGreedy::selectOrSplit(llvm::LiveInterval &amp; , SmallVectorImpl&lt;unsigned int&gt; &amp; )' data-ref="_ZN12_GLOBAL__N_18RAGreedy13selectOrSplitERN4llvm12LiveIntervalERNS1_15SmallVectorImplIjEE">selectOrSplit</a>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>&amp;, <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt;&amp;) override;</td></tr>
<tr><th id="427">427</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_18RAGreedy21aboutToRemoveIntervalERN4llvm12LiveIntervalE" title='(anonymous namespace)::RAGreedy::aboutToRemoveInterval' data-type='void (anonymous namespace)::RAGreedy::aboutToRemoveInterval(llvm::LiveInterval &amp; )' data-ref="_ZN12_GLOBAL__N_18RAGreedy21aboutToRemoveIntervalERN4llvm12LiveIntervalE">aboutToRemoveInterval</a>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;) override;</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy20runOnMachineFunctionERN4llvm15MachineFunctionE">/// Perform register allocation.</i></td></tr>
<tr><th id="430">430</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_18RAGreedy20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::RAGreedy::runOnMachineFunction' data-type='bool (anonymous namespace)::RAGreedy::runOnMachineFunction(llvm::MachineFunction &amp; mf)' data-ref="_ZN12_GLOBAL__N_18RAGreedy20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="34mf" title='mf' data-type='llvm::MachineFunction &amp;' data-ref="34mf">mf</dfn>) override;</td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_18RAGreedy21getRequiredPropertiesEv" title='(anonymous namespace)::RAGreedy::getRequiredProperties' data-type='llvm::MachineFunctionProperties (anonymous namespace)::RAGreedy::getRequiredProperties() const' data-ref="_ZNK12_GLOBAL__N_18RAGreedy21getRequiredPropertiesEv">getRequiredProperties</dfn>() <em>const</em> override {</td></tr>
<tr><th id="433">433</th><td>    <b>return</b> <a class="ref fake" href="../../include/llvm/CodeGen/MachineFunction.h.html#109" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1ERKS0_"></a><a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a><a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#109" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1Ev">(</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" title='llvm::MachineFunctionProperties::set' data-ref="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE">set</a>(</td></tr>
<tr><th id="434">434</th><td>        <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property">Property</a>::<a class="enum" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property::NoPHIs" title='llvm::MachineFunctionProperties::Property::NoPHIs' data-ref="llvm::MachineFunctionProperties::Property::NoPHIs">NoPHIs</a>);</td></tr>
<tr><th id="435">435</th><td>  }</td></tr>
<tr><th id="436">436</th><td></td></tr>
<tr><th id="437">437</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::RAGreedy::ID" title='(anonymous namespace)::RAGreedy::ID' data-type='char' data-ref="(anonymousnamespace)::RAGreedy::ID">ID</dfn>;</td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td><b>private</b>:</td></tr>
<tr><th id="440">440</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_18RAGreedy17selectOrSplitImplERN4llvm12LiveIntervalERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj" title='(anonymous namespace)::RAGreedy::selectOrSplitImpl' data-type='unsigned int (anonymous namespace)::RAGreedy::selectOrSplitImpl(llvm::LiveInterval &amp; , SmallVectorImpl&lt;unsigned int&gt; &amp; , SmallVirtRegSet &amp; , unsigned int  = 0)' data-ref="_ZN12_GLOBAL__N_18RAGreedy17selectOrSplitImplERN4llvm12LiveIntervalERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj">selectOrSplitImpl</a>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;, <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;,</td></tr>
<tr><th id="441">441</th><td>                             <a class="tu typedef" href="#(anonymousnamespace)::RAGreedy::SmallVirtRegSet" title='(anonymous namespace)::RAGreedy::SmallVirtRegSet' data-type='SmallSet&lt;unsigned int, 16&gt;' data-ref="(anonymousnamespace)::RAGreedy::SmallVirtRegSet">SmallVirtRegSet</a> &amp;, <em>unsigned</em> = <var>0</var>);</td></tr>
<tr><th id="442">442</th><td></td></tr>
<tr><th id="443">443</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_18RAGreedy19LRE_CanEraseVirtRegEj" title='(anonymous namespace)::RAGreedy::LRE_CanEraseVirtReg' data-type='bool (anonymous namespace)::RAGreedy::LRE_CanEraseVirtReg(unsigned int )' data-ref="_ZN12_GLOBAL__N_18RAGreedy19LRE_CanEraseVirtRegEj">LRE_CanEraseVirtReg</a>(<em>unsigned</em>) override;</td></tr>
<tr><th id="444">444</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_18RAGreedy21LRE_WillShrinkVirtRegEj" title='(anonymous namespace)::RAGreedy::LRE_WillShrinkVirtReg' data-type='void (anonymous namespace)::RAGreedy::LRE_WillShrinkVirtReg(unsigned int )' data-ref="_ZN12_GLOBAL__N_18RAGreedy21LRE_WillShrinkVirtRegEj">LRE_WillShrinkVirtReg</a>(<em>unsigned</em>) override;</td></tr>
<tr><th id="445">445</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_18RAGreedy19LRE_DidCloneVirtRegEjj" title='(anonymous namespace)::RAGreedy::LRE_DidCloneVirtReg' data-type='void (anonymous namespace)::RAGreedy::LRE_DidCloneVirtReg(unsigned int , unsigned int )' data-ref="_ZN12_GLOBAL__N_18RAGreedy19LRE_DidCloneVirtRegEjj">LRE_DidCloneVirtReg</a>(<em>unsigned</em>, <em>unsigned</em>) override;</td></tr>
<tr><th id="446">446</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_18RAGreedy7enqueueERSt14priority_queueISt4pairIjjESt6vectorIS3_SaIS3_EESt4lessIS3_EEPN4llvm12LiveIntervalE" title='(anonymous namespace)::RAGreedy::enqueue' data-type='void (anonymous namespace)::RAGreedy::enqueue(PQueue &amp; CurQueue, llvm::LiveInterval * LI)' data-ref="_ZN12_GLOBAL__N_18RAGreedy7enqueueERSt14priority_queueISt4pairIjjESt6vectorIS3_SaIS3_EESt4lessIS3_EEPN4llvm12LiveIntervalE">enqueue</a>(<a class="tu typedef" href="#(anonymousnamespace)::RAGreedy::PQueue" title='(anonymous namespace)::RAGreedy::PQueue' data-type='std::priority_queue&lt;std::pair&lt;unsigned int, unsigned int&gt; &gt;' data-ref="(anonymousnamespace)::RAGreedy::PQueue">PQueue</a> &amp;<dfn class="local col5 decl" id="35CurQueue" title='CurQueue' data-type='PQueue &amp;' data-ref="35CurQueue">CurQueue</dfn>, <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> *<dfn class="local col6 decl" id="36LI" title='LI' data-type='llvm::LiveInterval *' data-ref="36LI">LI</dfn>);</td></tr>
<tr><th id="447">447</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> *<a class="tu decl" href="#_ZN12_GLOBAL__N_18RAGreedy7dequeueERSt14priority_queueISt4pairIjjESt6vectorIS3_SaIS3_EESt4lessIS3_EE" title='(anonymous namespace)::RAGreedy::dequeue' data-type='llvm::LiveInterval * (anonymous namespace)::RAGreedy::dequeue(PQueue &amp; CurQueue)' data-ref="_ZN12_GLOBAL__N_18RAGreedy7dequeueERSt14priority_queueISt4pairIjjESt6vectorIS3_SaIS3_EESt4lessIS3_EE">dequeue</a>(<a class="tu typedef" href="#(anonymousnamespace)::RAGreedy::PQueue" title='(anonymous namespace)::RAGreedy::PQueue' data-type='std::priority_queue&lt;std::pair&lt;unsigned int, unsigned int&gt; &gt;' data-ref="(anonymousnamespace)::RAGreedy::PQueue">PQueue</a> &amp;<dfn class="local col7 decl" id="37CurQueue" title='CurQueue' data-type='PQueue &amp;' data-ref="37CurQueue">CurQueue</dfn>);</td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td>  <a class="type" href="../../include/llvm/Support/BlockFrequency.h.html#llvm::BlockFrequency" title='llvm::BlockFrequency' data-ref="llvm::BlockFrequency">BlockFrequency</a> <a class="tu decl" href="#_ZN12_GLOBAL__N_18RAGreedy13calcSpillCostEv" title='(anonymous namespace)::RAGreedy::calcSpillCost' data-type='llvm::BlockFrequency (anonymous namespace)::RAGreedy::calcSpillCost()' data-ref="_ZN12_GLOBAL__N_18RAGreedy13calcSpillCostEv">calcSpillCost</a>();</td></tr>
<tr><th id="450">450</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_18RAGreedy19addSplitConstraintsEN4llvm17InterferenceCache6CursorERNS1_14BlockFrequencyE" title='(anonymous namespace)::RAGreedy::addSplitConstraints' data-type='bool (anonymous namespace)::RAGreedy::addSplitConstraints(InterferenceCache::Cursor , llvm::BlockFrequency &amp; )' data-ref="_ZN12_GLOBAL__N_18RAGreedy19addSplitConstraintsEN4llvm17InterferenceCache6CursorERNS1_14BlockFrequencyE">addSplitConstraints</a>(<a class="type" href="InterferenceCache.h.html#llvm::InterferenceCache" title='llvm::InterferenceCache' data-ref="llvm::InterferenceCache">InterferenceCache</a>::<a class="type" href="InterferenceCache.h.html#llvm::InterferenceCache::Cursor" title='llvm::InterferenceCache::Cursor' data-ref="llvm::InterferenceCache::Cursor">Cursor</a>, <a class="type" href="../../include/llvm/Support/BlockFrequency.h.html#llvm::BlockFrequency" title='llvm::BlockFrequency' data-ref="llvm::BlockFrequency">BlockFrequency</a>&amp;);</td></tr>
<tr><th id="451">451</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_18RAGreedy21addThroughConstraintsEN4llvm17InterferenceCache6CursorENS1_8ArrayRefIjEE" title='(anonymous namespace)::RAGreedy::addThroughConstraints' data-type='bool (anonymous namespace)::RAGreedy::addThroughConstraints(InterferenceCache::Cursor , ArrayRef&lt;unsigned int&gt; )' data-ref="_ZN12_GLOBAL__N_18RAGreedy21addThroughConstraintsEN4llvm17InterferenceCache6CursorENS1_8ArrayRefIjEE">addThroughConstraints</a>(<a class="type" href="InterferenceCache.h.html#llvm::InterferenceCache" title='llvm::InterferenceCache' data-ref="llvm::InterferenceCache">InterferenceCache</a>::<a class="type" href="InterferenceCache.h.html#llvm::InterferenceCache::Cursor" title='llvm::InterferenceCache::Cursor' data-ref="llvm::InterferenceCache::Cursor">Cursor</a>, <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt;);</td></tr>
<tr><th id="452">452</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_18RAGreedy10growRegionERNS0_20GlobalSplitCandidateE" title='(anonymous namespace)::RAGreedy::growRegion' data-type='bool (anonymous namespace)::RAGreedy::growRegion((anonymous namespace)::RAGreedy::GlobalSplitCandidate &amp; Cand)' data-ref="_ZN12_GLOBAL__N_18RAGreedy10growRegionERNS0_20GlobalSplitCandidateE">growRegion</a>(<a class="tu type" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate">GlobalSplitCandidate</a> &amp;<dfn class="local col8 decl" id="38Cand" title='Cand' data-type='(anonymous namespace)::RAGreedy::GlobalSplitCandidate &amp;' data-ref="38Cand">Cand</dfn>);</td></tr>
<tr><th id="453">453</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE" title='(anonymous namespace)::RAGreedy::splitCanCauseEvictionChain' data-type='bool (anonymous namespace)::RAGreedy::splitCanCauseEvictionChain(unsigned int Evictee, (anonymous namespace)::RAGreedy::GlobalSplitCandidate &amp; Cand, unsigned int BBNumber, const llvm::AllocationOrder &amp; Order)' data-ref="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">splitCanCauseEvictionChain</a>(<em>unsigned</em> <dfn class="local col9 decl" id="39Evictee" title='Evictee' data-type='unsigned int' data-ref="39Evictee">Evictee</dfn>, <a class="tu type" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate">GlobalSplitCandidate</a> &amp;<dfn class="local col0 decl" id="40Cand" title='Cand' data-type='(anonymous namespace)::RAGreedy::GlobalSplitCandidate &amp;' data-ref="40Cand">Cand</dfn>,</td></tr>
<tr><th id="454">454</th><td>                                  <em>unsigned</em> <dfn class="local col1 decl" id="41BBNumber" title='BBNumber' data-type='unsigned int' data-ref="41BBNumber">BBNumber</dfn>,</td></tr>
<tr><th id="455">455</th><td>                                  <em>const</em> <a class="type" href="AllocationOrder.h.html#llvm::AllocationOrder" title='llvm::AllocationOrder' data-ref="llvm::AllocationOrder">AllocationOrder</a> &amp;<dfn class="local col2 decl" id="42Order" title='Order' data-type='const llvm::AllocationOrder &amp;' data-ref="42Order">Order</dfn>);</td></tr>
<tr><th id="456">456</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_18RAGreedy23splitCanCauseLocalSpillEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE" title='(anonymous namespace)::RAGreedy::splitCanCauseLocalSpill' data-type='bool (anonymous namespace)::RAGreedy::splitCanCauseLocalSpill(unsigned int VirtRegToSplit, (anonymous namespace)::RAGreedy::GlobalSplitCandidate &amp; Cand, unsigned int BBNumber, const llvm::AllocationOrder &amp; Order)' data-ref="_ZN12_GLOBAL__N_18RAGreedy23splitCanCauseLocalSpillEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">splitCanCauseLocalSpill</a>(<em>unsigned</em> <dfn class="local col3 decl" id="43VirtRegToSplit" title='VirtRegToSplit' data-type='unsigned int' data-ref="43VirtRegToSplit">VirtRegToSplit</dfn>,</td></tr>
<tr><th id="457">457</th><td>                               <a class="tu type" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate">GlobalSplitCandidate</a> &amp;<dfn class="local col4 decl" id="44Cand" title='Cand' data-type='(anonymous namespace)::RAGreedy::GlobalSplitCandidate &amp;' data-ref="44Cand">Cand</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="45BBNumber" title='BBNumber' data-type='unsigned int' data-ref="45BBNumber">BBNumber</dfn>,</td></tr>
<tr><th id="458">458</th><td>                               <em>const</em> <a class="type" href="AllocationOrder.h.html#llvm::AllocationOrder" title='llvm::AllocationOrder' data-ref="llvm::AllocationOrder">AllocationOrder</a> &amp;<dfn class="local col6 decl" id="46Order" title='Order' data-type='const llvm::AllocationOrder &amp;' data-ref="46Order">Order</dfn>);</td></tr>
<tr><th id="459">459</th><td>  <a class="type" href="../../include/llvm/Support/BlockFrequency.h.html#llvm::BlockFrequency" title='llvm::BlockFrequency' data-ref="llvm::BlockFrequency">BlockFrequency</a> <a class="tu decl" href="#_ZN12_GLOBAL__N_18RAGreedy19calcGlobalSplitCostERNS0_20GlobalSplitCandidateERKN4llvm15AllocationOrderEPb" title='(anonymous namespace)::RAGreedy::calcGlobalSplitCost' data-type='llvm::BlockFrequency (anonymous namespace)::RAGreedy::calcGlobalSplitCost((anonymous namespace)::RAGreedy::GlobalSplitCandidate &amp; , const llvm::AllocationOrder &amp; Order, bool * CanCauseEvictionChain)' data-ref="_ZN12_GLOBAL__N_18RAGreedy19calcGlobalSplitCostERNS0_20GlobalSplitCandidateERKN4llvm15AllocationOrderEPb">calcGlobalSplitCost</a>(<a class="tu type" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate">GlobalSplitCandidate</a> &amp;,</td></tr>
<tr><th id="460">460</th><td>                                     <em>const</em> <a class="type" href="AllocationOrder.h.html#llvm::AllocationOrder" title='llvm::AllocationOrder' data-ref="llvm::AllocationOrder">AllocationOrder</a> &amp;<dfn class="local col7 decl" id="47Order" title='Order' data-type='const llvm::AllocationOrder &amp;' data-ref="47Order">Order</dfn>,</td></tr>
<tr><th id="461">461</th><td>                                     <em>bool</em> *<dfn class="local col8 decl" id="48CanCauseEvictionChain" title='CanCauseEvictionChain' data-type='bool *' data-ref="48CanCauseEvictionChain">CanCauseEvictionChain</dfn>);</td></tr>
<tr><th id="462">462</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_18RAGreedy17calcCompactRegionERNS0_20GlobalSplitCandidateE" title='(anonymous namespace)::RAGreedy::calcCompactRegion' data-type='bool (anonymous namespace)::RAGreedy::calcCompactRegion((anonymous namespace)::RAGreedy::GlobalSplitCandidate &amp; )' data-ref="_ZN12_GLOBAL__N_18RAGreedy17calcCompactRegionERNS0_20GlobalSplitCandidateE">calcCompactRegion</a>(<a class="tu type" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate">GlobalSplitCandidate</a>&amp;);</td></tr>
<tr><th id="463">463</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_18RAGreedy17splitAroundRegionERN4llvm13LiveRangeEditENS1_8ArrayRefIjEE" title='(anonymous namespace)::RAGreedy::splitAroundRegion' data-type='void (anonymous namespace)::RAGreedy::splitAroundRegion(llvm::LiveRangeEdit &amp; , ArrayRef&lt;unsigned int&gt; )' data-ref="_ZN12_GLOBAL__N_18RAGreedy17splitAroundRegionERN4llvm13LiveRangeEditENS1_8ArrayRefIjEE">splitAroundRegion</a>(<a class="type" href="../../include/llvm/CodeGen/LiveRangeEdit.h.html#llvm::LiveRangeEdit" title='llvm::LiveRangeEdit' data-ref="llvm::LiveRangeEdit">LiveRangeEdit</a>&amp;, <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt;);</td></tr>
<tr><th id="464">464</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_18RAGreedy14calcGapWeightsEjRN4llvm15SmallVectorImplIfEE" title='(anonymous namespace)::RAGreedy::calcGapWeights' data-type='void (anonymous namespace)::RAGreedy::calcGapWeights(unsigned int , SmallVectorImpl&lt;float&gt; &amp; )' data-ref="_ZN12_GLOBAL__N_18RAGreedy14calcGapWeightsEjRN4llvm15SmallVectorImplIfEE">calcGapWeights</a>(<em>unsigned</em>, <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>float</em>&gt;&amp;);</td></tr>
<tr><th id="465">465</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_18RAGreedy11canReassignERN4llvm12LiveIntervalEj" title='(anonymous namespace)::RAGreedy::canReassign' data-type='unsigned int (anonymous namespace)::RAGreedy::canReassign(llvm::LiveInterval &amp; VirtReg, unsigned int PrevReg)' data-ref="_ZN12_GLOBAL__N_18RAGreedy11canReassignERN4llvm12LiveIntervalEj">canReassign</a>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col9 decl" id="49VirtReg" title='VirtReg' data-type='llvm::LiveInterval &amp;' data-ref="49VirtReg">VirtReg</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="50PrevReg" title='PrevReg' data-type='unsigned int' data-ref="50PrevReg">PrevReg</dfn>);</td></tr>
<tr><th id="466">466</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_18RAGreedy11shouldEvictERN4llvm12LiveIntervalEbS3_b" title='(anonymous namespace)::RAGreedy::shouldEvict' data-type='bool (anonymous namespace)::RAGreedy::shouldEvict(llvm::LiveInterval &amp; A, bool , llvm::LiveInterval &amp; B, bool )' data-ref="_ZN12_GLOBAL__N_18RAGreedy11shouldEvictERN4llvm12LiveIntervalEbS3_b">shouldEvict</a>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col1 decl" id="51A" title='A' data-type='llvm::LiveInterval &amp;' data-ref="51A">A</dfn>, <em>bool</em>, <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col2 decl" id="52B" title='B' data-type='llvm::LiveInterval &amp;' data-ref="52B">B</dfn>, <em>bool</em>);</td></tr>
<tr><th id="467">467</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_18RAGreedy20canEvictInterferenceERN4llvm12LiveIntervalEjbRNS0_12EvictionCostERKNS1_8SmallSetIjLj16ESt4lessIjEEE" title='(anonymous namespace)::RAGreedy::canEvictInterference' data-type='bool (anonymous namespace)::RAGreedy::canEvictInterference(llvm::LiveInterval &amp; , unsigned int , bool , (anonymous namespace)::RAGreedy::EvictionCost &amp; , const SmallVirtRegSet &amp; )' data-ref="_ZN12_GLOBAL__N_18RAGreedy20canEvictInterferenceERN4llvm12LiveIntervalEjbRNS0_12EvictionCostERKNS1_8SmallSetIjLj16ESt4lessIjEEE">canEvictInterference</a>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>&amp;, <em>unsigned</em>, <em>bool</em>, <a class="tu type" href="#(anonymousnamespace)::RAGreedy::EvictionCost" title='(anonymous namespace)::RAGreedy::EvictionCost' data-ref="(anonymousnamespace)::RAGreedy::EvictionCost">EvictionCost</a>&amp;,</td></tr>
<tr><th id="468">468</th><td>                            <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::RAGreedy::SmallVirtRegSet" title='(anonymous namespace)::RAGreedy::SmallVirtRegSet' data-type='SmallSet&lt;unsigned int, 16&gt;' data-ref="(anonymousnamespace)::RAGreedy::SmallVirtRegSet">SmallVirtRegSet</a>&amp;);</td></tr>
<tr><th id="469">469</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_18RAGreedy27canEvictInterferenceInRangeERN4llvm12LiveIntervalEjNS1_9SlotIndexES4_RNS0_12EvictionCostE" title='(anonymous namespace)::RAGreedy::canEvictInterferenceInRange' data-type='bool (anonymous namespace)::RAGreedy::canEvictInterferenceInRange(llvm::LiveInterval &amp; VirtReg, unsigned int PhysReg, llvm::SlotIndex Start, llvm::SlotIndex End, (anonymous namespace)::RAGreedy::EvictionCost &amp; MaxCost)' data-ref="_ZN12_GLOBAL__N_18RAGreedy27canEvictInterferenceInRangeERN4llvm12LiveIntervalEjNS1_9SlotIndexES4_RNS0_12EvictionCostE">canEvictInterferenceInRange</a>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col3 decl" id="53VirtReg" title='VirtReg' data-type='llvm::LiveInterval &amp;' data-ref="53VirtReg">VirtReg</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="54PhysReg" title='PhysReg' data-type='unsigned int' data-ref="54PhysReg">PhysReg</dfn>,</td></tr>
<tr><th id="470">470</th><td>                                   <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col5 decl" id="55Start" title='Start' data-type='llvm::SlotIndex' data-ref="55Start">Start</dfn>, <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col6 decl" id="56End" title='End' data-type='llvm::SlotIndex' data-ref="56End">End</dfn>,</td></tr>
<tr><th id="471">471</th><td>                                   <a class="tu type" href="#(anonymousnamespace)::RAGreedy::EvictionCost" title='(anonymous namespace)::RAGreedy::EvictionCost' data-ref="(anonymousnamespace)::RAGreedy::EvictionCost">EvictionCost</a> &amp;<dfn class="local col7 decl" id="57MaxCost" title='MaxCost' data-type='(anonymous namespace)::RAGreedy::EvictionCost &amp;' data-ref="57MaxCost">MaxCost</dfn>);</td></tr>
<tr><th id="472">472</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_18RAGreedy24getCheapestEvicteeWeightERKN4llvm15AllocationOrderERNS1_12LiveIntervalENS1_9SlotIndexES7_Pf" title='(anonymous namespace)::RAGreedy::getCheapestEvicteeWeight' data-type='unsigned int (anonymous namespace)::RAGreedy::getCheapestEvicteeWeight(const llvm::AllocationOrder &amp; Order, llvm::LiveInterval &amp; VirtReg, llvm::SlotIndex Start, llvm::SlotIndex End, float * BestEvictWeight)' data-ref="_ZN12_GLOBAL__N_18RAGreedy24getCheapestEvicteeWeightERKN4llvm15AllocationOrderERNS1_12LiveIntervalENS1_9SlotIndexES7_Pf">getCheapestEvicteeWeight</a>(<em>const</em> <a class="type" href="AllocationOrder.h.html#llvm::AllocationOrder" title='llvm::AllocationOrder' data-ref="llvm::AllocationOrder">AllocationOrder</a> &amp;<dfn class="local col8 decl" id="58Order" title='Order' data-type='const llvm::AllocationOrder &amp;' data-ref="58Order">Order</dfn>,</td></tr>
<tr><th id="473">473</th><td>                                    <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col9 decl" id="59VirtReg" title='VirtReg' data-type='llvm::LiveInterval &amp;' data-ref="59VirtReg">VirtReg</dfn>, <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col0 decl" id="60Start" title='Start' data-type='llvm::SlotIndex' data-ref="60Start">Start</dfn>,</td></tr>
<tr><th id="474">474</th><td>                                    <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col1 decl" id="61End" title='End' data-type='llvm::SlotIndex' data-ref="61End">End</dfn>, <em>float</em> *<dfn class="local col2 decl" id="62BestEvictWeight" title='BestEvictWeight' data-type='float *' data-ref="62BestEvictWeight">BestEvictWeight</dfn>);</td></tr>
<tr><th id="475">475</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_18RAGreedy17evictInterferenceERN4llvm12LiveIntervalEjRNS1_15SmallVectorImplIjEE" title='(anonymous namespace)::RAGreedy::evictInterference' data-type='void (anonymous namespace)::RAGreedy::evictInterference(llvm::LiveInterval &amp; , unsigned int , SmallVectorImpl&lt;unsigned int&gt; &amp; )' data-ref="_ZN12_GLOBAL__N_18RAGreedy17evictInterferenceERN4llvm12LiveIntervalEjRNS1_15SmallVectorImplIjEE">evictInterference</a>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>&amp;, <em>unsigned</em>,</td></tr>
<tr><th id="476">476</th><td>                         <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt;&amp;);</td></tr>
<tr><th id="477">477</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_18RAGreedy26mayRecolorAllInterferencesEjRN4llvm12LiveIntervalERNS1_11SmallPtrSetIPS2_Lj4EEERKNS1_8SmallSetIjLj16ESt4lessIjEEE" title='(anonymous namespace)::RAGreedy::mayRecolorAllInterferences' data-type='bool (anonymous namespace)::RAGreedy::mayRecolorAllInterferences(unsigned int PhysReg, llvm::LiveInterval &amp; VirtReg, SmallLISet &amp; RecoloringCandidates, const SmallVirtRegSet &amp; FixedRegisters)' data-ref="_ZN12_GLOBAL__N_18RAGreedy26mayRecolorAllInterferencesEjRN4llvm12LiveIntervalERNS1_11SmallPtrSetIPS2_Lj4EEERKNS1_8SmallSetIjLj16ESt4lessIjEEE">mayRecolorAllInterferences</a>(<em>unsigned</em> <dfn class="local col3 decl" id="63PhysReg" title='PhysReg' data-type='unsigned int' data-ref="63PhysReg">PhysReg</dfn>, <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col4 decl" id="64VirtReg" title='VirtReg' data-type='llvm::LiveInterval &amp;' data-ref="64VirtReg">VirtReg</dfn>,</td></tr>
<tr><th id="478">478</th><td>                                  <a class="tu typedef" href="#(anonymousnamespace)::RAGreedy::SmallLISet" title='(anonymous namespace)::RAGreedy::SmallLISet' data-type='SmallPtrSet&lt;llvm::LiveInterval *, 4&gt;' data-ref="(anonymousnamespace)::RAGreedy::SmallLISet">SmallLISet</a> &amp;<dfn class="local col5 decl" id="65RecoloringCandidates" title='RecoloringCandidates' data-type='SmallLISet &amp;' data-ref="65RecoloringCandidates">RecoloringCandidates</dfn>,</td></tr>
<tr><th id="479">479</th><td>                                  <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::RAGreedy::SmallVirtRegSet" title='(anonymous namespace)::RAGreedy::SmallVirtRegSet' data-type='SmallSet&lt;unsigned int, 16&gt;' data-ref="(anonymousnamespace)::RAGreedy::SmallVirtRegSet">SmallVirtRegSet</a> &amp;<dfn class="local col6 decl" id="66FixedRegisters" title='FixedRegisters' data-type='const SmallVirtRegSet &amp;' data-ref="66FixedRegisters">FixedRegisters</dfn>);</td></tr>
<tr><th id="480">480</th><td></td></tr>
<tr><th id="481">481</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_18RAGreedy9tryAssignERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERKNS1_8SmallSetIjLj16ESt4lessIjEEE" title='(anonymous namespace)::RAGreedy::tryAssign' data-type='unsigned int (anonymous namespace)::RAGreedy::tryAssign(llvm::LiveInterval &amp; , llvm::AllocationOrder &amp; , SmallVectorImpl&lt;unsigned int&gt; &amp; , const SmallVirtRegSet &amp; )' data-ref="_ZN12_GLOBAL__N_18RAGreedy9tryAssignERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERKNS1_8SmallSetIjLj16ESt4lessIjEEE">tryAssign</a>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>&amp;, <a class="type" href="AllocationOrder.h.html#llvm::AllocationOrder" title='llvm::AllocationOrder' data-ref="llvm::AllocationOrder">AllocationOrder</a>&amp;,</td></tr>
<tr><th id="482">482</th><td>                     <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt;&amp;,</td></tr>
<tr><th id="483">483</th><td>                     <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::RAGreedy::SmallVirtRegSet" title='(anonymous namespace)::RAGreedy::SmallVirtRegSet' data-type='SmallSet&lt;unsigned int, 16&gt;' data-ref="(anonymousnamespace)::RAGreedy::SmallVirtRegSet">SmallVirtRegSet</a>&amp;);</td></tr>
<tr><th id="484">484</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_18RAGreedy8tryEvictERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEEjRKNS1_8SmallSetIjLj16ESt4lessIjEEE" title='(anonymous namespace)::RAGreedy::tryEvict' data-type='unsigned int (anonymous namespace)::RAGreedy::tryEvict(llvm::LiveInterval &amp; , llvm::AllocationOrder &amp; , SmallVectorImpl&lt;unsigned int&gt; &amp; , unsigned int , const SmallVirtRegSet &amp; )' data-ref="_ZN12_GLOBAL__N_18RAGreedy8tryEvictERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEEjRKNS1_8SmallSetIjLj16ESt4lessIjEEE">tryEvict</a>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>&amp;, <a class="type" href="AllocationOrder.h.html#llvm::AllocationOrder" title='llvm::AllocationOrder' data-ref="llvm::AllocationOrder">AllocationOrder</a>&amp;,</td></tr>
<tr><th id="485">485</th><td>                    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt;&amp;, <em>unsigned</em>,</td></tr>
<tr><th id="486">486</th><td>                    <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::RAGreedy::SmallVirtRegSet" title='(anonymous namespace)::RAGreedy::SmallVirtRegSet' data-type='SmallSet&lt;unsigned int, 16&gt;' data-ref="(anonymousnamespace)::RAGreedy::SmallVirtRegSet">SmallVirtRegSet</a>&amp;);</td></tr>
<tr><th id="487">487</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_18RAGreedy14tryRegionSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEE" title='(anonymous namespace)::RAGreedy::tryRegionSplit' data-type='unsigned int (anonymous namespace)::RAGreedy::tryRegionSplit(llvm::LiveInterval &amp; , llvm::AllocationOrder &amp; , SmallVectorImpl&lt;unsigned int&gt; &amp; )' data-ref="_ZN12_GLOBAL__N_18RAGreedy14tryRegionSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEE">tryRegionSplit</a>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>&amp;, <a class="type" href="AllocationOrder.h.html#llvm::AllocationOrder" title='llvm::AllocationOrder' data-ref="llvm::AllocationOrder">AllocationOrder</a>&amp;,</td></tr>
<tr><th id="488">488</th><td>                          <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt;&amp;);</td></tr>
<tr><th id="489">489</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_18RAGreedy23isSplitBenefitWorthCostERN4llvm12LiveIntervalE" title='(anonymous namespace)::RAGreedy::isSplitBenefitWorthCost' data-type='unsigned int (anonymous namespace)::RAGreedy::isSplitBenefitWorthCost(llvm::LiveInterval &amp; VirtReg)' data-ref="_ZN12_GLOBAL__N_18RAGreedy23isSplitBenefitWorthCostERN4llvm12LiveIntervalE">isSplitBenefitWorthCost</a>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col7 decl" id="67VirtReg" title='VirtReg' data-type='llvm::LiveInterval &amp;' data-ref="67VirtReg">VirtReg</dfn>);</td></tr>
<tr><th id="490">490</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy24calculateRegionSplitCostERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_14BlockFrequencyERjbPb">/// Calculate cost of region splitting.</i></td></tr>
<tr><th id="491">491</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_18RAGreedy24calculateRegionSplitCostERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_14BlockFrequencyERjbPb" title='(anonymous namespace)::RAGreedy::calculateRegionSplitCost' data-type='unsigned int (anonymous namespace)::RAGreedy::calculateRegionSplitCost(llvm::LiveInterval &amp; VirtReg, llvm::AllocationOrder &amp; Order, llvm::BlockFrequency &amp; BestCost, unsigned int &amp; NumCands, bool IgnoreCSR, bool * CanCauseEvictionChain = nullptr)' data-ref="_ZN12_GLOBAL__N_18RAGreedy24calculateRegionSplitCostERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_14BlockFrequencyERjbPb">calculateRegionSplitCost</a>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col8 decl" id="68VirtReg" title='VirtReg' data-type='llvm::LiveInterval &amp;' data-ref="68VirtReg">VirtReg</dfn>,</td></tr>
<tr><th id="492">492</th><td>                                    <a class="type" href="AllocationOrder.h.html#llvm::AllocationOrder" title='llvm::AllocationOrder' data-ref="llvm::AllocationOrder">AllocationOrder</a> &amp;<dfn class="local col9 decl" id="69Order" title='Order' data-type='llvm::AllocationOrder &amp;' data-ref="69Order">Order</dfn>,</td></tr>
<tr><th id="493">493</th><td>                                    <a class="type" href="../../include/llvm/Support/BlockFrequency.h.html#llvm::BlockFrequency" title='llvm::BlockFrequency' data-ref="llvm::BlockFrequency">BlockFrequency</a> &amp;<dfn class="local col0 decl" id="70BestCost" title='BestCost' data-type='llvm::BlockFrequency &amp;' data-ref="70BestCost">BestCost</dfn>,</td></tr>
<tr><th id="494">494</th><td>                                    <em>unsigned</em> &amp;<dfn class="local col1 decl" id="71NumCands" title='NumCands' data-type='unsigned int &amp;' data-ref="71NumCands">NumCands</dfn>, <em>bool</em> <dfn class="local col2 decl" id="72IgnoreCSR" title='IgnoreCSR' data-type='bool' data-ref="72IgnoreCSR">IgnoreCSR</dfn>,</td></tr>
<tr><th id="495">495</th><td>                                    <em>bool</em> *<dfn class="local col3 decl" id="73CanCauseEvictionChain" title='CanCauseEvictionChain' data-type='bool *' data-ref="73CanCauseEvictionChain">CanCauseEvictionChain</dfn> = <b>nullptr</b>);</td></tr>
<tr><th id="496">496</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy13doRegionSplitERN4llvm12LiveIntervalEjbRNS1_15SmallVectorImplIjEE">/// Perform region splitting.</i></td></tr>
<tr><th id="497">497</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_18RAGreedy13doRegionSplitERN4llvm12LiveIntervalEjbRNS1_15SmallVectorImplIjEE" title='(anonymous namespace)::RAGreedy::doRegionSplit' data-type='unsigned int (anonymous namespace)::RAGreedy::doRegionSplit(llvm::LiveInterval &amp; VirtReg, unsigned int BestCand, bool HasCompact, SmallVectorImpl&lt;unsigned int&gt; &amp; NewVRegs)' data-ref="_ZN12_GLOBAL__N_18RAGreedy13doRegionSplitERN4llvm12LiveIntervalEjbRNS1_15SmallVectorImplIjEE">doRegionSplit</a>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col4 decl" id="74VirtReg" title='VirtReg' data-type='llvm::LiveInterval &amp;' data-ref="74VirtReg">VirtReg</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="75BestCand" title='BestCand' data-type='unsigned int' data-ref="75BestCand">BestCand</dfn>,</td></tr>
<tr><th id="498">498</th><td>                         <em>bool</em> <dfn class="local col6 decl" id="76HasCompact" title='HasCompact' data-type='bool' data-ref="76HasCompact">HasCompact</dfn>,</td></tr>
<tr><th id="499">499</th><td>                         <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col7 decl" id="77NewVRegs" title='NewVRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="77NewVRegs">NewVRegs</dfn>);</td></tr>
<tr><th id="500">500</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy21tryAssignCSRFirstTimeERN4llvm12LiveIntervalERNS1_15AllocationOrderEjRjRNS1_15SmallVectorImplIjEE">/// Check other options before using a callee-saved register for the first</i></td></tr>
<tr><th id="501">501</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy21tryAssignCSRFirstTimeERN4llvm12LiveIntervalERNS1_15AllocationOrderEjRjRNS1_15SmallVectorImplIjEE">  /// time.</i></td></tr>
<tr><th id="502">502</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_18RAGreedy21tryAssignCSRFirstTimeERN4llvm12LiveIntervalERNS1_15AllocationOrderEjRjRNS1_15SmallVectorImplIjEE" title='(anonymous namespace)::RAGreedy::tryAssignCSRFirstTime' data-type='unsigned int (anonymous namespace)::RAGreedy::tryAssignCSRFirstTime(llvm::LiveInterval &amp; VirtReg, llvm::AllocationOrder &amp; Order, unsigned int PhysReg, unsigned int &amp; CostPerUseLimit, SmallVectorImpl&lt;unsigned int&gt; &amp; NewVRegs)' data-ref="_ZN12_GLOBAL__N_18RAGreedy21tryAssignCSRFirstTimeERN4llvm12LiveIntervalERNS1_15AllocationOrderEjRjRNS1_15SmallVectorImplIjEE">tryAssignCSRFirstTime</a>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col8 decl" id="78VirtReg" title='VirtReg' data-type='llvm::LiveInterval &amp;' data-ref="78VirtReg">VirtReg</dfn>, <a class="type" href="AllocationOrder.h.html#llvm::AllocationOrder" title='llvm::AllocationOrder' data-ref="llvm::AllocationOrder">AllocationOrder</a> &amp;<dfn class="local col9 decl" id="79Order" title='Order' data-type='llvm::AllocationOrder &amp;' data-ref="79Order">Order</dfn>,</td></tr>
<tr><th id="503">503</th><td>                                 <em>unsigned</em> <dfn class="local col0 decl" id="80PhysReg" title='PhysReg' data-type='unsigned int' data-ref="80PhysReg">PhysReg</dfn>, <em>unsigned</em> &amp;<dfn class="local col1 decl" id="81CostPerUseLimit" title='CostPerUseLimit' data-type='unsigned int &amp;' data-ref="81CostPerUseLimit">CostPerUseLimit</dfn>,</td></tr>
<tr><th id="504">504</th><td>                                 <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col2 decl" id="82NewVRegs" title='NewVRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="82NewVRegs">NewVRegs</dfn>);</td></tr>
<tr><th id="505">505</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_18RAGreedy17initializeCSRCostEv" title='(anonymous namespace)::RAGreedy::initializeCSRCost' data-type='void (anonymous namespace)::RAGreedy::initializeCSRCost()' data-ref="_ZN12_GLOBAL__N_18RAGreedy17initializeCSRCostEv">initializeCSRCost</a>();</td></tr>
<tr><th id="506">506</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_18RAGreedy13tryBlockSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEE" title='(anonymous namespace)::RAGreedy::tryBlockSplit' data-type='unsigned int (anonymous namespace)::RAGreedy::tryBlockSplit(llvm::LiveInterval &amp; , llvm::AllocationOrder &amp; , SmallVectorImpl&lt;unsigned int&gt; &amp; )' data-ref="_ZN12_GLOBAL__N_18RAGreedy13tryBlockSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEE">tryBlockSplit</a>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>&amp;, <a class="type" href="AllocationOrder.h.html#llvm::AllocationOrder" title='llvm::AllocationOrder' data-ref="llvm::AllocationOrder">AllocationOrder</a>&amp;,</td></tr>
<tr><th id="507">507</th><td>                         <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt;&amp;);</td></tr>
<tr><th id="508">508</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_18RAGreedy19tryInstructionSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEE" title='(anonymous namespace)::RAGreedy::tryInstructionSplit' data-type='unsigned int (anonymous namespace)::RAGreedy::tryInstructionSplit(llvm::LiveInterval &amp; , llvm::AllocationOrder &amp; , SmallVectorImpl&lt;unsigned int&gt; &amp; )' data-ref="_ZN12_GLOBAL__N_18RAGreedy19tryInstructionSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEE">tryInstructionSplit</a>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>&amp;, <a class="type" href="AllocationOrder.h.html#llvm::AllocationOrder" title='llvm::AllocationOrder' data-ref="llvm::AllocationOrder">AllocationOrder</a>&amp;,</td></tr>
<tr><th id="509">509</th><td>                               <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt;&amp;);</td></tr>
<tr><th id="510">510</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_18RAGreedy13tryLocalSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEE" title='(anonymous namespace)::RAGreedy::tryLocalSplit' data-type='unsigned int (anonymous namespace)::RAGreedy::tryLocalSplit(llvm::LiveInterval &amp; , llvm::AllocationOrder &amp; , SmallVectorImpl&lt;unsigned int&gt; &amp; )' data-ref="_ZN12_GLOBAL__N_18RAGreedy13tryLocalSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEE">tryLocalSplit</a>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>&amp;, <a class="type" href="AllocationOrder.h.html#llvm::AllocationOrder" title='llvm::AllocationOrder' data-ref="llvm::AllocationOrder">AllocationOrder</a>&amp;,</td></tr>
<tr><th id="511">511</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt;&amp;);</td></tr>
<tr><th id="512">512</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_18RAGreedy8trySplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERKNS1_8SmallSetIjLj16ESt4lessIjEEE" title='(anonymous namespace)::RAGreedy::trySplit' data-type='unsigned int (anonymous namespace)::RAGreedy::trySplit(llvm::LiveInterval &amp; , llvm::AllocationOrder &amp; , SmallVectorImpl&lt;unsigned int&gt; &amp; , const SmallVirtRegSet &amp; )' data-ref="_ZN12_GLOBAL__N_18RAGreedy8trySplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERKNS1_8SmallSetIjLj16ESt4lessIjEEE">trySplit</a>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>&amp;, <a class="type" href="AllocationOrder.h.html#llvm::AllocationOrder" title='llvm::AllocationOrder' data-ref="llvm::AllocationOrder">AllocationOrder</a>&amp;,</td></tr>
<tr><th id="513">513</th><td>                    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt;&amp;,</td></tr>
<tr><th id="514">514</th><td>                    <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::RAGreedy::SmallVirtRegSet" title='(anonymous namespace)::RAGreedy::SmallVirtRegSet' data-type='SmallSet&lt;unsigned int, 16&gt;' data-ref="(anonymousnamespace)::RAGreedy::SmallVirtRegSet">SmallVirtRegSet</a>&amp;);</td></tr>
<tr><th id="515">515</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj" title='(anonymous namespace)::RAGreedy::tryLastChanceRecoloring' data-type='unsigned int (anonymous namespace)::RAGreedy::tryLastChanceRecoloring(llvm::LiveInterval &amp; , llvm::AllocationOrder &amp; , SmallVectorImpl&lt;unsigned int&gt; &amp; , SmallVirtRegSet &amp; , unsigned int )' data-ref="_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj">tryLastChanceRecoloring</a>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;, <a class="type" href="AllocationOrder.h.html#llvm::AllocationOrder" title='llvm::AllocationOrder' data-ref="llvm::AllocationOrder">AllocationOrder</a> &amp;,</td></tr>
<tr><th id="516">516</th><td>                                   <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;,</td></tr>
<tr><th id="517">517</th><td>                                   <a class="tu typedef" href="#(anonymousnamespace)::RAGreedy::SmallVirtRegSet" title='(anonymous namespace)::RAGreedy::SmallVirtRegSet' data-type='SmallSet&lt;unsigned int, 16&gt;' data-ref="(anonymousnamespace)::RAGreedy::SmallVirtRegSet">SmallVirtRegSet</a> &amp;, <em>unsigned</em>);</td></tr>
<tr><th id="518">518</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_18RAGreedy23tryRecoloringCandidatesERSt14priority_queueISt4pairIjjESt6vectorIS3_SaIS3_EESt4lessIS3_EERN4llvm15SmallVectorImplIjEERNSB_15548877" title='(anonymous namespace)::RAGreedy::tryRecoloringCandidates' data-type='bool (anonymous namespace)::RAGreedy::tryRecoloringCandidates(PQueue &amp; , SmallVectorImpl&lt;unsigned int&gt; &amp; , SmallVirtRegSet &amp; , unsigned int )' data-ref="_ZN12_GLOBAL__N_18RAGreedy23tryRecoloringCandidatesERSt14priority_queueISt4pairIjjESt6vectorIS3_SaIS3_EESt4lessIS3_EERN4llvm15SmallVectorImplIjEERNSB_15548877">tryRecoloringCandidates</a>(<a class="tu typedef" href="#(anonymousnamespace)::RAGreedy::PQueue" title='(anonymous namespace)::RAGreedy::PQueue' data-type='std::priority_queue&lt;std::pair&lt;unsigned int, unsigned int&gt; &gt;' data-ref="(anonymousnamespace)::RAGreedy::PQueue">PQueue</a> &amp;, <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;,</td></tr>
<tr><th id="519">519</th><td>                               <a class="tu typedef" href="#(anonymousnamespace)::RAGreedy::SmallVirtRegSet" title='(anonymous namespace)::RAGreedy::SmallVirtRegSet' data-type='SmallSet&lt;unsigned int, 16&gt;' data-ref="(anonymousnamespace)::RAGreedy::SmallVirtRegSet">SmallVirtRegSet</a> &amp;, <em>unsigned</em>);</td></tr>
<tr><th id="520">520</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_18RAGreedy17tryHintRecoloringERN4llvm12LiveIntervalE" title='(anonymous namespace)::RAGreedy::tryHintRecoloring' data-type='void (anonymous namespace)::RAGreedy::tryHintRecoloring(llvm::LiveInterval &amp; )' data-ref="_ZN12_GLOBAL__N_18RAGreedy17tryHintRecoloringERN4llvm12LiveIntervalE">tryHintRecoloring</a>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;);</td></tr>
<tr><th id="521">521</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_18RAGreedy18tryHintsRecoloringEv" title='(anonymous namespace)::RAGreedy::tryHintsRecoloring' data-type='void (anonymous namespace)::RAGreedy::tryHintsRecoloring()' data-ref="_ZN12_GLOBAL__N_18RAGreedy18tryHintsRecoloringEv">tryHintsRecoloring</a>();</td></tr>
<tr><th id="522">522</th><td></td></tr>
<tr><th id="523">523</th><td>  <i class="doc" data-doc="(anonymousnamespace)::RAGreedy::HintInfo">/// Model the information carried by one end of a copy.</i></td></tr>
<tr><th id="524">524</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::RAGreedy::HintInfo" title='(anonymous namespace)::RAGreedy::HintInfo' data-ref="(anonymousnamespace)::RAGreedy::HintInfo">HintInfo</dfn> {</td></tr>
<tr><th id="525">525</th><td>    <i class="doc" data-doc="(anonymousnamespace)::RAGreedy::HintInfo::Freq">/// The frequency of the copy.</i></td></tr>
<tr><th id="526">526</th><td>    <a class="type" href="../../include/llvm/Support/BlockFrequency.h.html#llvm::BlockFrequency" title='llvm::BlockFrequency' data-ref="llvm::BlockFrequency">BlockFrequency</a> <dfn class="tu decl" id="(anonymousnamespace)::RAGreedy::HintInfo::Freq" title='(anonymous namespace)::RAGreedy::HintInfo::Freq' data-type='llvm::BlockFrequency' data-ref="(anonymousnamespace)::RAGreedy::HintInfo::Freq">Freq</dfn>;</td></tr>
<tr><th id="527">527</th><td>    <i class="doc" data-doc="(anonymousnamespace)::RAGreedy::HintInfo::Reg">/// The virtual register or physical register.</i></td></tr>
<tr><th id="528">528</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::RAGreedy::HintInfo::Reg" title='(anonymous namespace)::RAGreedy::HintInfo::Reg' data-type='unsigned int' data-ref="(anonymousnamespace)::RAGreedy::HintInfo::Reg">Reg</dfn>;</td></tr>
<tr><th id="529">529</th><td>    <i class="doc" data-doc="(anonymousnamespace)::RAGreedy::HintInfo::PhysReg">/// Its currently assigned register.</i></td></tr>
<tr><th id="530">530</th><td><i class="doc" data-doc="(anonymousnamespace)::RAGreedy::HintInfo::PhysReg">    /// In case of a physical register Reg == PhysReg.</i></td></tr>
<tr><th id="531">531</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::RAGreedy::HintInfo::PhysReg" title='(anonymous namespace)::RAGreedy::HintInfo::PhysReg' data-type='unsigned int' data-ref="(anonymousnamespace)::RAGreedy::HintInfo::PhysReg">PhysReg</dfn>;</td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy8HintInfoC1EN4llvm14BlockFrequencyEjj" title='(anonymous namespace)::RAGreedy::HintInfo::HintInfo' data-type='void (anonymous namespace)::RAGreedy::HintInfo::HintInfo(llvm::BlockFrequency Freq, unsigned int Reg, unsigned int PhysReg)' data-ref="_ZN12_GLOBAL__N_18RAGreedy8HintInfoC1EN4llvm14BlockFrequencyEjj">HintInfo</dfn>(<a class="type" href="../../include/llvm/Support/BlockFrequency.h.html#llvm::BlockFrequency" title='llvm::BlockFrequency' data-ref="llvm::BlockFrequency">BlockFrequency</a> <dfn class="local col3 decl" id="83Freq" title='Freq' data-type='llvm::BlockFrequency' data-ref="83Freq">Freq</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="84Reg" title='Reg' data-type='unsigned int' data-ref="84Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="85PhysReg" title='PhysReg' data-type='unsigned int' data-ref="85PhysReg">PhysReg</dfn>)</td></tr>
<tr><th id="534">534</th><td>        : <a class="tu member" href="#(anonymousnamespace)::RAGreedy::HintInfo::Freq" title='(anonymous namespace)::RAGreedy::HintInfo::Freq' data-use='w' data-ref="(anonymousnamespace)::RAGreedy::HintInfo::Freq">Freq</a><a class="ref" href="../../include/llvm/Support/BlockFrequency.h.html#24" title='llvm::BlockFrequency::BlockFrequency' data-ref="_ZN4llvm14BlockFrequencyC1ERKS0_">(</a><a class="local col3 ref" href="#83Freq" title='Freq' data-ref="83Freq">Freq</a>), <a class="tu member" href="#(anonymousnamespace)::RAGreedy::HintInfo::Reg" title='(anonymous namespace)::RAGreedy::HintInfo::Reg' data-use='w' data-ref="(anonymousnamespace)::RAGreedy::HintInfo::Reg">Reg</a>(<a class="local col4 ref" href="#84Reg" title='Reg' data-ref="84Reg">Reg</a>), <a class="tu member" href="#(anonymousnamespace)::RAGreedy::HintInfo::PhysReg" title='(anonymous namespace)::RAGreedy::HintInfo::PhysReg' data-use='w' data-ref="(anonymousnamespace)::RAGreedy::HintInfo::PhysReg">PhysReg</a>(<a class="local col5 ref" href="#85PhysReg" title='PhysReg' data-ref="85PhysReg">PhysReg</a>) {}</td></tr>
<tr><th id="535">535</th><td>  };</td></tr>
<tr><th id="536">536</th><td>  <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::RAGreedy::HintsInfo" title='(anonymous namespace)::RAGreedy::HintsInfo' data-type='SmallVector&lt;(anonymous namespace)::RAGreedy::HintInfo, 4&gt;' data-ref="(anonymousnamespace)::RAGreedy::HintsInfo">HintsInfo</dfn> = <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::RAGreedy::HintInfo" title='(anonymous namespace)::RAGreedy::HintInfo' data-ref="(anonymousnamespace)::RAGreedy::HintInfo">HintInfo</a>, <var>4</var>&gt;;</td></tr>
<tr><th id="537">537</th><td></td></tr>
<tr><th id="538">538</th><td>  <a class="type" href="../../include/llvm/Support/BlockFrequency.h.html#llvm::BlockFrequency" title='llvm::BlockFrequency' data-ref="llvm::BlockFrequency">BlockFrequency</a> <a class="tu decl" href="#_ZN12_GLOBAL__N_18RAGreedy17getBrokenHintFreqERKN4llvm11SmallVectorINS0_8HintInfoELj4EEEj" title='(anonymous namespace)::RAGreedy::getBrokenHintFreq' data-type='llvm::BlockFrequency (anonymous namespace)::RAGreedy::getBrokenHintFreq(const HintsInfo &amp; , unsigned int )' data-ref="_ZN12_GLOBAL__N_18RAGreedy17getBrokenHintFreqERKN4llvm11SmallVectorINS0_8HintInfoELj4EEEj">getBrokenHintFreq</a>(<em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::RAGreedy::HintsInfo" title='(anonymous namespace)::RAGreedy::HintsInfo' data-type='SmallVector&lt;(anonymous namespace)::RAGreedy::HintInfo, 4&gt;' data-ref="(anonymousnamespace)::RAGreedy::HintsInfo">HintsInfo</a> &amp;, <em>unsigned</em>);</td></tr>
<tr><th id="539">539</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_18RAGreedy15collectHintInfoEjRN4llvm11SmallVectorINS0_8HintInfoELj4EEE" title='(anonymous namespace)::RAGreedy::collectHintInfo' data-type='void (anonymous namespace)::RAGreedy::collectHintInfo(unsigned int , HintsInfo &amp; )' data-ref="_ZN12_GLOBAL__N_18RAGreedy15collectHintInfoEjRN4llvm11SmallVectorINS0_8HintInfoELj4EEE">collectHintInfo</a>(<em>unsigned</em>, <a class="tu typedef" href="#(anonymousnamespace)::RAGreedy::HintsInfo" title='(anonymous namespace)::RAGreedy::HintsInfo' data-type='SmallVector&lt;(anonymous namespace)::RAGreedy::HintInfo, 4&gt;' data-ref="(anonymousnamespace)::RAGreedy::HintsInfo">HintsInfo</a> &amp;);</td></tr>
<tr><th id="540">540</th><td></td></tr>
<tr><th id="541">541</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_18RAGreedy22isUnusedCalleeSavedRegEj" title='(anonymous namespace)::RAGreedy::isUnusedCalleeSavedReg' data-type='bool (anonymous namespace)::RAGreedy::isUnusedCalleeSavedReg(unsigned int PhysReg) const' data-ref="_ZNK12_GLOBAL__N_18RAGreedy22isUnusedCalleeSavedRegEj">isUnusedCalleeSavedReg</a>(<em>unsigned</em> <dfn class="local col6 decl" id="86PhysReg" title='PhysReg' data-type='unsigned int' data-ref="86PhysReg">PhysReg</dfn>) <em>const</em>;</td></tr>
<tr><th id="542">542</th><td></td></tr>
<tr><th id="543">543</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy28reportNumberOfSplillsReloadsEPN4llvm11MachineLoopERjS4_S4_S4_">/// Compute and report the number of spills and reloads for a loop.</i></td></tr>
<tr><th id="544">544</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_18RAGreedy28reportNumberOfSplillsReloadsEPN4llvm11MachineLoopERjS4_S4_S4_" title='(anonymous namespace)::RAGreedy::reportNumberOfSplillsReloads' data-type='void (anonymous namespace)::RAGreedy::reportNumberOfSplillsReloads(llvm::MachineLoop * L, unsigned int &amp; Reloads, unsigned int &amp; FoldedReloads, unsigned int &amp; Spills, unsigned int &amp; FoldedSpills)' data-ref="_ZN12_GLOBAL__N_18RAGreedy28reportNumberOfSplillsReloadsEPN4llvm11MachineLoopERjS4_S4_S4_">reportNumberOfSplillsReloads</a>(<a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> *<dfn class="local col7 decl" id="87L" title='L' data-type='llvm::MachineLoop *' data-ref="87L">L</dfn>, <em>unsigned</em> &amp;<dfn class="local col8 decl" id="88Reloads" title='Reloads' data-type='unsigned int &amp;' data-ref="88Reloads">Reloads</dfn>,</td></tr>
<tr><th id="545">545</th><td>                                    <em>unsigned</em> &amp;<dfn class="local col9 decl" id="89FoldedReloads" title='FoldedReloads' data-type='unsigned int &amp;' data-ref="89FoldedReloads">FoldedReloads</dfn>, <em>unsigned</em> &amp;<dfn class="local col0 decl" id="90Spills" title='Spills' data-type='unsigned int &amp;' data-ref="90Spills">Spills</dfn>,</td></tr>
<tr><th id="546">546</th><td>                                    <em>unsigned</em> &amp;<dfn class="local col1 decl" id="91FoldedSpills" title='FoldedSpills' data-type='unsigned int &amp;' data-ref="91FoldedSpills">FoldedSpills</dfn>);</td></tr>
<tr><th id="547">547</th><td></td></tr>
<tr><th id="548">548</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy28reportNumberOfSplillsReloadsEv">/// Report the number of spills and reloads for each loop.</i></td></tr>
<tr><th id="549">549</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy28reportNumberOfSplillsReloadsEv" title='(anonymous namespace)::RAGreedy::reportNumberOfSplillsReloads' data-type='void (anonymous namespace)::RAGreedy::reportNumberOfSplillsReloads()' data-ref="_ZN12_GLOBAL__N_18RAGreedy28reportNumberOfSplillsReloadsEv">reportNumberOfSplillsReloads</dfn>() {</td></tr>
<tr><th id="550">550</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> *<dfn class="local col2 decl" id="92L" title='L' data-type='llvm::MachineLoop *' data-ref="92L">L</dfn> : *<a class="tu member" href="#(anonymousnamespace)::RAGreedy::Loops" title='(anonymous namespace)::RAGreedy::Loops' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::Loops">Loops</a>) {</td></tr>
<tr><th id="551">551</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="93Reloads" title='Reloads' data-type='unsigned int' data-ref="93Reloads">Reloads</dfn>, <dfn class="local col4 decl" id="94FoldedReloads" title='FoldedReloads' data-type='unsigned int' data-ref="94FoldedReloads">FoldedReloads</dfn>, <dfn class="local col5 decl" id="95Spills" title='Spills' data-type='unsigned int' data-ref="95Spills">Spills</dfn>, <dfn class="local col6 decl" id="96FoldedSpills" title='FoldedSpills' data-type='unsigned int' data-ref="96FoldedSpills">FoldedSpills</dfn>;</td></tr>
<tr><th id="552">552</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy28reportNumberOfSplillsReloadsEPN4llvm11MachineLoopERjS4_S4_S4_" title='(anonymous namespace)::RAGreedy::reportNumberOfSplillsReloads' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy28reportNumberOfSplillsReloadsEPN4llvm11MachineLoopERjS4_S4_S4_">reportNumberOfSplillsReloads</a>(<a class="local col2 ref" href="#92L" title='L' data-ref="92L">L</a>, <span class='refarg'><a class="local col3 ref" href="#93Reloads" title='Reloads' data-ref="93Reloads">Reloads</a></span>, <span class='refarg'><a class="local col4 ref" href="#94FoldedReloads" title='FoldedReloads' data-ref="94FoldedReloads">FoldedReloads</a></span>, <span class='refarg'><a class="local col5 ref" href="#95Spills" title='Spills' data-ref="95Spills">Spills</a></span>,</td></tr>
<tr><th id="553">553</th><td>                                   <span class='refarg'><a class="local col6 ref" href="#96FoldedSpills" title='FoldedSpills' data-ref="96FoldedSpills">FoldedSpills</a></span>);</td></tr>
<tr><th id="554">554</th><td>    }</td></tr>
<tr><th id="555">555</th><td>  }</td></tr>
<tr><th id="556">556</th><td>};</td></tr>
<tr><th id="557">557</th><td></td></tr>
<tr><th id="558">558</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="559">559</th><td></td></tr>
<tr><th id="560">560</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="tu decl def" id="(anonymousnamespace)::RAGreedy::ID" title='(anonymous namespace)::RAGreedy::ID' data-type='char' data-ref="(anonymousnamespace)::RAGreedy::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="561">561</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::RAGreedyID" title='llvm::RAGreedyID' data-ref="llvm::RAGreedyID">RAGreedyID</dfn> = <a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::ID" title='(anonymous namespace)::RAGreedy::ID' data-ref="(anonymousnamespace)::RAGreedy::ID">ID</a>;</td></tr>
<tr><th id="562">562</th><td></td></tr>
<tr><th id="563">563</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#47" title="static void *initializeRAGreedyPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(RAGreedy, <q>"greedy"</q>,</td></tr>
<tr><th id="564">564</th><td>                <q>"Greedy Register Allocator"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="565">565</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeLiveDebugVariablesPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(LiveDebugVariables)</td></tr>
<tr><th id="566">566</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeSlotIndexesPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(SlotIndexes)</td></tr>
<tr><th id="567">567</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeLiveIntervalsPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(LiveIntervals)</td></tr>
<tr><th id="568">568</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeRegisterCoalescerPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(RegisterCoalescer)</td></tr>
<tr><th id="569">569</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeMachineSchedulerPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineScheduler)</td></tr>
<tr><th id="570">570</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeLiveStacksPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(LiveStacks)</td></tr>
<tr><th id="571">571</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeMachineDominatorTreePass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineDominatorTree)</td></tr>
<tr><th id="572">572</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeMachineLoopInfoPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineLoopInfo)</td></tr>
<tr><th id="573">573</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeVirtRegMapPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(VirtRegMap)</td></tr>
<tr><th id="574">574</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeLiveRegMatrixPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(LiveRegMatrix)</td></tr>
<tr><th id="575">575</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeEdgeBundlesPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(EdgeBundles)</td></tr>
<tr><th id="576">576</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeSpillPlacementPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(SpillPlacement)</td></tr>
<tr><th id="577">577</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeMachineOptimizationRemarkEmitterPassPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineOptimizationRemarkEmitterPass)</td></tr>
<tr><th id="578">578</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#54" title="PassInfo *PI = new PassInfo( &quot;Greedy Register Allocator&quot;, &quot;greedy&quot;, &amp;RAGreedy::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;RAGreedy&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeRAGreedyPassFlag; void llvm::initializeRAGreedyPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeRAGreedyPassFlag, initializeRAGreedyPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"greedy"</q>,</td></tr>
<tr><th id="579">579</th><td>                <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Greedy Register Allocator"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="580">580</th><td></td></tr>
<tr><th id="581">581</th><td><u>#<span data-ppcond="581">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="582">582</th><td><em>const</em> <em>char</em> *<em>const</em> <a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="tu decl def" id="(anonymousnamespace)::RAGreedy::StageName" title='(anonymous namespace)::RAGreedy::StageName' data-type='const char *const [7]' data-ref="(anonymousnamespace)::RAGreedy::StageName">StageName</dfn>[] = {</td></tr>
<tr><th id="583">583</th><td>    <q>"RS_New"</q>,</td></tr>
<tr><th id="584">584</th><td>    <q>"RS_Assign"</q>,</td></tr>
<tr><th id="585">585</th><td>    <q>"RS_Split"</q>,</td></tr>
<tr><th id="586">586</th><td>    <q>"RS_Split2"</q>,</td></tr>
<tr><th id="587">587</th><td>    <q>"RS_Spill"</q>,</td></tr>
<tr><th id="588">588</th><td>    <q>"RS_Memory"</q>,</td></tr>
<tr><th id="589">589</th><td>    <q>"RS_Done"</q></td></tr>
<tr><th id="590">590</th><td>};</td></tr>
<tr><th id="591">591</th><td><u>#<span data-ppcond="581">endif</span></u></td></tr>
<tr><th id="592">592</th><td></td></tr>
<tr><th id="593">593</th><td><i  data-doc="Hysteresis">// Hysteresis to use when comparing floats.</i></td></tr>
<tr><th id="594">594</th><td><i  data-doc="Hysteresis">// This helps stabilize decisions based on float comparisons.</i></td></tr>
<tr><th id="595">595</th><td><em>const</em> <em>float</em> <dfn class="tu decl def" id="Hysteresis" title='Hysteresis' data-type='const float' data-ref="Hysteresis">Hysteresis</dfn> = (<var>2007</var> / <var>2048.0f</var>); <i  data-doc="Hysteresis">// 0.97998046875</i></td></tr>
<tr><th id="596">596</th><td></td></tr>
<tr><th id="597">597</th><td><a class="type" href="../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a>* <span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm29createGreedyRegisterAllocatorEv" title='llvm::createGreedyRegisterAllocator' data-ref="_ZN4llvm29createGreedyRegisterAllocatorEv">createGreedyRegisterAllocator</dfn>() {</td></tr>
<tr><th id="598">598</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a><a class="tu ref" href="#_ZN12_GLOBAL__N_18RAGreedyC1Ev" title='(anonymous namespace)::RAGreedy::RAGreedy' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedyC1Ev">(</a>);</td></tr>
<tr><th id="599">599</th><td>}</td></tr>
<tr><th id="600">600</th><td></td></tr>
<tr><th id="601">601</th><td><a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedyC1Ev" title='(anonymous namespace)::RAGreedy::RAGreedy' data-type='void (anonymous namespace)::RAGreedy::RAGreedy()' data-ref="_ZN12_GLOBAL__N_18RAGreedyC1Ev">RAGreedy</dfn>(): <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::RAGreedy::ID" title='(anonymous namespace)::RAGreedy::ID' data-use='a' data-ref="(anonymousnamespace)::RAGreedy::ID">ID</a>) {</td></tr>
<tr><th id="602">602</th><td>}</td></tr>
<tr><th id="603">603</th><td></td></tr>
<tr><th id="604">604</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_18RAGreedy16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::RAGreedy::getAnalysisUsage' data-type='void (anonymous namespace)::RAGreedy::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_18RAGreedy16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col7 decl" id="97AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="97AU">AU</dfn>) <em>const</em> {</td></tr>
<tr><th id="605">605</th><td>  <a class="local col7 ref" href="#97AU" title='AU' data-ref="97AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="606">606</th><td>  <a class="local col7 ref" href="#97AU" title='AU' data-ref="97AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBlockFrequencyInfo.h.html#llvm::MachineBlockFrequencyInfo" title='llvm::MachineBlockFrequencyInfo' data-ref="llvm::MachineBlockFrequencyInfo">MachineBlockFrequencyInfo</a>&gt;();</td></tr>
<tr><th id="607">607</th><td>  <a class="local col7 ref" href="#97AU" title='AU' data-ref="97AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBlockFrequencyInfo.h.html#llvm::MachineBlockFrequencyInfo" title='llvm::MachineBlockFrequencyInfo' data-ref="llvm::MachineBlockFrequencyInfo">MachineBlockFrequencyInfo</a>&gt;();</td></tr>
<tr><th id="608">608</th><td>  <a class="local col7 ref" href="#97AU" title='AU' data-ref="97AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AAResultsWrapperPass" title='llvm::AAResultsWrapperPass' data-ref="llvm::AAResultsWrapperPass">AAResultsWrapperPass</a>&gt;();</td></tr>
<tr><th id="609">609</th><td>  <a class="local col7 ref" href="#97AU" title='AU' data-ref="97AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AAResultsWrapperPass" title='llvm::AAResultsWrapperPass' data-ref="llvm::AAResultsWrapperPass">AAResultsWrapperPass</a>&gt;();</td></tr>
<tr><th id="610">610</th><td>  <a class="local col7 ref" href="#97AU" title='AU' data-ref="97AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="611">611</th><td>  <a class="local col7 ref" href="#97AU" title='AU' data-ref="97AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="612">612</th><td>  <a class="local col7 ref" href="#97AU" title='AU' data-ref="97AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndexes" title='llvm::SlotIndexes' data-ref="llvm::SlotIndexes">SlotIndexes</a>&gt;();</td></tr>
<tr><th id="613">613</th><td>  <a class="local col7 ref" href="#97AU" title='AU' data-ref="97AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndexes" title='llvm::SlotIndexes' data-ref="llvm::SlotIndexes">SlotIndexes</a>&gt;();</td></tr>
<tr><th id="614">614</th><td>  <a class="local col7 ref" href="#97AU" title='AU' data-ref="97AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="LiveDebugVariables.h.html#llvm::LiveDebugVariables" title='llvm::LiveDebugVariables' data-ref="llvm::LiveDebugVariables">LiveDebugVariables</a>&gt;();</td></tr>
<tr><th id="615">615</th><td>  <a class="local col7 ref" href="#97AU" title='AU' data-ref="97AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="LiveDebugVariables.h.html#llvm::LiveDebugVariables" title='llvm::LiveDebugVariables' data-ref="llvm::LiveDebugVariables">LiveDebugVariables</a>&gt;();</td></tr>
<tr><th id="616">616</th><td>  <a class="local col7 ref" href="#97AU" title='AU' data-ref="97AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveStacks.h.html#llvm::LiveStacks" title='llvm::LiveStacks' data-ref="llvm::LiveStacks">LiveStacks</a>&gt;();</td></tr>
<tr><th id="617">617</th><td>  <a class="local col7 ref" href="#97AU" title='AU' data-ref="97AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveStacks.h.html#llvm::LiveStacks" title='llvm::LiveStacks' data-ref="llvm::LiveStacks">LiveStacks</a>&gt;();</td></tr>
<tr><th id="618">618</th><td>  <a class="local col7 ref" href="#97AU" title='AU' data-ref="97AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="619">619</th><td>  <a class="local col7 ref" href="#97AU" title='AU' data-ref="97AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="620">620</th><td>  <a class="local col7 ref" href="#97AU" title='AU' data-ref="97AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="621">621</th><td>  <a class="local col7 ref" href="#97AU" title='AU' data-ref="97AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="622">622</th><td>  <a class="local col7 ref" href="#97AU" title='AU' data-ref="97AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a>&gt;();</td></tr>
<tr><th id="623">623</th><td>  <a class="local col7 ref" href="#97AU" title='AU' data-ref="97AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a>&gt;();</td></tr>
<tr><th id="624">624</th><td>  <a class="local col7 ref" href="#97AU" title='AU' data-ref="97AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix" title='llvm::LiveRegMatrix' data-ref="llvm::LiveRegMatrix">LiveRegMatrix</a>&gt;();</td></tr>
<tr><th id="625">625</th><td>  <a class="local col7 ref" href="#97AU" title='AU' data-ref="97AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix" title='llvm::LiveRegMatrix' data-ref="llvm::LiveRegMatrix">LiveRegMatrix</a>&gt;();</td></tr>
<tr><th id="626">626</th><td>  <a class="local col7 ref" href="#97AU" title='AU' data-ref="97AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/CodeGen/EdgeBundles.h.html#llvm::EdgeBundles" title='llvm::EdgeBundles' data-ref="llvm::EdgeBundles">EdgeBundles</a>&gt;();</td></tr>
<tr><th id="627">627</th><td>  <a class="local col7 ref" href="#97AU" title='AU' data-ref="97AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="SpillPlacement.h.html#llvm::SpillPlacement" title='llvm::SpillPlacement' data-ref="llvm::SpillPlacement">SpillPlacement</a>&gt;();</td></tr>
<tr><th id="628">628</th><td>  <a class="local col7 ref" href="#97AU" title='AU' data-ref="97AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineOptimizationRemarkEmitter.h.html#llvm::MachineOptimizationRemarkEmitterPass" title='llvm::MachineOptimizationRemarkEmitterPass' data-ref="llvm::MachineOptimizationRemarkEmitterPass">MachineOptimizationRemarkEmitterPass</a>&gt;();</td></tr>
<tr><th id="629">629</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col7 ref" href="#97AU" title='AU' data-ref="97AU">AU</a></span>);</td></tr>
<tr><th id="630">630</th><td>}</td></tr>
<tr><th id="631">631</th><td></td></tr>
<tr><th id="632">632</th><td><i  data-doc="_ZN12_GLOBAL__N_18RAGreedy19LRE_CanEraseVirtRegEj">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="633">633</th><td><i  data-doc="_ZN12_GLOBAL__N_18RAGreedy19LRE_CanEraseVirtRegEj">//                     LiveRangeEdit delegate methods</i></td></tr>
<tr><th id="634">634</th><td><i  data-doc="_ZN12_GLOBAL__N_18RAGreedy19LRE_CanEraseVirtRegEj">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="635">635</th><td></td></tr>
<tr><th id="636">636</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy19LRE_CanEraseVirtRegEj" title='(anonymous namespace)::RAGreedy::LRE_CanEraseVirtReg' data-type='bool (anonymous namespace)::RAGreedy::LRE_CanEraseVirtReg(unsigned int VirtReg)' data-ref="_ZN12_GLOBAL__N_18RAGreedy19LRE_CanEraseVirtRegEj">LRE_CanEraseVirtReg</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="98VirtReg" title='VirtReg' data-type='unsigned int' data-ref="98VirtReg">VirtReg</dfn>) {</td></tr>
<tr><th id="637">637</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col9 decl" id="99LI" title='LI' data-type='llvm::LiveInterval &amp;' data-ref="99LI">LI</dfn> = <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::LIS" title='llvm::RegAllocBase::LIS' data-ref="llvm::RegAllocBase::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col8 ref" href="#98VirtReg" title='VirtReg' data-ref="98VirtReg">VirtReg</a>);</td></tr>
<tr><th id="638">638</th><td>  <b>if</b> (<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::VRM" title='llvm::RegAllocBase::VRM' data-ref="llvm::RegAllocBase::VRM">VRM</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap7hasPhysEj" title='llvm::VirtRegMap::hasPhys' data-ref="_ZNK4llvm10VirtRegMap7hasPhysEj">hasPhys</a>(<a class="local col8 ref" href="#98VirtReg" title='VirtReg' data-ref="98VirtReg">VirtReg</a>)) {</td></tr>
<tr><th id="639">639</th><td>    <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::Matrix" title='llvm::RegAllocBase::Matrix' data-ref="llvm::RegAllocBase::Matrix">Matrix</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZN4llvm13LiveRegMatrix8unassignERNS_12LiveIntervalE" title='llvm::LiveRegMatrix::unassign' data-ref="_ZN4llvm13LiveRegMatrix8unassignERNS_12LiveIntervalE">unassign</a>(<span class='refarg'><a class="local col9 ref" href="#99LI" title='LI' data-ref="99LI">LI</a></span>);</td></tr>
<tr><th id="640">640</th><td>    <a class="virtual tu member" href="#_ZN12_GLOBAL__N_18RAGreedy21aboutToRemoveIntervalERN4llvm12LiveIntervalE" title='(anonymous namespace)::RAGreedy::aboutToRemoveInterval' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy21aboutToRemoveIntervalERN4llvm12LiveIntervalE">aboutToRemoveInterval</a>(<span class='refarg'><a class="local col9 ref" href="#99LI" title='LI' data-ref="99LI">LI</a></span>);</td></tr>
<tr><th id="641">641</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="642">642</th><td>  }</td></tr>
<tr><th id="643">643</th><td>  <i>// Unassigned virtreg is probably in the priority queue.</i></td></tr>
<tr><th id="644">644</th><td><i>  // RegAllocBase will erase it after dequeueing.</i></td></tr>
<tr><th id="645">645</th><td><i>  // Nonetheless, clear the live-range so that the debug</i></td></tr>
<tr><th id="646">646</th><td><i>  // dump will show the right state for that VirtReg.</i></td></tr>
<tr><th id="647">647</th><td>  <a class="local col9 ref" href="#99LI" title='LI' data-ref="99LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange5clearEv" title='llvm::LiveRange::clear' data-ref="_ZN4llvm9LiveRange5clearEv">clear</a>();</td></tr>
<tr><th id="648">648</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="649">649</th><td>}</td></tr>
<tr><th id="650">650</th><td></td></tr>
<tr><th id="651">651</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy21LRE_WillShrinkVirtRegEj" title='(anonymous namespace)::RAGreedy::LRE_WillShrinkVirtReg' data-type='void (anonymous namespace)::RAGreedy::LRE_WillShrinkVirtReg(unsigned int VirtReg)' data-ref="_ZN12_GLOBAL__N_18RAGreedy21LRE_WillShrinkVirtRegEj">LRE_WillShrinkVirtReg</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="100VirtReg" title='VirtReg' data-type='unsigned int' data-ref="100VirtReg">VirtReg</dfn>) {</td></tr>
<tr><th id="652">652</th><td>  <b>if</b> (!<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::VRM" title='llvm::RegAllocBase::VRM' data-ref="llvm::RegAllocBase::VRM">VRM</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap7hasPhysEj" title='llvm::VirtRegMap::hasPhys' data-ref="_ZNK4llvm10VirtRegMap7hasPhysEj">hasPhys</a>(<a class="local col0 ref" href="#100VirtReg" title='VirtReg' data-ref="100VirtReg">VirtReg</a>))</td></tr>
<tr><th id="653">653</th><td>    <b>return</b>;</td></tr>
<tr><th id="654">654</th><td></td></tr>
<tr><th id="655">655</th><td>  <i>// Register is assigned, put it back on the queue for reassignment.</i></td></tr>
<tr><th id="656">656</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col1 decl" id="101LI" title='LI' data-type='llvm::LiveInterval &amp;' data-ref="101LI">LI</dfn> = <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::LIS" title='llvm::RegAllocBase::LIS' data-ref="llvm::RegAllocBase::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col0 ref" href="#100VirtReg" title='VirtReg' data-ref="100VirtReg">VirtReg</a>);</td></tr>
<tr><th id="657">657</th><td>  <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::Matrix" title='llvm::RegAllocBase::Matrix' data-ref="llvm::RegAllocBase::Matrix">Matrix</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZN4llvm13LiveRegMatrix8unassignERNS_12LiveIntervalE" title='llvm::LiveRegMatrix::unassign' data-ref="_ZN4llvm13LiveRegMatrix8unassignERNS_12LiveIntervalE">unassign</a>(<span class='refarg'><a class="local col1 ref" href="#101LI" title='LI' data-ref="101LI">LI</a></span>);</td></tr>
<tr><th id="658">658</th><td>  <a class="virtual tu member" href="#_ZN12_GLOBAL__N_18RAGreedy7enqueueEPN4llvm12LiveIntervalE" title='(anonymous namespace)::RAGreedy::enqueue' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy7enqueueEPN4llvm12LiveIntervalE">enqueue</a>(&amp;<a class="local col1 ref" href="#101LI" title='LI' data-ref="101LI">LI</a>);</td></tr>
<tr><th id="659">659</th><td>}</td></tr>
<tr><th id="660">660</th><td></td></tr>
<tr><th id="661">661</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy19LRE_DidCloneVirtRegEjj" title='(anonymous namespace)::RAGreedy::LRE_DidCloneVirtReg' data-type='void (anonymous namespace)::RAGreedy::LRE_DidCloneVirtReg(unsigned int New, unsigned int Old)' data-ref="_ZN12_GLOBAL__N_18RAGreedy19LRE_DidCloneVirtRegEjj">LRE_DidCloneVirtReg</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="102New" title='New' data-type='unsigned int' data-ref="102New">New</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="103Old" title='Old' data-type='unsigned int' data-ref="103Old">Old</dfn>) {</td></tr>
<tr><th id="662">662</th><td>  <i>// Cloning a register we haven't even heard about yet?  Just ignore it.</i></td></tr>
<tr><th id="663">663</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::RAGreedy::ExtraRegInfo" title='(anonymous namespace)::RAGreedy::ExtraRegInfo' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::ExtraRegInfo">ExtraRegInfo</a>.<a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZNK4llvm10IndexedMap8inBoundsENT0_13argument_typeE" title='llvm::IndexedMap::inBounds' data-use='c' data-ref="_ZNK4llvm10IndexedMap8inBoundsENT0_13argument_typeE">inBounds</a>(<a class="local col3 ref" href="#103Old" title='Old' data-ref="103Old">Old</a>))</td></tr>
<tr><th id="664">664</th><td>    <b>return</b>;</td></tr>
<tr><th id="665">665</th><td></td></tr>
<tr><th id="666">666</th><td>  <i>// LRE may clone a virtual register because dead code elimination causes it to</i></td></tr>
<tr><th id="667">667</th><td><i>  // be split into connected components. The new components are much smaller</i></td></tr>
<tr><th id="668">668</th><td><i>  // than the original, so they should get a new chance at being assigned.</i></td></tr>
<tr><th id="669">669</th><td><i>  // same stage as the parent.</i></td></tr>
<tr><th id="670">670</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::ExtraRegInfo" title='(anonymous namespace)::RAGreedy::ExtraRegInfo' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::ExtraRegInfo">ExtraRegInfo</a><a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-use='c' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col3 ref" href="#103Old" title='Old' data-ref="103Old">Old</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::RegInfo::Stage" title='(anonymous namespace)::RAGreedy::RegInfo::Stage' data-use='w' data-ref="(anonymousnamespace)::RAGreedy::RegInfo::Stage">Stage</a> = <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Assign" title='(anonymous namespace)::RAGreedy::LiveRangeStage::RS_Assign' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Assign">RS_Assign</a>;</td></tr>
<tr><th id="671">671</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::ExtraRegInfo" title='(anonymous namespace)::RAGreedy::ExtraRegInfo' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::ExtraRegInfo">ExtraRegInfo</a>.<a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMap4growENT0_13argument_typeE" title='llvm::IndexedMap::grow' data-use='c' data-ref="_ZN4llvm10IndexedMap4growENT0_13argument_typeE">grow</a>(<a class="local col2 ref" href="#102New" title='New' data-ref="102New">New</a>);</td></tr>
<tr><th id="672">672</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::ExtraRegInfo" title='(anonymous namespace)::RAGreedy::ExtraRegInfo' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::ExtraRegInfo">ExtraRegInfo</a><a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-use='c' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col2 ref" href="#102New" title='New' data-ref="102New">New</a>]</a> <a class="tu ref" href="#244" title='(anonymous namespace)::RAGreedy::RegInfo::operator=' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy7RegInfoaSERKS1_">=</a> <a class="tu member" href="#(anonymousnamespace)::RAGreedy::ExtraRegInfo" title='(anonymous namespace)::RAGreedy::ExtraRegInfo' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::ExtraRegInfo">ExtraRegInfo</a><a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-use='c' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col3 ref" href="#103Old" title='Old' data-ref="103Old">Old</a>]</a>;</td></tr>
<tr><th id="673">673</th><td>}</td></tr>
<tr><th id="674">674</th><td></td></tr>
<tr><th id="675">675</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy13releaseMemoryEv" title='(anonymous namespace)::RAGreedy::releaseMemory' data-type='void (anonymous namespace)::RAGreedy::releaseMemory()' data-ref="_ZN12_GLOBAL__N_18RAGreedy13releaseMemoryEv">releaseMemory</dfn>() {</td></tr>
<tr><th id="676">676</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SpillerInstance" title='(anonymous namespace)::RAGreedy::SpillerInstance' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SpillerInstance">SpillerInstance</a>.<a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptr5resetENSt15__uniq_ptr_implIT_T0_E7pointerE" title='std::unique_ptr::reset' data-ref="_ZNSt10unique_ptr5resetENSt15__uniq_ptr_implIT_T0_E7pointerE">reset</a>();</td></tr>
<tr><th id="677">677</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::ExtraRegInfo" title='(anonymous namespace)::RAGreedy::ExtraRegInfo' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::ExtraRegInfo">ExtraRegInfo</a>.<a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMap5clearEv" title='llvm::IndexedMap::clear' data-use='c' data-ref="_ZN4llvm10IndexedMap5clearEv">clear</a>();</td></tr>
<tr><th id="678">678</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::GlobalCand" title='(anonymous namespace)::RAGreedy::GlobalCand' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalCand">GlobalCand</a>.<a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-use='c' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="679">679</th><td>}</td></tr>
<tr><th id="680">680</th><td></td></tr>
<tr><th id="681">681</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy7enqueueEPN4llvm12LiveIntervalE" title='(anonymous namespace)::RAGreedy::enqueue' data-type='void (anonymous namespace)::RAGreedy::enqueue(llvm::LiveInterval * LI)' data-ref="_ZN12_GLOBAL__N_18RAGreedy7enqueueEPN4llvm12LiveIntervalE">enqueue</dfn>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> *<dfn class="local col4 decl" id="104LI" title='LI' data-type='llvm::LiveInterval *' data-ref="104LI">LI</dfn>) { <a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy7enqueueERSt14priority_queueISt4pairIjjESt6vectorIS3_SaIS3_EESt4lessIS3_EEPN4llvm12LiveIntervalE" title='(anonymous namespace)::RAGreedy::enqueue' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy7enqueueERSt14priority_queueISt4pairIjjESt6vectorIS3_SaIS3_EESt4lessIS3_EEPN4llvm12LiveIntervalE">enqueue</a>(<span class='refarg'><a class="tu member" href="#(anonymousnamespace)::RAGreedy::Queue" title='(anonymous namespace)::RAGreedy::Queue' data-use='a' data-ref="(anonymousnamespace)::RAGreedy::Queue">Queue</a></span>, <a class="local col4 ref" href="#104LI" title='LI' data-ref="104LI">LI</a>); }</td></tr>
<tr><th id="682">682</th><td></td></tr>
<tr><th id="683">683</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy7enqueueERSt14priority_queueISt4pairIjjESt6vectorIS3_SaIS3_EESt4lessIS3_EEPN4llvm12LiveIntervalE" title='(anonymous namespace)::RAGreedy::enqueue' data-type='void (anonymous namespace)::RAGreedy::enqueue(PQueue &amp; CurQueue, llvm::LiveInterval * LI)' data-ref="_ZN12_GLOBAL__N_18RAGreedy7enqueueERSt14priority_queueISt4pairIjjESt6vectorIS3_SaIS3_EESt4lessIS3_EEPN4llvm12LiveIntervalE">enqueue</dfn>(<a class="tu typedef" href="#(anonymousnamespace)::RAGreedy::PQueue" title='(anonymous namespace)::RAGreedy::PQueue' data-type='std::priority_queue&lt;std::pair&lt;unsigned int, unsigned int&gt; &gt;' data-ref="(anonymousnamespace)::RAGreedy::PQueue">PQueue</a> &amp;<dfn class="local col5 decl" id="105CurQueue" title='CurQueue' data-type='PQueue &amp;' data-ref="105CurQueue">CurQueue</dfn>, <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> *<dfn class="local col6 decl" id="106LI" title='LI' data-type='llvm::LiveInterval *' data-ref="106LI">LI</dfn>) {</td></tr>
<tr><th id="684">684</th><td>  <i>// Prioritize live ranges by size, assigning larger ranges first.</i></td></tr>
<tr><th id="685">685</th><td><i>  // The queue holds (size, reg) pairs.</i></td></tr>
<tr><th id="686">686</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col7 decl" id="107Size" title='Size' data-type='const unsigned int' data-ref="107Size">Size</dfn> = <a class="local col6 ref" href="#106LI" title='LI' data-ref="106LI">LI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval7getSizeEv" title='llvm::LiveInterval::getSize' data-ref="_ZNK4llvm12LiveInterval7getSizeEv">getSize</a>();</td></tr>
<tr><th id="687">687</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="108Reg" title='Reg' data-type='const unsigned int' data-ref="108Reg">Reg</dfn> = <a class="local col6 ref" href="#106LI" title='LI' data-ref="106LI">LI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>;</td></tr>
<tr><th id="688">688</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isVirtualRegister(Reg) &amp;&amp; &quot;Can only enqueue virtual registers&quot;) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isVirtualRegister(Reg) &amp;&amp; \&quot;Can only enqueue virtual registers\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocGreedy.cpp&quot;, 689, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col8 ref" href="#108Reg" title='Reg' data-ref="108Reg">Reg</a>) &amp;&amp;</td></tr>
<tr><th id="689">689</th><td>         <q>"Can only enqueue virtual registers"</q>);</td></tr>
<tr><th id="690">690</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="109Prio" title='Prio' data-type='unsigned int' data-ref="109Prio">Prio</dfn>;</td></tr>
<tr><th id="691">691</th><td></td></tr>
<tr><th id="692">692</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::ExtraRegInfo" title='(anonymous namespace)::RAGreedy::ExtraRegInfo' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::ExtraRegInfo">ExtraRegInfo</a>.<a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMap4growENT0_13argument_typeE" title='llvm::IndexedMap::grow' data-use='c' data-ref="_ZN4llvm10IndexedMap4growENT0_13argument_typeE">grow</a>(<a class="local col8 ref" href="#108Reg" title='Reg' data-ref="108Reg">Reg</a>);</td></tr>
<tr><th id="693">693</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RAGreedy::ExtraRegInfo" title='(anonymous namespace)::RAGreedy::ExtraRegInfo' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::ExtraRegInfo">ExtraRegInfo</a><a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-use='c' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col8 ref" href="#108Reg" title='Reg' data-ref="108Reg">Reg</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::RegInfo::Stage" title='(anonymous namespace)::RAGreedy::RegInfo::Stage' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::RegInfo::Stage">Stage</a> == <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_New" title='(anonymous namespace)::RAGreedy::LiveRangeStage::RS_New' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_New">RS_New</a>)</td></tr>
<tr><th id="694">694</th><td>    <a class="tu member" href="#(anonymousnamespace)::RAGreedy::ExtraRegInfo" title='(anonymous namespace)::RAGreedy::ExtraRegInfo' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::ExtraRegInfo">ExtraRegInfo</a><a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-use='c' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col8 ref" href="#108Reg" title='Reg' data-ref="108Reg">Reg</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::RegInfo::Stage" title='(anonymous namespace)::RAGreedy::RegInfo::Stage' data-use='w' data-ref="(anonymousnamespace)::RAGreedy::RegInfo::Stage">Stage</a> = <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Assign" title='(anonymous namespace)::RAGreedy::LiveRangeStage::RS_Assign' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Assign">RS_Assign</a>;</td></tr>
<tr><th id="695">695</th><td></td></tr>
<tr><th id="696">696</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RAGreedy::ExtraRegInfo" title='(anonymous namespace)::RAGreedy::ExtraRegInfo' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::ExtraRegInfo">ExtraRegInfo</a><a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-use='c' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col8 ref" href="#108Reg" title='Reg' data-ref="108Reg">Reg</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::RegInfo::Stage" title='(anonymous namespace)::RAGreedy::RegInfo::Stage' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::RegInfo::Stage">Stage</a> == <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Split" title='(anonymous namespace)::RAGreedy::LiveRangeStage::RS_Split' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Split">RS_Split</a>) {</td></tr>
<tr><th id="697">697</th><td>    <i>// Unsplit ranges that couldn't be allocated immediately are deferred until</i></td></tr>
<tr><th id="698">698</th><td><i>    // everything else has been allocated.</i></td></tr>
<tr><th id="699">699</th><td>    <a class="local col9 ref" href="#109Prio" title='Prio' data-ref="109Prio">Prio</a> = <a class="local col7 ref" href="#107Size" title='Size' data-ref="107Size">Size</a>;</td></tr>
<tr><th id="700">700</th><td>  } <b>else</b> <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RAGreedy::ExtraRegInfo" title='(anonymous namespace)::RAGreedy::ExtraRegInfo' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::ExtraRegInfo">ExtraRegInfo</a><a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-use='c' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col8 ref" href="#108Reg" title='Reg' data-ref="108Reg">Reg</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::RegInfo::Stage" title='(anonymous namespace)::RAGreedy::RegInfo::Stage' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::RegInfo::Stage">Stage</a> == <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Memory" title='(anonymous namespace)::RAGreedy::LiveRangeStage::RS_Memory' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Memory">RS_Memory</a>) {</td></tr>
<tr><th id="701">701</th><td>    <i>// Memory operand should be considered last.</i></td></tr>
<tr><th id="702">702</th><td><i>    // Change the priority such that Memory operand are assigned in</i></td></tr>
<tr><th id="703">703</th><td><i>    // the reverse order that they came in.</i></td></tr>
<tr><th id="704">704</th><td><i>    // TODO: Make this a member variable and probably do something about hints.</i></td></tr>
<tr><th id="705">705</th><td>    <em>static</em> <em>unsigned</em> <dfn class="local col0 decl" id="110MemOp" title='MemOp' data-type='unsigned int' data-ref="110MemOp">MemOp</dfn> = <var>0</var>;</td></tr>
<tr><th id="706">706</th><td>    <a class="local col9 ref" href="#109Prio" title='Prio' data-ref="109Prio">Prio</a> = <a class="local col0 ref" href="#110MemOp" title='MemOp' data-ref="110MemOp">MemOp</a>++;</td></tr>
<tr><th id="707">707</th><td>  } <b>else</b> {</td></tr>
<tr><th id="708">708</th><td>    <i>// Giant live ranges fall back to the global assignment heuristic, which</i></td></tr>
<tr><th id="709">709</th><td><i>    // prevents excessive spilling in pathological cases.</i></td></tr>
<tr><th id="710">710</th><td>    <em>bool</em> <dfn class="local col1 decl" id="111ReverseLocal" title='ReverseLocal' data-type='bool' data-ref="111ReverseLocal">ReverseLocal</dfn> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::TRI" title='(anonymous namespace)::RAGreedy::TRI' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::TRI">TRI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22reverseLocalAssignmentEv" title='llvm::TargetRegisterInfo::reverseLocalAssignment' data-ref="_ZNK4llvm18TargetRegisterInfo22reverseLocalAssignmentEv">reverseLocalAssignment</a>();</td></tr>
<tr><th id="711">711</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col2 decl" id="112RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="112RC">RC</dfn> = *<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::MRI" title='llvm::RegAllocBase::MRI' data-ref="llvm::RegAllocBase::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col8 ref" href="#108Reg" title='Reg' data-ref="108Reg">Reg</a>);</td></tr>
<tr><th id="712">712</th><td>    <em>bool</em> <dfn class="local col3 decl" id="113ForceGlobal" title='ForceGlobal' data-type='bool' data-ref="113ForceGlobal">ForceGlobal</dfn> = !<a class="local col1 ref" href="#111ReverseLocal" title='ReverseLocal' data-ref="111ReverseLocal">ReverseLocal</a> &amp;&amp;</td></tr>
<tr><th id="713">713</th><td>      (<a class="local col7 ref" href="#107Size" title='Size' data-ref="107Size">Size</a> / <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a>::<a class="enum" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex::InstrDist" title='llvm::SlotIndex::InstrDist' data-ref="llvm::SlotIndex::InstrDist">InstrDist</a>) &gt; (<var>2</var> * <a class="local col2 ref" href="#112RC" title='RC' data-ref="112RC">RC</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass10getNumRegsEv" title='llvm::TargetRegisterClass::getNumRegs' data-ref="_ZNK4llvm19TargetRegisterClass10getNumRegsEv">getNumRegs</a>());</td></tr>
<tr><th id="714">714</th><td></td></tr>
<tr><th id="715">715</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RAGreedy::ExtraRegInfo" title='(anonymous namespace)::RAGreedy::ExtraRegInfo' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::ExtraRegInfo">ExtraRegInfo</a><a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-use='c' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col8 ref" href="#108Reg" title='Reg' data-ref="108Reg">Reg</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::RegInfo::Stage" title='(anonymous namespace)::RAGreedy::RegInfo::Stage' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::RegInfo::Stage">Stage</a> == <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Assign" title='(anonymous namespace)::RAGreedy::LiveRangeStage::RS_Assign' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Assign">RS_Assign</a> &amp;&amp; !<a class="local col3 ref" href="#113ForceGlobal" title='ForceGlobal' data-ref="113ForceGlobal">ForceGlobal</a> &amp;&amp; !<a class="local col6 ref" href="#106LI" title='LI' data-ref="106LI">LI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange5emptyEv" title='llvm::LiveRange::empty' data-ref="_ZNK4llvm9LiveRange5emptyEv">empty</a>() &amp;&amp;</td></tr>
<tr><th id="716">716</th><td>        <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::LIS" title='llvm::RegAllocBase::LIS' data-ref="llvm::RegAllocBase::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals18intervalIsInOneMBBERKNS_12LiveIntervalE" title='llvm::LiveIntervals::intervalIsInOneMBB' data-ref="_ZNK4llvm13LiveIntervals18intervalIsInOneMBBERKNS_12LiveIntervalE">intervalIsInOneMBB</a>(*<a class="local col6 ref" href="#106LI" title='LI' data-ref="106LI">LI</a>)) {</td></tr>
<tr><th id="717">717</th><td>      <i>// Allocate original local ranges in linear instruction order. Since they</i></td></tr>
<tr><th id="718">718</th><td><i>      // are singly defined, this produces optimal coloring in the absence of</i></td></tr>
<tr><th id="719">719</th><td><i>      // global interference and other constraints.</i></td></tr>
<tr><th id="720">720</th><td>      <b>if</b> (!<a class="local col1 ref" href="#111ReverseLocal" title='ReverseLocal' data-ref="111ReverseLocal">ReverseLocal</a>)</td></tr>
<tr><th id="721">721</th><td>        <a class="local col9 ref" href="#109Prio" title='Prio' data-ref="109Prio">Prio</a> = <a class="local col6 ref" href="#106LI" title='LI' data-ref="106LI">LI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange10beginIndexEv" title='llvm::LiveRange::beginIndex' data-ref="_ZNK4llvm9LiveRange10beginIndexEv">beginIndex</a>().<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex16getInstrDistanceES0_" title='llvm::SlotIndex::getInstrDistance' data-ref="_ZNK4llvm9SlotIndex16getInstrDistanceES0_">getInstrDistance</a>(<a class="tu member" href="#(anonymousnamespace)::RAGreedy::Indexes" title='(anonymous namespace)::RAGreedy::Indexes' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::Indexes">Indexes</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvm11SlotIndexes12getLastIndexEv" title='llvm::SlotIndexes::getLastIndex' data-ref="_ZN4llvm11SlotIndexes12getLastIndexEv">getLastIndex</a>());</td></tr>
<tr><th id="722">722</th><td>      <b>else</b> {</td></tr>
<tr><th id="723">723</th><td>        <i>// Allocating bottom up may allow many short LRGs to be assigned first</i></td></tr>
<tr><th id="724">724</th><td><i>        // to one of the cheap registers. This could be much faster for very</i></td></tr>
<tr><th id="725">725</th><td><i>        // large blocks on targets with many physical registers.</i></td></tr>
<tr><th id="726">726</th><td>        <a class="local col9 ref" href="#109Prio" title='Prio' data-ref="109Prio">Prio</a> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::Indexes" title='(anonymous namespace)::RAGreedy::Indexes' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::Indexes">Indexes</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvm11SlotIndexes12getZeroIndexEv" title='llvm::SlotIndexes::getZeroIndex' data-ref="_ZN4llvm11SlotIndexes12getZeroIndexEv">getZeroIndex</a>().<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex16getInstrDistanceES0_" title='llvm::SlotIndex::getInstrDistance' data-ref="_ZNK4llvm9SlotIndex16getInstrDistanceES0_">getInstrDistance</a>(<a class="local col6 ref" href="#106LI" title='LI' data-ref="106LI">LI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange8endIndexEv" title='llvm::LiveRange::endIndex' data-ref="_ZNK4llvm9LiveRange8endIndexEv">endIndex</a>());</td></tr>
<tr><th id="727">727</th><td>      }</td></tr>
<tr><th id="728">728</th><td>      <a class="local col9 ref" href="#109Prio" title='Prio' data-ref="109Prio">Prio</a> |= <a class="local col2 ref" href="#112RC" title='RC' data-ref="112RC">RC</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass::AllocationPriority" title='llvm::TargetRegisterClass::AllocationPriority' data-ref="llvm::TargetRegisterClass::AllocationPriority">AllocationPriority</a> &lt;&lt; <var>24</var>;</td></tr>
<tr><th id="729">729</th><td>    } <b>else</b> {</td></tr>
<tr><th id="730">730</th><td>      <i>// Allocate global and split ranges in long-&gt;short order. Long ranges that</i></td></tr>
<tr><th id="731">731</th><td><i>      // don't fit should be spilled (or split) ASAP so they don't create</i></td></tr>
<tr><th id="732">732</th><td><i>      // interference.  Mark a bit to prioritize global above local ranges.</i></td></tr>
<tr><th id="733">733</th><td>      <a class="local col9 ref" href="#109Prio" title='Prio' data-ref="109Prio">Prio</a> = (<var>1u</var> &lt;&lt; <var>29</var>) + <a class="local col7 ref" href="#107Size" title='Size' data-ref="107Size">Size</a>;</td></tr>
<tr><th id="734">734</th><td>    }</td></tr>
<tr><th id="735">735</th><td>    <i>// Mark a higher bit to prioritize global and local above RS_Split.</i></td></tr>
<tr><th id="736">736</th><td>    <a class="local col9 ref" href="#109Prio" title='Prio' data-ref="109Prio">Prio</a> |= (<var>1u</var> &lt;&lt; <var>31</var>);</td></tr>
<tr><th id="737">737</th><td></td></tr>
<tr><th id="738">738</th><td>    <i>// Boost ranges that have a physical register hint.</i></td></tr>
<tr><th id="739">739</th><td>    <b>if</b> (<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::VRM" title='llvm::RegAllocBase::VRM' data-ref="llvm::RegAllocBase::VRM">VRM</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/VirtRegMap.h.html#_ZN4llvm10VirtRegMap18hasKnownPreferenceEj" title='llvm::VirtRegMap::hasKnownPreference' data-ref="_ZN4llvm10VirtRegMap18hasKnownPreferenceEj">hasKnownPreference</a>(<a class="local col8 ref" href="#108Reg" title='Reg' data-ref="108Reg">Reg</a>))</td></tr>
<tr><th id="740">740</th><td>      <a class="local col9 ref" href="#109Prio" title='Prio' data-ref="109Prio">Prio</a> |= (<var>1u</var> &lt;&lt; <var>30</var>);</td></tr>
<tr><th id="741">741</th><td>  }</td></tr>
<tr><th id="742">742</th><td>  <i>// The virtual register number is a tie breaker for same-sized ranges.</i></td></tr>
<tr><th id="743">743</th><td><i>  // Give lower vreg numbers higher priority to assign them first.</i></td></tr>
<tr><th id="744">744</th><td>  <a class="local col5 ref" href="#105CurQueue" title='CurQueue' data-ref="105CurQueue">CurQueue</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_queue.h.html#_ZNSt14priority_queue4pushEONT0_10value_typeE" title='std::priority_queue::push' data-ref="_ZNSt14priority_queue4pushEONT0_10value_typeE">push</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col9 ref" href="#109Prio" title='Prio' data-ref="109Prio">Prio</a></span>, ~<a class="local col8 ref" href="#108Reg" title='Reg' data-ref="108Reg">Reg</a>));</td></tr>
<tr><th id="745">745</th><td>}</td></tr>
<tr><th id="746">746</th><td></td></tr>
<tr><th id="747">747</th><td><a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> *<a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy7dequeueEv" title='(anonymous namespace)::RAGreedy::dequeue' data-type='llvm::LiveInterval * (anonymous namespace)::RAGreedy::dequeue()' data-ref="_ZN12_GLOBAL__N_18RAGreedy7dequeueEv">dequeue</dfn>() { <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy7dequeueERSt14priority_queueISt4pairIjjESt6vectorIS3_SaIS3_EESt4lessIS3_EE" title='(anonymous namespace)::RAGreedy::dequeue' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy7dequeueERSt14priority_queueISt4pairIjjESt6vectorIS3_SaIS3_EESt4lessIS3_EE">dequeue</a>(<span class='refarg'><a class="tu member" href="#(anonymousnamespace)::RAGreedy::Queue" title='(anonymous namespace)::RAGreedy::Queue' data-use='a' data-ref="(anonymousnamespace)::RAGreedy::Queue">Queue</a></span>); }</td></tr>
<tr><th id="748">748</th><td></td></tr>
<tr><th id="749">749</th><td><a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> *<a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy7dequeueERSt14priority_queueISt4pairIjjESt6vectorIS3_SaIS3_EESt4lessIS3_EE" title='(anonymous namespace)::RAGreedy::dequeue' data-type='llvm::LiveInterval * (anonymous namespace)::RAGreedy::dequeue(PQueue &amp; CurQueue)' data-ref="_ZN12_GLOBAL__N_18RAGreedy7dequeueERSt14priority_queueISt4pairIjjESt6vectorIS3_SaIS3_EESt4lessIS3_EE">dequeue</dfn>(<a class="tu typedef" href="#(anonymousnamespace)::RAGreedy::PQueue" title='(anonymous namespace)::RAGreedy::PQueue' data-type='std::priority_queue&lt;std::pair&lt;unsigned int, unsigned int&gt; &gt;' data-ref="(anonymousnamespace)::RAGreedy::PQueue">PQueue</a> &amp;<dfn class="local col4 decl" id="114CurQueue" title='CurQueue' data-type='PQueue &amp;' data-ref="114CurQueue">CurQueue</dfn>) {</td></tr>
<tr><th id="750">750</th><td>  <b>if</b> (<a class="local col4 ref" href="#114CurQueue" title='CurQueue' data-ref="114CurQueue">CurQueue</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_queue.h.html#_ZNKSt14priority_queue5emptyEv" title='std::priority_queue::empty' data-ref="_ZNKSt14priority_queue5emptyEv">empty</a>())</td></tr>
<tr><th id="751">751</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="752">752</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> *<dfn class="local col5 decl" id="115LI" title='LI' data-type='llvm::LiveInterval *' data-ref="115LI">LI</dfn> = &amp;<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::LIS" title='llvm::RegAllocBase::LIS' data-ref="llvm::RegAllocBase::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(~<a class="local col4 ref" href="#114CurQueue" title='CurQueue' data-ref="114CurQueue">CurQueue</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_queue.h.html#_ZNKSt14priority_queue3topEv" title='std::priority_queue::top' data-ref="_ZNKSt14priority_queue3topEv">top</a>().<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>);</td></tr>
<tr><th id="753">753</th><td>  <a class="local col4 ref" href="#114CurQueue" title='CurQueue' data-ref="114CurQueue">CurQueue</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_queue.h.html#_ZNSt14priority_queue3popEv" title='std::priority_queue::pop' data-ref="_ZNSt14priority_queue3popEv">pop</a>();</td></tr>
<tr><th id="754">754</th><td>  <b>return</b> <a class="local col5 ref" href="#115LI" title='LI' data-ref="115LI">LI</a>;</td></tr>
<tr><th id="755">755</th><td>}</td></tr>
<tr><th id="756">756</th><td></td></tr>
<tr><th id="757">757</th><td><i  data-doc="_ZN12_GLOBAL__N_18RAGreedy9tryAssignERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERKNS1_8SmallSetIjLj16ESt4lessIjEEE">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="758">758</th><td><i  data-doc="_ZN12_GLOBAL__N_18RAGreedy9tryAssignERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERKNS1_8SmallSetIjLj16ESt4lessIjEEE">//                            Direct Assignment</i></td></tr>
<tr><th id="759">759</th><td><i  data-doc="_ZN12_GLOBAL__N_18RAGreedy9tryAssignERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERKNS1_8SmallSetIjLj16ESt4lessIjEEE">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="760">760</th><td><i  data-doc="_ZN12_GLOBAL__N_18RAGreedy9tryAssignERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERKNS1_8SmallSetIjLj16ESt4lessIjEEE"></i></td></tr>
<tr><th id="761">761</th><td><i  data-doc="_ZN12_GLOBAL__N_18RAGreedy9tryAssignERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERKNS1_8SmallSetIjLj16ESt4lessIjEEE">/// tryAssign - Try to assign VirtReg to an available register.</i></td></tr>
<tr><th id="762">762</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy9tryAssignERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERKNS1_8SmallSetIjLj16ESt4lessIjEEE" title='(anonymous namespace)::RAGreedy::tryAssign' data-type='unsigned int (anonymous namespace)::RAGreedy::tryAssign(llvm::LiveInterval &amp; VirtReg, llvm::AllocationOrder &amp; Order, SmallVectorImpl&lt;unsigned int&gt; &amp; NewVRegs, const SmallVirtRegSet &amp; FixedRegisters)' data-ref="_ZN12_GLOBAL__N_18RAGreedy9tryAssignERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERKNS1_8SmallSetIjLj16ESt4lessIjEEE">tryAssign</dfn>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col6 decl" id="116VirtReg" title='VirtReg' data-type='llvm::LiveInterval &amp;' data-ref="116VirtReg">VirtReg</dfn>,</td></tr>
<tr><th id="763">763</th><td>                             <a class="type" href="AllocationOrder.h.html#llvm::AllocationOrder" title='llvm::AllocationOrder' data-ref="llvm::AllocationOrder">AllocationOrder</a> &amp;<dfn class="local col7 decl" id="117Order" title='Order' data-type='llvm::AllocationOrder &amp;' data-ref="117Order">Order</dfn>,</td></tr>
<tr><th id="764">764</th><td>                             <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col8 decl" id="118NewVRegs" title='NewVRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="118NewVRegs">NewVRegs</dfn>,</td></tr>
<tr><th id="765">765</th><td>                             <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::RAGreedy::SmallVirtRegSet" title='(anonymous namespace)::RAGreedy::SmallVirtRegSet' data-type='SmallSet&lt;unsigned int, 16&gt;' data-ref="(anonymousnamespace)::RAGreedy::SmallVirtRegSet">SmallVirtRegSet</a> &amp;<dfn class="local col9 decl" id="119FixedRegisters" title='FixedRegisters' data-type='const SmallVirtRegSet &amp;' data-ref="119FixedRegisters">FixedRegisters</dfn>) {</td></tr>
<tr><th id="766">766</th><td>  <a class="local col7 ref" href="#117Order" title='Order' data-ref="117Order">Order</a>.<a class="ref" href="AllocationOrder.h.html#_ZN4llvm15AllocationOrder6rewindEv" title='llvm::AllocationOrder::rewind' data-ref="_ZN4llvm15AllocationOrder6rewindEv">rewind</a>();</td></tr>
<tr><th id="767">767</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="120PhysReg" title='PhysReg' data-type='unsigned int' data-ref="120PhysReg">PhysReg</dfn>;</td></tr>
<tr><th id="768">768</th><td>  <b>while</b> ((<a class="local col0 ref" href="#120PhysReg" title='PhysReg' data-ref="120PhysReg">PhysReg</a> = <a class="local col7 ref" href="#117Order" title='Order' data-ref="117Order">Order</a>.<a class="ref" href="AllocationOrder.h.html#_ZN4llvm15AllocationOrder4nextEj" title='llvm::AllocationOrder::next' data-ref="_ZN4llvm15AllocationOrder4nextEj">next</a>()))</td></tr>
<tr><th id="769">769</th><td>    <b>if</b> (!<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::Matrix" title='llvm::RegAllocBase::Matrix' data-ref="llvm::RegAllocBase::Matrix">Matrix</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZN4llvm13LiveRegMatrix17checkInterferenceERNS_12LiveIntervalEj" title='llvm::LiveRegMatrix::checkInterference' data-ref="_ZN4llvm13LiveRegMatrix17checkInterferenceERNS_12LiveIntervalEj">checkInterference</a>(<span class='refarg'><a class="local col6 ref" href="#116VirtReg" title='VirtReg' data-ref="116VirtReg">VirtReg</a></span>, <a class="local col0 ref" href="#120PhysReg" title='PhysReg' data-ref="120PhysReg">PhysReg</a>))</td></tr>
<tr><th id="770">770</th><td>      <b>break</b>;</td></tr>
<tr><th id="771">771</th><td>  <b>if</b> (!<a class="local col0 ref" href="#120PhysReg" title='PhysReg' data-ref="120PhysReg">PhysReg</a> || <a class="local col7 ref" href="#117Order" title='Order' data-ref="117Order">Order</a>.<a class="ref" href="AllocationOrder.h.html#_ZNK4llvm15AllocationOrder6isHintEv" title='llvm::AllocationOrder::isHint' data-ref="_ZNK4llvm15AllocationOrder6isHintEv">isHint</a>())</td></tr>
<tr><th id="772">772</th><td>    <b>return</b> <a class="local col0 ref" href="#120PhysReg" title='PhysReg' data-ref="120PhysReg">PhysReg</a>;</td></tr>
<tr><th id="773">773</th><td></td></tr>
<tr><th id="774">774</th><td>  <i>// PhysReg is available, but there may be a better choice.</i></td></tr>
<tr><th id="775">775</th><td><i></i></td></tr>
<tr><th id="776">776</th><td><i>  // If we missed a simple hint, try to cheaply evict interference from the</i></td></tr>
<tr><th id="777">777</th><td><i>  // preferred register.</i></td></tr>
<tr><th id="778">778</th><td>  <b>if</b> (<em>unsigned</em> <dfn class="local col1 decl" id="121Hint" title='Hint' data-type='unsigned int' data-ref="121Hint"><a class="local col1 ref" href="#121Hint" title='Hint' data-ref="121Hint">Hint</a></dfn> = <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::MRI" title='llvm::RegAllocBase::MRI' data-ref="llvm::RegAllocBase::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13getSimpleHintEj" title='llvm::MachineRegisterInfo::getSimpleHint' data-ref="_ZNK4llvm19MachineRegisterInfo13getSimpleHintEj">getSimpleHint</a>(<a class="local col6 ref" href="#116VirtReg" title='VirtReg' data-ref="116VirtReg">VirtReg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>))</td></tr>
<tr><th id="779">779</th><td>    <b>if</b> (<a class="local col7 ref" href="#117Order" title='Order' data-ref="117Order">Order</a>.<a class="ref" href="AllocationOrder.h.html#_ZNK4llvm15AllocationOrder6isHintEj" title='llvm::AllocationOrder::isHint' data-ref="_ZNK4llvm15AllocationOrder6isHintEj">isHint</a>(<a class="local col1 ref" href="#121Hint" title='Hint' data-ref="121Hint">Hint</a>)) {</td></tr>
<tr><th id="780">780</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;missed hint &quot; &lt;&lt; printReg(Hint, TRI) &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"missed hint "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col1 ref" href="#121Hint" title='Hint' data-ref="121Hint">Hint</a>, <a class="tu member" href="#(anonymousnamespace)::RAGreedy::TRI" title='(anonymous namespace)::RAGreedy::TRI' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="781">781</th><td>      <a class="tu type" href="#(anonymousnamespace)::RAGreedy::EvictionCost" title='(anonymous namespace)::RAGreedy::EvictionCost' data-ref="(anonymousnamespace)::RAGreedy::EvictionCost">EvictionCost</a> <a class="tu ref fake" href="#_ZN12_GLOBAL__N_18RAGreedy12EvictionCostC1Ev" title='(anonymous namespace)::RAGreedy::EvictionCost::EvictionCost' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy12EvictionCostC1Ev"></a><dfn class="local col2 decl" id="122MaxCost" title='MaxCost' data-type='(anonymous namespace)::RAGreedy::EvictionCost' data-ref="122MaxCost">MaxCost</dfn>;</td></tr>
<tr><th id="782">782</th><td>      <a class="local col2 ref" href="#122MaxCost" title='MaxCost' data-ref="122MaxCost">MaxCost</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_18RAGreedy12EvictionCost14setBrokenHintsEj" title='(anonymous namespace)::RAGreedy::EvictionCost::setBrokenHints' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy12EvictionCost14setBrokenHintsEj">setBrokenHints</a>(<var>1</var>);</td></tr>
<tr><th id="783">783</th><td>      <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy20canEvictInterferenceERN4llvm12LiveIntervalEjbRNS0_12EvictionCostERKNS1_8SmallSetIjLj16ESt4lessIjEEE" title='(anonymous namespace)::RAGreedy::canEvictInterference' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy20canEvictInterferenceERN4llvm12LiveIntervalEjbRNS0_12EvictionCostERKNS1_8SmallSetIjLj16ESt4lessIjEEE">canEvictInterference</a>(<span class='refarg'><a class="local col6 ref" href="#116VirtReg" title='VirtReg' data-ref="116VirtReg">VirtReg</a></span>, <a class="local col1 ref" href="#121Hint" title='Hint' data-ref="121Hint">Hint</a>, <b>true</b>, <span class='refarg'><a class="local col2 ref" href="#122MaxCost" title='MaxCost' data-ref="122MaxCost">MaxCost</a></span>, <a class="local col9 ref" href="#119FixedRegisters" title='FixedRegisters' data-ref="119FixedRegisters">FixedRegisters</a>)) {</td></tr>
<tr><th id="784">784</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy17evictInterferenceERN4llvm12LiveIntervalEjRNS1_15SmallVectorImplIjEE" title='(anonymous namespace)::RAGreedy::evictInterference' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy17evictInterferenceERN4llvm12LiveIntervalEjRNS1_15SmallVectorImplIjEE">evictInterference</a>(<span class='refarg'><a class="local col6 ref" href="#116VirtReg" title='VirtReg' data-ref="116VirtReg">VirtReg</a></span>, <a class="local col1 ref" href="#121Hint" title='Hint' data-ref="121Hint">Hint</a>, <span class='refarg'><a class="local col8 ref" href="#118NewVRegs" title='NewVRegs' data-ref="118NewVRegs">NewVRegs</a></span>);</td></tr>
<tr><th id="785">785</th><td>        <b>return</b> <a class="local col1 ref" href="#121Hint" title='Hint' data-ref="121Hint">Hint</a>;</td></tr>
<tr><th id="786">786</th><td>      }</td></tr>
<tr><th id="787">787</th><td>      <i>// Record the missed hint, we may be able to recover</i></td></tr>
<tr><th id="788">788</th><td><i>      // at the end if the surrounding allocation changed.</i></td></tr>
<tr><th id="789">789</th><td>      <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SetOfBrokenHints" title='(anonymous namespace)::RAGreedy::SetOfBrokenHints' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SetOfBrokenHints">SetOfBrokenHints</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(&amp;<a class="local col6 ref" href="#116VirtReg" title='VirtReg' data-ref="116VirtReg">VirtReg</a>);</td></tr>
<tr><th id="790">790</th><td>    }</td></tr>
<tr><th id="791">791</th><td></td></tr>
<tr><th id="792">792</th><td>  <i>// Try to evict interference from a cheaper alternative.</i></td></tr>
<tr><th id="793">793</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="123Cost" title='Cost' data-type='unsigned int' data-ref="123Cost">Cost</dfn> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::TRI" title='(anonymous namespace)::RAGreedy::TRI' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo13getCostPerUseEj" title='llvm::TargetRegisterInfo::getCostPerUse' data-ref="_ZNK4llvm18TargetRegisterInfo13getCostPerUseEj">getCostPerUse</a>(<a class="local col0 ref" href="#120PhysReg" title='PhysReg' data-ref="120PhysReg">PhysReg</a>);</td></tr>
<tr><th id="794">794</th><td></td></tr>
<tr><th id="795">795</th><td>  <i>// Most registers have 0 additional cost.</i></td></tr>
<tr><th id="796">796</th><td>  <b>if</b> (!<a class="local col3 ref" href="#123Cost" title='Cost' data-ref="123Cost">Cost</a>)</td></tr>
<tr><th id="797">797</th><td>    <b>return</b> <a class="local col0 ref" href="#120PhysReg" title='PhysReg' data-ref="120PhysReg">PhysReg</a>;</td></tr>
<tr><th id="798">798</th><td></td></tr>
<tr><th id="799">799</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; printReg(PhysReg, TRI) &lt;&lt; &quot; is available at cost &quot; &lt;&lt; Cost &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col0 ref" href="#120PhysReg" title='PhysReg' data-ref="120PhysReg">PhysReg</a>, <a class="tu member" href="#(anonymousnamespace)::RAGreedy::TRI" title='(anonymous namespace)::RAGreedy::TRI' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" is available at cost "</q></td></tr>
<tr><th id="800">800</th><td>                    <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col3 ref" href="#123Cost" title='Cost' data-ref="123Cost">Cost</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="801">801</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="124CheapReg" title='CheapReg' data-type='unsigned int' data-ref="124CheapReg">CheapReg</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy8tryEvictERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEEjRKNS1_8SmallSetIjLj16ESt4lessIjEEE" title='(anonymous namespace)::RAGreedy::tryEvict' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy8tryEvictERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEEjRKNS1_8SmallSetIjLj16ESt4lessIjEEE">tryEvict</a>(<span class='refarg'><a class="local col6 ref" href="#116VirtReg" title='VirtReg' data-ref="116VirtReg">VirtReg</a></span>, <span class='refarg'><a class="local col7 ref" href="#117Order" title='Order' data-ref="117Order">Order</a></span>, <span class='refarg'><a class="local col8 ref" href="#118NewVRegs" title='NewVRegs' data-ref="118NewVRegs">NewVRegs</a></span>, <a class="local col3 ref" href="#123Cost" title='Cost' data-ref="123Cost">Cost</a>, <a class="local col9 ref" href="#119FixedRegisters" title='FixedRegisters' data-ref="119FixedRegisters">FixedRegisters</a>);</td></tr>
<tr><th id="802">802</th><td>  <b>return</b> <a class="local col4 ref" href="#124CheapReg" title='CheapReg' data-ref="124CheapReg">CheapReg</a> ? <a class="local col4 ref" href="#124CheapReg" title='CheapReg' data-ref="124CheapReg">CheapReg</a> : <a class="local col0 ref" href="#120PhysReg" title='PhysReg' data-ref="120PhysReg">PhysReg</a>;</td></tr>
<tr><th id="803">803</th><td>}</td></tr>
<tr><th id="804">804</th><td></td></tr>
<tr><th id="805">805</th><td><i  data-doc="_ZN12_GLOBAL__N_18RAGreedy11canReassignERN4llvm12LiveIntervalEj">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="806">806</th><td><i  data-doc="_ZN12_GLOBAL__N_18RAGreedy11canReassignERN4llvm12LiveIntervalEj">//                         Interference eviction</i></td></tr>
<tr><th id="807">807</th><td><i  data-doc="_ZN12_GLOBAL__N_18RAGreedy11canReassignERN4llvm12LiveIntervalEj">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="808">808</th><td></td></tr>
<tr><th id="809">809</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy11canReassignERN4llvm12LiveIntervalEj" title='(anonymous namespace)::RAGreedy::canReassign' data-type='unsigned int (anonymous namespace)::RAGreedy::canReassign(llvm::LiveInterval &amp; VirtReg, unsigned int PrevReg)' data-ref="_ZN12_GLOBAL__N_18RAGreedy11canReassignERN4llvm12LiveIntervalEj">canReassign</dfn>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col5 decl" id="125VirtReg" title='VirtReg' data-type='llvm::LiveInterval &amp;' data-ref="125VirtReg">VirtReg</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="126PrevReg" title='PrevReg' data-type='unsigned int' data-ref="126PrevReg">PrevReg</dfn>) {</td></tr>
<tr><th id="810">810</th><td>  <a class="type" href="AllocationOrder.h.html#llvm::AllocationOrder" title='llvm::AllocationOrder' data-ref="llvm::AllocationOrder">AllocationOrder</a> <dfn class="local col7 decl" id="127Order" title='Order' data-type='llvm::AllocationOrder' data-ref="127Order">Order</dfn><a class="ref" href="AllocationOrder.h.html#_ZN4llvm15AllocationOrderC1EjRKNS_10VirtRegMapERKNS_17RegisterClassInfoEPKNS_13LiveRegMatrixE" title='llvm::AllocationOrder::AllocationOrder' data-ref="_ZN4llvm15AllocationOrderC1EjRKNS_10VirtRegMapERKNS_17RegisterClassInfoEPKNS_13LiveRegMatrixE">(</a><a class="local col5 ref" href="#125VirtReg" title='VirtReg' data-ref="125VirtReg">VirtReg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>, *<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::VRM" title='llvm::RegAllocBase::VRM' data-ref="llvm::RegAllocBase::VRM">VRM</a>, <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::RegClassInfo" title='llvm::RegAllocBase::RegClassInfo' data-ref="llvm::RegAllocBase::RegClassInfo">RegClassInfo</a>, <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::Matrix" title='llvm::RegAllocBase::Matrix' data-ref="llvm::RegAllocBase::Matrix">Matrix</a>);</td></tr>
<tr><th id="811">811</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="128PhysReg" title='PhysReg' data-type='unsigned int' data-ref="128PhysReg">PhysReg</dfn>;</td></tr>
<tr><th id="812">812</th><td>  <b>while</b> ((<a class="local col8 ref" href="#128PhysReg" title='PhysReg' data-ref="128PhysReg">PhysReg</a> = <a class="local col7 ref" href="#127Order" title='Order' data-ref="127Order">Order</a>.<a class="ref" href="AllocationOrder.h.html#_ZN4llvm15AllocationOrder4nextEj" title='llvm::AllocationOrder::next' data-ref="_ZN4llvm15AllocationOrder4nextEj">next</a>())) {</td></tr>
<tr><th id="813">813</th><td>    <b>if</b> (<a class="local col8 ref" href="#128PhysReg" title='PhysReg' data-ref="128PhysReg">PhysReg</a> == <a class="local col6 ref" href="#126PrevReg" title='PrevReg' data-ref="126PrevReg">PrevReg</a>)</td></tr>
<tr><th id="814">814</th><td>      <b>continue</b>;</td></tr>
<tr><th id="815">815</th><td></td></tr>
<tr><th id="816">816</th><td>    <a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator">MCRegUnitIterator</a> <dfn class="local col9 decl" id="129Units" title='Units' data-type='llvm::MCRegUnitIterator' data-ref="129Units">Units</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col8 ref" href="#128PhysReg" title='PhysReg' data-ref="128PhysReg">PhysReg</a>, <a class="tu member" href="#(anonymousnamespace)::RAGreedy::TRI" title='(anonymous namespace)::RAGreedy::TRI' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::TRI">TRI</a>);</td></tr>
<tr><th id="817">817</th><td>    <b>for</b> (; <a class="local col9 ref" href="#129Units" title='Units' data-ref="129Units">Units</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col9 ref" href="#129Units" title='Units' data-ref="129Units">Units</a>) {</td></tr>
<tr><th id="818">818</th><td>      <i>// Instantiate a "subquery", not to be confused with the Queries array.</i></td></tr>
<tr><th id="819">819</th><td>      <a class="type" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#llvm::LiveIntervalUnion" title='llvm::LiveIntervalUnion' data-ref="llvm::LiveIntervalUnion">LiveIntervalUnion</a>::<a class="type" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#llvm::LiveIntervalUnion::Query" title='llvm::LiveIntervalUnion::Query' data-ref="llvm::LiveIntervalUnion::Query">Query</a> <dfn class="local col0 decl" id="130subQ" title='subQ' data-type='LiveIntervalUnion::Query' data-ref="130subQ">subQ</dfn><a class="ref" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#_ZN4llvm17LiveIntervalUnion5QueryC1ERKNS_9LiveRangeERKS0_" title='llvm::LiveIntervalUnion::Query::Query' data-ref="_ZN4llvm17LiveIntervalUnion5QueryC1ERKNS_9LiveRangeERKS0_">(</a><a class="local col5 ref" href="#125VirtReg" title='VirtReg' data-ref="125VirtReg">VirtReg</a>, <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::Matrix" title='llvm::RegAllocBase::Matrix' data-ref="llvm::RegAllocBase::Matrix">Matrix</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZN4llvm13LiveRegMatrix13getLiveUnionsEv" title='llvm::LiveRegMatrix::getLiveUnions' data-ref="_ZN4llvm13LiveRegMatrix13getLiveUnionsEv">getLiveUnions</a>()[<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col9 ref" href="#129Units" title='Units' data-ref="129Units">Units</a>]);</td></tr>
<tr><th id="820">820</th><td>      <b>if</b> (<a class="local col0 ref" href="#130subQ" title='subQ' data-ref="130subQ">subQ</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#_ZN4llvm17LiveIntervalUnion5Query17checkInterferenceEv" title='llvm::LiveIntervalUnion::Query::checkInterference' data-ref="_ZN4llvm17LiveIntervalUnion5Query17checkInterferenceEv">checkInterference</a>())</td></tr>
<tr><th id="821">821</th><td>        <b>break</b>;</td></tr>
<tr><th id="822">822</th><td>    }</td></tr>
<tr><th id="823">823</th><td>    <i>// If no units have interference, break out with the current PhysReg.</i></td></tr>
<tr><th id="824">824</th><td>    <b>if</b> (!<a class="local col9 ref" href="#129Units" title='Units' data-ref="129Units">Units</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>())</td></tr>
<tr><th id="825">825</th><td>      <b>break</b>;</td></tr>
<tr><th id="826">826</th><td>  }</td></tr>
<tr><th id="827">827</th><td>  <b>if</b> (<a class="local col8 ref" href="#128PhysReg" title='PhysReg' data-ref="128PhysReg">PhysReg</a>)</td></tr>
<tr><th id="828">828</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;can reassign: &quot; &lt;&lt; VirtReg &lt;&lt; &quot; from &quot; &lt;&lt; printReg(PrevReg, TRI) &lt;&lt; &quot; to &quot; &lt;&lt; printReg(PhysReg, TRI) &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"can reassign: "</q> <a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE">&lt;&lt;</a> <a class="local col5 ref" href="#125VirtReg" title='VirtReg' data-ref="125VirtReg">VirtReg</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" from "</q></td></tr>
<tr><th id="829">829</th><td>                      <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col6 ref" href="#126PrevReg" title='PrevReg' data-ref="126PrevReg">PrevReg</a>, <a class="tu member" href="#(anonymousnamespace)::RAGreedy::TRI" title='(anonymous namespace)::RAGreedy::TRI' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" to "</q></td></tr>
<tr><th id="830">830</th><td>                      <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col8 ref" href="#128PhysReg" title='PhysReg' data-ref="128PhysReg">PhysReg</a>, <a class="tu member" href="#(anonymousnamespace)::RAGreedy::TRI" title='(anonymous namespace)::RAGreedy::TRI' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="831">831</th><td>  <b>return</b> <a class="local col8 ref" href="#128PhysReg" title='PhysReg' data-ref="128PhysReg">PhysReg</a>;</td></tr>
<tr><th id="832">832</th><td>}</td></tr>
<tr><th id="833">833</th><td></td></tr>
<tr><th id="834">834</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy11shouldEvictERN4llvm12LiveIntervalEbS3_b">/// shouldEvict - determine if A should evict the assigned live range B. The</i></td></tr>
<tr><th id="835">835</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy11shouldEvictERN4llvm12LiveIntervalEbS3_b">/// eviction policy defined by this function together with the allocation order</i></td></tr>
<tr><th id="836">836</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy11shouldEvictERN4llvm12LiveIntervalEbS3_b">/// defined by enqueue() decides which registers ultimately end up being split</i></td></tr>
<tr><th id="837">837</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy11shouldEvictERN4llvm12LiveIntervalEbS3_b">/// and spilled.</i></td></tr>
<tr><th id="838">838</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy11shouldEvictERN4llvm12LiveIntervalEbS3_b">///</i></td></tr>
<tr><th id="839">839</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy11shouldEvictERN4llvm12LiveIntervalEbS3_b">/// Cascade numbers are used to prevent infinite loops if this function is a</i></td></tr>
<tr><th id="840">840</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy11shouldEvictERN4llvm12LiveIntervalEbS3_b">/// cyclic relation.</i></td></tr>
<tr><th id="841">841</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy11shouldEvictERN4llvm12LiveIntervalEbS3_b">///</i></td></tr>
<tr><th id="842">842</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy11shouldEvictERN4llvm12LiveIntervalEbS3_b">/// <span class="command">@param</span> <span class="arg">A</span>          The live range to be assigned.</i></td></tr>
<tr><th id="843">843</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy11shouldEvictERN4llvm12LiveIntervalEbS3_b">/// <span class="command">@param</span> <span class="arg">IsHint</span>     True when A is about to be assigned to its preferred</i></td></tr>
<tr><th id="844">844</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy11shouldEvictERN4llvm12LiveIntervalEbS3_b">///                   register.</i></td></tr>
<tr><th id="845">845</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy11shouldEvictERN4llvm12LiveIntervalEbS3_b">/// <span class="command">@param</span> <span class="arg">B</span>          The live range to be evicted.</i></td></tr>
<tr><th id="846">846</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy11shouldEvictERN4llvm12LiveIntervalEbS3_b">/// <span class="command">@param</span> <span class="arg">BreaksHint</span> True when B is already assigned to its preferred register.</i></td></tr>
<tr><th id="847">847</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy11shouldEvictERN4llvm12LiveIntervalEbS3_b" title='(anonymous namespace)::RAGreedy::shouldEvict' data-type='bool (anonymous namespace)::RAGreedy::shouldEvict(llvm::LiveInterval &amp; A, bool IsHint, llvm::LiveInterval &amp; B, bool BreaksHint)' data-ref="_ZN12_GLOBAL__N_18RAGreedy11shouldEvictERN4llvm12LiveIntervalEbS3_b">shouldEvict</dfn>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col1 decl" id="131A" title='A' data-type='llvm::LiveInterval &amp;' data-ref="131A">A</dfn>, <em>bool</em> <dfn class="local col2 decl" id="132IsHint" title='IsHint' data-type='bool' data-ref="132IsHint">IsHint</dfn>,</td></tr>
<tr><th id="848">848</th><td>                           <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col3 decl" id="133B" title='B' data-type='llvm::LiveInterval &amp;' data-ref="133B">B</dfn>, <em>bool</em> <dfn class="local col4 decl" id="134BreaksHint" title='BreaksHint' data-type='bool' data-ref="134BreaksHint">BreaksHint</dfn>) {</td></tr>
<tr><th id="849">849</th><td>  <em>bool</em> <dfn class="local col5 decl" id="135CanSplit" title='CanSplit' data-type='bool' data-ref="135CanSplit">CanSplit</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_18RAGreedy8getStageERKN4llvm12LiveIntervalE" title='(anonymous namespace)::RAGreedy::getStage' data-use='c' data-ref="_ZNK12_GLOBAL__N_18RAGreedy8getStageERKN4llvm12LiveIntervalE">getStage</a>(<a class="local col3 ref" href="#133B" title='B' data-ref="133B">B</a>) &lt; <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Spill" title='(anonymous namespace)::RAGreedy::LiveRangeStage::RS_Spill' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Spill">RS_Spill</a>;</td></tr>
<tr><th id="850">850</th><td></td></tr>
<tr><th id="851">851</th><td>  <i>// Be fairly aggressive about following hints as long as the evictee can be</i></td></tr>
<tr><th id="852">852</th><td><i>  // split.</i></td></tr>
<tr><th id="853">853</th><td>  <b>if</b> (<a class="local col5 ref" href="#135CanSplit" title='CanSplit' data-ref="135CanSplit">CanSplit</a> &amp;&amp; <a class="local col2 ref" href="#132IsHint" title='IsHint' data-ref="132IsHint">IsHint</a> &amp;&amp; !<a class="local col4 ref" href="#134BreaksHint" title='BreaksHint' data-ref="134BreaksHint">BreaksHint</a>)</td></tr>
<tr><th id="854">854</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="855">855</th><td></td></tr>
<tr><th id="856">856</th><td>  <b>if</b> (<a class="local col1 ref" href="#131A" title='A' data-ref="131A">A</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::weight" title='llvm::LiveInterval::weight' data-ref="llvm::LiveInterval::weight">weight</a> &gt; <a class="local col3 ref" href="#133B" title='B' data-ref="133B">B</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::weight" title='llvm::LiveInterval::weight' data-ref="llvm::LiveInterval::weight">weight</a>) {</td></tr>
<tr><th id="857">857</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;should evict: &quot; &lt;&lt; B &lt;&lt; &quot; w= &quot; &lt;&lt; B.weight &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"should evict: "</q> <a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE">&lt;&lt;</a> <a class="local col3 ref" href="#133B" title='B' data-ref="133B">B</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" w= "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEd" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEd">&lt;&lt;</a> <a class="local col3 ref" href="#133B" title='B' data-ref="133B">B</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::weight" title='llvm::LiveInterval::weight' data-ref="llvm::LiveInterval::weight">weight</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="858">858</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="859">859</th><td>  }</td></tr>
<tr><th id="860">860</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="861">861</th><td>}</td></tr>
<tr><th id="862">862</th><td></td></tr>
<tr><th id="863">863</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy20canEvictInterferenceERN4llvm12LiveIntervalEjbRNS0_12EvictionCostERKNS1_8SmallSetIjLj16ESt4lessIjEEE">/// canEvictInterference - Return true if all interferences between VirtReg and</i></td></tr>
<tr><th id="864">864</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy20canEvictInterferenceERN4llvm12LiveIntervalEjbRNS0_12EvictionCostERKNS1_8SmallSetIjLj16ESt4lessIjEEE">/// PhysReg can be evicted.</i></td></tr>
<tr><th id="865">865</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy20canEvictInterferenceERN4llvm12LiveIntervalEjbRNS0_12EvictionCostERKNS1_8SmallSetIjLj16ESt4lessIjEEE">///</i></td></tr>
<tr><th id="866">866</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy20canEvictInterferenceERN4llvm12LiveIntervalEjbRNS0_12EvictionCostERKNS1_8SmallSetIjLj16ESt4lessIjEEE">/// <span class="command">@param</span> <span class="arg">VirtReg</span> Live range that is about to be assigned.</i></td></tr>
<tr><th id="867">867</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy20canEvictInterferenceERN4llvm12LiveIntervalEjbRNS0_12EvictionCostERKNS1_8SmallSetIjLj16ESt4lessIjEEE">/// <span class="command">@param</span> <span class="arg">PhysReg</span> Desired register for assignment.</i></td></tr>
<tr><th id="868">868</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy20canEvictInterferenceERN4llvm12LiveIntervalEjbRNS0_12EvictionCostERKNS1_8SmallSetIjLj16ESt4lessIjEEE">/// <span class="command">@param</span> <span class="arg">IsHint</span>  True when PhysReg is VirtReg's preferred register.</i></td></tr>
<tr><th id="869">869</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy20canEvictInterferenceERN4llvm12LiveIntervalEjbRNS0_12EvictionCostERKNS1_8SmallSetIjLj16ESt4lessIjEEE">/// <span class="command">@param</span> <span class="arg">MaxCost</span> Only look for cheaper candidates and update with new cost</i></td></tr>
<tr><th id="870">870</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy20canEvictInterferenceERN4llvm12LiveIntervalEjbRNS0_12EvictionCostERKNS1_8SmallSetIjLj16ESt4lessIjEEE">///                when returning true.</i></td></tr>
<tr><th id="871">871</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy20canEvictInterferenceERN4llvm12LiveIntervalEjbRNS0_12EvictionCostERKNS1_8SmallSetIjLj16ESt4lessIjEEE">/// <span class="command">@returns</span> True when interference can be evicted cheaper than MaxCost.</i></td></tr>
<tr><th id="872">872</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy20canEvictInterferenceERN4llvm12LiveIntervalEjbRNS0_12EvictionCostERKNS1_8SmallSetIjLj16ESt4lessIjEEE" title='(anonymous namespace)::RAGreedy::canEvictInterference' data-type='bool (anonymous namespace)::RAGreedy::canEvictInterference(llvm::LiveInterval &amp; VirtReg, unsigned int PhysReg, bool IsHint, (anonymous namespace)::RAGreedy::EvictionCost &amp; MaxCost, const SmallVirtRegSet &amp; FixedRegisters)' data-ref="_ZN12_GLOBAL__N_18RAGreedy20canEvictInterferenceERN4llvm12LiveIntervalEjbRNS0_12EvictionCostERKNS1_8SmallSetIjLj16ESt4lessIjEEE">canEvictInterference</dfn>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col6 decl" id="136VirtReg" title='VirtReg' data-type='llvm::LiveInterval &amp;' data-ref="136VirtReg">VirtReg</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="137PhysReg" title='PhysReg' data-type='unsigned int' data-ref="137PhysReg">PhysReg</dfn>,</td></tr>
<tr><th id="873">873</th><td>                                    <em>bool</em> <dfn class="local col8 decl" id="138IsHint" title='IsHint' data-type='bool' data-ref="138IsHint">IsHint</dfn>, <a class="tu type" href="#(anonymousnamespace)::RAGreedy::EvictionCost" title='(anonymous namespace)::RAGreedy::EvictionCost' data-ref="(anonymousnamespace)::RAGreedy::EvictionCost">EvictionCost</a> &amp;<dfn class="local col9 decl" id="139MaxCost" title='MaxCost' data-type='(anonymous namespace)::RAGreedy::EvictionCost &amp;' data-ref="139MaxCost">MaxCost</dfn>,</td></tr>
<tr><th id="874">874</th><td>                                    <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::RAGreedy::SmallVirtRegSet" title='(anonymous namespace)::RAGreedy::SmallVirtRegSet' data-type='SmallSet&lt;unsigned int, 16&gt;' data-ref="(anonymousnamespace)::RAGreedy::SmallVirtRegSet">SmallVirtRegSet</a> &amp;<dfn class="local col0 decl" id="140FixedRegisters" title='FixedRegisters' data-type='const SmallVirtRegSet &amp;' data-ref="140FixedRegisters">FixedRegisters</dfn>) {</td></tr>
<tr><th id="875">875</th><td>  <i>// It is only possible to evict virtual register interference.</i></td></tr>
<tr><th id="876">876</th><td>  <b>if</b> (<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::Matrix" title='llvm::RegAllocBase::Matrix' data-ref="llvm::RegAllocBase::Matrix">Matrix</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZN4llvm13LiveRegMatrix17checkInterferenceERNS_12LiveIntervalEj" title='llvm::LiveRegMatrix::checkInterference' data-ref="_ZN4llvm13LiveRegMatrix17checkInterferenceERNS_12LiveIntervalEj">checkInterference</a>(<span class='refarg'><a class="local col6 ref" href="#136VirtReg" title='VirtReg' data-ref="136VirtReg">VirtReg</a></span>, <a class="local col7 ref" href="#137PhysReg" title='PhysReg' data-ref="137PhysReg">PhysReg</a>) &gt; <a class="type" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix" title='llvm::LiveRegMatrix' data-ref="llvm::LiveRegMatrix">LiveRegMatrix</a>::<a class="enum" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::InterferenceKind::IK_VirtReg" title='llvm::LiveRegMatrix::InterferenceKind::IK_VirtReg' data-ref="llvm::LiveRegMatrix::InterferenceKind::IK_VirtReg">IK_VirtReg</a>)</td></tr>
<tr><th id="877">877</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="878">878</th><td></td></tr>
<tr><th id="879">879</th><td>  <em>bool</em> <dfn class="local col1 decl" id="141IsLocal" title='IsLocal' data-type='bool' data-ref="141IsLocal">IsLocal</dfn> = <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::LIS" title='llvm::RegAllocBase::LIS' data-ref="llvm::RegAllocBase::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals18intervalIsInOneMBBERKNS_12LiveIntervalE" title='llvm::LiveIntervals::intervalIsInOneMBB' data-ref="_ZNK4llvm13LiveIntervals18intervalIsInOneMBBERKNS_12LiveIntervalE">intervalIsInOneMBB</a>(<a class="local col6 ref" href="#136VirtReg" title='VirtReg' data-ref="136VirtReg">VirtReg</a>);</td></tr>
<tr><th id="880">880</th><td></td></tr>
<tr><th id="881">881</th><td>  <i>// Find VirtReg's cascade number. This will be unassigned if VirtReg was never</i></td></tr>
<tr><th id="882">882</th><td><i>  // involved in an eviction before. If a cascade number was assigned, deny</i></td></tr>
<tr><th id="883">883</th><td><i>  // evicting anything with the same or a newer cascade number. This prevents</i></td></tr>
<tr><th id="884">884</th><td><i>  // infinite eviction loops.</i></td></tr>
<tr><th id="885">885</th><td><i>  //</i></td></tr>
<tr><th id="886">886</th><td><i>  // This works out so a register without a cascade number is allowed to evict</i></td></tr>
<tr><th id="887">887</th><td><i>  // anything, and it can be evicted by anything.</i></td></tr>
<tr><th id="888">888</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="142Cascade" title='Cascade' data-type='unsigned int' data-ref="142Cascade">Cascade</dfn> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::ExtraRegInfo" title='(anonymous namespace)::RAGreedy::ExtraRegInfo' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::ExtraRegInfo">ExtraRegInfo</a><a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-use='c' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col6 ref" href="#136VirtReg" title='VirtReg' data-ref="136VirtReg">VirtReg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::RegInfo::Cascade" title='(anonymous namespace)::RAGreedy::RegInfo::Cascade' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::RegInfo::Cascade">Cascade</a>;</td></tr>
<tr><th id="889">889</th><td>  <b>if</b> (!<a class="local col2 ref" href="#142Cascade" title='Cascade' data-ref="142Cascade">Cascade</a>)</td></tr>
<tr><th id="890">890</th><td>    <a class="local col2 ref" href="#142Cascade" title='Cascade' data-ref="142Cascade">Cascade</a> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::NextCascade" title='(anonymous namespace)::RAGreedy::NextCascade' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::NextCascade">NextCascade</a>;</td></tr>
<tr><th id="891">891</th><td></td></tr>
<tr><th id="892">892</th><td>  <a class="tu type" href="#(anonymousnamespace)::RAGreedy::EvictionCost" title='(anonymous namespace)::RAGreedy::EvictionCost' data-ref="(anonymousnamespace)::RAGreedy::EvictionCost">EvictionCost</a> <a class="tu ref fake" href="#_ZN12_GLOBAL__N_18RAGreedy12EvictionCostC1Ev" title='(anonymous namespace)::RAGreedy::EvictionCost::EvictionCost' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy12EvictionCostC1Ev"></a><dfn class="local col3 decl" id="143Cost" title='Cost' data-type='(anonymous namespace)::RAGreedy::EvictionCost' data-ref="143Cost">Cost</dfn>;</td></tr>
<tr><th id="893">893</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator">MCRegUnitIterator</a> <dfn class="local col4 decl" id="144Units" title='Units' data-type='llvm::MCRegUnitIterator' data-ref="144Units">Units</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col7 ref" href="#137PhysReg" title='PhysReg' data-ref="137PhysReg">PhysReg</a>, <a class="tu member" href="#(anonymousnamespace)::RAGreedy::TRI" title='(anonymous namespace)::RAGreedy::TRI' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::TRI">TRI</a>); <a class="local col4 ref" href="#144Units" title='Units' data-ref="144Units">Units</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col4 ref" href="#144Units" title='Units' data-ref="144Units">Units</a>) {</td></tr>
<tr><th id="894">894</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#llvm::LiveIntervalUnion" title='llvm::LiveIntervalUnion' data-ref="llvm::LiveIntervalUnion">LiveIntervalUnion</a>::<a class="type" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#llvm::LiveIntervalUnion::Query" title='llvm::LiveIntervalUnion::Query' data-ref="llvm::LiveIntervalUnion::Query">Query</a> &amp;<dfn class="local col5 decl" id="145Q" title='Q' data-type='LiveIntervalUnion::Query &amp;' data-ref="145Q">Q</dfn> = <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::Matrix" title='llvm::RegAllocBase::Matrix' data-ref="llvm::RegAllocBase::Matrix">Matrix</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZN4llvm13LiveRegMatrix5queryERKNS_9LiveRangeEj" title='llvm::LiveRegMatrix::query' data-ref="_ZN4llvm13LiveRegMatrix5queryERKNS_9LiveRangeEj">query</a>(<a class="local col6 ref" href="#136VirtReg" title='VirtReg' data-ref="136VirtReg">VirtReg</a>, <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col4 ref" href="#144Units" title='Units' data-ref="144Units">Units</a>);</td></tr>
<tr><th id="895">895</th><td>    <i>// If there is 10 or more interferences, chances are one is heavier.</i></td></tr>
<tr><th id="896">896</th><td>    <b>if</b> (<a class="local col5 ref" href="#145Q" title='Q' data-ref="145Q">Q</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#_ZN4llvm17LiveIntervalUnion5Query23collectInterferingVRegsEj" title='llvm::LiveIntervalUnion::Query::collectInterferingVRegs' data-ref="_ZN4llvm17LiveIntervalUnion5Query23collectInterferingVRegsEj">collectInterferingVRegs</a>(<var>10</var>) &gt;= <var>10</var>)</td></tr>
<tr><th id="897">897</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="898">898</th><td></td></tr>
<tr><th id="899">899</th><td>    <i>// Check if any interfering live range is heavier than MaxWeight.</i></td></tr>
<tr><th id="900">900</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="146i" title='i' data-type='unsigned int' data-ref="146i">i</dfn> = <a class="local col5 ref" href="#145Q" title='Q' data-ref="145Q">Q</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#_ZNK4llvm17LiveIntervalUnion5Query16interferingVRegsEv" title='llvm::LiveIntervalUnion::Query::interferingVRegs' data-ref="_ZNK4llvm17LiveIntervalUnion5Query16interferingVRegsEv">interferingVRegs</a>().<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col6 ref" href="#146i" title='i' data-ref="146i">i</a>; --<a class="local col6 ref" href="#146i" title='i' data-ref="146i">i</a>) {</td></tr>
<tr><th id="901">901</th><td>      <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> *<dfn class="local col7 decl" id="147Intf" title='Intf' data-type='llvm::LiveInterval *' data-ref="147Intf">Intf</dfn> = <a class="local col5 ref" href="#145Q" title='Q' data-ref="145Q">Q</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#_ZNK4llvm17LiveIntervalUnion5Query16interferingVRegsEv" title='llvm::LiveIntervalUnion::Query::interferingVRegs' data-ref="_ZNK4llvm17LiveIntervalUnion5Query16interferingVRegsEv">interferingVRegs</a>()<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#146i" title='i' data-ref="146i">i</a> - <var>1</var>]</a>;</td></tr>
<tr><th id="902">902</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isVirtualRegister(Intf-&gt;reg) &amp;&amp; &quot;Only expecting virtual register interference from query&quot;) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isVirtualRegister(Intf-&gt;reg) &amp;&amp; \&quot;Only expecting virtual register interference from query\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocGreedy.cpp&quot;, 903, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col7 ref" href="#147Intf" title='Intf' data-ref="147Intf">Intf</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>) &amp;&amp;</td></tr>
<tr><th id="903">903</th><td>             <q>"Only expecting virtual register interference from query"</q>);</td></tr>
<tr><th id="904">904</th><td></td></tr>
<tr><th id="905">905</th><td>      <i>// Do not allow eviction of a virtual register if we are in the middle</i></td></tr>
<tr><th id="906">906</th><td><i>      // of last-chance recoloring and this virtual register is one that we</i></td></tr>
<tr><th id="907">907</th><td><i>      // have scavenged a physical register for.</i></td></tr>
<tr><th id="908">908</th><td>      <b>if</b> (<a class="local col0 ref" href="#140FixedRegisters" title='FixedRegisters' data-ref="140FixedRegisters">FixedRegisters</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5countERKT_" title='llvm::SmallSet::count' data-ref="_ZNK4llvm8SmallSet5countERKT_">count</a>(<a class="local col7 ref" href="#147Intf" title='Intf' data-ref="147Intf">Intf</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>))</td></tr>
<tr><th id="909">909</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="910">910</th><td></td></tr>
<tr><th id="911">911</th><td>      <i>// Never evict spill products. They cannot split or spill.</i></td></tr>
<tr><th id="912">912</th><td>      <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_18RAGreedy8getStageERKN4llvm12LiveIntervalE" title='(anonymous namespace)::RAGreedy::getStage' data-use='c' data-ref="_ZNK12_GLOBAL__N_18RAGreedy8getStageERKN4llvm12LiveIntervalE">getStage</a>(*<a class="local col7 ref" href="#147Intf" title='Intf' data-ref="147Intf">Intf</a>) == <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Done" title='(anonymous namespace)::RAGreedy::LiveRangeStage::RS_Done' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Done">RS_Done</a>)</td></tr>
<tr><th id="913">913</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="914">914</th><td>      <i>// Once a live range becomes small enough, it is urgent that we find a</i></td></tr>
<tr><th id="915">915</th><td><i>      // register for it. This is indicated by an infinite spill weight. These</i></td></tr>
<tr><th id="916">916</th><td><i>      // urgent live ranges get to evict almost anything.</i></td></tr>
<tr><th id="917">917</th><td><i>      //</i></td></tr>
<tr><th id="918">918</th><td><i>      // Also allow urgent evictions of unspillable ranges from a strictly</i></td></tr>
<tr><th id="919">919</th><td><i>      // larger allocation order.</i></td></tr>
<tr><th id="920">920</th><td>      <em>bool</em> <dfn class="local col8 decl" id="148Urgent" title='Urgent' data-type='bool' data-ref="148Urgent">Urgent</dfn> = !<a class="local col6 ref" href="#136VirtReg" title='VirtReg' data-ref="136VirtReg">VirtReg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval11isSpillableEv" title='llvm::LiveInterval::isSpillable' data-ref="_ZNK4llvm12LiveInterval11isSpillableEv">isSpillable</a>() &amp;&amp;</td></tr>
<tr><th id="921">921</th><td>        (<a class="local col7 ref" href="#147Intf" title='Intf' data-ref="147Intf">Intf</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval11isSpillableEv" title='llvm::LiveInterval::isSpillable' data-ref="_ZNK4llvm12LiveInterval11isSpillableEv">isSpillable</a>() ||</td></tr>
<tr><th id="922">922</th><td>         <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::RegClassInfo" title='llvm::RegAllocBase::RegClassInfo' data-ref="llvm::RegAllocBase::RegClassInfo">RegClassInfo</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#_ZNK4llvm17RegisterClassInfo21getNumAllocatableRegsEPKNS_19TargetRegisterClassE" title='llvm::RegisterClassInfo::getNumAllocatableRegs' data-ref="_ZNK4llvm17RegisterClassInfo21getNumAllocatableRegsEPKNS_19TargetRegisterClassE">getNumAllocatableRegs</a>(<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::MRI" title='llvm::RegAllocBase::MRI' data-ref="llvm::RegAllocBase::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col6 ref" href="#136VirtReg" title='VirtReg' data-ref="136VirtReg">VirtReg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>)) &lt;</td></tr>
<tr><th id="923">923</th><td>         <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::RegClassInfo" title='llvm::RegAllocBase::RegClassInfo' data-ref="llvm::RegAllocBase::RegClassInfo">RegClassInfo</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#_ZNK4llvm17RegisterClassInfo21getNumAllocatableRegsEPKNS_19TargetRegisterClassE" title='llvm::RegisterClassInfo::getNumAllocatableRegs' data-ref="_ZNK4llvm17RegisterClassInfo21getNumAllocatableRegsEPKNS_19TargetRegisterClassE">getNumAllocatableRegs</a>(<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::MRI" title='llvm::RegAllocBase::MRI' data-ref="llvm::RegAllocBase::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col7 ref" href="#147Intf" title='Intf' data-ref="147Intf">Intf</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>)));</td></tr>
<tr><th id="924">924</th><td>      <i>// Only evict older cascades or live ranges without a cascade.</i></td></tr>
<tr><th id="925">925</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="149IntfCascade" title='IntfCascade' data-type='unsigned int' data-ref="149IntfCascade">IntfCascade</dfn> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::ExtraRegInfo" title='(anonymous namespace)::RAGreedy::ExtraRegInfo' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::ExtraRegInfo">ExtraRegInfo</a><a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-use='c' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col7 ref" href="#147Intf" title='Intf' data-ref="147Intf">Intf</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::RegInfo::Cascade" title='(anonymous namespace)::RAGreedy::RegInfo::Cascade' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::RegInfo::Cascade">Cascade</a>;</td></tr>
<tr><th id="926">926</th><td>      <b>if</b> (<a class="local col2 ref" href="#142Cascade" title='Cascade' data-ref="142Cascade">Cascade</a> &lt;= <a class="local col9 ref" href="#149IntfCascade" title='IntfCascade' data-ref="149IntfCascade">IntfCascade</a>) {</td></tr>
<tr><th id="927">927</th><td>        <b>if</b> (!<a class="local col8 ref" href="#148Urgent" title='Urgent' data-ref="148Urgent">Urgent</a>)</td></tr>
<tr><th id="928">928</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="929">929</th><td>        <i>// We permit breaking cascades for urgent evictions. It should be the</i></td></tr>
<tr><th id="930">930</th><td><i>        // last resort, though, so make it really expensive.</i></td></tr>
<tr><th id="931">931</th><td>        <a class="local col3 ref" href="#143Cost" title='Cost' data-ref="143Cost">Cost</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::EvictionCost::BrokenHints" title='(anonymous namespace)::RAGreedy::EvictionCost::BrokenHints' data-use='w' data-ref="(anonymousnamespace)::RAGreedy::EvictionCost::BrokenHints">BrokenHints</a> += <var>10</var>;</td></tr>
<tr><th id="932">932</th><td>      }</td></tr>
<tr><th id="933">933</th><td>      <i>// Would this break a satisfied hint?</i></td></tr>
<tr><th id="934">934</th><td>      <em>bool</em> <dfn class="local col0 decl" id="150BreaksHint" title='BreaksHint' data-type='bool' data-ref="150BreaksHint">BreaksHint</dfn> = <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::VRM" title='llvm::RegAllocBase::VRM' data-ref="llvm::RegAllocBase::VRM">VRM</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/VirtRegMap.h.html#_ZN4llvm10VirtRegMap16hasPreferredPhysEj" title='llvm::VirtRegMap::hasPreferredPhys' data-ref="_ZN4llvm10VirtRegMap16hasPreferredPhysEj">hasPreferredPhys</a>(<a class="local col7 ref" href="#147Intf" title='Intf' data-ref="147Intf">Intf</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>);</td></tr>
<tr><th id="935">935</th><td>      <i>// Update eviction cost.</i></td></tr>
<tr><th id="936">936</th><td>      <a class="local col3 ref" href="#143Cost" title='Cost' data-ref="143Cost">Cost</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::EvictionCost::BrokenHints" title='(anonymous namespace)::RAGreedy::EvictionCost::BrokenHints' data-use='w' data-ref="(anonymousnamespace)::RAGreedy::EvictionCost::BrokenHints">BrokenHints</a> += <a class="local col0 ref" href="#150BreaksHint" title='BreaksHint' data-ref="150BreaksHint">BreaksHint</a>;</td></tr>
<tr><th id="937">937</th><td>      <a class="local col3 ref" href="#143Cost" title='Cost' data-ref="143Cost">Cost</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::EvictionCost::MaxWeight" title='(anonymous namespace)::RAGreedy::EvictionCost::MaxWeight' data-use='w' data-ref="(anonymousnamespace)::RAGreedy::EvictionCost::MaxWeight">MaxWeight</a> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col3 ref" href="#143Cost" title='Cost' data-ref="143Cost">Cost</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::EvictionCost::MaxWeight" title='(anonymous namespace)::RAGreedy::EvictionCost::MaxWeight' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::EvictionCost::MaxWeight">MaxWeight</a>, <a class="local col7 ref" href="#147Intf" title='Intf' data-ref="147Intf">Intf</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::weight" title='llvm::LiveInterval::weight' data-ref="llvm::LiveInterval::weight">weight</a>);</td></tr>
<tr><th id="938">938</th><td>      <i>// Abort if this would be too expensive.</i></td></tr>
<tr><th id="939">939</th><td>      <b>if</b> (!(<a class="local col3 ref" href="#143Cost" title='Cost' data-ref="143Cost">Cost</a> <a class="tu ref" href="#_ZNK12_GLOBAL__N_18RAGreedy12EvictionCostltERKS1_" title='(anonymous namespace)::RAGreedy::EvictionCost::operator&lt;' data-use='c' data-ref="_ZNK12_GLOBAL__N_18RAGreedy12EvictionCostltERKS1_">&lt;</a> <a class="local col9 ref" href="#139MaxCost" title='MaxCost' data-ref="139MaxCost">MaxCost</a>))</td></tr>
<tr><th id="940">940</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="941">941</th><td>      <b>if</b> (<a class="local col8 ref" href="#148Urgent" title='Urgent' data-ref="148Urgent">Urgent</a>)</td></tr>
<tr><th id="942">942</th><td>        <b>continue</b>;</td></tr>
<tr><th id="943">943</th><td>      <i>// Apply the eviction policy for non-urgent evictions.</i></td></tr>
<tr><th id="944">944</th><td>      <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy11shouldEvictERN4llvm12LiveIntervalEbS3_b" title='(anonymous namespace)::RAGreedy::shouldEvict' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy11shouldEvictERN4llvm12LiveIntervalEbS3_b">shouldEvict</a>(<span class='refarg'><a class="local col6 ref" href="#136VirtReg" title='VirtReg' data-ref="136VirtReg">VirtReg</a></span>, <a class="local col8 ref" href="#138IsHint" title='IsHint' data-ref="138IsHint">IsHint</a>, <span class='refarg'>*<a class="local col7 ref" href="#147Intf" title='Intf' data-ref="147Intf">Intf</a></span>, <a class="local col0 ref" href="#150BreaksHint" title='BreaksHint' data-ref="150BreaksHint">BreaksHint</a>))</td></tr>
<tr><th id="945">945</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="946">946</th><td>      <i>// If !MaxCost.isMax(), then we're just looking for a cheap register.</i></td></tr>
<tr><th id="947">947</th><td><i>      // Evicting another local live range in this case could lead to suboptimal</i></td></tr>
<tr><th id="948">948</th><td><i>      // coloring.</i></td></tr>
<tr><th id="949">949</th><td>      <b>if</b> (!<a class="local col9 ref" href="#139MaxCost" title='MaxCost' data-ref="139MaxCost">MaxCost</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_18RAGreedy12EvictionCost5isMaxEv" title='(anonymous namespace)::RAGreedy::EvictionCost::isMax' data-use='c' data-ref="_ZNK12_GLOBAL__N_18RAGreedy12EvictionCost5isMaxEv">isMax</a>() &amp;&amp; <a class="local col1 ref" href="#141IsLocal" title='IsLocal' data-ref="141IsLocal">IsLocal</a> &amp;&amp; <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::LIS" title='llvm::RegAllocBase::LIS' data-ref="llvm::RegAllocBase::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals18intervalIsInOneMBBERKNS_12LiveIntervalE" title='llvm::LiveIntervals::intervalIsInOneMBB' data-ref="_ZNK4llvm13LiveIntervals18intervalIsInOneMBBERKNS_12LiveIntervalE">intervalIsInOneMBB</a>(*<a class="local col7 ref" href="#147Intf" title='Intf' data-ref="147Intf">Intf</a>) &amp;&amp;</td></tr>
<tr><th id="950">950</th><td>          (!<a class="tu member" href="#(anonymousnamespace)::RAGreedy::EnableLocalReassign" title='(anonymous namespace)::RAGreedy::EnableLocalReassign' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::EnableLocalReassign">EnableLocalReassign</a> || !<a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy11canReassignERN4llvm12LiveIntervalEj" title='(anonymous namespace)::RAGreedy::canReassign' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy11canReassignERN4llvm12LiveIntervalEj">canReassign</a>(<span class='refarg'>*<a class="local col7 ref" href="#147Intf" title='Intf' data-ref="147Intf">Intf</a></span>, <a class="local col7 ref" href="#137PhysReg" title='PhysReg' data-ref="137PhysReg">PhysReg</a>))) {</td></tr>
<tr><th id="951">951</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="952">952</th><td>      }</td></tr>
<tr><th id="953">953</th><td>    }</td></tr>
<tr><th id="954">954</th><td>  }</td></tr>
<tr><th id="955">955</th><td>  <a class="local col9 ref" href="#139MaxCost" title='MaxCost' data-ref="139MaxCost">MaxCost</a> <a class="tu ref" href="#275" title='(anonymous namespace)::RAGreedy::EvictionCost::operator=' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy12EvictionCostaSERKS1_">=</a> <a class="local col3 ref" href="#143Cost" title='Cost' data-ref="143Cost">Cost</a>;</td></tr>
<tr><th id="956">956</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="957">957</th><td>}</td></tr>
<tr><th id="958">958</th><td></td></tr>
<tr><th id="959">959</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy27canEvictInterferenceInRangeERN4llvm12LiveIntervalEjNS1_9SlotIndexES4_RNS0_12EvictionCostE">/// Return true if all interferences between VirtReg and PhysReg between</i></td></tr>
<tr><th id="960">960</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy27canEvictInterferenceInRangeERN4llvm12LiveIntervalEjNS1_9SlotIndexES4_RNS0_12EvictionCostE">/// Start and End can be evicted.</i></td></tr>
<tr><th id="961">961</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy27canEvictInterferenceInRangeERN4llvm12LiveIntervalEjNS1_9SlotIndexES4_RNS0_12EvictionCostE">///</i></td></tr>
<tr><th id="962">962</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy27canEvictInterferenceInRangeERN4llvm12LiveIntervalEjNS1_9SlotIndexES4_RNS0_12EvictionCostE">/// <span class="command">\param</span> <span class="arg">VirtReg</span> Live range that is about to be assigned.</i></td></tr>
<tr><th id="963">963</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy27canEvictInterferenceInRangeERN4llvm12LiveIntervalEjNS1_9SlotIndexES4_RNS0_12EvictionCostE">/// <span class="command">\param</span> <span class="arg">PhysReg</span> Desired register for assignment.</i></td></tr>
<tr><th id="964">964</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy27canEvictInterferenceInRangeERN4llvm12LiveIntervalEjNS1_9SlotIndexES4_RNS0_12EvictionCostE">/// <span class="command">\param</span> <span class="arg">Start</span>   Start of range to look for interferences.</i></td></tr>
<tr><th id="965">965</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy27canEvictInterferenceInRangeERN4llvm12LiveIntervalEjNS1_9SlotIndexES4_RNS0_12EvictionCostE">/// <span class="command">\param</span> <span class="arg">End</span>     End of range to look for interferences.</i></td></tr>
<tr><th id="966">966</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy27canEvictInterferenceInRangeERN4llvm12LiveIntervalEjNS1_9SlotIndexES4_RNS0_12EvictionCostE">/// <span class="command">\param</span> <span class="arg">MaxCost</span> Only look for cheaper candidates and update with new cost</i></td></tr>
<tr><th id="967">967</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy27canEvictInterferenceInRangeERN4llvm12LiveIntervalEjNS1_9SlotIndexES4_RNS0_12EvictionCostE">///                when returning true.</i></td></tr>
<tr><th id="968">968</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy27canEvictInterferenceInRangeERN4llvm12LiveIntervalEjNS1_9SlotIndexES4_RNS0_12EvictionCostE">/// <span class="command">\return</span> True when interference can be evicted cheaper than MaxCost.</i></td></tr>
<tr><th id="969">969</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy27canEvictInterferenceInRangeERN4llvm12LiveIntervalEjNS1_9SlotIndexES4_RNS0_12EvictionCostE" title='(anonymous namespace)::RAGreedy::canEvictInterferenceInRange' data-type='bool (anonymous namespace)::RAGreedy::canEvictInterferenceInRange(llvm::LiveInterval &amp; VirtReg, unsigned int PhysReg, llvm::SlotIndex Start, llvm::SlotIndex End, (anonymous namespace)::RAGreedy::EvictionCost &amp; MaxCost)' data-ref="_ZN12_GLOBAL__N_18RAGreedy27canEvictInterferenceInRangeERN4llvm12LiveIntervalEjNS1_9SlotIndexES4_RNS0_12EvictionCostE">canEvictInterferenceInRange</dfn>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col1 decl" id="151VirtReg" title='VirtReg' data-type='llvm::LiveInterval &amp;' data-ref="151VirtReg">VirtReg</dfn>,</td></tr>
<tr><th id="970">970</th><td>                                           <em>unsigned</em> <dfn class="local col2 decl" id="152PhysReg" title='PhysReg' data-type='unsigned int' data-ref="152PhysReg">PhysReg</dfn>, <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col3 decl" id="153Start" title='Start' data-type='llvm::SlotIndex' data-ref="153Start">Start</dfn>,</td></tr>
<tr><th id="971">971</th><td>                                           <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col4 decl" id="154End" title='End' data-type='llvm::SlotIndex' data-ref="154End">End</dfn>,</td></tr>
<tr><th id="972">972</th><td>                                           <a class="tu type" href="#(anonymousnamespace)::RAGreedy::EvictionCost" title='(anonymous namespace)::RAGreedy::EvictionCost' data-ref="(anonymousnamespace)::RAGreedy::EvictionCost">EvictionCost</a> &amp;<dfn class="local col5 decl" id="155MaxCost" title='MaxCost' data-type='(anonymous namespace)::RAGreedy::EvictionCost &amp;' data-ref="155MaxCost">MaxCost</dfn>) {</td></tr>
<tr><th id="973">973</th><td>  <a class="tu type" href="#(anonymousnamespace)::RAGreedy::EvictionCost" title='(anonymous namespace)::RAGreedy::EvictionCost' data-ref="(anonymousnamespace)::RAGreedy::EvictionCost">EvictionCost</a> <a class="tu ref fake" href="#_ZN12_GLOBAL__N_18RAGreedy12EvictionCostC1Ev" title='(anonymous namespace)::RAGreedy::EvictionCost::EvictionCost' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy12EvictionCostC1Ev"></a><dfn class="local col6 decl" id="156Cost" title='Cost' data-type='(anonymous namespace)::RAGreedy::EvictionCost' data-ref="156Cost">Cost</dfn>;</td></tr>
<tr><th id="974">974</th><td></td></tr>
<tr><th id="975">975</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator">MCRegUnitIterator</a> <dfn class="local col7 decl" id="157Units" title='Units' data-type='llvm::MCRegUnitIterator' data-ref="157Units">Units</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col2 ref" href="#152PhysReg" title='PhysReg' data-ref="152PhysReg">PhysReg</a>, <a class="tu member" href="#(anonymousnamespace)::RAGreedy::TRI" title='(anonymous namespace)::RAGreedy::TRI' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::TRI">TRI</a>); <a class="local col7 ref" href="#157Units" title='Units' data-ref="157Units">Units</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col7 ref" href="#157Units" title='Units' data-ref="157Units">Units</a>) {</td></tr>
<tr><th id="976">976</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#llvm::LiveIntervalUnion" title='llvm::LiveIntervalUnion' data-ref="llvm::LiveIntervalUnion">LiveIntervalUnion</a>::<a class="type" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#llvm::LiveIntervalUnion::Query" title='llvm::LiveIntervalUnion::Query' data-ref="llvm::LiveIntervalUnion::Query">Query</a> &amp;<dfn class="local col8 decl" id="158Q" title='Q' data-type='LiveIntervalUnion::Query &amp;' data-ref="158Q">Q</dfn> = <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::Matrix" title='llvm::RegAllocBase::Matrix' data-ref="llvm::RegAllocBase::Matrix">Matrix</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZN4llvm13LiveRegMatrix5queryERKNS_9LiveRangeEj" title='llvm::LiveRegMatrix::query' data-ref="_ZN4llvm13LiveRegMatrix5queryERKNS_9LiveRangeEj">query</a>(<a class="local col1 ref" href="#151VirtReg" title='VirtReg' data-ref="151VirtReg">VirtReg</a>, <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col7 ref" href="#157Units" title='Units' data-ref="157Units">Units</a>);</td></tr>
<tr><th id="977">977</th><td></td></tr>
<tr><th id="978">978</th><td>    <i>// Check if any interfering live range is heavier than MaxWeight.</i></td></tr>
<tr><th id="979">979</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="159i" title='i' data-type='unsigned int' data-ref="159i">i</dfn> = <a class="local col8 ref" href="#158Q" title='Q' data-ref="158Q">Q</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#_ZNK4llvm17LiveIntervalUnion5Query16interferingVRegsEv" title='llvm::LiveIntervalUnion::Query::interferingVRegs' data-ref="_ZNK4llvm17LiveIntervalUnion5Query16interferingVRegsEv">interferingVRegs</a>().<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col9 ref" href="#159i" title='i' data-ref="159i">i</a>; --<a class="local col9 ref" href="#159i" title='i' data-ref="159i">i</a>) {</td></tr>
<tr><th id="980">980</th><td>      <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> *<dfn class="local col0 decl" id="160Intf" title='Intf' data-type='llvm::LiveInterval *' data-ref="160Intf">Intf</dfn> = <a class="local col8 ref" href="#158Q" title='Q' data-ref="158Q">Q</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#_ZNK4llvm17LiveIntervalUnion5Query16interferingVRegsEv" title='llvm::LiveIntervalUnion::Query::interferingVRegs' data-ref="_ZNK4llvm17LiveIntervalUnion5Query16interferingVRegsEv">interferingVRegs</a>()<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#159i" title='i' data-ref="159i">i</a> - <var>1</var>]</a>;</td></tr>
<tr><th id="981">981</th><td></td></tr>
<tr><th id="982">982</th><td>      <i>// Check if interference overlast the segment in interest.</i></td></tr>
<tr><th id="983">983</th><td>      <b>if</b> (!<a class="local col0 ref" href="#160Intf" title='Intf' data-ref="160Intf">Intf</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange8overlapsENS_9SlotIndexES1_" title='llvm::LiveRange::overlaps' data-ref="_ZNK4llvm9LiveRange8overlapsENS_9SlotIndexES1_">overlaps</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col3 ref" href="#153Start" title='Start' data-ref="153Start">Start</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col4 ref" href="#154End" title='End' data-ref="154End">End</a>))</td></tr>
<tr><th id="984">984</th><td>        <b>continue</b>;</td></tr>
<tr><th id="985">985</th><td></td></tr>
<tr><th id="986">986</th><td>      <i>// Cannot evict non virtual reg interference.</i></td></tr>
<tr><th id="987">987</th><td>      <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col0 ref" href="#160Intf" title='Intf' data-ref="160Intf">Intf</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>))</td></tr>
<tr><th id="988">988</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="989">989</th><td>      <i>// Never evict spill products. They cannot split or spill.</i></td></tr>
<tr><th id="990">990</th><td>      <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_18RAGreedy8getStageERKN4llvm12LiveIntervalE" title='(anonymous namespace)::RAGreedy::getStage' data-use='c' data-ref="_ZNK12_GLOBAL__N_18RAGreedy8getStageERKN4llvm12LiveIntervalE">getStage</a>(*<a class="local col0 ref" href="#160Intf" title='Intf' data-ref="160Intf">Intf</a>) == <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Done" title='(anonymous namespace)::RAGreedy::LiveRangeStage::RS_Done' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Done">RS_Done</a>)</td></tr>
<tr><th id="991">991</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="992">992</th><td></td></tr>
<tr><th id="993">993</th><td>      <i>// Would this break a satisfied hint?</i></td></tr>
<tr><th id="994">994</th><td>      <em>bool</em> <dfn class="local col1 decl" id="161BreaksHint" title='BreaksHint' data-type='bool' data-ref="161BreaksHint">BreaksHint</dfn> = <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::VRM" title='llvm::RegAllocBase::VRM' data-ref="llvm::RegAllocBase::VRM">VRM</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/VirtRegMap.h.html#_ZN4llvm10VirtRegMap16hasPreferredPhysEj" title='llvm::VirtRegMap::hasPreferredPhys' data-ref="_ZN4llvm10VirtRegMap16hasPreferredPhysEj">hasPreferredPhys</a>(<a class="local col0 ref" href="#160Intf" title='Intf' data-ref="160Intf">Intf</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>);</td></tr>
<tr><th id="995">995</th><td>      <i>// Update eviction cost.</i></td></tr>
<tr><th id="996">996</th><td>      <a class="local col6 ref" href="#156Cost" title='Cost' data-ref="156Cost">Cost</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::EvictionCost::BrokenHints" title='(anonymous namespace)::RAGreedy::EvictionCost::BrokenHints' data-use='w' data-ref="(anonymousnamespace)::RAGreedy::EvictionCost::BrokenHints">BrokenHints</a> += <a class="local col1 ref" href="#161BreaksHint" title='BreaksHint' data-ref="161BreaksHint">BreaksHint</a>;</td></tr>
<tr><th id="997">997</th><td>      <a class="local col6 ref" href="#156Cost" title='Cost' data-ref="156Cost">Cost</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::EvictionCost::MaxWeight" title='(anonymous namespace)::RAGreedy::EvictionCost::MaxWeight' data-use='w' data-ref="(anonymousnamespace)::RAGreedy::EvictionCost::MaxWeight">MaxWeight</a> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col6 ref" href="#156Cost" title='Cost' data-ref="156Cost">Cost</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::EvictionCost::MaxWeight" title='(anonymous namespace)::RAGreedy::EvictionCost::MaxWeight' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::EvictionCost::MaxWeight">MaxWeight</a>, <a class="local col0 ref" href="#160Intf" title='Intf' data-ref="160Intf">Intf</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::weight" title='llvm::LiveInterval::weight' data-ref="llvm::LiveInterval::weight">weight</a>);</td></tr>
<tr><th id="998">998</th><td>      <i>// Abort if this would be too expensive.</i></td></tr>
<tr><th id="999">999</th><td>      <b>if</b> (!(<a class="local col6 ref" href="#156Cost" title='Cost' data-ref="156Cost">Cost</a> <a class="tu ref" href="#_ZNK12_GLOBAL__N_18RAGreedy12EvictionCostltERKS1_" title='(anonymous namespace)::RAGreedy::EvictionCost::operator&lt;' data-use='c' data-ref="_ZNK12_GLOBAL__N_18RAGreedy12EvictionCostltERKS1_">&lt;</a> <a class="local col5 ref" href="#155MaxCost" title='MaxCost' data-ref="155MaxCost">MaxCost</a>))</td></tr>
<tr><th id="1000">1000</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1001">1001</th><td>    }</td></tr>
<tr><th id="1002">1002</th><td>  }</td></tr>
<tr><th id="1003">1003</th><td></td></tr>
<tr><th id="1004">1004</th><td>  <b>if</b> (<a class="local col6 ref" href="#156Cost" title='Cost' data-ref="156Cost">Cost</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::EvictionCost::MaxWeight" title='(anonymous namespace)::RAGreedy::EvictionCost::MaxWeight' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::EvictionCost::MaxWeight">MaxWeight</a> == <var>0</var>)</td></tr>
<tr><th id="1005">1005</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1006">1006</th><td></td></tr>
<tr><th id="1007">1007</th><td>  <a class="local col5 ref" href="#155MaxCost" title='MaxCost' data-ref="155MaxCost">MaxCost</a> <a class="tu ref" href="#275" title='(anonymous namespace)::RAGreedy::EvictionCost::operator=' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy12EvictionCostaSERKS1_">=</a> <a class="local col6 ref" href="#156Cost" title='Cost' data-ref="156Cost">Cost</a>;</td></tr>
<tr><th id="1008">1008</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1009">1009</th><td>}</td></tr>
<tr><th id="1010">1010</th><td></td></tr>
<tr><th id="1011">1011</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy24getCheapestEvicteeWeightERKN4llvm15AllocationOrderERNS1_12LiveIntervalENS1_9SlotIndexES7_Pf">/// Return the physical register that will be best</i></td></tr>
<tr><th id="1012">1012</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy24getCheapestEvicteeWeightERKN4llvm15AllocationOrderERNS1_12LiveIntervalENS1_9SlotIndexES7_Pf">/// candidate for eviction by a local split interval that will be created</i></td></tr>
<tr><th id="1013">1013</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy24getCheapestEvicteeWeightERKN4llvm15AllocationOrderERNS1_12LiveIntervalENS1_9SlotIndexES7_Pf">/// between Start and End.</i></td></tr>
<tr><th id="1014">1014</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy24getCheapestEvicteeWeightERKN4llvm15AllocationOrderERNS1_12LiveIntervalENS1_9SlotIndexES7_Pf">///</i></td></tr>
<tr><th id="1015">1015</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy24getCheapestEvicteeWeightERKN4llvm15AllocationOrderERNS1_12LiveIntervalENS1_9SlotIndexES7_Pf">/// <span class="command">\param</span> <span class="arg">Order</span>            The allocation order</i></td></tr>
<tr><th id="1016">1016</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy24getCheapestEvicteeWeightERKN4llvm15AllocationOrderERNS1_12LiveIntervalENS1_9SlotIndexES7_Pf">/// <span class="command">\param</span> <span class="arg">VirtReg</span>          Live range that is about to be assigned.</i></td></tr>
<tr><th id="1017">1017</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy24getCheapestEvicteeWeightERKN4llvm15AllocationOrderERNS1_12LiveIntervalENS1_9SlotIndexES7_Pf">/// <span class="command">\param</span> <span class="arg">Start</span>            Start of range to look for interferences</i></td></tr>
<tr><th id="1018">1018</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy24getCheapestEvicteeWeightERKN4llvm15AllocationOrderERNS1_12LiveIntervalENS1_9SlotIndexES7_Pf">/// <span class="command">\param</span> <span class="arg">End</span>              End of range to look for interferences</i></td></tr>
<tr><th id="1019">1019</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy24getCheapestEvicteeWeightERKN4llvm15AllocationOrderERNS1_12LiveIntervalENS1_9SlotIndexES7_Pf">/// <span class="command">\param</span> <span class="arg">BestEvictweight</span>  The eviction cost of that eviction</i></td></tr>
<tr><th id="1020">1020</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy24getCheapestEvicteeWeightERKN4llvm15AllocationOrderERNS1_12LiveIntervalENS1_9SlotIndexES7_Pf">/// <span class="command">\return</span> The PhysReg which is the best candidate for eviction and the</i></td></tr>
<tr><th id="1021">1021</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy24getCheapestEvicteeWeightERKN4llvm15AllocationOrderERNS1_12LiveIntervalENS1_9SlotIndexES7_Pf">/// eviction cost in BestEvictweight</i></td></tr>
<tr><th id="1022">1022</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy24getCheapestEvicteeWeightERKN4llvm15AllocationOrderERNS1_12LiveIntervalENS1_9SlotIndexES7_Pf" title='(anonymous namespace)::RAGreedy::getCheapestEvicteeWeight' data-type='unsigned int (anonymous namespace)::RAGreedy::getCheapestEvicteeWeight(const llvm::AllocationOrder &amp; Order, llvm::LiveInterval &amp; VirtReg, llvm::SlotIndex Start, llvm::SlotIndex End, float * BestEvictweight)' data-ref="_ZN12_GLOBAL__N_18RAGreedy24getCheapestEvicteeWeightERKN4llvm15AllocationOrderERNS1_12LiveIntervalENS1_9SlotIndexES7_Pf">getCheapestEvicteeWeight</dfn>(<em>const</em> <a class="type" href="AllocationOrder.h.html#llvm::AllocationOrder" title='llvm::AllocationOrder' data-ref="llvm::AllocationOrder">AllocationOrder</a> &amp;<dfn class="local col2 decl" id="162Order" title='Order' data-type='const llvm::AllocationOrder &amp;' data-ref="162Order">Order</dfn>,</td></tr>
<tr><th id="1023">1023</th><td>                                            <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col3 decl" id="163VirtReg" title='VirtReg' data-type='llvm::LiveInterval &amp;' data-ref="163VirtReg">VirtReg</dfn>,</td></tr>
<tr><th id="1024">1024</th><td>                                            <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col4 decl" id="164Start" title='Start' data-type='llvm::SlotIndex' data-ref="164Start">Start</dfn>, <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col5 decl" id="165End" title='End' data-type='llvm::SlotIndex' data-ref="165End">End</dfn>,</td></tr>
<tr><th id="1025">1025</th><td>                                            <em>float</em> *<dfn class="local col6 decl" id="166BestEvictweight" title='BestEvictweight' data-type='float *' data-ref="166BestEvictweight">BestEvictweight</dfn>) {</td></tr>
<tr><th id="1026">1026</th><td>  <a class="tu type" href="#(anonymousnamespace)::RAGreedy::EvictionCost" title='(anonymous namespace)::RAGreedy::EvictionCost' data-ref="(anonymousnamespace)::RAGreedy::EvictionCost">EvictionCost</a> <a class="tu ref fake" href="#_ZN12_GLOBAL__N_18RAGreedy12EvictionCostC1Ev" title='(anonymous namespace)::RAGreedy::EvictionCost::EvictionCost' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy12EvictionCostC1Ev"></a><dfn class="local col7 decl" id="167BestEvictCost" title='BestEvictCost' data-type='(anonymous namespace)::RAGreedy::EvictionCost' data-ref="167BestEvictCost">BestEvictCost</dfn>;</td></tr>
<tr><th id="1027">1027</th><td>  <a class="local col7 ref" href="#167BestEvictCost" title='BestEvictCost' data-ref="167BestEvictCost">BestEvictCost</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_18RAGreedy12EvictionCost6setMaxEv" title='(anonymous namespace)::RAGreedy::EvictionCost::setMax' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy12EvictionCost6setMaxEv">setMax</a>();</td></tr>
<tr><th id="1028">1028</th><td>  <a class="local col7 ref" href="#167BestEvictCost" title='BestEvictCost' data-ref="167BestEvictCost">BestEvictCost</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::EvictionCost::MaxWeight" title='(anonymous namespace)::RAGreedy::EvictionCost::MaxWeight' data-use='w' data-ref="(anonymousnamespace)::RAGreedy::EvictionCost::MaxWeight">MaxWeight</a> = <a class="local col3 ref" href="#163VirtReg" title='VirtReg' data-ref="163VirtReg">VirtReg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::weight" title='llvm::LiveInterval::weight' data-ref="llvm::LiveInterval::weight">weight</a>;</td></tr>
<tr><th id="1029">1029</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="168BestEvicteePhys" title='BestEvicteePhys' data-type='unsigned int' data-ref="168BestEvicteePhys">BestEvicteePhys</dfn> = <var>0</var>;</td></tr>
<tr><th id="1030">1030</th><td></td></tr>
<tr><th id="1031">1031</th><td>  <i>// Go over all physical registers and find the best candidate for eviction</i></td></tr>
<tr><th id="1032">1032</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col9 decl" id="169PhysReg" title='PhysReg' data-type='unsigned short' data-ref="169PhysReg">PhysReg</dfn> : <a class="local col2 ref" href="#162Order" title='Order' data-ref="162Order">Order</a>.<a class="ref" href="AllocationOrder.h.html#_ZNK4llvm15AllocationOrder8getOrderEv" title='llvm::AllocationOrder::getOrder' data-ref="_ZNK4llvm15AllocationOrder8getOrderEv">getOrder</a>()) {</td></tr>
<tr><th id="1033">1033</th><td></td></tr>
<tr><th id="1034">1034</th><td>    <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy27canEvictInterferenceInRangeERN4llvm12LiveIntervalEjNS1_9SlotIndexES4_RNS0_12EvictionCostE" title='(anonymous namespace)::RAGreedy::canEvictInterferenceInRange' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy27canEvictInterferenceInRangeERN4llvm12LiveIntervalEjNS1_9SlotIndexES4_RNS0_12EvictionCostE">canEvictInterferenceInRange</a>(<span class='refarg'><a class="local col3 ref" href="#163VirtReg" title='VirtReg' data-ref="163VirtReg">VirtReg</a></span>, <a class="local col9 ref" href="#169PhysReg" title='PhysReg' data-ref="169PhysReg">PhysReg</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col4 ref" href="#164Start" title='Start' data-ref="164Start">Start</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#165End" title='End' data-ref="165End">End</a>,</td></tr>
<tr><th id="1035">1035</th><td>                                     <span class='refarg'><a class="local col7 ref" href="#167BestEvictCost" title='BestEvictCost' data-ref="167BestEvictCost">BestEvictCost</a></span>))</td></tr>
<tr><th id="1036">1036</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1037">1037</th><td></td></tr>
<tr><th id="1038">1038</th><td>    <i>// Best so far.</i></td></tr>
<tr><th id="1039">1039</th><td>    <a class="local col8 ref" href="#168BestEvicteePhys" title='BestEvicteePhys' data-ref="168BestEvicteePhys">BestEvicteePhys</a> = <a class="local col9 ref" href="#169PhysReg" title='PhysReg' data-ref="169PhysReg">PhysReg</a>;</td></tr>
<tr><th id="1040">1040</th><td>  }</td></tr>
<tr><th id="1041">1041</th><td>  *<a class="local col6 ref" href="#166BestEvictweight" title='BestEvictweight' data-ref="166BestEvictweight">BestEvictweight</a> = <a class="local col7 ref" href="#167BestEvictCost" title='BestEvictCost' data-ref="167BestEvictCost">BestEvictCost</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::EvictionCost::MaxWeight" title='(anonymous namespace)::RAGreedy::EvictionCost::MaxWeight' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::EvictionCost::MaxWeight">MaxWeight</a>;</td></tr>
<tr><th id="1042">1042</th><td>  <b>return</b> <a class="local col8 ref" href="#168BestEvicteePhys" title='BestEvicteePhys' data-ref="168BestEvicteePhys">BestEvicteePhys</a>;</td></tr>
<tr><th id="1043">1043</th><td>}</td></tr>
<tr><th id="1044">1044</th><td></td></tr>
<tr><th id="1045">1045</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy17evictInterferenceERN4llvm12LiveIntervalEjRNS1_15SmallVectorImplIjEE">/// evictInterference - Evict any interferring registers that prevent VirtReg</i></td></tr>
<tr><th id="1046">1046</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy17evictInterferenceERN4llvm12LiveIntervalEjRNS1_15SmallVectorImplIjEE">/// from being assigned to Physreg. This assumes that canEvictInterference</i></td></tr>
<tr><th id="1047">1047</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy17evictInterferenceERN4llvm12LiveIntervalEjRNS1_15SmallVectorImplIjEE">/// returned true.</i></td></tr>
<tr><th id="1048">1048</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy17evictInterferenceERN4llvm12LiveIntervalEjRNS1_15SmallVectorImplIjEE" title='(anonymous namespace)::RAGreedy::evictInterference' data-type='void (anonymous namespace)::RAGreedy::evictInterference(llvm::LiveInterval &amp; VirtReg, unsigned int PhysReg, SmallVectorImpl&lt;unsigned int&gt; &amp; NewVRegs)' data-ref="_ZN12_GLOBAL__N_18RAGreedy17evictInterferenceERN4llvm12LiveIntervalEjRNS1_15SmallVectorImplIjEE">evictInterference</dfn>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col0 decl" id="170VirtReg" title='VirtReg' data-type='llvm::LiveInterval &amp;' data-ref="170VirtReg">VirtReg</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="171PhysReg" title='PhysReg' data-type='unsigned int' data-ref="171PhysReg">PhysReg</dfn>,</td></tr>
<tr><th id="1049">1049</th><td>                                 <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col2 decl" id="172NewVRegs" title='NewVRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="172NewVRegs">NewVRegs</dfn>) {</td></tr>
<tr><th id="1050">1050</th><td>  <i>// Make sure that VirtReg has a cascade number, and assign that cascade</i></td></tr>
<tr><th id="1051">1051</th><td><i>  // number to every evicted register. These live ranges than then only be</i></td></tr>
<tr><th id="1052">1052</th><td><i>  // evicted by a newer cascade, preventing infinite loops.</i></td></tr>
<tr><th id="1053">1053</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="173Cascade" title='Cascade' data-type='unsigned int' data-ref="173Cascade">Cascade</dfn> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::ExtraRegInfo" title='(anonymous namespace)::RAGreedy::ExtraRegInfo' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::ExtraRegInfo">ExtraRegInfo</a><a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-use='c' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col0 ref" href="#170VirtReg" title='VirtReg' data-ref="170VirtReg">VirtReg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::RegInfo::Cascade" title='(anonymous namespace)::RAGreedy::RegInfo::Cascade' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::RegInfo::Cascade">Cascade</a>;</td></tr>
<tr><th id="1054">1054</th><td>  <b>if</b> (!<a class="local col3 ref" href="#173Cascade" title='Cascade' data-ref="173Cascade">Cascade</a>)</td></tr>
<tr><th id="1055">1055</th><td>    <a class="local col3 ref" href="#173Cascade" title='Cascade' data-ref="173Cascade">Cascade</a> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::ExtraRegInfo" title='(anonymous namespace)::RAGreedy::ExtraRegInfo' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::ExtraRegInfo">ExtraRegInfo</a><a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-use='c' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col0 ref" href="#170VirtReg" title='VirtReg' data-ref="170VirtReg">VirtReg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::RegInfo::Cascade" title='(anonymous namespace)::RAGreedy::RegInfo::Cascade' data-use='w' data-ref="(anonymousnamespace)::RAGreedy::RegInfo::Cascade">Cascade</a> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::NextCascade" title='(anonymous namespace)::RAGreedy::NextCascade' data-use='w' data-ref="(anonymousnamespace)::RAGreedy::NextCascade">NextCascade</a>++;</td></tr>
<tr><th id="1056">1056</th><td></td></tr>
<tr><th id="1057">1057</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;evicting &quot; &lt;&lt; printReg(PhysReg, TRI) &lt;&lt; &quot; interference: Cascade &quot; &lt;&lt; Cascade &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"evicting "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col1 ref" href="#171PhysReg" title='PhysReg' data-ref="171PhysReg">PhysReg</a>, <a class="tu member" href="#(anonymousnamespace)::RAGreedy::TRI" title='(anonymous namespace)::RAGreedy::TRI' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::TRI">TRI</a>)</td></tr>
<tr><th id="1058">1058</th><td>                    <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" interference: Cascade "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col3 ref" href="#173Cascade" title='Cascade' data-ref="173Cascade">Cascade</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="1059">1059</th><td></td></tr>
<tr><th id="1060">1060</th><td>  <i>// Collect all interfering virtregs first.</i></td></tr>
<tr><th id="1061">1061</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>*, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="174Intfs" title='Intfs' data-type='SmallVector&lt;llvm::LiveInterval *, 8&gt;' data-ref="174Intfs">Intfs</dfn>;</td></tr>
<tr><th id="1062">1062</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator">MCRegUnitIterator</a> <dfn class="local col5 decl" id="175Units" title='Units' data-type='llvm::MCRegUnitIterator' data-ref="175Units">Units</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col1 ref" href="#171PhysReg" title='PhysReg' data-ref="171PhysReg">PhysReg</a>, <a class="tu member" href="#(anonymousnamespace)::RAGreedy::TRI" title='(anonymous namespace)::RAGreedy::TRI' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::TRI">TRI</a>); <a class="local col5 ref" href="#175Units" title='Units' data-ref="175Units">Units</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col5 ref" href="#175Units" title='Units' data-ref="175Units">Units</a>) {</td></tr>
<tr><th id="1063">1063</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#llvm::LiveIntervalUnion" title='llvm::LiveIntervalUnion' data-ref="llvm::LiveIntervalUnion">LiveIntervalUnion</a>::<a class="type" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#llvm::LiveIntervalUnion::Query" title='llvm::LiveIntervalUnion::Query' data-ref="llvm::LiveIntervalUnion::Query">Query</a> &amp;<dfn class="local col6 decl" id="176Q" title='Q' data-type='LiveIntervalUnion::Query &amp;' data-ref="176Q">Q</dfn> = <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::Matrix" title='llvm::RegAllocBase::Matrix' data-ref="llvm::RegAllocBase::Matrix">Matrix</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZN4llvm13LiveRegMatrix5queryERKNS_9LiveRangeEj" title='llvm::LiveRegMatrix::query' data-ref="_ZN4llvm13LiveRegMatrix5queryERKNS_9LiveRangeEj">query</a>(<a class="local col0 ref" href="#170VirtReg" title='VirtReg' data-ref="170VirtReg">VirtReg</a>, <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col5 ref" href="#175Units" title='Units' data-ref="175Units">Units</a>);</td></tr>
<tr><th id="1064">1064</th><td>    <i>// We usually have the interfering VRegs cached so collectInterferingVRegs()</i></td></tr>
<tr><th id="1065">1065</th><td><i>    // should be fast, we may need to recalculate if when different physregs</i></td></tr>
<tr><th id="1066">1066</th><td><i>    // overlap the same register unit so we had different SubRanges queried</i></td></tr>
<tr><th id="1067">1067</th><td><i>    // against it.</i></td></tr>
<tr><th id="1068">1068</th><td>    <a class="local col6 ref" href="#176Q" title='Q' data-ref="176Q">Q</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#_ZN4llvm17LiveIntervalUnion5Query23collectInterferingVRegsEj" title='llvm::LiveIntervalUnion::Query::collectInterferingVRegs' data-ref="_ZN4llvm17LiveIntervalUnion5Query23collectInterferingVRegsEj">collectInterferingVRegs</a>();</td></tr>
<tr><th id="1069">1069</th><td>    <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>*&gt; <dfn class="local col7 decl" id="177IVR" title='IVR' data-type='ArrayRef&lt;llvm::LiveInterval *&gt;' data-ref="177IVR">IVR</dfn> = <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col6 ref" href="#176Q" title='Q' data-ref="176Q">Q</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#_ZNK4llvm17LiveIntervalUnion5Query16interferingVRegsEv" title='llvm::LiveIntervalUnion::Query::interferingVRegs' data-ref="_ZNK4llvm17LiveIntervalUnion5Query16interferingVRegsEv">interferingVRegs</a>();</td></tr>
<tr><th id="1070">1070</th><td>    <a class="local col4 ref" href="#174Intfs" title='Intfs' data-ref="174Intfs">Intfs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6appendET_S1_" title='llvm::SmallVectorImpl::append' data-ref="_ZN4llvm15SmallVectorImpl6appendET_S1_">append</a>(<a class="local col7 ref" href="#177IVR" title='IVR' data-ref="177IVR">IVR</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5beginEv" title='llvm::ArrayRef::begin' data-ref="_ZNK4llvm8ArrayRef5beginEv">begin</a>(), <a class="local col7 ref" href="#177IVR" title='IVR' data-ref="177IVR">IVR</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef3endEv" title='llvm::ArrayRef::end' data-ref="_ZNK4llvm8ArrayRef3endEv">end</a>());</td></tr>
<tr><th id="1071">1071</th><td>  }</td></tr>
<tr><th id="1072">1072</th><td></td></tr>
<tr><th id="1073">1073</th><td>  <i>// Evict them second. This will invalidate the queries.</i></td></tr>
<tr><th id="1074">1074</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="178i" title='i' data-type='unsigned int' data-ref="178i">i</dfn> = <var>0</var>, <dfn class="local col9 decl" id="179e" title='e' data-type='unsigned int' data-ref="179e">e</dfn> = <a class="local col4 ref" href="#174Intfs" title='Intfs' data-ref="174Intfs">Intfs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col8 ref" href="#178i" title='i' data-ref="178i">i</a> != <a class="local col9 ref" href="#179e" title='e' data-ref="179e">e</a>; ++<a class="local col8 ref" href="#178i" title='i' data-ref="178i">i</a>) {</td></tr>
<tr><th id="1075">1075</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> *<dfn class="local col0 decl" id="180Intf" title='Intf' data-type='llvm::LiveInterval *' data-ref="180Intf">Intf</dfn> = <a class="local col4 ref" href="#174Intfs" title='Intfs' data-ref="174Intfs">Intfs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#178i" title='i' data-ref="178i">i</a>]</a>;</td></tr>
<tr><th id="1076">1076</th><td>    <i>// The same VirtReg may be present in multiple RegUnits. Skip duplicates.</i></td></tr>
<tr><th id="1077">1077</th><td>    <b>if</b> (!<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::VRM" title='llvm::RegAllocBase::VRM' data-ref="llvm::RegAllocBase::VRM">VRM</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap7hasPhysEj" title='llvm::VirtRegMap::hasPhys' data-ref="_ZNK4llvm10VirtRegMap7hasPhysEj">hasPhys</a>(<a class="local col0 ref" href="#180Intf" title='Intf' data-ref="180Intf">Intf</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>))</td></tr>
<tr><th id="1078">1078</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1079">1079</th><td></td></tr>
<tr><th id="1080">1080</th><td>    <a class="tu member" href="#(anonymousnamespace)::RAGreedy::LastEvicted" title='(anonymous namespace)::RAGreedy::LastEvicted' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::LastEvicted">LastEvicted</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_18RAGreedy13EvictionTrack11addEvictionEjjj" title='(anonymous namespace)::RAGreedy::EvictionTrack::addEviction' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy13EvictionTrack11addEvictionEjjj">addEviction</a>(<a class="local col1 ref" href="#171PhysReg" title='PhysReg' data-ref="171PhysReg">PhysReg</a>, <a class="local col0 ref" href="#170VirtReg" title='VirtReg' data-ref="170VirtReg">VirtReg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>, <a class="local col0 ref" href="#180Intf" title='Intf' data-ref="180Intf">Intf</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>);</td></tr>
<tr><th id="1081">1081</th><td></td></tr>
<tr><th id="1082">1082</th><td>    <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::Matrix" title='llvm::RegAllocBase::Matrix' data-ref="llvm::RegAllocBase::Matrix">Matrix</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZN4llvm13LiveRegMatrix8unassignERNS_12LiveIntervalE" title='llvm::LiveRegMatrix::unassign' data-ref="_ZN4llvm13LiveRegMatrix8unassignERNS_12LiveIntervalE">unassign</a>(<span class='refarg'>*<a class="local col0 ref" href="#180Intf" title='Intf' data-ref="180Intf">Intf</a></span>);</td></tr>
<tr><th id="1083">1083</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((ExtraRegInfo[Intf-&gt;reg].Cascade &lt; Cascade || VirtReg.isSpillable() &lt; Intf-&gt;isSpillable()) &amp;&amp; &quot;Cannot decrease cascade number, illegal eviction&quot;) ? void (0) : __assert_fail (&quot;(ExtraRegInfo[Intf-&gt;reg].Cascade &lt; Cascade || VirtReg.isSpillable() &lt; Intf-&gt;isSpillable()) &amp;&amp; \&quot;Cannot decrease cascade number, illegal eviction\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocGreedy.cpp&quot;, 1085, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="tu member" href="#(anonymousnamespace)::RAGreedy::ExtraRegInfo" title='(anonymous namespace)::RAGreedy::ExtraRegInfo' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::ExtraRegInfo">ExtraRegInfo</a>[<a class="local col0 ref" href="#180Intf" title='Intf' data-ref="180Intf">Intf</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>].<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::RegInfo::Cascade" title='(anonymous namespace)::RAGreedy::RegInfo::Cascade' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::RegInfo::Cascade">Cascade</a> &lt; <a class="local col3 ref" href="#173Cascade" title='Cascade' data-ref="173Cascade">Cascade</a> ||</td></tr>
<tr><th id="1084">1084</th><td>            <a class="local col0 ref" href="#170VirtReg" title='VirtReg' data-ref="170VirtReg">VirtReg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval11isSpillableEv" title='llvm::LiveInterval::isSpillable' data-ref="_ZNK4llvm12LiveInterval11isSpillableEv">isSpillable</a>() &lt; <a class="local col0 ref" href="#180Intf" title='Intf' data-ref="180Intf">Intf</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval11isSpillableEv" title='llvm::LiveInterval::isSpillable' data-ref="_ZNK4llvm12LiveInterval11isSpillableEv">isSpillable</a>()) &amp;&amp;</td></tr>
<tr><th id="1085">1085</th><td>           <q>"Cannot decrease cascade number, illegal eviction"</q>);</td></tr>
<tr><th id="1086">1086</th><td>    <a class="tu member" href="#(anonymousnamespace)::RAGreedy::ExtraRegInfo" title='(anonymous namespace)::RAGreedy::ExtraRegInfo' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::ExtraRegInfo">ExtraRegInfo</a><a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-use='c' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col0 ref" href="#180Intf" title='Intf' data-ref="180Intf">Intf</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::RegInfo::Cascade" title='(anonymous namespace)::RAGreedy::RegInfo::Cascade' data-use='w' data-ref="(anonymousnamespace)::RAGreedy::RegInfo::Cascade">Cascade</a> = <a class="local col3 ref" href="#173Cascade" title='Cascade' data-ref="173Cascade">Cascade</a>;</td></tr>
<tr><th id="1087">1087</th><td>    <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#86" title='NumEvicted' data-ref="NumEvicted">NumEvicted</a>;</td></tr>
<tr><th id="1088">1088</th><td>    <a class="local col2 ref" href="#172NewVRegs" title='NewVRegs' data-ref="172NewVRegs">NewVRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col0 ref" href="#180Intf" title='Intf' data-ref="180Intf">Intf</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>);</td></tr>
<tr><th id="1089">1089</th><td>  }</td></tr>
<tr><th id="1090">1090</th><td>}</td></tr>
<tr><th id="1091">1091</th><td></td></tr>
<tr><th id="1092">1092</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_18RAGreedy22isUnusedCalleeSavedRegEj">/// Returns true if the given<span class="command"> \p</span> <span class="arg">PhysReg</span> is a callee saved register and has not</i></td></tr>
<tr><th id="1093">1093</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_18RAGreedy22isUnusedCalleeSavedRegEj">/// been used for allocation yet.</i></td></tr>
<tr><th id="1094">1094</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_18RAGreedy22isUnusedCalleeSavedRegEj" title='(anonymous namespace)::RAGreedy::isUnusedCalleeSavedReg' data-type='bool (anonymous namespace)::RAGreedy::isUnusedCalleeSavedReg(unsigned int PhysReg) const' data-ref="_ZNK12_GLOBAL__N_18RAGreedy22isUnusedCalleeSavedRegEj">isUnusedCalleeSavedReg</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="181PhysReg" title='PhysReg' data-type='unsigned int' data-ref="181PhysReg">PhysReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="1095">1095</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="182CSR" title='CSR' data-type='unsigned int' data-ref="182CSR">CSR</dfn> = <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::RegClassInfo" title='llvm::RegAllocBase::RegClassInfo' data-ref="llvm::RegAllocBase::RegClassInfo">RegClassInfo</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#_ZNK4llvm17RegisterClassInfo23getLastCalleeSavedAliasEj" title='llvm::RegisterClassInfo::getLastCalleeSavedAlias' data-ref="_ZNK4llvm17RegisterClassInfo23getLastCalleeSavedAliasEj">getLastCalleeSavedAlias</a>(<a class="local col1 ref" href="#181PhysReg" title='PhysReg' data-ref="181PhysReg">PhysReg</a>);</td></tr>
<tr><th id="1096">1096</th><td>  <b>if</b> (<a class="local col2 ref" href="#182CSR" title='CSR' data-ref="182CSR">CSR</a> == <var>0</var>)</td></tr>
<tr><th id="1097">1097</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1098">1098</th><td></td></tr>
<tr><th id="1099">1099</th><td>  <b>return</b> !<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::Matrix" title='llvm::RegAllocBase::Matrix' data-ref="llvm::RegAllocBase::Matrix">Matrix</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZNK4llvm13LiveRegMatrix13isPhysRegUsedEj" title='llvm::LiveRegMatrix::isPhysRegUsed' data-ref="_ZNK4llvm13LiveRegMatrix13isPhysRegUsedEj">isPhysRegUsed</a>(<a class="local col1 ref" href="#181PhysReg" title='PhysReg' data-ref="181PhysReg">PhysReg</a>);</td></tr>
<tr><th id="1100">1100</th><td>}</td></tr>
<tr><th id="1101">1101</th><td></td></tr>
<tr><th id="1102">1102</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy8tryEvictERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEEjRKNS1_8SmallSetIjLj16ESt4lessIjEEE">/// tryEvict - Try to evict all interferences for a physreg.</i></td></tr>
<tr><th id="1103">1103</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy8tryEvictERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEEjRKNS1_8SmallSetIjLj16ESt4lessIjEEE">/// <span class="command">@param</span>  <span class="arg">VirtReg</span> Currently unassigned virtual register.</i></td></tr>
<tr><th id="1104">1104</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy8tryEvictERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEEjRKNS1_8SmallSetIjLj16ESt4lessIjEEE">/// <span class="command">@param</span>  <span class="arg">Order</span>   Physregs to try.</i></td></tr>
<tr><th id="1105">1105</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy8tryEvictERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEEjRKNS1_8SmallSetIjLj16ESt4lessIjEEE">/// <span class="command">@return</span>         Physreg to assign VirtReg, or 0.</i></td></tr>
<tr><th id="1106">1106</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy8tryEvictERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEEjRKNS1_8SmallSetIjLj16ESt4lessIjEEE" title='(anonymous namespace)::RAGreedy::tryEvict' data-type='unsigned int (anonymous namespace)::RAGreedy::tryEvict(llvm::LiveInterval &amp; VirtReg, llvm::AllocationOrder &amp; Order, SmallVectorImpl&lt;unsigned int&gt; &amp; NewVRegs, unsigned int CostPerUseLimit, const SmallVirtRegSet &amp; FixedRegisters)' data-ref="_ZN12_GLOBAL__N_18RAGreedy8tryEvictERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEEjRKNS1_8SmallSetIjLj16ESt4lessIjEEE">tryEvict</dfn>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col3 decl" id="183VirtReg" title='VirtReg' data-type='llvm::LiveInterval &amp;' data-ref="183VirtReg">VirtReg</dfn>,</td></tr>
<tr><th id="1107">1107</th><td>                            <a class="type" href="AllocationOrder.h.html#llvm::AllocationOrder" title='llvm::AllocationOrder' data-ref="llvm::AllocationOrder">AllocationOrder</a> &amp;<dfn class="local col4 decl" id="184Order" title='Order' data-type='llvm::AllocationOrder &amp;' data-ref="184Order">Order</dfn>,</td></tr>
<tr><th id="1108">1108</th><td>                            <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col5 decl" id="185NewVRegs" title='NewVRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="185NewVRegs">NewVRegs</dfn>,</td></tr>
<tr><th id="1109">1109</th><td>                            <em>unsigned</em> <dfn class="local col6 decl" id="186CostPerUseLimit" title='CostPerUseLimit' data-type='unsigned int' data-ref="186CostPerUseLimit">CostPerUseLimit</dfn>,</td></tr>
<tr><th id="1110">1110</th><td>                            <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::RAGreedy::SmallVirtRegSet" title='(anonymous namespace)::RAGreedy::SmallVirtRegSet' data-type='SmallSet&lt;unsigned int, 16&gt;' data-ref="(anonymousnamespace)::RAGreedy::SmallVirtRegSet">SmallVirtRegSet</a> &amp;<dfn class="local col7 decl" id="187FixedRegisters" title='FixedRegisters' data-type='const SmallVirtRegSet &amp;' data-ref="187FixedRegisters">FixedRegisters</dfn>) {</td></tr>
<tr><th id="1111">1111</th><td>  <a class="type" href="../../include/llvm/Support/Timer.h.html#llvm::NamedRegionTimer" title='llvm::NamedRegionTimer' data-ref="llvm::NamedRegionTimer">NamedRegionTimer</a> <dfn class="local col8 decl" id="188T" title='T' data-type='llvm::NamedRegionTimer' data-ref="188T">T</dfn><a class="ref" href="../../include/llvm/Support/Timer.h.html#_ZN4llvm16NamedRegionTimerC1ENS_9StringRefES1_S1_S1_b" title='llvm::NamedRegionTimer::NamedRegionTimer' data-ref="_ZN4llvm16NamedRegionTimerC1ENS_9StringRefES1_S1_S1_b">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"evict"</q>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Evict"</q>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::TimerGroupName" title='llvm::RegAllocBase::TimerGroupName' data-ref="llvm::RegAllocBase::TimerGroupName">TimerGroupName</a>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::TimerGroupDescription" title='llvm::RegAllocBase::TimerGroupDescription' data-ref="llvm::RegAllocBase::TimerGroupDescription">TimerGroupDescription</a>,</td></tr>
<tr><th id="1112">1112</th><td>                     <a class="ref" href="../../include/llvm/Pass.h.html#llvm::TimePassesIsEnabled" title='llvm::TimePassesIsEnabled' data-ref="llvm::TimePassesIsEnabled">TimePassesIsEnabled</a>);</td></tr>
<tr><th id="1113">1113</th><td></td></tr>
<tr><th id="1114">1114</th><td>  <i>// Keep track of the cheapest interference seen so far.</i></td></tr>
<tr><th id="1115">1115</th><td>  <a class="tu type" href="#(anonymousnamespace)::RAGreedy::EvictionCost" title='(anonymous namespace)::RAGreedy::EvictionCost' data-ref="(anonymousnamespace)::RAGreedy::EvictionCost">EvictionCost</a> <a class="tu ref fake" href="#_ZN12_GLOBAL__N_18RAGreedy12EvictionCostC1Ev" title='(anonymous namespace)::RAGreedy::EvictionCost::EvictionCost' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy12EvictionCostC1Ev"></a><dfn class="local col9 decl" id="189BestCost" title='BestCost' data-type='(anonymous namespace)::RAGreedy::EvictionCost' data-ref="189BestCost">BestCost</dfn>;</td></tr>
<tr><th id="1116">1116</th><td>  <a class="local col9 ref" href="#189BestCost" title='BestCost' data-ref="189BestCost">BestCost</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_18RAGreedy12EvictionCost6setMaxEv" title='(anonymous namespace)::RAGreedy::EvictionCost::setMax' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy12EvictionCost6setMaxEv">setMax</a>();</td></tr>
<tr><th id="1117">1117</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="190BestPhys" title='BestPhys' data-type='unsigned int' data-ref="190BestPhys">BestPhys</dfn> = <var>0</var>;</td></tr>
<tr><th id="1118">1118</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="191OrderLimit" title='OrderLimit' data-type='unsigned int' data-ref="191OrderLimit">OrderLimit</dfn> = <a class="local col4 ref" href="#184Order" title='Order' data-ref="184Order">Order</a>.<a class="ref" href="AllocationOrder.h.html#_ZNK4llvm15AllocationOrder8getOrderEv" title='llvm::AllocationOrder::getOrder' data-ref="_ZNK4llvm15AllocationOrder8getOrderEv">getOrder</a>().<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>();</td></tr>
<tr><th id="1119">1119</th><td></td></tr>
<tr><th id="1120">1120</th><td>  <i>// When we are just looking for a reduced cost per use, don't break any</i></td></tr>
<tr><th id="1121">1121</th><td><i>  // hints, and only evict smaller spill weights.</i></td></tr>
<tr><th id="1122">1122</th><td>  <b>if</b> (<a class="local col6 ref" href="#186CostPerUseLimit" title='CostPerUseLimit' data-ref="186CostPerUseLimit">CostPerUseLimit</a> &lt; ~<var>0u</var>) {</td></tr>
<tr><th id="1123">1123</th><td>    <a class="local col9 ref" href="#189BestCost" title='BestCost' data-ref="189BestCost">BestCost</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::EvictionCost::BrokenHints" title='(anonymous namespace)::RAGreedy::EvictionCost::BrokenHints' data-use='w' data-ref="(anonymousnamespace)::RAGreedy::EvictionCost::BrokenHints">BrokenHints</a> = <var>0</var>;</td></tr>
<tr><th id="1124">1124</th><td>    <a class="local col9 ref" href="#189BestCost" title='BestCost' data-ref="189BestCost">BestCost</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::EvictionCost::MaxWeight" title='(anonymous namespace)::RAGreedy::EvictionCost::MaxWeight' data-use='w' data-ref="(anonymousnamespace)::RAGreedy::EvictionCost::MaxWeight">MaxWeight</a> = <a class="local col3 ref" href="#183VirtReg" title='VirtReg' data-ref="183VirtReg">VirtReg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::weight" title='llvm::LiveInterval::weight' data-ref="llvm::LiveInterval::weight">weight</a>;</td></tr>
<tr><th id="1125">1125</th><td></td></tr>
<tr><th id="1126">1126</th><td>    <i>// Check of any registers in RC are below CostPerUseLimit.</i></td></tr>
<tr><th id="1127">1127</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="192RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="192RC">RC</dfn> = <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::MRI" title='llvm::RegAllocBase::MRI' data-ref="llvm::RegAllocBase::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col3 ref" href="#183VirtReg" title='VirtReg' data-ref="183VirtReg">VirtReg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>);</td></tr>
<tr><th id="1128">1128</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="193MinCost" title='MinCost' data-type='unsigned int' data-ref="193MinCost">MinCost</dfn> = <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::RegClassInfo" title='llvm::RegAllocBase::RegClassInfo' data-ref="llvm::RegAllocBase::RegClassInfo">RegClassInfo</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#_ZN4llvm17RegisterClassInfo10getMinCostEPKNS_19TargetRegisterClassE" title='llvm::RegisterClassInfo::getMinCost' data-ref="_ZN4llvm17RegisterClassInfo10getMinCostEPKNS_19TargetRegisterClassE">getMinCost</a>(<a class="local col2 ref" href="#192RC" title='RC' data-ref="192RC">RC</a>);</td></tr>
<tr><th id="1129">1129</th><td>    <b>if</b> (<a class="local col3 ref" href="#193MinCost" title='MinCost' data-ref="193MinCost">MinCost</a> &gt;= <a class="local col6 ref" href="#186CostPerUseLimit" title='CostPerUseLimit' data-ref="186CostPerUseLimit">CostPerUseLimit</a>) {</td></tr>
<tr><th id="1130">1130</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; TRI-&gt;getRegClassName(RC) &lt;&lt; &quot; minimum cost = &quot; &lt;&lt; MinCost &lt;&lt; &quot;, no cheaper registers to be found.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="tu member" href="#(anonymousnamespace)::RAGreedy::TRI" title='(anonymous namespace)::RAGreedy::TRI' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo15getRegClassNameEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegClassName' data-ref="_ZNK4llvm18TargetRegisterInfo15getRegClassNameEPKNS_19TargetRegisterClassE">getRegClassName</a>(<a class="local col2 ref" href="#192RC" title='RC' data-ref="192RC">RC</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" minimum cost = "</q></td></tr>
<tr><th id="1131">1131</th><td>                        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col3 ref" href="#193MinCost" title='MinCost' data-ref="193MinCost">MinCost</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", no cheaper registers to be found.\n"</q>);</td></tr>
<tr><th id="1132">1132</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1133">1133</th><td>    }</td></tr>
<tr><th id="1134">1134</th><td></td></tr>
<tr><th id="1135">1135</th><td>    <i>// It is normal for register classes to have a long tail of registers with</i></td></tr>
<tr><th id="1136">1136</th><td><i>    // the same cost. We don't need to look at them if they're too expensive.</i></td></tr>
<tr><th id="1137">1137</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RAGreedy::TRI" title='(anonymous namespace)::RAGreedy::TRI' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo13getCostPerUseEj" title='llvm::TargetRegisterInfo::getCostPerUse' data-ref="_ZNK4llvm18TargetRegisterInfo13getCostPerUseEj">getCostPerUse</a>(<a class="local col4 ref" href="#184Order" title='Order' data-ref="184Order">Order</a>.<a class="ref" href="AllocationOrder.h.html#_ZNK4llvm15AllocationOrder8getOrderEv" title='llvm::AllocationOrder::getOrder' data-ref="_ZNK4llvm15AllocationOrder8getOrderEv">getOrder</a>().<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4backEv" title='llvm::ArrayRef::back' data-ref="_ZNK4llvm8ArrayRef4backEv">back</a>()) &gt;= <a class="local col6 ref" href="#186CostPerUseLimit" title='CostPerUseLimit' data-ref="186CostPerUseLimit">CostPerUseLimit</a>) {</td></tr>
<tr><th id="1138">1138</th><td>      <a class="local col1 ref" href="#191OrderLimit" title='OrderLimit' data-ref="191OrderLimit">OrderLimit</a> = <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::RegClassInfo" title='llvm::RegAllocBase::RegClassInfo' data-ref="llvm::RegAllocBase::RegClassInfo">RegClassInfo</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#_ZN4llvm17RegisterClassInfo17getLastCostChangeEPKNS_19TargetRegisterClassE" title='llvm::RegisterClassInfo::getLastCostChange' data-ref="_ZN4llvm17RegisterClassInfo17getLastCostChangeEPKNS_19TargetRegisterClassE">getLastCostChange</a>(<a class="local col2 ref" href="#192RC" title='RC' data-ref="192RC">RC</a>);</td></tr>
<tr><th id="1139">1139</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Only trying the first &quot; &lt;&lt; OrderLimit &lt;&lt; &quot; regs.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Only trying the first "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col1 ref" href="#191OrderLimit" title='OrderLimit' data-ref="191OrderLimit">OrderLimit</a></td></tr>
<tr><th id="1140">1140</th><td>                        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" regs.\n"</q>);</td></tr>
<tr><th id="1141">1141</th><td>    }</td></tr>
<tr><th id="1142">1142</th><td>  }</td></tr>
<tr><th id="1143">1143</th><td></td></tr>
<tr><th id="1144">1144</th><td>  <a class="local col4 ref" href="#184Order" title='Order' data-ref="184Order">Order</a>.<a class="ref" href="AllocationOrder.h.html#_ZN4llvm15AllocationOrder6rewindEv" title='llvm::AllocationOrder::rewind' data-ref="_ZN4llvm15AllocationOrder6rewindEv">rewind</a>();</td></tr>
<tr><th id="1145">1145</th><td>  <b>while</b> (<em>unsigned</em> <dfn class="local col4 decl" id="194PhysReg" title='PhysReg' data-type='unsigned int' data-ref="194PhysReg"><a class="local col4 ref" href="#194PhysReg" title='PhysReg' data-ref="194PhysReg">PhysReg</a></dfn> = <a class="local col4 ref" href="#184Order" title='Order' data-ref="184Order">Order</a>.<a class="ref" href="AllocationOrder.h.html#_ZN4llvm15AllocationOrder4nextEj" title='llvm::AllocationOrder::next' data-ref="_ZN4llvm15AllocationOrder4nextEj">next</a>(<a class="local col1 ref" href="#191OrderLimit" title='OrderLimit' data-ref="191OrderLimit">OrderLimit</a>)) {</td></tr>
<tr><th id="1146">1146</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RAGreedy::TRI" title='(anonymous namespace)::RAGreedy::TRI' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo13getCostPerUseEj" title='llvm::TargetRegisterInfo::getCostPerUse' data-ref="_ZNK4llvm18TargetRegisterInfo13getCostPerUseEj">getCostPerUse</a>(<a class="local col4 ref" href="#194PhysReg" title='PhysReg' data-ref="194PhysReg">PhysReg</a>) &gt;= <a class="local col6 ref" href="#186CostPerUseLimit" title='CostPerUseLimit' data-ref="186CostPerUseLimit">CostPerUseLimit</a>)</td></tr>
<tr><th id="1147">1147</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1148">1148</th><td>    <i>// The first use of a callee-saved register in a function has cost 1.</i></td></tr>
<tr><th id="1149">1149</th><td><i>    // Don't start using a CSR when the CostPerUseLimit is low.</i></td></tr>
<tr><th id="1150">1150</th><td>    <b>if</b> (<a class="local col6 ref" href="#186CostPerUseLimit" title='CostPerUseLimit' data-ref="186CostPerUseLimit">CostPerUseLimit</a> == <var>1</var> &amp;&amp; <a class="tu member" href="#_ZNK12_GLOBAL__N_18RAGreedy22isUnusedCalleeSavedRegEj" title='(anonymous namespace)::RAGreedy::isUnusedCalleeSavedReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_18RAGreedy22isUnusedCalleeSavedRegEj">isUnusedCalleeSavedReg</a>(<a class="local col4 ref" href="#194PhysReg" title='PhysReg' data-ref="194PhysReg">PhysReg</a>)) {</td></tr>
<tr><th id="1151">1151</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; printReg(PhysReg, TRI) &lt;&lt; &quot; would clobber CSR &quot; &lt;&lt; printReg(RegClassInfo.getLastCalleeSavedAlias(PhysReg), TRI) &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="1152">1152</th><td>          <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col4 ref" href="#194PhysReg" title='PhysReg' data-ref="194PhysReg">PhysReg</a>, <a class="tu member" href="#(anonymousnamespace)::RAGreedy::TRI" title='(anonymous namespace)::RAGreedy::TRI' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" would clobber CSR "</q></td></tr>
<tr><th id="1153">1153</th><td>                 <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::RegClassInfo" title='llvm::RegAllocBase::RegClassInfo' data-ref="llvm::RegAllocBase::RegClassInfo">RegClassInfo</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#_ZNK4llvm17RegisterClassInfo23getLastCalleeSavedAliasEj" title='llvm::RegisterClassInfo::getLastCalleeSavedAlias' data-ref="_ZNK4llvm17RegisterClassInfo23getLastCalleeSavedAliasEj">getLastCalleeSavedAlias</a>(<a class="local col4 ref" href="#194PhysReg" title='PhysReg' data-ref="194PhysReg">PhysReg</a>), <a class="tu member" href="#(anonymousnamespace)::RAGreedy::TRI" title='(anonymous namespace)::RAGreedy::TRI' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::TRI">TRI</a>)</td></tr>
<tr><th id="1154">1154</th><td>                 <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="1155">1155</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1156">1156</th><td>    }</td></tr>
<tr><th id="1157">1157</th><td></td></tr>
<tr><th id="1158">1158</th><td>    <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy20canEvictInterferenceERN4llvm12LiveIntervalEjbRNS0_12EvictionCostERKNS1_8SmallSetIjLj16ESt4lessIjEEE" title='(anonymous namespace)::RAGreedy::canEvictInterference' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy20canEvictInterferenceERN4llvm12LiveIntervalEjbRNS0_12EvictionCostERKNS1_8SmallSetIjLj16ESt4lessIjEEE">canEvictInterference</a>(<span class='refarg'><a class="local col3 ref" href="#183VirtReg" title='VirtReg' data-ref="183VirtReg">VirtReg</a></span>, <a class="local col4 ref" href="#194PhysReg" title='PhysReg' data-ref="194PhysReg">PhysReg</a>, <b>false</b>, <span class='refarg'><a class="local col9 ref" href="#189BestCost" title='BestCost' data-ref="189BestCost">BestCost</a></span>,</td></tr>
<tr><th id="1159">1159</th><td>                              <a class="local col7 ref" href="#187FixedRegisters" title='FixedRegisters' data-ref="187FixedRegisters">FixedRegisters</a>))</td></tr>
<tr><th id="1160">1160</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1161">1161</th><td></td></tr>
<tr><th id="1162">1162</th><td>    <i>// Best so far.</i></td></tr>
<tr><th id="1163">1163</th><td>    <a class="local col0 ref" href="#190BestPhys" title='BestPhys' data-ref="190BestPhys">BestPhys</a> = <a class="local col4 ref" href="#194PhysReg" title='PhysReg' data-ref="194PhysReg">PhysReg</a>;</td></tr>
<tr><th id="1164">1164</th><td></td></tr>
<tr><th id="1165">1165</th><td>    <i>// Stop if the hint can be used.</i></td></tr>
<tr><th id="1166">1166</th><td>    <b>if</b> (<a class="local col4 ref" href="#184Order" title='Order' data-ref="184Order">Order</a>.<a class="ref" href="AllocationOrder.h.html#_ZNK4llvm15AllocationOrder6isHintEv" title='llvm::AllocationOrder::isHint' data-ref="_ZNK4llvm15AllocationOrder6isHintEv">isHint</a>())</td></tr>
<tr><th id="1167">1167</th><td>      <b>break</b>;</td></tr>
<tr><th id="1168">1168</th><td>  }</td></tr>
<tr><th id="1169">1169</th><td></td></tr>
<tr><th id="1170">1170</th><td>  <b>if</b> (!<a class="local col0 ref" href="#190BestPhys" title='BestPhys' data-ref="190BestPhys">BestPhys</a>)</td></tr>
<tr><th id="1171">1171</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1172">1172</th><td></td></tr>
<tr><th id="1173">1173</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy17evictInterferenceERN4llvm12LiveIntervalEjRNS1_15SmallVectorImplIjEE" title='(anonymous namespace)::RAGreedy::evictInterference' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy17evictInterferenceERN4llvm12LiveIntervalEjRNS1_15SmallVectorImplIjEE">evictInterference</a>(<span class='refarg'><a class="local col3 ref" href="#183VirtReg" title='VirtReg' data-ref="183VirtReg">VirtReg</a></span>, <a class="local col0 ref" href="#190BestPhys" title='BestPhys' data-ref="190BestPhys">BestPhys</a>, <span class='refarg'><a class="local col5 ref" href="#185NewVRegs" title='NewVRegs' data-ref="185NewVRegs">NewVRegs</a></span>);</td></tr>
<tr><th id="1174">1174</th><td>  <b>return</b> <a class="local col0 ref" href="#190BestPhys" title='BestPhys' data-ref="190BestPhys">BestPhys</a>;</td></tr>
<tr><th id="1175">1175</th><td>}</td></tr>
<tr><th id="1176">1176</th><td></td></tr>
<tr><th id="1177">1177</th><td><i  data-doc="_ZN12_GLOBAL__N_18RAGreedy19addSplitConstraintsEN4llvm17InterferenceCache6CursorERNS1_14BlockFrequencyE">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1178">1178</th><td><i  data-doc="_ZN12_GLOBAL__N_18RAGreedy19addSplitConstraintsEN4llvm17InterferenceCache6CursorERNS1_14BlockFrequencyE">//                              Region Splitting</i></td></tr>
<tr><th id="1179">1179</th><td><i  data-doc="_ZN12_GLOBAL__N_18RAGreedy19addSplitConstraintsEN4llvm17InterferenceCache6CursorERNS1_14BlockFrequencyE">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1180">1180</th><td><i  data-doc="_ZN12_GLOBAL__N_18RAGreedy19addSplitConstraintsEN4llvm17InterferenceCache6CursorERNS1_14BlockFrequencyE"></i></td></tr>
<tr><th id="1181">1181</th><td><i  data-doc="_ZN12_GLOBAL__N_18RAGreedy19addSplitConstraintsEN4llvm17InterferenceCache6CursorERNS1_14BlockFrequencyE">/// addSplitConstraints - Fill out the SplitConstraints vector based on the</i></td></tr>
<tr><th id="1182">1182</th><td><i  data-doc="_ZN12_GLOBAL__N_18RAGreedy19addSplitConstraintsEN4llvm17InterferenceCache6CursorERNS1_14BlockFrequencyE">/// interference pattern in Physreg and its aliases. Add the constraints to</i></td></tr>
<tr><th id="1183">1183</th><td><i  data-doc="_ZN12_GLOBAL__N_18RAGreedy19addSplitConstraintsEN4llvm17InterferenceCache6CursorERNS1_14BlockFrequencyE">/// SpillPlacement and return the static cost of this split in Cost, assuming</i></td></tr>
<tr><th id="1184">1184</th><td><i  data-doc="_ZN12_GLOBAL__N_18RAGreedy19addSplitConstraintsEN4llvm17InterferenceCache6CursorERNS1_14BlockFrequencyE">/// that all preferences in SplitConstraints are met.</i></td></tr>
<tr><th id="1185">1185</th><td><i  data-doc="_ZN12_GLOBAL__N_18RAGreedy19addSplitConstraintsEN4llvm17InterferenceCache6CursorERNS1_14BlockFrequencyE">/// Return false if there are no bundles with positive bias.</i></td></tr>
<tr><th id="1186">1186</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy19addSplitConstraintsEN4llvm17InterferenceCache6CursorERNS1_14BlockFrequencyE" title='(anonymous namespace)::RAGreedy::addSplitConstraints' data-type='bool (anonymous namespace)::RAGreedy::addSplitConstraints(InterferenceCache::Cursor Intf, llvm::BlockFrequency &amp; Cost)' data-ref="_ZN12_GLOBAL__N_18RAGreedy19addSplitConstraintsEN4llvm17InterferenceCache6CursorERNS1_14BlockFrequencyE">addSplitConstraints</dfn>(<a class="type" href="InterferenceCache.h.html#llvm::InterferenceCache" title='llvm::InterferenceCache' data-ref="llvm::InterferenceCache">InterferenceCache</a>::<a class="type" href="InterferenceCache.h.html#llvm::InterferenceCache::Cursor" title='llvm::InterferenceCache::Cursor' data-ref="llvm::InterferenceCache::Cursor">Cursor</a> <dfn class="local col5 decl" id="195Intf" title='Intf' data-type='InterferenceCache::Cursor' data-ref="195Intf">Intf</dfn>,</td></tr>
<tr><th id="1187">1187</th><td>                                   <a class="type" href="../../include/llvm/Support/BlockFrequency.h.html#llvm::BlockFrequency" title='llvm::BlockFrequency' data-ref="llvm::BlockFrequency">BlockFrequency</a> &amp;<dfn class="local col6 decl" id="196Cost" title='Cost' data-type='llvm::BlockFrequency &amp;' data-ref="196Cost">Cost</dfn>) {</td></tr>
<tr><th id="1188">1188</th><td>  <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="SplitKit.h.html#llvm::SplitAnalysis" title='llvm::SplitAnalysis' data-ref="llvm::SplitAnalysis">SplitAnalysis</a>::<a class="type" href="SplitKit.h.html#llvm::SplitAnalysis::BlockInfo" title='llvm::SplitAnalysis::BlockInfo' data-ref="llvm::SplitAnalysis::BlockInfo">BlockInfo</a>&gt; <dfn class="local col7 decl" id="197UseBlocks" title='UseBlocks' data-type='ArrayRef&lt;SplitAnalysis::BlockInfo&gt;' data-ref="197UseBlocks">UseBlocks</dfn> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SA" title='(anonymous namespace)::RAGreedy::SA' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SA">SA</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZNK4llvm13SplitAnalysis12getUseBlocksEv" title='llvm::SplitAnalysis::getUseBlocks' data-ref="_ZNK4llvm13SplitAnalysis12getUseBlocksEv">getUseBlocks</a>();</td></tr>
<tr><th id="1189">1189</th><td></td></tr>
<tr><th id="1190">1190</th><td>  <i>// Reset interference dependent info.</i></td></tr>
<tr><th id="1191">1191</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SplitConstraints" title='(anonymous namespace)::RAGreedy::SplitConstraints' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SplitConstraints">SplitConstraints</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE" title='llvm::SmallVectorImpl::resize' data-ref="_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE">resize</a>(<a class="local col7 ref" href="#197UseBlocks" title='UseBlocks' data-ref="197UseBlocks">UseBlocks</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>());</td></tr>
<tr><th id="1192">1192</th><td>  <a class="type" href="../../include/llvm/Support/BlockFrequency.h.html#llvm::BlockFrequency" title='llvm::BlockFrequency' data-ref="llvm::BlockFrequency">BlockFrequency</a> <dfn class="local col8 decl" id="198StaticCost" title='StaticCost' data-type='llvm::BlockFrequency' data-ref="198StaticCost">StaticCost</dfn> = <a class="ref fake" href="../../include/llvm/Support/BlockFrequency.h.html#_ZN4llvm14BlockFrequencyC1Em" title='llvm::BlockFrequency::BlockFrequency' data-ref="_ZN4llvm14BlockFrequencyC1Em"></a><var>0</var>;</td></tr>
<tr><th id="1193">1193</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="199i" title='i' data-type='unsigned int' data-ref="199i">i</dfn> = <var>0</var>; <a class="local col9 ref" href="#199i" title='i' data-ref="199i">i</a> != <a class="local col7 ref" href="#197UseBlocks" title='UseBlocks' data-ref="197UseBlocks">UseBlocks</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>(); ++<a class="local col9 ref" href="#199i" title='i' data-ref="199i">i</a>) {</td></tr>
<tr><th id="1194">1194</th><td>    <em>const</em> <a class="type" href="SplitKit.h.html#llvm::SplitAnalysis" title='llvm::SplitAnalysis' data-ref="llvm::SplitAnalysis">SplitAnalysis</a>::<a class="type" href="SplitKit.h.html#llvm::SplitAnalysis::BlockInfo" title='llvm::SplitAnalysis::BlockInfo' data-ref="llvm::SplitAnalysis::BlockInfo">BlockInfo</a> &amp;<dfn class="local col0 decl" id="200BI" title='BI' data-type='const SplitAnalysis::BlockInfo &amp;' data-ref="200BI">BI</dfn> = <a class="local col7 ref" href="#197UseBlocks" title='UseBlocks' data-ref="197UseBlocks">UseBlocks</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col9 ref" href="#199i" title='i' data-ref="199i">i</a>]</a>;</td></tr>
<tr><th id="1195">1195</th><td>    <a class="type" href="SpillPlacement.h.html#llvm::SpillPlacement" title='llvm::SpillPlacement' data-ref="llvm::SpillPlacement">SpillPlacement</a>::<a class="type" href="SpillPlacement.h.html#llvm::SpillPlacement::BlockConstraint" title='llvm::SpillPlacement::BlockConstraint' data-ref="llvm::SpillPlacement::BlockConstraint">BlockConstraint</a> &amp;<dfn class="local col1 decl" id="201BC" title='BC' data-type='SpillPlacement::BlockConstraint &amp;' data-ref="201BC">BC</dfn> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SplitConstraints" title='(anonymous namespace)::RAGreedy::SplitConstraints' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SplitConstraints">SplitConstraints</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#199i" title='i' data-ref="199i">i</a>]</a>;</td></tr>
<tr><th id="1196">1196</th><td></td></tr>
<tr><th id="1197">1197</th><td>    <a class="local col1 ref" href="#201BC" title='BC' data-ref="201BC">BC</a>.<a class="ref" href="SpillPlacement.h.html#llvm::SpillPlacement::BlockConstraint::Number" title='llvm::SpillPlacement::BlockConstraint::Number' data-ref="llvm::SpillPlacement::BlockConstraint::Number">Number</a> = <a class="local col0 ref" href="#200BI" title='BI' data-ref="200BI">BI</a>.<a class="ref" href="SplitKit.h.html#llvm::SplitAnalysis::BlockInfo::MBB" title='llvm::SplitAnalysis::BlockInfo::MBB' data-ref="llvm::SplitAnalysis::BlockInfo::MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>();</td></tr>
<tr><th id="1198">1198</th><td>    <a class="local col5 ref" href="#195Intf" title='Intf' data-ref="195Intf">Intf</a>.<a class="ref" href="InterferenceCache.h.html#_ZN4llvm17InterferenceCache6Cursor11moveToBlockEj" title='llvm::InterferenceCache::Cursor::moveToBlock' data-ref="_ZN4llvm17InterferenceCache6Cursor11moveToBlockEj">moveToBlock</a>(<a class="local col1 ref" href="#201BC" title='BC' data-ref="201BC">BC</a>.<a class="ref" href="SpillPlacement.h.html#llvm::SpillPlacement::BlockConstraint::Number" title='llvm::SpillPlacement::BlockConstraint::Number' data-ref="llvm::SpillPlacement::BlockConstraint::Number">Number</a>);</td></tr>
<tr><th id="1199">1199</th><td>    <a class="local col1 ref" href="#201BC" title='BC' data-ref="201BC">BC</a>.<a class="ref" href="SpillPlacement.h.html#llvm::SpillPlacement::BlockConstraint::Entry" title='llvm::SpillPlacement::BlockConstraint::Entry' data-ref="llvm::SpillPlacement::BlockConstraint::Entry">Entry</a> = <a class="local col0 ref" href="#200BI" title='BI' data-ref="200BI">BI</a>.<a class="ref" href="SplitKit.h.html#llvm::SplitAnalysis::BlockInfo::LiveIn" title='llvm::SplitAnalysis::BlockInfo::LiveIn' data-ref="llvm::SplitAnalysis::BlockInfo::LiveIn">LiveIn</a> ? <a class="type" href="SpillPlacement.h.html#llvm::SpillPlacement" title='llvm::SpillPlacement' data-ref="llvm::SpillPlacement">SpillPlacement</a>::<a class="enum" href="SpillPlacement.h.html#llvm::SpillPlacement::BorderConstraint::PrefReg" title='llvm::SpillPlacement::BorderConstraint::PrefReg' data-ref="llvm::SpillPlacement::BorderConstraint::PrefReg">PrefReg</a> : <a class="type" href="SpillPlacement.h.html#llvm::SpillPlacement" title='llvm::SpillPlacement' data-ref="llvm::SpillPlacement">SpillPlacement</a>::<a class="enum" href="SpillPlacement.h.html#llvm::SpillPlacement::BorderConstraint::DontCare" title='llvm::SpillPlacement::BorderConstraint::DontCare' data-ref="llvm::SpillPlacement::BorderConstraint::DontCare">DontCare</a>;</td></tr>
<tr><th id="1200">1200</th><td>    <a class="local col1 ref" href="#201BC" title='BC' data-ref="201BC">BC</a>.<a class="ref" href="SpillPlacement.h.html#llvm::SpillPlacement::BlockConstraint::Exit" title='llvm::SpillPlacement::BlockConstraint::Exit' data-ref="llvm::SpillPlacement::BlockConstraint::Exit">Exit</a> = (<a class="local col0 ref" href="#200BI" title='BI' data-ref="200BI">BI</a>.<a class="ref" href="SplitKit.h.html#llvm::SplitAnalysis::BlockInfo::LiveOut" title='llvm::SplitAnalysis::BlockInfo::LiveOut' data-ref="llvm::SplitAnalysis::BlockInfo::LiveOut">LiveOut</a> &amp;&amp;</td></tr>
<tr><th id="1201">1201</th><td>               !<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::LIS" title='llvm::RegAllocBase::LIS' data-ref="llvm::RegAllocBase::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE" title='llvm::LiveIntervals::getInstructionFromIndex' data-ref="_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE">getInstructionFromIndex</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#200BI" title='BI' data-ref="200BI">BI</a>.<a class="ref" href="SplitKit.h.html#llvm::SplitAnalysis::BlockInfo::LastInstr" title='llvm::SplitAnalysis::BlockInfo::LastInstr' data-ref="llvm::SplitAnalysis::BlockInfo::LastInstr">LastInstr</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isImplicitDefEv" title='llvm::MachineInstr::isImplicitDef' data-ref="_ZNK4llvm12MachineInstr13isImplicitDefEv">isImplicitDef</a>())</td></tr>
<tr><th id="1202">1202</th><td>                  ? <a class="type" href="SpillPlacement.h.html#llvm::SpillPlacement" title='llvm::SpillPlacement' data-ref="llvm::SpillPlacement">SpillPlacement</a>::<a class="enum" href="SpillPlacement.h.html#llvm::SpillPlacement::BorderConstraint::PrefReg" title='llvm::SpillPlacement::BorderConstraint::PrefReg' data-ref="llvm::SpillPlacement::BorderConstraint::PrefReg">PrefReg</a></td></tr>
<tr><th id="1203">1203</th><td>                  : <a class="type" href="SpillPlacement.h.html#llvm::SpillPlacement" title='llvm::SpillPlacement' data-ref="llvm::SpillPlacement">SpillPlacement</a>::<a class="enum" href="SpillPlacement.h.html#llvm::SpillPlacement::BorderConstraint::DontCare" title='llvm::SpillPlacement::BorderConstraint::DontCare' data-ref="llvm::SpillPlacement::BorderConstraint::DontCare">DontCare</a>;</td></tr>
<tr><th id="1204">1204</th><td>    <a class="local col1 ref" href="#201BC" title='BC' data-ref="201BC">BC</a>.<a class="ref" href="SpillPlacement.h.html#llvm::SpillPlacement::BlockConstraint::ChangesValue" title='llvm::SpillPlacement::BlockConstraint::ChangesValue' data-ref="llvm::SpillPlacement::BlockConstraint::ChangesValue">ChangesValue</a> = <a class="local col0 ref" href="#200BI" title='BI' data-ref="200BI">BI</a>.<a class="ref" href="SplitKit.h.html#llvm::SplitAnalysis::BlockInfo::FirstDef" title='llvm::SplitAnalysis::BlockInfo::FirstDef' data-ref="llvm::SplitAnalysis::BlockInfo::FirstDef">FirstDef</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex7isValidEv" title='llvm::SlotIndex::isValid' data-ref="_ZNK4llvm9SlotIndex7isValidEv">isValid</a>();</td></tr>
<tr><th id="1205">1205</th><td></td></tr>
<tr><th id="1206">1206</th><td>    <b>if</b> (!<a class="local col5 ref" href="#195Intf" title='Intf' data-ref="195Intf">Intf</a>.<a class="ref" href="InterferenceCache.h.html#_ZN4llvm17InterferenceCache6Cursor15hasInterferenceEv" title='llvm::InterferenceCache::Cursor::hasInterference' data-ref="_ZN4llvm17InterferenceCache6Cursor15hasInterferenceEv">hasInterference</a>())</td></tr>
<tr><th id="1207">1207</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1208">1208</th><td></td></tr>
<tr><th id="1209">1209</th><td>    <i>// Number of spill code instructions to insert.</i></td></tr>
<tr><th id="1210">1210</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="202Ins" title='Ins' data-type='unsigned int' data-ref="202Ins">Ins</dfn> = <var>0</var>;</td></tr>
<tr><th id="1211">1211</th><td></td></tr>
<tr><th id="1212">1212</th><td>    <i>// Interference for the live-in value.</i></td></tr>
<tr><th id="1213">1213</th><td>    <b>if</b> (<a class="local col0 ref" href="#200BI" title='BI' data-ref="200BI">BI</a>.<a class="ref" href="SplitKit.h.html#llvm::SplitAnalysis::BlockInfo::LiveIn" title='llvm::SplitAnalysis::BlockInfo::LiveIn' data-ref="llvm::SplitAnalysis::BlockInfo::LiveIn">LiveIn</a>) {</td></tr>
<tr><th id="1214">1214</th><td>      <b>if</b> (<a class="local col5 ref" href="#195Intf" title='Intf' data-ref="195Intf">Intf</a>.<a class="ref" href="InterferenceCache.h.html#_ZN4llvm17InterferenceCache6Cursor5firstEv" title='llvm::InterferenceCache::Cursor::first' data-ref="_ZN4llvm17InterferenceCache6Cursor5firstEv">first</a>() <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexleES0_" title='llvm::SlotIndex::operator&lt;=' data-ref="_ZNK4llvm9SlotIndexleES0_">&lt;=</a> <a class="tu member" href="#(anonymousnamespace)::RAGreedy::Indexes" title='(anonymous namespace)::RAGreedy::Indexes' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::Indexes">Indexes</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm11SlotIndexes14getMBBStartIdxEj" title='llvm::SlotIndexes::getMBBStartIdx' data-ref="_ZNK4llvm11SlotIndexes14getMBBStartIdxEj">getMBBStartIdx</a>(<a class="local col1 ref" href="#201BC" title='BC' data-ref="201BC">BC</a>.<a class="ref" href="SpillPlacement.h.html#llvm::SpillPlacement::BlockConstraint::Number" title='llvm::SpillPlacement::BlockConstraint::Number' data-ref="llvm::SpillPlacement::BlockConstraint::Number">Number</a>)) {</td></tr>
<tr><th id="1215">1215</th><td>        <a class="local col1 ref" href="#201BC" title='BC' data-ref="201BC">BC</a>.<a class="ref" href="SpillPlacement.h.html#llvm::SpillPlacement::BlockConstraint::Entry" title='llvm::SpillPlacement::BlockConstraint::Entry' data-ref="llvm::SpillPlacement::BlockConstraint::Entry">Entry</a> = <a class="type" href="SpillPlacement.h.html#llvm::SpillPlacement" title='llvm::SpillPlacement' data-ref="llvm::SpillPlacement">SpillPlacement</a>::<a class="enum" href="SpillPlacement.h.html#llvm::SpillPlacement::BorderConstraint::MustSpill" title='llvm::SpillPlacement::BorderConstraint::MustSpill' data-ref="llvm::SpillPlacement::BorderConstraint::MustSpill">MustSpill</a>;</td></tr>
<tr><th id="1216">1216</th><td>        ++<a class="local col2 ref" href="#202Ins" title='Ins' data-ref="202Ins">Ins</a>;</td></tr>
<tr><th id="1217">1217</th><td>      } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#195Intf" title='Intf' data-ref="195Intf">Intf</a>.<a class="ref" href="InterferenceCache.h.html#_ZN4llvm17InterferenceCache6Cursor5firstEv" title='llvm::InterferenceCache::Cursor::first' data-ref="_ZN4llvm17InterferenceCache6Cursor5firstEv">first</a>() <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexltES0_" title='llvm::SlotIndex::operator&lt;' data-ref="_ZNK4llvm9SlotIndexltES0_">&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#200BI" title='BI' data-ref="200BI">BI</a>.<a class="ref" href="SplitKit.h.html#llvm::SplitAnalysis::BlockInfo::FirstInstr" title='llvm::SplitAnalysis::BlockInfo::FirstInstr' data-ref="llvm::SplitAnalysis::BlockInfo::FirstInstr">FirstInstr</a>) {</td></tr>
<tr><th id="1218">1218</th><td>        <a class="local col1 ref" href="#201BC" title='BC' data-ref="201BC">BC</a>.<a class="ref" href="SpillPlacement.h.html#llvm::SpillPlacement::BlockConstraint::Entry" title='llvm::SpillPlacement::BlockConstraint::Entry' data-ref="llvm::SpillPlacement::BlockConstraint::Entry">Entry</a> = <a class="type" href="SpillPlacement.h.html#llvm::SpillPlacement" title='llvm::SpillPlacement' data-ref="llvm::SpillPlacement">SpillPlacement</a>::<a class="enum" href="SpillPlacement.h.html#llvm::SpillPlacement::BorderConstraint::PrefSpill" title='llvm::SpillPlacement::BorderConstraint::PrefSpill' data-ref="llvm::SpillPlacement::BorderConstraint::PrefSpill">PrefSpill</a>;</td></tr>
<tr><th id="1219">1219</th><td>        ++<a class="local col2 ref" href="#202Ins" title='Ins' data-ref="202Ins">Ins</a>;</td></tr>
<tr><th id="1220">1220</th><td>      } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#195Intf" title='Intf' data-ref="195Intf">Intf</a>.<a class="ref" href="InterferenceCache.h.html#_ZN4llvm17InterferenceCache6Cursor5firstEv" title='llvm::InterferenceCache::Cursor::first' data-ref="_ZN4llvm17InterferenceCache6Cursor5firstEv">first</a>() <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexltES0_" title='llvm::SlotIndex::operator&lt;' data-ref="_ZNK4llvm9SlotIndexltES0_">&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#200BI" title='BI' data-ref="200BI">BI</a>.<a class="ref" href="SplitKit.h.html#llvm::SplitAnalysis::BlockInfo::LastInstr" title='llvm::SplitAnalysis::BlockInfo::LastInstr' data-ref="llvm::SplitAnalysis::BlockInfo::LastInstr">LastInstr</a>) {</td></tr>
<tr><th id="1221">1221</th><td>        ++<a class="local col2 ref" href="#202Ins" title='Ins' data-ref="202Ins">Ins</a>;</td></tr>
<tr><th id="1222">1222</th><td>      }</td></tr>
<tr><th id="1223">1223</th><td></td></tr>
<tr><th id="1224">1224</th><td>      <i>// Abort if the spill cannot be inserted at the MBB' start</i></td></tr>
<tr><th id="1225">1225</th><td>      <b>if</b> (((<a class="local col1 ref" href="#201BC" title='BC' data-ref="201BC">BC</a>.<a class="ref" href="SpillPlacement.h.html#llvm::SpillPlacement::BlockConstraint::Entry" title='llvm::SpillPlacement::BlockConstraint::Entry' data-ref="llvm::SpillPlacement::BlockConstraint::Entry">Entry</a> == <a class="type" href="SpillPlacement.h.html#llvm::SpillPlacement" title='llvm::SpillPlacement' data-ref="llvm::SpillPlacement">SpillPlacement</a>::<a class="enum" href="SpillPlacement.h.html#llvm::SpillPlacement::BorderConstraint::MustSpill" title='llvm::SpillPlacement::BorderConstraint::MustSpill' data-ref="llvm::SpillPlacement::BorderConstraint::MustSpill">MustSpill</a>) ||</td></tr>
<tr><th id="1226">1226</th><td>           (<a class="local col1 ref" href="#201BC" title='BC' data-ref="201BC">BC</a>.<a class="ref" href="SpillPlacement.h.html#llvm::SpillPlacement::BlockConstraint::Entry" title='llvm::SpillPlacement::BlockConstraint::Entry' data-ref="llvm::SpillPlacement::BlockConstraint::Entry">Entry</a> == <a class="type" href="SpillPlacement.h.html#llvm::SpillPlacement" title='llvm::SpillPlacement' data-ref="llvm::SpillPlacement">SpillPlacement</a>::<a class="enum" href="SpillPlacement.h.html#llvm::SpillPlacement::BorderConstraint::PrefSpill" title='llvm::SpillPlacement::BorderConstraint::PrefSpill' data-ref="llvm::SpillPlacement::BorderConstraint::PrefSpill">PrefSpill</a>)) &amp;&amp;</td></tr>
<tr><th id="1227">1227</th><td>          <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a>::<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvm9SlotIndex14isEarlierInstrES0_S0_" title='llvm::SlotIndex::isEarlierInstr' data-ref="_ZN4llvm9SlotIndex14isEarlierInstrES0_S0_">isEarlierInstr</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#200BI" title='BI' data-ref="200BI">BI</a>.<a class="ref" href="SplitKit.h.html#llvm::SplitAnalysis::BlockInfo::FirstInstr" title='llvm::SplitAnalysis::BlockInfo::FirstInstr' data-ref="llvm::SplitAnalysis::BlockInfo::FirstInstr">FirstInstr</a>,</td></tr>
<tr><th id="1228">1228</th><td>                                    <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SA" title='(anonymous namespace)::RAGreedy::SA' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SA">SA</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZN4llvm13SplitAnalysis18getFirstSplitPointEj" title='llvm::SplitAnalysis::getFirstSplitPoint' data-ref="_ZN4llvm13SplitAnalysis18getFirstSplitPointEj">getFirstSplitPoint</a>(<a class="local col1 ref" href="#201BC" title='BC' data-ref="201BC">BC</a>.<a class="ref" href="SpillPlacement.h.html#llvm::SpillPlacement::BlockConstraint::Number" title='llvm::SpillPlacement::BlockConstraint::Number' data-ref="llvm::SpillPlacement::BlockConstraint::Number">Number</a>)))</td></tr>
<tr><th id="1229">1229</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1230">1230</th><td>    }</td></tr>
<tr><th id="1231">1231</th><td></td></tr>
<tr><th id="1232">1232</th><td>    <i>// Interference for the live-out value.</i></td></tr>
<tr><th id="1233">1233</th><td>    <b>if</b> (<a class="local col0 ref" href="#200BI" title='BI' data-ref="200BI">BI</a>.<a class="ref" href="SplitKit.h.html#llvm::SplitAnalysis::BlockInfo::LiveOut" title='llvm::SplitAnalysis::BlockInfo::LiveOut' data-ref="llvm::SplitAnalysis::BlockInfo::LiveOut">LiveOut</a>) {</td></tr>
<tr><th id="1234">1234</th><td>      <b>if</b> (<a class="local col5 ref" href="#195Intf" title='Intf' data-ref="195Intf">Intf</a>.<a class="ref" href="InterferenceCache.h.html#_ZN4llvm17InterferenceCache6Cursor4lastEv" title='llvm::InterferenceCache::Cursor::last' data-ref="_ZN4llvm17InterferenceCache6Cursor4lastEv">last</a>() <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexgeES0_" title='llvm::SlotIndex::operator&gt;=' data-ref="_ZNK4llvm9SlotIndexgeES0_">&gt;=</a> <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SA" title='(anonymous namespace)::RAGreedy::SA' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SA">SA</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZN4llvm13SplitAnalysis17getLastSplitPointEj" title='llvm::SplitAnalysis::getLastSplitPoint' data-ref="_ZN4llvm13SplitAnalysis17getLastSplitPointEj">getLastSplitPoint</a>(<a class="local col1 ref" href="#201BC" title='BC' data-ref="201BC">BC</a>.<a class="ref" href="SpillPlacement.h.html#llvm::SpillPlacement::BlockConstraint::Number" title='llvm::SpillPlacement::BlockConstraint::Number' data-ref="llvm::SpillPlacement::BlockConstraint::Number">Number</a>)) {</td></tr>
<tr><th id="1235">1235</th><td>        <a class="local col1 ref" href="#201BC" title='BC' data-ref="201BC">BC</a>.<a class="ref" href="SpillPlacement.h.html#llvm::SpillPlacement::BlockConstraint::Exit" title='llvm::SpillPlacement::BlockConstraint::Exit' data-ref="llvm::SpillPlacement::BlockConstraint::Exit">Exit</a> = <a class="type" href="SpillPlacement.h.html#llvm::SpillPlacement" title='llvm::SpillPlacement' data-ref="llvm::SpillPlacement">SpillPlacement</a>::<a class="enum" href="SpillPlacement.h.html#llvm::SpillPlacement::BorderConstraint::MustSpill" title='llvm::SpillPlacement::BorderConstraint::MustSpill' data-ref="llvm::SpillPlacement::BorderConstraint::MustSpill">MustSpill</a>;</td></tr>
<tr><th id="1236">1236</th><td>        ++<a class="local col2 ref" href="#202Ins" title='Ins' data-ref="202Ins">Ins</a>;</td></tr>
<tr><th id="1237">1237</th><td>      } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#195Intf" title='Intf' data-ref="195Intf">Intf</a>.<a class="ref" href="InterferenceCache.h.html#_ZN4llvm17InterferenceCache6Cursor4lastEv" title='llvm::InterferenceCache::Cursor::last' data-ref="_ZN4llvm17InterferenceCache6Cursor4lastEv">last</a>() <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexgtES0_" title='llvm::SlotIndex::operator&gt;' data-ref="_ZNK4llvm9SlotIndexgtES0_">&gt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#200BI" title='BI' data-ref="200BI">BI</a>.<a class="ref" href="SplitKit.h.html#llvm::SplitAnalysis::BlockInfo::LastInstr" title='llvm::SplitAnalysis::BlockInfo::LastInstr' data-ref="llvm::SplitAnalysis::BlockInfo::LastInstr">LastInstr</a>) {</td></tr>
<tr><th id="1238">1238</th><td>        <a class="local col1 ref" href="#201BC" title='BC' data-ref="201BC">BC</a>.<a class="ref" href="SpillPlacement.h.html#llvm::SpillPlacement::BlockConstraint::Exit" title='llvm::SpillPlacement::BlockConstraint::Exit' data-ref="llvm::SpillPlacement::BlockConstraint::Exit">Exit</a> = <a class="type" href="SpillPlacement.h.html#llvm::SpillPlacement" title='llvm::SpillPlacement' data-ref="llvm::SpillPlacement">SpillPlacement</a>::<a class="enum" href="SpillPlacement.h.html#llvm::SpillPlacement::BorderConstraint::PrefSpill" title='llvm::SpillPlacement::BorderConstraint::PrefSpill' data-ref="llvm::SpillPlacement::BorderConstraint::PrefSpill">PrefSpill</a>;</td></tr>
<tr><th id="1239">1239</th><td>        ++<a class="local col2 ref" href="#202Ins" title='Ins' data-ref="202Ins">Ins</a>;</td></tr>
<tr><th id="1240">1240</th><td>      } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#195Intf" title='Intf' data-ref="195Intf">Intf</a>.<a class="ref" href="InterferenceCache.h.html#_ZN4llvm17InterferenceCache6Cursor4lastEv" title='llvm::InterferenceCache::Cursor::last' data-ref="_ZN4llvm17InterferenceCache6Cursor4lastEv">last</a>() <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexgtES0_" title='llvm::SlotIndex::operator&gt;' data-ref="_ZNK4llvm9SlotIndexgtES0_">&gt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#200BI" title='BI' data-ref="200BI">BI</a>.<a class="ref" href="SplitKit.h.html#llvm::SplitAnalysis::BlockInfo::FirstInstr" title='llvm::SplitAnalysis::BlockInfo::FirstInstr' data-ref="llvm::SplitAnalysis::BlockInfo::FirstInstr">FirstInstr</a>) {</td></tr>
<tr><th id="1241">1241</th><td>        ++<a class="local col2 ref" href="#202Ins" title='Ins' data-ref="202Ins">Ins</a>;</td></tr>
<tr><th id="1242">1242</th><td>      }</td></tr>
<tr><th id="1243">1243</th><td>    }</td></tr>
<tr><th id="1244">1244</th><td></td></tr>
<tr><th id="1245">1245</th><td>    <i>// Accumulate the total frequency of inserted spill code.</i></td></tr>
<tr><th id="1246">1246</th><td>    <b>while</b> (<a class="local col2 ref" href="#202Ins" title='Ins' data-ref="202Ins">Ins</a>--)</td></tr>
<tr><th id="1247">1247</th><td>      <a class="local col8 ref" href="#198StaticCost" title='StaticCost' data-ref="198StaticCost">StaticCost</a> <a class="ref" href="../../include/llvm/Support/BlockFrequency.h.html#_ZN4llvm14BlockFrequencypLES0_" title='llvm::BlockFrequency::operator+=' data-ref="_ZN4llvm14BlockFrequencypLES0_">+=</a> <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SpillPlacer" title='(anonymous namespace)::RAGreedy::SpillPlacer' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::SpillPlacer">SpillPlacer</a>-&gt;<a class="ref" href="SpillPlacement.h.html#_ZNK4llvm14SpillPlacement17getBlockFrequencyEj" title='llvm::SpillPlacement::getBlockFrequency' data-ref="_ZNK4llvm14SpillPlacement17getBlockFrequencyEj">getBlockFrequency</a>(<a class="local col1 ref" href="#201BC" title='BC' data-ref="201BC">BC</a>.<a class="ref" href="SpillPlacement.h.html#llvm::SpillPlacement::BlockConstraint::Number" title='llvm::SpillPlacement::BlockConstraint::Number' data-ref="llvm::SpillPlacement::BlockConstraint::Number">Number</a>);</td></tr>
<tr><th id="1248">1248</th><td>  }</td></tr>
<tr><th id="1249">1249</th><td>  <a class="local col6 ref" href="#196Cost" title='Cost' data-ref="196Cost">Cost</a> <a class="ref" href="../../include/llvm/Support/BlockFrequency.h.html#24" title='llvm::BlockFrequency::operator=' data-ref="_ZN4llvm14BlockFrequencyaSERKS0_">=</a> <a class="local col8 ref" href="#198StaticCost" title='StaticCost' data-ref="198StaticCost">StaticCost</a>;</td></tr>
<tr><th id="1250">1250</th><td></td></tr>
<tr><th id="1251">1251</th><td>  <i>// Add constraints for use-blocks. Note that these are the only constraints</i></td></tr>
<tr><th id="1252">1252</th><td><i>  // that may add a positive bias, it is downhill from here.</i></td></tr>
<tr><th id="1253">1253</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SpillPlacer" title='(anonymous namespace)::RAGreedy::SpillPlacer' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::SpillPlacer">SpillPlacer</a>-&gt;<a class="ref" href="SpillPlacement.h.html#_ZN4llvm14SpillPlacement14addConstraintsENS_8ArrayRefINS0_15BlockConstraintEEE" title='llvm::SpillPlacement::addConstraints' data-ref="_ZN4llvm14SpillPlacement14addConstraintsENS_8ArrayRefINS0_15BlockConstraintEEE">addConstraints</a>(<a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="tu member" href="#(anonymousnamespace)::RAGreedy::SplitConstraints" title='(anonymous namespace)::RAGreedy::SplitConstraints' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::SplitConstraints">SplitConstraints</a>);</td></tr>
<tr><th id="1254">1254</th><td>  <b>return</b> <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SpillPlacer" title='(anonymous namespace)::RAGreedy::SpillPlacer' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::SpillPlacer">SpillPlacer</a>-&gt;<a class="ref" href="SpillPlacement.h.html#_ZN4llvm14SpillPlacement17scanActiveBundlesEv" title='llvm::SpillPlacement::scanActiveBundles' data-ref="_ZN4llvm14SpillPlacement17scanActiveBundlesEv">scanActiveBundles</a>();</td></tr>
<tr><th id="1255">1255</th><td>}</td></tr>
<tr><th id="1256">1256</th><td></td></tr>
<tr><th id="1257">1257</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy21addThroughConstraintsEN4llvm17InterferenceCache6CursorENS1_8ArrayRefIjEE">/// addThroughConstraints - Add constraints and links to SpillPlacer from the</i></td></tr>
<tr><th id="1258">1258</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy21addThroughConstraintsEN4llvm17InterferenceCache6CursorENS1_8ArrayRefIjEE">/// live-through blocks in Blocks.</i></td></tr>
<tr><th id="1259">1259</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy21addThroughConstraintsEN4llvm17InterferenceCache6CursorENS1_8ArrayRefIjEE" title='(anonymous namespace)::RAGreedy::addThroughConstraints' data-type='bool (anonymous namespace)::RAGreedy::addThroughConstraints(InterferenceCache::Cursor Intf, ArrayRef&lt;unsigned int&gt; Blocks)' data-ref="_ZN12_GLOBAL__N_18RAGreedy21addThroughConstraintsEN4llvm17InterferenceCache6CursorENS1_8ArrayRefIjEE">addThroughConstraints</dfn>(<a class="type" href="InterferenceCache.h.html#llvm::InterferenceCache" title='llvm::InterferenceCache' data-ref="llvm::InterferenceCache">InterferenceCache</a>::<a class="type" href="InterferenceCache.h.html#llvm::InterferenceCache::Cursor" title='llvm::InterferenceCache::Cursor' data-ref="llvm::InterferenceCache::Cursor">Cursor</a> <dfn class="local col3 decl" id="203Intf" title='Intf' data-type='InterferenceCache::Cursor' data-ref="203Intf">Intf</dfn>,</td></tr>
<tr><th id="1260">1260</th><td>                                     <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col4 decl" id="204Blocks" title='Blocks' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="204Blocks">Blocks</dfn>) {</td></tr>
<tr><th id="1261">1261</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="205GroupSize" title='GroupSize' data-type='const unsigned int' data-ref="205GroupSize">GroupSize</dfn> = <var>8</var>;</td></tr>
<tr><th id="1262">1262</th><td>  <a class="type" href="SpillPlacement.h.html#llvm::SpillPlacement" title='llvm::SpillPlacement' data-ref="llvm::SpillPlacement">SpillPlacement</a>::<a class="type" href="SpillPlacement.h.html#llvm::SpillPlacement::BlockConstraint" title='llvm::SpillPlacement::BlockConstraint' data-ref="llvm::SpillPlacement::BlockConstraint">BlockConstraint</a> <a class="ref fake" href="SpillPlacement.h.html#89" title='llvm::SpillPlacement::BlockConstraint::BlockConstraint' data-ref="_ZN4llvm14SpillPlacement15BlockConstraintC1Ev"></a><dfn class="local col6 decl" id="206BCS" title='BCS' data-type='SpillPlacement::BlockConstraint [8]' data-ref="206BCS">BCS</dfn>[<a class="local col5 ref" href="#205GroupSize" title='GroupSize' data-ref="205GroupSize">GroupSize</a>];</td></tr>
<tr><th id="1263">1263</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="207TBS" title='TBS' data-type='unsigned int [8]' data-ref="207TBS">TBS</dfn>[<a class="local col5 ref" href="#205GroupSize" title='GroupSize' data-ref="205GroupSize">GroupSize</a>];</td></tr>
<tr><th id="1264">1264</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="208B" title='B' data-type='unsigned int' data-ref="208B">B</dfn> = <var>0</var>, <dfn class="local col9 decl" id="209T" title='T' data-type='unsigned int' data-ref="209T">T</dfn> = <var>0</var>;</td></tr>
<tr><th id="1265">1265</th><td></td></tr>
<tr><th id="1266">1266</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="210i" title='i' data-type='unsigned int' data-ref="210i">i</dfn> = <var>0</var>; <a class="local col0 ref" href="#210i" title='i' data-ref="210i">i</a> != <a class="local col4 ref" href="#204Blocks" title='Blocks' data-ref="204Blocks">Blocks</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>(); ++<a class="local col0 ref" href="#210i" title='i' data-ref="210i">i</a>) {</td></tr>
<tr><th id="1267">1267</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="211Number" title='Number' data-type='unsigned int' data-ref="211Number">Number</dfn> = <a class="local col4 ref" href="#204Blocks" title='Blocks' data-ref="204Blocks">Blocks</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col0 ref" href="#210i" title='i' data-ref="210i">i</a>]</a>;</td></tr>
<tr><th id="1268">1268</th><td>    <a class="local col3 ref" href="#203Intf" title='Intf' data-ref="203Intf">Intf</a>.<a class="ref" href="InterferenceCache.h.html#_ZN4llvm17InterferenceCache6Cursor11moveToBlockEj" title='llvm::InterferenceCache::Cursor::moveToBlock' data-ref="_ZN4llvm17InterferenceCache6Cursor11moveToBlockEj">moveToBlock</a>(<a class="local col1 ref" href="#211Number" title='Number' data-ref="211Number">Number</a>);</td></tr>
<tr><th id="1269">1269</th><td></td></tr>
<tr><th id="1270">1270</th><td>    <b>if</b> (!<a class="local col3 ref" href="#203Intf" title='Intf' data-ref="203Intf">Intf</a>.<a class="ref" href="InterferenceCache.h.html#_ZN4llvm17InterferenceCache6Cursor15hasInterferenceEv" title='llvm::InterferenceCache::Cursor::hasInterference' data-ref="_ZN4llvm17InterferenceCache6Cursor15hasInterferenceEv">hasInterference</a>()) {</td></tr>
<tr><th id="1271">1271</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (T &lt; GroupSize &amp;&amp; &quot;Array overflow&quot;) ? void (0) : __assert_fail (&quot;T &lt; GroupSize &amp;&amp; \&quot;Array overflow\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocGreedy.cpp&quot;, 1271, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#209T" title='T' data-ref="209T">T</a> &lt; <a class="local col5 ref" href="#205GroupSize" title='GroupSize' data-ref="205GroupSize">GroupSize</a> &amp;&amp; <q>"Array overflow"</q>);</td></tr>
<tr><th id="1272">1272</th><td>      <a class="local col7 ref" href="#207TBS" title='TBS' data-ref="207TBS">TBS</a>[<a class="local col9 ref" href="#209T" title='T' data-ref="209T">T</a>] = <a class="local col1 ref" href="#211Number" title='Number' data-ref="211Number">Number</a>;</td></tr>
<tr><th id="1273">1273</th><td>      <b>if</b> (++<a class="local col9 ref" href="#209T" title='T' data-ref="209T">T</a> == <a class="local col5 ref" href="#205GroupSize" title='GroupSize' data-ref="205GroupSize">GroupSize</a>) {</td></tr>
<tr><th id="1274">1274</th><td>        <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SpillPlacer" title='(anonymous namespace)::RAGreedy::SpillPlacer' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::SpillPlacer">SpillPlacer</a>-&gt;<a class="ref" href="SpillPlacement.h.html#_ZN4llvm14SpillPlacement8addLinksENS_8ArrayRefIjEE" title='llvm::SpillPlacement::addLinks' data-ref="_ZN4llvm14SpillPlacement8addLinksENS_8ArrayRefIjEE">addLinks</a>(<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefEPKT_m" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefEPKT_m">makeArrayRef</a>(<a class="local col7 ref" href="#207TBS" title='TBS' data-ref="207TBS">TBS</a>, <a class="local col9 ref" href="#209T" title='T' data-ref="209T">T</a>));</td></tr>
<tr><th id="1275">1275</th><td>        <a class="local col9 ref" href="#209T" title='T' data-ref="209T">T</a> = <var>0</var>;</td></tr>
<tr><th id="1276">1276</th><td>      }</td></tr>
<tr><th id="1277">1277</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1278">1278</th><td>    }</td></tr>
<tr><th id="1279">1279</th><td></td></tr>
<tr><th id="1280">1280</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (B &lt; GroupSize &amp;&amp; &quot;Array overflow&quot;) ? void (0) : __assert_fail (&quot;B &lt; GroupSize &amp;&amp; \&quot;Array overflow\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocGreedy.cpp&quot;, 1280, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#208B" title='B' data-ref="208B">B</a> &lt; <a class="local col5 ref" href="#205GroupSize" title='GroupSize' data-ref="205GroupSize">GroupSize</a> &amp;&amp; <q>"Array overflow"</q>);</td></tr>
<tr><th id="1281">1281</th><td>    <a class="local col6 ref" href="#206BCS" title='BCS' data-ref="206BCS">BCS</a>[<a class="local col8 ref" href="#208B" title='B' data-ref="208B">B</a>].<a class="ref" href="SpillPlacement.h.html#llvm::SpillPlacement::BlockConstraint::Number" title='llvm::SpillPlacement::BlockConstraint::Number' data-ref="llvm::SpillPlacement::BlockConstraint::Number">Number</a> = <a class="local col1 ref" href="#211Number" title='Number' data-ref="211Number">Number</a>;</td></tr>
<tr><th id="1282">1282</th><td></td></tr>
<tr><th id="1283">1283</th><td>    <i>// Abort if the spill cannot be inserted at the MBB' start</i></td></tr>
<tr><th id="1284">1284</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="212MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="212MBB">MBB</dfn> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::MF" title='(anonymous namespace)::RAGreedy::MF' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction16getBlockNumberedEj" title='llvm::MachineFunction::getBlockNumbered' data-ref="_ZNK4llvm15MachineFunction16getBlockNumberedEj">getBlockNumbered</a>(<a class="local col1 ref" href="#211Number" title='Number' data-ref="211Number">Number</a>);</td></tr>
<tr><th id="1285">1285</th><td>    <b>if</b> (!<a class="local col2 ref" href="#212MBB" title='MBB' data-ref="212MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock5emptyEv" title='llvm::MachineBasicBlock::empty' data-ref="_ZNK4llvm17MachineBasicBlock5emptyEv">empty</a>() &amp;&amp;</td></tr>
<tr><th id="1286">1286</th><td>        <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a>::<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvm9SlotIndex14isEarlierInstrES0_S0_" title='llvm::SlotIndex::isEarlierInstr' data-ref="_ZN4llvm9SlotIndex14isEarlierInstrES0_S0_">isEarlierInstr</a>(<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::LIS" title='llvm::RegAllocBase::LIS' data-ref="llvm::RegAllocBase::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(<a class="local col2 ref" href="#212MBB" title='MBB' data-ref="212MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11instr_frontEv" title='llvm::MachineBasicBlock::instr_front' data-ref="_ZN4llvm17MachineBasicBlock11instr_frontEv">instr_front</a>()),</td></tr>
<tr><th id="1287">1287</th><td>                                  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SA" title='(anonymous namespace)::RAGreedy::SA' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SA">SA</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZN4llvm13SplitAnalysis18getFirstSplitPointEj" title='llvm::SplitAnalysis::getFirstSplitPoint' data-ref="_ZN4llvm13SplitAnalysis18getFirstSplitPointEj">getFirstSplitPoint</a>(<a class="local col1 ref" href="#211Number" title='Number' data-ref="211Number">Number</a>)))</td></tr>
<tr><th id="1288">1288</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1289">1289</th><td>    <i>// Interference for the live-in value.</i></td></tr>
<tr><th id="1290">1290</th><td>    <b>if</b> (<a class="local col3 ref" href="#203Intf" title='Intf' data-ref="203Intf">Intf</a>.<a class="ref" href="InterferenceCache.h.html#_ZN4llvm17InterferenceCache6Cursor5firstEv" title='llvm::InterferenceCache::Cursor::first' data-ref="_ZN4llvm17InterferenceCache6Cursor5firstEv">first</a>() <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexleES0_" title='llvm::SlotIndex::operator&lt;=' data-ref="_ZNK4llvm9SlotIndexleES0_">&lt;=</a> <a class="tu member" href="#(anonymousnamespace)::RAGreedy::Indexes" title='(anonymous namespace)::RAGreedy::Indexes' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::Indexes">Indexes</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm11SlotIndexes14getMBBStartIdxEj" title='llvm::SlotIndexes::getMBBStartIdx' data-ref="_ZNK4llvm11SlotIndexes14getMBBStartIdxEj">getMBBStartIdx</a>(<a class="local col1 ref" href="#211Number" title='Number' data-ref="211Number">Number</a>))</td></tr>
<tr><th id="1291">1291</th><td>      <a class="local col6 ref" href="#206BCS" title='BCS' data-ref="206BCS">BCS</a>[<a class="local col8 ref" href="#208B" title='B' data-ref="208B">B</a>].<a class="ref" href="SpillPlacement.h.html#llvm::SpillPlacement::BlockConstraint::Entry" title='llvm::SpillPlacement::BlockConstraint::Entry' data-ref="llvm::SpillPlacement::BlockConstraint::Entry">Entry</a> = <a class="type" href="SpillPlacement.h.html#llvm::SpillPlacement" title='llvm::SpillPlacement' data-ref="llvm::SpillPlacement">SpillPlacement</a>::<a class="enum" href="SpillPlacement.h.html#llvm::SpillPlacement::BorderConstraint::MustSpill" title='llvm::SpillPlacement::BorderConstraint::MustSpill' data-ref="llvm::SpillPlacement::BorderConstraint::MustSpill">MustSpill</a>;</td></tr>
<tr><th id="1292">1292</th><td>    <b>else</b></td></tr>
<tr><th id="1293">1293</th><td>      <a class="local col6 ref" href="#206BCS" title='BCS' data-ref="206BCS">BCS</a>[<a class="local col8 ref" href="#208B" title='B' data-ref="208B">B</a>].<a class="ref" href="SpillPlacement.h.html#llvm::SpillPlacement::BlockConstraint::Entry" title='llvm::SpillPlacement::BlockConstraint::Entry' data-ref="llvm::SpillPlacement::BlockConstraint::Entry">Entry</a> = <a class="type" href="SpillPlacement.h.html#llvm::SpillPlacement" title='llvm::SpillPlacement' data-ref="llvm::SpillPlacement">SpillPlacement</a>::<a class="enum" href="SpillPlacement.h.html#llvm::SpillPlacement::BorderConstraint::PrefSpill" title='llvm::SpillPlacement::BorderConstraint::PrefSpill' data-ref="llvm::SpillPlacement::BorderConstraint::PrefSpill">PrefSpill</a>;</td></tr>
<tr><th id="1294">1294</th><td></td></tr>
<tr><th id="1295">1295</th><td>    <i>// Interference for the live-out value.</i></td></tr>
<tr><th id="1296">1296</th><td>    <b>if</b> (<a class="local col3 ref" href="#203Intf" title='Intf' data-ref="203Intf">Intf</a>.<a class="ref" href="InterferenceCache.h.html#_ZN4llvm17InterferenceCache6Cursor4lastEv" title='llvm::InterferenceCache::Cursor::last' data-ref="_ZN4llvm17InterferenceCache6Cursor4lastEv">last</a>() <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexgeES0_" title='llvm::SlotIndex::operator&gt;=' data-ref="_ZNK4llvm9SlotIndexgeES0_">&gt;=</a> <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SA" title='(anonymous namespace)::RAGreedy::SA' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SA">SA</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZN4llvm13SplitAnalysis17getLastSplitPointEj" title='llvm::SplitAnalysis::getLastSplitPoint' data-ref="_ZN4llvm13SplitAnalysis17getLastSplitPointEj">getLastSplitPoint</a>(<a class="local col1 ref" href="#211Number" title='Number' data-ref="211Number">Number</a>))</td></tr>
<tr><th id="1297">1297</th><td>      <a class="local col6 ref" href="#206BCS" title='BCS' data-ref="206BCS">BCS</a>[<a class="local col8 ref" href="#208B" title='B' data-ref="208B">B</a>].<a class="ref" href="SpillPlacement.h.html#llvm::SpillPlacement::BlockConstraint::Exit" title='llvm::SpillPlacement::BlockConstraint::Exit' data-ref="llvm::SpillPlacement::BlockConstraint::Exit">Exit</a> = <a class="type" href="SpillPlacement.h.html#llvm::SpillPlacement" title='llvm::SpillPlacement' data-ref="llvm::SpillPlacement">SpillPlacement</a>::<a class="enum" href="SpillPlacement.h.html#llvm::SpillPlacement::BorderConstraint::MustSpill" title='llvm::SpillPlacement::BorderConstraint::MustSpill' data-ref="llvm::SpillPlacement::BorderConstraint::MustSpill">MustSpill</a>;</td></tr>
<tr><th id="1298">1298</th><td>    <b>else</b></td></tr>
<tr><th id="1299">1299</th><td>      <a class="local col6 ref" href="#206BCS" title='BCS' data-ref="206BCS">BCS</a>[<a class="local col8 ref" href="#208B" title='B' data-ref="208B">B</a>].<a class="ref" href="SpillPlacement.h.html#llvm::SpillPlacement::BlockConstraint::Exit" title='llvm::SpillPlacement::BlockConstraint::Exit' data-ref="llvm::SpillPlacement::BlockConstraint::Exit">Exit</a> = <a class="type" href="SpillPlacement.h.html#llvm::SpillPlacement" title='llvm::SpillPlacement' data-ref="llvm::SpillPlacement">SpillPlacement</a>::<a class="enum" href="SpillPlacement.h.html#llvm::SpillPlacement::BorderConstraint::PrefSpill" title='llvm::SpillPlacement::BorderConstraint::PrefSpill' data-ref="llvm::SpillPlacement::BorderConstraint::PrefSpill">PrefSpill</a>;</td></tr>
<tr><th id="1300">1300</th><td></td></tr>
<tr><th id="1301">1301</th><td>    <b>if</b> (++<a class="local col8 ref" href="#208B" title='B' data-ref="208B">B</a> == <a class="local col5 ref" href="#205GroupSize" title='GroupSize' data-ref="205GroupSize">GroupSize</a>) {</td></tr>
<tr><th id="1302">1302</th><td>      <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SpillPlacer" title='(anonymous namespace)::RAGreedy::SpillPlacer' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::SpillPlacer">SpillPlacer</a>-&gt;<a class="ref" href="SpillPlacement.h.html#_ZN4llvm14SpillPlacement14addConstraintsENS_8ArrayRefINS0_15BlockConstraintEEE" title='llvm::SpillPlacement::addConstraints' data-ref="_ZN4llvm14SpillPlacement14addConstraintsENS_8ArrayRefINS0_15BlockConstraintEEE">addConstraints</a>(<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefEPKT_m" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefEPKT_m">makeArrayRef</a>(<a class="local col6 ref" href="#206BCS" title='BCS' data-ref="206BCS">BCS</a>, <a class="local col8 ref" href="#208B" title='B' data-ref="208B">B</a>));</td></tr>
<tr><th id="1303">1303</th><td>      <a class="local col8 ref" href="#208B" title='B' data-ref="208B">B</a> = <var>0</var>;</td></tr>
<tr><th id="1304">1304</th><td>    }</td></tr>
<tr><th id="1305">1305</th><td>  }</td></tr>
<tr><th id="1306">1306</th><td></td></tr>
<tr><th id="1307">1307</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SpillPlacer" title='(anonymous namespace)::RAGreedy::SpillPlacer' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::SpillPlacer">SpillPlacer</a>-&gt;<a class="ref" href="SpillPlacement.h.html#_ZN4llvm14SpillPlacement14addConstraintsENS_8ArrayRefINS0_15BlockConstraintEEE" title='llvm::SpillPlacement::addConstraints' data-ref="_ZN4llvm14SpillPlacement14addConstraintsENS_8ArrayRefINS0_15BlockConstraintEEE">addConstraints</a>(<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefEPKT_m" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefEPKT_m">makeArrayRef</a>(<a class="local col6 ref" href="#206BCS" title='BCS' data-ref="206BCS">BCS</a>, <a class="local col8 ref" href="#208B" title='B' data-ref="208B">B</a>));</td></tr>
<tr><th id="1308">1308</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SpillPlacer" title='(anonymous namespace)::RAGreedy::SpillPlacer' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::SpillPlacer">SpillPlacer</a>-&gt;<a class="ref" href="SpillPlacement.h.html#_ZN4llvm14SpillPlacement8addLinksENS_8ArrayRefIjEE" title='llvm::SpillPlacement::addLinks' data-ref="_ZN4llvm14SpillPlacement8addLinksENS_8ArrayRefIjEE">addLinks</a>(<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefEPKT_m" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefEPKT_m">makeArrayRef</a>(<a class="local col7 ref" href="#207TBS" title='TBS' data-ref="207TBS">TBS</a>, <a class="local col9 ref" href="#209T" title='T' data-ref="209T">T</a>));</td></tr>
<tr><th id="1309">1309</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1310">1310</th><td>}</td></tr>
<tr><th id="1311">1311</th><td></td></tr>
<tr><th id="1312">1312</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy10growRegionERNS0_20GlobalSplitCandidateE" title='(anonymous namespace)::RAGreedy::growRegion' data-type='bool (anonymous namespace)::RAGreedy::growRegion((anonymous namespace)::RAGreedy::GlobalSplitCandidate &amp; Cand)' data-ref="_ZN12_GLOBAL__N_18RAGreedy10growRegionERNS0_20GlobalSplitCandidateE">growRegion</dfn>(<a class="tu type" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate">GlobalSplitCandidate</a> &amp;<dfn class="local col3 decl" id="213Cand" title='Cand' data-type='(anonymous namespace)::RAGreedy::GlobalSplitCandidate &amp;' data-ref="213Cand">Cand</dfn>) {</td></tr>
<tr><th id="1313">1313</th><td>  <i>// Keep track of through blocks that have not been added to SpillPlacer.</i></td></tr>
<tr><th id="1314">1314</th><td>  <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col4 decl" id="214Todo" title='Todo' data-type='llvm::BitVector' data-ref="214Todo">Todo</dfn> = <a class="ref fake" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1ERKS0_" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1ERKS0_"></a><a class="tu member" href="#(anonymousnamespace)::RAGreedy::SA" title='(anonymous namespace)::RAGreedy::SA' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SA">SA</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZNK4llvm13SplitAnalysis16getThroughBlocksEv" title='llvm::SplitAnalysis::getThroughBlocks' data-ref="_ZNK4llvm13SplitAnalysis16getThroughBlocksEv">getThroughBlocks</a>();</td></tr>
<tr><th id="1315">1315</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col5 decl" id="215ActiveBlocks" title='ActiveBlocks' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="215ActiveBlocks">ActiveBlocks</dfn> = <a class="local col3 ref" href="#213Cand" title='Cand' data-ref="213Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::ActiveBlocks" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::ActiveBlocks' data-use='a' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::ActiveBlocks">ActiveBlocks</a>;</td></tr>
<tr><th id="1316">1316</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="216AddedTo" title='AddedTo' data-type='unsigned int' data-ref="216AddedTo">AddedTo</dfn> = <var>0</var>;</td></tr>
<tr><th id="1317">1317</th><td><u>#<span data-ppcond="1317">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="1318">1318</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="217Visited" title='Visited' data-type='unsigned int' data-ref="217Visited">Visited</dfn> = <var>0</var>;</td></tr>
<tr><th id="1319">1319</th><td><u>#<span data-ppcond="1317">endif</span></u></td></tr>
<tr><th id="1320">1320</th><td></td></tr>
<tr><th id="1321">1321</th><td>  <b>while</b> (<b>true</b>) {</td></tr>
<tr><th id="1322">1322</th><td>    <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col8 decl" id="218NewBundles" title='NewBundles' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="218NewBundles">NewBundles</dfn> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SpillPlacer" title='(anonymous namespace)::RAGreedy::SpillPlacer' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::SpillPlacer">SpillPlacer</a>-&gt;<a class="ref" href="SpillPlacement.h.html#_ZN4llvm14SpillPlacement17getRecentPositiveEv" title='llvm::SpillPlacement::getRecentPositive' data-ref="_ZN4llvm14SpillPlacement17getRecentPositiveEv">getRecentPositive</a>();</td></tr>
<tr><th id="1323">1323</th><td>    <i>// Find new through blocks in the periphery of PrefRegBundles.</i></td></tr>
<tr><th id="1324">1324</th><td>    <b>for</b> (<em>int</em> <dfn class="local col9 decl" id="219i" title='i' data-type='int' data-ref="219i">i</dfn> = <var>0</var>, <dfn class="local col0 decl" id="220e" title='e' data-type='int' data-ref="220e">e</dfn> = <a class="local col8 ref" href="#218NewBundles" title='NewBundles' data-ref="218NewBundles">NewBundles</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>(); <a class="local col9 ref" href="#219i" title='i' data-ref="219i">i</a> != <a class="local col0 ref" href="#220e" title='e' data-ref="220e">e</a>; ++<a class="local col9 ref" href="#219i" title='i' data-ref="219i">i</a>) {</td></tr>
<tr><th id="1325">1325</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="221Bundle" title='Bundle' data-type='unsigned int' data-ref="221Bundle">Bundle</dfn> = <a class="local col8 ref" href="#218NewBundles" title='NewBundles' data-ref="218NewBundles">NewBundles</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col9 ref" href="#219i" title='i' data-ref="219i">i</a>]</a>;</td></tr>
<tr><th id="1326">1326</th><td>      <i>// Look at all blocks connected to Bundle in the full graph.</i></td></tr>
<tr><th id="1327">1327</th><td>      <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col2 decl" id="222Blocks" title='Blocks' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="222Blocks">Blocks</dfn> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::Bundles" title='(anonymous namespace)::RAGreedy::Bundles' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::Bundles">Bundles</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/EdgeBundles.h.html#_ZNK4llvm11EdgeBundles9getBlocksEj" title='llvm::EdgeBundles::getBlocks' data-ref="_ZNK4llvm11EdgeBundles9getBlocksEj">getBlocks</a>(<a class="local col1 ref" href="#221Bundle" title='Bundle' data-ref="221Bundle">Bundle</a>);</td></tr>
<tr><th id="1328">1328</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt;::<a class="typedef" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef{unsignedint}::iterator" title='llvm::ArrayRef&lt;unsigned int&gt;::iterator' data-type='const unsigned int *' data-ref="llvm::ArrayRef{unsignedint}::iterator">iterator</a> <dfn class="local col3 decl" id="223I" title='I' data-type='ArrayRef&lt;unsigned int&gt;::iterator' data-ref="223I">I</dfn> = <a class="local col2 ref" href="#222Blocks" title='Blocks' data-ref="222Blocks">Blocks</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5beginEv" title='llvm::ArrayRef::begin' data-ref="_ZNK4llvm8ArrayRef5beginEv">begin</a>(), <dfn class="local col4 decl" id="224E" title='E' data-type='ArrayRef&lt;unsigned int&gt;::iterator' data-ref="224E">E</dfn> = <a class="local col2 ref" href="#222Blocks" title='Blocks' data-ref="222Blocks">Blocks</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef3endEv" title='llvm::ArrayRef::end' data-ref="_ZNK4llvm8ArrayRef3endEv">end</a>();</td></tr>
<tr><th id="1329">1329</th><td>           <a class="local col3 ref" href="#223I" title='I' data-ref="223I">I</a> != <a class="local col4 ref" href="#224E" title='E' data-ref="224E">E</a>; ++<a class="local col3 ref" href="#223I" title='I' data-ref="223I">I</a>) {</td></tr>
<tr><th id="1330">1330</th><td>        <em>unsigned</em> <dfn class="local col5 decl" id="225Block" title='Block' data-type='unsigned int' data-ref="225Block">Block</dfn> = *<a class="local col3 ref" href="#223I" title='I' data-ref="223I">I</a>;</td></tr>
<tr><th id="1331">1331</th><td>        <b>if</b> (!<a class="local col4 ref" href="#214Todo" title='Todo' data-ref="214Todo">Todo</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col5 ref" href="#225Block" title='Block' data-ref="225Block">Block</a>))</td></tr>
<tr><th id="1332">1332</th><td>          <b>continue</b>;</td></tr>
<tr><th id="1333">1333</th><td>        <a class="local col4 ref" href="#214Todo" title='Todo' data-ref="214Todo">Todo</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5resetEj" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetEj">reset</a>(<a class="local col5 ref" href="#225Block" title='Block' data-ref="225Block">Block</a>);</td></tr>
<tr><th id="1334">1334</th><td>        <i>// This is a new through block. Add it to SpillPlacer later.</i></td></tr>
<tr><th id="1335">1335</th><td>        <a class="local col5 ref" href="#215ActiveBlocks" title='ActiveBlocks' data-ref="215ActiveBlocks">ActiveBlocks</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col5 ref" href="#225Block" title='Block' data-ref="225Block">Block</a>);</td></tr>
<tr><th id="1336">1336</th><td><u>#<span data-ppcond="1336">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="1337">1337</th><td>        ++<a class="local col7 ref" href="#217Visited" title='Visited' data-ref="217Visited">Visited</a>;</td></tr>
<tr><th id="1338">1338</th><td><u>#<span data-ppcond="1336">endif</span></u></td></tr>
<tr><th id="1339">1339</th><td>      }</td></tr>
<tr><th id="1340">1340</th><td>    }</td></tr>
<tr><th id="1341">1341</th><td>    <i>// Any new blocks to add?</i></td></tr>
<tr><th id="1342">1342</th><td>    <b>if</b> (<a class="local col5 ref" href="#215ActiveBlocks" title='ActiveBlocks' data-ref="215ActiveBlocks">ActiveBlocks</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <a class="local col6 ref" href="#216AddedTo" title='AddedTo' data-ref="216AddedTo">AddedTo</a>)</td></tr>
<tr><th id="1343">1343</th><td>      <b>break</b>;</td></tr>
<tr><th id="1344">1344</th><td></td></tr>
<tr><th id="1345">1345</th><td>    <i>// Compute through constraints from the interference, or assume that all</i></td></tr>
<tr><th id="1346">1346</th><td><i>    // through blocks prefer spilling when forming compact regions.</i></td></tr>
<tr><th id="1347">1347</th><td>    <em>auto</em> <dfn class="local col6 decl" id="226NewBlocks" title='NewBlocks' data-type='llvm::ArrayRef&lt;unsigned int&gt;' data-ref="226NewBlocks">NewBlocks</dfn> = <a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefERKNS_15SmallVectorImplIT_EE" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefERKNS_15SmallVectorImplIT_EE">makeArrayRef</a>(<a class="local col5 ref" href="#215ActiveBlocks" title='ActiveBlocks' data-ref="215ActiveBlocks">ActiveBlocks</a>).<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5sliceEm" title='llvm::ArrayRef::slice' data-ref="_ZNK4llvm8ArrayRef5sliceEm">slice</a>(<a class="local col6 ref" href="#216AddedTo" title='AddedTo' data-ref="216AddedTo">AddedTo</a>);</td></tr>
<tr><th id="1348">1348</th><td>    <b>if</b> (<a class="local col3 ref" href="#213Cand" title='Cand' data-ref="213Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::PhysReg" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::PhysReg">PhysReg</a>) {</td></tr>
<tr><th id="1349">1349</th><td>      <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy21addThroughConstraintsEN4llvm17InterferenceCache6CursorENS1_8ArrayRefIjEE" title='(anonymous namespace)::RAGreedy::addThroughConstraints' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy21addThroughConstraintsEN4llvm17InterferenceCache6CursorENS1_8ArrayRefIjEE">addThroughConstraints</a>(<a class="ref fake" href="InterferenceCache.h.html#_ZN4llvm17InterferenceCache6CursorC1ERKS1_" title='llvm::InterferenceCache::Cursor::Cursor' data-ref="_ZN4llvm17InterferenceCache6CursorC1ERKS1_"></a><a class="local col3 ref" href="#213Cand" title='Cand' data-ref="213Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::Intf' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf">Intf</a>, <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned int&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefIjEC1ERKS1_"></a><a class="local col6 ref" href="#226NewBlocks" title='NewBlocks' data-ref="226NewBlocks">NewBlocks</a>))</td></tr>
<tr><th id="1350">1350</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1351">1351</th><td>    } <b>else</b></td></tr>
<tr><th id="1352">1352</th><td>      <i>// Provide a strong negative bias on through blocks to prevent unwanted</i></td></tr>
<tr><th id="1353">1353</th><td><i>      // liveness on loop backedges.</i></td></tr>
<tr><th id="1354">1354</th><td>      <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SpillPlacer" title='(anonymous namespace)::RAGreedy::SpillPlacer' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::SpillPlacer">SpillPlacer</a>-&gt;<a class="ref" href="SpillPlacement.h.html#_ZN4llvm14SpillPlacement12addPrefSpillENS_8ArrayRefIjEEb" title='llvm::SpillPlacement::addPrefSpill' data-ref="_ZN4llvm14SpillPlacement12addPrefSpillENS_8ArrayRefIjEEb">addPrefSpill</a>(<a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned int&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefIjEC1ERKS1_"></a><a class="local col6 ref" href="#226NewBlocks" title='NewBlocks' data-ref="226NewBlocks">NewBlocks</a>, <i>/* Strong= */</i> <b>true</b>);</td></tr>
<tr><th id="1355">1355</th><td>    <a class="local col6 ref" href="#216AddedTo" title='AddedTo' data-ref="216AddedTo">AddedTo</a> = <a class="local col5 ref" href="#215ActiveBlocks" title='ActiveBlocks' data-ref="215ActiveBlocks">ActiveBlocks</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>();</td></tr>
<tr><th id="1356">1356</th><td></td></tr>
<tr><th id="1357">1357</th><td>    <i>// Perhaps iterating can enable more bundles?</i></td></tr>
<tr><th id="1358">1358</th><td>    <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SpillPlacer" title='(anonymous namespace)::RAGreedy::SpillPlacer' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::SpillPlacer">SpillPlacer</a>-&gt;<a class="ref" href="SpillPlacement.h.html#_ZN4llvm14SpillPlacement7iterateEv" title='llvm::SpillPlacement::iterate' data-ref="_ZN4llvm14SpillPlacement7iterateEv">iterate</a>();</td></tr>
<tr><th id="1359">1359</th><td>  }</td></tr>
<tr><th id="1360">1360</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;, v=&quot; &lt;&lt; Visited; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", v="</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col7 ref" href="#217Visited" title='Visited' data-ref="217Visited">Visited</a>);</td></tr>
<tr><th id="1361">1361</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1362">1362</th><td>}</td></tr>
<tr><th id="1363">1363</th><td></td></tr>
<tr><th id="1364">1364</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy17calcCompactRegionERNS0_20GlobalSplitCandidateE">/// calcCompactRegion - Compute the set of edge bundles that should be live</i></td></tr>
<tr><th id="1365">1365</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy17calcCompactRegionERNS0_20GlobalSplitCandidateE">/// when splitting the current live range into compact regions.  Compact</i></td></tr>
<tr><th id="1366">1366</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy17calcCompactRegionERNS0_20GlobalSplitCandidateE">/// regions can be computed without looking at interference.  They are the</i></td></tr>
<tr><th id="1367">1367</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy17calcCompactRegionERNS0_20GlobalSplitCandidateE">/// regions formed by removing all the live-through blocks from the live range.</i></td></tr>
<tr><th id="1368">1368</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy17calcCompactRegionERNS0_20GlobalSplitCandidateE">///</i></td></tr>
<tr><th id="1369">1369</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy17calcCompactRegionERNS0_20GlobalSplitCandidateE">/// Returns false if the current live range is already compact, or if the</i></td></tr>
<tr><th id="1370">1370</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy17calcCompactRegionERNS0_20GlobalSplitCandidateE">/// compact regions would form single block regions anyway.</i></td></tr>
<tr><th id="1371">1371</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy17calcCompactRegionERNS0_20GlobalSplitCandidateE" title='(anonymous namespace)::RAGreedy::calcCompactRegion' data-type='bool (anonymous namespace)::RAGreedy::calcCompactRegion((anonymous namespace)::RAGreedy::GlobalSplitCandidate &amp; Cand)' data-ref="_ZN12_GLOBAL__N_18RAGreedy17calcCompactRegionERNS0_20GlobalSplitCandidateE">calcCompactRegion</dfn>(<a class="tu type" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate">GlobalSplitCandidate</a> &amp;<dfn class="local col7 decl" id="227Cand" title='Cand' data-type='(anonymous namespace)::RAGreedy::GlobalSplitCandidate &amp;' data-ref="227Cand">Cand</dfn>) {</td></tr>
<tr><th id="1372">1372</th><td>  <i>// Without any through blocks, the live range is already compact.</i></td></tr>
<tr><th id="1373">1373</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::RAGreedy::SA" title='(anonymous namespace)::RAGreedy::SA' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SA">SA</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZNK4llvm13SplitAnalysis19getNumThroughBlocksEv" title='llvm::SplitAnalysis::getNumThroughBlocks' data-ref="_ZNK4llvm13SplitAnalysis19getNumThroughBlocksEv">getNumThroughBlocks</a>())</td></tr>
<tr><th id="1374">1374</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1375">1375</th><td></td></tr>
<tr><th id="1376">1376</th><td>  <i>// Compact regions don't correspond to any physreg.</i></td></tr>
<tr><th id="1377">1377</th><td>  <a class="local col7 ref" href="#227Cand" title='Cand' data-ref="227Cand">Cand</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_18RAGreedy20GlobalSplitCandidate5resetERN4llvm17InterferenceCacheEj" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::reset' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy20GlobalSplitCandidate5resetERN4llvm17InterferenceCacheEj">reset</a>(<span class='refarg'><a class="tu member" href="#(anonymousnamespace)::RAGreedy::IntfCache" title='(anonymous namespace)::RAGreedy::IntfCache' data-use='a' data-ref="(anonymousnamespace)::RAGreedy::IntfCache">IntfCache</a></span>, <var>0</var>);</td></tr>
<tr><th id="1378">1378</th><td></td></tr>
<tr><th id="1379">1379</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Compact region bundles&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Compact region bundles"</q>);</td></tr>
<tr><th id="1380">1380</th><td></td></tr>
<tr><th id="1381">1381</th><td>  <i>// Use the spill placer to determine the live bundles. GrowRegion pretends</i></td></tr>
<tr><th id="1382">1382</th><td><i>  // that all the through blocks have interference when PhysReg is unset.</i></td></tr>
<tr><th id="1383">1383</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SpillPlacer" title='(anonymous namespace)::RAGreedy::SpillPlacer' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::SpillPlacer">SpillPlacer</a>-&gt;<a class="ref" href="SpillPlacement.h.html#_ZN4llvm14SpillPlacement7prepareERNS_9BitVectorE" title='llvm::SpillPlacement::prepare' data-ref="_ZN4llvm14SpillPlacement7prepareERNS_9BitVectorE">prepare</a>(<span class='refarg'><a class="local col7 ref" href="#227Cand" title='Cand' data-ref="227Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::LiveBundles" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::LiveBundles' data-use='a' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::LiveBundles">LiveBundles</a></span>);</td></tr>
<tr><th id="1384">1384</th><td></td></tr>
<tr><th id="1385">1385</th><td>  <i>// The static split cost will be zero since Cand.Intf reports no interference.</i></td></tr>
<tr><th id="1386">1386</th><td>  <a class="type" href="../../include/llvm/Support/BlockFrequency.h.html#llvm::BlockFrequency" title='llvm::BlockFrequency' data-ref="llvm::BlockFrequency">BlockFrequency</a> <a class="ref fake" href="../../include/llvm/Support/BlockFrequency.h.html#_ZN4llvm14BlockFrequencyC1Em" title='llvm::BlockFrequency::BlockFrequency' data-ref="_ZN4llvm14BlockFrequencyC1Em"></a><dfn class="local col8 decl" id="228Cost" title='Cost' data-type='llvm::BlockFrequency' data-ref="228Cost">Cost</dfn>;</td></tr>
<tr><th id="1387">1387</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy19addSplitConstraintsEN4llvm17InterferenceCache6CursorERNS1_14BlockFrequencyE" title='(anonymous namespace)::RAGreedy::addSplitConstraints' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy19addSplitConstraintsEN4llvm17InterferenceCache6CursorERNS1_14BlockFrequencyE">addSplitConstraints</a>(<a class="ref fake" href="InterferenceCache.h.html#_ZN4llvm17InterferenceCache6CursorC1ERKS1_" title='llvm::InterferenceCache::Cursor::Cursor' data-ref="_ZN4llvm17InterferenceCache6CursorC1ERKS1_"></a><a class="local col7 ref" href="#227Cand" title='Cand' data-ref="227Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::Intf' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf">Intf</a>, <span class='refarg'><a class="local col8 ref" href="#228Cost" title='Cost' data-ref="228Cost">Cost</a></span>)) {</td></tr>
<tr><th id="1388">1388</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;, none.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", none.\n"</q>);</td></tr>
<tr><th id="1389">1389</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1390">1390</th><td>  }</td></tr>
<tr><th id="1391">1391</th><td></td></tr>
<tr><th id="1392">1392</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy10growRegionERNS0_20GlobalSplitCandidateE" title='(anonymous namespace)::RAGreedy::growRegion' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy10growRegionERNS0_20GlobalSplitCandidateE">growRegion</a>(<span class='refarg'><a class="local col7 ref" href="#227Cand" title='Cand' data-ref="227Cand">Cand</a></span>)) {</td></tr>
<tr><th id="1393">1393</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;, cannot spill all interferences.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", cannot spill all interferences.\n"</q>);</td></tr>
<tr><th id="1394">1394</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1395">1395</th><td>  }</td></tr>
<tr><th id="1396">1396</th><td></td></tr>
<tr><th id="1397">1397</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SpillPlacer" title='(anonymous namespace)::RAGreedy::SpillPlacer' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::SpillPlacer">SpillPlacer</a>-&gt;<a class="ref" href="SpillPlacement.h.html#_ZN4llvm14SpillPlacement6finishEv" title='llvm::SpillPlacement::finish' data-ref="_ZN4llvm14SpillPlacement6finishEv">finish</a>();</td></tr>
<tr><th id="1398">1398</th><td></td></tr>
<tr><th id="1399">1399</th><td>  <b>if</b> (!<a class="local col7 ref" href="#227Cand" title='Cand' data-ref="227Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::LiveBundles" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::LiveBundles' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::LiveBundles">LiveBundles</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector3anyEv" title='llvm::BitVector::any' data-ref="_ZNK4llvm9BitVector3anyEv">any</a>()) {</td></tr>
<tr><th id="1400">1400</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;, none.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", none.\n"</q>);</td></tr>
<tr><th id="1401">1401</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1402">1402</th><td>  }</td></tr>
<tr><th id="1403">1403</th><td></td></tr>
<tr><th id="1404">1404</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { { for (int i : Cand.LiveBundles.set_bits()) dbgs() &lt;&lt; &quot; EB#&quot; &lt;&lt; i; dbgs() &lt;&lt; &quot;.\n&quot;; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="1405">1405</th><td>    <b>for</b> (<em>int</em> <dfn class="local col9 decl" id="229i" title='i' data-type='int' data-ref="229i">i</dfn> : <a class="local col7 ref" href="#227Cand" title='Cand' data-ref="227Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::LiveBundles" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::LiveBundles' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::LiveBundles">LiveBundles</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector8set_bitsEv" title='llvm::BitVector::set_bits' data-ref="_ZNK4llvm9BitVector8set_bitsEv">set_bits</a>())</td></tr>
<tr><th id="1406">1406</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" EB#"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col9 ref" href="#1404" title='i' data-ref="229i">i</a>;</td></tr>
<tr><th id="1407">1407</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>".\n"</q>;</td></tr>
<tr><th id="1408">1408</th><td>  });</td></tr>
<tr><th id="1409">1409</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1410">1410</th><td>}</td></tr>
<tr><th id="1411">1411</th><td></td></tr>
<tr><th id="1412">1412</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy13calcSpillCostEv">/// calcSpillCost - Compute how expensive it would be to split the live range in</i></td></tr>
<tr><th id="1413">1413</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy13calcSpillCostEv">/// SA around all use blocks instead of forming bundle regions.</i></td></tr>
<tr><th id="1414">1414</th><td><a class="type" href="../../include/llvm/Support/BlockFrequency.h.html#llvm::BlockFrequency" title='llvm::BlockFrequency' data-ref="llvm::BlockFrequency">BlockFrequency</a> <a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy13calcSpillCostEv" title='(anonymous namespace)::RAGreedy::calcSpillCost' data-type='llvm::BlockFrequency (anonymous namespace)::RAGreedy::calcSpillCost()' data-ref="_ZN12_GLOBAL__N_18RAGreedy13calcSpillCostEv">calcSpillCost</dfn>() {</td></tr>
<tr><th id="1415">1415</th><td>  <a class="type" href="../../include/llvm/Support/BlockFrequency.h.html#llvm::BlockFrequency" title='llvm::BlockFrequency' data-ref="llvm::BlockFrequency">BlockFrequency</a> <dfn class="local col0 decl" id="230Cost" title='Cost' data-type='llvm::BlockFrequency' data-ref="230Cost">Cost</dfn> = <a class="ref fake" href="../../include/llvm/Support/BlockFrequency.h.html#_ZN4llvm14BlockFrequencyC1Em" title='llvm::BlockFrequency::BlockFrequency' data-ref="_ZN4llvm14BlockFrequencyC1Em"></a><var>0</var>;</td></tr>
<tr><th id="1416">1416</th><td>  <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="SplitKit.h.html#llvm::SplitAnalysis" title='llvm::SplitAnalysis' data-ref="llvm::SplitAnalysis">SplitAnalysis</a>::<a class="type" href="SplitKit.h.html#llvm::SplitAnalysis::BlockInfo" title='llvm::SplitAnalysis::BlockInfo' data-ref="llvm::SplitAnalysis::BlockInfo">BlockInfo</a>&gt; <dfn class="local col1 decl" id="231UseBlocks" title='UseBlocks' data-type='ArrayRef&lt;SplitAnalysis::BlockInfo&gt;' data-ref="231UseBlocks">UseBlocks</dfn> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SA" title='(anonymous namespace)::RAGreedy::SA' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SA">SA</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZNK4llvm13SplitAnalysis12getUseBlocksEv" title='llvm::SplitAnalysis::getUseBlocks' data-ref="_ZNK4llvm13SplitAnalysis12getUseBlocksEv">getUseBlocks</a>();</td></tr>
<tr><th id="1417">1417</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="232i" title='i' data-type='unsigned int' data-ref="232i">i</dfn> = <var>0</var>; <a class="local col2 ref" href="#232i" title='i' data-ref="232i">i</a> != <a class="local col1 ref" href="#231UseBlocks" title='UseBlocks' data-ref="231UseBlocks">UseBlocks</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>(); ++<a class="local col2 ref" href="#232i" title='i' data-ref="232i">i</a>) {</td></tr>
<tr><th id="1418">1418</th><td>    <em>const</em> <a class="type" href="SplitKit.h.html#llvm::SplitAnalysis" title='llvm::SplitAnalysis' data-ref="llvm::SplitAnalysis">SplitAnalysis</a>::<a class="type" href="SplitKit.h.html#llvm::SplitAnalysis::BlockInfo" title='llvm::SplitAnalysis::BlockInfo' data-ref="llvm::SplitAnalysis::BlockInfo">BlockInfo</a> &amp;<dfn class="local col3 decl" id="233BI" title='BI' data-type='const SplitAnalysis::BlockInfo &amp;' data-ref="233BI">BI</dfn> = <a class="local col1 ref" href="#231UseBlocks" title='UseBlocks' data-ref="231UseBlocks">UseBlocks</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col2 ref" href="#232i" title='i' data-ref="232i">i</a>]</a>;</td></tr>
<tr><th id="1419">1419</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="234Number" title='Number' data-type='unsigned int' data-ref="234Number">Number</dfn> = <a class="local col3 ref" href="#233BI" title='BI' data-ref="233BI">BI</a>.<a class="ref" href="SplitKit.h.html#llvm::SplitAnalysis::BlockInfo::MBB" title='llvm::SplitAnalysis::BlockInfo::MBB' data-ref="llvm::SplitAnalysis::BlockInfo::MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>();</td></tr>
<tr><th id="1420">1420</th><td>    <i>// We normally only need one spill instruction - a load or a store.</i></td></tr>
<tr><th id="1421">1421</th><td>    <a class="local col0 ref" href="#230Cost" title='Cost' data-ref="230Cost">Cost</a> <a class="ref" href="../../include/llvm/Support/BlockFrequency.h.html#_ZN4llvm14BlockFrequencypLES0_" title='llvm::BlockFrequency::operator+=' data-ref="_ZN4llvm14BlockFrequencypLES0_">+=</a> <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SpillPlacer" title='(anonymous namespace)::RAGreedy::SpillPlacer' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::SpillPlacer">SpillPlacer</a>-&gt;<a class="ref" href="SpillPlacement.h.html#_ZNK4llvm14SpillPlacement17getBlockFrequencyEj" title='llvm::SpillPlacement::getBlockFrequency' data-ref="_ZNK4llvm14SpillPlacement17getBlockFrequencyEj">getBlockFrequency</a>(<a class="local col4 ref" href="#234Number" title='Number' data-ref="234Number">Number</a>);</td></tr>
<tr><th id="1422">1422</th><td></td></tr>
<tr><th id="1423">1423</th><td>    <i>// Unless the value is redefined in the block.</i></td></tr>
<tr><th id="1424">1424</th><td>    <b>if</b> (<a class="local col3 ref" href="#233BI" title='BI' data-ref="233BI">BI</a>.<a class="ref" href="SplitKit.h.html#llvm::SplitAnalysis::BlockInfo::LiveIn" title='llvm::SplitAnalysis::BlockInfo::LiveIn' data-ref="llvm::SplitAnalysis::BlockInfo::LiveIn">LiveIn</a> &amp;&amp; <a class="local col3 ref" href="#233BI" title='BI' data-ref="233BI">BI</a>.<a class="ref" href="SplitKit.h.html#llvm::SplitAnalysis::BlockInfo::LiveOut" title='llvm::SplitAnalysis::BlockInfo::LiveOut' data-ref="llvm::SplitAnalysis::BlockInfo::LiveOut">LiveOut</a> &amp;&amp; <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexcvbEv" title='llvm::SlotIndex::operator bool' data-ref="_ZNK4llvm9SlotIndexcvbEv"></a><a class="local col3 ref" href="#233BI" title='BI' data-ref="233BI">BI</a>.<a class="ref" href="SplitKit.h.html#llvm::SplitAnalysis::BlockInfo::FirstDef" title='llvm::SplitAnalysis::BlockInfo::FirstDef' data-ref="llvm::SplitAnalysis::BlockInfo::FirstDef">FirstDef</a>)</td></tr>
<tr><th id="1425">1425</th><td>      <a class="local col0 ref" href="#230Cost" title='Cost' data-ref="230Cost">Cost</a> <a class="ref" href="../../include/llvm/Support/BlockFrequency.h.html#_ZN4llvm14BlockFrequencypLES0_" title='llvm::BlockFrequency::operator+=' data-ref="_ZN4llvm14BlockFrequencypLES0_">+=</a> <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SpillPlacer" title='(anonymous namespace)::RAGreedy::SpillPlacer' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::SpillPlacer">SpillPlacer</a>-&gt;<a class="ref" href="SpillPlacement.h.html#_ZNK4llvm14SpillPlacement17getBlockFrequencyEj" title='llvm::SpillPlacement::getBlockFrequency' data-ref="_ZNK4llvm14SpillPlacement17getBlockFrequencyEj">getBlockFrequency</a>(<a class="local col4 ref" href="#234Number" title='Number' data-ref="234Number">Number</a>);</td></tr>
<tr><th id="1426">1426</th><td>  }</td></tr>
<tr><th id="1427">1427</th><td>  <b>return</b> <a class="local col0 ref" href="#230Cost" title='Cost' data-ref="230Cost">Cost</a>;</td></tr>
<tr><th id="1428">1428</th><td>}</td></tr>
<tr><th id="1429">1429</th><td></td></tr>
<tr><th id="1430">1430</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// Check if splitting Evictee will create a local split interval in</i></td></tr>
<tr><th id="1431">1431</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// basic block number BBNumber that may cause a bad eviction chain. This is</i></td></tr>
<tr><th id="1432">1432</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// intended to prevent bad eviction sequences like:</i></td></tr>
<tr><th id="1433">1433</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// movl	%ebp, 8(%esp)           # 4-byte Spill</i></td></tr>
<tr><th id="1434">1434</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// movl	%ecx, %ebp</i></td></tr>
<tr><th id="1435">1435</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// movl	%ebx, %ecx</i></td></tr>
<tr><th id="1436">1436</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// movl	%edi, %ebx</i></td></tr>
<tr><th id="1437">1437</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// movl	%edx, %edi</i></td></tr>
<tr><th id="1438">1438</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// cltd</i></td></tr>
<tr><th id="1439">1439</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// idivl	%esi</i></td></tr>
<tr><th id="1440">1440</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// movl	%edi, %edx</i></td></tr>
<tr><th id="1441">1441</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// movl	%ebx, %edi</i></td></tr>
<tr><th id="1442">1442</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// movl	%ecx, %ebx</i></td></tr>
<tr><th id="1443">1443</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// movl	%ebp, %ecx</i></td></tr>
<tr><th id="1444">1444</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// movl	16(%esp), %ebp          # 4 - byte Reload</i></td></tr>
<tr><th id="1445">1445</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">///</i></td></tr>
<tr><th id="1446">1446</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// Such sequences are created in 2 scenarios:</i></td></tr>
<tr><th id="1447">1447</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">///</i></td></tr>
<tr><th id="1448">1448</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// Scenario #1:</i></td></tr>
<tr><th id="1449">1449</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// %0 is evicted from physreg0 by %1.</i></td></tr>
<tr><th id="1450">1450</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// Evictee %0 is intended for region splitting with split candidate</i></td></tr>
<tr><th id="1451">1451</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// physreg0 (the reg %0 was evicted from).</i></td></tr>
<tr><th id="1452">1452</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// Region splitting creates a local interval because of interference with the</i></td></tr>
<tr><th id="1453">1453</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// evictor %1 (normally region splitting creates 2 interval, the "by reg"</i></td></tr>
<tr><th id="1454">1454</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// and "by stack" intervals and local interval created when interference</i></td></tr>
<tr><th id="1455">1455</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// occurs).</i></td></tr>
<tr><th id="1456">1456</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// One of the split intervals ends up evicting %2 from physreg1.</i></td></tr>
<tr><th id="1457">1457</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// Evictee %2 is intended for region splitting with split candidate</i></td></tr>
<tr><th id="1458">1458</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// physreg1.</i></td></tr>
<tr><th id="1459">1459</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// One of the split intervals ends up evicting %3 from physreg2, etc.</i></td></tr>
<tr><th id="1460">1460</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">///</i></td></tr>
<tr><th id="1461">1461</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// Scenario #2</i></td></tr>
<tr><th id="1462">1462</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// %0 is evicted from physreg0 by %1.</i></td></tr>
<tr><th id="1463">1463</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// %2 is evicted from physreg2 by %3 etc.</i></td></tr>
<tr><th id="1464">1464</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// Evictee %0 is intended for region splitting with split candidate</i></td></tr>
<tr><th id="1465">1465</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// physreg1.</i></td></tr>
<tr><th id="1466">1466</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// Region splitting creates a local interval because of interference with the</i></td></tr>
<tr><th id="1467">1467</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// evictor %1.</i></td></tr>
<tr><th id="1468">1468</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// One of the split intervals ends up evicting back original evictor %1</i></td></tr>
<tr><th id="1469">1469</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// from physreg0 (the reg %0 was evicted from).</i></td></tr>
<tr><th id="1470">1470</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// Another evictee %2 is intended for region splitting with split candidate</i></td></tr>
<tr><th id="1471">1471</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// physreg1.</i></td></tr>
<tr><th id="1472">1472</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// One of the split intervals ends up evicting %3 from physreg2, etc.</i></td></tr>
<tr><th id="1473">1473</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">///</i></td></tr>
<tr><th id="1474">1474</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// <span class="command">\param</span> <span class="arg">Evictee</span>  The register considered to be split.</i></td></tr>
<tr><th id="1475">1475</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// <span class="command">\param</span> <span class="arg">Cand</span>     The split candidate that determines the physical register</i></td></tr>
<tr><th id="1476">1476</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">///                 we are splitting for and the interferences.</i></td></tr>
<tr><th id="1477">1477</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// <span class="command">\param</span> <span class="arg">BBNumber</span> The number of a BB for which the region split process will</i></td></tr>
<tr><th id="1478">1478</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">///                 create a local split interval.</i></td></tr>
<tr><th id="1479">1479</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// <span class="command">\param</span> <span class="arg">Order</span>    The physical registers that may get evicted by a split</i></td></tr>
<tr><th id="1480">1480</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">///                 artifact of Evictee.</i></td></tr>
<tr><th id="1481">1481</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// <span class="command">\return</span> True if splitting Evictee may cause a bad eviction chain, false</i></td></tr>
<tr><th id="1482">1482</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// otherwise.</i></td></tr>
<tr><th id="1483">1483</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE" title='(anonymous namespace)::RAGreedy::splitCanCauseEvictionChain' data-type='bool (anonymous namespace)::RAGreedy::splitCanCauseEvictionChain(unsigned int Evictee, (anonymous namespace)::RAGreedy::GlobalSplitCandidate &amp; Cand, unsigned int BBNumber, const llvm::AllocationOrder &amp; Order)' data-ref="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">splitCanCauseEvictionChain</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="235Evictee" title='Evictee' data-type='unsigned int' data-ref="235Evictee">Evictee</dfn>,</td></tr>
<tr><th id="1484">1484</th><td>                                          <a class="tu type" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate">GlobalSplitCandidate</a> &amp;<dfn class="local col6 decl" id="236Cand" title='Cand' data-type='(anonymous namespace)::RAGreedy::GlobalSplitCandidate &amp;' data-ref="236Cand">Cand</dfn>,</td></tr>
<tr><th id="1485">1485</th><td>                                          <em>unsigned</em> <dfn class="local col7 decl" id="237BBNumber" title='BBNumber' data-type='unsigned int' data-ref="237BBNumber">BBNumber</dfn>,</td></tr>
<tr><th id="1486">1486</th><td>                                          <em>const</em> <a class="type" href="AllocationOrder.h.html#llvm::AllocationOrder" title='llvm::AllocationOrder' data-ref="llvm::AllocationOrder">AllocationOrder</a> &amp;<dfn class="local col8 decl" id="238Order" title='Order' data-type='const llvm::AllocationOrder &amp;' data-ref="238Order">Order</dfn>) {</td></tr>
<tr><th id="1487">1487</th><td>  <a class="tu type" href="#(anonymousnamespace)::RAGreedy::EvictionTrack" title='(anonymous namespace)::RAGreedy::EvictionTrack' data-ref="(anonymousnamespace)::RAGreedy::EvictionTrack">EvictionTrack</a>::<a class="tu typedef" href="#(anonymousnamespace)::RAGreedy::EvictionTrack::EvictorInfo" title='(anonymous namespace)::RAGreedy::EvictionTrack::EvictorInfo' data-type='std::pair&lt;unsigned int, unsigned int&gt;' data-ref="(anonymousnamespace)::RAGreedy::EvictionTrack::EvictorInfo">EvictorInfo</a> <dfn class="local col9 decl" id="239VregEvictorInfo" title='VregEvictorInfo' data-type='EvictionTrack::EvictorInfo' data-ref="239VregEvictorInfo">VregEvictorInfo</dfn> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::LastEvicted" title='(anonymous namespace)::RAGreedy::LastEvicted' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::LastEvicted">LastEvicted</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_18RAGreedy13EvictionTrack10getEvictorEj" title='(anonymous namespace)::RAGreedy::EvictionTrack::getEvictor' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy13EvictionTrack10getEvictorEj">getEvictor</a>(<a class="local col5 ref" href="#235Evictee" title='Evictee' data-ref="235Evictee">Evictee</a>);</td></tr>
<tr><th id="1488">1488</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="240Evictor" title='Evictor' data-type='unsigned int' data-ref="240Evictor">Evictor</dfn> = <a class="local col9 ref" href="#239VregEvictorInfo" title='VregEvictorInfo' data-ref="239VregEvictorInfo">VregEvictorInfo</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="1489">1489</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="241PhysReg" title='PhysReg' data-type='unsigned int' data-ref="241PhysReg">PhysReg</dfn> = <a class="local col9 ref" href="#239VregEvictorInfo" title='VregEvictorInfo' data-ref="239VregEvictorInfo">VregEvictorInfo</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="1490">1490</th><td></td></tr>
<tr><th id="1491">1491</th><td>  <i>// No actual evictor.</i></td></tr>
<tr><th id="1492">1492</th><td>  <b>if</b> (!<a class="local col0 ref" href="#240Evictor" title='Evictor' data-ref="240Evictor">Evictor</a> || !<a class="local col1 ref" href="#241PhysReg" title='PhysReg' data-ref="241PhysReg">PhysReg</a>)</td></tr>
<tr><th id="1493">1493</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1494">1494</th><td></td></tr>
<tr><th id="1495">1495</th><td>  <em>float</em> <dfn class="local col2 decl" id="242MaxWeight" title='MaxWeight' data-type='float' data-ref="242MaxWeight">MaxWeight</dfn> = <var>0</var>;</td></tr>
<tr><th id="1496">1496</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="243FutureEvictedPhysReg" title='FutureEvictedPhysReg' data-type='unsigned int' data-ref="243FutureEvictedPhysReg">FutureEvictedPhysReg</dfn> =</td></tr>
<tr><th id="1497">1497</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy24getCheapestEvicteeWeightERKN4llvm15AllocationOrderERNS1_12LiveIntervalENS1_9SlotIndexES7_Pf" title='(anonymous namespace)::RAGreedy::getCheapestEvicteeWeight' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy24getCheapestEvicteeWeightERKN4llvm15AllocationOrderERNS1_12LiveIntervalENS1_9SlotIndexES7_Pf">getCheapestEvicteeWeight</a>(<a class="local col8 ref" href="#238Order" title='Order' data-ref="238Order">Order</a>, <span class='refarg'><a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::LIS" title='llvm::RegAllocBase::LIS' data-ref="llvm::RegAllocBase::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col5 ref" href="#235Evictee" title='Evictee' data-ref="235Evictee">Evictee</a>)</span>,</td></tr>
<tr><th id="1498">1498</th><td>                               <a class="local col6 ref" href="#236Cand" title='Cand' data-ref="236Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::Intf' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf">Intf</a>.<a class="ref" href="InterferenceCache.h.html#_ZN4llvm17InterferenceCache6Cursor5firstEv" title='llvm::InterferenceCache::Cursor::first' data-ref="_ZN4llvm17InterferenceCache6Cursor5firstEv">first</a>(), <a class="local col6 ref" href="#236Cand" title='Cand' data-ref="236Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::Intf' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf">Intf</a>.<a class="ref" href="InterferenceCache.h.html#_ZN4llvm17InterferenceCache6Cursor4lastEv" title='llvm::InterferenceCache::Cursor::last' data-ref="_ZN4llvm17InterferenceCache6Cursor4lastEv">last</a>(), &amp;<a class="local col2 ref" href="#242MaxWeight" title='MaxWeight' data-ref="242MaxWeight">MaxWeight</a>);</td></tr>
<tr><th id="1499">1499</th><td></td></tr>
<tr><th id="1500">1500</th><td>  <i>// The bad eviction chain occurs when either the split candidate is the</i></td></tr>
<tr><th id="1501">1501</th><td><i>  // evicting reg or one of the split artifact will evict the evicting reg.</i></td></tr>
<tr><th id="1502">1502</th><td>  <b>if</b> ((<a class="local col1 ref" href="#241PhysReg" title='PhysReg' data-ref="241PhysReg">PhysReg</a> != <a class="local col6 ref" href="#236Cand" title='Cand' data-ref="236Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::PhysReg" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::PhysReg">PhysReg</a>) &amp;&amp; (<a class="local col1 ref" href="#241PhysReg" title='PhysReg' data-ref="241PhysReg">PhysReg</a> != <a class="local col3 ref" href="#243FutureEvictedPhysReg" title='FutureEvictedPhysReg' data-ref="243FutureEvictedPhysReg">FutureEvictedPhysReg</a>))</td></tr>
<tr><th id="1503">1503</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1504">1504</th><td></td></tr>
<tr><th id="1505">1505</th><td>  <a class="local col6 ref" href="#236Cand" title='Cand' data-ref="236Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::Intf' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf">Intf</a>.<a class="ref" href="InterferenceCache.h.html#_ZN4llvm17InterferenceCache6Cursor11moveToBlockEj" title='llvm::InterferenceCache::Cursor::moveToBlock' data-ref="_ZN4llvm17InterferenceCache6Cursor11moveToBlockEj">moveToBlock</a>(<a class="local col7 ref" href="#237BBNumber" title='BBNumber' data-ref="237BBNumber">BBNumber</a>);</td></tr>
<tr><th id="1506">1506</th><td></td></tr>
<tr><th id="1507">1507</th><td>  <i>// Check to see if the Evictor contains interference (with Evictee) in the</i></td></tr>
<tr><th id="1508">1508</th><td><i>  // given BB. If so, this interference caused the eviction of Evictee from</i></td></tr>
<tr><th id="1509">1509</th><td><i>  // PhysReg. This suggest that we will create a local interval during the</i></td></tr>
<tr><th id="1510">1510</th><td><i>  // region split to avoid this interference This local interval may cause a bad</i></td></tr>
<tr><th id="1511">1511</th><td><i>  // eviction chain.</i></td></tr>
<tr><th id="1512">1512</th><td>  <b>if</b> (!<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::LIS" title='llvm::RegAllocBase::LIS' data-ref="llvm::RegAllocBase::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals11hasIntervalEj" title='llvm::LiveIntervals::hasInterval' data-ref="_ZNK4llvm13LiveIntervals11hasIntervalEj">hasInterval</a>(<a class="local col0 ref" href="#240Evictor" title='Evictor' data-ref="240Evictor">Evictor</a>))</td></tr>
<tr><th id="1513">1513</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1514">1514</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col4 decl" id="244EvictorLI" title='EvictorLI' data-type='llvm::LiveInterval &amp;' data-ref="244EvictorLI">EvictorLI</dfn> = <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::LIS" title='llvm::RegAllocBase::LIS' data-ref="llvm::RegAllocBase::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col0 ref" href="#240Evictor" title='Evictor' data-ref="240Evictor">Evictor</a>);</td></tr>
<tr><th id="1515">1515</th><td>  <b>if</b> (<a class="local col4 ref" href="#244EvictorLI" title='EvictorLI' data-ref="244EvictorLI">EvictorLI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange21FindSegmentContainingENS_9SlotIndexE" title='llvm::LiveRange::FindSegmentContaining' data-ref="_ZN4llvm9LiveRange21FindSegmentContainingENS_9SlotIndexE">FindSegmentContaining</a>(<a class="local col6 ref" href="#236Cand" title='Cand' data-ref="236Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::Intf' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf">Intf</a>.<a class="ref" href="InterferenceCache.h.html#_ZN4llvm17InterferenceCache6Cursor5firstEv" title='llvm::InterferenceCache::Cursor::first' data-ref="_ZN4llvm17InterferenceCache6Cursor5firstEv">first</a>()) == <a class="local col4 ref" href="#244EvictorLI" title='EvictorLI' data-ref="244EvictorLI">EvictorLI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange3endEv" title='llvm::LiveRange::end' data-ref="_ZN4llvm9LiveRange3endEv">end</a>())</td></tr>
<tr><th id="1516">1516</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1517">1517</th><td></td></tr>
<tr><th id="1518">1518</th><td>  <i>// Now, check to see if the local interval we will create is going to be</i></td></tr>
<tr><th id="1519">1519</th><td><i>  // expensive enough to evict somebody If so, this may cause a bad eviction</i></td></tr>
<tr><th id="1520">1520</th><td><i>  // chain.</i></td></tr>
<tr><th id="1521">1521</th><td>  <a class="type" href="../../include/llvm/CodeGen/CalcSpillWeights.h.html#llvm::VirtRegAuxInfo" title='llvm::VirtRegAuxInfo' data-ref="llvm::VirtRegAuxInfo">VirtRegAuxInfo</a> <dfn class="local col5 decl" id="245VRAI" title='VRAI' data-type='llvm::VirtRegAuxInfo' data-ref="245VRAI">VRAI</dfn><a class="ref" href="../../include/llvm/CodeGen/CalcSpillWeights.h.html#_ZN4llvm14VirtRegAuxInfoC1ERNS_15MachineFunctionERNS_13LiveIntervalsEPNS_10VirtRegMapERKNS_15MachineLoopInfoERKNS_25MachineBlockFrequencyInfoEPFffjjE" title='llvm::VirtRegAuxInfo::VirtRegAuxInfo' data-ref="_ZN4llvm14VirtRegAuxInfoC1ERNS_15MachineFunctionERNS_13LiveIntervalsEPNS_10VirtRegMapERKNS_15MachineLoopInfoERKNS_25MachineBlockFrequencyInfoEPFffjjE">(</a>*<a class="tu member" href="#(anonymousnamespace)::RAGreedy::MF" title='(anonymous namespace)::RAGreedy::MF' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::MF">MF</a>, *<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::LIS" title='llvm::RegAllocBase::LIS' data-ref="llvm::RegAllocBase::LIS">LIS</a>, <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::VRM" title='llvm::RegAllocBase::VRM' data-ref="llvm::RegAllocBase::VRM">VRM</a>, <a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;(), *<a class="tu member" href="#(anonymousnamespace)::RAGreedy::MBFI" title='(anonymous namespace)::RAGreedy::MBFI' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::MBFI">MBFI</a>);</td></tr>
<tr><th id="1522">1522</th><td>  <em>float</em> <dfn class="local col6 decl" id="246splitArtifactWeight" title='splitArtifactWeight' data-type='float' data-ref="246splitArtifactWeight">splitArtifactWeight</dfn> =</td></tr>
<tr><th id="1523">1523</th><td>      <a class="local col5 ref" href="#245VRAI" title='VRAI' data-ref="245VRAI">VRAI</a>.<a class="ref" href="../../include/llvm/CodeGen/CalcSpillWeights.h.html#_ZN4llvm14VirtRegAuxInfo12futureWeightERNS_12LiveIntervalENS_9SlotIndexES3_" title='llvm::VirtRegAuxInfo::futureWeight' data-ref="_ZN4llvm14VirtRegAuxInfo12futureWeightERNS_12LiveIntervalENS_9SlotIndexES3_">futureWeight</a>(<span class='refarg'><a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::LIS" title='llvm::RegAllocBase::LIS' data-ref="llvm::RegAllocBase::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col5 ref" href="#235Evictee" title='Evictee' data-ref="235Evictee">Evictee</a>)</span>,</td></tr>
<tr><th id="1524">1524</th><td>                        <a class="local col6 ref" href="#236Cand" title='Cand' data-ref="236Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::Intf' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf">Intf</a>.<a class="ref" href="InterferenceCache.h.html#_ZN4llvm17InterferenceCache6Cursor5firstEv" title='llvm::InterferenceCache::Cursor::first' data-ref="_ZN4llvm17InterferenceCache6Cursor5firstEv">first</a>().<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex12getPrevIndexEv" title='llvm::SlotIndex::getPrevIndex' data-ref="_ZNK4llvm9SlotIndex12getPrevIndexEv">getPrevIndex</a>(), <a class="local col6 ref" href="#236Cand" title='Cand' data-ref="236Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::Intf' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf">Intf</a>.<a class="ref" href="InterferenceCache.h.html#_ZN4llvm17InterferenceCache6Cursor4lastEv" title='llvm::InterferenceCache::Cursor::last' data-ref="_ZN4llvm17InterferenceCache6Cursor4lastEv">last</a>());</td></tr>
<tr><th id="1525">1525</th><td>  <b>if</b> (<a class="local col6 ref" href="#246splitArtifactWeight" title='splitArtifactWeight' data-ref="246splitArtifactWeight">splitArtifactWeight</a> &gt;= <var>0</var> &amp;&amp; <a class="local col6 ref" href="#246splitArtifactWeight" title='splitArtifactWeight' data-ref="246splitArtifactWeight">splitArtifactWeight</a> &lt; <a class="local col2 ref" href="#242MaxWeight" title='MaxWeight' data-ref="242MaxWeight">MaxWeight</a>)</td></tr>
<tr><th id="1526">1526</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1527">1527</th><td></td></tr>
<tr><th id="1528">1528</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1529">1529</th><td>}</td></tr>
<tr><th id="1530">1530</th><td></td></tr>
<tr><th id="1531">1531</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23splitCanCauseLocalSpillEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// Check if splitting VirtRegToSplit will create a local split interval</i></td></tr>
<tr><th id="1532">1532</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23splitCanCauseLocalSpillEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// in basic block number BBNumber that may cause a spill.</i></td></tr>
<tr><th id="1533">1533</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23splitCanCauseLocalSpillEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">///</i></td></tr>
<tr><th id="1534">1534</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23splitCanCauseLocalSpillEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// <span class="command">\param</span> <span class="arg">VirtRegToSplit</span> The register considered to be split.</i></td></tr>
<tr><th id="1535">1535</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23splitCanCauseLocalSpillEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// <span class="command">\param</span> <span class="arg">Cand</span>           The split candidate that determines the physical</i></td></tr>
<tr><th id="1536">1536</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23splitCanCauseLocalSpillEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">///                       register we are splitting for and the interferences.</i></td></tr>
<tr><th id="1537">1537</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23splitCanCauseLocalSpillEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// <span class="command">\param</span> <span class="arg">BBNumber</span>       The number of a BB for which the region split process</i></td></tr>
<tr><th id="1538">1538</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23splitCanCauseLocalSpillEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">///                       will create a local split interval.</i></td></tr>
<tr><th id="1539">1539</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23splitCanCauseLocalSpillEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// <span class="command">\param</span> <span class="arg">Order</span>          The physical registers that may get evicted by a</i></td></tr>
<tr><th id="1540">1540</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23splitCanCauseLocalSpillEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">///                       split artifact of VirtRegToSplit.</i></td></tr>
<tr><th id="1541">1541</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23splitCanCauseLocalSpillEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// <span class="command">\return</span> True if splitting VirtRegToSplit may cause a spill, false</i></td></tr>
<tr><th id="1542">1542</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23splitCanCauseLocalSpillEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">/// otherwise.</i></td></tr>
<tr><th id="1543">1543</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy23splitCanCauseLocalSpillEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE" title='(anonymous namespace)::RAGreedy::splitCanCauseLocalSpill' data-type='bool (anonymous namespace)::RAGreedy::splitCanCauseLocalSpill(unsigned int VirtRegToSplit, (anonymous namespace)::RAGreedy::GlobalSplitCandidate &amp; Cand, unsigned int BBNumber, const llvm::AllocationOrder &amp; Order)' data-ref="_ZN12_GLOBAL__N_18RAGreedy23splitCanCauseLocalSpillEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">splitCanCauseLocalSpill</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="247VirtRegToSplit" title='VirtRegToSplit' data-type='unsigned int' data-ref="247VirtRegToSplit">VirtRegToSplit</dfn>,</td></tr>
<tr><th id="1544">1544</th><td>                                       <a class="tu type" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate">GlobalSplitCandidate</a> &amp;<dfn class="local col8 decl" id="248Cand" title='Cand' data-type='(anonymous namespace)::RAGreedy::GlobalSplitCandidate &amp;' data-ref="248Cand">Cand</dfn>,</td></tr>
<tr><th id="1545">1545</th><td>                                       <em>unsigned</em> <dfn class="local col9 decl" id="249BBNumber" title='BBNumber' data-type='unsigned int' data-ref="249BBNumber">BBNumber</dfn>,</td></tr>
<tr><th id="1546">1546</th><td>                                       <em>const</em> <a class="type" href="AllocationOrder.h.html#llvm::AllocationOrder" title='llvm::AllocationOrder' data-ref="llvm::AllocationOrder">AllocationOrder</a> &amp;<dfn class="local col0 decl" id="250Order" title='Order' data-type='const llvm::AllocationOrder &amp;' data-ref="250Order">Order</dfn>) {</td></tr>
<tr><th id="1547">1547</th><td>  <a class="local col8 ref" href="#248Cand" title='Cand' data-ref="248Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::Intf' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf">Intf</a>.<a class="ref" href="InterferenceCache.h.html#_ZN4llvm17InterferenceCache6Cursor11moveToBlockEj" title='llvm::InterferenceCache::Cursor::moveToBlock' data-ref="_ZN4llvm17InterferenceCache6Cursor11moveToBlockEj">moveToBlock</a>(<a class="local col9 ref" href="#249BBNumber" title='BBNumber' data-ref="249BBNumber">BBNumber</a>);</td></tr>
<tr><th id="1548">1548</th><td></td></tr>
<tr><th id="1549">1549</th><td>  <i>// Check if the local interval will find a non interfereing assignment.</i></td></tr>
<tr><th id="1550">1550</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col1 decl" id="251PhysReg" title='PhysReg' data-type='unsigned short' data-ref="251PhysReg">PhysReg</dfn> : <a class="local col0 ref" href="#250Order" title='Order' data-ref="250Order">Order</a>.<a class="ref" href="AllocationOrder.h.html#_ZNK4llvm15AllocationOrder8getOrderEv" title='llvm::AllocationOrder::getOrder' data-ref="_ZNK4llvm15AllocationOrder8getOrderEv">getOrder</a>()) {</td></tr>
<tr><th id="1551">1551</th><td>    <b>if</b> (!<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::Matrix" title='llvm::RegAllocBase::Matrix' data-ref="llvm::RegAllocBase::Matrix">Matrix</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZN4llvm13LiveRegMatrix17checkInterferenceENS_9SlotIndexES1_j" title='llvm::LiveRegMatrix::checkInterference' data-ref="_ZN4llvm13LiveRegMatrix17checkInterferenceENS_9SlotIndexES1_j">checkInterference</a>(<a class="local col8 ref" href="#248Cand" title='Cand' data-ref="248Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::Intf' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf">Intf</a>.<a class="ref" href="InterferenceCache.h.html#_ZN4llvm17InterferenceCache6Cursor5firstEv" title='llvm::InterferenceCache::Cursor::first' data-ref="_ZN4llvm17InterferenceCache6Cursor5firstEv">first</a>().<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex12getPrevIndexEv" title='llvm::SlotIndex::getPrevIndex' data-ref="_ZNK4llvm9SlotIndex12getPrevIndexEv">getPrevIndex</a>(),</td></tr>
<tr><th id="1552">1552</th><td>                                   <a class="local col8 ref" href="#248Cand" title='Cand' data-ref="248Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::Intf' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf">Intf</a>.<a class="ref" href="InterferenceCache.h.html#_ZN4llvm17InterferenceCache6Cursor4lastEv" title='llvm::InterferenceCache::Cursor::last' data-ref="_ZN4llvm17InterferenceCache6Cursor4lastEv">last</a>(), <a class="local col1 ref" href="#251PhysReg" title='PhysReg' data-ref="251PhysReg">PhysReg</a>))</td></tr>
<tr><th id="1553">1553</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1554">1554</th><td>  }</td></tr>
<tr><th id="1555">1555</th><td></td></tr>
<tr><th id="1556">1556</th><td>  <i>// Check if the local interval will evict a cheaper interval.</i></td></tr>
<tr><th id="1557">1557</th><td>  <em>float</em> <dfn class="local col2 decl" id="252CheapestEvictWeight" title='CheapestEvictWeight' data-type='float' data-ref="252CheapestEvictWeight">CheapestEvictWeight</dfn> = <var>0</var>;</td></tr>
<tr><th id="1558">1558</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="253FutureEvictedPhysReg" title='FutureEvictedPhysReg' data-type='unsigned int' data-ref="253FutureEvictedPhysReg">FutureEvictedPhysReg</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy24getCheapestEvicteeWeightERKN4llvm15AllocationOrderERNS1_12LiveIntervalENS1_9SlotIndexES7_Pf" title='(anonymous namespace)::RAGreedy::getCheapestEvicteeWeight' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy24getCheapestEvicteeWeightERKN4llvm15AllocationOrderERNS1_12LiveIntervalENS1_9SlotIndexES7_Pf">getCheapestEvicteeWeight</a>(</td></tr>
<tr><th id="1559">1559</th><td>      <a class="local col0 ref" href="#250Order" title='Order' data-ref="250Order">Order</a>, <span class='refarg'><a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::LIS" title='llvm::RegAllocBase::LIS' data-ref="llvm::RegAllocBase::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col7 ref" href="#247VirtRegToSplit" title='VirtRegToSplit' data-ref="247VirtRegToSplit">VirtRegToSplit</a>)</span>, <a class="local col8 ref" href="#248Cand" title='Cand' data-ref="248Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::Intf' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf">Intf</a>.<a class="ref" href="InterferenceCache.h.html#_ZN4llvm17InterferenceCache6Cursor5firstEv" title='llvm::InterferenceCache::Cursor::first' data-ref="_ZN4llvm17InterferenceCache6Cursor5firstEv">first</a>(),</td></tr>
<tr><th id="1560">1560</th><td>      <a class="local col8 ref" href="#248Cand" title='Cand' data-ref="248Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::Intf' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf">Intf</a>.<a class="ref" href="InterferenceCache.h.html#_ZN4llvm17InterferenceCache6Cursor4lastEv" title='llvm::InterferenceCache::Cursor::last' data-ref="_ZN4llvm17InterferenceCache6Cursor4lastEv">last</a>(), &amp;<a class="local col2 ref" href="#252CheapestEvictWeight" title='CheapestEvictWeight' data-ref="252CheapestEvictWeight">CheapestEvictWeight</a>);</td></tr>
<tr><th id="1561">1561</th><td></td></tr>
<tr><th id="1562">1562</th><td>  <i>// Have we found an interval that can be evicted?</i></td></tr>
<tr><th id="1563">1563</th><td>  <b>if</b> (<a class="local col3 ref" href="#253FutureEvictedPhysReg" title='FutureEvictedPhysReg' data-ref="253FutureEvictedPhysReg">FutureEvictedPhysReg</a>) {</td></tr>
<tr><th id="1564">1564</th><td>    <a class="type" href="../../include/llvm/CodeGen/CalcSpillWeights.h.html#llvm::VirtRegAuxInfo" title='llvm::VirtRegAuxInfo' data-ref="llvm::VirtRegAuxInfo">VirtRegAuxInfo</a> <dfn class="local col4 decl" id="254VRAI" title='VRAI' data-type='llvm::VirtRegAuxInfo' data-ref="254VRAI">VRAI</dfn><a class="ref" href="../../include/llvm/CodeGen/CalcSpillWeights.h.html#_ZN4llvm14VirtRegAuxInfoC1ERNS_15MachineFunctionERNS_13LiveIntervalsEPNS_10VirtRegMapERKNS_15MachineLoopInfoERKNS_25MachineBlockFrequencyInfoEPFffjjE" title='llvm::VirtRegAuxInfo::VirtRegAuxInfo' data-ref="_ZN4llvm14VirtRegAuxInfoC1ERNS_15MachineFunctionERNS_13LiveIntervalsEPNS_10VirtRegMapERKNS_15MachineLoopInfoERKNS_25MachineBlockFrequencyInfoEPFffjjE">(</a>*<a class="tu member" href="#(anonymousnamespace)::RAGreedy::MF" title='(anonymous namespace)::RAGreedy::MF' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::MF">MF</a>, *<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::LIS" title='llvm::RegAllocBase::LIS' data-ref="llvm::RegAllocBase::LIS">LIS</a>, <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::VRM" title='llvm::RegAllocBase::VRM' data-ref="llvm::RegAllocBase::VRM">VRM</a>, <a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;(), *<a class="tu member" href="#(anonymousnamespace)::RAGreedy::MBFI" title='(anonymous namespace)::RAGreedy::MBFI' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::MBFI">MBFI</a>);</td></tr>
<tr><th id="1565">1565</th><td>    <em>float</em> <dfn class="local col5 decl" id="255splitArtifactWeight" title='splitArtifactWeight' data-type='float' data-ref="255splitArtifactWeight">splitArtifactWeight</dfn> =</td></tr>
<tr><th id="1566">1566</th><td>        <a class="local col4 ref" href="#254VRAI" title='VRAI' data-ref="254VRAI">VRAI</a>.<a class="ref" href="../../include/llvm/CodeGen/CalcSpillWeights.h.html#_ZN4llvm14VirtRegAuxInfo12futureWeightERNS_12LiveIntervalENS_9SlotIndexES3_" title='llvm::VirtRegAuxInfo::futureWeight' data-ref="_ZN4llvm14VirtRegAuxInfo12futureWeightERNS_12LiveIntervalENS_9SlotIndexES3_">futureWeight</a>(<span class='refarg'><a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::LIS" title='llvm::RegAllocBase::LIS' data-ref="llvm::RegAllocBase::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col7 ref" href="#247VirtRegToSplit" title='VirtRegToSplit' data-ref="247VirtRegToSplit">VirtRegToSplit</a>)</span>,</td></tr>
<tr><th id="1567">1567</th><td>                          <a class="local col8 ref" href="#248Cand" title='Cand' data-ref="248Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::Intf' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf">Intf</a>.<a class="ref" href="InterferenceCache.h.html#_ZN4llvm17InterferenceCache6Cursor5firstEv" title='llvm::InterferenceCache::Cursor::first' data-ref="_ZN4llvm17InterferenceCache6Cursor5firstEv">first</a>().<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex12getPrevIndexEv" title='llvm::SlotIndex::getPrevIndex' data-ref="_ZNK4llvm9SlotIndex12getPrevIndexEv">getPrevIndex</a>(), <a class="local col8 ref" href="#248Cand" title='Cand' data-ref="248Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::Intf' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf">Intf</a>.<a class="ref" href="InterferenceCache.h.html#_ZN4llvm17InterferenceCache6Cursor4lastEv" title='llvm::InterferenceCache::Cursor::last' data-ref="_ZN4llvm17InterferenceCache6Cursor4lastEv">last</a>());</td></tr>
<tr><th id="1568">1568</th><td>    <i>// Will the weight of the local interval be higher than the cheapest evictee</i></td></tr>
<tr><th id="1569">1569</th><td><i>    // weight? If so it will evict it and will not cause a spill.</i></td></tr>
<tr><th id="1570">1570</th><td>    <b>if</b> (<a class="local col5 ref" href="#255splitArtifactWeight" title='splitArtifactWeight' data-ref="255splitArtifactWeight">splitArtifactWeight</a> &gt;= <var>0</var> &amp;&amp; <a class="local col5 ref" href="#255splitArtifactWeight" title='splitArtifactWeight' data-ref="255splitArtifactWeight">splitArtifactWeight</a> &gt; <a class="local col2 ref" href="#252CheapestEvictWeight" title='CheapestEvictWeight' data-ref="252CheapestEvictWeight">CheapestEvictWeight</a>)</td></tr>
<tr><th id="1571">1571</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1572">1572</th><td>  }</td></tr>
<tr><th id="1573">1573</th><td></td></tr>
<tr><th id="1574">1574</th><td>  <i>// The local interval is not able to find non interferencing assignment and</i></td></tr>
<tr><th id="1575">1575</th><td><i>  // not able to evict a less worthy interval, therfore, it can cause a spill.</i></td></tr>
<tr><th id="1576">1576</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1577">1577</th><td>}</td></tr>
<tr><th id="1578">1578</th><td></td></tr>
<tr><th id="1579">1579</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy19calcGlobalSplitCostERNS0_20GlobalSplitCandidateERKN4llvm15AllocationOrderEPb">/// calcGlobalSplitCost - Return the global split cost of following the split</i></td></tr>
<tr><th id="1580">1580</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy19calcGlobalSplitCostERNS0_20GlobalSplitCandidateERKN4llvm15AllocationOrderEPb">/// pattern in LiveBundles. This cost should be added to the local cost of the</i></td></tr>
<tr><th id="1581">1581</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy19calcGlobalSplitCostERNS0_20GlobalSplitCandidateERKN4llvm15AllocationOrderEPb">/// interference pattern in SplitConstraints.</i></td></tr>
<tr><th id="1582">1582</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy19calcGlobalSplitCostERNS0_20GlobalSplitCandidateERKN4llvm15AllocationOrderEPb">///</i></td></tr>
<tr><th id="1583">1583</th><td><a class="type" href="../../include/llvm/Support/BlockFrequency.h.html#llvm::BlockFrequency" title='llvm::BlockFrequency' data-ref="llvm::BlockFrequency">BlockFrequency</a> <a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy19calcGlobalSplitCostERNS0_20GlobalSplitCandidateERKN4llvm15AllocationOrderEPb" title='(anonymous namespace)::RAGreedy::calcGlobalSplitCost' data-type='llvm::BlockFrequency (anonymous namespace)::RAGreedy::calcGlobalSplitCost((anonymous namespace)::RAGreedy::GlobalSplitCandidate &amp; Cand, const llvm::AllocationOrder &amp; Order, bool * CanCauseEvictionChain)' data-ref="_ZN12_GLOBAL__N_18RAGreedy19calcGlobalSplitCostERNS0_20GlobalSplitCandidateERKN4llvm15AllocationOrderEPb">calcGlobalSplitCost</dfn>(<a class="tu type" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate">GlobalSplitCandidate</a> &amp;<dfn class="local col6 decl" id="256Cand" title='Cand' data-type='(anonymous namespace)::RAGreedy::GlobalSplitCandidate &amp;' data-ref="256Cand">Cand</dfn>,</td></tr>
<tr><th id="1584">1584</th><td>                                             <em>const</em> <a class="type" href="AllocationOrder.h.html#llvm::AllocationOrder" title='llvm::AllocationOrder' data-ref="llvm::AllocationOrder">AllocationOrder</a> &amp;<dfn class="local col7 decl" id="257Order" title='Order' data-type='const llvm::AllocationOrder &amp;' data-ref="257Order">Order</dfn>,</td></tr>
<tr><th id="1585">1585</th><td>                                             <em>bool</em> *<dfn class="local col8 decl" id="258CanCauseEvictionChain" title='CanCauseEvictionChain' data-type='bool *' data-ref="258CanCauseEvictionChain">CanCauseEvictionChain</dfn>) {</td></tr>
<tr><th id="1586">1586</th><td>  <a class="type" href="../../include/llvm/Support/BlockFrequency.h.html#llvm::BlockFrequency" title='llvm::BlockFrequency' data-ref="llvm::BlockFrequency">BlockFrequency</a> <dfn class="local col9 decl" id="259GlobalCost" title='GlobalCost' data-type='llvm::BlockFrequency' data-ref="259GlobalCost">GlobalCost</dfn> = <a class="ref fake" href="../../include/llvm/Support/BlockFrequency.h.html#_ZN4llvm14BlockFrequencyC1Em" title='llvm::BlockFrequency::BlockFrequency' data-ref="_ZN4llvm14BlockFrequencyC1Em"></a><var>0</var>;</td></tr>
<tr><th id="1587">1587</th><td>  <em>const</em> <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col0 decl" id="260LiveBundles" title='LiveBundles' data-type='const llvm::BitVector &amp;' data-ref="260LiveBundles">LiveBundles</dfn> = <a class="local col6 ref" href="#256Cand" title='Cand' data-ref="256Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::LiveBundles" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::LiveBundles' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::LiveBundles">LiveBundles</a>;</td></tr>
<tr><th id="1588">1588</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="261VirtRegToSplit" title='VirtRegToSplit' data-type='unsigned int' data-ref="261VirtRegToSplit">VirtRegToSplit</dfn> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SA" title='(anonymous namespace)::RAGreedy::SA' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SA">SA</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZNK4llvm13SplitAnalysis9getParentEv" title='llvm::SplitAnalysis::getParent' data-ref="_ZNK4llvm13SplitAnalysis9getParentEv">getParent</a>().<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>;</td></tr>
<tr><th id="1589">1589</th><td>  <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="SplitKit.h.html#llvm::SplitAnalysis" title='llvm::SplitAnalysis' data-ref="llvm::SplitAnalysis">SplitAnalysis</a>::<a class="type" href="SplitKit.h.html#llvm::SplitAnalysis::BlockInfo" title='llvm::SplitAnalysis::BlockInfo' data-ref="llvm::SplitAnalysis::BlockInfo">BlockInfo</a>&gt; <dfn class="local col2 decl" id="262UseBlocks" title='UseBlocks' data-type='ArrayRef&lt;SplitAnalysis::BlockInfo&gt;' data-ref="262UseBlocks">UseBlocks</dfn> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SA" title='(anonymous namespace)::RAGreedy::SA' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SA">SA</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZNK4llvm13SplitAnalysis12getUseBlocksEv" title='llvm::SplitAnalysis::getUseBlocks' data-ref="_ZNK4llvm13SplitAnalysis12getUseBlocksEv">getUseBlocks</a>();</td></tr>
<tr><th id="1590">1590</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="263i" title='i' data-type='unsigned int' data-ref="263i">i</dfn> = <var>0</var>; <a class="local col3 ref" href="#263i" title='i' data-ref="263i">i</a> != <a class="local col2 ref" href="#262UseBlocks" title='UseBlocks' data-ref="262UseBlocks">UseBlocks</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>(); ++<a class="local col3 ref" href="#263i" title='i' data-ref="263i">i</a>) {</td></tr>
<tr><th id="1591">1591</th><td>    <em>const</em> <a class="type" href="SplitKit.h.html#llvm::SplitAnalysis" title='llvm::SplitAnalysis' data-ref="llvm::SplitAnalysis">SplitAnalysis</a>::<a class="type" href="SplitKit.h.html#llvm::SplitAnalysis::BlockInfo" title='llvm::SplitAnalysis::BlockInfo' data-ref="llvm::SplitAnalysis::BlockInfo">BlockInfo</a> &amp;<dfn class="local col4 decl" id="264BI" title='BI' data-type='const SplitAnalysis::BlockInfo &amp;' data-ref="264BI">BI</dfn> = <a class="local col2 ref" href="#262UseBlocks" title='UseBlocks' data-ref="262UseBlocks">UseBlocks</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col3 ref" href="#263i" title='i' data-ref="263i">i</a>]</a>;</td></tr>
<tr><th id="1592">1592</th><td>    <a class="type" href="SpillPlacement.h.html#llvm::SpillPlacement" title='llvm::SpillPlacement' data-ref="llvm::SpillPlacement">SpillPlacement</a>::<a class="type" href="SpillPlacement.h.html#llvm::SpillPlacement::BlockConstraint" title='llvm::SpillPlacement::BlockConstraint' data-ref="llvm::SpillPlacement::BlockConstraint">BlockConstraint</a> &amp;<dfn class="local col5 decl" id="265BC" title='BC' data-type='SpillPlacement::BlockConstraint &amp;' data-ref="265BC">BC</dfn> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SplitConstraints" title='(anonymous namespace)::RAGreedy::SplitConstraints' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SplitConstraints">SplitConstraints</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#263i" title='i' data-ref="263i">i</a>]</a>;</td></tr>
<tr><th id="1593">1593</th><td>    <em>bool</em> <dfn class="local col6 decl" id="266RegIn" title='RegIn' data-type='bool' data-ref="266RegIn">RegIn</dfn>  = <a class="local col0 ref" href="#260LiveBundles" title='LiveBundles' data-ref="260LiveBundles">LiveBundles</a><a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVectorixEj" title='llvm::BitVector::operator[]' data-ref="_ZNK4llvm9BitVectorixEj">[<a class="tu member" href="#(anonymousnamespace)::RAGreedy::Bundles" title='(anonymous namespace)::RAGreedy::Bundles' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::Bundles">Bundles</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/EdgeBundles.h.html#_ZNK4llvm11EdgeBundles9getBundleEjb" title='llvm::EdgeBundles::getBundle' data-ref="_ZNK4llvm11EdgeBundles9getBundleEjb">getBundle</a>(<a class="local col5 ref" href="#265BC" title='BC' data-ref="265BC">BC</a>.<a class="ref" href="SpillPlacement.h.html#llvm::SpillPlacement::BlockConstraint::Number" title='llvm::SpillPlacement::BlockConstraint::Number' data-ref="llvm::SpillPlacement::BlockConstraint::Number">Number</a>, <b>false</b>)]</a>;</td></tr>
<tr><th id="1594">1594</th><td>    <em>bool</em> <dfn class="local col7 decl" id="267RegOut" title='RegOut' data-type='bool' data-ref="267RegOut">RegOut</dfn> = <a class="local col0 ref" href="#260LiveBundles" title='LiveBundles' data-ref="260LiveBundles">LiveBundles</a><a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVectorixEj" title='llvm::BitVector::operator[]' data-ref="_ZNK4llvm9BitVectorixEj">[<a class="tu member" href="#(anonymousnamespace)::RAGreedy::Bundles" title='(anonymous namespace)::RAGreedy::Bundles' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::Bundles">Bundles</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/EdgeBundles.h.html#_ZNK4llvm11EdgeBundles9getBundleEjb" title='llvm::EdgeBundles::getBundle' data-ref="_ZNK4llvm11EdgeBundles9getBundleEjb">getBundle</a>(<a class="local col5 ref" href="#265BC" title='BC' data-ref="265BC">BC</a>.<a class="ref" href="SpillPlacement.h.html#llvm::SpillPlacement::BlockConstraint::Number" title='llvm::SpillPlacement::BlockConstraint::Number' data-ref="llvm::SpillPlacement::BlockConstraint::Number">Number</a>, <b>true</b>)]</a>;</td></tr>
<tr><th id="1595">1595</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="268Ins" title='Ins' data-type='unsigned int' data-ref="268Ins">Ins</dfn> = <var>0</var>;</td></tr>
<tr><th id="1596">1596</th><td></td></tr>
<tr><th id="1597">1597</th><td>    <a class="local col6 ref" href="#256Cand" title='Cand' data-ref="256Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::Intf' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf">Intf</a>.<a class="ref" href="InterferenceCache.h.html#_ZN4llvm17InterferenceCache6Cursor11moveToBlockEj" title='llvm::InterferenceCache::Cursor::moveToBlock' data-ref="_ZN4llvm17InterferenceCache6Cursor11moveToBlockEj">moveToBlock</a>(<a class="local col5 ref" href="#265BC" title='BC' data-ref="265BC">BC</a>.<a class="ref" href="SpillPlacement.h.html#llvm::SpillPlacement::BlockConstraint::Number" title='llvm::SpillPlacement::BlockConstraint::Number' data-ref="llvm::SpillPlacement::BlockConstraint::Number">Number</a>);</td></tr>
<tr><th id="1598">1598</th><td>    <i>// Check wheather a local interval is going to be created during the region</i></td></tr>
<tr><th id="1599">1599</th><td><i>    // split. Calculate adavanced spilt cost (cost of local intervals) if option</i></td></tr>
<tr><th id="1600">1600</th><td><i>    // is enabled.</i></td></tr>
<tr><th id="1601">1601</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RAGreedy::EnableAdvancedRASplitCost" title='(anonymous namespace)::RAGreedy::EnableAdvancedRASplitCost' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::EnableAdvancedRASplitCost">EnableAdvancedRASplitCost</a> &amp;&amp; <a class="local col6 ref" href="#256Cand" title='Cand' data-ref="256Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::Intf' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf">Intf</a>.<a class="ref" href="InterferenceCache.h.html#_ZN4llvm17InterferenceCache6Cursor15hasInterferenceEv" title='llvm::InterferenceCache::Cursor::hasInterference' data-ref="_ZN4llvm17InterferenceCache6Cursor15hasInterferenceEv">hasInterference</a>() &amp;&amp; <a class="local col4 ref" href="#264BI" title='BI' data-ref="264BI">BI</a>.<a class="ref" href="SplitKit.h.html#llvm::SplitAnalysis::BlockInfo::LiveIn" title='llvm::SplitAnalysis::BlockInfo::LiveIn' data-ref="llvm::SplitAnalysis::BlockInfo::LiveIn">LiveIn</a> &amp;&amp;</td></tr>
<tr><th id="1602">1602</th><td>        <a class="local col4 ref" href="#264BI" title='BI' data-ref="264BI">BI</a>.<a class="ref" href="SplitKit.h.html#llvm::SplitAnalysis::BlockInfo::LiveOut" title='llvm::SplitAnalysis::BlockInfo::LiveOut' data-ref="llvm::SplitAnalysis::BlockInfo::LiveOut">LiveOut</a> &amp;&amp; <a class="local col6 ref" href="#266RegIn" title='RegIn' data-ref="266RegIn">RegIn</a> &amp;&amp; <a class="local col7 ref" href="#267RegOut" title='RegOut' data-ref="267RegOut">RegOut</a>) {</td></tr>
<tr><th id="1603">1603</th><td></td></tr>
<tr><th id="1604">1604</th><td>      <b>if</b> (<a class="local col8 ref" href="#258CanCauseEvictionChain" title='CanCauseEvictionChain' data-ref="258CanCauseEvictionChain">CanCauseEvictionChain</a> &amp;&amp;</td></tr>
<tr><th id="1605">1605</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE" title='(anonymous namespace)::RAGreedy::splitCanCauseEvictionChain' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">splitCanCauseEvictionChain</a>(<a class="local col1 ref" href="#261VirtRegToSplit" title='VirtRegToSplit' data-ref="261VirtRegToSplit">VirtRegToSplit</a>, <span class='refarg'><a class="local col6 ref" href="#256Cand" title='Cand' data-ref="256Cand">Cand</a></span>, <a class="local col5 ref" href="#265BC" title='BC' data-ref="265BC">BC</a>.<a class="ref" href="SpillPlacement.h.html#llvm::SpillPlacement::BlockConstraint::Number" title='llvm::SpillPlacement::BlockConstraint::Number' data-ref="llvm::SpillPlacement::BlockConstraint::Number">Number</a>, <a class="local col7 ref" href="#257Order" title='Order' data-ref="257Order">Order</a>)) {</td></tr>
<tr><th id="1606">1606</th><td>        <i>// This interference causes our eviction from this assignment, we might</i></td></tr>
<tr><th id="1607">1607</th><td><i>        // evict somebody else and eventually someone will spill, add that cost.</i></td></tr>
<tr><th id="1608">1608</th><td><i>        // See splitCanCauseEvictionChain for detailed description of scenarios.</i></td></tr>
<tr><th id="1609">1609</th><td>        <a class="local col9 ref" href="#259GlobalCost" title='GlobalCost' data-ref="259GlobalCost">GlobalCost</a> <a class="ref" href="../../include/llvm/Support/BlockFrequency.h.html#_ZN4llvm14BlockFrequencypLES0_" title='llvm::BlockFrequency::operator+=' data-ref="_ZN4llvm14BlockFrequencypLES0_">+=</a> <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SpillPlacer" title='(anonymous namespace)::RAGreedy::SpillPlacer' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::SpillPlacer">SpillPlacer</a>-&gt;<a class="ref" href="SpillPlacement.h.html#_ZNK4llvm14SpillPlacement17getBlockFrequencyEj" title='llvm::SpillPlacement::getBlockFrequency' data-ref="_ZNK4llvm14SpillPlacement17getBlockFrequencyEj">getBlockFrequency</a>(<a class="local col5 ref" href="#265BC" title='BC' data-ref="265BC">BC</a>.<a class="ref" href="SpillPlacement.h.html#llvm::SpillPlacement::BlockConstraint::Number" title='llvm::SpillPlacement::BlockConstraint::Number' data-ref="llvm::SpillPlacement::BlockConstraint::Number">Number</a>);</td></tr>
<tr><th id="1610">1610</th><td>        <a class="local col9 ref" href="#259GlobalCost" title='GlobalCost' data-ref="259GlobalCost">GlobalCost</a> <a class="ref" href="../../include/llvm/Support/BlockFrequency.h.html#_ZN4llvm14BlockFrequencypLES0_" title='llvm::BlockFrequency::operator+=' data-ref="_ZN4llvm14BlockFrequencypLES0_">+=</a> <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SpillPlacer" title='(anonymous namespace)::RAGreedy::SpillPlacer' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::SpillPlacer">SpillPlacer</a>-&gt;<a class="ref" href="SpillPlacement.h.html#_ZNK4llvm14SpillPlacement17getBlockFrequencyEj" title='llvm::SpillPlacement::getBlockFrequency' data-ref="_ZNK4llvm14SpillPlacement17getBlockFrequencyEj">getBlockFrequency</a>(<a class="local col5 ref" href="#265BC" title='BC' data-ref="265BC">BC</a>.<a class="ref" href="SpillPlacement.h.html#llvm::SpillPlacement::BlockConstraint::Number" title='llvm::SpillPlacement::BlockConstraint::Number' data-ref="llvm::SpillPlacement::BlockConstraint::Number">Number</a>);</td></tr>
<tr><th id="1611">1611</th><td></td></tr>
<tr><th id="1612">1612</th><td>        *<a class="local col8 ref" href="#258CanCauseEvictionChain" title='CanCauseEvictionChain' data-ref="258CanCauseEvictionChain">CanCauseEvictionChain</a> = <b>true</b>;</td></tr>
<tr><th id="1613">1613</th><td></td></tr>
<tr><th id="1614">1614</th><td>      } <b>else</b> <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy23splitCanCauseLocalSpillEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE" title='(anonymous namespace)::RAGreedy::splitCanCauseLocalSpill' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy23splitCanCauseLocalSpillEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">splitCanCauseLocalSpill</a>(<a class="local col1 ref" href="#261VirtRegToSplit" title='VirtRegToSplit' data-ref="261VirtRegToSplit">VirtRegToSplit</a>, <span class='refarg'><a class="local col6 ref" href="#256Cand" title='Cand' data-ref="256Cand">Cand</a></span>, <a class="local col5 ref" href="#265BC" title='BC' data-ref="265BC">BC</a>.<a class="ref" href="SpillPlacement.h.html#llvm::SpillPlacement::BlockConstraint::Number" title='llvm::SpillPlacement::BlockConstraint::Number' data-ref="llvm::SpillPlacement::BlockConstraint::Number">Number</a>,</td></tr>
<tr><th id="1615">1615</th><td>                                         <a class="local col7 ref" href="#257Order" title='Order' data-ref="257Order">Order</a>)) {</td></tr>
<tr><th id="1616">1616</th><td>        <i>// This interference causes local interval to spill, add that cost.</i></td></tr>
<tr><th id="1617">1617</th><td>        <a class="local col9 ref" href="#259GlobalCost" title='GlobalCost' data-ref="259GlobalCost">GlobalCost</a> <a class="ref" href="../../include/llvm/Support/BlockFrequency.h.html#_ZN4llvm14BlockFrequencypLES0_" title='llvm::BlockFrequency::operator+=' data-ref="_ZN4llvm14BlockFrequencypLES0_">+=</a> <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SpillPlacer" title='(anonymous namespace)::RAGreedy::SpillPlacer' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::SpillPlacer">SpillPlacer</a>-&gt;<a class="ref" href="SpillPlacement.h.html#_ZNK4llvm14SpillPlacement17getBlockFrequencyEj" title='llvm::SpillPlacement::getBlockFrequency' data-ref="_ZNK4llvm14SpillPlacement17getBlockFrequencyEj">getBlockFrequency</a>(<a class="local col5 ref" href="#265BC" title='BC' data-ref="265BC">BC</a>.<a class="ref" href="SpillPlacement.h.html#llvm::SpillPlacement::BlockConstraint::Number" title='llvm::SpillPlacement::BlockConstraint::Number' data-ref="llvm::SpillPlacement::BlockConstraint::Number">Number</a>);</td></tr>
<tr><th id="1618">1618</th><td>        <a class="local col9 ref" href="#259GlobalCost" title='GlobalCost' data-ref="259GlobalCost">GlobalCost</a> <a class="ref" href="../../include/llvm/Support/BlockFrequency.h.html#_ZN4llvm14BlockFrequencypLES0_" title='llvm::BlockFrequency::operator+=' data-ref="_ZN4llvm14BlockFrequencypLES0_">+=</a> <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SpillPlacer" title='(anonymous namespace)::RAGreedy::SpillPlacer' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::SpillPlacer">SpillPlacer</a>-&gt;<a class="ref" href="SpillPlacement.h.html#_ZNK4llvm14SpillPlacement17getBlockFrequencyEj" title='llvm::SpillPlacement::getBlockFrequency' data-ref="_ZNK4llvm14SpillPlacement17getBlockFrequencyEj">getBlockFrequency</a>(<a class="local col5 ref" href="#265BC" title='BC' data-ref="265BC">BC</a>.<a class="ref" href="SpillPlacement.h.html#llvm::SpillPlacement::BlockConstraint::Number" title='llvm::SpillPlacement::BlockConstraint::Number' data-ref="llvm::SpillPlacement::BlockConstraint::Number">Number</a>);</td></tr>
<tr><th id="1619">1619</th><td>      }</td></tr>
<tr><th id="1620">1620</th><td>    }</td></tr>
<tr><th id="1621">1621</th><td></td></tr>
<tr><th id="1622">1622</th><td>    <b>if</b> (<a class="local col4 ref" href="#264BI" title='BI' data-ref="264BI">BI</a>.<a class="ref" href="SplitKit.h.html#llvm::SplitAnalysis::BlockInfo::LiveIn" title='llvm::SplitAnalysis::BlockInfo::LiveIn' data-ref="llvm::SplitAnalysis::BlockInfo::LiveIn">LiveIn</a>)</td></tr>
<tr><th id="1623">1623</th><td>      <a class="local col8 ref" href="#268Ins" title='Ins' data-ref="268Ins">Ins</a> += <a class="local col6 ref" href="#266RegIn" title='RegIn' data-ref="266RegIn">RegIn</a> != (<a class="local col5 ref" href="#265BC" title='BC' data-ref="265BC">BC</a>.<a class="ref" href="SpillPlacement.h.html#llvm::SpillPlacement::BlockConstraint::Entry" title='llvm::SpillPlacement::BlockConstraint::Entry' data-ref="llvm::SpillPlacement::BlockConstraint::Entry">Entry</a> == <a class="type" href="SpillPlacement.h.html#llvm::SpillPlacement" title='llvm::SpillPlacement' data-ref="llvm::SpillPlacement">SpillPlacement</a>::<a class="enum" href="SpillPlacement.h.html#llvm::SpillPlacement::BorderConstraint::PrefReg" title='llvm::SpillPlacement::BorderConstraint::PrefReg' data-ref="llvm::SpillPlacement::BorderConstraint::PrefReg">PrefReg</a>);</td></tr>
<tr><th id="1624">1624</th><td>    <b>if</b> (<a class="local col4 ref" href="#264BI" title='BI' data-ref="264BI">BI</a>.<a class="ref" href="SplitKit.h.html#llvm::SplitAnalysis::BlockInfo::LiveOut" title='llvm::SplitAnalysis::BlockInfo::LiveOut' data-ref="llvm::SplitAnalysis::BlockInfo::LiveOut">LiveOut</a>)</td></tr>
<tr><th id="1625">1625</th><td>      <a class="local col8 ref" href="#268Ins" title='Ins' data-ref="268Ins">Ins</a> += <a class="local col7 ref" href="#267RegOut" title='RegOut' data-ref="267RegOut">RegOut</a> != (<a class="local col5 ref" href="#265BC" title='BC' data-ref="265BC">BC</a>.<a class="ref" href="SpillPlacement.h.html#llvm::SpillPlacement::BlockConstraint::Exit" title='llvm::SpillPlacement::BlockConstraint::Exit' data-ref="llvm::SpillPlacement::BlockConstraint::Exit">Exit</a> == <a class="type" href="SpillPlacement.h.html#llvm::SpillPlacement" title='llvm::SpillPlacement' data-ref="llvm::SpillPlacement">SpillPlacement</a>::<a class="enum" href="SpillPlacement.h.html#llvm::SpillPlacement::BorderConstraint::PrefReg" title='llvm::SpillPlacement::BorderConstraint::PrefReg' data-ref="llvm::SpillPlacement::BorderConstraint::PrefReg">PrefReg</a>);</td></tr>
<tr><th id="1626">1626</th><td>    <b>while</b> (<a class="local col8 ref" href="#268Ins" title='Ins' data-ref="268Ins">Ins</a>--)</td></tr>
<tr><th id="1627">1627</th><td>      <a class="local col9 ref" href="#259GlobalCost" title='GlobalCost' data-ref="259GlobalCost">GlobalCost</a> <a class="ref" href="../../include/llvm/Support/BlockFrequency.h.html#_ZN4llvm14BlockFrequencypLES0_" title='llvm::BlockFrequency::operator+=' data-ref="_ZN4llvm14BlockFrequencypLES0_">+=</a> <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SpillPlacer" title='(anonymous namespace)::RAGreedy::SpillPlacer' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::SpillPlacer">SpillPlacer</a>-&gt;<a class="ref" href="SpillPlacement.h.html#_ZNK4llvm14SpillPlacement17getBlockFrequencyEj" title='llvm::SpillPlacement::getBlockFrequency' data-ref="_ZNK4llvm14SpillPlacement17getBlockFrequencyEj">getBlockFrequency</a>(<a class="local col5 ref" href="#265BC" title='BC' data-ref="265BC">BC</a>.<a class="ref" href="SpillPlacement.h.html#llvm::SpillPlacement::BlockConstraint::Number" title='llvm::SpillPlacement::BlockConstraint::Number' data-ref="llvm::SpillPlacement::BlockConstraint::Number">Number</a>);</td></tr>
<tr><th id="1628">1628</th><td>  }</td></tr>
<tr><th id="1629">1629</th><td></td></tr>
<tr><th id="1630">1630</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="269i" title='i' data-type='unsigned int' data-ref="269i">i</dfn> = <var>0</var>, <dfn class="local col0 decl" id="270e" title='e' data-type='unsigned int' data-ref="270e">e</dfn> = <a class="local col6 ref" href="#256Cand" title='Cand' data-ref="256Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::ActiveBlocks" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::ActiveBlocks' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::ActiveBlocks">ActiveBlocks</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col9 ref" href="#269i" title='i' data-ref="269i">i</a> != <a class="local col0 ref" href="#270e" title='e' data-ref="270e">e</a>; ++<a class="local col9 ref" href="#269i" title='i' data-ref="269i">i</a>) {</td></tr>
<tr><th id="1631">1631</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="271Number" title='Number' data-type='unsigned int' data-ref="271Number">Number</dfn> = <a class="local col6 ref" href="#256Cand" title='Cand' data-ref="256Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::ActiveBlocks" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::ActiveBlocks' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::ActiveBlocks">ActiveBlocks</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#269i" title='i' data-ref="269i">i</a>]</a>;</td></tr>
<tr><th id="1632">1632</th><td>    <em>bool</em> <dfn class="local col2 decl" id="272RegIn" title='RegIn' data-type='bool' data-ref="272RegIn">RegIn</dfn>  = <a class="local col0 ref" href="#260LiveBundles" title='LiveBundles' data-ref="260LiveBundles">LiveBundles</a><a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVectorixEj" title='llvm::BitVector::operator[]' data-ref="_ZNK4llvm9BitVectorixEj">[<a class="tu member" href="#(anonymousnamespace)::RAGreedy::Bundles" title='(anonymous namespace)::RAGreedy::Bundles' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::Bundles">Bundles</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/EdgeBundles.h.html#_ZNK4llvm11EdgeBundles9getBundleEjb" title='llvm::EdgeBundles::getBundle' data-ref="_ZNK4llvm11EdgeBundles9getBundleEjb">getBundle</a>(<a class="local col1 ref" href="#271Number" title='Number' data-ref="271Number">Number</a>, <b>false</b>)]</a>;</td></tr>
<tr><th id="1633">1633</th><td>    <em>bool</em> <dfn class="local col3 decl" id="273RegOut" title='RegOut' data-type='bool' data-ref="273RegOut">RegOut</dfn> = <a class="local col0 ref" href="#260LiveBundles" title='LiveBundles' data-ref="260LiveBundles">LiveBundles</a><a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVectorixEj" title='llvm::BitVector::operator[]' data-ref="_ZNK4llvm9BitVectorixEj">[<a class="tu member" href="#(anonymousnamespace)::RAGreedy::Bundles" title='(anonymous namespace)::RAGreedy::Bundles' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::Bundles">Bundles</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/EdgeBundles.h.html#_ZNK4llvm11EdgeBundles9getBundleEjb" title='llvm::EdgeBundles::getBundle' data-ref="_ZNK4llvm11EdgeBundles9getBundleEjb">getBundle</a>(<a class="local col1 ref" href="#271Number" title='Number' data-ref="271Number">Number</a>, <b>true</b>)]</a>;</td></tr>
<tr><th id="1634">1634</th><td>    <b>if</b> (!<a class="local col2 ref" href="#272RegIn" title='RegIn' data-ref="272RegIn">RegIn</a> &amp;&amp; !<a class="local col3 ref" href="#273RegOut" title='RegOut' data-ref="273RegOut">RegOut</a>)</td></tr>
<tr><th id="1635">1635</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1636">1636</th><td>    <b>if</b> (<a class="local col2 ref" href="#272RegIn" title='RegIn' data-ref="272RegIn">RegIn</a> &amp;&amp; <a class="local col3 ref" href="#273RegOut" title='RegOut' data-ref="273RegOut">RegOut</a>) {</td></tr>
<tr><th id="1637">1637</th><td>      <i>// We need double spill code if this block has interference.</i></td></tr>
<tr><th id="1638">1638</th><td>      <a class="local col6 ref" href="#256Cand" title='Cand' data-ref="256Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::Intf' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf">Intf</a>.<a class="ref" href="InterferenceCache.h.html#_ZN4llvm17InterferenceCache6Cursor11moveToBlockEj" title='llvm::InterferenceCache::Cursor::moveToBlock' data-ref="_ZN4llvm17InterferenceCache6Cursor11moveToBlockEj">moveToBlock</a>(<a class="local col1 ref" href="#271Number" title='Number' data-ref="271Number">Number</a>);</td></tr>
<tr><th id="1639">1639</th><td>      <b>if</b> (<a class="local col6 ref" href="#256Cand" title='Cand' data-ref="256Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::Intf' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf">Intf</a>.<a class="ref" href="InterferenceCache.h.html#_ZN4llvm17InterferenceCache6Cursor15hasInterferenceEv" title='llvm::InterferenceCache::Cursor::hasInterference' data-ref="_ZN4llvm17InterferenceCache6Cursor15hasInterferenceEv">hasInterference</a>()) {</td></tr>
<tr><th id="1640">1640</th><td>        <a class="local col9 ref" href="#259GlobalCost" title='GlobalCost' data-ref="259GlobalCost">GlobalCost</a> <a class="ref" href="../../include/llvm/Support/BlockFrequency.h.html#_ZN4llvm14BlockFrequencypLES0_" title='llvm::BlockFrequency::operator+=' data-ref="_ZN4llvm14BlockFrequencypLES0_">+=</a> <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SpillPlacer" title='(anonymous namespace)::RAGreedy::SpillPlacer' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::SpillPlacer">SpillPlacer</a>-&gt;<a class="ref" href="SpillPlacement.h.html#_ZNK4llvm14SpillPlacement17getBlockFrequencyEj" title='llvm::SpillPlacement::getBlockFrequency' data-ref="_ZNK4llvm14SpillPlacement17getBlockFrequencyEj">getBlockFrequency</a>(<a class="local col1 ref" href="#271Number" title='Number' data-ref="271Number">Number</a>);</td></tr>
<tr><th id="1641">1641</th><td>        <a class="local col9 ref" href="#259GlobalCost" title='GlobalCost' data-ref="259GlobalCost">GlobalCost</a> <a class="ref" href="../../include/llvm/Support/BlockFrequency.h.html#_ZN4llvm14BlockFrequencypLES0_" title='llvm::BlockFrequency::operator+=' data-ref="_ZN4llvm14BlockFrequencypLES0_">+=</a> <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SpillPlacer" title='(anonymous namespace)::RAGreedy::SpillPlacer' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::SpillPlacer">SpillPlacer</a>-&gt;<a class="ref" href="SpillPlacement.h.html#_ZNK4llvm14SpillPlacement17getBlockFrequencyEj" title='llvm::SpillPlacement::getBlockFrequency' data-ref="_ZNK4llvm14SpillPlacement17getBlockFrequencyEj">getBlockFrequency</a>(<a class="local col1 ref" href="#271Number" title='Number' data-ref="271Number">Number</a>);</td></tr>
<tr><th id="1642">1642</th><td></td></tr>
<tr><th id="1643">1643</th><td>        <i>// Check wheather a local interval is going to be created during the</i></td></tr>
<tr><th id="1644">1644</th><td><i>        // region split.</i></td></tr>
<tr><th id="1645">1645</th><td>        <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RAGreedy::EnableAdvancedRASplitCost" title='(anonymous namespace)::RAGreedy::EnableAdvancedRASplitCost' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::EnableAdvancedRASplitCost">EnableAdvancedRASplitCost</a> &amp;&amp; <a class="local col8 ref" href="#258CanCauseEvictionChain" title='CanCauseEvictionChain' data-ref="258CanCauseEvictionChain">CanCauseEvictionChain</a> &amp;&amp;</td></tr>
<tr><th id="1646">1646</th><td>            <a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE" title='(anonymous namespace)::RAGreedy::splitCanCauseEvictionChain' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy26splitCanCauseEvictionChainEjRNS0_20GlobalSplitCandidateEjRKN4llvm15AllocationOrderE">splitCanCauseEvictionChain</a>(<a class="local col1 ref" href="#261VirtRegToSplit" title='VirtRegToSplit' data-ref="261VirtRegToSplit">VirtRegToSplit</a>, <span class='refarg'><a class="local col6 ref" href="#256Cand" title='Cand' data-ref="256Cand">Cand</a></span>, <a class="local col1 ref" href="#271Number" title='Number' data-ref="271Number">Number</a>, <a class="local col7 ref" href="#257Order" title='Order' data-ref="257Order">Order</a>)) {</td></tr>
<tr><th id="1647">1647</th><td>          <i>// This interference cause our eviction from this assignment, we might</i></td></tr>
<tr><th id="1648">1648</th><td><i>          // evict somebody else, add that cost.</i></td></tr>
<tr><th id="1649">1649</th><td><i>          // See splitCanCauseEvictionChain for detailed description of</i></td></tr>
<tr><th id="1650">1650</th><td><i>          // scenarios.</i></td></tr>
<tr><th id="1651">1651</th><td>          <a class="local col9 ref" href="#259GlobalCost" title='GlobalCost' data-ref="259GlobalCost">GlobalCost</a> <a class="ref" href="../../include/llvm/Support/BlockFrequency.h.html#_ZN4llvm14BlockFrequencypLES0_" title='llvm::BlockFrequency::operator+=' data-ref="_ZN4llvm14BlockFrequencypLES0_">+=</a> <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SpillPlacer" title='(anonymous namespace)::RAGreedy::SpillPlacer' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::SpillPlacer">SpillPlacer</a>-&gt;<a class="ref" href="SpillPlacement.h.html#_ZNK4llvm14SpillPlacement17getBlockFrequencyEj" title='llvm::SpillPlacement::getBlockFrequency' data-ref="_ZNK4llvm14SpillPlacement17getBlockFrequencyEj">getBlockFrequency</a>(<a class="local col1 ref" href="#271Number" title='Number' data-ref="271Number">Number</a>);</td></tr>
<tr><th id="1652">1652</th><td>          <a class="local col9 ref" href="#259GlobalCost" title='GlobalCost' data-ref="259GlobalCost">GlobalCost</a> <a class="ref" href="../../include/llvm/Support/BlockFrequency.h.html#_ZN4llvm14BlockFrequencypLES0_" title='llvm::BlockFrequency::operator+=' data-ref="_ZN4llvm14BlockFrequencypLES0_">+=</a> <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SpillPlacer" title='(anonymous namespace)::RAGreedy::SpillPlacer' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::SpillPlacer">SpillPlacer</a>-&gt;<a class="ref" href="SpillPlacement.h.html#_ZNK4llvm14SpillPlacement17getBlockFrequencyEj" title='llvm::SpillPlacement::getBlockFrequency' data-ref="_ZNK4llvm14SpillPlacement17getBlockFrequencyEj">getBlockFrequency</a>(<a class="local col1 ref" href="#271Number" title='Number' data-ref="271Number">Number</a>);</td></tr>
<tr><th id="1653">1653</th><td></td></tr>
<tr><th id="1654">1654</th><td>          *<a class="local col8 ref" href="#258CanCauseEvictionChain" title='CanCauseEvictionChain' data-ref="258CanCauseEvictionChain">CanCauseEvictionChain</a> = <b>true</b>;</td></tr>
<tr><th id="1655">1655</th><td>        }</td></tr>
<tr><th id="1656">1656</th><td>      }</td></tr>
<tr><th id="1657">1657</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1658">1658</th><td>    }</td></tr>
<tr><th id="1659">1659</th><td>    <i>// live-in / stack-out or stack-in live-out.</i></td></tr>
<tr><th id="1660">1660</th><td>    <a class="local col9 ref" href="#259GlobalCost" title='GlobalCost' data-ref="259GlobalCost">GlobalCost</a> <a class="ref" href="../../include/llvm/Support/BlockFrequency.h.html#_ZN4llvm14BlockFrequencypLES0_" title='llvm::BlockFrequency::operator+=' data-ref="_ZN4llvm14BlockFrequencypLES0_">+=</a> <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SpillPlacer" title='(anonymous namespace)::RAGreedy::SpillPlacer' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::SpillPlacer">SpillPlacer</a>-&gt;<a class="ref" href="SpillPlacement.h.html#_ZNK4llvm14SpillPlacement17getBlockFrequencyEj" title='llvm::SpillPlacement::getBlockFrequency' data-ref="_ZNK4llvm14SpillPlacement17getBlockFrequencyEj">getBlockFrequency</a>(<a class="local col1 ref" href="#271Number" title='Number' data-ref="271Number">Number</a>);</td></tr>
<tr><th id="1661">1661</th><td>  }</td></tr>
<tr><th id="1662">1662</th><td>  <b>return</b> <a class="local col9 ref" href="#259GlobalCost" title='GlobalCost' data-ref="259GlobalCost">GlobalCost</a>;</td></tr>
<tr><th id="1663">1663</th><td>}</td></tr>
<tr><th id="1664">1664</th><td></td></tr>
<tr><th id="1665">1665</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy17splitAroundRegionERN4llvm13LiveRangeEditENS1_8ArrayRefIjEE">/// splitAroundRegion - Split the current live range around the regions</i></td></tr>
<tr><th id="1666">1666</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy17splitAroundRegionERN4llvm13LiveRangeEditENS1_8ArrayRefIjEE">/// determined by BundleCand and GlobalCand.</i></td></tr>
<tr><th id="1667">1667</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy17splitAroundRegionERN4llvm13LiveRangeEditENS1_8ArrayRefIjEE">///</i></td></tr>
<tr><th id="1668">1668</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy17splitAroundRegionERN4llvm13LiveRangeEditENS1_8ArrayRefIjEE">/// Before calling this function, GlobalCand and BundleCand must be initialized</i></td></tr>
<tr><th id="1669">1669</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy17splitAroundRegionERN4llvm13LiveRangeEditENS1_8ArrayRefIjEE">/// so each bundle is assigned to a valid candidate, or NoCand for the</i></td></tr>
<tr><th id="1670">1670</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy17splitAroundRegionERN4llvm13LiveRangeEditENS1_8ArrayRefIjEE">/// stack-bound bundles.  The shared SA/SE SplitAnalysis and SplitEditor</i></td></tr>
<tr><th id="1671">1671</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy17splitAroundRegionERN4llvm13LiveRangeEditENS1_8ArrayRefIjEE">/// objects must be initialized for the current live range, and intervals</i></td></tr>
<tr><th id="1672">1672</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy17splitAroundRegionERN4llvm13LiveRangeEditENS1_8ArrayRefIjEE">/// created for the used candidates.</i></td></tr>
<tr><th id="1673">1673</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy17splitAroundRegionERN4llvm13LiveRangeEditENS1_8ArrayRefIjEE">///</i></td></tr>
<tr><th id="1674">1674</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy17splitAroundRegionERN4llvm13LiveRangeEditENS1_8ArrayRefIjEE">/// <span class="command">@param</span> <span class="arg">LREdit</span>    The LiveRangeEdit object handling the current split.</i></td></tr>
<tr><th id="1675">1675</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy17splitAroundRegionERN4llvm13LiveRangeEditENS1_8ArrayRefIjEE">/// <span class="command">@param</span> <span class="arg">UsedCands</span> List of used GlobalCand entries. Every BundleCand value</i></td></tr>
<tr><th id="1676">1676</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy17splitAroundRegionERN4llvm13LiveRangeEditENS1_8ArrayRefIjEE">///                  must appear in this list.</i></td></tr>
<tr><th id="1677">1677</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy17splitAroundRegionERN4llvm13LiveRangeEditENS1_8ArrayRefIjEE" title='(anonymous namespace)::RAGreedy::splitAroundRegion' data-type='void (anonymous namespace)::RAGreedy::splitAroundRegion(llvm::LiveRangeEdit &amp; LREdit, ArrayRef&lt;unsigned int&gt; UsedCands)' data-ref="_ZN12_GLOBAL__N_18RAGreedy17splitAroundRegionERN4llvm13LiveRangeEditENS1_8ArrayRefIjEE">splitAroundRegion</dfn>(<a class="type" href="../../include/llvm/CodeGen/LiveRangeEdit.h.html#llvm::LiveRangeEdit" title='llvm::LiveRangeEdit' data-ref="llvm::LiveRangeEdit">LiveRangeEdit</a> &amp;<dfn class="local col4 decl" id="274LREdit" title='LREdit' data-type='llvm::LiveRangeEdit &amp;' data-ref="274LREdit">LREdit</dfn>,</td></tr>
<tr><th id="1678">1678</th><td>                                 <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col5 decl" id="275UsedCands" title='UsedCands' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="275UsedCands">UsedCands</dfn>) {</td></tr>
<tr><th id="1679">1679</th><td>  <i>// These are the intervals created for new global ranges. We may create more</i></td></tr>
<tr><th id="1680">1680</th><td><i>  // intervals for local ranges.</i></td></tr>
<tr><th id="1681">1681</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col6 decl" id="276NumGlobalIntvs" title='NumGlobalIntvs' data-type='const unsigned int' data-ref="276NumGlobalIntvs">NumGlobalIntvs</dfn> = <a class="local col4 ref" href="#274LREdit" title='LREdit' data-ref="274LREdit">LREdit</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveRangeEdit.h.html#_ZNK4llvm13LiveRangeEdit4sizeEv" title='llvm::LiveRangeEdit::size' data-ref="_ZNK4llvm13LiveRangeEdit4sizeEv">size</a>();</td></tr>
<tr><th id="1682">1682</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;splitAroundRegion with &quot; &lt;&lt; NumGlobalIntvs &lt;&lt; &quot; globals.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"splitAroundRegion with "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col6 ref" href="#276NumGlobalIntvs" title='NumGlobalIntvs' data-ref="276NumGlobalIntvs">NumGlobalIntvs</a></td></tr>
<tr><th id="1683">1683</th><td>                    <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" globals.\n"</q>);</td></tr>
<tr><th id="1684">1684</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NumGlobalIntvs &amp;&amp; &quot;No global intervals configured&quot;) ? void (0) : __assert_fail (&quot;NumGlobalIntvs &amp;&amp; \&quot;No global intervals configured\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocGreedy.cpp&quot;, 1684, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#276NumGlobalIntvs" title='NumGlobalIntvs' data-ref="276NumGlobalIntvs">NumGlobalIntvs</a> &amp;&amp; <q>"No global intervals configured"</q>);</td></tr>
<tr><th id="1685">1685</th><td></td></tr>
<tr><th id="1686">1686</th><td>  <i>// Isolate even single instructions when dealing with a proper sub-class.</i></td></tr>
<tr><th id="1687">1687</th><td><i>  // That guarantees register class inflation for the stack interval because it</i></td></tr>
<tr><th id="1688">1688</th><td><i>  // is all copies.</i></td></tr>
<tr><th id="1689">1689</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="277Reg" title='Reg' data-type='unsigned int' data-ref="277Reg">Reg</dfn> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SA" title='(anonymous namespace)::RAGreedy::SA' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SA">SA</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZNK4llvm13SplitAnalysis9getParentEv" title='llvm::SplitAnalysis::getParent' data-ref="_ZNK4llvm13SplitAnalysis9getParentEv">getParent</a>().<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>;</td></tr>
<tr><th id="1690">1690</th><td>  <em>bool</em> <dfn class="local col8 decl" id="278SingleInstrs" title='SingleInstrs' data-type='bool' data-ref="278SingleInstrs">SingleInstrs</dfn> = <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::RegClassInfo" title='llvm::RegAllocBase::RegClassInfo' data-ref="llvm::RegAllocBase::RegClassInfo">RegClassInfo</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#_ZNK4llvm17RegisterClassInfo16isProperSubClassEPKNS_19TargetRegisterClassE" title='llvm::RegisterClassInfo::isProperSubClass' data-ref="_ZNK4llvm17RegisterClassInfo16isProperSubClassEPKNS_19TargetRegisterClassE">isProperSubClass</a>(<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::MRI" title='llvm::RegAllocBase::MRI' data-ref="llvm::RegAllocBase::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col7 ref" href="#277Reg" title='Reg' data-ref="277Reg">Reg</a>));</td></tr>
<tr><th id="1691">1691</th><td></td></tr>
<tr><th id="1692">1692</th><td>  <i>// First handle all the blocks with uses.</i></td></tr>
<tr><th id="1693">1693</th><td>  <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="SplitKit.h.html#llvm::SplitAnalysis" title='llvm::SplitAnalysis' data-ref="llvm::SplitAnalysis">SplitAnalysis</a>::<a class="type" href="SplitKit.h.html#llvm::SplitAnalysis::BlockInfo" title='llvm::SplitAnalysis::BlockInfo' data-ref="llvm::SplitAnalysis::BlockInfo">BlockInfo</a>&gt; <dfn class="local col9 decl" id="279UseBlocks" title='UseBlocks' data-type='ArrayRef&lt;SplitAnalysis::BlockInfo&gt;' data-ref="279UseBlocks">UseBlocks</dfn> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SA" title='(anonymous namespace)::RAGreedy::SA' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SA">SA</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZNK4llvm13SplitAnalysis12getUseBlocksEv" title='llvm::SplitAnalysis::getUseBlocks' data-ref="_ZNK4llvm13SplitAnalysis12getUseBlocksEv">getUseBlocks</a>();</td></tr>
<tr><th id="1694">1694</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="280i" title='i' data-type='unsigned int' data-ref="280i">i</dfn> = <var>0</var>; <a class="local col0 ref" href="#280i" title='i' data-ref="280i">i</a> != <a class="local col9 ref" href="#279UseBlocks" title='UseBlocks' data-ref="279UseBlocks">UseBlocks</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>(); ++<a class="local col0 ref" href="#280i" title='i' data-ref="280i">i</a>) {</td></tr>
<tr><th id="1695">1695</th><td>    <em>const</em> <a class="type" href="SplitKit.h.html#llvm::SplitAnalysis" title='llvm::SplitAnalysis' data-ref="llvm::SplitAnalysis">SplitAnalysis</a>::<a class="type" href="SplitKit.h.html#llvm::SplitAnalysis::BlockInfo" title='llvm::SplitAnalysis::BlockInfo' data-ref="llvm::SplitAnalysis::BlockInfo">BlockInfo</a> &amp;<dfn class="local col1 decl" id="281BI" title='BI' data-type='const SplitAnalysis::BlockInfo &amp;' data-ref="281BI">BI</dfn> = <a class="local col9 ref" href="#279UseBlocks" title='UseBlocks' data-ref="279UseBlocks">UseBlocks</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col0 ref" href="#280i" title='i' data-ref="280i">i</a>]</a>;</td></tr>
<tr><th id="1696">1696</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="282Number" title='Number' data-type='unsigned int' data-ref="282Number">Number</dfn> = <a class="local col1 ref" href="#281BI" title='BI' data-ref="281BI">BI</a>.<a class="ref" href="SplitKit.h.html#llvm::SplitAnalysis::BlockInfo::MBB" title='llvm::SplitAnalysis::BlockInfo::MBB' data-ref="llvm::SplitAnalysis::BlockInfo::MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>();</td></tr>
<tr><th id="1697">1697</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="283IntvIn" title='IntvIn' data-type='unsigned int' data-ref="283IntvIn">IntvIn</dfn> = <var>0</var>, <dfn class="local col4 decl" id="284IntvOut" title='IntvOut' data-type='unsigned int' data-ref="284IntvOut">IntvOut</dfn> = <var>0</var>;</td></tr>
<tr><th id="1698">1698</th><td>    <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvm9SlotIndexC1Ev" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1Ev"></a><dfn class="local col5 decl" id="285IntfIn" title='IntfIn' data-type='llvm::SlotIndex' data-ref="285IntfIn">IntfIn</dfn>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvm9SlotIndexC1Ev" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1Ev"></a><dfn class="local col6 decl" id="286IntfOut" title='IntfOut' data-type='llvm::SlotIndex' data-ref="286IntfOut">IntfOut</dfn>;</td></tr>
<tr><th id="1699">1699</th><td>    <b>if</b> (<a class="local col1 ref" href="#281BI" title='BI' data-ref="281BI">BI</a>.<a class="ref" href="SplitKit.h.html#llvm::SplitAnalysis::BlockInfo::LiveIn" title='llvm::SplitAnalysis::BlockInfo::LiveIn' data-ref="llvm::SplitAnalysis::BlockInfo::LiveIn">LiveIn</a>) {</td></tr>
<tr><th id="1700">1700</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="287CandIn" title='CandIn' data-type='unsigned int' data-ref="287CandIn">CandIn</dfn> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::BundleCand" title='(anonymous namespace)::RAGreedy::BundleCand' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::BundleCand">BundleCand</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="tu member" href="#(anonymousnamespace)::RAGreedy::Bundles" title='(anonymous namespace)::RAGreedy::Bundles' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::Bundles">Bundles</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/EdgeBundles.h.html#_ZNK4llvm11EdgeBundles9getBundleEjb" title='llvm::EdgeBundles::getBundle' data-ref="_ZNK4llvm11EdgeBundles9getBundleEjb">getBundle</a>(<a class="local col2 ref" href="#282Number" title='Number' data-ref="282Number">Number</a>, <b>false</b>)]</a>;</td></tr>
<tr><th id="1701">1701</th><td>      <b>if</b> (<a class="local col7 ref" href="#287CandIn" title='CandIn' data-ref="287CandIn">CandIn</a> != <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::NoCand" title='(anonymous namespace)::RAGreedy::NoCand' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::NoCand">NoCand</a>) {</td></tr>
<tr><th id="1702">1702</th><td>        <a class="tu type" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate">GlobalSplitCandidate</a> &amp;<dfn class="local col8 decl" id="288Cand" title='Cand' data-type='(anonymous namespace)::RAGreedy::GlobalSplitCandidate &amp;' data-ref="288Cand">Cand</dfn> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::GlobalCand" title='(anonymous namespace)::RAGreedy::GlobalCand' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalCand">GlobalCand</a><a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#287CandIn" title='CandIn' data-ref="287CandIn">CandIn</a>]</a>;</td></tr>
<tr><th id="1703">1703</th><td>        <a class="local col3 ref" href="#283IntvIn" title='IntvIn' data-ref="283IntvIn">IntvIn</a> = <a class="local col8 ref" href="#288Cand" title='Cand' data-ref="288Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::IntvIdx" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::IntvIdx' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::IntvIdx">IntvIdx</a>;</td></tr>
<tr><th id="1704">1704</th><td>        <a class="local col8 ref" href="#288Cand" title='Cand' data-ref="288Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::Intf' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf">Intf</a>.<a class="ref" href="InterferenceCache.h.html#_ZN4llvm17InterferenceCache6Cursor11moveToBlockEj" title='llvm::InterferenceCache::Cursor::moveToBlock' data-ref="_ZN4llvm17InterferenceCache6Cursor11moveToBlockEj">moveToBlock</a>(<a class="local col2 ref" href="#282Number" title='Number' data-ref="282Number">Number</a>);</td></tr>
<tr><th id="1705">1705</th><td>        <a class="local col5 ref" href="#285IntfIn" title='IntfIn' data-ref="285IntfIn">IntfIn</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSEOS0_">=</a> <a class="local col8 ref" href="#288Cand" title='Cand' data-ref="288Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::Intf' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf">Intf</a>.<a class="ref" href="InterferenceCache.h.html#_ZN4llvm17InterferenceCache6Cursor5firstEv" title='llvm::InterferenceCache::Cursor::first' data-ref="_ZN4llvm17InterferenceCache6Cursor5firstEv">first</a>();</td></tr>
<tr><th id="1706">1706</th><td>      }</td></tr>
<tr><th id="1707">1707</th><td>    }</td></tr>
<tr><th id="1708">1708</th><td>    <b>if</b> (<a class="local col1 ref" href="#281BI" title='BI' data-ref="281BI">BI</a>.<a class="ref" href="SplitKit.h.html#llvm::SplitAnalysis::BlockInfo::LiveOut" title='llvm::SplitAnalysis::BlockInfo::LiveOut' data-ref="llvm::SplitAnalysis::BlockInfo::LiveOut">LiveOut</a>) {</td></tr>
<tr><th id="1709">1709</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="289CandOut" title='CandOut' data-type='unsigned int' data-ref="289CandOut">CandOut</dfn> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::BundleCand" title='(anonymous namespace)::RAGreedy::BundleCand' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::BundleCand">BundleCand</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="tu member" href="#(anonymousnamespace)::RAGreedy::Bundles" title='(anonymous namespace)::RAGreedy::Bundles' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::Bundles">Bundles</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/EdgeBundles.h.html#_ZNK4llvm11EdgeBundles9getBundleEjb" title='llvm::EdgeBundles::getBundle' data-ref="_ZNK4llvm11EdgeBundles9getBundleEjb">getBundle</a>(<a class="local col2 ref" href="#282Number" title='Number' data-ref="282Number">Number</a>, <b>true</b>)]</a>;</td></tr>
<tr><th id="1710">1710</th><td>      <b>if</b> (<a class="local col9 ref" href="#289CandOut" title='CandOut' data-ref="289CandOut">CandOut</a> != <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::NoCand" title='(anonymous namespace)::RAGreedy::NoCand' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::NoCand">NoCand</a>) {</td></tr>
<tr><th id="1711">1711</th><td>        <a class="tu type" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate">GlobalSplitCandidate</a> &amp;<dfn class="local col0 decl" id="290Cand" title='Cand' data-type='(anonymous namespace)::RAGreedy::GlobalSplitCandidate &amp;' data-ref="290Cand">Cand</dfn> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::GlobalCand" title='(anonymous namespace)::RAGreedy::GlobalCand' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalCand">GlobalCand</a><a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#289CandOut" title='CandOut' data-ref="289CandOut">CandOut</a>]</a>;</td></tr>
<tr><th id="1712">1712</th><td>        <a class="local col4 ref" href="#284IntvOut" title='IntvOut' data-ref="284IntvOut">IntvOut</a> = <a class="local col0 ref" href="#290Cand" title='Cand' data-ref="290Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::IntvIdx" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::IntvIdx' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::IntvIdx">IntvIdx</a>;</td></tr>
<tr><th id="1713">1713</th><td>        <a class="local col0 ref" href="#290Cand" title='Cand' data-ref="290Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::Intf' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf">Intf</a>.<a class="ref" href="InterferenceCache.h.html#_ZN4llvm17InterferenceCache6Cursor11moveToBlockEj" title='llvm::InterferenceCache::Cursor::moveToBlock' data-ref="_ZN4llvm17InterferenceCache6Cursor11moveToBlockEj">moveToBlock</a>(<a class="local col2 ref" href="#282Number" title='Number' data-ref="282Number">Number</a>);</td></tr>
<tr><th id="1714">1714</th><td>        <a class="local col6 ref" href="#286IntfOut" title='IntfOut' data-ref="286IntfOut">IntfOut</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSEOS0_">=</a> <a class="local col0 ref" href="#290Cand" title='Cand' data-ref="290Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::Intf' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf">Intf</a>.<a class="ref" href="InterferenceCache.h.html#_ZN4llvm17InterferenceCache6Cursor4lastEv" title='llvm::InterferenceCache::Cursor::last' data-ref="_ZN4llvm17InterferenceCache6Cursor4lastEv">last</a>();</td></tr>
<tr><th id="1715">1715</th><td>      }</td></tr>
<tr><th id="1716">1716</th><td>    }</td></tr>
<tr><th id="1717">1717</th><td></td></tr>
<tr><th id="1718">1718</th><td>    <i>// Create separate intervals for isolated blocks with multiple uses.</i></td></tr>
<tr><th id="1719">1719</th><td>    <b>if</b> (!<a class="local col3 ref" href="#283IntvIn" title='IntvIn' data-ref="283IntvIn">IntvIn</a> &amp;&amp; !<a class="local col4 ref" href="#284IntvOut" title='IntvOut' data-ref="284IntvOut">IntvOut</a>) {</td></tr>
<tr><th id="1720">1720</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; printMBBReference(*BI.MBB) &lt;&lt; &quot; isolated.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col1 ref" href="#281BI" title='BI' data-ref="281BI">BI</a>.<a class="ref" href="SplitKit.h.html#llvm::SplitAnalysis::BlockInfo::MBB" title='llvm::SplitAnalysis::BlockInfo::MBB' data-ref="llvm::SplitAnalysis::BlockInfo::MBB">MBB</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" isolated.\n"</q>);</td></tr>
<tr><th id="1721">1721</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RAGreedy::SA" title='(anonymous namespace)::RAGreedy::SA' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SA">SA</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZNK4llvm13SplitAnalysis22shouldSplitSingleBlockERKNS0_9BlockInfoEb" title='llvm::SplitAnalysis::shouldSplitSingleBlock' data-ref="_ZNK4llvm13SplitAnalysis22shouldSplitSingleBlockERKNS0_9BlockInfoEb">shouldSplitSingleBlock</a>(<a class="local col1 ref" href="#281BI" title='BI' data-ref="281BI">BI</a>, <a class="local col8 ref" href="#278SingleInstrs" title='SingleInstrs' data-ref="278SingleInstrs">SingleInstrs</a>))</td></tr>
<tr><th id="1722">1722</th><td>        <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SE" title='(anonymous namespace)::RAGreedy::SE' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SE">SE</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZN4llvm11SplitEditor16splitSingleBlockERKNS_13SplitAnalysis9BlockInfoE" title='llvm::SplitEditor::splitSingleBlock' data-ref="_ZN4llvm11SplitEditor16splitSingleBlockERKNS_13SplitAnalysis9BlockInfoE">splitSingleBlock</a>(<a class="local col1 ref" href="#281BI" title='BI' data-ref="281BI">BI</a>);</td></tr>
<tr><th id="1723">1723</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1724">1724</th><td>    }</td></tr>
<tr><th id="1725">1725</th><td></td></tr>
<tr><th id="1726">1726</th><td>    <b>if</b> (<a class="local col3 ref" href="#283IntvIn" title='IntvIn' data-ref="283IntvIn">IntvIn</a> &amp;&amp; <a class="local col4 ref" href="#284IntvOut" title='IntvOut' data-ref="284IntvOut">IntvOut</a>)</td></tr>
<tr><th id="1727">1727</th><td>      <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SE" title='(anonymous namespace)::RAGreedy::SE' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SE">SE</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZN4llvm11SplitEditor21splitLiveThroughBlockEjjNS_9SlotIndexEjS1_" title='llvm::SplitEditor::splitLiveThroughBlock' data-ref="_ZN4llvm11SplitEditor21splitLiveThroughBlockEjjNS_9SlotIndexEjS1_">splitLiveThroughBlock</a>(<a class="local col2 ref" href="#282Number" title='Number' data-ref="282Number">Number</a>, <a class="local col3 ref" href="#283IntvIn" title='IntvIn' data-ref="283IntvIn">IntvIn</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#285IntfIn" title='IntfIn' data-ref="285IntfIn">IntfIn</a>, <a class="local col4 ref" href="#284IntvOut" title='IntvOut' data-ref="284IntvOut">IntvOut</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col6 ref" href="#286IntfOut" title='IntfOut' data-ref="286IntfOut">IntfOut</a>);</td></tr>
<tr><th id="1728">1728</th><td>    <b>else</b> <b>if</b> (<a class="local col3 ref" href="#283IntvIn" title='IntvIn' data-ref="283IntvIn">IntvIn</a>)</td></tr>
<tr><th id="1729">1729</th><td>      <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SE" title='(anonymous namespace)::RAGreedy::SE' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SE">SE</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZN4llvm11SplitEditor15splitRegInBlockERKNS_13SplitAnalysis9BlockInfoEjNS_9SlotIndexE" title='llvm::SplitEditor::splitRegInBlock' data-ref="_ZN4llvm11SplitEditor15splitRegInBlockERKNS_13SplitAnalysis9BlockInfoEjNS_9SlotIndexE">splitRegInBlock</a>(<a class="local col1 ref" href="#281BI" title='BI' data-ref="281BI">BI</a>, <a class="local col3 ref" href="#283IntvIn" title='IntvIn' data-ref="283IntvIn">IntvIn</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#285IntfIn" title='IntfIn' data-ref="285IntfIn">IntfIn</a>);</td></tr>
<tr><th id="1730">1730</th><td>    <b>else</b></td></tr>
<tr><th id="1731">1731</th><td>      <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SE" title='(anonymous namespace)::RAGreedy::SE' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SE">SE</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZN4llvm11SplitEditor16splitRegOutBlockERKNS_13SplitAnalysis9BlockInfoEjNS_9SlotIndexE" title='llvm::SplitEditor::splitRegOutBlock' data-ref="_ZN4llvm11SplitEditor16splitRegOutBlockERKNS_13SplitAnalysis9BlockInfoEjNS_9SlotIndexE">splitRegOutBlock</a>(<a class="local col1 ref" href="#281BI" title='BI' data-ref="281BI">BI</a>, <a class="local col4 ref" href="#284IntvOut" title='IntvOut' data-ref="284IntvOut">IntvOut</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col6 ref" href="#286IntfOut" title='IntfOut' data-ref="286IntfOut">IntfOut</a>);</td></tr>
<tr><th id="1732">1732</th><td>  }</td></tr>
<tr><th id="1733">1733</th><td></td></tr>
<tr><th id="1734">1734</th><td>  <i>// Handle live-through blocks. The relevant live-through blocks are stored in</i></td></tr>
<tr><th id="1735">1735</th><td><i>  // the ActiveBlocks list with each candidate. We need to filter out</i></td></tr>
<tr><th id="1736">1736</th><td><i>  // duplicates.</i></td></tr>
<tr><th id="1737">1737</th><td>  <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col1 decl" id="291Todo" title='Todo' data-type='llvm::BitVector' data-ref="291Todo">Todo</dfn> = <a class="ref fake" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1ERKS0_" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1ERKS0_"></a><a class="tu member" href="#(anonymousnamespace)::RAGreedy::SA" title='(anonymous namespace)::RAGreedy::SA' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SA">SA</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZNK4llvm13SplitAnalysis16getThroughBlocksEv" title='llvm::SplitAnalysis::getThroughBlocks' data-ref="_ZNK4llvm13SplitAnalysis16getThroughBlocksEv">getThroughBlocks</a>();</td></tr>
<tr><th id="1738">1738</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="292c" title='c' data-type='unsigned int' data-ref="292c">c</dfn> = <var>0</var>; <a class="local col2 ref" href="#292c" title='c' data-ref="292c">c</a> != <a class="local col5 ref" href="#275UsedCands" title='UsedCands' data-ref="275UsedCands">UsedCands</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>(); ++<a class="local col2 ref" href="#292c" title='c' data-ref="292c">c</a>) {</td></tr>
<tr><th id="1739">1739</th><td>    <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col3 decl" id="293Blocks" title='Blocks' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="293Blocks">Blocks</dfn> = <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="tu member" href="#(anonymousnamespace)::RAGreedy::GlobalCand" title='(anonymous namespace)::RAGreedy::GlobalCand' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalCand">GlobalCand</a><a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#275UsedCands" title='UsedCands' data-ref="275UsedCands">UsedCands</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col2 ref" href="#292c" title='c' data-ref="292c">c</a>]</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::ActiveBlocks" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::ActiveBlocks' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::ActiveBlocks">ActiveBlocks</a>;</td></tr>
<tr><th id="1740">1740</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="294i" title='i' data-type='unsigned int' data-ref="294i">i</dfn> = <var>0</var>, <dfn class="local col5 decl" id="295e" title='e' data-type='unsigned int' data-ref="295e">e</dfn> = <a class="local col3 ref" href="#293Blocks" title='Blocks' data-ref="293Blocks">Blocks</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>(); <a class="local col4 ref" href="#294i" title='i' data-ref="294i">i</a> != <a class="local col5 ref" href="#295e" title='e' data-ref="295e">e</a>; ++<a class="local col4 ref" href="#294i" title='i' data-ref="294i">i</a>) {</td></tr>
<tr><th id="1741">1741</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="296Number" title='Number' data-type='unsigned int' data-ref="296Number">Number</dfn> = <a class="local col3 ref" href="#293Blocks" title='Blocks' data-ref="293Blocks">Blocks</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col4 ref" href="#294i" title='i' data-ref="294i">i</a>]</a>;</td></tr>
<tr><th id="1742">1742</th><td>      <b>if</b> (!<a class="local col1 ref" href="#291Todo" title='Todo' data-ref="291Todo">Todo</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col6 ref" href="#296Number" title='Number' data-ref="296Number">Number</a>))</td></tr>
<tr><th id="1743">1743</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1744">1744</th><td>      <a class="local col1 ref" href="#291Todo" title='Todo' data-ref="291Todo">Todo</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5resetEj" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetEj">reset</a>(<a class="local col6 ref" href="#296Number" title='Number' data-ref="296Number">Number</a>);</td></tr>
<tr><th id="1745">1745</th><td></td></tr>
<tr><th id="1746">1746</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="297IntvIn" title='IntvIn' data-type='unsigned int' data-ref="297IntvIn">IntvIn</dfn> = <var>0</var>, <dfn class="local col8 decl" id="298IntvOut" title='IntvOut' data-type='unsigned int' data-ref="298IntvOut">IntvOut</dfn> = <var>0</var>;</td></tr>
<tr><th id="1747">1747</th><td>      <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvm9SlotIndexC1Ev" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1Ev"></a><dfn class="local col9 decl" id="299IntfIn" title='IntfIn' data-type='llvm::SlotIndex' data-ref="299IntfIn">IntfIn</dfn>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvm9SlotIndexC1Ev" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1Ev"></a><dfn class="local col0 decl" id="300IntfOut" title='IntfOut' data-type='llvm::SlotIndex' data-ref="300IntfOut">IntfOut</dfn>;</td></tr>
<tr><th id="1748">1748</th><td></td></tr>
<tr><th id="1749">1749</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="301CandIn" title='CandIn' data-type='unsigned int' data-ref="301CandIn">CandIn</dfn> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::BundleCand" title='(anonymous namespace)::RAGreedy::BundleCand' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::BundleCand">BundleCand</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="tu member" href="#(anonymousnamespace)::RAGreedy::Bundles" title='(anonymous namespace)::RAGreedy::Bundles' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::Bundles">Bundles</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/EdgeBundles.h.html#_ZNK4llvm11EdgeBundles9getBundleEjb" title='llvm::EdgeBundles::getBundle' data-ref="_ZNK4llvm11EdgeBundles9getBundleEjb">getBundle</a>(<a class="local col6 ref" href="#296Number" title='Number' data-ref="296Number">Number</a>, <b>false</b>)]</a>;</td></tr>
<tr><th id="1750">1750</th><td>      <b>if</b> (<a class="local col1 ref" href="#301CandIn" title='CandIn' data-ref="301CandIn">CandIn</a> != <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::NoCand" title='(anonymous namespace)::RAGreedy::NoCand' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::NoCand">NoCand</a>) {</td></tr>
<tr><th id="1751">1751</th><td>        <a class="tu type" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate">GlobalSplitCandidate</a> &amp;<dfn class="local col2 decl" id="302Cand" title='Cand' data-type='(anonymous namespace)::RAGreedy::GlobalSplitCandidate &amp;' data-ref="302Cand">Cand</dfn> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::GlobalCand" title='(anonymous namespace)::RAGreedy::GlobalCand' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalCand">GlobalCand</a><a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#301CandIn" title='CandIn' data-ref="301CandIn">CandIn</a>]</a>;</td></tr>
<tr><th id="1752">1752</th><td>        <a class="local col7 ref" href="#297IntvIn" title='IntvIn' data-ref="297IntvIn">IntvIn</a> = <a class="local col2 ref" href="#302Cand" title='Cand' data-ref="302Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::IntvIdx" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::IntvIdx' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::IntvIdx">IntvIdx</a>;</td></tr>
<tr><th id="1753">1753</th><td>        <a class="local col2 ref" href="#302Cand" title='Cand' data-ref="302Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::Intf' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf">Intf</a>.<a class="ref" href="InterferenceCache.h.html#_ZN4llvm17InterferenceCache6Cursor11moveToBlockEj" title='llvm::InterferenceCache::Cursor::moveToBlock' data-ref="_ZN4llvm17InterferenceCache6Cursor11moveToBlockEj">moveToBlock</a>(<a class="local col6 ref" href="#296Number" title='Number' data-ref="296Number">Number</a>);</td></tr>
<tr><th id="1754">1754</th><td>        <a class="local col9 ref" href="#299IntfIn" title='IntfIn' data-ref="299IntfIn">IntfIn</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSEOS0_">=</a> <a class="local col2 ref" href="#302Cand" title='Cand' data-ref="302Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::Intf' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf">Intf</a>.<a class="ref" href="InterferenceCache.h.html#_ZN4llvm17InterferenceCache6Cursor5firstEv" title='llvm::InterferenceCache::Cursor::first' data-ref="_ZN4llvm17InterferenceCache6Cursor5firstEv">first</a>();</td></tr>
<tr><th id="1755">1755</th><td>      }</td></tr>
<tr><th id="1756">1756</th><td></td></tr>
<tr><th id="1757">1757</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="303CandOut" title='CandOut' data-type='unsigned int' data-ref="303CandOut">CandOut</dfn> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::BundleCand" title='(anonymous namespace)::RAGreedy::BundleCand' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::BundleCand">BundleCand</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="tu member" href="#(anonymousnamespace)::RAGreedy::Bundles" title='(anonymous namespace)::RAGreedy::Bundles' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::Bundles">Bundles</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/EdgeBundles.h.html#_ZNK4llvm11EdgeBundles9getBundleEjb" title='llvm::EdgeBundles::getBundle' data-ref="_ZNK4llvm11EdgeBundles9getBundleEjb">getBundle</a>(<a class="local col6 ref" href="#296Number" title='Number' data-ref="296Number">Number</a>, <b>true</b>)]</a>;</td></tr>
<tr><th id="1758">1758</th><td>      <b>if</b> (<a class="local col3 ref" href="#303CandOut" title='CandOut' data-ref="303CandOut">CandOut</a> != <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::NoCand" title='(anonymous namespace)::RAGreedy::NoCand' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::NoCand">NoCand</a>) {</td></tr>
<tr><th id="1759">1759</th><td>        <a class="tu type" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate">GlobalSplitCandidate</a> &amp;<dfn class="local col4 decl" id="304Cand" title='Cand' data-type='(anonymous namespace)::RAGreedy::GlobalSplitCandidate &amp;' data-ref="304Cand">Cand</dfn> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::GlobalCand" title='(anonymous namespace)::RAGreedy::GlobalCand' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalCand">GlobalCand</a><a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#303CandOut" title='CandOut' data-ref="303CandOut">CandOut</a>]</a>;</td></tr>
<tr><th id="1760">1760</th><td>        <a class="local col8 ref" href="#298IntvOut" title='IntvOut' data-ref="298IntvOut">IntvOut</a> = <a class="local col4 ref" href="#304Cand" title='Cand' data-ref="304Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::IntvIdx" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::IntvIdx' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::IntvIdx">IntvIdx</a>;</td></tr>
<tr><th id="1761">1761</th><td>        <a class="local col4 ref" href="#304Cand" title='Cand' data-ref="304Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::Intf' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf">Intf</a>.<a class="ref" href="InterferenceCache.h.html#_ZN4llvm17InterferenceCache6Cursor11moveToBlockEj" title='llvm::InterferenceCache::Cursor::moveToBlock' data-ref="_ZN4llvm17InterferenceCache6Cursor11moveToBlockEj">moveToBlock</a>(<a class="local col6 ref" href="#296Number" title='Number' data-ref="296Number">Number</a>);</td></tr>
<tr><th id="1762">1762</th><td>        <a class="local col0 ref" href="#300IntfOut" title='IntfOut' data-ref="300IntfOut">IntfOut</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSEOS0_">=</a> <a class="local col4 ref" href="#304Cand" title='Cand' data-ref="304Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::Intf' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf">Intf</a>.<a class="ref" href="InterferenceCache.h.html#_ZN4llvm17InterferenceCache6Cursor4lastEv" title='llvm::InterferenceCache::Cursor::last' data-ref="_ZN4llvm17InterferenceCache6Cursor4lastEv">last</a>();</td></tr>
<tr><th id="1763">1763</th><td>      }</td></tr>
<tr><th id="1764">1764</th><td>      <b>if</b> (!<a class="local col7 ref" href="#297IntvIn" title='IntvIn' data-ref="297IntvIn">IntvIn</a> &amp;&amp; !<a class="local col8 ref" href="#298IntvOut" title='IntvOut' data-ref="298IntvOut">IntvOut</a>)</td></tr>
<tr><th id="1765">1765</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1766">1766</th><td>      <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SE" title='(anonymous namespace)::RAGreedy::SE' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SE">SE</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZN4llvm11SplitEditor21splitLiveThroughBlockEjjNS_9SlotIndexEjS1_" title='llvm::SplitEditor::splitLiveThroughBlock' data-ref="_ZN4llvm11SplitEditor21splitLiveThroughBlockEjjNS_9SlotIndexEjS1_">splitLiveThroughBlock</a>(<a class="local col6 ref" href="#296Number" title='Number' data-ref="296Number">Number</a>, <a class="local col7 ref" href="#297IntvIn" title='IntvIn' data-ref="297IntvIn">IntvIn</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col9 ref" href="#299IntfIn" title='IntfIn' data-ref="299IntfIn">IntfIn</a>, <a class="local col8 ref" href="#298IntvOut" title='IntvOut' data-ref="298IntvOut">IntvOut</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#300IntfOut" title='IntfOut' data-ref="300IntfOut">IntfOut</a>);</td></tr>
<tr><th id="1767">1767</th><td>    }</td></tr>
<tr><th id="1768">1768</th><td>  }</td></tr>
<tr><th id="1769">1769</th><td></td></tr>
<tr><th id="1770">1770</th><td>  <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#84" title='NumGlobalSplits' data-ref="NumGlobalSplits">NumGlobalSplits</a>;</td></tr>
<tr><th id="1771">1771</th><td></td></tr>
<tr><th id="1772">1772</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="305IntvMap" title='IntvMap' data-type='SmallVector&lt;unsigned int, 8&gt;' data-ref="305IntvMap">IntvMap</dfn>;</td></tr>
<tr><th id="1773">1773</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SE" title='(anonymous namespace)::RAGreedy::SE' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SE">SE</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZN4llvm11SplitEditor6finishEPNS_15SmallVectorImplIjEE" title='llvm::SplitEditor::finish' data-ref="_ZN4llvm11SplitEditor6finishEPNS_15SmallVectorImplIjEE">finish</a>(&amp;<a class="local col5 ref" href="#305IntvMap" title='IntvMap' data-ref="305IntvMap">IntvMap</a>);</td></tr>
<tr><th id="1774">1774</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::DebugVars" title='(anonymous namespace)::RAGreedy::DebugVars' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::DebugVars">DebugVars</a>-&gt;<a class="ref" href="LiveDebugVariables.h.html#_ZN4llvm18LiveDebugVariables13splitRegisterEjNS_8ArrayRefIjEERNS_13LiveIntervalsE" title='llvm::LiveDebugVariables::splitRegister' data-ref="_ZN4llvm18LiveDebugVariables13splitRegisterEjNS_8ArrayRefIjEERNS_13LiveIntervalsE">splitRegister</a>(<a class="local col7 ref" href="#277Reg" title='Reg' data-ref="277Reg">Reg</a>, <a class="local col4 ref" href="#274LREdit" title='LREdit' data-ref="274LREdit">LREdit</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveRangeEdit.h.html#_ZNK4llvm13LiveRangeEdit4regsEv" title='llvm::LiveRangeEdit::regs' data-ref="_ZNK4llvm13LiveRangeEdit4regsEv">regs</a>(), <span class='refarg'>*<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::LIS" title='llvm::RegAllocBase::LIS' data-ref="llvm::RegAllocBase::LIS">LIS</a></span>);</td></tr>
<tr><th id="1775">1775</th><td></td></tr>
<tr><th id="1776">1776</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::ExtraRegInfo" title='(anonymous namespace)::RAGreedy::ExtraRegInfo' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::ExtraRegInfo">ExtraRegInfo</a>.<a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMap6resizeENS_11SmallVectorIT_Lj0EE9size_typeE" title='llvm::IndexedMap::resize' data-use='c' data-ref="_ZN4llvm10IndexedMap6resizeENS_11SmallVectorIT_Lj0EE9size_typeE">resize</a>(<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::MRI" title='llvm::RegAllocBase::MRI' data-ref="llvm::RegAllocBase::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv" title='llvm::MachineRegisterInfo::getNumVirtRegs' data-ref="_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv">getNumVirtRegs</a>());</td></tr>
<tr><th id="1777">1777</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="306OrigBlocks" title='OrigBlocks' data-type='unsigned int' data-ref="306OrigBlocks">OrigBlocks</dfn> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SA" title='(anonymous namespace)::RAGreedy::SA' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SA">SA</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZNK4llvm13SplitAnalysis16getNumLiveBlocksEv" title='llvm::SplitAnalysis::getNumLiveBlocks' data-ref="_ZNK4llvm13SplitAnalysis16getNumLiveBlocksEv">getNumLiveBlocks</a>();</td></tr>
<tr><th id="1778">1778</th><td></td></tr>
<tr><th id="1779">1779</th><td>  <i>// Sort out the new intervals created by splitting. We get four kinds:</i></td></tr>
<tr><th id="1780">1780</th><td><i>  // - Remainder intervals should not be split again.</i></td></tr>
<tr><th id="1781">1781</th><td><i>  // - Candidate intervals can be assigned to Cand.PhysReg.</i></td></tr>
<tr><th id="1782">1782</th><td><i>  // - Block-local splits are candidates for local splitting.</i></td></tr>
<tr><th id="1783">1783</th><td><i>  // - DCE leftovers should go back on the queue.</i></td></tr>
<tr><th id="1784">1784</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="307i" title='i' data-type='unsigned int' data-ref="307i">i</dfn> = <var>0</var>, <dfn class="local col8 decl" id="308e" title='e' data-type='unsigned int' data-ref="308e">e</dfn> = <a class="local col4 ref" href="#274LREdit" title='LREdit' data-ref="274LREdit">LREdit</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveRangeEdit.h.html#_ZNK4llvm13LiveRangeEdit4sizeEv" title='llvm::LiveRangeEdit::size' data-ref="_ZNK4llvm13LiveRangeEdit4sizeEv">size</a>(); <a class="local col7 ref" href="#307i" title='i' data-ref="307i">i</a> != <a class="local col8 ref" href="#308e" title='e' data-ref="308e">e</a>; ++<a class="local col7 ref" href="#307i" title='i' data-ref="307i">i</a>) {</td></tr>
<tr><th id="1785">1785</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col9 decl" id="309Reg" title='Reg' data-type='llvm::LiveInterval &amp;' data-ref="309Reg">Reg</dfn> = <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::LIS" title='llvm::RegAllocBase::LIS' data-ref="llvm::RegAllocBase::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col4 ref" href="#274LREdit" title='LREdit' data-ref="274LREdit">LREdit</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveRangeEdit.h.html#_ZNK4llvm13LiveRangeEdit3getEj" title='llvm::LiveRangeEdit::get' data-ref="_ZNK4llvm13LiveRangeEdit3getEj">get</a>(<a class="local col7 ref" href="#307i" title='i' data-ref="307i">i</a>));</td></tr>
<tr><th id="1786">1786</th><td></td></tr>
<tr><th id="1787">1787</th><td>    <i>// Ignore old intervals from DCE.</i></td></tr>
<tr><th id="1788">1788</th><td>    <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_18RAGreedy8getStageERKN4llvm12LiveIntervalE" title='(anonymous namespace)::RAGreedy::getStage' data-use='c' data-ref="_ZNK12_GLOBAL__N_18RAGreedy8getStageERKN4llvm12LiveIntervalE">getStage</a>(<a class="local col9 ref" href="#309Reg" title='Reg' data-ref="309Reg">Reg</a>) != <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_New" title='(anonymous namespace)::RAGreedy::LiveRangeStage::RS_New' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_New">RS_New</a>)</td></tr>
<tr><th id="1789">1789</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1790">1790</th><td></td></tr>
<tr><th id="1791">1791</th><td>    <i>// Remainder interval. Don't try splitting again, spill if it doesn't</i></td></tr>
<tr><th id="1792">1792</th><td><i>    // allocate.</i></td></tr>
<tr><th id="1793">1793</th><td>    <b>if</b> (<a class="local col5 ref" href="#305IntvMap" title='IntvMap' data-ref="305IntvMap">IntvMap</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#307i" title='i' data-ref="307i">i</a>]</a> == <var>0</var>) {</td></tr>
<tr><th id="1794">1794</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy8setStageERKN4llvm12LiveIntervalENS0_14LiveRangeStageE" title='(anonymous namespace)::RAGreedy::setStage' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy8setStageERKN4llvm12LiveIntervalENS0_14LiveRangeStageE">setStage</a>(<a class="local col9 ref" href="#309Reg" title='Reg' data-ref="309Reg">Reg</a>, <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Spill" title='(anonymous namespace)::RAGreedy::LiveRangeStage::RS_Spill' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Spill">RS_Spill</a>);</td></tr>
<tr><th id="1795">1795</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1796">1796</th><td>    }</td></tr>
<tr><th id="1797">1797</th><td></td></tr>
<tr><th id="1798">1798</th><td>    <i>// Global intervals. Allow repeated splitting as long as the number of live</i></td></tr>
<tr><th id="1799">1799</th><td><i>    // blocks is strictly decreasing.</i></td></tr>
<tr><th id="1800">1800</th><td>    <b>if</b> (<a class="local col5 ref" href="#305IntvMap" title='IntvMap' data-ref="305IntvMap">IntvMap</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#307i" title='i' data-ref="307i">i</a>]</a> &lt; <a class="local col6 ref" href="#276NumGlobalIntvs" title='NumGlobalIntvs' data-ref="276NumGlobalIntvs">NumGlobalIntvs</a>) {</td></tr>
<tr><th id="1801">1801</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RAGreedy::SA" title='(anonymous namespace)::RAGreedy::SA' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SA">SA</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZNK4llvm13SplitAnalysis15countLiveBlocksEPKNS_12LiveIntervalE" title='llvm::SplitAnalysis::countLiveBlocks' data-ref="_ZNK4llvm13SplitAnalysis15countLiveBlocksEPKNS_12LiveIntervalE">countLiveBlocks</a>(&amp;<a class="local col9 ref" href="#309Reg" title='Reg' data-ref="309Reg">Reg</a>) &gt;= <a class="local col6 ref" href="#306OrigBlocks" title='OrigBlocks' data-ref="306OrigBlocks">OrigBlocks</a>) {</td></tr>
<tr><th id="1802">1802</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Main interval covers the same &quot; &lt;&lt; OrigBlocks &lt;&lt; &quot; blocks as original.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Main interval covers the same "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col6 ref" href="#306OrigBlocks" title='OrigBlocks' data-ref="306OrigBlocks">OrigBlocks</a></td></tr>
<tr><th id="1803">1803</th><td>                          <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" blocks as original.\n"</q>);</td></tr>
<tr><th id="1804">1804</th><td>        <i>// Don't allow repeated splitting as a safe guard against looping.</i></td></tr>
<tr><th id="1805">1805</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy8setStageERKN4llvm12LiveIntervalENS0_14LiveRangeStageE" title='(anonymous namespace)::RAGreedy::setStage' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy8setStageERKN4llvm12LiveIntervalENS0_14LiveRangeStageE">setStage</a>(<a class="local col9 ref" href="#309Reg" title='Reg' data-ref="309Reg">Reg</a>, <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Split2" title='(anonymous namespace)::RAGreedy::LiveRangeStage::RS_Split2' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Split2">RS_Split2</a>);</td></tr>
<tr><th id="1806">1806</th><td>      }</td></tr>
<tr><th id="1807">1807</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1808">1808</th><td>    }</td></tr>
<tr><th id="1809">1809</th><td></td></tr>
<tr><th id="1810">1810</th><td>    <i>// Other intervals are treated as new. This includes local intervals created</i></td></tr>
<tr><th id="1811">1811</th><td><i>    // for blocks with multiple uses, and anything created by DCE.</i></td></tr>
<tr><th id="1812">1812</th><td>  }</td></tr>
<tr><th id="1813">1813</th><td></td></tr>
<tr><th id="1814">1814</th><td>  <b>if</b> (<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::VerifyEnabled" title='llvm::RegAllocBase::VerifyEnabled' data-ref="llvm::RegAllocBase::VerifyEnabled">VerifyEnabled</a>)</td></tr>
<tr><th id="1815">1815</th><td>    <a class="tu member" href="#(anonymousnamespace)::RAGreedy::MF" title='(anonymous namespace)::RAGreedy::MF' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction6verifyEPNS_4PassEPKcb" title='llvm::MachineFunction::verify' data-ref="_ZNK4llvm15MachineFunction6verifyEPNS_4PassEPKcb">verify</a>(<b>this</b>, <q>"After splitting live range around region"</q>);</td></tr>
<tr><th id="1816">1816</th><td>}</td></tr>
<tr><th id="1817">1817</th><td></td></tr>
<tr><th id="1818">1818</th><td><i  data-doc="_ZN12_GLOBAL__N_18RAGreedy23isSplitBenefitWorthCostERN4llvm12LiveIntervalE">// Global split has high compile time cost especially for large live range.</i></td></tr>
<tr><th id="1819">1819</th><td><i  data-doc="_ZN12_GLOBAL__N_18RAGreedy23isSplitBenefitWorthCostERN4llvm12LiveIntervalE">// Return false for the case here where the potential benefit will never</i></td></tr>
<tr><th id="1820">1820</th><td><i  data-doc="_ZN12_GLOBAL__N_18RAGreedy23isSplitBenefitWorthCostERN4llvm12LiveIntervalE">// worth the cost.</i></td></tr>
<tr><th id="1821">1821</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy23isSplitBenefitWorthCostERN4llvm12LiveIntervalE" title='(anonymous namespace)::RAGreedy::isSplitBenefitWorthCost' data-type='unsigned int (anonymous namespace)::RAGreedy::isSplitBenefitWorthCost(llvm::LiveInterval &amp; VirtReg)' data-ref="_ZN12_GLOBAL__N_18RAGreedy23isSplitBenefitWorthCostERN4llvm12LiveIntervalE">isSplitBenefitWorthCost</dfn>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col0 decl" id="310VirtReg" title='VirtReg' data-type='llvm::LiveInterval &amp;' data-ref="310VirtReg">VirtReg</dfn>) {</td></tr>
<tr><th id="1822">1822</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="311MI" title='MI' data-type='llvm::MachineInstr *' data-ref="311MI">MI</dfn> = <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::MRI" title='llvm::RegAllocBase::MRI' data-ref="llvm::RegAllocBase::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj">getUniqueVRegDef</a>(<a class="local col0 ref" href="#310VirtReg" title='VirtReg' data-ref="310VirtReg">VirtReg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>);</td></tr>
<tr><th id="1823">1823</th><td>  <b>if</b> (<a class="local col1 ref" href="#311MI" title='MI' data-ref="311MI">MI</a> &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::RAGreedy::TII" title='(anonymous namespace)::RAGreedy::TII' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::TII">TII</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo27isTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE" title='llvm::TargetInstrInfo::isTriviallyReMaterializable' data-ref="_ZNK4llvm15TargetInstrInfo27isTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE">isTriviallyReMaterializable</a>(*<a class="local col1 ref" href="#311MI" title='MI' data-ref="311MI">MI</a>, <a class="tu member" href="#(anonymousnamespace)::RAGreedy::AA" title='(anonymous namespace)::RAGreedy::AA' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::AA">AA</a>) &amp;&amp;</td></tr>
<tr><th id="1824">1824</th><td>      <a class="local col0 ref" href="#310VirtReg" title='VirtReg' data-ref="310VirtReg">VirtReg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange4sizeEv" title='llvm::LiveRange::size' data-ref="_ZNK4llvm9LiveRange4sizeEv">size</a>() &gt; <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#HugeSizeForSplit" title='HugeSizeForSplit' data-use='m' data-ref="HugeSizeForSplit">HugeSizeForSplit</a>)</td></tr>
<tr><th id="1825">1825</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1826">1826</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1827">1827</th><td>}</td></tr>
<tr><th id="1828">1828</th><td></td></tr>
<tr><th id="1829">1829</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy14tryRegionSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEE" title='(anonymous namespace)::RAGreedy::tryRegionSplit' data-type='unsigned int (anonymous namespace)::RAGreedy::tryRegionSplit(llvm::LiveInterval &amp; VirtReg, llvm::AllocationOrder &amp; Order, SmallVectorImpl&lt;unsigned int&gt; &amp; NewVRegs)' data-ref="_ZN12_GLOBAL__N_18RAGreedy14tryRegionSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEE">tryRegionSplit</dfn>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col2 decl" id="312VirtReg" title='VirtReg' data-type='llvm::LiveInterval &amp;' data-ref="312VirtReg">VirtReg</dfn>, <a class="type" href="AllocationOrder.h.html#llvm::AllocationOrder" title='llvm::AllocationOrder' data-ref="llvm::AllocationOrder">AllocationOrder</a> &amp;<dfn class="local col3 decl" id="313Order" title='Order' data-type='llvm::AllocationOrder &amp;' data-ref="313Order">Order</dfn>,</td></tr>
<tr><th id="1830">1830</th><td>                                  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col4 decl" id="314NewVRegs" title='NewVRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="314NewVRegs">NewVRegs</dfn>) {</td></tr>
<tr><th id="1831">1831</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy23isSplitBenefitWorthCostERN4llvm12LiveIntervalE" title='(anonymous namespace)::RAGreedy::isSplitBenefitWorthCost' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy23isSplitBenefitWorthCostERN4llvm12LiveIntervalE">isSplitBenefitWorthCost</a>(<span class='refarg'><a class="local col2 ref" href="#312VirtReg" title='VirtReg' data-ref="312VirtReg">VirtReg</a></span>))</td></tr>
<tr><th id="1832">1832</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1833">1833</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="315NumCands" title='NumCands' data-type='unsigned int' data-ref="315NumCands">NumCands</dfn> = <var>0</var>;</td></tr>
<tr><th id="1834">1834</th><td>  <a class="type" href="../../include/llvm/Support/BlockFrequency.h.html#llvm::BlockFrequency" title='llvm::BlockFrequency' data-ref="llvm::BlockFrequency">BlockFrequency</a> <dfn class="local col6 decl" id="316SpillCost" title='SpillCost' data-type='llvm::BlockFrequency' data-ref="316SpillCost">SpillCost</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy13calcSpillCostEv" title='(anonymous namespace)::RAGreedy::calcSpillCost' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy13calcSpillCostEv">calcSpillCost</a>();</td></tr>
<tr><th id="1835">1835</th><td>  <a class="type" href="../../include/llvm/Support/BlockFrequency.h.html#llvm::BlockFrequency" title='llvm::BlockFrequency' data-ref="llvm::BlockFrequency">BlockFrequency</a> <a class="ref fake" href="../../include/llvm/Support/BlockFrequency.h.html#_ZN4llvm14BlockFrequencyC1Em" title='llvm::BlockFrequency::BlockFrequency' data-ref="_ZN4llvm14BlockFrequencyC1Em"></a><dfn class="local col7 decl" id="317BestCost" title='BestCost' data-type='llvm::BlockFrequency' data-ref="317BestCost">BestCost</dfn>;</td></tr>
<tr><th id="1836">1836</th><td></td></tr>
<tr><th id="1837">1837</th><td>  <i>// Check if we can split this live range around a compact region.</i></td></tr>
<tr><th id="1838">1838</th><td>  <em>bool</em> <dfn class="local col8 decl" id="318HasCompact" title='HasCompact' data-type='bool' data-ref="318HasCompact">HasCompact</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy17calcCompactRegionERNS0_20GlobalSplitCandidateE" title='(anonymous namespace)::RAGreedy::calcCompactRegion' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy17calcCompactRegionERNS0_20GlobalSplitCandidateE">calcCompactRegion</a>(<span class='refarg'><a class="tu member" href="#(anonymousnamespace)::RAGreedy::GlobalCand" title='(anonymous namespace)::RAGreedy::GlobalCand' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalCand">GlobalCand</a>.<a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5frontEv" title='llvm::SmallVectorTemplateCommon::front' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommon5frontEv">front</a>()</span>);</td></tr>
<tr><th id="1839">1839</th><td>  <b>if</b> (<a class="local col8 ref" href="#318HasCompact" title='HasCompact' data-ref="318HasCompact">HasCompact</a>) {</td></tr>
<tr><th id="1840">1840</th><td>    <i>// Yes, keep GlobalCand[0] as the compact region candidate.</i></td></tr>
<tr><th id="1841">1841</th><td>    <a class="local col5 ref" href="#315NumCands" title='NumCands' data-ref="315NumCands">NumCands</a> = <var>1</var>;</td></tr>
<tr><th id="1842">1842</th><td>    <a class="local col7 ref" href="#317BestCost" title='BestCost' data-ref="317BestCost">BestCost</a> <a class="ref" href="../../include/llvm/Support/BlockFrequency.h.html#24" title='llvm::BlockFrequency::operator=' data-ref="_ZN4llvm14BlockFrequencyaSEOS0_">=</a> <a class="ref fake" href="../../include/llvm/Support/BlockFrequency.h.html#_ZN4llvm14BlockFrequencyC1Em" title='llvm::BlockFrequency::BlockFrequency' data-ref="_ZN4llvm14BlockFrequencyC1Em"></a><a class="type" href="../../include/llvm/Support/BlockFrequency.h.html#llvm::BlockFrequency" title='llvm::BlockFrequency' data-ref="llvm::BlockFrequency">BlockFrequency</a>::<a class="ref" href="../../include/llvm/Support/BlockFrequency.h.html#_ZN4llvm14BlockFrequency15getMaxFrequencyEv" title='llvm::BlockFrequency::getMaxFrequency' data-ref="_ZN4llvm14BlockFrequency15getMaxFrequencyEv">getMaxFrequency</a>();</td></tr>
<tr><th id="1843">1843</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1844">1844</th><td>    <i>// No benefit from the compact region, our fallback will be per-block</i></td></tr>
<tr><th id="1845">1845</th><td><i>    // splitting. Make sure we find a solution that is cheaper than spilling.</i></td></tr>
<tr><th id="1846">1846</th><td>    <a class="local col7 ref" href="#317BestCost" title='BestCost' data-ref="317BestCost">BestCost</a> <a class="ref" href="../../include/llvm/Support/BlockFrequency.h.html#24" title='llvm::BlockFrequency::operator=' data-ref="_ZN4llvm14BlockFrequencyaSERKS0_">=</a> <a class="local col6 ref" href="#316SpillCost" title='SpillCost' data-ref="316SpillCost">SpillCost</a>;</td></tr>
<tr><th id="1847">1847</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Cost of isolating all blocks = &quot;; MBFI-&gt;printBlockFreq(dbgs(), BestCost) &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Cost of isolating all blocks = "</q>;</td></tr>
<tr><th id="1848">1848</th><td>               <a class="tu member" href="#(anonymousnamespace)::RAGreedy::MBFI" title='(anonymous namespace)::RAGreedy::MBFI' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::MBFI">MBFI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBlockFrequencyInfo.h.html#_ZNK4llvm25MachineBlockFrequencyInfo14printBlockFreqERNS_11raw_ostreamENS_14BlockFrequencyE" title='llvm::MachineBlockFrequencyInfo::printBlockFreq' data-ref="_ZNK4llvm25MachineBlockFrequencyInfo14printBlockFreqERNS_11raw_ostreamENS_14BlockFrequencyE">printBlockFreq</a>(<span class='refarg'><a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>(), <a class="ref fake" href="../../include/llvm/Support/BlockFrequency.h.html#24" title='llvm::BlockFrequency::BlockFrequency' data-ref="_ZN4llvm14BlockFrequencyC1ERKS0_"></a><a class="local col7 ref" href="#317BestCost" title='BestCost' data-ref="317BestCost">BestCost</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="1849">1849</th><td>  }</td></tr>
<tr><th id="1850">1850</th><td></td></tr>
<tr><th id="1851">1851</th><td>  <em>bool</em> <dfn class="local col9 decl" id="319CanCauseEvictionChain" title='CanCauseEvictionChain' data-type='bool' data-ref="319CanCauseEvictionChain">CanCauseEvictionChain</dfn> = <b>false</b>;</td></tr>
<tr><th id="1852">1852</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="320BestCand" title='BestCand' data-type='unsigned int' data-ref="320BestCand">BestCand</dfn> =</td></tr>
<tr><th id="1853">1853</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy24calculateRegionSplitCostERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_14BlockFrequencyERjbPb" title='(anonymous namespace)::RAGreedy::calculateRegionSplitCost' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy24calculateRegionSplitCostERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_14BlockFrequencyERjbPb">calculateRegionSplitCost</a>(<span class='refarg'><a class="local col2 ref" href="#312VirtReg" title='VirtReg' data-ref="312VirtReg">VirtReg</a></span>, <span class='refarg'><a class="local col3 ref" href="#313Order" title='Order' data-ref="313Order">Order</a></span>, <span class='refarg'><a class="local col7 ref" href="#317BestCost" title='BestCost' data-ref="317BestCost">BestCost</a></span>, <span class='refarg'><a class="local col5 ref" href="#315NumCands" title='NumCands' data-ref="315NumCands">NumCands</a></span>,</td></tr>
<tr><th id="1854">1854</th><td>                               <b>false</b> <i>/*IgnoreCSR*/</i>, &amp;<a class="local col9 ref" href="#319CanCauseEvictionChain" title='CanCauseEvictionChain' data-ref="319CanCauseEvictionChain">CanCauseEvictionChain</a>);</td></tr>
<tr><th id="1855">1855</th><td></td></tr>
<tr><th id="1856">1856</th><td>  <i>// Split candidates with compact regions can cause a bad eviction sequence.</i></td></tr>
<tr><th id="1857">1857</th><td><i>  // See splitCanCauseEvictionChain for detailed description of scenarios.</i></td></tr>
<tr><th id="1858">1858</th><td><i>  // To avoid it, we need to comapre the cost with the spill cost and not the</i></td></tr>
<tr><th id="1859">1859</th><td><i>  // current max frequency.</i></td></tr>
<tr><th id="1860">1860</th><td>  <b>if</b> (<a class="local col8 ref" href="#318HasCompact" title='HasCompact' data-ref="318HasCompact">HasCompact</a> &amp;&amp; (<a class="local col7 ref" href="#317BestCost" title='BestCost' data-ref="317BestCost">BestCost</a> <a class="ref" href="../../include/llvm/Support/BlockFrequency.h.html#_ZNK4llvm14BlockFrequencygtES0_" title='llvm::BlockFrequency::operator&gt;' data-ref="_ZNK4llvm14BlockFrequencygtES0_">&gt;</a> <a class="ref fake" href="../../include/llvm/Support/BlockFrequency.h.html#24" title='llvm::BlockFrequency::BlockFrequency' data-ref="_ZN4llvm14BlockFrequencyC1ERKS0_"></a><a class="local col6 ref" href="#316SpillCost" title='SpillCost' data-ref="316SpillCost">SpillCost</a>) &amp;&amp; (<a class="local col0 ref" href="#320BestCand" title='BestCand' data-ref="320BestCand">BestCand</a> != <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::NoCand" title='(anonymous namespace)::RAGreedy::NoCand' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::NoCand">NoCand</a>) &amp;&amp;</td></tr>
<tr><th id="1861">1861</th><td>    <a class="local col9 ref" href="#319CanCauseEvictionChain" title='CanCauseEvictionChain' data-ref="319CanCauseEvictionChain">CanCauseEvictionChain</a>) {</td></tr>
<tr><th id="1862">1862</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1863">1863</th><td>  }</td></tr>
<tr><th id="1864">1864</th><td></td></tr>
<tr><th id="1865">1865</th><td>  <i>// No solutions found, fall back to single block splitting.</i></td></tr>
<tr><th id="1866">1866</th><td>  <b>if</b> (!<a class="local col8 ref" href="#318HasCompact" title='HasCompact' data-ref="318HasCompact">HasCompact</a> &amp;&amp; <a class="local col0 ref" href="#320BestCand" title='BestCand' data-ref="320BestCand">BestCand</a> == <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::NoCand" title='(anonymous namespace)::RAGreedy::NoCand' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::NoCand">NoCand</a>)</td></tr>
<tr><th id="1867">1867</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1868">1868</th><td></td></tr>
<tr><th id="1869">1869</th><td>  <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy13doRegionSplitERN4llvm12LiveIntervalEjbRNS1_15SmallVectorImplIjEE" title='(anonymous namespace)::RAGreedy::doRegionSplit' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy13doRegionSplitERN4llvm12LiveIntervalEjbRNS1_15SmallVectorImplIjEE">doRegionSplit</a>(<span class='refarg'><a class="local col2 ref" href="#312VirtReg" title='VirtReg' data-ref="312VirtReg">VirtReg</a></span>, <a class="local col0 ref" href="#320BestCand" title='BestCand' data-ref="320BestCand">BestCand</a>, <a class="local col8 ref" href="#318HasCompact" title='HasCompact' data-ref="318HasCompact">HasCompact</a>, <span class='refarg'><a class="local col4 ref" href="#314NewVRegs" title='NewVRegs' data-ref="314NewVRegs">NewVRegs</a></span>);</td></tr>
<tr><th id="1870">1870</th><td>}</td></tr>
<tr><th id="1871">1871</th><td></td></tr>
<tr><th id="1872">1872</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy24calculateRegionSplitCostERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_14BlockFrequencyERjbPb" title='(anonymous namespace)::RAGreedy::calculateRegionSplitCost' data-type='unsigned int (anonymous namespace)::RAGreedy::calculateRegionSplitCost(llvm::LiveInterval &amp; VirtReg, llvm::AllocationOrder &amp; Order, llvm::BlockFrequency &amp; BestCost, unsigned int &amp; NumCands, bool IgnoreCSR, bool * CanCauseEvictionChain = nullptr)' data-ref="_ZN12_GLOBAL__N_18RAGreedy24calculateRegionSplitCostERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_14BlockFrequencyERjbPb">calculateRegionSplitCost</dfn>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col1 decl" id="321VirtReg" title='VirtReg' data-type='llvm::LiveInterval &amp;' data-ref="321VirtReg">VirtReg</dfn>,</td></tr>
<tr><th id="1873">1873</th><td>                                            <a class="type" href="AllocationOrder.h.html#llvm::AllocationOrder" title='llvm::AllocationOrder' data-ref="llvm::AllocationOrder">AllocationOrder</a> &amp;<dfn class="local col2 decl" id="322Order" title='Order' data-type='llvm::AllocationOrder &amp;' data-ref="322Order">Order</dfn>,</td></tr>
<tr><th id="1874">1874</th><td>                                            <a class="type" href="../../include/llvm/Support/BlockFrequency.h.html#llvm::BlockFrequency" title='llvm::BlockFrequency' data-ref="llvm::BlockFrequency">BlockFrequency</a> &amp;<dfn class="local col3 decl" id="323BestCost" title='BestCost' data-type='llvm::BlockFrequency &amp;' data-ref="323BestCost">BestCost</dfn>,</td></tr>
<tr><th id="1875">1875</th><td>                                            <em>unsigned</em> &amp;<dfn class="local col4 decl" id="324NumCands" title='NumCands' data-type='unsigned int &amp;' data-ref="324NumCands">NumCands</dfn>, <em>bool</em> <dfn class="local col5 decl" id="325IgnoreCSR" title='IgnoreCSR' data-type='bool' data-ref="325IgnoreCSR">IgnoreCSR</dfn>,</td></tr>
<tr><th id="1876">1876</th><td>                                            <em>bool</em> *<dfn class="local col6 decl" id="326CanCauseEvictionChain" title='CanCauseEvictionChain' data-type='bool *' data-ref="326CanCauseEvictionChain">CanCauseEvictionChain</dfn>) {</td></tr>
<tr><th id="1877">1877</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="327BestCand" title='BestCand' data-type='unsigned int' data-ref="327BestCand">BestCand</dfn> = <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::NoCand" title='(anonymous namespace)::RAGreedy::NoCand' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::NoCand">NoCand</a>;</td></tr>
<tr><th id="1878">1878</th><td>  <a class="local col2 ref" href="#322Order" title='Order' data-ref="322Order">Order</a>.<a class="ref" href="AllocationOrder.h.html#_ZN4llvm15AllocationOrder6rewindEv" title='llvm::AllocationOrder::rewind' data-ref="_ZN4llvm15AllocationOrder6rewindEv">rewind</a>();</td></tr>
<tr><th id="1879">1879</th><td>  <b>while</b> (<em>unsigned</em> <dfn class="local col8 decl" id="328PhysReg" title='PhysReg' data-type='unsigned int' data-ref="328PhysReg"><a class="local col8 ref" href="#328PhysReg" title='PhysReg' data-ref="328PhysReg">PhysReg</a></dfn> = <a class="local col2 ref" href="#322Order" title='Order' data-ref="322Order">Order</a>.<a class="ref" href="AllocationOrder.h.html#_ZN4llvm15AllocationOrder4nextEj" title='llvm::AllocationOrder::next' data-ref="_ZN4llvm15AllocationOrder4nextEj">next</a>()) {</td></tr>
<tr><th id="1880">1880</th><td>    <b>if</b> (<a class="local col5 ref" href="#325IgnoreCSR" title='IgnoreCSR' data-ref="325IgnoreCSR">IgnoreCSR</a> &amp;&amp; <a class="tu member" href="#_ZNK12_GLOBAL__N_18RAGreedy22isUnusedCalleeSavedRegEj" title='(anonymous namespace)::RAGreedy::isUnusedCalleeSavedReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_18RAGreedy22isUnusedCalleeSavedRegEj">isUnusedCalleeSavedReg</a>(<a class="local col8 ref" href="#328PhysReg" title='PhysReg' data-ref="328PhysReg">PhysReg</a>))</td></tr>
<tr><th id="1881">1881</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1882">1882</th><td></td></tr>
<tr><th id="1883">1883</th><td>    <i>// Discard bad candidates before we run out of interference cache cursors.</i></td></tr>
<tr><th id="1884">1884</th><td><i>    // This will only affect register classes with a lot of registers (&gt;32).</i></td></tr>
<tr><th id="1885">1885</th><td>    <b>if</b> (<a class="local col4 ref" href="#324NumCands" title='NumCands' data-ref="324NumCands">NumCands</a> == <a class="tu member" href="#(anonymousnamespace)::RAGreedy::IntfCache" title='(anonymous namespace)::RAGreedy::IntfCache' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::IntfCache">IntfCache</a>.<a class="ref" href="InterferenceCache.h.html#_ZNK4llvm17InterferenceCache13getMaxCursorsEv" title='llvm::InterferenceCache::getMaxCursors' data-ref="_ZNK4llvm17InterferenceCache13getMaxCursorsEv">getMaxCursors</a>()) {</td></tr>
<tr><th id="1886">1886</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="329WorstCount" title='WorstCount' data-type='unsigned int' data-ref="329WorstCount">WorstCount</dfn> = ~<var>0u</var>;</td></tr>
<tr><th id="1887">1887</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="330Worst" title='Worst' data-type='unsigned int' data-ref="330Worst">Worst</dfn> = <var>0</var>;</td></tr>
<tr><th id="1888">1888</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="331i" title='i' data-type='unsigned int' data-ref="331i">i</dfn> = <var>0</var>; <a class="local col1 ref" href="#331i" title='i' data-ref="331i">i</a> != <a class="local col4 ref" href="#324NumCands" title='NumCands' data-ref="324NumCands">NumCands</a>; ++<a class="local col1 ref" href="#331i" title='i' data-ref="331i">i</a>) {</td></tr>
<tr><th id="1889">1889</th><td>        <b>if</b> (<a class="local col1 ref" href="#331i" title='i' data-ref="331i">i</a> == <a class="local col7 ref" href="#327BestCand" title='BestCand' data-ref="327BestCand">BestCand</a> || !<a class="tu member" href="#(anonymousnamespace)::RAGreedy::GlobalCand" title='(anonymous namespace)::RAGreedy::GlobalCand' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalCand">GlobalCand</a><a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#331i" title='i' data-ref="331i">i</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::PhysReg" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::PhysReg">PhysReg</a>)</td></tr>
<tr><th id="1890">1890</th><td>          <b>continue</b>;</td></tr>
<tr><th id="1891">1891</th><td>        <em>unsigned</em> <dfn class="local col2 decl" id="332Count" title='Count' data-type='unsigned int' data-ref="332Count">Count</dfn> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::GlobalCand" title='(anonymous namespace)::RAGreedy::GlobalCand' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalCand">GlobalCand</a><a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#331i" title='i' data-ref="331i">i</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::LiveBundles" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::LiveBundles' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::LiveBundles">LiveBundles</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector5countEv" title='llvm::BitVector::count' data-ref="_ZNK4llvm9BitVector5countEv">count</a>();</td></tr>
<tr><th id="1892">1892</th><td>        <b>if</b> (<a class="local col2 ref" href="#332Count" title='Count' data-ref="332Count">Count</a> &lt; <a class="local col9 ref" href="#329WorstCount" title='WorstCount' data-ref="329WorstCount">WorstCount</a>) {</td></tr>
<tr><th id="1893">1893</th><td>          <a class="local col0 ref" href="#330Worst" title='Worst' data-ref="330Worst">Worst</a> = <a class="local col1 ref" href="#331i" title='i' data-ref="331i">i</a>;</td></tr>
<tr><th id="1894">1894</th><td>          <a class="local col9 ref" href="#329WorstCount" title='WorstCount' data-ref="329WorstCount">WorstCount</a> = <a class="local col2 ref" href="#332Count" title='Count' data-ref="332Count">Count</a>;</td></tr>
<tr><th id="1895">1895</th><td>        }</td></tr>
<tr><th id="1896">1896</th><td>      }</td></tr>
<tr><th id="1897">1897</th><td>      --<a class="local col4 ref" href="#324NumCands" title='NumCands' data-ref="324NumCands">NumCands</a>;</td></tr>
<tr><th id="1898">1898</th><td>      <a class="tu member" href="#(anonymousnamespace)::RAGreedy::GlobalCand" title='(anonymous namespace)::RAGreedy::GlobalCand' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalCand">GlobalCand</a><a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col0 ref" href="#330Worst" title='Worst' data-ref="330Worst">Worst</a>]</a> <a class="tu ref" href="#355" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::operator=' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy20GlobalSplitCandidateaSERKS1_">=</a> <a class="tu member" href="#(anonymousnamespace)::RAGreedy::GlobalCand" title='(anonymous namespace)::RAGreedy::GlobalCand' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalCand">GlobalCand</a><a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#324NumCands" title='NumCands' data-ref="324NumCands">NumCands</a>]</a>;</td></tr>
<tr><th id="1899">1899</th><td>      <b>if</b> (<a class="local col7 ref" href="#327BestCand" title='BestCand' data-ref="327BestCand">BestCand</a> == <a class="local col4 ref" href="#324NumCands" title='NumCands' data-ref="324NumCands">NumCands</a>)</td></tr>
<tr><th id="1900">1900</th><td>        <a class="local col7 ref" href="#327BestCand" title='BestCand' data-ref="327BestCand">BestCand</a> = <a class="local col0 ref" href="#330Worst" title='Worst' data-ref="330Worst">Worst</a>;</td></tr>
<tr><th id="1901">1901</th><td>    }</td></tr>
<tr><th id="1902">1902</th><td></td></tr>
<tr><th id="1903">1903</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RAGreedy::GlobalCand" title='(anonymous namespace)::RAGreedy::GlobalCand' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalCand">GlobalCand</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() &lt;= <a class="local col4 ref" href="#324NumCands" title='NumCands' data-ref="324NumCands">NumCands</a>)</td></tr>
<tr><th id="1904">1904</th><td>      <a class="tu member" href="#(anonymousnamespace)::RAGreedy::GlobalCand" title='(anonymous namespace)::RAGreedy::GlobalCand' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalCand">GlobalCand</a>.<a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE" title='llvm::SmallVectorImpl::resize' data-use='c' data-ref="_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE">resize</a>(<a class="local col4 ref" href="#324NumCands" title='NumCands' data-ref="324NumCands">NumCands</a>+<var>1</var>);</td></tr>
<tr><th id="1905">1905</th><td>    <a class="tu type" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate">GlobalSplitCandidate</a> &amp;<dfn class="local col3 decl" id="333Cand" title='Cand' data-type='(anonymous namespace)::RAGreedy::GlobalSplitCandidate &amp;' data-ref="333Cand">Cand</dfn> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::GlobalCand" title='(anonymous namespace)::RAGreedy::GlobalCand' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalCand">GlobalCand</a><a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#324NumCands" title='NumCands' data-ref="324NumCands">NumCands</a>]</a>;</td></tr>
<tr><th id="1906">1906</th><td>    <a class="local col3 ref" href="#333Cand" title='Cand' data-ref="333Cand">Cand</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_18RAGreedy20GlobalSplitCandidate5resetERN4llvm17InterferenceCacheEj" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::reset' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy20GlobalSplitCandidate5resetERN4llvm17InterferenceCacheEj">reset</a>(<span class='refarg'><a class="tu member" href="#(anonymousnamespace)::RAGreedy::IntfCache" title='(anonymous namespace)::RAGreedy::IntfCache' data-use='a' data-ref="(anonymousnamespace)::RAGreedy::IntfCache">IntfCache</a></span>, <a class="local col8 ref" href="#328PhysReg" title='PhysReg' data-ref="328PhysReg">PhysReg</a>);</td></tr>
<tr><th id="1907">1907</th><td></td></tr>
<tr><th id="1908">1908</th><td>    <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SpillPlacer" title='(anonymous namespace)::RAGreedy::SpillPlacer' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::SpillPlacer">SpillPlacer</a>-&gt;<a class="ref" href="SpillPlacement.h.html#_ZN4llvm14SpillPlacement7prepareERNS_9BitVectorE" title='llvm::SpillPlacement::prepare' data-ref="_ZN4llvm14SpillPlacement7prepareERNS_9BitVectorE">prepare</a>(<span class='refarg'><a class="local col3 ref" href="#333Cand" title='Cand' data-ref="333Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::LiveBundles" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::LiveBundles' data-use='a' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::LiveBundles">LiveBundles</a></span>);</td></tr>
<tr><th id="1909">1909</th><td>    <a class="type" href="../../include/llvm/Support/BlockFrequency.h.html#llvm::BlockFrequency" title='llvm::BlockFrequency' data-ref="llvm::BlockFrequency">BlockFrequency</a> <a class="ref fake" href="../../include/llvm/Support/BlockFrequency.h.html#_ZN4llvm14BlockFrequencyC1Em" title='llvm::BlockFrequency::BlockFrequency' data-ref="_ZN4llvm14BlockFrequencyC1Em"></a><dfn class="local col4 decl" id="334Cost" title='Cost' data-type='llvm::BlockFrequency' data-ref="334Cost">Cost</dfn>;</td></tr>
<tr><th id="1910">1910</th><td>    <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy19addSplitConstraintsEN4llvm17InterferenceCache6CursorERNS1_14BlockFrequencyE" title='(anonymous namespace)::RAGreedy::addSplitConstraints' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy19addSplitConstraintsEN4llvm17InterferenceCache6CursorERNS1_14BlockFrequencyE">addSplitConstraints</a>(<a class="ref fake" href="InterferenceCache.h.html#_ZN4llvm17InterferenceCache6CursorC1ERKS1_" title='llvm::InterferenceCache::Cursor::Cursor' data-ref="_ZN4llvm17InterferenceCache6CursorC1ERKS1_"></a><a class="local col3 ref" href="#333Cand" title='Cand' data-ref="333Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::Intf' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::Intf">Intf</a>, <span class='refarg'><a class="local col4 ref" href="#334Cost" title='Cost' data-ref="334Cost">Cost</a></span>)) {</td></tr>
<tr><th id="1911">1911</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; printReg(PhysReg, TRI) &lt;&lt; &quot;\tno positive bundles\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col8 ref" href="#328PhysReg" title='PhysReg' data-ref="328PhysReg">PhysReg</a>, <a class="tu member" href="#(anonymousnamespace)::RAGreedy::TRI" title='(anonymous namespace)::RAGreedy::TRI' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tno positive bundles\n"</q>);</td></tr>
<tr><th id="1912">1912</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1913">1913</th><td>    }</td></tr>
<tr><th id="1914">1914</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; printReg(PhysReg, TRI) &lt;&lt; &quot;\tstatic = &quot;; MBFI-&gt;printBlockFreq(dbgs(), Cost); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col8 ref" href="#328PhysReg" title='PhysReg' data-ref="328PhysReg">PhysReg</a>, <a class="tu member" href="#(anonymousnamespace)::RAGreedy::TRI" title='(anonymous namespace)::RAGreedy::TRI' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\tstatic = "</q>;</td></tr>
<tr><th id="1915">1915</th><td>               <a class="tu member" href="#(anonymousnamespace)::RAGreedy::MBFI" title='(anonymous namespace)::RAGreedy::MBFI' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::MBFI">MBFI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBlockFrequencyInfo.h.html#_ZNK4llvm25MachineBlockFrequencyInfo14printBlockFreqERNS_11raw_ostreamENS_14BlockFrequencyE" title='llvm::MachineBlockFrequencyInfo::printBlockFreq' data-ref="_ZNK4llvm25MachineBlockFrequencyInfo14printBlockFreqERNS_11raw_ostreamENS_14BlockFrequencyE">printBlockFreq</a>(<span class='refarg'><a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>(), <a class="ref fake" href="../../include/llvm/Support/BlockFrequency.h.html#24" title='llvm::BlockFrequency::BlockFrequency' data-ref="_ZN4llvm14BlockFrequencyC1ERKS0_"></a><a class="local col4 ref" href="#334Cost" title='Cost' data-ref="334Cost">Cost</a>));</td></tr>
<tr><th id="1916">1916</th><td>    <b>if</b> (<a class="local col4 ref" href="#334Cost" title='Cost' data-ref="334Cost">Cost</a> <a class="ref" href="../../include/llvm/Support/BlockFrequency.h.html#_ZNK4llvm14BlockFrequencygeES0_" title='llvm::BlockFrequency::operator&gt;=' data-ref="_ZNK4llvm14BlockFrequencygeES0_">&gt;=</a> <a class="ref fake" href="../../include/llvm/Support/BlockFrequency.h.html#24" title='llvm::BlockFrequency::BlockFrequency' data-ref="_ZN4llvm14BlockFrequencyC1ERKS0_"></a><a class="local col3 ref" href="#323BestCost" title='BestCost' data-ref="323BestCost">BestCost</a>) {</td></tr>
<tr><th id="1917">1917</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { { if (BestCand == NoCand) dbgs() &lt;&lt; &quot; worse than no bundles\n&quot;; else dbgs() &lt;&lt; &quot; worse than &quot; &lt;&lt; printReg(GlobalCand[BestCand].PhysReg, TRI) &lt;&lt; &apos;\n&apos;; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="1918">1918</th><td>        <b>if</b> (<a class="local col7 ref" href="#327BestCand" title='BestCand' data-ref="327BestCand">BestCand</a> == <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::NoCand" title='(anonymous namespace)::RAGreedy::NoCand' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::NoCand">NoCand</a>)</td></tr>
<tr><th id="1919">1919</th><td>          <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" worse than no bundles\n"</q>;</td></tr>
<tr><th id="1920">1920</th><td>        <b>else</b></td></tr>
<tr><th id="1921">1921</th><td>          <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" worse than "</q></td></tr>
<tr><th id="1922">1922</th><td>                 <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="tu member" href="#(anonymousnamespace)::RAGreedy::GlobalCand" title='(anonymous namespace)::RAGreedy::GlobalCand' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalCand">GlobalCand</a>[<a class="local col7 ref" href="#327BestCand" title='BestCand' data-ref="327BestCand">BestCand</a>].<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::PhysReg" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::PhysReg">PhysReg</a>, <a class="tu member" href="#(anonymousnamespace)::RAGreedy::TRI" title='(anonymous namespace)::RAGreedy::TRI' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="1923">1923</th><td>      });</td></tr>
<tr><th id="1924">1924</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1925">1925</th><td>    }</td></tr>
<tr><th id="1926">1926</th><td>    <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy10growRegionERNS0_20GlobalSplitCandidateE" title='(anonymous namespace)::RAGreedy::growRegion' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy10growRegionERNS0_20GlobalSplitCandidateE">growRegion</a>(<span class='refarg'><a class="local col3 ref" href="#333Cand" title='Cand' data-ref="333Cand">Cand</a></span>)) {</td></tr>
<tr><th id="1927">1927</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;, cannot spill all interferences.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", cannot spill all interferences.\n"</q>);</td></tr>
<tr><th id="1928">1928</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1929">1929</th><td>    }</td></tr>
<tr><th id="1930">1930</th><td></td></tr>
<tr><th id="1931">1931</th><td>    <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SpillPlacer" title='(anonymous namespace)::RAGreedy::SpillPlacer' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::SpillPlacer">SpillPlacer</a>-&gt;<a class="ref" href="SpillPlacement.h.html#_ZN4llvm14SpillPlacement6finishEv" title='llvm::SpillPlacement::finish' data-ref="_ZN4llvm14SpillPlacement6finishEv">finish</a>();</td></tr>
<tr><th id="1932">1932</th><td></td></tr>
<tr><th id="1933">1933</th><td>    <i>// No live bundles, defer to splitSingleBlocks().</i></td></tr>
<tr><th id="1934">1934</th><td>    <b>if</b> (!<a class="local col3 ref" href="#333Cand" title='Cand' data-ref="333Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::LiveBundles" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::LiveBundles' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::LiveBundles">LiveBundles</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector3anyEv" title='llvm::BitVector::any' data-ref="_ZNK4llvm9BitVector3anyEv">any</a>()) {</td></tr>
<tr><th id="1935">1935</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot; no bundles.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" no bundles.\n"</q>);</td></tr>
<tr><th id="1936">1936</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1937">1937</th><td>    }</td></tr>
<tr><th id="1938">1938</th><td></td></tr>
<tr><th id="1939">1939</th><td>    <em>bool</em> <dfn class="local col5 decl" id="335HasEvictionChain" title='HasEvictionChain' data-type='bool' data-ref="335HasEvictionChain">HasEvictionChain</dfn> = <b>false</b>;</td></tr>
<tr><th id="1940">1940</th><td>    <a class="local col4 ref" href="#334Cost" title='Cost' data-ref="334Cost">Cost</a> <a class="ref" href="../../include/llvm/Support/BlockFrequency.h.html#_ZN4llvm14BlockFrequencypLES0_" title='llvm::BlockFrequency::operator+=' data-ref="_ZN4llvm14BlockFrequencypLES0_">+=</a> <a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy19calcGlobalSplitCostERNS0_20GlobalSplitCandidateERKN4llvm15AllocationOrderEPb" title='(anonymous namespace)::RAGreedy::calcGlobalSplitCost' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy19calcGlobalSplitCostERNS0_20GlobalSplitCandidateERKN4llvm15AllocationOrderEPb">calcGlobalSplitCost</a>(<span class='refarg'><a class="local col3 ref" href="#333Cand" title='Cand' data-ref="333Cand">Cand</a></span>, <a class="local col2 ref" href="#322Order" title='Order' data-ref="322Order">Order</a>, &amp;<a class="local col5 ref" href="#335HasEvictionChain" title='HasEvictionChain' data-ref="335HasEvictionChain">HasEvictionChain</a>);</td></tr>
<tr><th id="1941">1941</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { { dbgs() &lt;&lt; &quot;, total = &quot;; MBFI-&gt;printBlockFreq(dbgs(), Cost) &lt;&lt; &quot; with bundles&quot;; for (int i : Cand.LiveBundles.set_bits()) dbgs() &lt;&lt; &quot; EB#&quot; &lt;&lt; i; dbgs() &lt;&lt; &quot;.\n&quot;; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="1942">1942</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", total = "</q>;</td></tr>
<tr><th id="1943">1943</th><td>      <a class="tu member" href="#(anonymousnamespace)::RAGreedy::MBFI" title='(anonymous namespace)::RAGreedy::MBFI' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::MBFI">MBFI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBlockFrequencyInfo.h.html#_ZNK4llvm25MachineBlockFrequencyInfo14printBlockFreqERNS_11raw_ostreamENS_14BlockFrequencyE" title='llvm::MachineBlockFrequencyInfo::printBlockFreq' data-ref="_ZNK4llvm25MachineBlockFrequencyInfo14printBlockFreqERNS_11raw_ostreamENS_14BlockFrequencyE">printBlockFreq</a>(<span class='refarg'><a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a></span>(), <a class="ref fake" href="../../include/llvm/Support/BlockFrequency.h.html#24" title='llvm::BlockFrequency::BlockFrequency' data-ref="_ZN4llvm14BlockFrequencyC1ERKS0_"></a><a class="local col4 ref" href="#334Cost" title='Cost' data-ref="334Cost">Cost</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" with bundles"</q>;</td></tr>
<tr><th id="1944">1944</th><td>      <b>for</b> (<em>int</em> <dfn class="local col6 decl" id="336i" title='i' data-type='int' data-ref="336i">i</dfn> : <a class="local col3 ref" href="#333Cand" title='Cand' data-ref="333Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::LiveBundles" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::LiveBundles' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::LiveBundles">LiveBundles</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector8set_bitsEv" title='llvm::BitVector::set_bits' data-ref="_ZNK4llvm9BitVector8set_bitsEv">set_bits</a>())</td></tr>
<tr><th id="1945">1945</th><td>        <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" EB#"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col6 ref" href="#1941" title='i' data-ref="336i">i</a>;</td></tr>
<tr><th id="1946">1946</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>".\n"</q>;</td></tr>
<tr><th id="1947">1947</th><td>    });</td></tr>
<tr><th id="1948">1948</th><td>    <b>if</b> (<a class="local col4 ref" href="#334Cost" title='Cost' data-ref="334Cost">Cost</a> <a class="ref" href="../../include/llvm/Support/BlockFrequency.h.html#_ZNK4llvm14BlockFrequencyltES0_" title='llvm::BlockFrequency::operator&lt;' data-ref="_ZNK4llvm14BlockFrequencyltES0_">&lt;</a> <a class="ref fake" href="../../include/llvm/Support/BlockFrequency.h.html#24" title='llvm::BlockFrequency::BlockFrequency' data-ref="_ZN4llvm14BlockFrequencyC1ERKS0_"></a><a class="local col3 ref" href="#323BestCost" title='BestCost' data-ref="323BestCost">BestCost</a>) {</td></tr>
<tr><th id="1949">1949</th><td>      <a class="local col7 ref" href="#327BestCand" title='BestCand' data-ref="327BestCand">BestCand</a> = <a class="local col4 ref" href="#324NumCands" title='NumCands' data-ref="324NumCands">NumCands</a>;</td></tr>
<tr><th id="1950">1950</th><td>      <a class="local col3 ref" href="#323BestCost" title='BestCost' data-ref="323BestCost">BestCost</a> <a class="ref" href="../../include/llvm/Support/BlockFrequency.h.html#24" title='llvm::BlockFrequency::operator=' data-ref="_ZN4llvm14BlockFrequencyaSERKS0_">=</a> <a class="local col4 ref" href="#334Cost" title='Cost' data-ref="334Cost">Cost</a>;</td></tr>
<tr><th id="1951">1951</th><td>      <i>// See splitCanCauseEvictionChain for detailed description of bad</i></td></tr>
<tr><th id="1952">1952</th><td><i>      // eviction chain scenarios.</i></td></tr>
<tr><th id="1953">1953</th><td>      <b>if</b> (<a class="local col6 ref" href="#326CanCauseEvictionChain" title='CanCauseEvictionChain' data-ref="326CanCauseEvictionChain">CanCauseEvictionChain</a>)</td></tr>
<tr><th id="1954">1954</th><td>        *<a class="local col6 ref" href="#326CanCauseEvictionChain" title='CanCauseEvictionChain' data-ref="326CanCauseEvictionChain">CanCauseEvictionChain</a> = <a class="local col5 ref" href="#335HasEvictionChain" title='HasEvictionChain' data-ref="335HasEvictionChain">HasEvictionChain</a>;</td></tr>
<tr><th id="1955">1955</th><td>    }</td></tr>
<tr><th id="1956">1956</th><td>    ++<a class="local col4 ref" href="#324NumCands" title='NumCands' data-ref="324NumCands">NumCands</a>;</td></tr>
<tr><th id="1957">1957</th><td>  }</td></tr>
<tr><th id="1958">1958</th><td></td></tr>
<tr><th id="1959">1959</th><td>  <b>if</b> (<a class="local col6 ref" href="#326CanCauseEvictionChain" title='CanCauseEvictionChain' data-ref="326CanCauseEvictionChain">CanCauseEvictionChain</a> &amp;&amp; <a class="local col7 ref" href="#327BestCand" title='BestCand' data-ref="327BestCand">BestCand</a> != <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::NoCand" title='(anonymous namespace)::RAGreedy::NoCand' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::NoCand">NoCand</a>) {</td></tr>
<tr><th id="1960">1960</th><td>    <i>// See splitCanCauseEvictionChain for detailed description of bad</i></td></tr>
<tr><th id="1961">1961</th><td><i>    // eviction chain scenarios.</i></td></tr>
<tr><th id="1962">1962</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Best split candidate of vreg &quot; &lt;&lt; printReg(VirtReg.reg, TRI) &lt;&lt; &quot;  may &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Best split candidate of vreg "</q></td></tr>
<tr><th id="1963">1963</th><td>                      <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col1 ref" href="#321VirtReg" title='VirtReg' data-ref="321VirtReg">VirtReg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>, <a class="tu member" href="#(anonymousnamespace)::RAGreedy::TRI" title='(anonymous namespace)::RAGreedy::TRI' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  may "</q>);</td></tr>
<tr><th id="1964">1964</th><td>    <b>if</b> (!(*<a class="local col6 ref" href="#326CanCauseEvictionChain" title='CanCauseEvictionChain' data-ref="326CanCauseEvictionChain">CanCauseEvictionChain</a>))</td></tr>
<tr><th id="1965">1965</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;not &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"not "</q>);</td></tr>
<tr><th id="1966">1966</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;cause bad eviction chain\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"cause bad eviction chain\n"</q>);</td></tr>
<tr><th id="1967">1967</th><td>  }</td></tr>
<tr><th id="1968">1968</th><td></td></tr>
<tr><th id="1969">1969</th><td>  <b>return</b> <a class="local col7 ref" href="#327BestCand" title='BestCand' data-ref="327BestCand">BestCand</a>;</td></tr>
<tr><th id="1970">1970</th><td>}</td></tr>
<tr><th id="1971">1971</th><td></td></tr>
<tr><th id="1972">1972</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy13doRegionSplitERN4llvm12LiveIntervalEjbRNS1_15SmallVectorImplIjEE" title='(anonymous namespace)::RAGreedy::doRegionSplit' data-type='unsigned int (anonymous namespace)::RAGreedy::doRegionSplit(llvm::LiveInterval &amp; VirtReg, unsigned int BestCand, bool HasCompact, SmallVectorImpl&lt;unsigned int&gt; &amp; NewVRegs)' data-ref="_ZN12_GLOBAL__N_18RAGreedy13doRegionSplitERN4llvm12LiveIntervalEjbRNS1_15SmallVectorImplIjEE">doRegionSplit</dfn>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col7 decl" id="337VirtReg" title='VirtReg' data-type='llvm::LiveInterval &amp;' data-ref="337VirtReg">VirtReg</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="338BestCand" title='BestCand' data-type='unsigned int' data-ref="338BestCand">BestCand</dfn>,</td></tr>
<tr><th id="1973">1973</th><td>                                 <em>bool</em> <dfn class="local col9 decl" id="339HasCompact" title='HasCompact' data-type='bool' data-ref="339HasCompact">HasCompact</dfn>,</td></tr>
<tr><th id="1974">1974</th><td>                                 <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col0 decl" id="340NewVRegs" title='NewVRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="340NewVRegs">NewVRegs</dfn>) {</td></tr>
<tr><th id="1975">1975</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="341UsedCands" title='UsedCands' data-type='SmallVector&lt;unsigned int, 8&gt;' data-ref="341UsedCands">UsedCands</dfn>;</td></tr>
<tr><th id="1976">1976</th><td>  <i>// Prepare split editor.</i></td></tr>
<tr><th id="1977">1977</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveRangeEdit.h.html#llvm::LiveRangeEdit" title='llvm::LiveRangeEdit' data-ref="llvm::LiveRangeEdit">LiveRangeEdit</a> <dfn class="local col2 decl" id="342LREdit" title='LREdit' data-type='llvm::LiveRangeEdit' data-ref="342LREdit">LREdit</dfn><a class="ref" href="../../include/llvm/CodeGen/LiveRangeEdit.h.html#_ZN4llvm13LiveRangeEditC1EPNS_12LiveIntervalERNS_15SmallVectorImplIjEERNS_15MachineFunctionERNS_13LiveIntervalsEPNS_10VirtRegMapEPNS0_8DelegateEPNS_1114693405" title='llvm::LiveRangeEdit::LiveRangeEdit' data-ref="_ZN4llvm13LiveRangeEditC1EPNS_12LiveIntervalERNS_15SmallVectorImplIjEERNS_15MachineFunctionERNS_13LiveIntervalsEPNS_10VirtRegMapEPNS0_8DelegateEPNS_1114693405">(</a>&amp;<a class="local col7 ref" href="#337VirtReg" title='VirtReg' data-ref="337VirtReg">VirtReg</a>, <a class="local col0 ref" href="#340NewVRegs" title='NewVRegs' data-ref="340NewVRegs">NewVRegs</a>, *<a class="tu member" href="#(anonymousnamespace)::RAGreedy::MF" title='(anonymous namespace)::RAGreedy::MF' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::MF">MF</a>, *<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::LIS" title='llvm::RegAllocBase::LIS' data-ref="llvm::RegAllocBase::LIS">LIS</a>, <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::VRM" title='llvm::RegAllocBase::VRM' data-ref="llvm::RegAllocBase::VRM">VRM</a>, <b>this</b>, &amp;<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::DeadRemats" title='llvm::RegAllocBase::DeadRemats' data-ref="llvm::RegAllocBase::DeadRemats">DeadRemats</a>);</td></tr>
<tr><th id="1978">1978</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SE" title='(anonymous namespace)::RAGreedy::SE' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SE">SE</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZN4llvm11SplitEditor5resetERNS_13LiveRangeEditENS0_19ComplementSpillModeE" title='llvm::SplitEditor::reset' data-ref="_ZN4llvm11SplitEditor5resetERNS_13LiveRangeEditENS0_19ComplementSpillModeE">reset</a>(<span class='refarg'><a class="local col2 ref" href="#342LREdit" title='LREdit' data-ref="342LREdit">LREdit</a></span>, <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#SplitSpillMode" title='SplitSpillMode' data-use='m' data-ref="SplitSpillMode">SplitSpillMode</a>);</td></tr>
<tr><th id="1979">1979</th><td></td></tr>
<tr><th id="1980">1980</th><td>  <i>// Assign all edge bundles to the preferred candidate, or NoCand.</i></td></tr>
<tr><th id="1981">1981</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::BundleCand" title='(anonymous namespace)::RAGreedy::BundleCand' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::BundleCand">BundleCand</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6assignENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeERKS2_" title='llvm::SmallVectorImpl::assign' data-ref="_ZN4llvm15SmallVectorImpl6assignENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeERKS2_">assign</a>(<a class="tu member" href="#(anonymousnamespace)::RAGreedy::Bundles" title='(anonymous namespace)::RAGreedy::Bundles' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::Bundles">Bundles</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/EdgeBundles.h.html#_ZNK4llvm11EdgeBundles13getNumBundlesEv" title='llvm::EdgeBundles::getNumBundles' data-ref="_ZNK4llvm11EdgeBundles13getNumBundlesEv">getNumBundles</a>(), <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::NoCand" title='(anonymous namespace)::RAGreedy::NoCand' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::NoCand">NoCand</a>);</td></tr>
<tr><th id="1982">1982</th><td></td></tr>
<tr><th id="1983">1983</th><td>  <i>// Assign bundles for the best candidate region.</i></td></tr>
<tr><th id="1984">1984</th><td>  <b>if</b> (<a class="local col8 ref" href="#338BestCand" title='BestCand' data-ref="338BestCand">BestCand</a> != <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::NoCand" title='(anonymous namespace)::RAGreedy::NoCand' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::NoCand">NoCand</a>) {</td></tr>
<tr><th id="1985">1985</th><td>    <a class="tu type" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate">GlobalSplitCandidate</a> &amp;<dfn class="local col3 decl" id="343Cand" title='Cand' data-type='(anonymous namespace)::RAGreedy::GlobalSplitCandidate &amp;' data-ref="343Cand">Cand</dfn> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::GlobalCand" title='(anonymous namespace)::RAGreedy::GlobalCand' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalCand">GlobalCand</a><a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#338BestCand" title='BestCand' data-ref="338BestCand">BestCand</a>]</a>;</td></tr>
<tr><th id="1986">1986</th><td>    <b>if</b> (<em>unsigned</em> <dfn class="local col4 decl" id="344B" title='B' data-type='unsigned int' data-ref="344B"><a class="local col4 ref" href="#344B" title='B' data-ref="344B">B</a></dfn> = <a class="local col3 ref" href="#343Cand" title='Cand' data-ref="343Cand">Cand</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_18RAGreedy20GlobalSplitCandidate10getBundlesERN4llvm15SmallVectorImplIjEEj" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::getBundles' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy20GlobalSplitCandidate10getBundlesERN4llvm15SmallVectorImplIjEEj">getBundles</a>(<span class='refarg'><a class="tu member" href="#(anonymousnamespace)::RAGreedy::BundleCand" title='(anonymous namespace)::RAGreedy::BundleCand' data-use='a' data-ref="(anonymousnamespace)::RAGreedy::BundleCand">BundleCand</a></span>, <a class="local col8 ref" href="#338BestCand" title='BestCand' data-ref="338BestCand">BestCand</a>)) {</td></tr>
<tr><th id="1987">1987</th><td>      <a class="local col1 ref" href="#341UsedCands" title='UsedCands' data-ref="341UsedCands">UsedCands</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col8 ref" href="#338BestCand" title='BestCand' data-ref="338BestCand">BestCand</a>);</td></tr>
<tr><th id="1988">1988</th><td>      <a class="local col3 ref" href="#343Cand" title='Cand' data-ref="343Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::IntvIdx" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::IntvIdx' data-use='w' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::IntvIdx">IntvIdx</a> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SE" title='(anonymous namespace)::RAGreedy::SE' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SE">SE</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZN4llvm11SplitEditor8openIntvEv" title='llvm::SplitEditor::openIntv' data-ref="_ZN4llvm11SplitEditor8openIntvEv">openIntv</a>();</td></tr>
<tr><th id="1989">1989</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Split for &quot; &lt;&lt; printReg(Cand.PhysReg, TRI) &lt;&lt; &quot; in &quot; &lt;&lt; B &lt;&lt; &quot; bundles, intv &quot; &lt;&lt; Cand.IntvIdx &lt;&lt; &quot;.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Split for "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col3 ref" href="#343Cand" title='Cand' data-ref="343Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::PhysReg" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::PhysReg">PhysReg</a>, <a class="tu member" href="#(anonymousnamespace)::RAGreedy::TRI" title='(anonymous namespace)::RAGreedy::TRI' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" in "</q></td></tr>
<tr><th id="1990">1990</th><td>                        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col4 ref" href="#344B" title='B' data-ref="344B">B</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" bundles, intv "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col3 ref" href="#343Cand" title='Cand' data-ref="343Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::IntvIdx" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::IntvIdx' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::IntvIdx">IntvIdx</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>".\n"</q>);</td></tr>
<tr><th id="1991">1991</th><td>      (<em>void</em>)<a class="local col4 ref" href="#344B" title='B' data-ref="344B">B</a>;</td></tr>
<tr><th id="1992">1992</th><td>    }</td></tr>
<tr><th id="1993">1993</th><td>  }</td></tr>
<tr><th id="1994">1994</th><td></td></tr>
<tr><th id="1995">1995</th><td>  <i>// Assign bundles for the compact region.</i></td></tr>
<tr><th id="1996">1996</th><td>  <b>if</b> (<a class="local col9 ref" href="#339HasCompact" title='HasCompact' data-ref="339HasCompact">HasCompact</a>) {</td></tr>
<tr><th id="1997">1997</th><td>    <a class="tu type" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate">GlobalSplitCandidate</a> &amp;<dfn class="local col5 decl" id="345Cand" title='Cand' data-type='(anonymous namespace)::RAGreedy::GlobalSplitCandidate &amp;' data-ref="345Cand">Cand</dfn> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::GlobalCand" title='(anonymous namespace)::RAGreedy::GlobalCand' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalCand">GlobalCand</a>.<a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5frontEv" title='llvm::SmallVectorTemplateCommon::front' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommon5frontEv">front</a>();</td></tr>
<tr><th id="1998">1998</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!Cand.PhysReg &amp;&amp; &quot;Compact region has no physreg&quot;) ? void (0) : __assert_fail (&quot;!Cand.PhysReg &amp;&amp; \&quot;Compact region has no physreg\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocGreedy.cpp&quot;, 1998, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col5 ref" href="#345Cand" title='Cand' data-ref="345Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::PhysReg" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::PhysReg">PhysReg</a> &amp;&amp; <q>"Compact region has no physreg"</q>);</td></tr>
<tr><th id="1999">1999</th><td>    <b>if</b> (<em>unsigned</em> <dfn class="local col6 decl" id="346B" title='B' data-type='unsigned int' data-ref="346B"><a class="local col6 ref" href="#346B" title='B' data-ref="346B">B</a></dfn> = <a class="local col5 ref" href="#345Cand" title='Cand' data-ref="345Cand">Cand</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_18RAGreedy20GlobalSplitCandidate10getBundlesERN4llvm15SmallVectorImplIjEEj" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::getBundles' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy20GlobalSplitCandidate10getBundlesERN4llvm15SmallVectorImplIjEEj">getBundles</a>(<span class='refarg'><a class="tu member" href="#(anonymousnamespace)::RAGreedy::BundleCand" title='(anonymous namespace)::RAGreedy::BundleCand' data-use='a' data-ref="(anonymousnamespace)::RAGreedy::BundleCand">BundleCand</a></span>, <var>0</var>)) {</td></tr>
<tr><th id="2000">2000</th><td>      <a class="local col1 ref" href="#341UsedCands" title='UsedCands' data-ref="341UsedCands">UsedCands</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<var>0</var>);</td></tr>
<tr><th id="2001">2001</th><td>      <a class="local col5 ref" href="#345Cand" title='Cand' data-ref="345Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::IntvIdx" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::IntvIdx' data-use='w' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::IntvIdx">IntvIdx</a> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SE" title='(anonymous namespace)::RAGreedy::SE' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SE">SE</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZN4llvm11SplitEditor8openIntvEv" title='llvm::SplitEditor::openIntv' data-ref="_ZN4llvm11SplitEditor8openIntvEv">openIntv</a>();</td></tr>
<tr><th id="2002">2002</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Split for compact region in &quot; &lt;&lt; B &lt;&lt; &quot; bundles, intv &quot; &lt;&lt; Cand.IntvIdx &lt;&lt; &quot;.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Split for compact region in "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col6 ref" href="#346B" title='B' data-ref="346B">B</a></td></tr>
<tr><th id="2003">2003</th><td>                        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" bundles, intv "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col5 ref" href="#345Cand" title='Cand' data-ref="345Cand">Cand</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::IntvIdx" title='(anonymous namespace)::RAGreedy::GlobalSplitCandidate::IntvIdx' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::GlobalSplitCandidate::IntvIdx">IntvIdx</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>".\n"</q>);</td></tr>
<tr><th id="2004">2004</th><td>      (<em>void</em>)<a class="local col6 ref" href="#346B" title='B' data-ref="346B">B</a>;</td></tr>
<tr><th id="2005">2005</th><td>    }</td></tr>
<tr><th id="2006">2006</th><td>  }</td></tr>
<tr><th id="2007">2007</th><td></td></tr>
<tr><th id="2008">2008</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy17splitAroundRegionERN4llvm13LiveRangeEditENS1_8ArrayRefIjEE" title='(anonymous namespace)::RAGreedy::splitAroundRegion' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy17splitAroundRegionERN4llvm13LiveRangeEditENS1_8ArrayRefIjEE">splitAroundRegion</a>(<span class='refarg'><a class="local col2 ref" href="#342LREdit" title='LREdit' data-ref="342LREdit">LREdit</a></span>, <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col1 ref" href="#341UsedCands" title='UsedCands' data-ref="341UsedCands">UsedCands</a>);</td></tr>
<tr><th id="2009">2009</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="2010">2010</th><td>}</td></tr>
<tr><th id="2011">2011</th><td></td></tr>
<tr><th id="2012">2012</th><td><i  data-doc="_ZN12_GLOBAL__N_18RAGreedy13tryBlockSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEE">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="2013">2013</th><td><i  data-doc="_ZN12_GLOBAL__N_18RAGreedy13tryBlockSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEE">//                            Per-Block Splitting</i></td></tr>
<tr><th id="2014">2014</th><td><i  data-doc="_ZN12_GLOBAL__N_18RAGreedy13tryBlockSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEE">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="2015">2015</th><td><i  data-doc="_ZN12_GLOBAL__N_18RAGreedy13tryBlockSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEE"></i></td></tr>
<tr><th id="2016">2016</th><td><i  data-doc="_ZN12_GLOBAL__N_18RAGreedy13tryBlockSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEE">/// tryBlockSplit - Split a global live range around every block with uses. This</i></td></tr>
<tr><th id="2017">2017</th><td><i  data-doc="_ZN12_GLOBAL__N_18RAGreedy13tryBlockSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEE">/// creates a lot of local live ranges, that will be split by tryLocalSplit if</i></td></tr>
<tr><th id="2018">2018</th><td><i  data-doc="_ZN12_GLOBAL__N_18RAGreedy13tryBlockSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEE">/// they don't allocate.</i></td></tr>
<tr><th id="2019">2019</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy13tryBlockSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEE" title='(anonymous namespace)::RAGreedy::tryBlockSplit' data-type='unsigned int (anonymous namespace)::RAGreedy::tryBlockSplit(llvm::LiveInterval &amp; VirtReg, llvm::AllocationOrder &amp; Order, SmallVectorImpl&lt;unsigned int&gt; &amp; NewVRegs)' data-ref="_ZN12_GLOBAL__N_18RAGreedy13tryBlockSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEE">tryBlockSplit</dfn>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col7 decl" id="347VirtReg" title='VirtReg' data-type='llvm::LiveInterval &amp;' data-ref="347VirtReg">VirtReg</dfn>, <a class="type" href="AllocationOrder.h.html#llvm::AllocationOrder" title='llvm::AllocationOrder' data-ref="llvm::AllocationOrder">AllocationOrder</a> &amp;<dfn class="local col8 decl" id="348Order" title='Order' data-type='llvm::AllocationOrder &amp;' data-ref="348Order">Order</dfn>,</td></tr>
<tr><th id="2020">2020</th><td>                                 <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col9 decl" id="349NewVRegs" title='NewVRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="349NewVRegs">NewVRegs</dfn>) {</td></tr>
<tr><th id="2021">2021</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (&amp;SA-&gt;getParent() == &amp;VirtReg &amp;&amp; &quot;Live range wasn&apos;t analyzed&quot;) ? void (0) : __assert_fail (&quot;&amp;SA-&gt;getParent() == &amp;VirtReg &amp;&amp; \&quot;Live range wasn&apos;t analyzed\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocGreedy.cpp&quot;, 2021, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(&amp;<a class="tu member" href="#(anonymousnamespace)::RAGreedy::SA" title='(anonymous namespace)::RAGreedy::SA' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SA">SA</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZNK4llvm13SplitAnalysis9getParentEv" title='llvm::SplitAnalysis::getParent' data-ref="_ZNK4llvm13SplitAnalysis9getParentEv">getParent</a>() == &amp;<a class="local col7 ref" href="#347VirtReg" title='VirtReg' data-ref="347VirtReg">VirtReg</a> &amp;&amp; <q>"Live range wasn't analyzed"</q>);</td></tr>
<tr><th id="2022">2022</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="350Reg" title='Reg' data-type='unsigned int' data-ref="350Reg">Reg</dfn> = <a class="local col7 ref" href="#347VirtReg" title='VirtReg' data-ref="347VirtReg">VirtReg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>;</td></tr>
<tr><th id="2023">2023</th><td>  <em>bool</em> <dfn class="local col1 decl" id="351SingleInstrs" title='SingleInstrs' data-type='bool' data-ref="351SingleInstrs">SingleInstrs</dfn> = <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::RegClassInfo" title='llvm::RegAllocBase::RegClassInfo' data-ref="llvm::RegAllocBase::RegClassInfo">RegClassInfo</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#_ZNK4llvm17RegisterClassInfo16isProperSubClassEPKNS_19TargetRegisterClassE" title='llvm::RegisterClassInfo::isProperSubClass' data-ref="_ZNK4llvm17RegisterClassInfo16isProperSubClassEPKNS_19TargetRegisterClassE">isProperSubClass</a>(<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::MRI" title='llvm::RegAllocBase::MRI' data-ref="llvm::RegAllocBase::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col0 ref" href="#350Reg" title='Reg' data-ref="350Reg">Reg</a>));</td></tr>
<tr><th id="2024">2024</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveRangeEdit.h.html#llvm::LiveRangeEdit" title='llvm::LiveRangeEdit' data-ref="llvm::LiveRangeEdit">LiveRangeEdit</a> <dfn class="local col2 decl" id="352LREdit" title='LREdit' data-type='llvm::LiveRangeEdit' data-ref="352LREdit">LREdit</dfn><a class="ref" href="../../include/llvm/CodeGen/LiveRangeEdit.h.html#_ZN4llvm13LiveRangeEditC1EPNS_12LiveIntervalERNS_15SmallVectorImplIjEERNS_15MachineFunctionERNS_13LiveIntervalsEPNS_10VirtRegMapEPNS0_8DelegateEPNS_1114693405" title='llvm::LiveRangeEdit::LiveRangeEdit' data-ref="_ZN4llvm13LiveRangeEditC1EPNS_12LiveIntervalERNS_15SmallVectorImplIjEERNS_15MachineFunctionERNS_13LiveIntervalsEPNS_10VirtRegMapEPNS0_8DelegateEPNS_1114693405">(</a>&amp;<a class="local col7 ref" href="#347VirtReg" title='VirtReg' data-ref="347VirtReg">VirtReg</a>, <a class="local col9 ref" href="#349NewVRegs" title='NewVRegs' data-ref="349NewVRegs">NewVRegs</a>, *<a class="tu member" href="#(anonymousnamespace)::RAGreedy::MF" title='(anonymous namespace)::RAGreedy::MF' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::MF">MF</a>, *<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::LIS" title='llvm::RegAllocBase::LIS' data-ref="llvm::RegAllocBase::LIS">LIS</a>, <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::VRM" title='llvm::RegAllocBase::VRM' data-ref="llvm::RegAllocBase::VRM">VRM</a>, <b>this</b>, &amp;<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::DeadRemats" title='llvm::RegAllocBase::DeadRemats' data-ref="llvm::RegAllocBase::DeadRemats">DeadRemats</a>);</td></tr>
<tr><th id="2025">2025</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SE" title='(anonymous namespace)::RAGreedy::SE' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SE">SE</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZN4llvm11SplitEditor5resetERNS_13LiveRangeEditENS0_19ComplementSpillModeE" title='llvm::SplitEditor::reset' data-ref="_ZN4llvm11SplitEditor5resetERNS_13LiveRangeEditENS0_19ComplementSpillModeE">reset</a>(<span class='refarg'><a class="local col2 ref" href="#352LREdit" title='LREdit' data-ref="352LREdit">LREdit</a></span>, <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#SplitSpillMode" title='SplitSpillMode' data-use='m' data-ref="SplitSpillMode">SplitSpillMode</a>);</td></tr>
<tr><th id="2026">2026</th><td>  <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="SplitKit.h.html#llvm::SplitAnalysis" title='llvm::SplitAnalysis' data-ref="llvm::SplitAnalysis">SplitAnalysis</a>::<a class="type" href="SplitKit.h.html#llvm::SplitAnalysis::BlockInfo" title='llvm::SplitAnalysis::BlockInfo' data-ref="llvm::SplitAnalysis::BlockInfo">BlockInfo</a>&gt; <dfn class="local col3 decl" id="353UseBlocks" title='UseBlocks' data-type='ArrayRef&lt;SplitAnalysis::BlockInfo&gt;' data-ref="353UseBlocks">UseBlocks</dfn> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SA" title='(anonymous namespace)::RAGreedy::SA' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SA">SA</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZNK4llvm13SplitAnalysis12getUseBlocksEv" title='llvm::SplitAnalysis::getUseBlocks' data-ref="_ZNK4llvm13SplitAnalysis12getUseBlocksEv">getUseBlocks</a>();</td></tr>
<tr><th id="2027">2027</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="354i" title='i' data-type='unsigned int' data-ref="354i">i</dfn> = <var>0</var>; <a class="local col4 ref" href="#354i" title='i' data-ref="354i">i</a> != <a class="local col3 ref" href="#353UseBlocks" title='UseBlocks' data-ref="353UseBlocks">UseBlocks</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>(); ++<a class="local col4 ref" href="#354i" title='i' data-ref="354i">i</a>) {</td></tr>
<tr><th id="2028">2028</th><td>    <em>const</em> <a class="type" href="SplitKit.h.html#llvm::SplitAnalysis" title='llvm::SplitAnalysis' data-ref="llvm::SplitAnalysis">SplitAnalysis</a>::<a class="type" href="SplitKit.h.html#llvm::SplitAnalysis::BlockInfo" title='llvm::SplitAnalysis::BlockInfo' data-ref="llvm::SplitAnalysis::BlockInfo">BlockInfo</a> &amp;<dfn class="local col5 decl" id="355BI" title='BI' data-type='const SplitAnalysis::BlockInfo &amp;' data-ref="355BI">BI</dfn> = <a class="local col3 ref" href="#353UseBlocks" title='UseBlocks' data-ref="353UseBlocks">UseBlocks</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col4 ref" href="#354i" title='i' data-ref="354i">i</a>]</a>;</td></tr>
<tr><th id="2029">2029</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RAGreedy::SA" title='(anonymous namespace)::RAGreedy::SA' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SA">SA</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZNK4llvm13SplitAnalysis22shouldSplitSingleBlockERKNS0_9BlockInfoEb" title='llvm::SplitAnalysis::shouldSplitSingleBlock' data-ref="_ZNK4llvm13SplitAnalysis22shouldSplitSingleBlockERKNS0_9BlockInfoEb">shouldSplitSingleBlock</a>(<a class="local col5 ref" href="#355BI" title='BI' data-ref="355BI">BI</a>, <a class="local col1 ref" href="#351SingleInstrs" title='SingleInstrs' data-ref="351SingleInstrs">SingleInstrs</a>))</td></tr>
<tr><th id="2030">2030</th><td>      <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SE" title='(anonymous namespace)::RAGreedy::SE' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SE">SE</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZN4llvm11SplitEditor16splitSingleBlockERKNS_13SplitAnalysis9BlockInfoE" title='llvm::SplitEditor::splitSingleBlock' data-ref="_ZN4llvm11SplitEditor16splitSingleBlockERKNS_13SplitAnalysis9BlockInfoE">splitSingleBlock</a>(<a class="local col5 ref" href="#355BI" title='BI' data-ref="355BI">BI</a>);</td></tr>
<tr><th id="2031">2031</th><td>  }</td></tr>
<tr><th id="2032">2032</th><td>  <i>// No blocks were split.</i></td></tr>
<tr><th id="2033">2033</th><td>  <b>if</b> (<a class="local col2 ref" href="#352LREdit" title='LREdit' data-ref="352LREdit">LREdit</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveRangeEdit.h.html#_ZNK4llvm13LiveRangeEdit5emptyEv" title='llvm::LiveRangeEdit::empty' data-ref="_ZNK4llvm13LiveRangeEdit5emptyEv">empty</a>())</td></tr>
<tr><th id="2034">2034</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="2035">2035</th><td></td></tr>
<tr><th id="2036">2036</th><td>  <i>// We did split for some blocks.</i></td></tr>
<tr><th id="2037">2037</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="356IntvMap" title='IntvMap' data-type='SmallVector&lt;unsigned int, 8&gt;' data-ref="356IntvMap">IntvMap</dfn>;</td></tr>
<tr><th id="2038">2038</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SE" title='(anonymous namespace)::RAGreedy::SE' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SE">SE</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZN4llvm11SplitEditor6finishEPNS_15SmallVectorImplIjEE" title='llvm::SplitEditor::finish' data-ref="_ZN4llvm11SplitEditor6finishEPNS_15SmallVectorImplIjEE">finish</a>(&amp;<a class="local col6 ref" href="#356IntvMap" title='IntvMap' data-ref="356IntvMap">IntvMap</a>);</td></tr>
<tr><th id="2039">2039</th><td></td></tr>
<tr><th id="2040">2040</th><td>  <i>// Tell LiveDebugVariables about the new ranges.</i></td></tr>
<tr><th id="2041">2041</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::DebugVars" title='(anonymous namespace)::RAGreedy::DebugVars' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::DebugVars">DebugVars</a>-&gt;<a class="ref" href="LiveDebugVariables.h.html#_ZN4llvm18LiveDebugVariables13splitRegisterEjNS_8ArrayRefIjEERNS_13LiveIntervalsE" title='llvm::LiveDebugVariables::splitRegister' data-ref="_ZN4llvm18LiveDebugVariables13splitRegisterEjNS_8ArrayRefIjEERNS_13LiveIntervalsE">splitRegister</a>(<a class="local col0 ref" href="#350Reg" title='Reg' data-ref="350Reg">Reg</a>, <a class="local col2 ref" href="#352LREdit" title='LREdit' data-ref="352LREdit">LREdit</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveRangeEdit.h.html#_ZNK4llvm13LiveRangeEdit4regsEv" title='llvm::LiveRangeEdit::regs' data-ref="_ZNK4llvm13LiveRangeEdit4regsEv">regs</a>(), <span class='refarg'>*<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::LIS" title='llvm::RegAllocBase::LIS' data-ref="llvm::RegAllocBase::LIS">LIS</a></span>);</td></tr>
<tr><th id="2042">2042</th><td></td></tr>
<tr><th id="2043">2043</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::ExtraRegInfo" title='(anonymous namespace)::RAGreedy::ExtraRegInfo' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::ExtraRegInfo">ExtraRegInfo</a>.<a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMap6resizeENS_11SmallVectorIT_Lj0EE9size_typeE" title='llvm::IndexedMap::resize' data-use='c' data-ref="_ZN4llvm10IndexedMap6resizeENS_11SmallVectorIT_Lj0EE9size_typeE">resize</a>(<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::MRI" title='llvm::RegAllocBase::MRI' data-ref="llvm::RegAllocBase::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv" title='llvm::MachineRegisterInfo::getNumVirtRegs' data-ref="_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv">getNumVirtRegs</a>());</td></tr>
<tr><th id="2044">2044</th><td></td></tr>
<tr><th id="2045">2045</th><td>  <i>// Sort out the new intervals created by splitting. The remainder interval</i></td></tr>
<tr><th id="2046">2046</th><td><i>  // goes straight to spilling, the new local ranges get to stay RS_New.</i></td></tr>
<tr><th id="2047">2047</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="357i" title='i' data-type='unsigned int' data-ref="357i">i</dfn> = <var>0</var>, <dfn class="local col8 decl" id="358e" title='e' data-type='unsigned int' data-ref="358e">e</dfn> = <a class="local col2 ref" href="#352LREdit" title='LREdit' data-ref="352LREdit">LREdit</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveRangeEdit.h.html#_ZNK4llvm13LiveRangeEdit4sizeEv" title='llvm::LiveRangeEdit::size' data-ref="_ZNK4llvm13LiveRangeEdit4sizeEv">size</a>(); <a class="local col7 ref" href="#357i" title='i' data-ref="357i">i</a> != <a class="local col8 ref" href="#358e" title='e' data-ref="358e">e</a>; ++<a class="local col7 ref" href="#357i" title='i' data-ref="357i">i</a>) {</td></tr>
<tr><th id="2048">2048</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col9 decl" id="359LI" title='LI' data-type='llvm::LiveInterval &amp;' data-ref="359LI">LI</dfn> = <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::LIS" title='llvm::RegAllocBase::LIS' data-ref="llvm::RegAllocBase::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col2 ref" href="#352LREdit" title='LREdit' data-ref="352LREdit">LREdit</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveRangeEdit.h.html#_ZNK4llvm13LiveRangeEdit3getEj" title='llvm::LiveRangeEdit::get' data-ref="_ZNK4llvm13LiveRangeEdit3getEj">get</a>(<a class="local col7 ref" href="#357i" title='i' data-ref="357i">i</a>));</td></tr>
<tr><th id="2049">2049</th><td>    <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_18RAGreedy8getStageERKN4llvm12LiveIntervalE" title='(anonymous namespace)::RAGreedy::getStage' data-use='c' data-ref="_ZNK12_GLOBAL__N_18RAGreedy8getStageERKN4llvm12LiveIntervalE">getStage</a>(<a class="local col9 ref" href="#359LI" title='LI' data-ref="359LI">LI</a>) == <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_New" title='(anonymous namespace)::RAGreedy::LiveRangeStage::RS_New' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_New">RS_New</a> &amp;&amp; <a class="local col6 ref" href="#356IntvMap" title='IntvMap' data-ref="356IntvMap">IntvMap</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#357i" title='i' data-ref="357i">i</a>]</a> == <var>0</var>)</td></tr>
<tr><th id="2050">2050</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy8setStageERKN4llvm12LiveIntervalENS0_14LiveRangeStageE" title='(anonymous namespace)::RAGreedy::setStage' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy8setStageERKN4llvm12LiveIntervalENS0_14LiveRangeStageE">setStage</a>(<a class="local col9 ref" href="#359LI" title='LI' data-ref="359LI">LI</a>, <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Spill" title='(anonymous namespace)::RAGreedy::LiveRangeStage::RS_Spill' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Spill">RS_Spill</a>);</td></tr>
<tr><th id="2051">2051</th><td>  }</td></tr>
<tr><th id="2052">2052</th><td></td></tr>
<tr><th id="2053">2053</th><td>  <b>if</b> (<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::VerifyEnabled" title='llvm::RegAllocBase::VerifyEnabled' data-ref="llvm::RegAllocBase::VerifyEnabled">VerifyEnabled</a>)</td></tr>
<tr><th id="2054">2054</th><td>    <a class="tu member" href="#(anonymousnamespace)::RAGreedy::MF" title='(anonymous namespace)::RAGreedy::MF' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction6verifyEPNS_4PassEPKcb" title='llvm::MachineFunction::verify' data-ref="_ZNK4llvm15MachineFunction6verifyEPNS_4PassEPKcb">verify</a>(<b>this</b>, <q>"After splitting live range around basic blocks"</q>);</td></tr>
<tr><th id="2055">2055</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="2056">2056</th><td>}</td></tr>
<tr><th id="2057">2057</th><td></td></tr>
<tr><th id="2058">2058</th><td><i  data-doc="_ZL35getNumAllocatableRegsForConstraintsPKN4llvm12MachineInstrEjPKNS_19TargetRegisterClassEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoERKNS_17RegisterClassInfoE">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="2059">2059</th><td><i  data-doc="_ZL35getNumAllocatableRegsForConstraintsPKN4llvm12MachineInstrEjPKNS_19TargetRegisterClassEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoERKNS_17RegisterClassInfoE">//                         Per-Instruction Splitting</i></td></tr>
<tr><th id="2060">2060</th><td><i  data-doc="_ZL35getNumAllocatableRegsForConstraintsPKN4llvm12MachineInstrEjPKNS_19TargetRegisterClassEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoERKNS_17RegisterClassInfoE">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="2061">2061</th><td><i  data-doc="_ZL35getNumAllocatableRegsForConstraintsPKN4llvm12MachineInstrEjPKNS_19TargetRegisterClassEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoERKNS_17RegisterClassInfoE"></i></td></tr>
<tr><th id="2062">2062</th><td><i  data-doc="_ZL35getNumAllocatableRegsForConstraintsPKN4llvm12MachineInstrEjPKNS_19TargetRegisterClassEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoERKNS_17RegisterClassInfoE">/// Get the number of allocatable registers that match the constraints of \p Reg</i></td></tr>
<tr><th id="2063">2063</th><td><i  data-doc="_ZL35getNumAllocatableRegsForConstraintsPKN4llvm12MachineInstrEjPKNS_19TargetRegisterClassEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoERKNS_17RegisterClassInfoE">/// on \p MI and that are also in \p SuperRC.</i></td></tr>
<tr><th id="2064">2064</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL35getNumAllocatableRegsForConstraintsPKN4llvm12MachineInstrEjPKNS_19TargetRegisterClassEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoERKNS_17RegisterClassInfoE" title='getNumAllocatableRegsForConstraints' data-type='unsigned int getNumAllocatableRegsForConstraints(const llvm::MachineInstr * MI, unsigned int Reg, const llvm::TargetRegisterClass * SuperRC, const llvm::TargetInstrInfo * TII, const llvm::TargetRegisterInfo * TRI, const llvm::RegisterClassInfo &amp; RCI)' data-ref="_ZL35getNumAllocatableRegsForConstraintsPKN4llvm12MachineInstrEjPKNS_19TargetRegisterClassEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoERKNS_17RegisterClassInfoE">getNumAllocatableRegsForConstraints</dfn>(</td></tr>
<tr><th id="2065">2065</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="360MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="360MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="361Reg" title='Reg' data-type='unsigned int' data-ref="361Reg">Reg</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="362SuperRC" title='SuperRC' data-type='const llvm::TargetRegisterClass *' data-ref="362SuperRC">SuperRC</dfn>,</td></tr>
<tr><th id="2066">2066</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col3 decl" id="363TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="363TII">TII</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col4 decl" id="364TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="364TRI">TRI</dfn>,</td></tr>
<tr><th id="2067">2067</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo" title='llvm::RegisterClassInfo' data-ref="llvm::RegisterClassInfo">RegisterClassInfo</a> &amp;<dfn class="local col5 decl" id="365RCI" title='RCI' data-type='const llvm::RegisterClassInfo &amp;' data-ref="365RCI">RCI</dfn>) {</td></tr>
<tr><th id="2068">2068</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SuperRC &amp;&amp; &quot;Invalid register class&quot;) ? void (0) : __assert_fail (&quot;SuperRC &amp;&amp; \&quot;Invalid register class\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocGreedy.cpp&quot;, 2068, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#362SuperRC" title='SuperRC' data-ref="362SuperRC">SuperRC</a> &amp;&amp; <q>"Invalid register class"</q>);</td></tr>
<tr><th id="2069">2069</th><td></td></tr>
<tr><th id="2070">2070</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="366ConstrainedRC" title='ConstrainedRC' data-type='const llvm::TargetRegisterClass *' data-ref="366ConstrainedRC">ConstrainedRC</dfn> =</td></tr>
<tr><th id="2071">2071</th><td>      <a class="local col0 ref" href="#360MI" title='MI' data-ref="360MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr34getRegClassConstraintEffectForVRegEjPKNS_19TargetRegisterClassEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoEb" title='llvm::MachineInstr::getRegClassConstraintEffectForVReg' data-ref="_ZNK4llvm12MachineInstr34getRegClassConstraintEffectForVRegEjPKNS_19TargetRegisterClassEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoEb">getRegClassConstraintEffectForVReg</a>(<a class="local col1 ref" href="#361Reg" title='Reg' data-ref="361Reg">Reg</a>, <a class="local col2 ref" href="#362SuperRC" title='SuperRC' data-ref="362SuperRC">SuperRC</a>, <a class="local col3 ref" href="#363TII" title='TII' data-ref="363TII">TII</a>, <a class="local col4 ref" href="#364TRI" title='TRI' data-ref="364TRI">TRI</a>,</td></tr>
<tr><th id="2072">2072</th><td>                                             <i>/* ExploreBundle */</i> <b>true</b>);</td></tr>
<tr><th id="2073">2073</th><td>  <b>if</b> (!<a class="local col6 ref" href="#366ConstrainedRC" title='ConstrainedRC' data-ref="366ConstrainedRC">ConstrainedRC</a>)</td></tr>
<tr><th id="2074">2074</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="2075">2075</th><td>  <b>return</b> <a class="local col5 ref" href="#365RCI" title='RCI' data-ref="365RCI">RCI</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#_ZNK4llvm17RegisterClassInfo21getNumAllocatableRegsEPKNS_19TargetRegisterClassE" title='llvm::RegisterClassInfo::getNumAllocatableRegs' data-ref="_ZNK4llvm17RegisterClassInfo21getNumAllocatableRegsEPKNS_19TargetRegisterClassE">getNumAllocatableRegs</a>(<a class="local col6 ref" href="#366ConstrainedRC" title='ConstrainedRC' data-ref="366ConstrainedRC">ConstrainedRC</a>);</td></tr>
<tr><th id="2076">2076</th><td>}</td></tr>
<tr><th id="2077">2077</th><td></td></tr>
<tr><th id="2078">2078</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy19tryInstructionSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEE">/// tryInstructionSplit - Split a live range around individual instructions.</i></td></tr>
<tr><th id="2079">2079</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy19tryInstructionSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEE">/// This is normally not worthwhile since the spiller is doing essentially the</i></td></tr>
<tr><th id="2080">2080</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy19tryInstructionSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEE">/// same thing. However, when the live range is in a constrained register</i></td></tr>
<tr><th id="2081">2081</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy19tryInstructionSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEE">/// class, it may help to insert copies such that parts of the live range can</i></td></tr>
<tr><th id="2082">2082</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy19tryInstructionSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEE">/// be moved to a larger register class.</i></td></tr>
<tr><th id="2083">2083</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy19tryInstructionSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEE">///</i></td></tr>
<tr><th id="2084">2084</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy19tryInstructionSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEE">/// This is similar to spilling to a larger register class.</i></td></tr>
<tr><th id="2085">2085</th><td><em>unsigned</em></td></tr>
<tr><th id="2086">2086</th><td><a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy19tryInstructionSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEE" title='(anonymous namespace)::RAGreedy::tryInstructionSplit' data-type='unsigned int (anonymous namespace)::RAGreedy::tryInstructionSplit(llvm::LiveInterval &amp; VirtReg, llvm::AllocationOrder &amp; Order, SmallVectorImpl&lt;unsigned int&gt; &amp; NewVRegs)' data-ref="_ZN12_GLOBAL__N_18RAGreedy19tryInstructionSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEE">tryInstructionSplit</dfn>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col7 decl" id="367VirtReg" title='VirtReg' data-type='llvm::LiveInterval &amp;' data-ref="367VirtReg">VirtReg</dfn>, <a class="type" href="AllocationOrder.h.html#llvm::AllocationOrder" title='llvm::AllocationOrder' data-ref="llvm::AllocationOrder">AllocationOrder</a> &amp;<dfn class="local col8 decl" id="368Order" title='Order' data-type='llvm::AllocationOrder &amp;' data-ref="368Order">Order</dfn>,</td></tr>
<tr><th id="2087">2087</th><td>                              <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col9 decl" id="369NewVRegs" title='NewVRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="369NewVRegs">NewVRegs</dfn>) {</td></tr>
<tr><th id="2088">2088</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="370CurRC" title='CurRC' data-type='const llvm::TargetRegisterClass *' data-ref="370CurRC">CurRC</dfn> = <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::MRI" title='llvm::RegAllocBase::MRI' data-ref="llvm::RegAllocBase::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col7 ref" href="#367VirtReg" title='VirtReg' data-ref="367VirtReg">VirtReg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>);</td></tr>
<tr><th id="2089">2089</th><td>  <i>// There is no point to this if there are no larger sub-classes.</i></td></tr>
<tr><th id="2090">2090</th><td>  <b>if</b> (!<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::RegClassInfo" title='llvm::RegAllocBase::RegClassInfo' data-ref="llvm::RegAllocBase::RegClassInfo">RegClassInfo</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#_ZNK4llvm17RegisterClassInfo16isProperSubClassEPKNS_19TargetRegisterClassE" title='llvm::RegisterClassInfo::isProperSubClass' data-ref="_ZNK4llvm17RegisterClassInfo16isProperSubClassEPKNS_19TargetRegisterClassE">isProperSubClass</a>(<a class="local col0 ref" href="#370CurRC" title='CurRC' data-ref="370CurRC">CurRC</a>))</td></tr>
<tr><th id="2091">2091</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="2092">2092</th><td></td></tr>
<tr><th id="2093">2093</th><td>  <i>// Always enable split spill mode, since we're effectively spilling to a</i></td></tr>
<tr><th id="2094">2094</th><td><i>  // register.</i></td></tr>
<tr><th id="2095">2095</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveRangeEdit.h.html#llvm::LiveRangeEdit" title='llvm::LiveRangeEdit' data-ref="llvm::LiveRangeEdit">LiveRangeEdit</a> <dfn class="local col1 decl" id="371LREdit" title='LREdit' data-type='llvm::LiveRangeEdit' data-ref="371LREdit">LREdit</dfn><a class="ref" href="../../include/llvm/CodeGen/LiveRangeEdit.h.html#_ZN4llvm13LiveRangeEditC1EPNS_12LiveIntervalERNS_15SmallVectorImplIjEERNS_15MachineFunctionERNS_13LiveIntervalsEPNS_10VirtRegMapEPNS0_8DelegateEPNS_1114693405" title='llvm::LiveRangeEdit::LiveRangeEdit' data-ref="_ZN4llvm13LiveRangeEditC1EPNS_12LiveIntervalERNS_15SmallVectorImplIjEERNS_15MachineFunctionERNS_13LiveIntervalsEPNS_10VirtRegMapEPNS0_8DelegateEPNS_1114693405">(</a>&amp;<a class="local col7 ref" href="#367VirtReg" title='VirtReg' data-ref="367VirtReg">VirtReg</a>, <a class="local col9 ref" href="#369NewVRegs" title='NewVRegs' data-ref="369NewVRegs">NewVRegs</a>, *<a class="tu member" href="#(anonymousnamespace)::RAGreedy::MF" title='(anonymous namespace)::RAGreedy::MF' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::MF">MF</a>, *<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::LIS" title='llvm::RegAllocBase::LIS' data-ref="llvm::RegAllocBase::LIS">LIS</a>, <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::VRM" title='llvm::RegAllocBase::VRM' data-ref="llvm::RegAllocBase::VRM">VRM</a>, <b>this</b>, &amp;<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::DeadRemats" title='llvm::RegAllocBase::DeadRemats' data-ref="llvm::RegAllocBase::DeadRemats">DeadRemats</a>);</td></tr>
<tr><th id="2096">2096</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SE" title='(anonymous namespace)::RAGreedy::SE' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SE">SE</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZN4llvm11SplitEditor5resetERNS_13LiveRangeEditENS0_19ComplementSpillModeE" title='llvm::SplitEditor::reset' data-ref="_ZN4llvm11SplitEditor5resetERNS_13LiveRangeEditENS0_19ComplementSpillModeE">reset</a>(<span class='refarg'><a class="local col1 ref" href="#371LREdit" title='LREdit' data-ref="371LREdit">LREdit</a></span>, <a class="type" href="SplitKit.h.html#llvm::SplitEditor" title='llvm::SplitEditor' data-ref="llvm::SplitEditor">SplitEditor</a>::<a class="enum" href="SplitKit.h.html#llvm::SplitEditor::ComplementSpillMode::SM_Size" title='llvm::SplitEditor::ComplementSpillMode::SM_Size' data-ref="llvm::SplitEditor::ComplementSpillMode::SM_Size">SM_Size</a>);</td></tr>
<tr><th id="2097">2097</th><td></td></tr>
<tr><th id="2098">2098</th><td>  <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a>&gt; <dfn class="local col2 decl" id="372Uses" title='Uses' data-type='ArrayRef&lt;llvm::SlotIndex&gt;' data-ref="372Uses">Uses</dfn> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SA" title='(anonymous namespace)::RAGreedy::SA' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SA">SA</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZNK4llvm13SplitAnalysis11getUseSlotsEv" title='llvm::SplitAnalysis::getUseSlots' data-ref="_ZNK4llvm13SplitAnalysis11getUseSlotsEv">getUseSlots</a>();</td></tr>
<tr><th id="2099">2099</th><td>  <b>if</b> (<a class="local col2 ref" href="#372Uses" title='Uses' data-ref="372Uses">Uses</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() &lt;= <var>1</var>)</td></tr>
<tr><th id="2100">2100</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="2101">2101</th><td></td></tr>
<tr><th id="2102">2102</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Split around &quot; &lt;&lt; Uses.size() &lt;&lt; &quot; individual instrs.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Split around "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEm" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEm">&lt;&lt;</a> <a class="local col2 ref" href="#372Uses" title='Uses' data-ref="372Uses">Uses</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>()</td></tr>
<tr><th id="2103">2103</th><td>                    <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" individual instrs.\n"</q>);</td></tr>
<tr><th id="2104">2104</th><td></td></tr>
<tr><th id="2105">2105</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="373SuperRC" title='SuperRC' data-type='const llvm::TargetRegisterClass *' data-ref="373SuperRC">SuperRC</dfn> =</td></tr>
<tr><th id="2106">2106</th><td>      <a class="tu member" href="#(anonymousnamespace)::RAGreedy::TRI" title='(anonymous namespace)::RAGreedy::TRI' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::TRI">TRI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::getLargestLegalSuperClass' data-ref="_ZNK4llvm18TargetRegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE">getLargestLegalSuperClass</a>(<a class="local col0 ref" href="#370CurRC" title='CurRC' data-ref="370CurRC">CurRC</a>, *<a class="tu member" href="#(anonymousnamespace)::RAGreedy::MF" title='(anonymous namespace)::RAGreedy::MF' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::MF">MF</a>);</td></tr>
<tr><th id="2107">2107</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="374SuperRCNumAllocatableRegs" title='SuperRCNumAllocatableRegs' data-type='unsigned int' data-ref="374SuperRCNumAllocatableRegs">SuperRCNumAllocatableRegs</dfn> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::RCI" title='(anonymous namespace)::RAGreedy::RCI' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::RCI">RCI</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#_ZNK4llvm17RegisterClassInfo21getNumAllocatableRegsEPKNS_19TargetRegisterClassE" title='llvm::RegisterClassInfo::getNumAllocatableRegs' data-ref="_ZNK4llvm17RegisterClassInfo21getNumAllocatableRegsEPKNS_19TargetRegisterClassE">getNumAllocatableRegs</a>(<a class="local col3 ref" href="#373SuperRC" title='SuperRC' data-ref="373SuperRC">SuperRC</a>);</td></tr>
<tr><th id="2108">2108</th><td>  <i>// Split around every non-copy instruction if this split will relax</i></td></tr>
<tr><th id="2109">2109</th><td><i>  // the constraints on the virtual register.</i></td></tr>
<tr><th id="2110">2110</th><td><i>  // Otherwise, splitting just inserts uncoalescable copies that do not help</i></td></tr>
<tr><th id="2111">2111</th><td><i>  // the allocation.</i></td></tr>
<tr><th id="2112">2112</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="375i" title='i' data-type='unsigned int' data-ref="375i">i</dfn> = <var>0</var>; <a class="local col5 ref" href="#375i" title='i' data-ref="375i">i</a> != <a class="local col2 ref" href="#372Uses" title='Uses' data-ref="372Uses">Uses</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>(); ++<a class="local col5 ref" href="#375i" title='i' data-ref="375i">i</a>) {</td></tr>
<tr><th id="2113">2113</th><td>    <b>if</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="376MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="376MI"><a class="local col6 ref" href="#376MI" title='MI' data-ref="376MI">MI</a></dfn> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::Indexes" title='(anonymous namespace)::RAGreedy::Indexes' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::Indexes">Indexes</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm11SlotIndexes23getInstructionFromIndexENS_9SlotIndexE" title='llvm::SlotIndexes::getInstructionFromIndex' data-ref="_ZNK4llvm11SlotIndexes23getInstructionFromIndexENS_9SlotIndexE">getInstructionFromIndex</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col2 ref" href="#372Uses" title='Uses' data-ref="372Uses">Uses</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col5 ref" href="#375i" title='i' data-ref="375i">i</a>]</a>))</td></tr>
<tr><th id="2114">2114</th><td>      <b>if</b> (<a class="local col6 ref" href="#376MI" title='MI' data-ref="376MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isFullCopyEv" title='llvm::MachineInstr::isFullCopy' data-ref="_ZNK4llvm12MachineInstr10isFullCopyEv">isFullCopy</a>() ||</td></tr>
<tr><th id="2115">2115</th><td>          <a class="local col4 ref" href="#374SuperRCNumAllocatableRegs" title='SuperRCNumAllocatableRegs' data-ref="374SuperRCNumAllocatableRegs">SuperRCNumAllocatableRegs</a> ==</td></tr>
<tr><th id="2116">2116</th><td>              <a class="tu ref" href="#_ZL35getNumAllocatableRegsForConstraintsPKN4llvm12MachineInstrEjPKNS_19TargetRegisterClassEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoERKNS_17RegisterClassInfoE" title='getNumAllocatableRegsForConstraints' data-use='c' data-ref="_ZL35getNumAllocatableRegsForConstraintsPKN4llvm12MachineInstrEjPKNS_19TargetRegisterClassEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoERKNS_17RegisterClassInfoE">getNumAllocatableRegsForConstraints</a>(<a class="local col6 ref" href="#376MI" title='MI' data-ref="376MI">MI</a>, <a class="local col7 ref" href="#367VirtReg" title='VirtReg' data-ref="367VirtReg">VirtReg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>, <a class="local col3 ref" href="#373SuperRC" title='SuperRC' data-ref="373SuperRC">SuperRC</a>, <a class="tu member" href="#(anonymousnamespace)::RAGreedy::TII" title='(anonymous namespace)::RAGreedy::TII' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::TII">TII</a>,</td></tr>
<tr><th id="2117">2117</th><td>                                                  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::TRI" title='(anonymous namespace)::RAGreedy::TRI' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::TRI">TRI</a>, <a class="tu member" href="#(anonymousnamespace)::RAGreedy::RCI" title='(anonymous namespace)::RAGreedy::RCI' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::RCI">RCI</a>)) {</td></tr>
<tr><th id="2118">2118</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;    skip:\t&quot; &lt;&lt; Uses[i] &lt;&lt; &apos;\t&apos; &lt;&lt; *MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    skip:\t"</q> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col2 ref" href="#372Uses" title='Uses' data-ref="372Uses">Uses</a>[<a class="local col5 ref" href="#375i" title='i' data-ref="375i">i</a>] <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\t'</kbd> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col6 ref" href="#376MI" title='MI' data-ref="376MI">MI</a>);</td></tr>
<tr><th id="2119">2119</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2120">2120</th><td>      }</td></tr>
<tr><th id="2121">2121</th><td>    <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SE" title='(anonymous namespace)::RAGreedy::SE' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SE">SE</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZN4llvm11SplitEditor8openIntvEv" title='llvm::SplitEditor::openIntv' data-ref="_ZN4llvm11SplitEditor8openIntvEv">openIntv</a>();</td></tr>
<tr><th id="2122">2122</th><td>    <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col7 decl" id="377SegStart" title='SegStart' data-type='llvm::SlotIndex' data-ref="377SegStart">SegStart</dfn> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SE" title='(anonymous namespace)::RAGreedy::SE' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SE">SE</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZN4llvm11SplitEditor15enterIntvBeforeENS_9SlotIndexE" title='llvm::SplitEditor::enterIntvBefore' data-ref="_ZN4llvm11SplitEditor15enterIntvBeforeENS_9SlotIndexE">enterIntvBefore</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col2 ref" href="#372Uses" title='Uses' data-ref="372Uses">Uses</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col5 ref" href="#375i" title='i' data-ref="375i">i</a>]</a>);</td></tr>
<tr><th id="2123">2123</th><td>    <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col8 decl" id="378SegStop" title='SegStop' data-type='llvm::SlotIndex' data-ref="378SegStop">SegStop</dfn>  = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SE" title='(anonymous namespace)::RAGreedy::SE' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SE">SE</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZN4llvm11SplitEditor14leaveIntvAfterENS_9SlotIndexE" title='llvm::SplitEditor::leaveIntvAfter' data-ref="_ZN4llvm11SplitEditor14leaveIntvAfterENS_9SlotIndexE">leaveIntvAfter</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col2 ref" href="#372Uses" title='Uses' data-ref="372Uses">Uses</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col5 ref" href="#375i" title='i' data-ref="375i">i</a>]</a>);</td></tr>
<tr><th id="2124">2124</th><td>    <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SE" title='(anonymous namespace)::RAGreedy::SE' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SE">SE</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZN4llvm11SplitEditor7useIntvENS_9SlotIndexES1_" title='llvm::SplitEditor::useIntv' data-ref="_ZN4llvm11SplitEditor7useIntvENS_9SlotIndexES1_">useIntv</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col7 ref" href="#377SegStart" title='SegStart' data-ref="377SegStart">SegStart</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col8 ref" href="#378SegStop" title='SegStop' data-ref="378SegStop">SegStop</a>);</td></tr>
<tr><th id="2125">2125</th><td>  }</td></tr>
<tr><th id="2126">2126</th><td></td></tr>
<tr><th id="2127">2127</th><td>  <b>if</b> (<a class="local col1 ref" href="#371LREdit" title='LREdit' data-ref="371LREdit">LREdit</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveRangeEdit.h.html#_ZNK4llvm13LiveRangeEdit5emptyEv" title='llvm::LiveRangeEdit::empty' data-ref="_ZNK4llvm13LiveRangeEdit5emptyEv">empty</a>()) {</td></tr>
<tr><th id="2128">2128</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;All uses were copies.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"All uses were copies.\n"</q>);</td></tr>
<tr><th id="2129">2129</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="2130">2130</th><td>  }</td></tr>
<tr><th id="2131">2131</th><td></td></tr>
<tr><th id="2132">2132</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="379IntvMap" title='IntvMap' data-type='SmallVector&lt;unsigned int, 8&gt;' data-ref="379IntvMap">IntvMap</dfn>;</td></tr>
<tr><th id="2133">2133</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SE" title='(anonymous namespace)::RAGreedy::SE' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SE">SE</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZN4llvm11SplitEditor6finishEPNS_15SmallVectorImplIjEE" title='llvm::SplitEditor::finish' data-ref="_ZN4llvm11SplitEditor6finishEPNS_15SmallVectorImplIjEE">finish</a>(&amp;<a class="local col9 ref" href="#379IntvMap" title='IntvMap' data-ref="379IntvMap">IntvMap</a>);</td></tr>
<tr><th id="2134">2134</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::DebugVars" title='(anonymous namespace)::RAGreedy::DebugVars' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::DebugVars">DebugVars</a>-&gt;<a class="ref" href="LiveDebugVariables.h.html#_ZN4llvm18LiveDebugVariables13splitRegisterEjNS_8ArrayRefIjEERNS_13LiveIntervalsE" title='llvm::LiveDebugVariables::splitRegister' data-ref="_ZN4llvm18LiveDebugVariables13splitRegisterEjNS_8ArrayRefIjEERNS_13LiveIntervalsE">splitRegister</a>(<a class="local col7 ref" href="#367VirtReg" title='VirtReg' data-ref="367VirtReg">VirtReg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>, <a class="local col1 ref" href="#371LREdit" title='LREdit' data-ref="371LREdit">LREdit</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveRangeEdit.h.html#_ZNK4llvm13LiveRangeEdit4regsEv" title='llvm::LiveRangeEdit::regs' data-ref="_ZNK4llvm13LiveRangeEdit4regsEv">regs</a>(), <span class='refarg'>*<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::LIS" title='llvm::RegAllocBase::LIS' data-ref="llvm::RegAllocBase::LIS">LIS</a></span>);</td></tr>
<tr><th id="2135">2135</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::ExtraRegInfo" title='(anonymous namespace)::RAGreedy::ExtraRegInfo' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::ExtraRegInfo">ExtraRegInfo</a>.<a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMap6resizeENS_11SmallVectorIT_Lj0EE9size_typeE" title='llvm::IndexedMap::resize' data-use='c' data-ref="_ZN4llvm10IndexedMap6resizeENS_11SmallVectorIT_Lj0EE9size_typeE">resize</a>(<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::MRI" title='llvm::RegAllocBase::MRI' data-ref="llvm::RegAllocBase::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv" title='llvm::MachineRegisterInfo::getNumVirtRegs' data-ref="_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv">getNumVirtRegs</a>());</td></tr>
<tr><th id="2136">2136</th><td></td></tr>
<tr><th id="2137">2137</th><td>  <i>// Assign all new registers to RS_Spill. This was the last chance.</i></td></tr>
<tr><th id="2138">2138</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy8setStageET_S1_NS0_14LiveRangeStageE" title='(anonymous namespace)::RAGreedy::setStage' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy8setStageET_S1_NS0_14LiveRangeStageE">setStage</a>(<a class="local col1 ref" href="#371LREdit" title='LREdit' data-ref="371LREdit">LREdit</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveRangeEdit.h.html#_ZNK4llvm13LiveRangeEdit5beginEv" title='llvm::LiveRangeEdit::begin' data-ref="_ZNK4llvm13LiveRangeEdit5beginEv">begin</a>(), <a class="local col1 ref" href="#371LREdit" title='LREdit' data-ref="371LREdit">LREdit</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveRangeEdit.h.html#_ZNK4llvm13LiveRangeEdit3endEv" title='llvm::LiveRangeEdit::end' data-ref="_ZNK4llvm13LiveRangeEdit3endEv">end</a>(), <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Spill" title='(anonymous namespace)::RAGreedy::LiveRangeStage::RS_Spill' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Spill">RS_Spill</a>);</td></tr>
<tr><th id="2139">2139</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="2140">2140</th><td>}</td></tr>
<tr><th id="2141">2141</th><td></td></tr>
<tr><th id="2142">2142</th><td><i  data-doc="_ZN12_GLOBAL__N_18RAGreedy14calcGapWeightsEjRN4llvm15SmallVectorImplIfEE">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="2143">2143</th><td><i  data-doc="_ZN12_GLOBAL__N_18RAGreedy14calcGapWeightsEjRN4llvm15SmallVectorImplIfEE">//                             Local Splitting</i></td></tr>
<tr><th id="2144">2144</th><td><i  data-doc="_ZN12_GLOBAL__N_18RAGreedy14calcGapWeightsEjRN4llvm15SmallVectorImplIfEE">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="2145">2145</th><td><i  data-doc="_ZN12_GLOBAL__N_18RAGreedy14calcGapWeightsEjRN4llvm15SmallVectorImplIfEE"></i></td></tr>
<tr><th id="2146">2146</th><td><i  data-doc="_ZN12_GLOBAL__N_18RAGreedy14calcGapWeightsEjRN4llvm15SmallVectorImplIfEE">/// calcGapWeights - Compute the maximum spill weight that needs to be evicted</i></td></tr>
<tr><th id="2147">2147</th><td><i  data-doc="_ZN12_GLOBAL__N_18RAGreedy14calcGapWeightsEjRN4llvm15SmallVectorImplIfEE">/// in order to use PhysReg between two entries in SA-&gt;UseSlots.</i></td></tr>
<tr><th id="2148">2148</th><td><i  data-doc="_ZN12_GLOBAL__N_18RAGreedy14calcGapWeightsEjRN4llvm15SmallVectorImplIfEE">///</i></td></tr>
<tr><th id="2149">2149</th><td><i  data-doc="_ZN12_GLOBAL__N_18RAGreedy14calcGapWeightsEjRN4llvm15SmallVectorImplIfEE">/// GapWeight[i] represents the gap between UseSlots[i] and UseSlots[i+1].</i></td></tr>
<tr><th id="2150">2150</th><td><i  data-doc="_ZN12_GLOBAL__N_18RAGreedy14calcGapWeightsEjRN4llvm15SmallVectorImplIfEE">///</i></td></tr>
<tr><th id="2151">2151</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy14calcGapWeightsEjRN4llvm15SmallVectorImplIfEE" title='(anonymous namespace)::RAGreedy::calcGapWeights' data-type='void (anonymous namespace)::RAGreedy::calcGapWeights(unsigned int PhysReg, SmallVectorImpl&lt;float&gt; &amp; GapWeight)' data-ref="_ZN12_GLOBAL__N_18RAGreedy14calcGapWeightsEjRN4llvm15SmallVectorImplIfEE">calcGapWeights</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="380PhysReg" title='PhysReg' data-type='unsigned int' data-ref="380PhysReg">PhysReg</dfn>,</td></tr>
<tr><th id="2152">2152</th><td>                              <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>float</em>&gt; &amp;<dfn class="local col1 decl" id="381GapWeight" title='GapWeight' data-type='SmallVectorImpl&lt;float&gt; &amp;' data-ref="381GapWeight">GapWeight</dfn>) {</td></tr>
<tr><th id="2153">2153</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SA-&gt;getUseBlocks().size() == 1 &amp;&amp; &quot;Not a local interval&quot;) ? void (0) : __assert_fail (&quot;SA-&gt;getUseBlocks().size() == 1 &amp;&amp; \&quot;Not a local interval\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocGreedy.cpp&quot;, 2153, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::RAGreedy::SA" title='(anonymous namespace)::RAGreedy::SA' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SA">SA</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZNK4llvm13SplitAnalysis12getUseBlocksEv" title='llvm::SplitAnalysis::getUseBlocks' data-ref="_ZNK4llvm13SplitAnalysis12getUseBlocksEv">getUseBlocks</a>().<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>1</var> &amp;&amp; <q>"Not a local interval"</q>);</td></tr>
<tr><th id="2154">2154</th><td>  <em>const</em> <a class="type" href="SplitKit.h.html#llvm::SplitAnalysis" title='llvm::SplitAnalysis' data-ref="llvm::SplitAnalysis">SplitAnalysis</a>::<a class="type" href="SplitKit.h.html#llvm::SplitAnalysis::BlockInfo" title='llvm::SplitAnalysis::BlockInfo' data-ref="llvm::SplitAnalysis::BlockInfo">BlockInfo</a> &amp;<dfn class="local col2 decl" id="382BI" title='BI' data-type='const SplitAnalysis::BlockInfo &amp;' data-ref="382BI">BI</dfn> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SA" title='(anonymous namespace)::RAGreedy::SA' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SA">SA</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZNK4llvm13SplitAnalysis12getUseBlocksEv" title='llvm::SplitAnalysis::getUseBlocks' data-ref="_ZNK4llvm13SplitAnalysis12getUseBlocksEv">getUseBlocks</a>().<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5frontEv" title='llvm::ArrayRef::front' data-ref="_ZNK4llvm8ArrayRef5frontEv">front</a>();</td></tr>
<tr><th id="2155">2155</th><td>  <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a>&gt; <dfn class="local col3 decl" id="383Uses" title='Uses' data-type='ArrayRef&lt;llvm::SlotIndex&gt;' data-ref="383Uses">Uses</dfn> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SA" title='(anonymous namespace)::RAGreedy::SA' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SA">SA</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZNK4llvm13SplitAnalysis11getUseSlotsEv" title='llvm::SplitAnalysis::getUseSlots' data-ref="_ZNK4llvm13SplitAnalysis11getUseSlotsEv">getUseSlots</a>();</td></tr>
<tr><th id="2156">2156</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col4 decl" id="384NumGaps" title='NumGaps' data-type='const unsigned int' data-ref="384NumGaps">NumGaps</dfn> = <a class="local col3 ref" href="#383Uses" title='Uses' data-ref="383Uses">Uses</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>()-<var>1</var>;</td></tr>
<tr><th id="2157">2157</th><td></td></tr>
<tr><th id="2158">2158</th><td>  <i>// Start and end points for the interference check.</i></td></tr>
<tr><th id="2159">2159</th><td>  <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col5 decl" id="385StartIdx" title='StartIdx' data-type='llvm::SlotIndex' data-ref="385StartIdx">StartIdx</dfn> =</td></tr>
<tr><th id="2160">2160</th><td>    <a class="local col2 ref" href="#382BI" title='BI' data-ref="382BI">BI</a>.<a class="ref" href="SplitKit.h.html#llvm::SplitAnalysis::BlockInfo::LiveIn" title='llvm::SplitAnalysis::BlockInfo::LiveIn' data-ref="llvm::SplitAnalysis::BlockInfo::LiveIn">LiveIn</a> ? <a class="local col2 ref" href="#382BI" title='BI' data-ref="382BI">BI</a>.<a class="ref" href="SplitKit.h.html#llvm::SplitAnalysis::BlockInfo::FirstInstr" title='llvm::SplitAnalysis::BlockInfo::FirstInstr' data-ref="llvm::SplitAnalysis::BlockInfo::FirstInstr">FirstInstr</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex12getBaseIndexEv" title='llvm::SlotIndex::getBaseIndex' data-ref="_ZNK4llvm9SlotIndex12getBaseIndexEv">getBaseIndex</a>() : <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col2 ref" href="#382BI" title='BI' data-ref="382BI">BI</a>.<a class="ref" href="SplitKit.h.html#llvm::SplitAnalysis::BlockInfo::FirstInstr" title='llvm::SplitAnalysis::BlockInfo::FirstInstr' data-ref="llvm::SplitAnalysis::BlockInfo::FirstInstr">FirstInstr</a>;</td></tr>
<tr><th id="2161">2161</th><td>  <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col6 decl" id="386StopIdx" title='StopIdx' data-type='llvm::SlotIndex' data-ref="386StopIdx">StopIdx</dfn> =</td></tr>
<tr><th id="2162">2162</th><td>    <a class="local col2 ref" href="#382BI" title='BI' data-ref="382BI">BI</a>.<a class="ref" href="SplitKit.h.html#llvm::SplitAnalysis::BlockInfo::LiveOut" title='llvm::SplitAnalysis::BlockInfo::LiveOut' data-ref="llvm::SplitAnalysis::BlockInfo::LiveOut">LiveOut</a> ? <a class="local col2 ref" href="#382BI" title='BI' data-ref="382BI">BI</a>.<a class="ref" href="SplitKit.h.html#llvm::SplitAnalysis::BlockInfo::LastInstr" title='llvm::SplitAnalysis::BlockInfo::LastInstr' data-ref="llvm::SplitAnalysis::BlockInfo::LastInstr">LastInstr</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex16getBoundaryIndexEv" title='llvm::SlotIndex::getBoundaryIndex' data-ref="_ZNK4llvm9SlotIndex16getBoundaryIndexEv">getBoundaryIndex</a>() : <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col2 ref" href="#382BI" title='BI' data-ref="382BI">BI</a>.<a class="ref" href="SplitKit.h.html#llvm::SplitAnalysis::BlockInfo::LastInstr" title='llvm::SplitAnalysis::BlockInfo::LastInstr' data-ref="llvm::SplitAnalysis::BlockInfo::LastInstr">LastInstr</a>;</td></tr>
<tr><th id="2163">2163</th><td></td></tr>
<tr><th id="2164">2164</th><td>  <a class="local col1 ref" href="#381GapWeight" title='GapWeight' data-ref="381GapWeight">GapWeight</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6assignENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeERKS2_" title='llvm::SmallVectorImpl::assign' data-ref="_ZN4llvm15SmallVectorImpl6assignENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeERKS2_">assign</a>(<a class="local col4 ref" href="#384NumGaps" title='NumGaps' data-ref="384NumGaps">NumGaps</a>, <var>0.0f</var>);</td></tr>
<tr><th id="2165">2165</th><td></td></tr>
<tr><th id="2166">2166</th><td>  <i>// Add interference from each overlapping register.</i></td></tr>
<tr><th id="2167">2167</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator">MCRegUnitIterator</a> <dfn class="local col7 decl" id="387Units" title='Units' data-type='llvm::MCRegUnitIterator' data-ref="387Units">Units</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col0 ref" href="#380PhysReg" title='PhysReg' data-ref="380PhysReg">PhysReg</a>, <a class="tu member" href="#(anonymousnamespace)::RAGreedy::TRI" title='(anonymous namespace)::RAGreedy::TRI' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::TRI">TRI</a>); <a class="local col7 ref" href="#387Units" title='Units' data-ref="387Units">Units</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col7 ref" href="#387Units" title='Units' data-ref="387Units">Units</a>) {</td></tr>
<tr><th id="2168">2168</th><td>    <b>if</b> (!<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::Matrix" title='llvm::RegAllocBase::Matrix' data-ref="llvm::RegAllocBase::Matrix">Matrix</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZN4llvm13LiveRegMatrix5queryERKNS_9LiveRangeEj" title='llvm::LiveRegMatrix::query' data-ref="_ZN4llvm13LiveRegMatrix5queryERKNS_9LiveRangeEj">query</a>(<b>const_cast</b>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>&amp;&gt;(<a class="tu member" href="#(anonymousnamespace)::RAGreedy::SA" title='(anonymous namespace)::RAGreedy::SA' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SA">SA</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZNK4llvm13SplitAnalysis9getParentEv" title='llvm::SplitAnalysis::getParent' data-ref="_ZNK4llvm13SplitAnalysis9getParentEv">getParent</a>()), <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col7 ref" href="#387Units" title='Units' data-ref="387Units">Units</a>)</td></tr>
<tr><th id="2169">2169</th><td>          .<a class="ref" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#_ZN4llvm17LiveIntervalUnion5Query17checkInterferenceEv" title='llvm::LiveIntervalUnion::Query::checkInterference' data-ref="_ZN4llvm17LiveIntervalUnion5Query17checkInterferenceEv">checkInterference</a>())</td></tr>
<tr><th id="2170">2170</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2171">2171</th><td></td></tr>
<tr><th id="2172">2172</th><td>    <i>// We know that VirtReg is a continuous interval from FirstInstr to</i></td></tr>
<tr><th id="2173">2173</th><td><i>    // LastInstr, so we don't need InterferenceQuery.</i></td></tr>
<tr><th id="2174">2174</th><td><i>    //</i></td></tr>
<tr><th id="2175">2175</th><td><i>    // Interference that overlaps an instruction is counted in both gaps</i></td></tr>
<tr><th id="2176">2176</th><td><i>    // surrounding the instruction. The exception is interference before</i></td></tr>
<tr><th id="2177">2177</th><td><i>    // StartIdx and after StopIdx.</i></td></tr>
<tr><th id="2178">2178</th><td><i>    //</i></td></tr>
<tr><th id="2179">2179</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#llvm::LiveIntervalUnion" title='llvm::LiveIntervalUnion' data-ref="llvm::LiveIntervalUnion">LiveIntervalUnion</a>::<a class="typedef" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#llvm::LiveIntervalUnion::SegmentIter" title='llvm::LiveIntervalUnion::SegmentIter' data-type='LiveSegments::iterator' data-ref="llvm::LiveIntervalUnion::SegmentIter">SegmentIter</a> <dfn class="local col8 decl" id="388IntI" title='IntI' data-type='LiveIntervalUnion::SegmentIter' data-ref="388IntI">IntI</dfn> =</td></tr>
<tr><th id="2180">2180</th><td>      <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::Matrix" title='llvm::RegAllocBase::Matrix' data-ref="llvm::RegAllocBase::Matrix">Matrix</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZN4llvm13LiveRegMatrix13getLiveUnionsEv" title='llvm::LiveRegMatrix::getLiveUnions' data-ref="_ZN4llvm13LiveRegMatrix13getLiveUnionsEv">getLiveUnions</a>()[<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col7 ref" href="#387Units" title='Units' data-ref="387Units">Units</a>] .<a class="ref" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#_ZN4llvm17LiveIntervalUnion4findENS_9SlotIndexE" title='llvm::LiveIntervalUnion::find' data-ref="_ZN4llvm17LiveIntervalUnion4findENS_9SlotIndexE">find</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#385StartIdx" title='StartIdx' data-ref="385StartIdx">StartIdx</a>);</td></tr>
<tr><th id="2181">2181</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="389Gap" title='Gap' data-type='unsigned int' data-ref="389Gap">Gap</dfn> = <var>0</var>; <a class="local col8 ref" href="#388IntI" title='IntI' data-ref="388IntI">IntI</a>.<a class="ref" href="../../include/llvm/ADT/IntervalMap.h.html#_ZNK4llvm11IntervalMap14const_iterator5validEv" title='llvm::IntervalMap::const_iterator::valid' data-ref="_ZNK4llvm11IntervalMap14const_iterator5validEv">valid</a>() &amp;&amp; <a class="local col8 ref" href="#388IntI" title='IntI' data-ref="388IntI">IntI</a>.<a class="ref" href="../../include/llvm/ADT/IntervalMap.h.html#_ZNK4llvm11IntervalMap14const_iterator5startEv" title='llvm::IntervalMap::const_iterator::start' data-ref="_ZNK4llvm11IntervalMap14const_iterator5startEv">start</a>() <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexltES0_" title='llvm::SlotIndex::operator&lt;' data-ref="_ZNK4llvm9SlotIndexltES0_">&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col6 ref" href="#386StopIdx" title='StopIdx' data-ref="386StopIdx">StopIdx</a>; <a class="ref" href="../../include/llvm/ADT/IntervalMap.h.html#_ZN4llvm11IntervalMap8iteratorppEv" title='llvm::IntervalMap::iterator::operator++' data-ref="_ZN4llvm11IntervalMap8iteratorppEv">++</a><a class="local col8 ref" href="#388IntI" title='IntI' data-ref="388IntI">IntI</a>) {</td></tr>
<tr><th id="2182">2182</th><td>      <i>// Skip the gaps before IntI.</i></td></tr>
<tr><th id="2183">2183</th><td>      <b>while</b> (<a class="local col3 ref" href="#383Uses" title='Uses' data-ref="383Uses">Uses</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col9 ref" href="#389Gap" title='Gap' data-ref="389Gap">Gap</a>+<var>1</var>]</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex16getBoundaryIndexEv" title='llvm::SlotIndex::getBoundaryIndex' data-ref="_ZNK4llvm9SlotIndex16getBoundaryIndexEv">getBoundaryIndex</a>() <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexltES0_" title='llvm::SlotIndex::operator&lt;' data-ref="_ZNK4llvm9SlotIndexltES0_">&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col8 ref" href="#388IntI" title='IntI' data-ref="388IntI">IntI</a>.<a class="ref" href="../../include/llvm/ADT/IntervalMap.h.html#_ZNK4llvm11IntervalMap14const_iterator5startEv" title='llvm::IntervalMap::const_iterator::start' data-ref="_ZNK4llvm11IntervalMap14const_iterator5startEv">start</a>())</td></tr>
<tr><th id="2184">2184</th><td>        <b>if</b> (++<a class="local col9 ref" href="#389Gap" title='Gap' data-ref="389Gap">Gap</a> == <a class="local col4 ref" href="#384NumGaps" title='NumGaps' data-ref="384NumGaps">NumGaps</a>)</td></tr>
<tr><th id="2185">2185</th><td>          <b>break</b>;</td></tr>
<tr><th id="2186">2186</th><td>      <b>if</b> (<a class="local col9 ref" href="#389Gap" title='Gap' data-ref="389Gap">Gap</a> == <a class="local col4 ref" href="#384NumGaps" title='NumGaps' data-ref="384NumGaps">NumGaps</a>)</td></tr>
<tr><th id="2187">2187</th><td>        <b>break</b>;</td></tr>
<tr><th id="2188">2188</th><td></td></tr>
<tr><th id="2189">2189</th><td>      <i>// Update the gaps covered by IntI.</i></td></tr>
<tr><th id="2190">2190</th><td>      <em>const</em> <em>float</em> <dfn class="local col0 decl" id="390weight" title='weight' data-type='const float' data-ref="390weight">weight</dfn> = <a class="local col8 ref" href="#388IntI" title='IntI' data-ref="388IntI">IntI</a>.<a class="ref" href="../../include/llvm/ADT/IntervalMap.h.html#_ZNK4llvm11IntervalMap14const_iterator5valueEv" title='llvm::IntervalMap::const_iterator::value' data-ref="_ZNK4llvm11IntervalMap14const_iterator5valueEv">value</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::weight" title='llvm::LiveInterval::weight' data-ref="llvm::LiveInterval::weight">weight</a>;</td></tr>
<tr><th id="2191">2191</th><td>      <b>for</b> (; <a class="local col9 ref" href="#389Gap" title='Gap' data-ref="389Gap">Gap</a> != <a class="local col4 ref" href="#384NumGaps" title='NumGaps' data-ref="384NumGaps">NumGaps</a>; ++<a class="local col9 ref" href="#389Gap" title='Gap' data-ref="389Gap">Gap</a>) {</td></tr>
<tr><th id="2192">2192</th><td>        <a class="local col1 ref" href="#381GapWeight" title='GapWeight' data-ref="381GapWeight">GapWeight</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#389Gap" title='Gap' data-ref="389Gap">Gap</a>]</a> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col1 ref" href="#381GapWeight" title='GapWeight' data-ref="381GapWeight">GapWeight</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#389Gap" title='Gap' data-ref="389Gap">Gap</a>]</a>, <a class="local col0 ref" href="#390weight" title='weight' data-ref="390weight">weight</a>);</td></tr>
<tr><th id="2193">2193</th><td>        <b>if</b> (<a class="local col3 ref" href="#383Uses" title='Uses' data-ref="383Uses">Uses</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col9 ref" href="#389Gap" title='Gap' data-ref="389Gap">Gap</a>+<var>1</var>]</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex12getBaseIndexEv" title='llvm::SlotIndex::getBaseIndex' data-ref="_ZNK4llvm9SlotIndex12getBaseIndexEv">getBaseIndex</a>() <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexgeES0_" title='llvm::SlotIndex::operator&gt;=' data-ref="_ZNK4llvm9SlotIndexgeES0_">&gt;=</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col8 ref" href="#388IntI" title='IntI' data-ref="388IntI">IntI</a>.<a class="ref" href="../../include/llvm/ADT/IntervalMap.h.html#_ZNK4llvm11IntervalMap14const_iterator4stopEv" title='llvm::IntervalMap::const_iterator::stop' data-ref="_ZNK4llvm11IntervalMap14const_iterator4stopEv">stop</a>())</td></tr>
<tr><th id="2194">2194</th><td>          <b>break</b>;</td></tr>
<tr><th id="2195">2195</th><td>      }</td></tr>
<tr><th id="2196">2196</th><td>      <b>if</b> (<a class="local col9 ref" href="#389Gap" title='Gap' data-ref="389Gap">Gap</a> == <a class="local col4 ref" href="#384NumGaps" title='NumGaps' data-ref="384NumGaps">NumGaps</a>)</td></tr>
<tr><th id="2197">2197</th><td>        <b>break</b>;</td></tr>
<tr><th id="2198">2198</th><td>    }</td></tr>
<tr><th id="2199">2199</th><td>  }</td></tr>
<tr><th id="2200">2200</th><td></td></tr>
<tr><th id="2201">2201</th><td>  <i>// Add fixed interference.</i></td></tr>
<tr><th id="2202">2202</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator">MCRegUnitIterator</a> <dfn class="local col1 decl" id="391Units" title='Units' data-type='llvm::MCRegUnitIterator' data-ref="391Units">Units</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col0 ref" href="#380PhysReg" title='PhysReg' data-ref="380PhysReg">PhysReg</a>, <a class="tu member" href="#(anonymousnamespace)::RAGreedy::TRI" title='(anonymous namespace)::RAGreedy::TRI' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::TRI">TRI</a>); <a class="local col1 ref" href="#391Units" title='Units' data-ref="391Units">Units</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col1 ref" href="#391Units" title='Units' data-ref="391Units">Units</a>) {</td></tr>
<tr><th id="2203">2203</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a> &amp;<dfn class="local col2 decl" id="392LR" title='LR' data-type='const llvm::LiveRange &amp;' data-ref="392LR">LR</dfn> = <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::LIS" title='llvm::RegAllocBase::LIS' data-ref="llvm::RegAllocBase::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals10getRegUnitEj" title='llvm::LiveIntervals::getRegUnit' data-ref="_ZN4llvm13LiveIntervals10getRegUnitEj">getRegUnit</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col1 ref" href="#391Units" title='Units' data-ref="391Units">Units</a>);</td></tr>
<tr><th id="2204">2204</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a>::<a class="typedef" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::const_iterator" title='llvm::LiveRange::const_iterator' data-type='Segments::const_iterator' data-ref="llvm::LiveRange::const_iterator">const_iterator</a> <dfn class="local col3 decl" id="393I" title='I' data-type='LiveRange::const_iterator' data-ref="393I">I</dfn> = <a class="local col2 ref" href="#392LR" title='LR' data-ref="392LR">LR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange4findENS_9SlotIndexE" title='llvm::LiveRange::find' data-ref="_ZNK4llvm9LiveRange4findENS_9SlotIndexE">find</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#385StartIdx" title='StartIdx' data-ref="385StartIdx">StartIdx</a>);</td></tr>
<tr><th id="2205">2205</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a>::<a class="typedef" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::const_iterator" title='llvm::LiveRange::const_iterator' data-type='Segments::const_iterator' data-ref="llvm::LiveRange::const_iterator">const_iterator</a> <dfn class="local col4 decl" id="394E" title='E' data-type='LiveRange::const_iterator' data-ref="394E">E</dfn> = <a class="local col2 ref" href="#392LR" title='LR' data-ref="392LR">LR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange3endEv" title='llvm::LiveRange::end' data-ref="_ZNK4llvm9LiveRange3endEv">end</a>();</td></tr>
<tr><th id="2206">2206</th><td></td></tr>
<tr><th id="2207">2207</th><td>    <i>// Same loop as above. Mark any overlapped gaps as HUGE_VALF.</i></td></tr>
<tr><th id="2208">2208</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="395Gap" title='Gap' data-type='unsigned int' data-ref="395Gap">Gap</dfn> = <var>0</var>; <a class="local col3 ref" href="#393I" title='I' data-ref="393I">I</a> != <a class="local col4 ref" href="#394E" title='E' data-ref="394E">E</a> &amp;&amp; <a class="local col3 ref" href="#393I" title='I' data-ref="393I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexltES0_" title='llvm::SlotIndex::operator&lt;' data-ref="_ZNK4llvm9SlotIndexltES0_">&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col6 ref" href="#386StopIdx" title='StopIdx' data-ref="386StopIdx">StopIdx</a>; ++<a class="local col3 ref" href="#393I" title='I' data-ref="393I">I</a>) {</td></tr>
<tr><th id="2209">2209</th><td>      <b>while</b> (<a class="local col3 ref" href="#383Uses" title='Uses' data-ref="383Uses">Uses</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col5 ref" href="#395Gap" title='Gap' data-ref="395Gap">Gap</a>+<var>1</var>]</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex16getBoundaryIndexEv" title='llvm::SlotIndex::getBoundaryIndex' data-ref="_ZNK4llvm9SlotIndex16getBoundaryIndexEv">getBoundaryIndex</a>() <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexltES0_" title='llvm::SlotIndex::operator&lt;' data-ref="_ZNK4llvm9SlotIndexltES0_">&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col3 ref" href="#393I" title='I' data-ref="393I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a>)</td></tr>
<tr><th id="2210">2210</th><td>        <b>if</b> (++<a class="local col5 ref" href="#395Gap" title='Gap' data-ref="395Gap">Gap</a> == <a class="local col4 ref" href="#384NumGaps" title='NumGaps' data-ref="384NumGaps">NumGaps</a>)</td></tr>
<tr><th id="2211">2211</th><td>          <b>break</b>;</td></tr>
<tr><th id="2212">2212</th><td>      <b>if</b> (<a class="local col5 ref" href="#395Gap" title='Gap' data-ref="395Gap">Gap</a> == <a class="local col4 ref" href="#384NumGaps" title='NumGaps' data-ref="384NumGaps">NumGaps</a>)</td></tr>
<tr><th id="2213">2213</th><td>        <b>break</b>;</td></tr>
<tr><th id="2214">2214</th><td></td></tr>
<tr><th id="2215">2215</th><td>      <b>for</b> (; <a class="local col5 ref" href="#395Gap" title='Gap' data-ref="395Gap">Gap</a> != <a class="local col4 ref" href="#384NumGaps" title='NumGaps' data-ref="384NumGaps">NumGaps</a>; ++<a class="local col5 ref" href="#395Gap" title='Gap' data-ref="395Gap">Gap</a>) {</td></tr>
<tr><th id="2216">2216</th><td>        <a class="local col1 ref" href="#381GapWeight" title='GapWeight' data-ref="381GapWeight">GapWeight</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#395Gap" title='Gap' data-ref="395Gap">Gap</a>]</a> = <a class="ref" href="../../include/llvm/Support/MathExtras.h.html#llvm::huge_valf" title='llvm::huge_valf' data-ref="llvm::huge_valf">huge_valf</a>;</td></tr>
<tr><th id="2217">2217</th><td>        <b>if</b> (<a class="local col3 ref" href="#383Uses" title='Uses' data-ref="383Uses">Uses</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col5 ref" href="#395Gap" title='Gap' data-ref="395Gap">Gap</a>+<var>1</var>]</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex12getBaseIndexEv" title='llvm::SlotIndex::getBaseIndex' data-ref="_ZNK4llvm9SlotIndex12getBaseIndexEv">getBaseIndex</a>() <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexgeES0_" title='llvm::SlotIndex::operator&gt;=' data-ref="_ZNK4llvm9SlotIndexgeES0_">&gt;=</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col3 ref" href="#393I" title='I' data-ref="393I">I</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end">end</a>)</td></tr>
<tr><th id="2218">2218</th><td>          <b>break</b>;</td></tr>
<tr><th id="2219">2219</th><td>      }</td></tr>
<tr><th id="2220">2220</th><td>      <b>if</b> (<a class="local col5 ref" href="#395Gap" title='Gap' data-ref="395Gap">Gap</a> == <a class="local col4 ref" href="#384NumGaps" title='NumGaps' data-ref="384NumGaps">NumGaps</a>)</td></tr>
<tr><th id="2221">2221</th><td>        <b>break</b>;</td></tr>
<tr><th id="2222">2222</th><td>    }</td></tr>
<tr><th id="2223">2223</th><td>  }</td></tr>
<tr><th id="2224">2224</th><td>}</td></tr>
<tr><th id="2225">2225</th><td></td></tr>
<tr><th id="2226">2226</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy13tryLocalSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEE">/// tryLocalSplit - Try to split VirtReg into smaller intervals inside its only</i></td></tr>
<tr><th id="2227">2227</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy13tryLocalSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEE">/// basic block.</i></td></tr>
<tr><th id="2228">2228</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy13tryLocalSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEE">///</i></td></tr>
<tr><th id="2229">2229</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy13tryLocalSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEE" title='(anonymous namespace)::RAGreedy::tryLocalSplit' data-type='unsigned int (anonymous namespace)::RAGreedy::tryLocalSplit(llvm::LiveInterval &amp; VirtReg, llvm::AllocationOrder &amp; Order, SmallVectorImpl&lt;unsigned int&gt; &amp; NewVRegs)' data-ref="_ZN12_GLOBAL__N_18RAGreedy13tryLocalSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEE">tryLocalSplit</dfn>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col6 decl" id="396VirtReg" title='VirtReg' data-type='llvm::LiveInterval &amp;' data-ref="396VirtReg">VirtReg</dfn>, <a class="type" href="AllocationOrder.h.html#llvm::AllocationOrder" title='llvm::AllocationOrder' data-ref="llvm::AllocationOrder">AllocationOrder</a> &amp;<dfn class="local col7 decl" id="397Order" title='Order' data-type='llvm::AllocationOrder &amp;' data-ref="397Order">Order</dfn>,</td></tr>
<tr><th id="2230">2230</th><td>                                 <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col8 decl" id="398NewVRegs" title='NewVRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="398NewVRegs">NewVRegs</dfn>) {</td></tr>
<tr><th id="2231">2231</th><td>  <i>// TODO: the function currently only handles a single UseBlock; it should be</i></td></tr>
<tr><th id="2232">2232</th><td><i>  // possible to generalize.</i></td></tr>
<tr><th id="2233">2233</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RAGreedy::SA" title='(anonymous namespace)::RAGreedy::SA' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SA">SA</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZNK4llvm13SplitAnalysis12getUseBlocksEv" title='llvm::SplitAnalysis::getUseBlocks' data-ref="_ZNK4llvm13SplitAnalysis12getUseBlocksEv">getUseBlocks</a>().<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() != <var>1</var>)</td></tr>
<tr><th id="2234">2234</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="2235">2235</th><td></td></tr>
<tr><th id="2236">2236</th><td>  <em>const</em> <a class="type" href="SplitKit.h.html#llvm::SplitAnalysis" title='llvm::SplitAnalysis' data-ref="llvm::SplitAnalysis">SplitAnalysis</a>::<a class="type" href="SplitKit.h.html#llvm::SplitAnalysis::BlockInfo" title='llvm::SplitAnalysis::BlockInfo' data-ref="llvm::SplitAnalysis::BlockInfo">BlockInfo</a> &amp;<dfn class="local col9 decl" id="399BI" title='BI' data-type='const SplitAnalysis::BlockInfo &amp;' data-ref="399BI">BI</dfn> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SA" title='(anonymous namespace)::RAGreedy::SA' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SA">SA</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZNK4llvm13SplitAnalysis12getUseBlocksEv" title='llvm::SplitAnalysis::getUseBlocks' data-ref="_ZNK4llvm13SplitAnalysis12getUseBlocksEv">getUseBlocks</a>().<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5frontEv" title='llvm::ArrayRef::front' data-ref="_ZNK4llvm8ArrayRef5frontEv">front</a>();</td></tr>
<tr><th id="2237">2237</th><td></td></tr>
<tr><th id="2238">2238</th><td>  <i>// Note that it is possible to have an interval that is live-in or live-out</i></td></tr>
<tr><th id="2239">2239</th><td><i>  // while only covering a single block - A phi-def can use undef values from</i></td></tr>
<tr><th id="2240">2240</th><td><i>  // predecessors, and the block could be a single-block loop.</i></td></tr>
<tr><th id="2241">2241</th><td><i>  // We don't bother doing anything clever about such a case, we simply assume</i></td></tr>
<tr><th id="2242">2242</th><td><i>  // that the interval is continuous from FirstInstr to LastInstr. We should</i></td></tr>
<tr><th id="2243">2243</th><td><i>  // make sure that we don't do anything illegal to such an interval, though.</i></td></tr>
<tr><th id="2244">2244</th><td></td></tr>
<tr><th id="2245">2245</th><td>  <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a>&gt; <dfn class="local col0 decl" id="400Uses" title='Uses' data-type='ArrayRef&lt;llvm::SlotIndex&gt;' data-ref="400Uses">Uses</dfn> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SA" title='(anonymous namespace)::RAGreedy::SA' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SA">SA</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZNK4llvm13SplitAnalysis11getUseSlotsEv" title='llvm::SplitAnalysis::getUseSlots' data-ref="_ZNK4llvm13SplitAnalysis11getUseSlotsEv">getUseSlots</a>();</td></tr>
<tr><th id="2246">2246</th><td>  <b>if</b> (<a class="local col0 ref" href="#400Uses" title='Uses' data-ref="400Uses">Uses</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() &lt;= <var>2</var>)</td></tr>
<tr><th id="2247">2247</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="2248">2248</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="401NumGaps" title='NumGaps' data-type='const unsigned int' data-ref="401NumGaps">NumGaps</dfn> = <a class="local col0 ref" href="#400Uses" title='Uses' data-ref="400Uses">Uses</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>()-<var>1</var>;</td></tr>
<tr><th id="2249">2249</th><td></td></tr>
<tr><th id="2250">2250</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { { dbgs() &lt;&lt; &quot;tryLocalSplit: &quot;; for (unsigned i = 0, e = Uses.size(); i != e; ++i) dbgs() &lt;&lt; &apos; &apos; &lt;&lt; Uses[i]; dbgs() &lt;&lt; &apos;\n&apos;; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="2251">2251</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"tryLocalSplit: "</q>;</td></tr>
<tr><th id="2252">2252</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="402i" title='i' data-type='unsigned int' data-ref="402i">i</dfn> = <var>0</var>, <dfn class="local col3 decl" id="403e" title='e' data-type='unsigned int' data-ref="403e">e</dfn> = <a class="local col0 ref" href="#400Uses" title='Uses' data-ref="400Uses">Uses</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>(); <a class="local col2 ref" href="#2250" title='i' data-ref="402i">i</a> != <a class="local col3 ref" href="#2250" title='e' data-ref="403e">e</a>; ++<a class="local col2 ref" href="#2250" title='i' data-ref="402i">i</a>)</td></tr>
<tr><th id="2253">2253</th><td>      <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>' '</kbd> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#400Uses" title='Uses' data-ref="400Uses">Uses</a>[<a class="local col2 ref" href="#2250" title='i' data-ref="402i">i</a>];</td></tr>
<tr><th id="2254">2254</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="2255">2255</th><td>  });</td></tr>
<tr><th id="2256">2256</th><td></td></tr>
<tr><th id="2257">2257</th><td>  <i>// If VirtReg is live across any register mask operands, compute a list of</i></td></tr>
<tr><th id="2258">2258</th><td><i>  // gaps with register masks.</i></td></tr>
<tr><th id="2259">2259</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="404RegMaskGaps" title='RegMaskGaps' data-type='SmallVector&lt;unsigned int, 8&gt;' data-ref="404RegMaskGaps">RegMaskGaps</dfn>;</td></tr>
<tr><th id="2260">2260</th><td>  <b>if</b> (<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::Matrix" title='llvm::RegAllocBase::Matrix' data-ref="llvm::RegAllocBase::Matrix">Matrix</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZN4llvm13LiveRegMatrix24checkRegMaskInterferenceERNS_12LiveIntervalEj" title='llvm::LiveRegMatrix::checkRegMaskInterference' data-ref="_ZN4llvm13LiveRegMatrix24checkRegMaskInterferenceERNS_12LiveIntervalEj">checkRegMaskInterference</a>(<span class='refarg'><a class="local col6 ref" href="#396VirtReg" title='VirtReg' data-ref="396VirtReg">VirtReg</a></span>)) {</td></tr>
<tr><th id="2261">2261</th><td>    <i>// Get regmask slots for the whole block.</i></td></tr>
<tr><th id="2262">2262</th><td>    <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a>&gt; <dfn class="local col5 decl" id="405RMS" title='RMS' data-type='ArrayRef&lt;llvm::SlotIndex&gt;' data-ref="405RMS">RMS</dfn> = <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::LIS" title='llvm::RegAllocBase::LIS' data-ref="llvm::RegAllocBase::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals22getRegMaskSlotsInBlockEj" title='llvm::LiveIntervals::getRegMaskSlotsInBlock' data-ref="_ZNK4llvm13LiveIntervals22getRegMaskSlotsInBlockEj">getRegMaskSlotsInBlock</a>(<a class="local col9 ref" href="#399BI" title='BI' data-ref="399BI">BI</a>.<a class="ref" href="SplitKit.h.html#llvm::SplitAnalysis::BlockInfo::MBB" title='llvm::SplitAnalysis::BlockInfo::MBB' data-ref="llvm::SplitAnalysis::BlockInfo::MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>());</td></tr>
<tr><th id="2263">2263</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; RMS.size() &lt;&lt; &quot; regmasks in block:&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEm" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEm">&lt;&lt;</a> <a class="local col5 ref" href="#405RMS" title='RMS' data-ref="405RMS">RMS</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" regmasks in block:"</q>);</td></tr>
<tr><th id="2264">2264</th><td>    <i>// Constrain to VirtReg's live range.</i></td></tr>
<tr><th id="2265">2265</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="406ri" title='ri' data-type='unsigned int' data-ref="406ri">ri</dfn> =</td></tr>
<tr><th id="2266">2266</th><td>        <span class="namespace">llvm::</span><a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11lower_boundEOT_OT0_" title='llvm::lower_bound' data-ref="_ZN4llvm11lower_boundEOT_OT0_">lower_bound</a>(<span class='refarg'><a class="local col5 ref" href="#405RMS" title='RMS' data-ref="405RMS">RMS</a></span>, <a class="local col0 ref" href="#400Uses" title='Uses' data-ref="400Uses">Uses</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5frontEv" title='llvm::ArrayRef::front' data-ref="_ZNK4llvm8ArrayRef5frontEv">front</a>().<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>()) - <a class="local col5 ref" href="#405RMS" title='RMS' data-ref="405RMS">RMS</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5beginEv" title='llvm::ArrayRef::begin' data-ref="_ZNK4llvm8ArrayRef5beginEv">begin</a>();</td></tr>
<tr><th id="2267">2267</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="407re" title='re' data-type='unsigned int' data-ref="407re">re</dfn> = <a class="local col5 ref" href="#405RMS" title='RMS' data-ref="405RMS">RMS</a>.<a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>();</td></tr>
<tr><th id="2268">2268</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="408i" title='i' data-type='unsigned int' data-ref="408i">i</dfn> = <var>0</var>; <a class="local col8 ref" href="#408i" title='i' data-ref="408i">i</a> != <a class="local col1 ref" href="#401NumGaps" title='NumGaps' data-ref="401NumGaps">NumGaps</a> &amp;&amp; <a class="local col6 ref" href="#406ri" title='ri' data-ref="406ri">ri</a> != <a class="local col7 ref" href="#407re" title='re' data-ref="407re">re</a>; ++<a class="local col8 ref" href="#408i" title='i' data-ref="408i">i</a>) {</td></tr>
<tr><th id="2269">2269</th><td>      <i>// Look for Uses[i] &lt;= RMS &lt;= Uses[i+1].</i></td></tr>
<tr><th id="2270">2270</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!SlotIndex::isEarlierInstr(RMS[ri], Uses[i])) ? void (0) : __assert_fail (&quot;!SlotIndex::isEarlierInstr(RMS[ri], Uses[i])&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocGreedy.cpp&quot;, 2270, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a>::<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvm9SlotIndex14isEarlierInstrES0_S0_" title='llvm::SlotIndex::isEarlierInstr' data-ref="_ZN4llvm9SlotIndex14isEarlierInstrES0_S0_">isEarlierInstr</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#405RMS" title='RMS' data-ref="405RMS">RMS</a>[<a class="local col6 ref" href="#406ri" title='ri' data-ref="406ri">ri</a>], <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#400Uses" title='Uses' data-ref="400Uses">Uses</a>[<a class="local col8 ref" href="#408i" title='i' data-ref="408i">i</a>]));</td></tr>
<tr><th id="2271">2271</th><td>      <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a>::<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvm9SlotIndex14isEarlierInstrES0_S0_" title='llvm::SlotIndex::isEarlierInstr' data-ref="_ZN4llvm9SlotIndex14isEarlierInstrES0_S0_">isEarlierInstr</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#400Uses" title='Uses' data-ref="400Uses">Uses</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col8 ref" href="#408i" title='i' data-ref="408i">i</a>+<var>1</var>]</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#405RMS" title='RMS' data-ref="405RMS">RMS</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col6 ref" href="#406ri" title='ri' data-ref="406ri">ri</a>]</a>))</td></tr>
<tr><th id="2272">2272</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2273">2273</th><td>      <i>// Skip a regmask on the same instruction as the last use. It doesn't</i></td></tr>
<tr><th id="2274">2274</th><td><i>      // overlap the live range.</i></td></tr>
<tr><th id="2275">2275</th><td>      <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a>::<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvm9SlotIndex11isSameInstrES0_S0_" title='llvm::SlotIndex::isSameInstr' data-ref="_ZN4llvm9SlotIndex11isSameInstrES0_S0_">isSameInstr</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#400Uses" title='Uses' data-ref="400Uses">Uses</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col8 ref" href="#408i" title='i' data-ref="408i">i</a>+<var>1</var>]</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#405RMS" title='RMS' data-ref="405RMS">RMS</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col6 ref" href="#406ri" title='ri' data-ref="406ri">ri</a>]</a>) &amp;&amp; <a class="local col8 ref" href="#408i" title='i' data-ref="408i">i</a>+<var>1</var> == <a class="local col1 ref" href="#401NumGaps" title='NumGaps' data-ref="401NumGaps">NumGaps</a>)</td></tr>
<tr><th id="2276">2276</th><td>        <b>break</b>;</td></tr>
<tr><th id="2277">2277</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &apos; &apos; &lt;&lt; RMS[ri] &lt;&lt; &apos;:&apos; &lt;&lt; Uses[i] &lt;&lt; &apos;-&apos; &lt;&lt; Uses[i + 1]; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>' '</kbd> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#405RMS" title='RMS' data-ref="405RMS">RMS</a>[<a class="local col6 ref" href="#406ri" title='ri' data-ref="406ri">ri</a>] <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>':'</kbd> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#400Uses" title='Uses' data-ref="400Uses">Uses</a>[<a class="local col8 ref" href="#408i" title='i' data-ref="408i">i</a>] <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'-'</kbd></td></tr>
<tr><th id="2278">2278</th><td>                        <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#400Uses" title='Uses' data-ref="400Uses">Uses</a>[<a class="local col8 ref" href="#408i" title='i' data-ref="408i">i</a> + <var>1</var>]);</td></tr>
<tr><th id="2279">2279</th><td>      <a class="local col4 ref" href="#404RegMaskGaps" title='RegMaskGaps' data-ref="404RegMaskGaps">RegMaskGaps</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col8 ref" href="#408i" title='i' data-ref="408i">i</a>);</td></tr>
<tr><th id="2280">2280</th><td>      <i>// Advance ri to the next gap. A regmask on one of the uses counts in</i></td></tr>
<tr><th id="2281">2281</th><td><i>      // both gaps.</i></td></tr>
<tr><th id="2282">2282</th><td>      <b>while</b> (<a class="local col6 ref" href="#406ri" title='ri' data-ref="406ri">ri</a> != <a class="local col7 ref" href="#407re" title='re' data-ref="407re">re</a> &amp;&amp; <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a>::<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvm9SlotIndex14isEarlierInstrES0_S0_" title='llvm::SlotIndex::isEarlierInstr' data-ref="_ZN4llvm9SlotIndex14isEarlierInstrES0_S0_">isEarlierInstr</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#405RMS" title='RMS' data-ref="405RMS">RMS</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col6 ref" href="#406ri" title='ri' data-ref="406ri">ri</a>]</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#400Uses" title='Uses' data-ref="400Uses">Uses</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col8 ref" href="#408i" title='i' data-ref="408i">i</a>+<var>1</var>]</a>))</td></tr>
<tr><th id="2283">2283</th><td>        ++<a class="local col6 ref" href="#406ri" title='ri' data-ref="406ri">ri</a>;</td></tr>
<tr><th id="2284">2284</th><td>    }</td></tr>
<tr><th id="2285">2285</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="2286">2286</th><td>  }</td></tr>
<tr><th id="2287">2287</th><td></td></tr>
<tr><th id="2288">2288</th><td>  <i>// Since we allow local split results to be split again, there is a risk of</i></td></tr>
<tr><th id="2289">2289</th><td><i>  // creating infinite loops. It is tempting to require that the new live</i></td></tr>
<tr><th id="2290">2290</th><td><i>  // ranges have less instructions than the original. That would guarantee</i></td></tr>
<tr><th id="2291">2291</th><td><i>  // convergence, but it is too strict. A live range with 3 instructions can be</i></td></tr>
<tr><th id="2292">2292</th><td><i>  // split 2+3 (including the COPY), and we want to allow that.</i></td></tr>
<tr><th id="2293">2293</th><td><i>  //</i></td></tr>
<tr><th id="2294">2294</th><td><i>  // Instead we use these rules:</i></td></tr>
<tr><th id="2295">2295</th><td><i>  //</i></td></tr>
<tr><th id="2296">2296</th><td><i>  // 1. Allow any split for ranges with getStage() &lt; RS_Split2. (Except for the</i></td></tr>
<tr><th id="2297">2297</th><td><i>  //    noop split, of course).</i></td></tr>
<tr><th id="2298">2298</th><td><i>  // 2. Require progress be made for ranges with getStage() == RS_Split2. All</i></td></tr>
<tr><th id="2299">2299</th><td><i>  //    the new ranges must have fewer instructions than before the split.</i></td></tr>
<tr><th id="2300">2300</th><td><i>  // 3. New ranges with the same number of instructions are marked RS_Split2,</i></td></tr>
<tr><th id="2301">2301</th><td><i>  //    smaller ranges are marked RS_New.</i></td></tr>
<tr><th id="2302">2302</th><td><i>  //</i></td></tr>
<tr><th id="2303">2303</th><td><i>  // These rules allow a 3 -&gt; 2+3 split once, which we need. They also prevent</i></td></tr>
<tr><th id="2304">2304</th><td><i>  // excessive splitting and infinite loops.</i></td></tr>
<tr><th id="2305">2305</th><td><i>  //</i></td></tr>
<tr><th id="2306">2306</th><td>  <em>bool</em> <dfn class="local col9 decl" id="409ProgressRequired" title='ProgressRequired' data-type='bool' data-ref="409ProgressRequired">ProgressRequired</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_18RAGreedy8getStageERKN4llvm12LiveIntervalE" title='(anonymous namespace)::RAGreedy::getStage' data-use='c' data-ref="_ZNK12_GLOBAL__N_18RAGreedy8getStageERKN4llvm12LiveIntervalE">getStage</a>(<a class="local col6 ref" href="#396VirtReg" title='VirtReg' data-ref="396VirtReg">VirtReg</a>) &gt;= <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Split2" title='(anonymous namespace)::RAGreedy::LiveRangeStage::RS_Split2' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Split2">RS_Split2</a>;</td></tr>
<tr><th id="2307">2307</th><td></td></tr>
<tr><th id="2308">2308</th><td>  <i>// Best split candidate.</i></td></tr>
<tr><th id="2309">2309</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="410BestBefore" title='BestBefore' data-type='unsigned int' data-ref="410BestBefore">BestBefore</dfn> = <a class="local col1 ref" href="#401NumGaps" title='NumGaps' data-ref="401NumGaps">NumGaps</a>;</td></tr>
<tr><th id="2310">2310</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="411BestAfter" title='BestAfter' data-type='unsigned int' data-ref="411BestAfter">BestAfter</dfn> = <var>0</var>;</td></tr>
<tr><th id="2311">2311</th><td>  <em>float</em> <dfn class="local col2 decl" id="412BestDiff" title='BestDiff' data-type='float' data-ref="412BestDiff">BestDiff</dfn> = <var>0</var>;</td></tr>
<tr><th id="2312">2312</th><td></td></tr>
<tr><th id="2313">2313</th><td>  <em>const</em> <em>float</em> <dfn class="local col3 decl" id="413blockFreq" title='blockFreq' data-type='const float' data-ref="413blockFreq">blockFreq</dfn> =</td></tr>
<tr><th id="2314">2314</th><td>    <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SpillPlacer" title='(anonymous namespace)::RAGreedy::SpillPlacer' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::SpillPlacer">SpillPlacer</a>-&gt;<a class="ref" href="SpillPlacement.h.html#_ZNK4llvm14SpillPlacement17getBlockFrequencyEj" title='llvm::SpillPlacement::getBlockFrequency' data-ref="_ZNK4llvm14SpillPlacement17getBlockFrequencyEj">getBlockFrequency</a>(<a class="local col9 ref" href="#399BI" title='BI' data-ref="399BI">BI</a>.<a class="ref" href="SplitKit.h.html#llvm::SplitAnalysis::BlockInfo::MBB" title='llvm::SplitAnalysis::BlockInfo::MBB' data-ref="llvm::SplitAnalysis::BlockInfo::MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>()).<a class="ref" href="../../include/llvm/Support/BlockFrequency.h.html#_ZNK4llvm14BlockFrequency12getFrequencyEv" title='llvm::BlockFrequency::getFrequency' data-ref="_ZNK4llvm14BlockFrequency12getFrequencyEv">getFrequency</a>() *</td></tr>
<tr><th id="2315">2315</th><td>    (<var>1.0f</var> / <a class="tu member" href="#(anonymousnamespace)::RAGreedy::MBFI" title='(anonymous namespace)::RAGreedy::MBFI' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::MBFI">MBFI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBlockFrequencyInfo.h.html#_ZNK4llvm25MachineBlockFrequencyInfo12getEntryFreqEv" title='llvm::MachineBlockFrequencyInfo::getEntryFreq' data-ref="_ZNK4llvm25MachineBlockFrequencyInfo12getEntryFreqEv">getEntryFreq</a>());</td></tr>
<tr><th id="2316">2316</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>float</em>, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="414GapWeight" title='GapWeight' data-type='SmallVector&lt;float, 8&gt;' data-ref="414GapWeight">GapWeight</dfn>;</td></tr>
<tr><th id="2317">2317</th><td></td></tr>
<tr><th id="2318">2318</th><td>  <a class="local col7 ref" href="#397Order" title='Order' data-ref="397Order">Order</a>.<a class="ref" href="AllocationOrder.h.html#_ZN4llvm15AllocationOrder6rewindEv" title='llvm::AllocationOrder::rewind' data-ref="_ZN4llvm15AllocationOrder6rewindEv">rewind</a>();</td></tr>
<tr><th id="2319">2319</th><td>  <b>while</b> (<em>unsigned</em> <dfn class="local col5 decl" id="415PhysReg" title='PhysReg' data-type='unsigned int' data-ref="415PhysReg"><a class="local col5 ref" href="#415PhysReg" title='PhysReg' data-ref="415PhysReg">PhysReg</a></dfn> = <a class="local col7 ref" href="#397Order" title='Order' data-ref="397Order">Order</a>.<a class="ref" href="AllocationOrder.h.html#_ZN4llvm15AllocationOrder4nextEj" title='llvm::AllocationOrder::next' data-ref="_ZN4llvm15AllocationOrder4nextEj">next</a>()) {</td></tr>
<tr><th id="2320">2320</th><td>    <i>// Keep track of the largest spill weight that would need to be evicted in</i></td></tr>
<tr><th id="2321">2321</th><td><i>    // order to make use of PhysReg between UseSlots[i] and UseSlots[i+1].</i></td></tr>
<tr><th id="2322">2322</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy14calcGapWeightsEjRN4llvm15SmallVectorImplIfEE" title='(anonymous namespace)::RAGreedy::calcGapWeights' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy14calcGapWeightsEjRN4llvm15SmallVectorImplIfEE">calcGapWeights</a>(<a class="local col5 ref" href="#415PhysReg" title='PhysReg' data-ref="415PhysReg">PhysReg</a>, <span class='refarg'><a class="local col4 ref" href="#414GapWeight" title='GapWeight' data-ref="414GapWeight">GapWeight</a></span>);</td></tr>
<tr><th id="2323">2323</th><td></td></tr>
<tr><th id="2324">2324</th><td>    <i>// Remove any gaps with regmask clobbers.</i></td></tr>
<tr><th id="2325">2325</th><td>    <b>if</b> (<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::Matrix" title='llvm::RegAllocBase::Matrix' data-ref="llvm::RegAllocBase::Matrix">Matrix</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZN4llvm13LiveRegMatrix24checkRegMaskInterferenceERNS_12LiveIntervalEj" title='llvm::LiveRegMatrix::checkRegMaskInterference' data-ref="_ZN4llvm13LiveRegMatrix24checkRegMaskInterferenceERNS_12LiveIntervalEj">checkRegMaskInterference</a>(<span class='refarg'><a class="local col6 ref" href="#396VirtReg" title='VirtReg' data-ref="396VirtReg">VirtReg</a></span>, <a class="local col5 ref" href="#415PhysReg" title='PhysReg' data-ref="415PhysReg">PhysReg</a>))</td></tr>
<tr><th id="2326">2326</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="416i" title='i' data-type='unsigned int' data-ref="416i">i</dfn> = <var>0</var>, <dfn class="local col7 decl" id="417e" title='e' data-type='unsigned int' data-ref="417e">e</dfn> = <a class="local col4 ref" href="#404RegMaskGaps" title='RegMaskGaps' data-ref="404RegMaskGaps">RegMaskGaps</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col6 ref" href="#416i" title='i' data-ref="416i">i</a> != <a class="local col7 ref" href="#417e" title='e' data-ref="417e">e</a>; ++<a class="local col6 ref" href="#416i" title='i' data-ref="416i">i</a>)</td></tr>
<tr><th id="2327">2327</th><td>        <a class="local col4 ref" href="#414GapWeight" title='GapWeight' data-ref="414GapWeight">GapWeight</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#404RegMaskGaps" title='RegMaskGaps' data-ref="404RegMaskGaps">RegMaskGaps</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#416i" title='i' data-ref="416i">i</a>]</a>]</a> = <a class="ref" href="../../include/llvm/Support/MathExtras.h.html#llvm::huge_valf" title='llvm::huge_valf' data-ref="llvm::huge_valf">huge_valf</a>;</td></tr>
<tr><th id="2328">2328</th><td></td></tr>
<tr><th id="2329">2329</th><td>    <i>// Try to find the best sequence of gaps to close.</i></td></tr>
<tr><th id="2330">2330</th><td><i>    // The new spill weight must be larger than any gap interference.</i></td></tr>
<tr><th id="2331">2331</th><td><i></i></td></tr>
<tr><th id="2332">2332</th><td><i>    // We will split before Uses[SplitBefore] and after Uses[SplitAfter].</i></td></tr>
<tr><th id="2333">2333</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="418SplitBefore" title='SplitBefore' data-type='unsigned int' data-ref="418SplitBefore">SplitBefore</dfn> = <var>0</var>, <dfn class="local col9 decl" id="419SplitAfter" title='SplitAfter' data-type='unsigned int' data-ref="419SplitAfter">SplitAfter</dfn> = <var>1</var>;</td></tr>
<tr><th id="2334">2334</th><td></td></tr>
<tr><th id="2335">2335</th><td>    <i>// MaxGap should always be max(GapWeight[SplitBefore..SplitAfter-1]).</i></td></tr>
<tr><th id="2336">2336</th><td><i>    // It is the spill weight that needs to be evicted.</i></td></tr>
<tr><th id="2337">2337</th><td>    <em>float</em> <dfn class="local col0 decl" id="420MaxGap" title='MaxGap' data-type='float' data-ref="420MaxGap">MaxGap</dfn> = <a class="local col4 ref" href="#414GapWeight" title='GapWeight' data-ref="414GapWeight">GapWeight</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="2338">2338</th><td></td></tr>
<tr><th id="2339">2339</th><td>    <b>while</b> (<b>true</b>) {</td></tr>
<tr><th id="2340">2340</th><td>      <i>// Live before/after split?</i></td></tr>
<tr><th id="2341">2341</th><td>      <em>const</em> <em>bool</em> <dfn class="local col1 decl" id="421LiveBefore" title='LiveBefore' data-type='const bool' data-ref="421LiveBefore">LiveBefore</dfn> = <a class="local col8 ref" href="#418SplitBefore" title='SplitBefore' data-ref="418SplitBefore">SplitBefore</a> != <var>0</var> || <a class="local col9 ref" href="#399BI" title='BI' data-ref="399BI">BI</a>.<a class="ref" href="SplitKit.h.html#llvm::SplitAnalysis::BlockInfo::LiveIn" title='llvm::SplitAnalysis::BlockInfo::LiveIn' data-ref="llvm::SplitAnalysis::BlockInfo::LiveIn">LiveIn</a>;</td></tr>
<tr><th id="2342">2342</th><td>      <em>const</em> <em>bool</em> <dfn class="local col2 decl" id="422LiveAfter" title='LiveAfter' data-type='const bool' data-ref="422LiveAfter">LiveAfter</dfn> = <a class="local col9 ref" href="#419SplitAfter" title='SplitAfter' data-ref="419SplitAfter">SplitAfter</a> != <a class="local col1 ref" href="#401NumGaps" title='NumGaps' data-ref="401NumGaps">NumGaps</a> || <a class="local col9 ref" href="#399BI" title='BI' data-ref="399BI">BI</a>.<a class="ref" href="SplitKit.h.html#llvm::SplitAnalysis::BlockInfo::LiveOut" title='llvm::SplitAnalysis::BlockInfo::LiveOut' data-ref="llvm::SplitAnalysis::BlockInfo::LiveOut">LiveOut</a>;</td></tr>
<tr><th id="2343">2343</th><td></td></tr>
<tr><th id="2344">2344</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; printReg(PhysReg, TRI) &lt;&lt; &apos; &apos; &lt;&lt; Uses[SplitBefore] &lt;&lt; &apos;-&apos; &lt;&lt; Uses[SplitAfter] &lt;&lt; &quot; i=&quot; &lt;&lt; MaxGap; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col5 ref" href="#415PhysReg" title='PhysReg' data-ref="415PhysReg">PhysReg</a>, <a class="tu member" href="#(anonymousnamespace)::RAGreedy::TRI" title='(anonymous namespace)::RAGreedy::TRI' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>' '</kbd> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#400Uses" title='Uses' data-ref="400Uses">Uses</a>[<a class="local col8 ref" href="#418SplitBefore" title='SplitBefore' data-ref="418SplitBefore">SplitBefore</a>]</td></tr>
<tr><th id="2345">2345</th><td>                        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'-'</kbd> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#400Uses" title='Uses' data-ref="400Uses">Uses</a>[<a class="local col9 ref" href="#419SplitAfter" title='SplitAfter' data-ref="419SplitAfter">SplitAfter</a>] <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" i="</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEd" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEd">&lt;&lt;</a> <a class="local col0 ref" href="#420MaxGap" title='MaxGap' data-ref="420MaxGap">MaxGap</a>);</td></tr>
<tr><th id="2346">2346</th><td></td></tr>
<tr><th id="2347">2347</th><td>      <i>// Stop before the interval gets so big we wouldn't be making progress.</i></td></tr>
<tr><th id="2348">2348</th><td>      <b>if</b> (!<a class="local col1 ref" href="#421LiveBefore" title='LiveBefore' data-ref="421LiveBefore">LiveBefore</a> &amp;&amp; !<a class="local col2 ref" href="#422LiveAfter" title='LiveAfter' data-ref="422LiveAfter">LiveAfter</a>) {</td></tr>
<tr><th id="2349">2349</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot; all\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" all\n"</q>);</td></tr>
<tr><th id="2350">2350</th><td>        <b>break</b>;</td></tr>
<tr><th id="2351">2351</th><td>      }</td></tr>
<tr><th id="2352">2352</th><td>      <i>// Should the interval be extended or shrunk?</i></td></tr>
<tr><th id="2353">2353</th><td>      <em>bool</em> <dfn class="local col3 decl" id="423Shrink" title='Shrink' data-type='bool' data-ref="423Shrink">Shrink</dfn> = <b>true</b>;</td></tr>
<tr><th id="2354">2354</th><td></td></tr>
<tr><th id="2355">2355</th><td>      <i>// How many gaps would the new range have?</i></td></tr>
<tr><th id="2356">2356</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="424NewGaps" title='NewGaps' data-type='unsigned int' data-ref="424NewGaps">NewGaps</dfn> = <a class="local col1 ref" href="#421LiveBefore" title='LiveBefore' data-ref="421LiveBefore">LiveBefore</a> + <a class="local col9 ref" href="#419SplitAfter" title='SplitAfter' data-ref="419SplitAfter">SplitAfter</a> - <a class="local col8 ref" href="#418SplitBefore" title='SplitBefore' data-ref="418SplitBefore">SplitBefore</a> + <a class="local col2 ref" href="#422LiveAfter" title='LiveAfter' data-ref="422LiveAfter">LiveAfter</a>;</td></tr>
<tr><th id="2357">2357</th><td></td></tr>
<tr><th id="2358">2358</th><td>      <i>// Legally, without causing looping?</i></td></tr>
<tr><th id="2359">2359</th><td>      <em>bool</em> <dfn class="local col5 decl" id="425Legal" title='Legal' data-type='bool' data-ref="425Legal">Legal</dfn> = !<a class="local col9 ref" href="#409ProgressRequired" title='ProgressRequired' data-ref="409ProgressRequired">ProgressRequired</a> || <a class="local col4 ref" href="#424NewGaps" title='NewGaps' data-ref="424NewGaps">NewGaps</a> &lt; <a class="local col1 ref" href="#401NumGaps" title='NumGaps' data-ref="401NumGaps">NumGaps</a>;</td></tr>
<tr><th id="2360">2360</th><td></td></tr>
<tr><th id="2361">2361</th><td>      <b>if</b> (<a class="local col5 ref" href="#425Legal" title='Legal' data-ref="425Legal">Legal</a> &amp;&amp; <a class="local col0 ref" href="#420MaxGap" title='MaxGap' data-ref="420MaxGap">MaxGap</a> &lt; <a class="ref" href="../../include/llvm/Support/MathExtras.h.html#llvm::huge_valf" title='llvm::huge_valf' data-ref="llvm::huge_valf">huge_valf</a>) {</td></tr>
<tr><th id="2362">2362</th><td>        <i>// Estimate the new spill weight. Each instruction reads or writes the</i></td></tr>
<tr><th id="2363">2363</th><td><i>        // register. Conservatively assume there are no read-modify-write</i></td></tr>
<tr><th id="2364">2364</th><td><i>        // instructions.</i></td></tr>
<tr><th id="2365">2365</th><td><i>        //</i></td></tr>
<tr><th id="2366">2366</th><td><i>        // Try to guess the size of the new interval.</i></td></tr>
<tr><th id="2367">2367</th><td>        <em>const</em> <em>float</em> <dfn class="local col6 decl" id="426EstWeight" title='EstWeight' data-type='const float' data-ref="426EstWeight">EstWeight</dfn> = <a class="ref" href="../../include/llvm/CodeGen/CalcSpillWeights.h.html#_ZN4llvmL20normalizeSpillWeightEfjj" title='llvm::normalizeSpillWeight' data-ref="_ZN4llvmL20normalizeSpillWeightEfjj">normalizeSpillWeight</a>(</td></tr>
<tr><th id="2368">2368</th><td>            <a class="local col3 ref" href="#413blockFreq" title='blockFreq' data-ref="413blockFreq">blockFreq</a> * (<a class="local col4 ref" href="#424NewGaps" title='NewGaps' data-ref="424NewGaps">NewGaps</a> + <var>1</var>),</td></tr>
<tr><th id="2369">2369</th><td>            <a class="local col0 ref" href="#400Uses" title='Uses' data-ref="400Uses">Uses</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col8 ref" href="#418SplitBefore" title='SplitBefore' data-ref="418SplitBefore">SplitBefore</a>]</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex8distanceES0_" title='llvm::SlotIndex::distance' data-ref="_ZNK4llvm9SlotIndex8distanceES0_">distance</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#400Uses" title='Uses' data-ref="400Uses">Uses</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col9 ref" href="#419SplitAfter" title='SplitAfter' data-ref="419SplitAfter">SplitAfter</a>]</a>) +</td></tr>
<tr><th id="2370">2370</th><td>                (<a class="local col1 ref" href="#421LiveBefore" title='LiveBefore' data-ref="421LiveBefore">LiveBefore</a> + <a class="local col2 ref" href="#422LiveAfter" title='LiveAfter' data-ref="422LiveAfter">LiveAfter</a>) * <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a>::<a class="enum" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex::InstrDist" title='llvm::SlotIndex::InstrDist' data-ref="llvm::SlotIndex::InstrDist">InstrDist</a>,</td></tr>
<tr><th id="2371">2371</th><td>            <var>1</var>);</td></tr>
<tr><th id="2372">2372</th><td>        <i>// Would this split be possible to allocate?</i></td></tr>
<tr><th id="2373">2373</th><td><i>        // Never allocate all gaps, we wouldn't be making progress.</i></td></tr>
<tr><th id="2374">2374</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot; w=&quot; &lt;&lt; EstWeight; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" w="</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEd" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEd">&lt;&lt;</a> <a class="local col6 ref" href="#426EstWeight" title='EstWeight' data-ref="426EstWeight">EstWeight</a>);</td></tr>
<tr><th id="2375">2375</th><td>        <b>if</b> (<a class="local col6 ref" href="#426EstWeight" title='EstWeight' data-ref="426EstWeight">EstWeight</a> * <a class="tu ref" href="#Hysteresis" title='Hysteresis' data-use='r' data-ref="Hysteresis">Hysteresis</a> &gt;= <a class="local col0 ref" href="#420MaxGap" title='MaxGap' data-ref="420MaxGap">MaxGap</a>) {</td></tr>
<tr><th id="2376">2376</th><td>          <a class="local col3 ref" href="#423Shrink" title='Shrink' data-ref="423Shrink">Shrink</a> = <b>false</b>;</td></tr>
<tr><th id="2377">2377</th><td>          <em>float</em> <dfn class="local col7 decl" id="427Diff" title='Diff' data-type='float' data-ref="427Diff">Diff</dfn> = <a class="local col6 ref" href="#426EstWeight" title='EstWeight' data-ref="426EstWeight">EstWeight</a> - <a class="local col0 ref" href="#420MaxGap" title='MaxGap' data-ref="420MaxGap">MaxGap</a>;</td></tr>
<tr><th id="2378">2378</th><td>          <b>if</b> (<a class="local col7 ref" href="#427Diff" title='Diff' data-ref="427Diff">Diff</a> &gt; <a class="local col2 ref" href="#412BestDiff" title='BestDiff' data-ref="412BestDiff">BestDiff</a>) {</td></tr>
<tr><th id="2379">2379</th><td>            <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot; (best)&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" (best)"</q>);</td></tr>
<tr><th id="2380">2380</th><td>            <a class="local col2 ref" href="#412BestDiff" title='BestDiff' data-ref="412BestDiff">BestDiff</a> = <a class="tu ref" href="#Hysteresis" title='Hysteresis' data-use='r' data-ref="Hysteresis">Hysteresis</a> * <a class="local col7 ref" href="#427Diff" title='Diff' data-ref="427Diff">Diff</a>;</td></tr>
<tr><th id="2381">2381</th><td>            <a class="local col0 ref" href="#410BestBefore" title='BestBefore' data-ref="410BestBefore">BestBefore</a> = <a class="local col8 ref" href="#418SplitBefore" title='SplitBefore' data-ref="418SplitBefore">SplitBefore</a>;</td></tr>
<tr><th id="2382">2382</th><td>            <a class="local col1 ref" href="#411BestAfter" title='BestAfter' data-ref="411BestAfter">BestAfter</a> = <a class="local col9 ref" href="#419SplitAfter" title='SplitAfter' data-ref="419SplitAfter">SplitAfter</a>;</td></tr>
<tr><th id="2383">2383</th><td>          }</td></tr>
<tr><th id="2384">2384</th><td>        }</td></tr>
<tr><th id="2385">2385</th><td>      }</td></tr>
<tr><th id="2386">2386</th><td></td></tr>
<tr><th id="2387">2387</th><td>      <i>// Try to shrink.</i></td></tr>
<tr><th id="2388">2388</th><td>      <b>if</b> (<a class="local col3 ref" href="#423Shrink" title='Shrink' data-ref="423Shrink">Shrink</a>) {</td></tr>
<tr><th id="2389">2389</th><td>        <b>if</b> (++<a class="local col8 ref" href="#418SplitBefore" title='SplitBefore' data-ref="418SplitBefore">SplitBefore</a> &lt; <a class="local col9 ref" href="#419SplitAfter" title='SplitAfter' data-ref="419SplitAfter">SplitAfter</a>) {</td></tr>
<tr><th id="2390">2390</th><td>          <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot; shrink\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" shrink\n"</q>);</td></tr>
<tr><th id="2391">2391</th><td>          <i>// Recompute the max when necessary.</i></td></tr>
<tr><th id="2392">2392</th><td>          <b>if</b> (<a class="local col4 ref" href="#414GapWeight" title='GapWeight' data-ref="414GapWeight">GapWeight</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#418SplitBefore" title='SplitBefore' data-ref="418SplitBefore">SplitBefore</a> - <var>1</var>]</a> &gt;= <a class="local col0 ref" href="#420MaxGap" title='MaxGap' data-ref="420MaxGap">MaxGap</a>) {</td></tr>
<tr><th id="2393">2393</th><td>            <a class="local col0 ref" href="#420MaxGap" title='MaxGap' data-ref="420MaxGap">MaxGap</a> = <a class="local col4 ref" href="#414GapWeight" title='GapWeight' data-ref="414GapWeight">GapWeight</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#418SplitBefore" title='SplitBefore' data-ref="418SplitBefore">SplitBefore</a>]</a>;</td></tr>
<tr><th id="2394">2394</th><td>            <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="428i" title='i' data-type='unsigned int' data-ref="428i">i</dfn> = <a class="local col8 ref" href="#418SplitBefore" title='SplitBefore' data-ref="418SplitBefore">SplitBefore</a> + <var>1</var>; <a class="local col8 ref" href="#428i" title='i' data-ref="428i">i</a> != <a class="local col9 ref" href="#419SplitAfter" title='SplitAfter' data-ref="419SplitAfter">SplitAfter</a>; ++<a class="local col8 ref" href="#428i" title='i' data-ref="428i">i</a>)</td></tr>
<tr><th id="2395">2395</th><td>              <a class="local col0 ref" href="#420MaxGap" title='MaxGap' data-ref="420MaxGap">MaxGap</a> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col0 ref" href="#420MaxGap" title='MaxGap' data-ref="420MaxGap">MaxGap</a>, <a class="local col4 ref" href="#414GapWeight" title='GapWeight' data-ref="414GapWeight">GapWeight</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#428i" title='i' data-ref="428i">i</a>]</a>);</td></tr>
<tr><th id="2396">2396</th><td>          }</td></tr>
<tr><th id="2397">2397</th><td>          <b>continue</b>;</td></tr>
<tr><th id="2398">2398</th><td>        }</td></tr>
<tr><th id="2399">2399</th><td>        <a class="local col0 ref" href="#420MaxGap" title='MaxGap' data-ref="420MaxGap">MaxGap</a> = <var>0</var>;</td></tr>
<tr><th id="2400">2400</th><td>      }</td></tr>
<tr><th id="2401">2401</th><td></td></tr>
<tr><th id="2402">2402</th><td>      <i>// Try to extend the interval.</i></td></tr>
<tr><th id="2403">2403</th><td>      <b>if</b> (<a class="local col9 ref" href="#419SplitAfter" title='SplitAfter' data-ref="419SplitAfter">SplitAfter</a> &gt;= <a class="local col1 ref" href="#401NumGaps" title='NumGaps' data-ref="401NumGaps">NumGaps</a>) {</td></tr>
<tr><th id="2404">2404</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot; end\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" end\n"</q>);</td></tr>
<tr><th id="2405">2405</th><td>        <b>break</b>;</td></tr>
<tr><th id="2406">2406</th><td>      }</td></tr>
<tr><th id="2407">2407</th><td></td></tr>
<tr><th id="2408">2408</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot; extend\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" extend\n"</q>);</td></tr>
<tr><th id="2409">2409</th><td>      <a class="local col0 ref" href="#420MaxGap" title='MaxGap' data-ref="420MaxGap">MaxGap</a> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col0 ref" href="#420MaxGap" title='MaxGap' data-ref="420MaxGap">MaxGap</a>, <a class="local col4 ref" href="#414GapWeight" title='GapWeight' data-ref="414GapWeight">GapWeight</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#419SplitAfter" title='SplitAfter' data-ref="419SplitAfter">SplitAfter</a>++]</a>);</td></tr>
<tr><th id="2410">2410</th><td>    }</td></tr>
<tr><th id="2411">2411</th><td>  }</td></tr>
<tr><th id="2412">2412</th><td></td></tr>
<tr><th id="2413">2413</th><td>  <i>// Didn't find any candidates?</i></td></tr>
<tr><th id="2414">2414</th><td>  <b>if</b> (<a class="local col0 ref" href="#410BestBefore" title='BestBefore' data-ref="410BestBefore">BestBefore</a> == <a class="local col1 ref" href="#401NumGaps" title='NumGaps' data-ref="401NumGaps">NumGaps</a>)</td></tr>
<tr><th id="2415">2415</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="2416">2416</th><td></td></tr>
<tr><th id="2417">2417</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Best local split range: &quot; &lt;&lt; Uses[BestBefore] &lt;&lt; &apos;-&apos; &lt;&lt; Uses[BestAfter] &lt;&lt; &quot;, &quot; &lt;&lt; BestDiff &lt;&lt; &quot;, &quot; &lt;&lt; (BestAfter - BestBefore + 1) &lt;&lt; &quot; instrs\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Best local split range: "</q> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#400Uses" title='Uses' data-ref="400Uses">Uses</a>[<a class="local col0 ref" href="#410BestBefore" title='BestBefore' data-ref="410BestBefore">BestBefore</a>] <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'-'</kbd></td></tr>
<tr><th id="2418">2418</th><td>                    <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#400Uses" title='Uses' data-ref="400Uses">Uses</a>[<a class="local col1 ref" href="#411BestAfter" title='BestAfter' data-ref="411BestAfter">BestAfter</a>] <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEd" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEd">&lt;&lt;</a> <a class="local col2 ref" href="#412BestDiff" title='BestDiff' data-ref="412BestDiff">BestDiff</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q></td></tr>
<tr><th id="2419">2419</th><td>                    <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> (<a class="local col1 ref" href="#411BestAfter" title='BestAfter' data-ref="411BestAfter">BestAfter</a> - <a class="local col0 ref" href="#410BestBefore" title='BestBefore' data-ref="410BestBefore">BestBefore</a> + <var>1</var>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" instrs\n"</q>);</td></tr>
<tr><th id="2420">2420</th><td></td></tr>
<tr><th id="2421">2421</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveRangeEdit.h.html#llvm::LiveRangeEdit" title='llvm::LiveRangeEdit' data-ref="llvm::LiveRangeEdit">LiveRangeEdit</a> <dfn class="local col9 decl" id="429LREdit" title='LREdit' data-type='llvm::LiveRangeEdit' data-ref="429LREdit">LREdit</dfn><a class="ref" href="../../include/llvm/CodeGen/LiveRangeEdit.h.html#_ZN4llvm13LiveRangeEditC1EPNS_12LiveIntervalERNS_15SmallVectorImplIjEERNS_15MachineFunctionERNS_13LiveIntervalsEPNS_10VirtRegMapEPNS0_8DelegateEPNS_1114693405" title='llvm::LiveRangeEdit::LiveRangeEdit' data-ref="_ZN4llvm13LiveRangeEditC1EPNS_12LiveIntervalERNS_15SmallVectorImplIjEERNS_15MachineFunctionERNS_13LiveIntervalsEPNS_10VirtRegMapEPNS0_8DelegateEPNS_1114693405">(</a>&amp;<a class="local col6 ref" href="#396VirtReg" title='VirtReg' data-ref="396VirtReg">VirtReg</a>, <a class="local col8 ref" href="#398NewVRegs" title='NewVRegs' data-ref="398NewVRegs">NewVRegs</a>, *<a class="tu member" href="#(anonymousnamespace)::RAGreedy::MF" title='(anonymous namespace)::RAGreedy::MF' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::MF">MF</a>, *<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::LIS" title='llvm::RegAllocBase::LIS' data-ref="llvm::RegAllocBase::LIS">LIS</a>, <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::VRM" title='llvm::RegAllocBase::VRM' data-ref="llvm::RegAllocBase::VRM">VRM</a>, <b>this</b>, &amp;<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::DeadRemats" title='llvm::RegAllocBase::DeadRemats' data-ref="llvm::RegAllocBase::DeadRemats">DeadRemats</a>);</td></tr>
<tr><th id="2422">2422</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SE" title='(anonymous namespace)::RAGreedy::SE' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SE">SE</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZN4llvm11SplitEditor5resetERNS_13LiveRangeEditENS0_19ComplementSpillModeE" title='llvm::SplitEditor::reset' data-ref="_ZN4llvm11SplitEditor5resetERNS_13LiveRangeEditENS0_19ComplementSpillModeE">reset</a>(<span class='refarg'><a class="local col9 ref" href="#429LREdit" title='LREdit' data-ref="429LREdit">LREdit</a></span>);</td></tr>
<tr><th id="2423">2423</th><td></td></tr>
<tr><th id="2424">2424</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SE" title='(anonymous namespace)::RAGreedy::SE' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SE">SE</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZN4llvm11SplitEditor8openIntvEv" title='llvm::SplitEditor::openIntv' data-ref="_ZN4llvm11SplitEditor8openIntvEv">openIntv</a>();</td></tr>
<tr><th id="2425">2425</th><td>  <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col0 decl" id="430SegStart" title='SegStart' data-type='llvm::SlotIndex' data-ref="430SegStart">SegStart</dfn> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SE" title='(anonymous namespace)::RAGreedy::SE' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SE">SE</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZN4llvm11SplitEditor15enterIntvBeforeENS_9SlotIndexE" title='llvm::SplitEditor::enterIntvBefore' data-ref="_ZN4llvm11SplitEditor15enterIntvBeforeENS_9SlotIndexE">enterIntvBefore</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#400Uses" title='Uses' data-ref="400Uses">Uses</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col0 ref" href="#410BestBefore" title='BestBefore' data-ref="410BestBefore">BestBefore</a>]</a>);</td></tr>
<tr><th id="2426">2426</th><td>  <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col1 decl" id="431SegStop" title='SegStop' data-type='llvm::SlotIndex' data-ref="431SegStop">SegStop</dfn>  = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SE" title='(anonymous namespace)::RAGreedy::SE' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SE">SE</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZN4llvm11SplitEditor14leaveIntvAfterENS_9SlotIndexE" title='llvm::SplitEditor::leaveIntvAfter' data-ref="_ZN4llvm11SplitEditor14leaveIntvAfterENS_9SlotIndexE">leaveIntvAfter</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#400Uses" title='Uses' data-ref="400Uses">Uses</a><a class="ref" href="../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col1 ref" href="#411BestAfter" title='BestAfter' data-ref="411BestAfter">BestAfter</a>]</a>);</td></tr>
<tr><th id="2427">2427</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SE" title='(anonymous namespace)::RAGreedy::SE' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SE">SE</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZN4llvm11SplitEditor7useIntvENS_9SlotIndexES1_" title='llvm::SplitEditor::useIntv' data-ref="_ZN4llvm11SplitEditor7useIntvENS_9SlotIndexES1_">useIntv</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#430SegStart" title='SegStart' data-ref="430SegStart">SegStart</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col1 ref" href="#431SegStop" title='SegStop' data-ref="431SegStop">SegStop</a>);</td></tr>
<tr><th id="2428">2428</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="432IntvMap" title='IntvMap' data-type='SmallVector&lt;unsigned int, 8&gt;' data-ref="432IntvMap">IntvMap</dfn>;</td></tr>
<tr><th id="2429">2429</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SE" title='(anonymous namespace)::RAGreedy::SE' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SE">SE</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZN4llvm11SplitEditor6finishEPNS_15SmallVectorImplIjEE" title='llvm::SplitEditor::finish' data-ref="_ZN4llvm11SplitEditor6finishEPNS_15SmallVectorImplIjEE">finish</a>(&amp;<a class="local col2 ref" href="#432IntvMap" title='IntvMap' data-ref="432IntvMap">IntvMap</a>);</td></tr>
<tr><th id="2430">2430</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::DebugVars" title='(anonymous namespace)::RAGreedy::DebugVars' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::DebugVars">DebugVars</a>-&gt;<a class="ref" href="LiveDebugVariables.h.html#_ZN4llvm18LiveDebugVariables13splitRegisterEjNS_8ArrayRefIjEERNS_13LiveIntervalsE" title='llvm::LiveDebugVariables::splitRegister' data-ref="_ZN4llvm18LiveDebugVariables13splitRegisterEjNS_8ArrayRefIjEERNS_13LiveIntervalsE">splitRegister</a>(<a class="local col6 ref" href="#396VirtReg" title='VirtReg' data-ref="396VirtReg">VirtReg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>, <a class="local col9 ref" href="#429LREdit" title='LREdit' data-ref="429LREdit">LREdit</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveRangeEdit.h.html#_ZNK4llvm13LiveRangeEdit4regsEv" title='llvm::LiveRangeEdit::regs' data-ref="_ZNK4llvm13LiveRangeEdit4regsEv">regs</a>(), <span class='refarg'>*<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::LIS" title='llvm::RegAllocBase::LIS' data-ref="llvm::RegAllocBase::LIS">LIS</a></span>);</td></tr>
<tr><th id="2431">2431</th><td></td></tr>
<tr><th id="2432">2432</th><td>  <i>// If the new range has the same number of instructions as before, mark it as</i></td></tr>
<tr><th id="2433">2433</th><td><i>  // RS_Split2 so the next split will be forced to make progress. Otherwise,</i></td></tr>
<tr><th id="2434">2434</th><td><i>  // leave the new intervals as RS_New so they can compete.</i></td></tr>
<tr><th id="2435">2435</th><td>  <em>bool</em> <dfn class="local col3 decl" id="433LiveBefore" title='LiveBefore' data-type='bool' data-ref="433LiveBefore">LiveBefore</dfn> = <a class="local col0 ref" href="#410BestBefore" title='BestBefore' data-ref="410BestBefore">BestBefore</a> != <var>0</var> || <a class="local col9 ref" href="#399BI" title='BI' data-ref="399BI">BI</a>.<a class="ref" href="SplitKit.h.html#llvm::SplitAnalysis::BlockInfo::LiveIn" title='llvm::SplitAnalysis::BlockInfo::LiveIn' data-ref="llvm::SplitAnalysis::BlockInfo::LiveIn">LiveIn</a>;</td></tr>
<tr><th id="2436">2436</th><td>  <em>bool</em> <dfn class="local col4 decl" id="434LiveAfter" title='LiveAfter' data-type='bool' data-ref="434LiveAfter">LiveAfter</dfn> = <a class="local col1 ref" href="#411BestAfter" title='BestAfter' data-ref="411BestAfter">BestAfter</a> != <a class="local col1 ref" href="#401NumGaps" title='NumGaps' data-ref="401NumGaps">NumGaps</a> || <a class="local col9 ref" href="#399BI" title='BI' data-ref="399BI">BI</a>.<a class="ref" href="SplitKit.h.html#llvm::SplitAnalysis::BlockInfo::LiveOut" title='llvm::SplitAnalysis::BlockInfo::LiveOut' data-ref="llvm::SplitAnalysis::BlockInfo::LiveOut">LiveOut</a>;</td></tr>
<tr><th id="2437">2437</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="435NewGaps" title='NewGaps' data-type='unsigned int' data-ref="435NewGaps">NewGaps</dfn> = <a class="local col3 ref" href="#433LiveBefore" title='LiveBefore' data-ref="433LiveBefore">LiveBefore</a> + <a class="local col1 ref" href="#411BestAfter" title='BestAfter' data-ref="411BestAfter">BestAfter</a> - <a class="local col0 ref" href="#410BestBefore" title='BestBefore' data-ref="410BestBefore">BestBefore</a> + <a class="local col4 ref" href="#434LiveAfter" title='LiveAfter' data-ref="434LiveAfter">LiveAfter</a>;</td></tr>
<tr><th id="2438">2438</th><td>  <b>if</b> (<a class="local col5 ref" href="#435NewGaps" title='NewGaps' data-ref="435NewGaps">NewGaps</a> &gt;= <a class="local col1 ref" href="#401NumGaps" title='NumGaps' data-ref="401NumGaps">NumGaps</a>) {</td></tr>
<tr><th id="2439">2439</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Tagging non-progress ranges: &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Tagging non-progress ranges: "</q>);</td></tr>
<tr><th id="2440">2440</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!ProgressRequired &amp;&amp; &quot;Didn&apos;t make progress when it was required.&quot;) ? void (0) : __assert_fail (&quot;!ProgressRequired &amp;&amp; \&quot;Didn&apos;t make progress when it was required.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocGreedy.cpp&quot;, 2440, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col9 ref" href="#409ProgressRequired" title='ProgressRequired' data-ref="409ProgressRequired">ProgressRequired</a> &amp;&amp; <q>"Didn't make progress when it was required."</q>);</td></tr>
<tr><th id="2441">2441</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="436i" title='i' data-type='unsigned int' data-ref="436i">i</dfn> = <var>0</var>, <dfn class="local col7 decl" id="437e" title='e' data-type='unsigned int' data-ref="437e">e</dfn> = <a class="local col2 ref" href="#432IntvMap" title='IntvMap' data-ref="432IntvMap">IntvMap</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col6 ref" href="#436i" title='i' data-ref="436i">i</a> != <a class="local col7 ref" href="#437e" title='e' data-ref="437e">e</a>; ++<a class="local col6 ref" href="#436i" title='i' data-ref="436i">i</a>)</td></tr>
<tr><th id="2442">2442</th><td>      <b>if</b> (<a class="local col2 ref" href="#432IntvMap" title='IntvMap' data-ref="432IntvMap">IntvMap</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#436i" title='i' data-ref="436i">i</a>]</a> == <var>1</var>) {</td></tr>
<tr><th id="2443">2443</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy8setStageERKN4llvm12LiveIntervalENS0_14LiveRangeStageE" title='(anonymous namespace)::RAGreedy::setStage' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy8setStageERKN4llvm12LiveIntervalENS0_14LiveRangeStageE">setStage</a>(<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::LIS" title='llvm::RegAllocBase::LIS' data-ref="llvm::RegAllocBase::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col9 ref" href="#429LREdit" title='LREdit' data-ref="429LREdit">LREdit</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveRangeEdit.h.html#_ZNK4llvm13LiveRangeEdit3getEj" title='llvm::LiveRangeEdit::get' data-ref="_ZNK4llvm13LiveRangeEdit3getEj">get</a>(<a class="local col6 ref" href="#436i" title='i' data-ref="436i">i</a>)), <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Split2" title='(anonymous namespace)::RAGreedy::LiveRangeStage::RS_Split2' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Split2">RS_Split2</a>);</td></tr>
<tr><th id="2444">2444</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; printReg(LREdit.get(i)); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col9 ref" href="#429LREdit" title='LREdit' data-ref="429LREdit">LREdit</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveRangeEdit.h.html#_ZNK4llvm13LiveRangeEdit3getEj" title='llvm::LiveRangeEdit::get' data-ref="_ZNK4llvm13LiveRangeEdit3getEj">get</a>(<a class="local col6 ref" href="#436i" title='i' data-ref="436i">i</a>)));</td></tr>
<tr><th id="2445">2445</th><td>      }</td></tr>
<tr><th id="2446">2446</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="2447">2447</th><td>  }</td></tr>
<tr><th id="2448">2448</th><td>  <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#85" title='NumLocalSplits' data-ref="NumLocalSplits">NumLocalSplits</a>;</td></tr>
<tr><th id="2449">2449</th><td></td></tr>
<tr><th id="2450">2450</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="2451">2451</th><td>}</td></tr>
<tr><th id="2452">2452</th><td></td></tr>
<tr><th id="2453">2453</th><td><i  data-doc="_ZN12_GLOBAL__N_18RAGreedy8trySplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERKNS1_8SmallSetIjLj16ESt4lessIjEEE">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="2454">2454</th><td><i  data-doc="_ZN12_GLOBAL__N_18RAGreedy8trySplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERKNS1_8SmallSetIjLj16ESt4lessIjEEE">//                          Live Range Splitting</i></td></tr>
<tr><th id="2455">2455</th><td><i  data-doc="_ZN12_GLOBAL__N_18RAGreedy8trySplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERKNS1_8SmallSetIjLj16ESt4lessIjEEE">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="2456">2456</th><td><i  data-doc="_ZN12_GLOBAL__N_18RAGreedy8trySplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERKNS1_8SmallSetIjLj16ESt4lessIjEEE"></i></td></tr>
<tr><th id="2457">2457</th><td><i  data-doc="_ZN12_GLOBAL__N_18RAGreedy8trySplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERKNS1_8SmallSetIjLj16ESt4lessIjEEE">/// trySplit - Try to split VirtReg or one of its interferences, making it</i></td></tr>
<tr><th id="2458">2458</th><td><i  data-doc="_ZN12_GLOBAL__N_18RAGreedy8trySplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERKNS1_8SmallSetIjLj16ESt4lessIjEEE">/// assignable.</i></td></tr>
<tr><th id="2459">2459</th><td><i  data-doc="_ZN12_GLOBAL__N_18RAGreedy8trySplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERKNS1_8SmallSetIjLj16ESt4lessIjEEE">/// @return Physreg when VirtReg may be assigned and/or new NewVRegs.</i></td></tr>
<tr><th id="2460">2460</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy8trySplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERKNS1_8SmallSetIjLj16ESt4lessIjEEE" title='(anonymous namespace)::RAGreedy::trySplit' data-type='unsigned int (anonymous namespace)::RAGreedy::trySplit(llvm::LiveInterval &amp; VirtReg, llvm::AllocationOrder &amp; Order, SmallVectorImpl&lt;unsigned int&gt; &amp; NewVRegs, const SmallVirtRegSet &amp; FixedRegisters)' data-ref="_ZN12_GLOBAL__N_18RAGreedy8trySplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERKNS1_8SmallSetIjLj16ESt4lessIjEEE">trySplit</dfn>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col8 decl" id="438VirtReg" title='VirtReg' data-type='llvm::LiveInterval &amp;' data-ref="438VirtReg">VirtReg</dfn>, <a class="type" href="AllocationOrder.h.html#llvm::AllocationOrder" title='llvm::AllocationOrder' data-ref="llvm::AllocationOrder">AllocationOrder</a> &amp;<dfn class="local col9 decl" id="439Order" title='Order' data-type='llvm::AllocationOrder &amp;' data-ref="439Order">Order</dfn>,</td></tr>
<tr><th id="2461">2461</th><td>                            <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt;&amp;<dfn class="local col0 decl" id="440NewVRegs" title='NewVRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="440NewVRegs">NewVRegs</dfn>,</td></tr>
<tr><th id="2462">2462</th><td>                            <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::RAGreedy::SmallVirtRegSet" title='(anonymous namespace)::RAGreedy::SmallVirtRegSet' data-type='SmallSet&lt;unsigned int, 16&gt;' data-ref="(anonymousnamespace)::RAGreedy::SmallVirtRegSet">SmallVirtRegSet</a> &amp;<dfn class="local col1 decl" id="441FixedRegisters" title='FixedRegisters' data-type='const SmallVirtRegSet &amp;' data-ref="441FixedRegisters">FixedRegisters</dfn>) {</td></tr>
<tr><th id="2463">2463</th><td>  <i>// Ranges must be Split2 or less.</i></td></tr>
<tr><th id="2464">2464</th><td>  <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_18RAGreedy8getStageERKN4llvm12LiveIntervalE" title='(anonymous namespace)::RAGreedy::getStage' data-use='c' data-ref="_ZNK12_GLOBAL__N_18RAGreedy8getStageERKN4llvm12LiveIntervalE">getStage</a>(<a class="local col8 ref" href="#438VirtReg" title='VirtReg' data-ref="438VirtReg">VirtReg</a>) &gt;= <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Spill" title='(anonymous namespace)::RAGreedy::LiveRangeStage::RS_Spill' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Spill">RS_Spill</a>)</td></tr>
<tr><th id="2465">2465</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="2466">2466</th><td></td></tr>
<tr><th id="2467">2467</th><td>  <i>// Local intervals are handled separately.</i></td></tr>
<tr><th id="2468">2468</th><td>  <b>if</b> (<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::LIS" title='llvm::RegAllocBase::LIS' data-ref="llvm::RegAllocBase::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals18intervalIsInOneMBBERKNS_12LiveIntervalE" title='llvm::LiveIntervals::intervalIsInOneMBB' data-ref="_ZNK4llvm13LiveIntervals18intervalIsInOneMBBERKNS_12LiveIntervalE">intervalIsInOneMBB</a>(<a class="local col8 ref" href="#438VirtReg" title='VirtReg' data-ref="438VirtReg">VirtReg</a>)) {</td></tr>
<tr><th id="2469">2469</th><td>    <a class="type" href="../../include/llvm/Support/Timer.h.html#llvm::NamedRegionTimer" title='llvm::NamedRegionTimer' data-ref="llvm::NamedRegionTimer">NamedRegionTimer</a> <dfn class="local col2 decl" id="442T" title='T' data-type='llvm::NamedRegionTimer' data-ref="442T">T</dfn><a class="ref" href="../../include/llvm/Support/Timer.h.html#_ZN4llvm16NamedRegionTimerC1ENS_9StringRefES1_S1_S1_b" title='llvm::NamedRegionTimer::NamedRegionTimer' data-ref="_ZN4llvm16NamedRegionTimerC1ENS_9StringRefES1_S1_S1_b">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"local_split"</q>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Local Splitting"</q>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::TimerGroupName" title='llvm::RegAllocBase::TimerGroupName' data-ref="llvm::RegAllocBase::TimerGroupName">TimerGroupName</a>,</td></tr>
<tr><th id="2470">2470</th><td>                       <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::TimerGroupDescription" title='llvm::RegAllocBase::TimerGroupDescription' data-ref="llvm::RegAllocBase::TimerGroupDescription">TimerGroupDescription</a>, <a class="ref" href="../../include/llvm/Pass.h.html#llvm::TimePassesIsEnabled" title='llvm::TimePassesIsEnabled' data-ref="llvm::TimePassesIsEnabled">TimePassesIsEnabled</a>);</td></tr>
<tr><th id="2471">2471</th><td>    <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SA" title='(anonymous namespace)::RAGreedy::SA' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SA">SA</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZN4llvm13SplitAnalysis7analyzeEPKNS_12LiveIntervalE" title='llvm::SplitAnalysis::analyze' data-ref="_ZN4llvm13SplitAnalysis7analyzeEPKNS_12LiveIntervalE">analyze</a>(&amp;<a class="local col8 ref" href="#438VirtReg" title='VirtReg' data-ref="438VirtReg">VirtReg</a>);</td></tr>
<tr><th id="2472">2472</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="443PhysReg" title='PhysReg' data-type='unsigned int' data-ref="443PhysReg">PhysReg</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy13tryLocalSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEE" title='(anonymous namespace)::RAGreedy::tryLocalSplit' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy13tryLocalSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEE">tryLocalSplit</a>(<span class='refarg'><a class="local col8 ref" href="#438VirtReg" title='VirtReg' data-ref="438VirtReg">VirtReg</a></span>, <span class='refarg'><a class="local col9 ref" href="#439Order" title='Order' data-ref="439Order">Order</a></span>, <span class='refarg'><a class="local col0 ref" href="#440NewVRegs" title='NewVRegs' data-ref="440NewVRegs">NewVRegs</a></span>);</td></tr>
<tr><th id="2473">2473</th><td>    <b>if</b> (<a class="local col3 ref" href="#443PhysReg" title='PhysReg' data-ref="443PhysReg">PhysReg</a> || !<a class="local col0 ref" href="#440NewVRegs" title='NewVRegs' data-ref="440NewVRegs">NewVRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="2474">2474</th><td>      <b>return</b> <a class="local col3 ref" href="#443PhysReg" title='PhysReg' data-ref="443PhysReg">PhysReg</a>;</td></tr>
<tr><th id="2475">2475</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy19tryInstructionSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEE" title='(anonymous namespace)::RAGreedy::tryInstructionSplit' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy19tryInstructionSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEE">tryInstructionSplit</a>(<span class='refarg'><a class="local col8 ref" href="#438VirtReg" title='VirtReg' data-ref="438VirtReg">VirtReg</a></span>, <span class='refarg'><a class="local col9 ref" href="#439Order" title='Order' data-ref="439Order">Order</a></span>, <span class='refarg'><a class="local col0 ref" href="#440NewVRegs" title='NewVRegs' data-ref="440NewVRegs">NewVRegs</a></span>);</td></tr>
<tr><th id="2476">2476</th><td>  }</td></tr>
<tr><th id="2477">2477</th><td></td></tr>
<tr><th id="2478">2478</th><td>  <a class="type" href="../../include/llvm/Support/Timer.h.html#llvm::NamedRegionTimer" title='llvm::NamedRegionTimer' data-ref="llvm::NamedRegionTimer">NamedRegionTimer</a> <dfn class="local col4 decl" id="444T" title='T' data-type='llvm::NamedRegionTimer' data-ref="444T">T</dfn><a class="ref" href="../../include/llvm/Support/Timer.h.html#_ZN4llvm16NamedRegionTimerC1ENS_9StringRefES1_S1_S1_b" title='llvm::NamedRegionTimer::NamedRegionTimer' data-ref="_ZN4llvm16NamedRegionTimerC1ENS_9StringRefES1_S1_S1_b">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"global_split"</q>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Global Splitting"</q>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::TimerGroupName" title='llvm::RegAllocBase::TimerGroupName' data-ref="llvm::RegAllocBase::TimerGroupName">TimerGroupName</a>,</td></tr>
<tr><th id="2479">2479</th><td>                     <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::TimerGroupDescription" title='llvm::RegAllocBase::TimerGroupDescription' data-ref="llvm::RegAllocBase::TimerGroupDescription">TimerGroupDescription</a>, <a class="ref" href="../../include/llvm/Pass.h.html#llvm::TimePassesIsEnabled" title='llvm::TimePassesIsEnabled' data-ref="llvm::TimePassesIsEnabled">TimePassesIsEnabled</a>);</td></tr>
<tr><th id="2480">2480</th><td></td></tr>
<tr><th id="2481">2481</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SA" title='(anonymous namespace)::RAGreedy::SA' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SA">SA</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZN4llvm13SplitAnalysis7analyzeEPKNS_12LiveIntervalE" title='llvm::SplitAnalysis::analyze' data-ref="_ZN4llvm13SplitAnalysis7analyzeEPKNS_12LiveIntervalE">analyze</a>(&amp;<a class="local col8 ref" href="#438VirtReg" title='VirtReg' data-ref="438VirtReg">VirtReg</a>);</td></tr>
<tr><th id="2482">2482</th><td></td></tr>
<tr><th id="2483">2483</th><td>  <i>// FIXME: SplitAnalysis may repair broken live ranges coming from the</i></td></tr>
<tr><th id="2484">2484</th><td><i>  // coalescer. That may cause the range to become allocatable which means that</i></td></tr>
<tr><th id="2485">2485</th><td><i>  // tryRegionSplit won't be making progress. This check should be replaced with</i></td></tr>
<tr><th id="2486">2486</th><td><i>  // an assertion when the coalescer is fixed.</i></td></tr>
<tr><th id="2487">2487</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RAGreedy::SA" title='(anonymous namespace)::RAGreedy::SA' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SA">SA</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZNK4llvm13SplitAnalysis14didRepairRangeEv" title='llvm::SplitAnalysis::didRepairRange' data-ref="_ZNK4llvm13SplitAnalysis14didRepairRangeEv">didRepairRange</a>()) {</td></tr>
<tr><th id="2488">2488</th><td>    <i>// VirtReg has changed, so all cached queries are invalid.</i></td></tr>
<tr><th id="2489">2489</th><td>    <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::Matrix" title='llvm::RegAllocBase::Matrix' data-ref="llvm::RegAllocBase::Matrix">Matrix</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZN4llvm13LiveRegMatrix18invalidateVirtRegsEv" title='llvm::LiveRegMatrix::invalidateVirtRegs' data-ref="_ZN4llvm13LiveRegMatrix18invalidateVirtRegsEv">invalidateVirtRegs</a>();</td></tr>
<tr><th id="2490">2490</th><td>    <b>if</b> (<em>unsigned</em> <dfn class="local col5 decl" id="445PhysReg" title='PhysReg' data-type='unsigned int' data-ref="445PhysReg"><a class="local col5 ref" href="#445PhysReg" title='PhysReg' data-ref="445PhysReg">PhysReg</a></dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy9tryAssignERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERKNS1_8SmallSetIjLj16ESt4lessIjEEE" title='(anonymous namespace)::RAGreedy::tryAssign' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy9tryAssignERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERKNS1_8SmallSetIjLj16ESt4lessIjEEE">tryAssign</a>(<span class='refarg'><a class="local col8 ref" href="#438VirtReg" title='VirtReg' data-ref="438VirtReg">VirtReg</a></span>, <span class='refarg'><a class="local col9 ref" href="#439Order" title='Order' data-ref="439Order">Order</a></span>, <span class='refarg'><a class="local col0 ref" href="#440NewVRegs" title='NewVRegs' data-ref="440NewVRegs">NewVRegs</a></span>, <a class="local col1 ref" href="#441FixedRegisters" title='FixedRegisters' data-ref="441FixedRegisters">FixedRegisters</a>))</td></tr>
<tr><th id="2491">2491</th><td>      <b>return</b> <a class="local col5 ref" href="#445PhysReg" title='PhysReg' data-ref="445PhysReg">PhysReg</a>;</td></tr>
<tr><th id="2492">2492</th><td>  }</td></tr>
<tr><th id="2493">2493</th><td></td></tr>
<tr><th id="2494">2494</th><td>  <i>// First try to split around a region spanning multiple blocks. RS_Split2</i></td></tr>
<tr><th id="2495">2495</th><td><i>  // ranges already made dubious progress with region splitting, so they go</i></td></tr>
<tr><th id="2496">2496</th><td><i>  // straight to single block splitting.</i></td></tr>
<tr><th id="2497">2497</th><td>  <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_18RAGreedy8getStageERKN4llvm12LiveIntervalE" title='(anonymous namespace)::RAGreedy::getStage' data-use='c' data-ref="_ZNK12_GLOBAL__N_18RAGreedy8getStageERKN4llvm12LiveIntervalE">getStage</a>(<a class="local col8 ref" href="#438VirtReg" title='VirtReg' data-ref="438VirtReg">VirtReg</a>) &lt; <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Split2" title='(anonymous namespace)::RAGreedy::LiveRangeStage::RS_Split2' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Split2">RS_Split2</a>) {</td></tr>
<tr><th id="2498">2498</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="446PhysReg" title='PhysReg' data-type='unsigned int' data-ref="446PhysReg">PhysReg</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy14tryRegionSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEE" title='(anonymous namespace)::RAGreedy::tryRegionSplit' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy14tryRegionSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEE">tryRegionSplit</a>(<span class='refarg'><a class="local col8 ref" href="#438VirtReg" title='VirtReg' data-ref="438VirtReg">VirtReg</a></span>, <span class='refarg'><a class="local col9 ref" href="#439Order" title='Order' data-ref="439Order">Order</a></span>, <span class='refarg'><a class="local col0 ref" href="#440NewVRegs" title='NewVRegs' data-ref="440NewVRegs">NewVRegs</a></span>);</td></tr>
<tr><th id="2499">2499</th><td>    <b>if</b> (<a class="local col6 ref" href="#446PhysReg" title='PhysReg' data-ref="446PhysReg">PhysReg</a> || !<a class="local col0 ref" href="#440NewVRegs" title='NewVRegs' data-ref="440NewVRegs">NewVRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="2500">2500</th><td>      <b>return</b> <a class="local col6 ref" href="#446PhysReg" title='PhysReg' data-ref="446PhysReg">PhysReg</a>;</td></tr>
<tr><th id="2501">2501</th><td>  }</td></tr>
<tr><th id="2502">2502</th><td></td></tr>
<tr><th id="2503">2503</th><td>  <i>// Then isolate blocks.</i></td></tr>
<tr><th id="2504">2504</th><td>  <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy13tryBlockSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEE" title='(anonymous namespace)::RAGreedy::tryBlockSplit' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy13tryBlockSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEE">tryBlockSplit</a>(<span class='refarg'><a class="local col8 ref" href="#438VirtReg" title='VirtReg' data-ref="438VirtReg">VirtReg</a></span>, <span class='refarg'><a class="local col9 ref" href="#439Order" title='Order' data-ref="439Order">Order</a></span>, <span class='refarg'><a class="local col0 ref" href="#440NewVRegs" title='NewVRegs' data-ref="440NewVRegs">NewVRegs</a></span>);</td></tr>
<tr><th id="2505">2505</th><td>}</td></tr>
<tr><th id="2506">2506</th><td></td></tr>
<tr><th id="2507">2507</th><td><i  data-doc="_ZL10hasTiedDefPN4llvm19MachineRegisterInfoEj">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="2508">2508</th><td><i  data-doc="_ZL10hasTiedDefPN4llvm19MachineRegisterInfoEj">//                          Last Chance Recoloring</i></td></tr>
<tr><th id="2509">2509</th><td><i  data-doc="_ZL10hasTiedDefPN4llvm19MachineRegisterInfoEj">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="2510">2510</th><td><i  data-doc="_ZL10hasTiedDefPN4llvm19MachineRegisterInfoEj"></i></td></tr>
<tr><th id="2511">2511</th><td><i  data-doc="_ZL10hasTiedDefPN4llvm19MachineRegisterInfoEj">/// Return true if \p reg has any tied def operand.</i></td></tr>
<tr><th id="2512">2512</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL10hasTiedDefPN4llvm19MachineRegisterInfoEj" title='hasTiedDef' data-type='bool hasTiedDef(llvm::MachineRegisterInfo * MRI, unsigned int reg)' data-ref="_ZL10hasTiedDefPN4llvm19MachineRegisterInfoEj">hasTiedDef</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col7 decl" id="447MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="447MRI">MRI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="448reg" title='reg' data-type='unsigned int' data-ref="448reg">reg</dfn>) {</td></tr>
<tr><th id="2513">2513</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="449MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="449MO">MO</dfn> : <a class="local col7 ref" href="#447MRI" title='MRI' data-ref="447MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo12def_operandsEj" title='llvm::MachineRegisterInfo::def_operands' data-ref="_ZNK4llvm19MachineRegisterInfo12def_operandsEj">def_operands</a>(<a class="local col8 ref" href="#448reg" title='reg' data-ref="448reg">reg</a>))</td></tr>
<tr><th id="2514">2514</th><td>    <b>if</b> (<a class="local col9 ref" href="#449MO" title='MO' data-ref="449MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isTiedEv" title='llvm::MachineOperand::isTied' data-ref="_ZNK4llvm14MachineOperand6isTiedEv">isTied</a>())</td></tr>
<tr><th id="2515">2515</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2516">2516</th><td></td></tr>
<tr><th id="2517">2517</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2518">2518</th><td>}</td></tr>
<tr><th id="2519">2519</th><td></td></tr>
<tr><th id="2520">2520</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26mayRecolorAllInterferencesEjRN4llvm12LiveIntervalERNS1_11SmallPtrSetIPS2_Lj4EEERKNS1_8SmallSetIjLj16ESt4lessIjEEE">/// mayRecolorAllInterferences - Check if the virtual registers that</i></td></tr>
<tr><th id="2521">2521</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26mayRecolorAllInterferencesEjRN4llvm12LiveIntervalERNS1_11SmallPtrSetIPS2_Lj4EEERKNS1_8SmallSetIjLj16ESt4lessIjEEE">/// interfere with<span class="command"> \p</span> <span class="arg">VirtReg</span> on<span class="command"> \p</span> <span class="arg">PhysReg</span> (or one of its aliases) may be</i></td></tr>
<tr><th id="2522">2522</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26mayRecolorAllInterferencesEjRN4llvm12LiveIntervalERNS1_11SmallPtrSetIPS2_Lj4EEERKNS1_8SmallSetIjLj16ESt4lessIjEEE">/// recolored to free<span class="command"> \p</span> <span class="arg">PhysReg.</span></i></td></tr>
<tr><th id="2523">2523</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26mayRecolorAllInterferencesEjRN4llvm12LiveIntervalERNS1_11SmallPtrSetIPS2_Lj4EEERKNS1_8SmallSetIjLj16ESt4lessIjEEE">/// When true is returned,<span class="command"> \p</span> <span class="arg">RecoloringCandidates</span> has been augmented with all</i></td></tr>
<tr><th id="2524">2524</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26mayRecolorAllInterferencesEjRN4llvm12LiveIntervalERNS1_11SmallPtrSetIPS2_Lj4EEERKNS1_8SmallSetIjLj16ESt4lessIjEEE">/// the live intervals that need to be recolored in order to free<span class="command"> \p</span> <span class="arg">PhysReg</span></i></td></tr>
<tr><th id="2525">2525</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26mayRecolorAllInterferencesEjRN4llvm12LiveIntervalERNS1_11SmallPtrSetIPS2_Lj4EEERKNS1_8SmallSetIjLj16ESt4lessIjEEE">/// for<span class="command"> \p</span> <span class="arg">VirtReg.</span></i></td></tr>
<tr><th id="2526">2526</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26mayRecolorAllInterferencesEjRN4llvm12LiveIntervalERNS1_11SmallPtrSetIPS2_Lj4EEERKNS1_8SmallSetIjLj16ESt4lessIjEEE">///<span class="command"> \p</span> <span class="arg">FixedRegisters</span> contains all the virtual registers that cannot be</i></td></tr>
<tr><th id="2527">2527</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy26mayRecolorAllInterferencesEjRN4llvm12LiveIntervalERNS1_11SmallPtrSetIPS2_Lj4EEERKNS1_8SmallSetIjLj16ESt4lessIjEEE">/// recolored.</i></td></tr>
<tr><th id="2528">2528</th><td><em>bool</em></td></tr>
<tr><th id="2529">2529</th><td><a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy26mayRecolorAllInterferencesEjRN4llvm12LiveIntervalERNS1_11SmallPtrSetIPS2_Lj4EEERKNS1_8SmallSetIjLj16ESt4lessIjEEE" title='(anonymous namespace)::RAGreedy::mayRecolorAllInterferences' data-type='bool (anonymous namespace)::RAGreedy::mayRecolorAllInterferences(unsigned int PhysReg, llvm::LiveInterval &amp; VirtReg, SmallLISet &amp; RecoloringCandidates, const SmallVirtRegSet &amp; FixedRegisters)' data-ref="_ZN12_GLOBAL__N_18RAGreedy26mayRecolorAllInterferencesEjRN4llvm12LiveIntervalERNS1_11SmallPtrSetIPS2_Lj4EEERKNS1_8SmallSetIjLj16ESt4lessIjEEE">mayRecolorAllInterferences</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="450PhysReg" title='PhysReg' data-type='unsigned int' data-ref="450PhysReg">PhysReg</dfn>, <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col1 decl" id="451VirtReg" title='VirtReg' data-type='llvm::LiveInterval &amp;' data-ref="451VirtReg">VirtReg</dfn>,</td></tr>
<tr><th id="2530">2530</th><td>                                     <a class="tu typedef" href="#(anonymousnamespace)::RAGreedy::SmallLISet" title='(anonymous namespace)::RAGreedy::SmallLISet' data-type='SmallPtrSet&lt;llvm::LiveInterval *, 4&gt;' data-ref="(anonymousnamespace)::RAGreedy::SmallLISet">SmallLISet</a> &amp;<dfn class="local col2 decl" id="452RecoloringCandidates" title='RecoloringCandidates' data-type='SmallLISet &amp;' data-ref="452RecoloringCandidates">RecoloringCandidates</dfn>,</td></tr>
<tr><th id="2531">2531</th><td>                                     <em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::RAGreedy::SmallVirtRegSet" title='(anonymous namespace)::RAGreedy::SmallVirtRegSet' data-type='SmallSet&lt;unsigned int, 16&gt;' data-ref="(anonymousnamespace)::RAGreedy::SmallVirtRegSet">SmallVirtRegSet</a> &amp;<dfn class="local col3 decl" id="453FixedRegisters" title='FixedRegisters' data-type='const SmallVirtRegSet &amp;' data-ref="453FixedRegisters">FixedRegisters</dfn>) {</td></tr>
<tr><th id="2532">2532</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="454CurRC" title='CurRC' data-type='const llvm::TargetRegisterClass *' data-ref="454CurRC">CurRC</dfn> = <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::MRI" title='llvm::RegAllocBase::MRI' data-ref="llvm::RegAllocBase::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col1 ref" href="#451VirtReg" title='VirtReg' data-ref="451VirtReg">VirtReg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>);</td></tr>
<tr><th id="2533">2533</th><td></td></tr>
<tr><th id="2534">2534</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator">MCRegUnitIterator</a> <dfn class="local col5 decl" id="455Units" title='Units' data-type='llvm::MCRegUnitIterator' data-ref="455Units">Units</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col0 ref" href="#450PhysReg" title='PhysReg' data-ref="450PhysReg">PhysReg</a>, <a class="tu member" href="#(anonymousnamespace)::RAGreedy::TRI" title='(anonymous namespace)::RAGreedy::TRI' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::TRI">TRI</a>); <a class="local col5 ref" href="#455Units" title='Units' data-ref="455Units">Units</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col5 ref" href="#455Units" title='Units' data-ref="455Units">Units</a>) {</td></tr>
<tr><th id="2535">2535</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#llvm::LiveIntervalUnion" title='llvm::LiveIntervalUnion' data-ref="llvm::LiveIntervalUnion">LiveIntervalUnion</a>::<a class="type" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#llvm::LiveIntervalUnion::Query" title='llvm::LiveIntervalUnion::Query' data-ref="llvm::LiveIntervalUnion::Query">Query</a> &amp;<dfn class="local col6 decl" id="456Q" title='Q' data-type='LiveIntervalUnion::Query &amp;' data-ref="456Q">Q</dfn> = <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::Matrix" title='llvm::RegAllocBase::Matrix' data-ref="llvm::RegAllocBase::Matrix">Matrix</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZN4llvm13LiveRegMatrix5queryERKNS_9LiveRangeEj" title='llvm::LiveRegMatrix::query' data-ref="_ZN4llvm13LiveRegMatrix5queryERKNS_9LiveRangeEj">query</a>(<a class="local col1 ref" href="#451VirtReg" title='VirtReg' data-ref="451VirtReg">VirtReg</a>, <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col5 ref" href="#455Units" title='Units' data-ref="455Units">Units</a>);</td></tr>
<tr><th id="2536">2536</th><td>    <i>// If there is LastChanceRecoloringMaxInterference or more interferences,</i></td></tr>
<tr><th id="2537">2537</th><td><i>    // chances are one would not be recolorable.</i></td></tr>
<tr><th id="2538">2538</th><td>    <b>if</b> (<a class="local col6 ref" href="#456Q" title='Q' data-ref="456Q">Q</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#_ZN4llvm17LiveIntervalUnion5Query23collectInterferingVRegsEj" title='llvm::LiveIntervalUnion::Query::collectInterferingVRegs' data-ref="_ZN4llvm17LiveIntervalUnion5Query23collectInterferingVRegsEj">collectInterferingVRegs</a>(<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#LastChanceRecoloringMaxInterference" title='LastChanceRecoloringMaxInterference' data-use='m' data-ref="LastChanceRecoloringMaxInterference">LastChanceRecoloringMaxInterference</a>) &gt;=</td></tr>
<tr><th id="2539">2539</th><td>        <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#LastChanceRecoloringMaxInterference" title='LastChanceRecoloringMaxInterference' data-use='m' data-ref="LastChanceRecoloringMaxInterference">LastChanceRecoloringMaxInterference</a> &amp;&amp; !<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#ExhaustiveSearch" title='ExhaustiveSearch' data-use='m' data-ref="ExhaustiveSearch">ExhaustiveSearch</a>) {</td></tr>
<tr><th id="2540">2540</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Early abort: too many interferences.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Early abort: too many interferences.\n"</q>);</td></tr>
<tr><th id="2541">2541</th><td>      <a class="tu member" href="#(anonymousnamespace)::RAGreedy::CutOffInfo" title='(anonymous namespace)::RAGreedy::CutOffInfo' data-use='w' data-ref="(anonymousnamespace)::RAGreedy::CutOffInfo">CutOffInfo</a> |= <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::CutOffStage::CO_Interf" title='(anonymous namespace)::RAGreedy::CutOffStage::CO_Interf' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::CutOffStage::CO_Interf">CO_Interf</a>;</td></tr>
<tr><th id="2542">2542</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2543">2543</th><td>    }</td></tr>
<tr><th id="2544">2544</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="457i" title='i' data-type='unsigned int' data-ref="457i">i</dfn> = <a class="local col6 ref" href="#456Q" title='Q' data-ref="456Q">Q</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#_ZNK4llvm17LiveIntervalUnion5Query16interferingVRegsEv" title='llvm::LiveIntervalUnion::Query::interferingVRegs' data-ref="_ZNK4llvm17LiveIntervalUnion5Query16interferingVRegsEv">interferingVRegs</a>().<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col7 ref" href="#457i" title='i' data-ref="457i">i</a>; --<a class="local col7 ref" href="#457i" title='i' data-ref="457i">i</a>) {</td></tr>
<tr><th id="2545">2545</th><td>      <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> *<dfn class="local col8 decl" id="458Intf" title='Intf' data-type='llvm::LiveInterval *' data-ref="458Intf">Intf</dfn> = <a class="local col6 ref" href="#456Q" title='Q' data-ref="456Q">Q</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#_ZNK4llvm17LiveIntervalUnion5Query16interferingVRegsEv" title='llvm::LiveIntervalUnion::Query::interferingVRegs' data-ref="_ZNK4llvm17LiveIntervalUnion5Query16interferingVRegsEv">interferingVRegs</a>()<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#457i" title='i' data-ref="457i">i</a> - <var>1</var>]</a>;</td></tr>
<tr><th id="2546">2546</th><td>      <i>// If Intf is done and sit on the same register class as VirtReg,</i></td></tr>
<tr><th id="2547">2547</th><td><i>      // it would not be recolorable as it is in the same state as VirtReg.</i></td></tr>
<tr><th id="2548">2548</th><td><i>      // However, if VirtReg has tied defs and Intf doesn't, then</i></td></tr>
<tr><th id="2549">2549</th><td><i>      // there is still a point in examining if it can be recolorable.</i></td></tr>
<tr><th id="2550">2550</th><td>      <b>if</b> (((<a class="tu member" href="#_ZNK12_GLOBAL__N_18RAGreedy8getStageERKN4llvm12LiveIntervalE" title='(anonymous namespace)::RAGreedy::getStage' data-use='c' data-ref="_ZNK12_GLOBAL__N_18RAGreedy8getStageERKN4llvm12LiveIntervalE">getStage</a>(*<a class="local col8 ref" href="#458Intf" title='Intf' data-ref="458Intf">Intf</a>) == <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Done" title='(anonymous namespace)::RAGreedy::LiveRangeStage::RS_Done' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Done">RS_Done</a> &amp;&amp;</td></tr>
<tr><th id="2551">2551</th><td>            <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::MRI" title='llvm::RegAllocBase::MRI' data-ref="llvm::RegAllocBase::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col8 ref" href="#458Intf" title='Intf' data-ref="458Intf">Intf</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>) == <a class="local col4 ref" href="#454CurRC" title='CurRC' data-ref="454CurRC">CurRC</a>) &amp;&amp;</td></tr>
<tr><th id="2552">2552</th><td>           !(<a class="tu ref" href="#_ZL10hasTiedDefPN4llvm19MachineRegisterInfoEj" title='hasTiedDef' data-use='c' data-ref="_ZL10hasTiedDefPN4llvm19MachineRegisterInfoEj">hasTiedDef</a>(<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::MRI" title='llvm::RegAllocBase::MRI' data-ref="llvm::RegAllocBase::MRI">MRI</a>, <a class="local col1 ref" href="#451VirtReg" title='VirtReg' data-ref="451VirtReg">VirtReg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>) &amp;&amp; !<a class="tu ref" href="#_ZL10hasTiedDefPN4llvm19MachineRegisterInfoEj" title='hasTiedDef' data-use='c' data-ref="_ZL10hasTiedDefPN4llvm19MachineRegisterInfoEj">hasTiedDef</a>(<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::MRI" title='llvm::RegAllocBase::MRI' data-ref="llvm::RegAllocBase::MRI">MRI</a>, <a class="local col8 ref" href="#458Intf" title='Intf' data-ref="458Intf">Intf</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>))) ||</td></tr>
<tr><th id="2553">2553</th><td>          <a class="local col3 ref" href="#453FixedRegisters" title='FixedRegisters' data-ref="453FixedRegisters">FixedRegisters</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5countERKT_" title='llvm::SmallSet::count' data-ref="_ZNK4llvm8SmallSet5countERKT_">count</a>(<a class="local col8 ref" href="#458Intf" title='Intf' data-ref="458Intf">Intf</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>)) {</td></tr>
<tr><th id="2554">2554</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Early abort: the interference is not recolorable.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="2555">2555</th><td>            <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Early abort: the interference is not recolorable.\n"</q>);</td></tr>
<tr><th id="2556">2556</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2557">2557</th><td>      }</td></tr>
<tr><th id="2558">2558</th><td>      <a class="local col2 ref" href="#452RecoloringCandidates" title='RecoloringCandidates' data-ref="452RecoloringCandidates">RecoloringCandidates</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col8 ref" href="#458Intf" title='Intf' data-ref="458Intf">Intf</a>);</td></tr>
<tr><th id="2559">2559</th><td>    }</td></tr>
<tr><th id="2560">2560</th><td>  }</td></tr>
<tr><th id="2561">2561</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2562">2562</th><td>}</td></tr>
<tr><th id="2563">2563</th><td></td></tr>
<tr><th id="2564">2564</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj">/// tryLastChanceRecoloring - Try to assign a color to<span class="command"> \p</span> <span class="arg">VirtReg</span> by recoloring</i></td></tr>
<tr><th id="2565">2565</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj">/// its interferences.</i></td></tr>
<tr><th id="2566">2566</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj">/// Last chance recoloring chooses a color for<span class="command"> \p</span> <span class="arg">VirtReg</span> and recolors every</i></td></tr>
<tr><th id="2567">2567</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj">/// virtual register that was using it. The recoloring process may recursively</i></td></tr>
<tr><th id="2568">2568</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj">/// use the last chance recoloring. Therefore, when a virtual register has been</i></td></tr>
<tr><th id="2569">2569</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj">/// assigned a color by this mechanism, it is marked as Fixed, i.e., it cannot</i></td></tr>
<tr><th id="2570">2570</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj">/// be last-chance-recolored again during this recoloring "session".</i></td></tr>
<tr><th id="2571">2571</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj">/// E.g.,</i></td></tr>
<tr><th id="2572">2572</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj">/// Let</i></td></tr>
<tr><th id="2573">2573</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj">/// vA can use {R1, R2    }</i></td></tr>
<tr><th id="2574">2574</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj">/// vB can use {    R2, R3}</i></td></tr>
<tr><th id="2575">2575</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj">/// vC can use {R1        }</i></td></tr>
<tr><th id="2576">2576</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj">/// Where vA, vB, and vC cannot be split anymore (they are reloads for</i></td></tr>
<tr><th id="2577">2577</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj">/// instance) and they all interfere.</i></td></tr>
<tr><th id="2578">2578</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj">///</i></td></tr>
<tr><th id="2579">2579</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj">/// vA is assigned R1</i></td></tr>
<tr><th id="2580">2580</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj">/// vB is assigned R2</i></td></tr>
<tr><th id="2581">2581</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj">/// vC tries to evict vA but vA is already done.</i></td></tr>
<tr><th id="2582">2582</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj">/// Regular register allocation fails.</i></td></tr>
<tr><th id="2583">2583</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj">///</i></td></tr>
<tr><th id="2584">2584</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj">/// Last chance recoloring kicks in:</i></td></tr>
<tr><th id="2585">2585</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj">/// vC does as if vA was evicted =&gt; vC uses R1.</i></td></tr>
<tr><th id="2586">2586</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj">/// vC is marked as fixed.</i></td></tr>
<tr><th id="2587">2587</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj">/// vA needs to find a color.</i></td></tr>
<tr><th id="2588">2588</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj">/// None are available.</i></td></tr>
<tr><th id="2589">2589</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj">/// vA cannot evict vC: vC is a fixed virtual register now.</i></td></tr>
<tr><th id="2590">2590</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj">/// vA does as if vB was evicted =&gt; vA uses R2.</i></td></tr>
<tr><th id="2591">2591</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj">/// vB needs to find a color.</i></td></tr>
<tr><th id="2592">2592</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj">/// R3 is available.</i></td></tr>
<tr><th id="2593">2593</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj">/// Recoloring =&gt; vC = R1, vA = R2, vB = R3</i></td></tr>
<tr><th id="2594">2594</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj">///</i></td></tr>
<tr><th id="2595">2595</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj">///<span class="command"> \p</span> <span class="arg">Order</span> defines the preferred allocation order for<span class="command"> \p</span> <span class="arg">VirtReg.</span></i></td></tr>
<tr><th id="2596">2596</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj">///<span class="command"> \p</span> <span class="arg">NewRegs</span> will contain any new virtual register that have been created</i></td></tr>
<tr><th id="2597">2597</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj">/// (split, spill) during the process and that must be assigned.</i></td></tr>
<tr><th id="2598">2598</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj">///<span class="command"> \p</span> <span class="arg">FixedRegisters</span> contains all the virtual registers that cannot be</i></td></tr>
<tr><th id="2599">2599</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj">/// recolored.</i></td></tr>
<tr><th id="2600">2600</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj">///<span class="command"> \p</span> <span class="arg">Depth</span> gives the current depth of the last chance recoloring.</i></td></tr>
<tr><th id="2601">2601</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj">/// <span class="command">\return</span> a physical register that can be used for VirtReg or ~0u if none</i></td></tr>
<tr><th id="2602">2602</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj">/// exists.</i></td></tr>
<tr><th id="2603">2603</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj" title='(anonymous namespace)::RAGreedy::tryLastChanceRecoloring' data-type='unsigned int (anonymous namespace)::RAGreedy::tryLastChanceRecoloring(llvm::LiveInterval &amp; VirtReg, llvm::AllocationOrder &amp; Order, SmallVectorImpl&lt;unsigned int&gt; &amp; NewVRegs, SmallVirtRegSet &amp; FixedRegisters, unsigned int Depth)' data-ref="_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj">tryLastChanceRecoloring</dfn>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col9 decl" id="459VirtReg" title='VirtReg' data-type='llvm::LiveInterval &amp;' data-ref="459VirtReg">VirtReg</dfn>,</td></tr>
<tr><th id="2604">2604</th><td>                                           <a class="type" href="AllocationOrder.h.html#llvm::AllocationOrder" title='llvm::AllocationOrder' data-ref="llvm::AllocationOrder">AllocationOrder</a> &amp;<dfn class="local col0 decl" id="460Order" title='Order' data-type='llvm::AllocationOrder &amp;' data-ref="460Order">Order</dfn>,</td></tr>
<tr><th id="2605">2605</th><td>                                           <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col1 decl" id="461NewVRegs" title='NewVRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="461NewVRegs">NewVRegs</dfn>,</td></tr>
<tr><th id="2606">2606</th><td>                                           <a class="tu typedef" href="#(anonymousnamespace)::RAGreedy::SmallVirtRegSet" title='(anonymous namespace)::RAGreedy::SmallVirtRegSet' data-type='SmallSet&lt;unsigned int, 16&gt;' data-ref="(anonymousnamespace)::RAGreedy::SmallVirtRegSet">SmallVirtRegSet</a> &amp;<dfn class="local col2 decl" id="462FixedRegisters" title='FixedRegisters' data-type='SmallVirtRegSet &amp;' data-ref="462FixedRegisters">FixedRegisters</dfn>,</td></tr>
<tr><th id="2607">2607</th><td>                                           <em>unsigned</em> <dfn class="local col3 decl" id="463Depth" title='Depth' data-type='unsigned int' data-ref="463Depth">Depth</dfn>) {</td></tr>
<tr><th id="2608">2608</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Try last chance recoloring for &quot; &lt;&lt; VirtReg &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Try last chance recoloring for "</q> <a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE">&lt;&lt;</a> <a class="local col9 ref" href="#459VirtReg" title='VirtReg' data-ref="459VirtReg">VirtReg</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="2609">2609</th><td>  <i>// Ranges must be Done.</i></td></tr>
<tr><th id="2610">2610</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((getStage(VirtReg) &gt;= RS_Done || !VirtReg.isSpillable()) &amp;&amp; &quot;Last chance recoloring should really be last chance&quot;) ? void (0) : __assert_fail (&quot;(getStage(VirtReg) &gt;= RS_Done || !VirtReg.isSpillable()) &amp;&amp; \&quot;Last chance recoloring should really be last chance\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocGreedy.cpp&quot;, 2611, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="tu member" href="#_ZNK12_GLOBAL__N_18RAGreedy8getStageERKN4llvm12LiveIntervalE" title='(anonymous namespace)::RAGreedy::getStage' data-use='c' data-ref="_ZNK12_GLOBAL__N_18RAGreedy8getStageERKN4llvm12LiveIntervalE">getStage</a>(<a class="local col9 ref" href="#459VirtReg" title='VirtReg' data-ref="459VirtReg">VirtReg</a>) &gt;= <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Done" title='(anonymous namespace)::RAGreedy::LiveRangeStage::RS_Done' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Done">RS_Done</a> || !<a class="local col9 ref" href="#459VirtReg" title='VirtReg' data-ref="459VirtReg">VirtReg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval11isSpillableEv" title='llvm::LiveInterval::isSpillable' data-ref="_ZNK4llvm12LiveInterval11isSpillableEv">isSpillable</a>()) &amp;&amp;</td></tr>
<tr><th id="2611">2611</th><td>         <q>"Last chance recoloring should really be last chance"</q>);</td></tr>
<tr><th id="2612">2612</th><td>  <i>// Set the max depth to LastChanceRecoloringMaxDepth.</i></td></tr>
<tr><th id="2613">2613</th><td><i>  // We may want to reconsider that if we end up with a too large search space</i></td></tr>
<tr><th id="2614">2614</th><td><i>  // for target with hundreds of registers.</i></td></tr>
<tr><th id="2615">2615</th><td><i>  // Indeed, in that case we may want to cut the search space earlier.</i></td></tr>
<tr><th id="2616">2616</th><td>  <b>if</b> (<a class="local col3 ref" href="#463Depth" title='Depth' data-ref="463Depth">Depth</a> &gt;= <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#LastChanceRecoloringMaxDepth" title='LastChanceRecoloringMaxDepth' data-use='m' data-ref="LastChanceRecoloringMaxDepth">LastChanceRecoloringMaxDepth</a> &amp;&amp; !<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#ExhaustiveSearch" title='ExhaustiveSearch' data-use='m' data-ref="ExhaustiveSearch">ExhaustiveSearch</a>) {</td></tr>
<tr><th id="2617">2617</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Abort because max depth has been reached.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Abort because max depth has been reached.\n"</q>);</td></tr>
<tr><th id="2618">2618</th><td>    <a class="tu member" href="#(anonymousnamespace)::RAGreedy::CutOffInfo" title='(anonymous namespace)::RAGreedy::CutOffInfo' data-use='w' data-ref="(anonymousnamespace)::RAGreedy::CutOffInfo">CutOffInfo</a> |= <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::CutOffStage::CO_Depth" title='(anonymous namespace)::RAGreedy::CutOffStage::CO_Depth' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::CutOffStage::CO_Depth">CO_Depth</a>;</td></tr>
<tr><th id="2619">2619</th><td>    <b>return</b> ~<var>0u</var>;</td></tr>
<tr><th id="2620">2620</th><td>  }</td></tr>
<tr><th id="2621">2621</th><td></td></tr>
<tr><th id="2622">2622</th><td>  <i>// Set of Live intervals that will need to be recolored.</i></td></tr>
<tr><th id="2623">2623</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::RAGreedy::SmallLISet" title='(anonymous namespace)::RAGreedy::SmallLISet' data-type='SmallPtrSet&lt;llvm::LiveInterval *, 4&gt;' data-ref="(anonymousnamespace)::RAGreedy::SmallLISet">SmallLISet</a> <a class="ref fake" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm11SmallPtrSetC1Ev" title='llvm::SmallPtrSet::SmallPtrSet&lt;PtrType, SmallSize&gt;' data-ref="_ZN4llvm11SmallPtrSetC1Ev"></a><dfn class="local col4 decl" id="464RecoloringCandidates" title='RecoloringCandidates' data-type='SmallLISet' data-ref="464RecoloringCandidates">RecoloringCandidates</dfn>;</td></tr>
<tr><th id="2624">2624</th><td>  <i>// Record the original mapping virtual register to physical register in case</i></td></tr>
<tr><th id="2625">2625</th><td><i>  // the recoloring fails.</i></td></tr>
<tr><th id="2626">2626</th><td>  <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <a class="ref fake" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1Ej" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm8DenseMapC1Ej"></a><dfn class="local col5 decl" id="465VirtRegToPhysReg" title='VirtRegToPhysReg' data-type='DenseMap&lt;unsigned int, unsigned int&gt;' data-ref="465VirtRegToPhysReg">VirtRegToPhysReg</dfn>;</td></tr>
<tr><th id="2627">2627</th><td>  <i>// Mark VirtReg as fixed, i.e., it will not be recolored pass this point in</i></td></tr>
<tr><th id="2628">2628</th><td><i>  // this recoloring "session".</i></td></tr>
<tr><th id="2629">2629</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!FixedRegisters.count(VirtReg.reg)) ? void (0) : __assert_fail (&quot;!FixedRegisters.count(VirtReg.reg)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocGreedy.cpp&quot;, 2629, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col2 ref" href="#462FixedRegisters" title='FixedRegisters' data-ref="462FixedRegisters">FixedRegisters</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5countERKT_" title='llvm::SmallSet::count' data-ref="_ZNK4llvm8SmallSet5countERKT_">count</a>(<a class="local col9 ref" href="#459VirtReg" title='VirtReg' data-ref="459VirtReg">VirtReg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>));</td></tr>
<tr><th id="2630">2630</th><td>  <a class="local col2 ref" href="#462FixedRegisters" title='FixedRegisters' data-ref="462FixedRegisters">FixedRegisters</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="local col9 ref" href="#459VirtReg" title='VirtReg' data-ref="459VirtReg">VirtReg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>);</td></tr>
<tr><th id="2631">2631</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="466CurrentNewVRegs" title='CurrentNewVRegs' data-type='SmallVector&lt;unsigned int, 4&gt;' data-ref="466CurrentNewVRegs">CurrentNewVRegs</dfn>;</td></tr>
<tr><th id="2632">2632</th><td></td></tr>
<tr><th id="2633">2633</th><td>  <a class="local col0 ref" href="#460Order" title='Order' data-ref="460Order">Order</a>.<a class="ref" href="AllocationOrder.h.html#_ZN4llvm15AllocationOrder6rewindEv" title='llvm::AllocationOrder::rewind' data-ref="_ZN4llvm15AllocationOrder6rewindEv">rewind</a>();</td></tr>
<tr><th id="2634">2634</th><td>  <b>while</b> (<em>unsigned</em> <dfn class="local col7 decl" id="467PhysReg" title='PhysReg' data-type='unsigned int' data-ref="467PhysReg"><a class="local col7 ref" href="#467PhysReg" title='PhysReg' data-ref="467PhysReg">PhysReg</a></dfn> = <a class="local col0 ref" href="#460Order" title='Order' data-ref="460Order">Order</a>.<a class="ref" href="AllocationOrder.h.html#_ZN4llvm15AllocationOrder4nextEj" title='llvm::AllocationOrder::next' data-ref="_ZN4llvm15AllocationOrder4nextEj">next</a>()) {</td></tr>
<tr><th id="2635">2635</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Try to assign: &quot; &lt;&lt; VirtReg &lt;&lt; &quot; to &quot; &lt;&lt; printReg(PhysReg, TRI) &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Try to assign: "</q> <a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE">&lt;&lt;</a> <a class="local col9 ref" href="#459VirtReg" title='VirtReg' data-ref="459VirtReg">VirtReg</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" to "</q></td></tr>
<tr><th id="2636">2636</th><td>                      <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col7 ref" href="#467PhysReg" title='PhysReg' data-ref="467PhysReg">PhysReg</a>, <a class="tu member" href="#(anonymousnamespace)::RAGreedy::TRI" title='(anonymous namespace)::RAGreedy::TRI' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="2637">2637</th><td>    <a class="local col4 ref" href="#464RecoloringCandidates" title='RecoloringCandidates' data-ref="464RecoloringCandidates">RecoloringCandidates</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm19SmallPtrSetImplBase5clearEv" title='llvm::SmallPtrSetImplBase::clear' data-ref="_ZN4llvm19SmallPtrSetImplBase5clearEv">clear</a>();</td></tr>
<tr><th id="2638">2638</th><td>    <a class="local col5 ref" href="#465VirtRegToPhysReg" title='VirtRegToPhysReg' data-ref="465VirtRegToPhysReg">VirtRegToPhysReg</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-ref="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="2639">2639</th><td>    <a class="local col6 ref" href="#466CurrentNewVRegs" title='CurrentNewVRegs' data-ref="466CurrentNewVRegs">CurrentNewVRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="2640">2640</th><td></td></tr>
<tr><th id="2641">2641</th><td>    <i>// It is only possible to recolor virtual register interference.</i></td></tr>
<tr><th id="2642">2642</th><td>    <b>if</b> (<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::Matrix" title='llvm::RegAllocBase::Matrix' data-ref="llvm::RegAllocBase::Matrix">Matrix</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZN4llvm13LiveRegMatrix17checkInterferenceERNS_12LiveIntervalEj" title='llvm::LiveRegMatrix::checkInterference' data-ref="_ZN4llvm13LiveRegMatrix17checkInterferenceERNS_12LiveIntervalEj">checkInterference</a>(<span class='refarg'><a class="local col9 ref" href="#459VirtReg" title='VirtReg' data-ref="459VirtReg">VirtReg</a></span>, <a class="local col7 ref" href="#467PhysReg" title='PhysReg' data-ref="467PhysReg">PhysReg</a>) &gt;</td></tr>
<tr><th id="2643">2643</th><td>        <a class="type" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix" title='llvm::LiveRegMatrix' data-ref="llvm::LiveRegMatrix">LiveRegMatrix</a>::<a class="enum" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::InterferenceKind::IK_VirtReg" title='llvm::LiveRegMatrix::InterferenceKind::IK_VirtReg' data-ref="llvm::LiveRegMatrix::InterferenceKind::IK_VirtReg">IK_VirtReg</a>) {</td></tr>
<tr><th id="2644">2644</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Some interferences are not with virtual registers.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="2645">2645</th><td>          <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Some interferences are not with virtual registers.\n"</q>);</td></tr>
<tr><th id="2646">2646</th><td></td></tr>
<tr><th id="2647">2647</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2648">2648</th><td>    }</td></tr>
<tr><th id="2649">2649</th><td></td></tr>
<tr><th id="2650">2650</th><td>    <i>// Early give up on this PhysReg if it is obvious we cannot recolor all</i></td></tr>
<tr><th id="2651">2651</th><td><i>    // the interferences.</i></td></tr>
<tr><th id="2652">2652</th><td>    <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy26mayRecolorAllInterferencesEjRN4llvm12LiveIntervalERNS1_11SmallPtrSetIPS2_Lj4EEERKNS1_8SmallSetIjLj16ESt4lessIjEEE" title='(anonymous namespace)::RAGreedy::mayRecolorAllInterferences' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy26mayRecolorAllInterferencesEjRN4llvm12LiveIntervalERNS1_11SmallPtrSetIPS2_Lj4EEERKNS1_8SmallSetIjLj16ESt4lessIjEEE">mayRecolorAllInterferences</a>(<a class="local col7 ref" href="#467PhysReg" title='PhysReg' data-ref="467PhysReg">PhysReg</a>, <span class='refarg'><a class="local col9 ref" href="#459VirtReg" title='VirtReg' data-ref="459VirtReg">VirtReg</a></span>, <span class='refarg'><a class="local col4 ref" href="#464RecoloringCandidates" title='RecoloringCandidates' data-ref="464RecoloringCandidates">RecoloringCandidates</a></span>,</td></tr>
<tr><th id="2653">2653</th><td>                                    <a class="local col2 ref" href="#462FixedRegisters" title='FixedRegisters' data-ref="462FixedRegisters">FixedRegisters</a>)) {</td></tr>
<tr><th id="2654">2654</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Some interferences cannot be recolored.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Some interferences cannot be recolored.\n"</q>);</td></tr>
<tr><th id="2655">2655</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2656">2656</th><td>    }</td></tr>
<tr><th id="2657">2657</th><td></td></tr>
<tr><th id="2658">2658</th><td>    <i>// RecoloringCandidates contains all the virtual registers that interfer</i></td></tr>
<tr><th id="2659">2659</th><td><i>    // with VirtReg on PhysReg (or one of its aliases).</i></td></tr>
<tr><th id="2660">2660</th><td><i>    // Enqueue them for recoloring and perform the actual recoloring.</i></td></tr>
<tr><th id="2661">2661</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::RAGreedy::PQueue" title='(anonymous namespace)::RAGreedy::PQueue' data-type='std::priority_queue&lt;std::pair&lt;unsigned int, unsigned int&gt; &gt;' data-ref="(anonymousnamespace)::RAGreedy::PQueue">PQueue</a> <a class="ref fake" href="../../../../include/c++/7/bits/stl_queue.h.html#_ZNSt14priority_queueC1Ev" title='std::priority_queue::priority_queue&lt;_Tp, _Sequence, _Compare&gt;' data-ref="_ZNSt14priority_queueC1Ev"></a><dfn class="local col8 decl" id="468RecoloringQueue" title='RecoloringQueue' data-type='PQueue' data-ref="468RecoloringQueue">RecoloringQueue</dfn>;</td></tr>
<tr><th id="2662">2662</th><td>    <b>for</b> (<a class="tu typedef" href="#(anonymousnamespace)::RAGreedy::SmallLISet" title='(anonymous namespace)::RAGreedy::SmallLISet' data-type='SmallPtrSet&lt;llvm::LiveInterval *, 4&gt;' data-ref="(anonymousnamespace)::RAGreedy::SmallLISet">SmallLISet</a>::<a class="typedef" href="../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSetImpl{llvm::LiveInterval*}::iterator" title='llvm::SmallPtrSetImpl&lt;llvm::LiveInterval *&gt;::iterator' data-type='SmallPtrSetIterator&lt;llvm::LiveInterval *&gt;' data-ref="llvm::SmallPtrSetImpl{llvm::LiveInterval*}::iterator">iterator</a> <dfn class="local col9 decl" id="469It" title='It' data-type='SmallLISet::iterator' data-ref="469It">It</dfn> = <a class="local col4 ref" href="#464RecoloringCandidates" title='RecoloringCandidates' data-ref="464RecoloringCandidates">RecoloringCandidates</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5beginEv" title='llvm::SmallPtrSetImpl::begin' data-ref="_ZNK4llvm15SmallPtrSetImpl5beginEv">begin</a>(),</td></tr>
<tr><th id="2663">2663</th><td>                              <dfn class="local col0 decl" id="470EndIt" title='EndIt' data-type='SmallLISet::iterator' data-ref="470EndIt">EndIt</dfn> = <a class="local col4 ref" href="#464RecoloringCandidates" title='RecoloringCandidates' data-ref="464RecoloringCandidates">RecoloringCandidates</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl3endEv" title='llvm::SmallPtrSetImpl::end' data-ref="_ZNK4llvm15SmallPtrSetImpl3endEv">end</a>();</td></tr>
<tr><th id="2664">2664</th><td>         <a class="local col9 ref" href="#469It" title='It' data-ref="469It">It</a> <a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm23SmallPtrSetIteratorImplneERKS0_" title='llvm::SmallPtrSetIteratorImpl::operator!=' data-ref="_ZNK4llvm23SmallPtrSetIteratorImplneERKS0_">!=</a> <a class="local col0 ref" href="#470EndIt" title='EndIt' data-ref="470EndIt">EndIt</a>; <a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm19SmallPtrSetIteratorppEv" title='llvm::SmallPtrSetIterator::operator++' data-ref="_ZN4llvm19SmallPtrSetIteratorppEv">++</a><a class="local col9 ref" href="#469It" title='It' data-ref="469It">It</a>) {</td></tr>
<tr><th id="2665">2665</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="471ItVirtReg" title='ItVirtReg' data-type='unsigned int' data-ref="471ItVirtReg">ItVirtReg</dfn> = (<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm19SmallPtrSetIteratordeEv" title='llvm::SmallPtrSetIterator::operator*' data-ref="_ZNK4llvm19SmallPtrSetIteratordeEv">*</a><a class="local col9 ref" href="#469It" title='It' data-ref="469It">It</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>;</td></tr>
<tr><th id="2666">2666</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy7enqueueERSt14priority_queueISt4pairIjjESt6vectorIS3_SaIS3_EESt4lessIS3_EEPN4llvm12LiveIntervalE" title='(anonymous namespace)::RAGreedy::enqueue' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy7enqueueERSt14priority_queueISt4pairIjjESt6vectorIS3_SaIS3_EESt4lessIS3_EEPN4llvm12LiveIntervalE">enqueue</a>(<span class='refarg'><a class="local col8 ref" href="#468RecoloringQueue" title='RecoloringQueue' data-ref="468RecoloringQueue">RecoloringQueue</a></span>, <a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm19SmallPtrSetIteratordeEv" title='llvm::SmallPtrSetIterator::operator*' data-ref="_ZNK4llvm19SmallPtrSetIteratordeEv">*</a><a class="local col9 ref" href="#469It" title='It' data-ref="469It">It</a>);</td></tr>
<tr><th id="2667">2667</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (VRM-&gt;hasPhys(ItVirtReg) &amp;&amp; &quot;Interferences are supposed to be with allocated variables&quot;) ? void (0) : __assert_fail (&quot;VRM-&gt;hasPhys(ItVirtReg) &amp;&amp; \&quot;Interferences are supposed to be with allocated variables\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocGreedy.cpp&quot;, 2668, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::VRM" title='llvm::RegAllocBase::VRM' data-ref="llvm::RegAllocBase::VRM">VRM</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap7hasPhysEj" title='llvm::VirtRegMap::hasPhys' data-ref="_ZNK4llvm10VirtRegMap7hasPhysEj">hasPhys</a>(<a class="local col1 ref" href="#471ItVirtReg" title='ItVirtReg' data-ref="471ItVirtReg">ItVirtReg</a>) &amp;&amp;</td></tr>
<tr><th id="2668">2668</th><td>             <q>"Interferences are supposed to be with allocated variables"</q>);</td></tr>
<tr><th id="2669">2669</th><td></td></tr>
<tr><th id="2670">2670</th><td>      <i>// Record the current allocation.</i></td></tr>
<tr><th id="2671">2671</th><td>      <a class="local col5 ref" href="#465VirtRegToPhysReg" title='VirtRegToPhysReg' data-ref="465VirtRegToPhysReg">VirtRegToPhysReg</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col1 ref" href="#471ItVirtReg" title='ItVirtReg' data-ref="471ItVirtReg">ItVirtReg</a>]</a> = <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::VRM" title='llvm::RegAllocBase::VRM' data-ref="llvm::RegAllocBase::VRM">VRM</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap7getPhysEj" title='llvm::VirtRegMap::getPhys' data-ref="_ZNK4llvm10VirtRegMap7getPhysEj">getPhys</a>(<a class="local col1 ref" href="#471ItVirtReg" title='ItVirtReg' data-ref="471ItVirtReg">ItVirtReg</a>);</td></tr>
<tr><th id="2672">2672</th><td>      <i>// unset the related struct.</i></td></tr>
<tr><th id="2673">2673</th><td>      <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::Matrix" title='llvm::RegAllocBase::Matrix' data-ref="llvm::RegAllocBase::Matrix">Matrix</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZN4llvm13LiveRegMatrix8unassignERNS_12LiveIntervalE" title='llvm::LiveRegMatrix::unassign' data-ref="_ZN4llvm13LiveRegMatrix8unassignERNS_12LiveIntervalE">unassign</a>(<span class='refarg'>*<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm19SmallPtrSetIteratordeEv" title='llvm::SmallPtrSetIterator::operator*' data-ref="_ZNK4llvm19SmallPtrSetIteratordeEv">*</a><a class="local col9 ref" href="#469It" title='It' data-ref="469It">It</a></span>);</td></tr>
<tr><th id="2674">2674</th><td>    }</td></tr>
<tr><th id="2675">2675</th><td></td></tr>
<tr><th id="2676">2676</th><td>    <i>// Do as if VirtReg was assigned to PhysReg so that the underlying</i></td></tr>
<tr><th id="2677">2677</th><td><i>    // recoloring has the right information about the interferes and</i></td></tr>
<tr><th id="2678">2678</th><td><i>    // available colors.</i></td></tr>
<tr><th id="2679">2679</th><td>    <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::Matrix" title='llvm::RegAllocBase::Matrix' data-ref="llvm::RegAllocBase::Matrix">Matrix</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZN4llvm13LiveRegMatrix6assignERNS_12LiveIntervalEj" title='llvm::LiveRegMatrix::assign' data-ref="_ZN4llvm13LiveRegMatrix6assignERNS_12LiveIntervalEj">assign</a>(<span class='refarg'><a class="local col9 ref" href="#459VirtReg" title='VirtReg' data-ref="459VirtReg">VirtReg</a></span>, <a class="local col7 ref" href="#467PhysReg" title='PhysReg' data-ref="467PhysReg">PhysReg</a>);</td></tr>
<tr><th id="2680">2680</th><td></td></tr>
<tr><th id="2681">2681</th><td>    <i>// Save the current recoloring state.</i></td></tr>
<tr><th id="2682">2682</th><td><i>    // If we cannot recolor all the interferences, we will have to start again</i></td></tr>
<tr><th id="2683">2683</th><td><i>    // at this point for the next physical register.</i></td></tr>
<tr><th id="2684">2684</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::RAGreedy::SmallVirtRegSet" title='(anonymous namespace)::RAGreedy::SmallVirtRegSet' data-type='SmallSet&lt;unsigned int, 16&gt;' data-ref="(anonymousnamespace)::RAGreedy::SmallVirtRegSet">SmallVirtRegSet</a> <dfn class="local col2 decl" id="472SaveFixedRegisters" title='SaveFixedRegisters' data-type='SmallVirtRegSet' data-ref="472SaveFixedRegisters">SaveFixedRegisters</dfn><a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#134" title='llvm::SmallSet&lt;unsigned int, 16, std::less&lt;unsigned int&gt; &gt;::SmallSet' data-ref="_ZN4llvm8SmallSetIjLj16ESt4lessIjEEC1ERKS3_">(</a><a class="local col2 ref" href="#462FixedRegisters" title='FixedRegisters' data-ref="462FixedRegisters">FixedRegisters</a>);</td></tr>
<tr><th id="2685">2685</th><td>    <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy23tryRecoloringCandidatesERSt14priority_queueISt4pairIjjESt6vectorIS3_SaIS3_EESt4lessIS3_EERN4llvm15SmallVectorImplIjEERNSB_15548877" title='(anonymous namespace)::RAGreedy::tryRecoloringCandidates' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy23tryRecoloringCandidatesERSt14priority_queueISt4pairIjjESt6vectorIS3_SaIS3_EESt4lessIS3_EERN4llvm15SmallVectorImplIjEERNSB_15548877">tryRecoloringCandidates</a>(<span class='refarg'><a class="local col8 ref" href="#468RecoloringQueue" title='RecoloringQueue' data-ref="468RecoloringQueue">RecoloringQueue</a></span>, <span class='refarg'><a class="local col6 ref" href="#466CurrentNewVRegs" title='CurrentNewVRegs' data-ref="466CurrentNewVRegs">CurrentNewVRegs</a></span>,</td></tr>
<tr><th id="2686">2686</th><td>                                <span class='refarg'><a class="local col2 ref" href="#462FixedRegisters" title='FixedRegisters' data-ref="462FixedRegisters">FixedRegisters</a></span>, <a class="local col3 ref" href="#463Depth" title='Depth' data-ref="463Depth">Depth</a>)) {</td></tr>
<tr><th id="2687">2687</th><td>      <i>// Push the queued vregs into the main queue.</i></td></tr>
<tr><th id="2688">2688</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="473NewVReg" title='NewVReg' data-type='unsigned int' data-ref="473NewVReg">NewVReg</dfn> : <a class="local col6 ref" href="#466CurrentNewVRegs" title='CurrentNewVRegs' data-ref="466CurrentNewVRegs">CurrentNewVRegs</a>)</td></tr>
<tr><th id="2689">2689</th><td>        <a class="local col1 ref" href="#461NewVRegs" title='NewVRegs' data-ref="461NewVRegs">NewVRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#473NewVReg" title='NewVReg' data-ref="473NewVReg">NewVReg</a>);</td></tr>
<tr><th id="2690">2690</th><td>      <i>// Do not mess up with the global assignment process.</i></td></tr>
<tr><th id="2691">2691</th><td><i>      // I.e., VirtReg must be unassigned.</i></td></tr>
<tr><th id="2692">2692</th><td>      <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::Matrix" title='llvm::RegAllocBase::Matrix' data-ref="llvm::RegAllocBase::Matrix">Matrix</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZN4llvm13LiveRegMatrix8unassignERNS_12LiveIntervalE" title='llvm::LiveRegMatrix::unassign' data-ref="_ZN4llvm13LiveRegMatrix8unassignERNS_12LiveIntervalE">unassign</a>(<span class='refarg'><a class="local col9 ref" href="#459VirtReg" title='VirtReg' data-ref="459VirtReg">VirtReg</a></span>);</td></tr>
<tr><th id="2693">2693</th><td>      <b>return</b> <a class="local col7 ref" href="#467PhysReg" title='PhysReg' data-ref="467PhysReg">PhysReg</a>;</td></tr>
<tr><th id="2694">2694</th><td>    }</td></tr>
<tr><th id="2695">2695</th><td></td></tr>
<tr><th id="2696">2696</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Fail to assign: &quot; &lt;&lt; VirtReg &lt;&lt; &quot; to &quot; &lt;&lt; printReg(PhysReg, TRI) &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Fail to assign: "</q> <a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE">&lt;&lt;</a> <a class="local col9 ref" href="#459VirtReg" title='VirtReg' data-ref="459VirtReg">VirtReg</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" to "</q></td></tr>
<tr><th id="2697">2697</th><td>                      <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col7 ref" href="#467PhysReg" title='PhysReg' data-ref="467PhysReg">PhysReg</a>, <a class="tu member" href="#(anonymousnamespace)::RAGreedy::TRI" title='(anonymous namespace)::RAGreedy::TRI' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="2698">2698</th><td></td></tr>
<tr><th id="2699">2699</th><td>    <i>// The recoloring attempt failed, undo the changes.</i></td></tr>
<tr><th id="2700">2700</th><td>    <a class="local col2 ref" href="#462FixedRegisters" title='FixedRegisters' data-ref="462FixedRegisters">FixedRegisters</a> <a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#134" title='llvm::SmallSet&lt;unsigned int, 16, std::less&lt;unsigned int&gt; &gt;::operator=' data-ref="_ZN4llvm8SmallSetIjLj16ESt4lessIjEEaSERKS3_">=</a> <a class="local col2 ref" href="#472SaveFixedRegisters" title='SaveFixedRegisters' data-ref="472SaveFixedRegisters">SaveFixedRegisters</a>;</td></tr>
<tr><th id="2701">2701</th><td>    <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::Matrix" title='llvm::RegAllocBase::Matrix' data-ref="llvm::RegAllocBase::Matrix">Matrix</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZN4llvm13LiveRegMatrix8unassignERNS_12LiveIntervalE" title='llvm::LiveRegMatrix::unassign' data-ref="_ZN4llvm13LiveRegMatrix8unassignERNS_12LiveIntervalE">unassign</a>(<span class='refarg'><a class="local col9 ref" href="#459VirtReg" title='VirtReg' data-ref="459VirtReg">VirtReg</a></span>);</td></tr>
<tr><th id="2702">2702</th><td></td></tr>
<tr><th id="2703">2703</th><td>    <i>// For a newly created vreg which is also in RecoloringCandidates,</i></td></tr>
<tr><th id="2704">2704</th><td><i>    // don't add it to NewVRegs because its physical register will be restored</i></td></tr>
<tr><th id="2705">2705</th><td><i>    // below. Other vregs in CurrentNewVRegs are created by calling</i></td></tr>
<tr><th id="2706">2706</th><td><i>    // selectOrSplit and should be added into NewVRegs.</i></td></tr>
<tr><th id="2707">2707</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt;::<a class="typedef" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl{unsignedint}::iterator" title='llvm::SmallVectorImpl&lt;unsigned int&gt;::iterator' data-type='typename SuperClass::iterator' data-ref="llvm::SmallVectorImpl{unsignedint}::iterator">iterator</a> <dfn class="local col4 decl" id="474Next" title='Next' data-type='SmallVectorImpl&lt;unsigned int&gt;::iterator' data-ref="474Next">Next</dfn> = <a class="local col6 ref" href="#466CurrentNewVRegs" title='CurrentNewVRegs' data-ref="466CurrentNewVRegs">CurrentNewVRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(),</td></tr>
<tr><th id="2708">2708</th><td>                                             <dfn class="local col5 decl" id="475End" title='End' data-type='SmallVectorImpl&lt;unsigned int&gt;::iterator' data-ref="475End">End</dfn> = <a class="local col6 ref" href="#466CurrentNewVRegs" title='CurrentNewVRegs' data-ref="466CurrentNewVRegs">CurrentNewVRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>();</td></tr>
<tr><th id="2709">2709</th><td>         <a class="local col4 ref" href="#474Next" title='Next' data-ref="474Next">Next</a> != <a class="local col5 ref" href="#475End" title='End' data-ref="475End">End</a>; ++<a class="local col4 ref" href="#474Next" title='Next' data-ref="474Next">Next</a>) {</td></tr>
<tr><th id="2710">2710</th><td>      <b>if</b> (<a class="local col4 ref" href="#464RecoloringCandidates" title='RecoloringCandidates' data-ref="464RecoloringCandidates">RecoloringCandidates</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" title='llvm::SmallPtrSetImpl::count' data-ref="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE">count</a>(&amp;<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::LIS" title='llvm::RegAllocBase::LIS' data-ref="llvm::RegAllocBase::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(*<a class="local col4 ref" href="#474Next" title='Next' data-ref="474Next">Next</a>)))</td></tr>
<tr><th id="2711">2711</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2712">2712</th><td>      <a class="local col1 ref" href="#461NewVRegs" title='NewVRegs' data-ref="461NewVRegs">NewVRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(*<a class="local col4 ref" href="#474Next" title='Next' data-ref="474Next">Next</a>);</td></tr>
<tr><th id="2713">2713</th><td>    }</td></tr>
<tr><th id="2714">2714</th><td></td></tr>
<tr><th id="2715">2715</th><td>    <b>for</b> (<a class="tu typedef" href="#(anonymousnamespace)::RAGreedy::SmallLISet" title='(anonymous namespace)::RAGreedy::SmallLISet' data-type='SmallPtrSet&lt;llvm::LiveInterval *, 4&gt;' data-ref="(anonymousnamespace)::RAGreedy::SmallLISet">SmallLISet</a>::<a class="typedef" href="../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSetImpl{llvm::LiveInterval*}::iterator" title='llvm::SmallPtrSetImpl&lt;llvm::LiveInterval *&gt;::iterator' data-type='SmallPtrSetIterator&lt;llvm::LiveInterval *&gt;' data-ref="llvm::SmallPtrSetImpl{llvm::LiveInterval*}::iterator">iterator</a> <dfn class="local col6 decl" id="476It" title='It' data-type='SmallLISet::iterator' data-ref="476It">It</dfn> = <a class="local col4 ref" href="#464RecoloringCandidates" title='RecoloringCandidates' data-ref="464RecoloringCandidates">RecoloringCandidates</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5beginEv" title='llvm::SmallPtrSetImpl::begin' data-ref="_ZNK4llvm15SmallPtrSetImpl5beginEv">begin</a>(),</td></tr>
<tr><th id="2716">2716</th><td>                              <dfn class="local col7 decl" id="477EndIt" title='EndIt' data-type='SmallLISet::iterator' data-ref="477EndIt">EndIt</dfn> = <a class="local col4 ref" href="#464RecoloringCandidates" title='RecoloringCandidates' data-ref="464RecoloringCandidates">RecoloringCandidates</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl3endEv" title='llvm::SmallPtrSetImpl::end' data-ref="_ZNK4llvm15SmallPtrSetImpl3endEv">end</a>();</td></tr>
<tr><th id="2717">2717</th><td>         <a class="local col6 ref" href="#476It" title='It' data-ref="476It">It</a> <a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm23SmallPtrSetIteratorImplneERKS0_" title='llvm::SmallPtrSetIteratorImpl::operator!=' data-ref="_ZNK4llvm23SmallPtrSetIteratorImplneERKS0_">!=</a> <a class="local col7 ref" href="#477EndIt" title='EndIt' data-ref="477EndIt">EndIt</a>; <a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm19SmallPtrSetIteratorppEv" title='llvm::SmallPtrSetIterator::operator++' data-ref="_ZN4llvm19SmallPtrSetIteratorppEv">++</a><a class="local col6 ref" href="#476It" title='It' data-ref="476It">It</a>) {</td></tr>
<tr><th id="2718">2718</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="478ItVirtReg" title='ItVirtReg' data-type='unsigned int' data-ref="478ItVirtReg">ItVirtReg</dfn> = (<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm19SmallPtrSetIteratordeEv" title='llvm::SmallPtrSetIterator::operator*' data-ref="_ZNK4llvm19SmallPtrSetIteratordeEv">*</a><a class="local col6 ref" href="#476It" title='It' data-ref="476It">It</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>;</td></tr>
<tr><th id="2719">2719</th><td>      <b>if</b> (<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::VRM" title='llvm::RegAllocBase::VRM' data-ref="llvm::RegAllocBase::VRM">VRM</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap7hasPhysEj" title='llvm::VirtRegMap::hasPhys' data-ref="_ZNK4llvm10VirtRegMap7hasPhysEj">hasPhys</a>(<a class="local col8 ref" href="#478ItVirtReg" title='ItVirtReg' data-ref="478ItVirtReg">ItVirtReg</a>))</td></tr>
<tr><th id="2720">2720</th><td>        <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::Matrix" title='llvm::RegAllocBase::Matrix' data-ref="llvm::RegAllocBase::Matrix">Matrix</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZN4llvm13LiveRegMatrix8unassignERNS_12LiveIntervalE" title='llvm::LiveRegMatrix::unassign' data-ref="_ZN4llvm13LiveRegMatrix8unassignERNS_12LiveIntervalE">unassign</a>(<span class='refarg'>*<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm19SmallPtrSetIteratordeEv" title='llvm::SmallPtrSetIterator::operator*' data-ref="_ZNK4llvm19SmallPtrSetIteratordeEv">*</a><a class="local col6 ref" href="#476It" title='It' data-ref="476It">It</a></span>);</td></tr>
<tr><th id="2721">2721</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="479ItPhysReg" title='ItPhysReg' data-type='unsigned int' data-ref="479ItPhysReg">ItPhysReg</dfn> = <a class="local col5 ref" href="#465VirtRegToPhysReg" title='VirtRegToPhysReg' data-ref="465VirtRegToPhysReg">VirtRegToPhysReg</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col8 ref" href="#478ItVirtReg" title='ItVirtReg' data-ref="478ItVirtReg">ItVirtReg</a>]</a>;</td></tr>
<tr><th id="2722">2722</th><td>      <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::Matrix" title='llvm::RegAllocBase::Matrix' data-ref="llvm::RegAllocBase::Matrix">Matrix</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZN4llvm13LiveRegMatrix6assignERNS_12LiveIntervalEj" title='llvm::LiveRegMatrix::assign' data-ref="_ZN4llvm13LiveRegMatrix6assignERNS_12LiveIntervalEj">assign</a>(<span class='refarg'>*<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm19SmallPtrSetIteratordeEv" title='llvm::SmallPtrSetIterator::operator*' data-ref="_ZNK4llvm19SmallPtrSetIteratordeEv">*</a><a class="local col6 ref" href="#476It" title='It' data-ref="476It">It</a></span>, <a class="local col9 ref" href="#479ItPhysReg" title='ItPhysReg' data-ref="479ItPhysReg">ItPhysReg</a>);</td></tr>
<tr><th id="2723">2723</th><td>    }</td></tr>
<tr><th id="2724">2724</th><td>  }</td></tr>
<tr><th id="2725">2725</th><td></td></tr>
<tr><th id="2726">2726</th><td>  <i>// Last chance recoloring did not worked either, give up.</i></td></tr>
<tr><th id="2727">2727</th><td>  <b>return</b> ~<var>0u</var>;</td></tr>
<tr><th id="2728">2728</th><td>}</td></tr>
<tr><th id="2729">2729</th><td></td></tr>
<tr><th id="2730">2730</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23tryRecoloringCandidatesERSt14priority_queueISt4pairIjjESt6vectorIS3_SaIS3_EESt4lessIS3_EERN4llvm15SmallVectorImplIjEERNSB_15548877">/// tryRecoloringCandidates - Try to assign a new color to every register</i></td></tr>
<tr><th id="2731">2731</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23tryRecoloringCandidatesERSt14priority_queueISt4pairIjjESt6vectorIS3_SaIS3_EESt4lessIS3_EERN4llvm15SmallVectorImplIjEERNSB_15548877">/// in<span class="command"> \RecoloringQueue</span>.</i></td></tr>
<tr><th id="2732">2732</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23tryRecoloringCandidatesERSt14priority_queueISt4pairIjjESt6vectorIS3_SaIS3_EESt4lessIS3_EERN4llvm15SmallVectorImplIjEERNSB_15548877">///<span class="command"> \p</span> <span class="arg">NewRegs</span> will contain any new virtual register created during the</i></td></tr>
<tr><th id="2733">2733</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23tryRecoloringCandidatesERSt14priority_queueISt4pairIjjESt6vectorIS3_SaIS3_EESt4lessIS3_EERN4llvm15SmallVectorImplIjEERNSB_15548877">/// recoloring process.</i></td></tr>
<tr><th id="2734">2734</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23tryRecoloringCandidatesERSt14priority_queueISt4pairIjjESt6vectorIS3_SaIS3_EESt4lessIS3_EERN4llvm15SmallVectorImplIjEERNSB_15548877">///<span class="command"> \p</span> <span class="arg">FixedRegisters[in/out]</span> contains all the registers that have been</i></td></tr>
<tr><th id="2735">2735</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23tryRecoloringCandidatesERSt14priority_queueISt4pairIjjESt6vectorIS3_SaIS3_EESt4lessIS3_EERN4llvm15SmallVectorImplIjEERNSB_15548877">/// recolored.</i></td></tr>
<tr><th id="2736">2736</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23tryRecoloringCandidatesERSt14priority_queueISt4pairIjjESt6vectorIS3_SaIS3_EESt4lessIS3_EERN4llvm15SmallVectorImplIjEERNSB_15548877">/// <span class="command">\return</span> true if all virtual registers in RecoloringQueue were successfully</i></td></tr>
<tr><th id="2737">2737</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy23tryRecoloringCandidatesERSt14priority_queueISt4pairIjjESt6vectorIS3_SaIS3_EESt4lessIS3_EERN4llvm15SmallVectorImplIjEERNSB_15548877">/// recolored, false otherwise.</i></td></tr>
<tr><th id="2738">2738</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy23tryRecoloringCandidatesERSt14priority_queueISt4pairIjjESt6vectorIS3_SaIS3_EESt4lessIS3_EERN4llvm15SmallVectorImplIjEERNSB_15548877" title='(anonymous namespace)::RAGreedy::tryRecoloringCandidates' data-type='bool (anonymous namespace)::RAGreedy::tryRecoloringCandidates(PQueue &amp; RecoloringQueue, SmallVectorImpl&lt;unsigned int&gt; &amp; NewVRegs, SmallVirtRegSet &amp; FixedRegisters, unsigned int Depth)' data-ref="_ZN12_GLOBAL__N_18RAGreedy23tryRecoloringCandidatesERSt14priority_queueISt4pairIjjESt6vectorIS3_SaIS3_EESt4lessIS3_EERN4llvm15SmallVectorImplIjEERNSB_15548877">tryRecoloringCandidates</dfn>(<a class="tu typedef" href="#(anonymousnamespace)::RAGreedy::PQueue" title='(anonymous namespace)::RAGreedy::PQueue' data-type='std::priority_queue&lt;std::pair&lt;unsigned int, unsigned int&gt; &gt;' data-ref="(anonymousnamespace)::RAGreedy::PQueue">PQueue</a> &amp;<dfn class="local col0 decl" id="480RecoloringQueue" title='RecoloringQueue' data-type='PQueue &amp;' data-ref="480RecoloringQueue">RecoloringQueue</dfn>,</td></tr>
<tr><th id="2739">2739</th><td>                                       <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col1 decl" id="481NewVRegs" title='NewVRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="481NewVRegs">NewVRegs</dfn>,</td></tr>
<tr><th id="2740">2740</th><td>                                       <a class="tu typedef" href="#(anonymousnamespace)::RAGreedy::SmallVirtRegSet" title='(anonymous namespace)::RAGreedy::SmallVirtRegSet' data-type='SmallSet&lt;unsigned int, 16&gt;' data-ref="(anonymousnamespace)::RAGreedy::SmallVirtRegSet">SmallVirtRegSet</a> &amp;<dfn class="local col2 decl" id="482FixedRegisters" title='FixedRegisters' data-type='SmallVirtRegSet &amp;' data-ref="482FixedRegisters">FixedRegisters</dfn>,</td></tr>
<tr><th id="2741">2741</th><td>                                       <em>unsigned</em> <dfn class="local col3 decl" id="483Depth" title='Depth' data-type='unsigned int' data-ref="483Depth">Depth</dfn>) {</td></tr>
<tr><th id="2742">2742</th><td>  <b>while</b> (!<a class="local col0 ref" href="#480RecoloringQueue" title='RecoloringQueue' data-ref="480RecoloringQueue">RecoloringQueue</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_queue.h.html#_ZNKSt14priority_queue5emptyEv" title='std::priority_queue::empty' data-ref="_ZNKSt14priority_queue5emptyEv">empty</a>()) {</td></tr>
<tr><th id="2743">2743</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> *<dfn class="local col4 decl" id="484LI" title='LI' data-type='llvm::LiveInterval *' data-ref="484LI">LI</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy7dequeueERSt14priority_queueISt4pairIjjESt6vectorIS3_SaIS3_EESt4lessIS3_EE" title='(anonymous namespace)::RAGreedy::dequeue' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy7dequeueERSt14priority_queueISt4pairIjjESt6vectorIS3_SaIS3_EESt4lessIS3_EE">dequeue</a>(<span class='refarg'><a class="local col0 ref" href="#480RecoloringQueue" title='RecoloringQueue' data-ref="480RecoloringQueue">RecoloringQueue</a></span>);</td></tr>
<tr><th id="2744">2744</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Try to recolor: &quot; &lt;&lt; *LI &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Try to recolor: "</q> <a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE">&lt;&lt;</a> *<a class="local col4 ref" href="#484LI" title='LI' data-ref="484LI">LI</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="2745">2745</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="485PhysReg" title='PhysReg' data-type='unsigned int' data-ref="485PhysReg">PhysReg</dfn>;</td></tr>
<tr><th id="2746">2746</th><td>    <a class="local col5 ref" href="#485PhysReg" title='PhysReg' data-ref="485PhysReg">PhysReg</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy17selectOrSplitImplERN4llvm12LiveIntervalERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj" title='(anonymous namespace)::RAGreedy::selectOrSplitImpl' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy17selectOrSplitImplERN4llvm12LiveIntervalERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj">selectOrSplitImpl</a>(<span class='refarg'>*<a class="local col4 ref" href="#484LI" title='LI' data-ref="484LI">LI</a></span>, <span class='refarg'><a class="local col1 ref" href="#481NewVRegs" title='NewVRegs' data-ref="481NewVRegs">NewVRegs</a></span>, <span class='refarg'><a class="local col2 ref" href="#482FixedRegisters" title='FixedRegisters' data-ref="482FixedRegisters">FixedRegisters</a></span>, <a class="local col3 ref" href="#483Depth" title='Depth' data-ref="483Depth">Depth</a> + <var>1</var>);</td></tr>
<tr><th id="2747">2747</th><td>    <i>// When splitting happens, the live-range may actually be empty.</i></td></tr>
<tr><th id="2748">2748</th><td><i>    // In that case, this is okay to continue the recoloring even</i></td></tr>
<tr><th id="2749">2749</th><td><i>    // if we did not find an alternative color for it. Indeed,</i></td></tr>
<tr><th id="2750">2750</th><td><i>    // there will not be anything to color for LI in the end.</i></td></tr>
<tr><th id="2751">2751</th><td>    <b>if</b> (<a class="local col5 ref" href="#485PhysReg" title='PhysReg' data-ref="485PhysReg">PhysReg</a> == ~<var>0u</var> || (!<a class="local col5 ref" href="#485PhysReg" title='PhysReg' data-ref="485PhysReg">PhysReg</a> &amp;&amp; !<a class="local col4 ref" href="#484LI" title='LI' data-ref="484LI">LI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange5emptyEv" title='llvm::LiveRange::empty' data-ref="_ZNK4llvm9LiveRange5emptyEv">empty</a>()))</td></tr>
<tr><th id="2752">2752</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2753">2753</th><td></td></tr>
<tr><th id="2754">2754</th><td>    <b>if</b> (!<a class="local col5 ref" href="#485PhysReg" title='PhysReg' data-ref="485PhysReg">PhysReg</a>) {</td></tr>
<tr><th id="2755">2755</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LI-&gt;empty() &amp;&amp; &quot;Only empty live-range do not require a register&quot;) ? void (0) : __assert_fail (&quot;LI-&gt;empty() &amp;&amp; \&quot;Only empty live-range do not require a register\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocGreedy.cpp&quot;, 2755, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#484LI" title='LI' data-ref="484LI">LI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange5emptyEv" title='llvm::LiveRange::empty' data-ref="_ZNK4llvm9LiveRange5emptyEv">empty</a>() &amp;&amp; <q>"Only empty live-range do not require a register"</q>);</td></tr>
<tr><th id="2756">2756</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Recoloring of &quot; &lt;&lt; *LI &lt;&lt; &quot; succeeded. Empty LI.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Recoloring of "</q> <a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE">&lt;&lt;</a> *<a class="local col4 ref" href="#484LI" title='LI' data-ref="484LI">LI</a></td></tr>
<tr><th id="2757">2757</th><td>                        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" succeeded. Empty LI.\n"</q>);</td></tr>
<tr><th id="2758">2758</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2759">2759</th><td>    }</td></tr>
<tr><th id="2760">2760</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Recoloring of &quot; &lt;&lt; *LI &lt;&lt; &quot; succeeded with: &quot; &lt;&lt; printReg(PhysReg, TRI) &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Recoloring of "</q> <a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE">&lt;&lt;</a> *<a class="local col4 ref" href="#484LI" title='LI' data-ref="484LI">LI</a></td></tr>
<tr><th id="2761">2761</th><td>                      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" succeeded with: "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col5 ref" href="#485PhysReg" title='PhysReg' data-ref="485PhysReg">PhysReg</a>, <a class="tu member" href="#(anonymousnamespace)::RAGreedy::TRI" title='(anonymous namespace)::RAGreedy::TRI' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="2762">2762</th><td></td></tr>
<tr><th id="2763">2763</th><td>    <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::Matrix" title='llvm::RegAllocBase::Matrix' data-ref="llvm::RegAllocBase::Matrix">Matrix</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZN4llvm13LiveRegMatrix6assignERNS_12LiveIntervalEj" title='llvm::LiveRegMatrix::assign' data-ref="_ZN4llvm13LiveRegMatrix6assignERNS_12LiveIntervalEj">assign</a>(<span class='refarg'>*<a class="local col4 ref" href="#484LI" title='LI' data-ref="484LI">LI</a></span>, <a class="local col5 ref" href="#485PhysReg" title='PhysReg' data-ref="485PhysReg">PhysReg</a>);</td></tr>
<tr><th id="2764">2764</th><td>    <a class="local col2 ref" href="#482FixedRegisters" title='FixedRegisters' data-ref="482FixedRegisters">FixedRegisters</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="local col4 ref" href="#484LI" title='LI' data-ref="484LI">LI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>);</td></tr>
<tr><th id="2765">2765</th><td>  }</td></tr>
<tr><th id="2766">2766</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2767">2767</th><td>}</td></tr>
<tr><th id="2768">2768</th><td></td></tr>
<tr><th id="2769">2769</th><td><i  data-doc="_ZN12_GLOBAL__N_18RAGreedy13selectOrSplitERN4llvm12LiveIntervalERNS1_15SmallVectorImplIjEE">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="2770">2770</th><td><i  data-doc="_ZN12_GLOBAL__N_18RAGreedy13selectOrSplitERN4llvm12LiveIntervalERNS1_15SmallVectorImplIjEE">//                            Main Entry Point</i></td></tr>
<tr><th id="2771">2771</th><td><i  data-doc="_ZN12_GLOBAL__N_18RAGreedy13selectOrSplitERN4llvm12LiveIntervalERNS1_15SmallVectorImplIjEE">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="2772">2772</th><td></td></tr>
<tr><th id="2773">2773</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy13selectOrSplitERN4llvm12LiveIntervalERNS1_15SmallVectorImplIjEE" title='(anonymous namespace)::RAGreedy::selectOrSplit' data-type='unsigned int (anonymous namespace)::RAGreedy::selectOrSplit(llvm::LiveInterval &amp; VirtReg, SmallVectorImpl&lt;unsigned int&gt; &amp; NewVRegs)' data-ref="_ZN12_GLOBAL__N_18RAGreedy13selectOrSplitERN4llvm12LiveIntervalERNS1_15SmallVectorImplIjEE">selectOrSplit</dfn>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col6 decl" id="486VirtReg" title='VirtReg' data-type='llvm::LiveInterval &amp;' data-ref="486VirtReg">VirtReg</dfn>,</td></tr>
<tr><th id="2774">2774</th><td>                                 <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col7 decl" id="487NewVRegs" title='NewVRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="487NewVRegs">NewVRegs</dfn>) {</td></tr>
<tr><th id="2775">2775</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::CutOffInfo" title='(anonymous namespace)::RAGreedy::CutOffInfo' data-use='w' data-ref="(anonymousnamespace)::RAGreedy::CutOffInfo">CutOffInfo</a> = <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::CutOffStage::CO_None" title='(anonymous namespace)::RAGreedy::CutOffStage::CO_None' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::CutOffStage::CO_None">CO_None</a>;</td></tr>
<tr><th id="2776">2776</th><td>  <a class="type" href="../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext">LLVMContext</a> &amp;<dfn class="local col8 decl" id="488Ctx" title='Ctx' data-type='llvm::LLVMContext &amp;' data-ref="488Ctx">Ctx</dfn> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::MF" title='(anonymous namespace)::RAGreedy::MF' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv">getContext</a>();</td></tr>
<tr><th id="2777">2777</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::RAGreedy::SmallVirtRegSet" title='(anonymous namespace)::RAGreedy::SmallVirtRegSet' data-type='SmallSet&lt;unsigned int, 16&gt;' data-ref="(anonymousnamespace)::RAGreedy::SmallVirtRegSet">SmallVirtRegSet</a> <a class="ref fake" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSetC1Ev" title='llvm::SmallSet::SmallSet&lt;T, N, C&gt;' data-ref="_ZN4llvm8SmallSetC1Ev"></a><dfn class="local col9 decl" id="489FixedRegisters" title='FixedRegisters' data-type='SmallVirtRegSet' data-ref="489FixedRegisters">FixedRegisters</dfn>;</td></tr>
<tr><th id="2778">2778</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="490Reg" title='Reg' data-type='unsigned int' data-ref="490Reg">Reg</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy17selectOrSplitImplERN4llvm12LiveIntervalERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj" title='(anonymous namespace)::RAGreedy::selectOrSplitImpl' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy17selectOrSplitImplERN4llvm12LiveIntervalERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj">selectOrSplitImpl</a>(<span class='refarg'><a class="local col6 ref" href="#486VirtReg" title='VirtReg' data-ref="486VirtReg">VirtReg</a></span>, <span class='refarg'><a class="local col7 ref" href="#487NewVRegs" title='NewVRegs' data-ref="487NewVRegs">NewVRegs</a></span>, <span class='refarg'><a class="local col9 ref" href="#489FixedRegisters" title='FixedRegisters' data-ref="489FixedRegisters">FixedRegisters</a></span>);</td></tr>
<tr><th id="2779">2779</th><td>  <b>if</b> (<a class="local col0 ref" href="#490Reg" title='Reg' data-ref="490Reg">Reg</a> == ~<var>0U</var> &amp;&amp; (<a class="tu member" href="#(anonymousnamespace)::RAGreedy::CutOffInfo" title='(anonymous namespace)::RAGreedy::CutOffInfo' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::CutOffInfo">CutOffInfo</a> != <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::CutOffStage::CO_None" title='(anonymous namespace)::RAGreedy::CutOffStage::CO_None' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::CutOffStage::CO_None">CO_None</a>)) {</td></tr>
<tr><th id="2780">2780</th><td>    <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col1 decl" id="491CutOffEncountered" title='CutOffEncountered' data-type='uint8_t' data-ref="491CutOffEncountered">CutOffEncountered</dfn> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::CutOffInfo" title='(anonymous namespace)::RAGreedy::CutOffInfo' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::CutOffInfo">CutOffInfo</a> &amp; (<a class="tu enum" href="#(anonymousnamespace)::RAGreedy::CutOffStage::CO_Depth" title='(anonymous namespace)::RAGreedy::CutOffStage::CO_Depth' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::CutOffStage::CO_Depth">CO_Depth</a> | <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::CutOffStage::CO_Interf" title='(anonymous namespace)::RAGreedy::CutOffStage::CO_Interf' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::CutOffStage::CO_Interf">CO_Interf</a>);</td></tr>
<tr><th id="2781">2781</th><td>    <b>if</b> (<a class="local col1 ref" href="#491CutOffEncountered" title='CutOffEncountered' data-ref="491CutOffEncountered">CutOffEncountered</a> == <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::CutOffStage::CO_Depth" title='(anonymous namespace)::RAGreedy::CutOffStage::CO_Depth' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::CutOffStage::CO_Depth">CO_Depth</a>)</td></tr>
<tr><th id="2782">2782</th><td>      <a class="local col8 ref" href="#488Ctx" title='Ctx' data-ref="488Ctx">Ctx</a>.<a class="ref" href="../../include/llvm/IR/LLVMContext.h.html#_ZN4llvm11LLVMContext9emitErrorERKNS_5TwineE" title='llvm::LLVMContext::emitError' data-ref="_ZN4llvm11LLVMContext9emitErrorERKNS_5TwineE">emitError</a>(<a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"register allocation failed: maximum depth for recoloring "</q></td></tr>
<tr><th id="2783">2783</th><td>                    <q>"reached. Use -fexhaustive-register-search to skip "</q></td></tr>
<tr><th id="2784">2784</th><td>                    <q>"cutoffs"</q>);</td></tr>
<tr><th id="2785">2785</th><td>    <b>else</b> <b>if</b> (<a class="local col1 ref" href="#491CutOffEncountered" title='CutOffEncountered' data-ref="491CutOffEncountered">CutOffEncountered</a> == <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::CutOffStage::CO_Interf" title='(anonymous namespace)::RAGreedy::CutOffStage::CO_Interf' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::CutOffStage::CO_Interf">CO_Interf</a>)</td></tr>
<tr><th id="2786">2786</th><td>      <a class="local col8 ref" href="#488Ctx" title='Ctx' data-ref="488Ctx">Ctx</a>.<a class="ref" href="../../include/llvm/IR/LLVMContext.h.html#_ZN4llvm11LLVMContext9emitErrorERKNS_5TwineE" title='llvm::LLVMContext::emitError' data-ref="_ZN4llvm11LLVMContext9emitErrorERKNS_5TwineE">emitError</a>(<a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"register allocation failed: maximum interference for "</q></td></tr>
<tr><th id="2787">2787</th><td>                    <q>"recoloring reached. Use -fexhaustive-register-search "</q></td></tr>
<tr><th id="2788">2788</th><td>                    <q>"to skip cutoffs"</q>);</td></tr>
<tr><th id="2789">2789</th><td>    <b>else</b> <b>if</b> (<a class="local col1 ref" href="#491CutOffEncountered" title='CutOffEncountered' data-ref="491CutOffEncountered">CutOffEncountered</a> == (<a class="tu enum" href="#(anonymousnamespace)::RAGreedy::CutOffStage::CO_Depth" title='(anonymous namespace)::RAGreedy::CutOffStage::CO_Depth' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::CutOffStage::CO_Depth">CO_Depth</a> | <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::CutOffStage::CO_Interf" title='(anonymous namespace)::RAGreedy::CutOffStage::CO_Interf' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::CutOffStage::CO_Interf">CO_Interf</a>))</td></tr>
<tr><th id="2790">2790</th><td>      <a class="local col8 ref" href="#488Ctx" title='Ctx' data-ref="488Ctx">Ctx</a>.<a class="ref" href="../../include/llvm/IR/LLVMContext.h.html#_ZN4llvm11LLVMContext9emitErrorERKNS_5TwineE" title='llvm::LLVMContext::emitError' data-ref="_ZN4llvm11LLVMContext9emitErrorERKNS_5TwineE">emitError</a>(<a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"register allocation failed: maximum interference and "</q></td></tr>
<tr><th id="2791">2791</th><td>                    <q>"depth for recoloring reached. Use "</q></td></tr>
<tr><th id="2792">2792</th><td>                    <q>"-fexhaustive-register-search to skip cutoffs"</q>);</td></tr>
<tr><th id="2793">2793</th><td>  }</td></tr>
<tr><th id="2794">2794</th><td>  <b>return</b> <a class="local col0 ref" href="#490Reg" title='Reg' data-ref="490Reg">Reg</a>;</td></tr>
<tr><th id="2795">2795</th><td>}</td></tr>
<tr><th id="2796">2796</th><td></td></tr>
<tr><th id="2797">2797</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy21tryAssignCSRFirstTimeERN4llvm12LiveIntervalERNS1_15AllocationOrderEjRjRNS1_15SmallVectorImplIjEE">/// Using a CSR for the first time has a cost because it causes push|pop</i></td></tr>
<tr><th id="2798">2798</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy21tryAssignCSRFirstTimeERN4llvm12LiveIntervalERNS1_15AllocationOrderEjRjRNS1_15SmallVectorImplIjEE">/// to be added to prologue|epilogue. Splitting a cold section of the live</i></td></tr>
<tr><th id="2799">2799</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy21tryAssignCSRFirstTimeERN4llvm12LiveIntervalERNS1_15AllocationOrderEjRjRNS1_15SmallVectorImplIjEE">/// range can have lower cost than using the CSR for the first time;</i></td></tr>
<tr><th id="2800">2800</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy21tryAssignCSRFirstTimeERN4llvm12LiveIntervalERNS1_15AllocationOrderEjRjRNS1_15SmallVectorImplIjEE">/// Spilling a live range in the cold path can have lower cost than using</i></td></tr>
<tr><th id="2801">2801</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy21tryAssignCSRFirstTimeERN4llvm12LiveIntervalERNS1_15AllocationOrderEjRjRNS1_15SmallVectorImplIjEE">/// the CSR for the first time. Returns the physical register if we decide</i></td></tr>
<tr><th id="2802">2802</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy21tryAssignCSRFirstTimeERN4llvm12LiveIntervalERNS1_15AllocationOrderEjRjRNS1_15SmallVectorImplIjEE">/// to use the CSR; otherwise return 0.</i></td></tr>
<tr><th id="2803">2803</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy21tryAssignCSRFirstTimeERN4llvm12LiveIntervalERNS1_15AllocationOrderEjRjRNS1_15SmallVectorImplIjEE" title='(anonymous namespace)::RAGreedy::tryAssignCSRFirstTime' data-type='unsigned int (anonymous namespace)::RAGreedy::tryAssignCSRFirstTime(llvm::LiveInterval &amp; VirtReg, llvm::AllocationOrder &amp; Order, unsigned int PhysReg, unsigned int &amp; CostPerUseLimit, SmallVectorImpl&lt;unsigned int&gt; &amp; NewVRegs)' data-ref="_ZN12_GLOBAL__N_18RAGreedy21tryAssignCSRFirstTimeERN4llvm12LiveIntervalERNS1_15AllocationOrderEjRjRNS1_15SmallVectorImplIjEE">tryAssignCSRFirstTime</dfn>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col2 decl" id="492VirtReg" title='VirtReg' data-type='llvm::LiveInterval &amp;' data-ref="492VirtReg">VirtReg</dfn>,</td></tr>
<tr><th id="2804">2804</th><td>                                         <a class="type" href="AllocationOrder.h.html#llvm::AllocationOrder" title='llvm::AllocationOrder' data-ref="llvm::AllocationOrder">AllocationOrder</a> &amp;<dfn class="local col3 decl" id="493Order" title='Order' data-type='llvm::AllocationOrder &amp;' data-ref="493Order">Order</dfn>,</td></tr>
<tr><th id="2805">2805</th><td>                                         <em>unsigned</em> <dfn class="local col4 decl" id="494PhysReg" title='PhysReg' data-type='unsigned int' data-ref="494PhysReg">PhysReg</dfn>,</td></tr>
<tr><th id="2806">2806</th><td>                                         <em>unsigned</em> &amp;<dfn class="local col5 decl" id="495CostPerUseLimit" title='CostPerUseLimit' data-type='unsigned int &amp;' data-ref="495CostPerUseLimit">CostPerUseLimit</dfn>,</td></tr>
<tr><th id="2807">2807</th><td>                                         <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col6 decl" id="496NewVRegs" title='NewVRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="496NewVRegs">NewVRegs</dfn>) {</td></tr>
<tr><th id="2808">2808</th><td>  <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_18RAGreedy8getStageERKN4llvm12LiveIntervalE" title='(anonymous namespace)::RAGreedy::getStage' data-use='c' data-ref="_ZNK12_GLOBAL__N_18RAGreedy8getStageERKN4llvm12LiveIntervalE">getStage</a>(<a class="local col2 ref" href="#492VirtReg" title='VirtReg' data-ref="492VirtReg">VirtReg</a>) == <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Spill" title='(anonymous namespace)::RAGreedy::LiveRangeStage::RS_Spill' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Spill">RS_Spill</a> &amp;&amp; <a class="local col2 ref" href="#492VirtReg" title='VirtReg' data-ref="492VirtReg">VirtReg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval11isSpillableEv" title='llvm::LiveInterval::isSpillable' data-ref="_ZNK4llvm12LiveInterval11isSpillableEv">isSpillable</a>()) {</td></tr>
<tr><th id="2809">2809</th><td>    <i>// We choose spill over using the CSR for the first time if the spill cost</i></td></tr>
<tr><th id="2810">2810</th><td><i>    // is lower than CSRCost.</i></td></tr>
<tr><th id="2811">2811</th><td>    <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SA" title='(anonymous namespace)::RAGreedy::SA' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SA">SA</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZN4llvm13SplitAnalysis7analyzeEPKNS_12LiveIntervalE" title='llvm::SplitAnalysis::analyze' data-ref="_ZN4llvm13SplitAnalysis7analyzeEPKNS_12LiveIntervalE">analyze</a>(&amp;<a class="local col2 ref" href="#492VirtReg" title='VirtReg' data-ref="492VirtReg">VirtReg</a>);</td></tr>
<tr><th id="2812">2812</th><td>    <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy13calcSpillCostEv" title='(anonymous namespace)::RAGreedy::calcSpillCost' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy13calcSpillCostEv">calcSpillCost</a>() <a class="ref" href="../../include/llvm/Support/BlockFrequency.h.html#_ZNK4llvm14BlockFrequencygeES0_" title='llvm::BlockFrequency::operator&gt;=' data-ref="_ZNK4llvm14BlockFrequencygeES0_">&gt;=</a> <a class="ref fake" href="../../include/llvm/Support/BlockFrequency.h.html#24" title='llvm::BlockFrequency::BlockFrequency' data-ref="_ZN4llvm14BlockFrequencyC1ERKS0_"></a><a class="tu member" href="#(anonymousnamespace)::RAGreedy::CSRCost" title='(anonymous namespace)::RAGreedy::CSRCost' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::CSRCost">CSRCost</a>)</td></tr>
<tr><th id="2813">2813</th><td>      <b>return</b> <a class="local col4 ref" href="#494PhysReg" title='PhysReg' data-ref="494PhysReg">PhysReg</a>;</td></tr>
<tr><th id="2814">2814</th><td></td></tr>
<tr><th id="2815">2815</th><td>    <i>// We are going to spill, set CostPerUseLimit to 1 to make sure that</i></td></tr>
<tr><th id="2816">2816</th><td><i>    // we will not use a callee-saved register in tryEvict.</i></td></tr>
<tr><th id="2817">2817</th><td>    <a class="local col5 ref" href="#495CostPerUseLimit" title='CostPerUseLimit' data-ref="495CostPerUseLimit">CostPerUseLimit</a> = <var>1</var>;</td></tr>
<tr><th id="2818">2818</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="2819">2819</th><td>  }</td></tr>
<tr><th id="2820">2820</th><td>  <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_18RAGreedy8getStageERKN4llvm12LiveIntervalE" title='(anonymous namespace)::RAGreedy::getStage' data-use='c' data-ref="_ZNK12_GLOBAL__N_18RAGreedy8getStageERKN4llvm12LiveIntervalE">getStage</a>(<a class="local col2 ref" href="#492VirtReg" title='VirtReg' data-ref="492VirtReg">VirtReg</a>) &lt; <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Split" title='(anonymous namespace)::RAGreedy::LiveRangeStage::RS_Split' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Split">RS_Split</a>) {</td></tr>
<tr><th id="2821">2821</th><td>    <i>// We choose pre-splitting over using the CSR for the first time if</i></td></tr>
<tr><th id="2822">2822</th><td><i>    // the cost of splitting is lower than CSRCost.</i></td></tr>
<tr><th id="2823">2823</th><td>    <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SA" title='(anonymous namespace)::RAGreedy::SA' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SA">SA</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="SplitKit.h.html#_ZN4llvm13SplitAnalysis7analyzeEPKNS_12LiveIntervalE" title='llvm::SplitAnalysis::analyze' data-ref="_ZN4llvm13SplitAnalysis7analyzeEPKNS_12LiveIntervalE">analyze</a>(&amp;<a class="local col2 ref" href="#492VirtReg" title='VirtReg' data-ref="492VirtReg">VirtReg</a>);</td></tr>
<tr><th id="2824">2824</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="497NumCands" title='NumCands' data-type='unsigned int' data-ref="497NumCands">NumCands</dfn> = <var>0</var>;</td></tr>
<tr><th id="2825">2825</th><td>    <a class="type" href="../../include/llvm/Support/BlockFrequency.h.html#llvm::BlockFrequency" title='llvm::BlockFrequency' data-ref="llvm::BlockFrequency">BlockFrequency</a> <dfn class="local col8 decl" id="498BestCost" title='BestCost' data-type='llvm::BlockFrequency' data-ref="498BestCost">BestCost</dfn> = <a class="ref fake" href="../../include/llvm/Support/BlockFrequency.h.html#24" title='llvm::BlockFrequency::BlockFrequency' data-ref="_ZN4llvm14BlockFrequencyC1ERKS0_"></a><a class="tu member" href="#(anonymousnamespace)::RAGreedy::CSRCost" title='(anonymous namespace)::RAGreedy::CSRCost' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::CSRCost">CSRCost</a>; <i>// Don't modify CSRCost.</i></td></tr>
<tr><th id="2826">2826</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="499BestCand" title='BestCand' data-type='unsigned int' data-ref="499BestCand">BestCand</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy24calculateRegionSplitCostERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_14BlockFrequencyERjbPb" title='(anonymous namespace)::RAGreedy::calculateRegionSplitCost' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy24calculateRegionSplitCostERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_14BlockFrequencyERjbPb">calculateRegionSplitCost</a>(<span class='refarg'><a class="local col2 ref" href="#492VirtReg" title='VirtReg' data-ref="492VirtReg">VirtReg</a></span>, <span class='refarg'><a class="local col3 ref" href="#493Order" title='Order' data-ref="493Order">Order</a></span>, <span class='refarg'><a class="local col8 ref" href="#498BestCost" title='BestCost' data-ref="498BestCost">BestCost</a></span>,</td></tr>
<tr><th id="2827">2827</th><td>                                                 <span class='refarg'><a class="local col7 ref" href="#497NumCands" title='NumCands' data-ref="497NumCands">NumCands</a></span>, <b>true</b> <i>/*IgnoreCSR*/</i>);</td></tr>
<tr><th id="2828">2828</th><td>    <b>if</b> (<a class="local col9 ref" href="#499BestCand" title='BestCand' data-ref="499BestCand">BestCand</a> == <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::NoCand" title='(anonymous namespace)::RAGreedy::NoCand' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::NoCand">NoCand</a>)</td></tr>
<tr><th id="2829">2829</th><td>      <i>// Use the CSR if we can't find a region split below CSRCost.</i></td></tr>
<tr><th id="2830">2830</th><td>      <b>return</b> <a class="local col4 ref" href="#494PhysReg" title='PhysReg' data-ref="494PhysReg">PhysReg</a>;</td></tr>
<tr><th id="2831">2831</th><td></td></tr>
<tr><th id="2832">2832</th><td>    <i>// Perform the actual pre-splitting.</i></td></tr>
<tr><th id="2833">2833</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy13doRegionSplitERN4llvm12LiveIntervalEjbRNS1_15SmallVectorImplIjEE" title='(anonymous namespace)::RAGreedy::doRegionSplit' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy13doRegionSplitERN4llvm12LiveIntervalEjbRNS1_15SmallVectorImplIjEE">doRegionSplit</a>(<span class='refarg'><a class="local col2 ref" href="#492VirtReg" title='VirtReg' data-ref="492VirtReg">VirtReg</a></span>, <a class="local col9 ref" href="#499BestCand" title='BestCand' data-ref="499BestCand">BestCand</a>, <b>false</b><i>/*HasCompact*/</i>, <span class='refarg'><a class="local col6 ref" href="#496NewVRegs" title='NewVRegs' data-ref="496NewVRegs">NewVRegs</a></span>);</td></tr>
<tr><th id="2834">2834</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="2835">2835</th><td>  }</td></tr>
<tr><th id="2836">2836</th><td>  <b>return</b> <a class="local col4 ref" href="#494PhysReg" title='PhysReg' data-ref="494PhysReg">PhysReg</a>;</td></tr>
<tr><th id="2837">2837</th><td>}</td></tr>
<tr><th id="2838">2838</th><td></td></tr>
<tr><th id="2839">2839</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy21aboutToRemoveIntervalERN4llvm12LiveIntervalE" title='(anonymous namespace)::RAGreedy::aboutToRemoveInterval' data-type='void (anonymous namespace)::RAGreedy::aboutToRemoveInterval(llvm::LiveInterval &amp; LI)' data-ref="_ZN12_GLOBAL__N_18RAGreedy21aboutToRemoveIntervalERN4llvm12LiveIntervalE">aboutToRemoveInterval</dfn>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col0 decl" id="500LI" title='LI' data-type='llvm::LiveInterval &amp;' data-ref="500LI">LI</dfn>) {</td></tr>
<tr><th id="2840">2840</th><td>  <i>// Do not keep invalid information around.</i></td></tr>
<tr><th id="2841">2841</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SetOfBrokenHints" title='(anonymous namespace)::RAGreedy::SetOfBrokenHints' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SetOfBrokenHints">SetOfBrokenHints</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6removeERKT_" title='llvm::SetVector::remove' data-ref="_ZN4llvm9SetVector6removeERKT_">remove</a>(&amp;<a class="local col0 ref" href="#500LI" title='LI' data-ref="500LI">LI</a>);</td></tr>
<tr><th id="2842">2842</th><td>}</td></tr>
<tr><th id="2843">2843</th><td></td></tr>
<tr><th id="2844">2844</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy17initializeCSRCostEv" title='(anonymous namespace)::RAGreedy::initializeCSRCost' data-type='void (anonymous namespace)::RAGreedy::initializeCSRCost()' data-ref="_ZN12_GLOBAL__N_18RAGreedy17initializeCSRCostEv">initializeCSRCost</dfn>() {</td></tr>
<tr><th id="2845">2845</th><td>  <i>// We use the larger one out of the command-line option and the value report</i></td></tr>
<tr><th id="2846">2846</th><td><i>  // by TRI.</i></td></tr>
<tr><th id="2847">2847</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::CSRCost" title='(anonymous namespace)::RAGreedy::CSRCost' data-use='w' data-ref="(anonymousnamespace)::RAGreedy::CSRCost">CSRCost</a> <a class="ref" href="../../include/llvm/Support/BlockFrequency.h.html#24" title='llvm::BlockFrequency::operator=' data-ref="_ZN4llvm14BlockFrequencyaSEOS0_">=</a> <a class="type" href="../../include/llvm/Support/BlockFrequency.h.html#llvm::BlockFrequency" title='llvm::BlockFrequency' data-ref="llvm::BlockFrequency">BlockFrequency</a><a class="ref" href="../../include/llvm/Support/BlockFrequency.h.html#_ZN4llvm14BlockFrequencyC1Em" title='llvm::BlockFrequency::BlockFrequency' data-ref="_ZN4llvm14BlockFrequencyC1Em">(</a></td></tr>
<tr><th id="2848">2848</th><td>      <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>((<em>unsigned</em>)<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#CSRFirstTimeCost" title='CSRFirstTimeCost' data-use='m' data-ref="CSRFirstTimeCost">CSRFirstTimeCost</a>, <a class="tu member" href="#(anonymousnamespace)::RAGreedy::TRI" title='(anonymous namespace)::RAGreedy::TRI' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::TRI">TRI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo18getCSRFirstUseCostEv" title='llvm::TargetRegisterInfo::getCSRFirstUseCost' data-ref="_ZNK4llvm18TargetRegisterInfo18getCSRFirstUseCostEv">getCSRFirstUseCost</a>()));</td></tr>
<tr><th id="2849">2849</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::RAGreedy::CSRCost" title='(anonymous namespace)::RAGreedy::CSRCost' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::CSRCost">CSRCost</a>.<a class="ref" href="../../include/llvm/Support/BlockFrequency.h.html#_ZNK4llvm14BlockFrequency12getFrequencyEv" title='llvm::BlockFrequency::getFrequency' data-ref="_ZNK4llvm14BlockFrequency12getFrequencyEv">getFrequency</a>())</td></tr>
<tr><th id="2850">2850</th><td>    <b>return</b>;</td></tr>
<tr><th id="2851">2851</th><td></td></tr>
<tr><th id="2852">2852</th><td>  <i>// Raw cost is relative to Entry == 2^14; scale it appropriately.</i></td></tr>
<tr><th id="2853">2853</th><td>  <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="501ActualEntry" title='ActualEntry' data-type='uint64_t' data-ref="501ActualEntry">ActualEntry</dfn> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::MBFI" title='(anonymous namespace)::RAGreedy::MBFI' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::MBFI">MBFI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBlockFrequencyInfo.h.html#_ZNK4llvm25MachineBlockFrequencyInfo12getEntryFreqEv" title='llvm::MachineBlockFrequencyInfo::getEntryFreq' data-ref="_ZNK4llvm25MachineBlockFrequencyInfo12getEntryFreqEv">getEntryFreq</a>();</td></tr>
<tr><th id="2854">2854</th><td>  <b>if</b> (!<a class="local col1 ref" href="#501ActualEntry" title='ActualEntry' data-ref="501ActualEntry">ActualEntry</a>) {</td></tr>
<tr><th id="2855">2855</th><td>    <a class="tu member" href="#(anonymousnamespace)::RAGreedy::CSRCost" title='(anonymous namespace)::RAGreedy::CSRCost' data-use='w' data-ref="(anonymousnamespace)::RAGreedy::CSRCost">CSRCost</a> <a class="ref" href="../../include/llvm/Support/BlockFrequency.h.html#24" title='llvm::BlockFrequency::operator=' data-ref="_ZN4llvm14BlockFrequencyaSEOS0_">=</a> <a class="ref fake" href="../../include/llvm/Support/BlockFrequency.h.html#_ZN4llvm14BlockFrequencyC1Em" title='llvm::BlockFrequency::BlockFrequency' data-ref="_ZN4llvm14BlockFrequencyC1Em"></a><var>0</var>;</td></tr>
<tr><th id="2856">2856</th><td>    <b>return</b>;</td></tr>
<tr><th id="2857">2857</th><td>  }</td></tr>
<tr><th id="2858">2858</th><td>  <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="502FixedEntry" title='FixedEntry' data-type='uint64_t' data-ref="502FixedEntry">FixedEntry</dfn> = <var>1</var> &lt;&lt; <var>14</var>;</td></tr>
<tr><th id="2859">2859</th><td>  <b>if</b> (<a class="local col1 ref" href="#501ActualEntry" title='ActualEntry' data-ref="501ActualEntry">ActualEntry</a> &lt; <a class="local col2 ref" href="#502FixedEntry" title='FixedEntry' data-ref="502FixedEntry">FixedEntry</a>)</td></tr>
<tr><th id="2860">2860</th><td>    <a class="tu member" href="#(anonymousnamespace)::RAGreedy::CSRCost" title='(anonymous namespace)::RAGreedy::CSRCost' data-use='w' data-ref="(anonymousnamespace)::RAGreedy::CSRCost">CSRCost</a> <a class="ref" href="../../include/llvm/Support/BlockFrequency.h.html#_ZN4llvm14BlockFrequencymLENS_17BranchProbabilityE" title='llvm::BlockFrequency::operator*=' data-ref="_ZN4llvm14BlockFrequencymLENS_17BranchProbabilityE">*=</a> <a class="type" href="../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability">BranchProbability</a><a class="ref" href="../../include/llvm/Support/BranchProbability.h.html#_ZN4llvm17BranchProbabilityC1Ejj" title='llvm::BranchProbability::BranchProbability' data-ref="_ZN4llvm17BranchProbabilityC1Ejj">(</a><a class="local col1 ref" href="#501ActualEntry" title='ActualEntry' data-ref="501ActualEntry">ActualEntry</a>, <a class="local col2 ref" href="#502FixedEntry" title='FixedEntry' data-ref="502FixedEntry">FixedEntry</a>);</td></tr>
<tr><th id="2861">2861</th><td>  <b>else</b> <b>if</b> (<a class="local col1 ref" href="#501ActualEntry" title='ActualEntry' data-ref="501ActualEntry">ActualEntry</a> &lt;= <a class="macro" href="../../../../include/stdint.h.html#139" title="(4294967295U)" data-ref="_M/UINT32_MAX">UINT32_MAX</a>)</td></tr>
<tr><th id="2862">2862</th><td>    <i>// Invert the fraction and divide.</i></td></tr>
<tr><th id="2863">2863</th><td>    <a class="tu member" href="#(anonymousnamespace)::RAGreedy::CSRCost" title='(anonymous namespace)::RAGreedy::CSRCost' data-use='w' data-ref="(anonymousnamespace)::RAGreedy::CSRCost">CSRCost</a> <a class="ref" href="../../include/llvm/Support/BlockFrequency.h.html#_ZN4llvm14BlockFrequencydVENS_17BranchProbabilityE" title='llvm::BlockFrequency::operator/=' data-ref="_ZN4llvm14BlockFrequencydVENS_17BranchProbabilityE">/=</a> <a class="type" href="../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability">BranchProbability</a><a class="ref" href="../../include/llvm/Support/BranchProbability.h.html#_ZN4llvm17BranchProbabilityC1Ejj" title='llvm::BranchProbability::BranchProbability' data-ref="_ZN4llvm17BranchProbabilityC1Ejj">(</a><a class="local col2 ref" href="#502FixedEntry" title='FixedEntry' data-ref="502FixedEntry">FixedEntry</a>, <a class="local col1 ref" href="#501ActualEntry" title='ActualEntry' data-ref="501ActualEntry">ActualEntry</a>);</td></tr>
<tr><th id="2864">2864</th><td>  <b>else</b></td></tr>
<tr><th id="2865">2865</th><td>    <i>// Can't use BranchProbability in general, since it takes 32-bit numbers.</i></td></tr>
<tr><th id="2866">2866</th><td>    <a class="tu member" href="#(anonymousnamespace)::RAGreedy::CSRCost" title='(anonymous namespace)::RAGreedy::CSRCost' data-use='w' data-ref="(anonymousnamespace)::RAGreedy::CSRCost">CSRCost</a> <a class="ref" href="../../include/llvm/Support/BlockFrequency.h.html#24" title='llvm::BlockFrequency::operator=' data-ref="_ZN4llvm14BlockFrequencyaSEOS0_">=</a> <a class="ref fake" href="../../include/llvm/Support/BlockFrequency.h.html#_ZN4llvm14BlockFrequencyC1Em" title='llvm::BlockFrequency::BlockFrequency' data-ref="_ZN4llvm14BlockFrequencyC1Em"></a><a class="tu member" href="#(anonymousnamespace)::RAGreedy::CSRCost" title='(anonymous namespace)::RAGreedy::CSRCost' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::CSRCost">CSRCost</a>.<a class="ref" href="../../include/llvm/Support/BlockFrequency.h.html#_ZNK4llvm14BlockFrequency12getFrequencyEv" title='llvm::BlockFrequency::getFrequency' data-ref="_ZNK4llvm14BlockFrequency12getFrequencyEv">getFrequency</a>() * (<a class="local col1 ref" href="#501ActualEntry" title='ActualEntry' data-ref="501ActualEntry">ActualEntry</a> / <a class="local col2 ref" href="#502FixedEntry" title='FixedEntry' data-ref="502FixedEntry">FixedEntry</a>);</td></tr>
<tr><th id="2867">2867</th><td>}</td></tr>
<tr><th id="2868">2868</th><td></td></tr>
<tr><th id="2869">2869</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy15collectHintInfoEjRN4llvm11SmallVectorINS0_8HintInfoELj4EEE">/// Collect the hint info for<span class="command"> \p</span> <span class="arg">Reg.</span></i></td></tr>
<tr><th id="2870">2870</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy15collectHintInfoEjRN4llvm11SmallVectorINS0_8HintInfoELj4EEE">/// The results are stored into<span class="command"> \p</span> <span class="arg">Out.</span></i></td></tr>
<tr><th id="2871">2871</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy15collectHintInfoEjRN4llvm11SmallVectorINS0_8HintInfoELj4EEE">///<span class="command"> \p</span> <span class="arg">Out</span> is not cleared before being populated.</i></td></tr>
<tr><th id="2872">2872</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy15collectHintInfoEjRN4llvm11SmallVectorINS0_8HintInfoELj4EEE" title='(anonymous namespace)::RAGreedy::collectHintInfo' data-type='void (anonymous namespace)::RAGreedy::collectHintInfo(unsigned int Reg, HintsInfo &amp; Out)' data-ref="_ZN12_GLOBAL__N_18RAGreedy15collectHintInfoEjRN4llvm11SmallVectorINS0_8HintInfoELj4EEE">collectHintInfo</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="503Reg" title='Reg' data-type='unsigned int' data-ref="503Reg">Reg</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::RAGreedy::HintsInfo" title='(anonymous namespace)::RAGreedy::HintsInfo' data-type='SmallVector&lt;(anonymous namespace)::RAGreedy::HintInfo, 4&gt;' data-ref="(anonymousnamespace)::RAGreedy::HintsInfo">HintsInfo</a> &amp;<dfn class="local col4 decl" id="504Out" title='Out' data-type='HintsInfo &amp;' data-ref="504Out">Out</dfn>) {</td></tr>
<tr><th id="2873">2873</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="505Instr" title='Instr' data-type='const llvm::MachineInstr &amp;' data-ref="505Instr">Instr</dfn> : <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::MRI" title='llvm::RegAllocBase::MRI' data-ref="llvm::RegAllocBase::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo22reg_nodbg_instructionsEj" title='llvm::MachineRegisterInfo::reg_nodbg_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo22reg_nodbg_instructionsEj">reg_nodbg_instructions</a>(<a class="local col3 ref" href="#503Reg" title='Reg' data-ref="503Reg">Reg</a>)) {</td></tr>
<tr><th id="2874">2874</th><td>    <b>if</b> (!<a class="local col5 ref" href="#505Instr" title='Instr' data-ref="505Instr">Instr</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isFullCopyEv" title='llvm::MachineInstr::isFullCopy' data-ref="_ZNK4llvm12MachineInstr10isFullCopyEv">isFullCopy</a>())</td></tr>
<tr><th id="2875">2875</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2876">2876</th><td>    <i>// Look for the other end of the copy.</i></td></tr>
<tr><th id="2877">2877</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="506OtherReg" title='OtherReg' data-type='unsigned int' data-ref="506OtherReg">OtherReg</dfn> = <a class="local col5 ref" href="#505Instr" title='Instr' data-ref="505Instr">Instr</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2878">2878</th><td>    <b>if</b> (<a class="local col6 ref" href="#506OtherReg" title='OtherReg' data-ref="506OtherReg">OtherReg</a> == <a class="local col3 ref" href="#503Reg" title='Reg' data-ref="503Reg">Reg</a>) {</td></tr>
<tr><th id="2879">2879</th><td>      <a class="local col6 ref" href="#506OtherReg" title='OtherReg' data-ref="506OtherReg">OtherReg</a> = <a class="local col5 ref" href="#505Instr" title='Instr' data-ref="505Instr">Instr</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2880">2880</th><td>      <b>if</b> (<a class="local col6 ref" href="#506OtherReg" title='OtherReg' data-ref="506OtherReg">OtherReg</a> == <a class="local col3 ref" href="#503Reg" title='Reg' data-ref="503Reg">Reg</a>)</td></tr>
<tr><th id="2881">2881</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2882">2882</th><td>    }</td></tr>
<tr><th id="2883">2883</th><td>    <i>// Get the current assignment.</i></td></tr>
<tr><th id="2884">2884</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="507OtherPhysReg" title='OtherPhysReg' data-type='unsigned int' data-ref="507OtherPhysReg">OtherPhysReg</dfn> = <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col6 ref" href="#506OtherReg" title='OtherReg' data-ref="506OtherReg">OtherReg</a>)</td></tr>
<tr><th id="2885">2885</th><td>                                ? <a class="local col6 ref" href="#506OtherReg" title='OtherReg' data-ref="506OtherReg">OtherReg</a></td></tr>
<tr><th id="2886">2886</th><td>                                : <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::VRM" title='llvm::RegAllocBase::VRM' data-ref="llvm::RegAllocBase::VRM">VRM</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap7getPhysEj" title='llvm::VirtRegMap::getPhys' data-ref="_ZNK4llvm10VirtRegMap7getPhysEj">getPhys</a>(<a class="local col6 ref" href="#506OtherReg" title='OtherReg' data-ref="506OtherReg">OtherReg</a>);</td></tr>
<tr><th id="2887">2887</th><td>    <i>// Push the collected information.</i></td></tr>
<tr><th id="2888">2888</th><td>    <a class="local col4 ref" href="#504Out" title='Out' data-ref="504Out">Out</a>.<a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-use='c' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="tu type" href="#(anonymousnamespace)::RAGreedy::HintInfo" title='(anonymous namespace)::RAGreedy::HintInfo' data-ref="(anonymousnamespace)::RAGreedy::HintInfo">HintInfo</a><a class="tu ref" href="#_ZN12_GLOBAL__N_18RAGreedy8HintInfoC1EN4llvm14BlockFrequencyEjj" title='(anonymous namespace)::RAGreedy::HintInfo::HintInfo' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy8HintInfoC1EN4llvm14BlockFrequencyEjj">(</a><a class="tu member" href="#(anonymousnamespace)::RAGreedy::MBFI" title='(anonymous namespace)::RAGreedy::MBFI' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::MBFI">MBFI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBlockFrequencyInfo.h.html#_ZNK4llvm25MachineBlockFrequencyInfo12getBlockFreqEPKNS_17MachineBasicBlockE" title='llvm::MachineBlockFrequencyInfo::getBlockFreq' data-ref="_ZNK4llvm25MachineBlockFrequencyInfo12getBlockFreqEPKNS_17MachineBasicBlockE">getBlockFreq</a>(<a class="local col5 ref" href="#505Instr" title='Instr' data-ref="505Instr">Instr</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()), <a class="local col6 ref" href="#506OtherReg" title='OtherReg' data-ref="506OtherReg">OtherReg</a>,</td></tr>
<tr><th id="2889">2889</th><td>                           <a class="local col7 ref" href="#507OtherPhysReg" title='OtherPhysReg' data-ref="507OtherPhysReg">OtherPhysReg</a>));</td></tr>
<tr><th id="2890">2890</th><td>  }</td></tr>
<tr><th id="2891">2891</th><td>}</td></tr>
<tr><th id="2892">2892</th><td></td></tr>
<tr><th id="2893">2893</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy17getBrokenHintFreqERKN4llvm11SmallVectorINS0_8HintInfoELj4EEEj">/// Using the given<span class="command"> \p</span> <span class="arg">List,</span> compute the cost of the broken hints if</i></td></tr>
<tr><th id="2894">2894</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy17getBrokenHintFreqERKN4llvm11SmallVectorINS0_8HintInfoELj4EEEj">///<span class="command"> \p</span> <span class="arg">PhysReg</span> was used.</i></td></tr>
<tr><th id="2895">2895</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy17getBrokenHintFreqERKN4llvm11SmallVectorINS0_8HintInfoELj4EEEj">/// <span class="command">\return</span> The cost of<span class="command"> \p</span> <span class="arg">List</span> for<span class="command"> \p</span> <span class="arg">PhysReg.</span></i></td></tr>
<tr><th id="2896">2896</th><td><a class="type" href="../../include/llvm/Support/BlockFrequency.h.html#llvm::BlockFrequency" title='llvm::BlockFrequency' data-ref="llvm::BlockFrequency">BlockFrequency</a> <a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy17getBrokenHintFreqERKN4llvm11SmallVectorINS0_8HintInfoELj4EEEj" title='(anonymous namespace)::RAGreedy::getBrokenHintFreq' data-type='llvm::BlockFrequency (anonymous namespace)::RAGreedy::getBrokenHintFreq(const HintsInfo &amp; List, unsigned int PhysReg)' data-ref="_ZN12_GLOBAL__N_18RAGreedy17getBrokenHintFreqERKN4llvm11SmallVectorINS0_8HintInfoELj4EEEj">getBrokenHintFreq</dfn>(<em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::RAGreedy::HintsInfo" title='(anonymous namespace)::RAGreedy::HintsInfo' data-type='SmallVector&lt;(anonymous namespace)::RAGreedy::HintInfo, 4&gt;' data-ref="(anonymousnamespace)::RAGreedy::HintsInfo">HintsInfo</a> &amp;<dfn class="local col8 decl" id="508List" title='List' data-type='const HintsInfo &amp;' data-ref="508List">List</dfn>,</td></tr>
<tr><th id="2897">2897</th><td>                                           <em>unsigned</em> <dfn class="local col9 decl" id="509PhysReg" title='PhysReg' data-type='unsigned int' data-ref="509PhysReg">PhysReg</dfn>) {</td></tr>
<tr><th id="2898">2898</th><td>  <a class="type" href="../../include/llvm/Support/BlockFrequency.h.html#llvm::BlockFrequency" title='llvm::BlockFrequency' data-ref="llvm::BlockFrequency">BlockFrequency</a> <dfn class="local col0 decl" id="510Cost" title='Cost' data-type='llvm::BlockFrequency' data-ref="510Cost">Cost</dfn> = <a class="ref fake" href="../../include/llvm/Support/BlockFrequency.h.html#_ZN4llvm14BlockFrequencyC1Em" title='llvm::BlockFrequency::BlockFrequency' data-ref="_ZN4llvm14BlockFrequencyC1Em"></a><var>0</var>;</td></tr>
<tr><th id="2899">2899</th><td>  <b>for</b> (<em>const</em> <a class="tu type" href="#(anonymousnamespace)::RAGreedy::HintInfo" title='(anonymous namespace)::RAGreedy::HintInfo' data-ref="(anonymousnamespace)::RAGreedy::HintInfo">HintInfo</a> &amp;<dfn class="local col1 decl" id="511Info" title='Info' data-type='const (anonymous namespace)::RAGreedy::HintInfo &amp;' data-ref="511Info">Info</dfn> : <a class="local col8 ref" href="#508List" title='List' data-ref="508List">List</a>) {</td></tr>
<tr><th id="2900">2900</th><td>    <b>if</b> (<a class="local col1 ref" href="#511Info" title='Info' data-ref="511Info">Info</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::HintInfo::PhysReg" title='(anonymous namespace)::RAGreedy::HintInfo::PhysReg' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::HintInfo::PhysReg">PhysReg</a> != <a class="local col9 ref" href="#509PhysReg" title='PhysReg' data-ref="509PhysReg">PhysReg</a>)</td></tr>
<tr><th id="2901">2901</th><td>      <a class="local col0 ref" href="#510Cost" title='Cost' data-ref="510Cost">Cost</a> <a class="ref" href="../../include/llvm/Support/BlockFrequency.h.html#_ZN4llvm14BlockFrequencypLES0_" title='llvm::BlockFrequency::operator+=' data-ref="_ZN4llvm14BlockFrequencypLES0_">+=</a> <a class="ref fake" href="../../include/llvm/Support/BlockFrequency.h.html#24" title='llvm::BlockFrequency::BlockFrequency' data-ref="_ZN4llvm14BlockFrequencyC1ERKS0_"></a><a class="local col1 ref" href="#511Info" title='Info' data-ref="511Info">Info</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::HintInfo::Freq" title='(anonymous namespace)::RAGreedy::HintInfo::Freq' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::HintInfo::Freq">Freq</a>;</td></tr>
<tr><th id="2902">2902</th><td>  }</td></tr>
<tr><th id="2903">2903</th><td>  <b>return</b> <a class="local col0 ref" href="#510Cost" title='Cost' data-ref="510Cost">Cost</a>;</td></tr>
<tr><th id="2904">2904</th><td>}</td></tr>
<tr><th id="2905">2905</th><td></td></tr>
<tr><th id="2906">2906</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy17tryHintRecoloringERN4llvm12LiveIntervalE">/// Using the register assigned to<span class="command"> \p</span> <span class="arg">VirtReg,</span> try to recolor</i></td></tr>
<tr><th id="2907">2907</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy17tryHintRecoloringERN4llvm12LiveIntervalE">/// all the live ranges that are copy-related with<span class="command"> \p</span> <span class="arg">VirtReg.</span></i></td></tr>
<tr><th id="2908">2908</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy17tryHintRecoloringERN4llvm12LiveIntervalE">/// The recoloring is then propagated to all the live-ranges that have</i></td></tr>
<tr><th id="2909">2909</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy17tryHintRecoloringERN4llvm12LiveIntervalE">/// been recolored and so on, until no more copies can be coalesced or</i></td></tr>
<tr><th id="2910">2910</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy17tryHintRecoloringERN4llvm12LiveIntervalE">/// it is not profitable.</i></td></tr>
<tr><th id="2911">2911</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy17tryHintRecoloringERN4llvm12LiveIntervalE">/// For a given live range, profitability is determined by the sum of the</i></td></tr>
<tr><th id="2912">2912</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy17tryHintRecoloringERN4llvm12LiveIntervalE">/// frequencies of the non-identity copies it would introduce with the old</i></td></tr>
<tr><th id="2913">2913</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy17tryHintRecoloringERN4llvm12LiveIntervalE">/// and new register.</i></td></tr>
<tr><th id="2914">2914</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy17tryHintRecoloringERN4llvm12LiveIntervalE" title='(anonymous namespace)::RAGreedy::tryHintRecoloring' data-type='void (anonymous namespace)::RAGreedy::tryHintRecoloring(llvm::LiveInterval &amp; VirtReg)' data-ref="_ZN12_GLOBAL__N_18RAGreedy17tryHintRecoloringERN4llvm12LiveIntervalE">tryHintRecoloring</dfn>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col2 decl" id="512VirtReg" title='VirtReg' data-type='llvm::LiveInterval &amp;' data-ref="512VirtReg">VirtReg</dfn>) {</td></tr>
<tr><th id="2915">2915</th><td>  <i>// We have a broken hint, check if it is possible to fix it by</i></td></tr>
<tr><th id="2916">2916</th><td><i>  // reusing PhysReg for the copy-related live-ranges. Indeed, we evicted</i></td></tr>
<tr><th id="2917">2917</th><td><i>  // some register and PhysReg may be available for the other live-ranges.</i></td></tr>
<tr><th id="2918">2918</th><td>  <a class="type" href="../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSetC1Ev" title='llvm::SmallSet::SmallSet&lt;T, N, C&gt;' data-ref="_ZN4llvm8SmallSetC1Ev"></a><dfn class="local col3 decl" id="513Visited" title='Visited' data-type='SmallSet&lt;unsigned int, 4&gt;' data-ref="513Visited">Visited</dfn>;</td></tr>
<tr><th id="2919">2919</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>2</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="514RecoloringCandidates" title='RecoloringCandidates' data-type='SmallVector&lt;unsigned int, 2&gt;' data-ref="514RecoloringCandidates">RecoloringCandidates</dfn>;</td></tr>
<tr><th id="2920">2920</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::RAGreedy::HintsInfo" title='(anonymous namespace)::RAGreedy::HintsInfo' data-type='SmallVector&lt;(anonymous namespace)::RAGreedy::HintInfo, 4&gt;' data-ref="(anonymousnamespace)::RAGreedy::HintsInfo">HintsInfo</a> <a class="tu ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-use='c' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="515Info" title='Info' data-type='HintsInfo' data-ref="515Info">Info</dfn>;</td></tr>
<tr><th id="2921">2921</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="516Reg" title='Reg' data-type='unsigned int' data-ref="516Reg">Reg</dfn> = <a class="local col2 ref" href="#512VirtReg" title='VirtReg' data-ref="512VirtReg">VirtReg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>;</td></tr>
<tr><th id="2922">2922</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="517PhysReg" title='PhysReg' data-type='unsigned int' data-ref="517PhysReg">PhysReg</dfn> = <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::VRM" title='llvm::RegAllocBase::VRM' data-ref="llvm::RegAllocBase::VRM">VRM</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap7getPhysEj" title='llvm::VirtRegMap::getPhys' data-ref="_ZNK4llvm10VirtRegMap7getPhysEj">getPhys</a>(<a class="local col6 ref" href="#516Reg" title='Reg' data-ref="516Reg">Reg</a>);</td></tr>
<tr><th id="2923">2923</th><td>  <i>// Start the recoloring algorithm from the input live-interval, then</i></td></tr>
<tr><th id="2924">2924</th><td><i>  // it will propagate to the ones that are copy-related with it.</i></td></tr>
<tr><th id="2925">2925</th><td>  <a class="local col3 ref" href="#513Visited" title='Visited' data-ref="513Visited">Visited</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="local col6 ref" href="#516Reg" title='Reg' data-ref="516Reg">Reg</a>);</td></tr>
<tr><th id="2926">2926</th><td>  <a class="local col4 ref" href="#514RecoloringCandidates" title='RecoloringCandidates' data-ref="514RecoloringCandidates">RecoloringCandidates</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col6 ref" href="#516Reg" title='Reg' data-ref="516Reg">Reg</a>);</td></tr>
<tr><th id="2927">2927</th><td></td></tr>
<tr><th id="2928">2928</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Trying to reconcile hints for: &quot; &lt;&lt; printReg(Reg, TRI) &lt;&lt; &apos;(&apos; &lt;&lt; printReg(PhysReg, TRI) &lt;&lt; &quot;)\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Trying to reconcile hints for: "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col6 ref" href="#516Reg" title='Reg' data-ref="516Reg">Reg</a>, <a class="tu member" href="#(anonymousnamespace)::RAGreedy::TRI" title='(anonymous namespace)::RAGreedy::TRI' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::TRI">TRI</a>)</td></tr>
<tr><th id="2929">2929</th><td>                    <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'('</kbd> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col7 ref" href="#517PhysReg" title='PhysReg' data-ref="517PhysReg">PhysReg</a>, <a class="tu member" href="#(anonymousnamespace)::RAGreedy::TRI" title='(anonymous namespace)::RAGreedy::TRI' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>")\n"</q>);</td></tr>
<tr><th id="2930">2930</th><td></td></tr>
<tr><th id="2931">2931</th><td>  <b>do</b> {</td></tr>
<tr><th id="2932">2932</th><td>    <a class="local col6 ref" href="#516Reg" title='Reg' data-ref="516Reg">Reg</a> = <a class="local col4 ref" href="#514RecoloringCandidates" title='RecoloringCandidates' data-ref="514RecoloringCandidates">RecoloringCandidates</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>();</td></tr>
<tr><th id="2933">2933</th><td></td></tr>
<tr><th id="2934">2934</th><td>    <i>// We cannot recolor physical register.</i></td></tr>
<tr><th id="2935">2935</th><td>    <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col6 ref" href="#516Reg" title='Reg' data-ref="516Reg">Reg</a>))</td></tr>
<tr><th id="2936">2936</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2937">2937</th><td></td></tr>
<tr><th id="2938">2938</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (VRM-&gt;hasPhys(Reg) &amp;&amp; &quot;We have unallocated variable!!&quot;) ? void (0) : __assert_fail (&quot;VRM-&gt;hasPhys(Reg) &amp;&amp; \&quot;We have unallocated variable!!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocGreedy.cpp&quot;, 2938, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::VRM" title='llvm::RegAllocBase::VRM' data-ref="llvm::RegAllocBase::VRM">VRM</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap7hasPhysEj" title='llvm::VirtRegMap::hasPhys' data-ref="_ZNK4llvm10VirtRegMap7hasPhysEj">hasPhys</a>(<a class="local col6 ref" href="#516Reg" title='Reg' data-ref="516Reg">Reg</a>) &amp;&amp; <q>"We have unallocated variable!!"</q>);</td></tr>
<tr><th id="2939">2939</th><td></td></tr>
<tr><th id="2940">2940</th><td>    <i>// Get the live interval mapped with this virtual register to be able</i></td></tr>
<tr><th id="2941">2941</th><td><i>    // to check for the interference with the new color.</i></td></tr>
<tr><th id="2942">2942</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col8 decl" id="518LI" title='LI' data-type='llvm::LiveInterval &amp;' data-ref="518LI">LI</dfn> = <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::LIS" title='llvm::RegAllocBase::LIS' data-ref="llvm::RegAllocBase::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col6 ref" href="#516Reg" title='Reg' data-ref="516Reg">Reg</a>);</td></tr>
<tr><th id="2943">2943</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="519CurrPhys" title='CurrPhys' data-type='unsigned int' data-ref="519CurrPhys">CurrPhys</dfn> = <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::VRM" title='llvm::RegAllocBase::VRM' data-ref="llvm::RegAllocBase::VRM">VRM</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap7getPhysEj" title='llvm::VirtRegMap::getPhys' data-ref="_ZNK4llvm10VirtRegMap7getPhysEj">getPhys</a>(<a class="local col6 ref" href="#516Reg" title='Reg' data-ref="516Reg">Reg</a>);</td></tr>
<tr><th id="2944">2944</th><td>    <i>// Check that the new color matches the register class constraints and</i></td></tr>
<tr><th id="2945">2945</th><td><i>    // that it is free for this live range.</i></td></tr>
<tr><th id="2946">2946</th><td>    <b>if</b> (<a class="local col9 ref" href="#519CurrPhys" title='CurrPhys' data-ref="519CurrPhys">CurrPhys</a> != <a class="local col7 ref" href="#517PhysReg" title='PhysReg' data-ref="517PhysReg">PhysReg</a> &amp;&amp; (!<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::MRI" title='llvm::RegAllocBase::MRI' data-ref="llvm::RegAllocBase::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col6 ref" href="#516Reg" title='Reg' data-ref="516Reg">Reg</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsEj" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsEj">contains</a>(<a class="local col7 ref" href="#517PhysReg" title='PhysReg' data-ref="517PhysReg">PhysReg</a>) ||</td></tr>
<tr><th id="2947">2947</th><td>                                <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::Matrix" title='llvm::RegAllocBase::Matrix' data-ref="llvm::RegAllocBase::Matrix">Matrix</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZN4llvm13LiveRegMatrix17checkInterferenceERNS_12LiveIntervalEj" title='llvm::LiveRegMatrix::checkInterference' data-ref="_ZN4llvm13LiveRegMatrix17checkInterferenceERNS_12LiveIntervalEj">checkInterference</a>(<span class='refarg'><a class="local col8 ref" href="#518LI" title='LI' data-ref="518LI">LI</a></span>, <a class="local col7 ref" href="#517PhysReg" title='PhysReg' data-ref="517PhysReg">PhysReg</a>)))</td></tr>
<tr><th id="2948">2948</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2949">2949</th><td></td></tr>
<tr><th id="2950">2950</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; printReg(Reg, TRI) &lt;&lt; &apos;(&apos; &lt;&lt; printReg(CurrPhys, TRI) &lt;&lt; &quot;) is recolorable.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col6 ref" href="#516Reg" title='Reg' data-ref="516Reg">Reg</a>, <a class="tu member" href="#(anonymousnamespace)::RAGreedy::TRI" title='(anonymous namespace)::RAGreedy::TRI' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'('</kbd> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col9 ref" href="#519CurrPhys" title='CurrPhys' data-ref="519CurrPhys">CurrPhys</a>, <a class="tu member" href="#(anonymousnamespace)::RAGreedy::TRI" title='(anonymous namespace)::RAGreedy::TRI' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::TRI">TRI</a>)</td></tr>
<tr><th id="2951">2951</th><td>                      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>") is recolorable.\n"</q>);</td></tr>
<tr><th id="2952">2952</th><td></td></tr>
<tr><th id="2953">2953</th><td>    <i>// Gather the hint info.</i></td></tr>
<tr><th id="2954">2954</th><td>    <a class="local col5 ref" href="#515Info" title='Info' data-ref="515Info">Info</a>.<a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-use='c' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="2955">2955</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy15collectHintInfoEjRN4llvm11SmallVectorINS0_8HintInfoELj4EEE" title='(anonymous namespace)::RAGreedy::collectHintInfo' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy15collectHintInfoEjRN4llvm11SmallVectorINS0_8HintInfoELj4EEE">collectHintInfo</a>(<a class="local col6 ref" href="#516Reg" title='Reg' data-ref="516Reg">Reg</a>, <span class='refarg'><a class="local col5 ref" href="#515Info" title='Info' data-ref="515Info">Info</a></span>);</td></tr>
<tr><th id="2956">2956</th><td>    <i>// Check if recoloring the live-range will increase the cost of the</i></td></tr>
<tr><th id="2957">2957</th><td><i>    // non-identity copies.</i></td></tr>
<tr><th id="2958">2958</th><td>    <b>if</b> (<a class="local col9 ref" href="#519CurrPhys" title='CurrPhys' data-ref="519CurrPhys">CurrPhys</a> != <a class="local col7 ref" href="#517PhysReg" title='PhysReg' data-ref="517PhysReg">PhysReg</a>) {</td></tr>
<tr><th id="2959">2959</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Checking profitability:\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Checking profitability:\n"</q>);</td></tr>
<tr><th id="2960">2960</th><td>      <a class="type" href="../../include/llvm/Support/BlockFrequency.h.html#llvm::BlockFrequency" title='llvm::BlockFrequency' data-ref="llvm::BlockFrequency">BlockFrequency</a> <dfn class="local col0 decl" id="520OldCopiesCost" title='OldCopiesCost' data-type='llvm::BlockFrequency' data-ref="520OldCopiesCost">OldCopiesCost</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy17getBrokenHintFreqERKN4llvm11SmallVectorINS0_8HintInfoELj4EEEj" title='(anonymous namespace)::RAGreedy::getBrokenHintFreq' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy17getBrokenHintFreqERKN4llvm11SmallVectorINS0_8HintInfoELj4EEEj">getBrokenHintFreq</a>(<a class="local col5 ref" href="#515Info" title='Info' data-ref="515Info">Info</a>, <a class="local col9 ref" href="#519CurrPhys" title='CurrPhys' data-ref="519CurrPhys">CurrPhys</a>);</td></tr>
<tr><th id="2961">2961</th><td>      <a class="type" href="../../include/llvm/Support/BlockFrequency.h.html#llvm::BlockFrequency" title='llvm::BlockFrequency' data-ref="llvm::BlockFrequency">BlockFrequency</a> <dfn class="local col1 decl" id="521NewCopiesCost" title='NewCopiesCost' data-type='llvm::BlockFrequency' data-ref="521NewCopiesCost">NewCopiesCost</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy17getBrokenHintFreqERKN4llvm11SmallVectorINS0_8HintInfoELj4EEEj" title='(anonymous namespace)::RAGreedy::getBrokenHintFreq' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy17getBrokenHintFreqERKN4llvm11SmallVectorINS0_8HintInfoELj4EEEj">getBrokenHintFreq</a>(<a class="local col5 ref" href="#515Info" title='Info' data-ref="515Info">Info</a>, <a class="local col7 ref" href="#517PhysReg" title='PhysReg' data-ref="517PhysReg">PhysReg</a>);</td></tr>
<tr><th id="2962">2962</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Old Cost: &quot; &lt;&lt; OldCopiesCost.getFrequency() &lt;&lt; &quot;\nNew Cost: &quot; &lt;&lt; NewCopiesCost.getFrequency() &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Old Cost: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEm" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEm">&lt;&lt;</a> <a class="local col0 ref" href="#520OldCopiesCost" title='OldCopiesCost' data-ref="520OldCopiesCost">OldCopiesCost</a>.<a class="ref" href="../../include/llvm/Support/BlockFrequency.h.html#_ZNK4llvm14BlockFrequency12getFrequencyEv" title='llvm::BlockFrequency::getFrequency' data-ref="_ZNK4llvm14BlockFrequency12getFrequencyEv">getFrequency</a>()</td></tr>
<tr><th id="2963">2963</th><td>                        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nNew Cost: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEm" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEm">&lt;&lt;</a> <a class="local col1 ref" href="#521NewCopiesCost" title='NewCopiesCost' data-ref="521NewCopiesCost">NewCopiesCost</a>.<a class="ref" href="../../include/llvm/Support/BlockFrequency.h.html#_ZNK4llvm14BlockFrequency12getFrequencyEv" title='llvm::BlockFrequency::getFrequency' data-ref="_ZNK4llvm14BlockFrequency12getFrequencyEv">getFrequency</a>()</td></tr>
<tr><th id="2964">2964</th><td>                        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="2965">2965</th><td>      <b>if</b> (<a class="local col0 ref" href="#520OldCopiesCost" title='OldCopiesCost' data-ref="520OldCopiesCost">OldCopiesCost</a> <a class="ref" href="../../include/llvm/Support/BlockFrequency.h.html#_ZNK4llvm14BlockFrequencyltES0_" title='llvm::BlockFrequency::operator&lt;' data-ref="_ZNK4llvm14BlockFrequencyltES0_">&lt;</a> <a class="ref fake" href="../../include/llvm/Support/BlockFrequency.h.html#24" title='llvm::BlockFrequency::BlockFrequency' data-ref="_ZN4llvm14BlockFrequencyC1ERKS0_"></a><a class="local col1 ref" href="#521NewCopiesCost" title='NewCopiesCost' data-ref="521NewCopiesCost">NewCopiesCost</a>) {</td></tr>
<tr><th id="2966">2966</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;=&gt; Not profitable.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"=&gt; Not profitable.\n"</q>);</td></tr>
<tr><th id="2967">2967</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2968">2968</th><td>      }</td></tr>
<tr><th id="2969">2969</th><td>      <i>// At this point, the cost is either cheaper or equal. If it is</i></td></tr>
<tr><th id="2970">2970</th><td><i>      // equal, we consider this is profitable because it may expose</i></td></tr>
<tr><th id="2971">2971</th><td><i>      // more recoloring opportunities.</i></td></tr>
<tr><th id="2972">2972</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;=&gt; Profitable.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"=&gt; Profitable.\n"</q>);</td></tr>
<tr><th id="2973">2973</th><td>      <i>// Recolor the live-range.</i></td></tr>
<tr><th id="2974">2974</th><td>      <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::Matrix" title='llvm::RegAllocBase::Matrix' data-ref="llvm::RegAllocBase::Matrix">Matrix</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZN4llvm13LiveRegMatrix8unassignERNS_12LiveIntervalE" title='llvm::LiveRegMatrix::unassign' data-ref="_ZN4llvm13LiveRegMatrix8unassignERNS_12LiveIntervalE">unassign</a>(<span class='refarg'><a class="local col8 ref" href="#518LI" title='LI' data-ref="518LI">LI</a></span>);</td></tr>
<tr><th id="2975">2975</th><td>      <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::Matrix" title='llvm::RegAllocBase::Matrix' data-ref="llvm::RegAllocBase::Matrix">Matrix</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZN4llvm13LiveRegMatrix6assignERNS_12LiveIntervalEj" title='llvm::LiveRegMatrix::assign' data-ref="_ZN4llvm13LiveRegMatrix6assignERNS_12LiveIntervalEj">assign</a>(<span class='refarg'><a class="local col8 ref" href="#518LI" title='LI' data-ref="518LI">LI</a></span>, <a class="local col7 ref" href="#517PhysReg" title='PhysReg' data-ref="517PhysReg">PhysReg</a>);</td></tr>
<tr><th id="2976">2976</th><td>    }</td></tr>
<tr><th id="2977">2977</th><td>    <i>// Push all copy-related live-ranges to keep reconciling the broken</i></td></tr>
<tr><th id="2978">2978</th><td><i>    // hints.</i></td></tr>
<tr><th id="2979">2979</th><td>    <b>for</b> (<em>const</em> <a class="tu type" href="#(anonymousnamespace)::RAGreedy::HintInfo" title='(anonymous namespace)::RAGreedy::HintInfo' data-ref="(anonymousnamespace)::RAGreedy::HintInfo">HintInfo</a> &amp;<dfn class="local col2 decl" id="522HI" title='HI' data-type='const (anonymous namespace)::RAGreedy::HintInfo &amp;' data-ref="522HI">HI</dfn> : <a class="local col5 ref" href="#515Info" title='Info' data-ref="515Info">Info</a>) {</td></tr>
<tr><th id="2980">2980</th><td>      <b>if</b> (<a class="local col3 ref" href="#513Visited" title='Visited' data-ref="513Visited">Visited</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="local col2 ref" href="#522HI" title='HI' data-ref="522HI">HI</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::HintInfo::Reg" title='(anonymous namespace)::RAGreedy::HintInfo::Reg' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::HintInfo::Reg">Reg</a>).<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::NoneType, bool&gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="2981">2981</th><td>        <a class="local col4 ref" href="#514RecoloringCandidates" title='RecoloringCandidates' data-ref="514RecoloringCandidates">RecoloringCandidates</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col2 ref" href="#522HI" title='HI' data-ref="522HI">HI</a>.<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::HintInfo::Reg" title='(anonymous namespace)::RAGreedy::HintInfo::Reg' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::HintInfo::Reg">Reg</a>);</td></tr>
<tr><th id="2982">2982</th><td>    }</td></tr>
<tr><th id="2983">2983</th><td>  } <b>while</b> (!<a class="local col4 ref" href="#514RecoloringCandidates" title='RecoloringCandidates' data-ref="514RecoloringCandidates">RecoloringCandidates</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>());</td></tr>
<tr><th id="2984">2984</th><td>}</td></tr>
<tr><th id="2985">2985</th><td></td></tr>
<tr><th id="2986">2986</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy18tryHintsRecoloringEv">/// Try to recolor broken hints.</i></td></tr>
<tr><th id="2987">2987</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy18tryHintsRecoloringEv">/// Broken hints may be repaired by recoloring when an evicted variable</i></td></tr>
<tr><th id="2988">2988</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy18tryHintsRecoloringEv">/// freed up a register for a larger live-range.</i></td></tr>
<tr><th id="2989">2989</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy18tryHintsRecoloringEv">/// Consider the following example:</i></td></tr>
<tr><th id="2990">2990</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy18tryHintsRecoloringEv">/// BB1:</i></td></tr>
<tr><th id="2991">2991</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy18tryHintsRecoloringEv">///   a =</i></td></tr>
<tr><th id="2992">2992</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy18tryHintsRecoloringEv">///   b =</i></td></tr>
<tr><th id="2993">2993</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy18tryHintsRecoloringEv">/// BB2:</i></td></tr>
<tr><th id="2994">2994</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy18tryHintsRecoloringEv">///   ...</i></td></tr>
<tr><th id="2995">2995</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy18tryHintsRecoloringEv">///   = b</i></td></tr>
<tr><th id="2996">2996</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy18tryHintsRecoloringEv">///   = a</i></td></tr>
<tr><th id="2997">2997</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy18tryHintsRecoloringEv">/// Let us assume b gets split:</i></td></tr>
<tr><th id="2998">2998</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy18tryHintsRecoloringEv">/// BB1:</i></td></tr>
<tr><th id="2999">2999</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy18tryHintsRecoloringEv">///   a =</i></td></tr>
<tr><th id="3000">3000</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy18tryHintsRecoloringEv">///   b =</i></td></tr>
<tr><th id="3001">3001</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy18tryHintsRecoloringEv">/// BB2:</i></td></tr>
<tr><th id="3002">3002</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy18tryHintsRecoloringEv">///   c = b</i></td></tr>
<tr><th id="3003">3003</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy18tryHintsRecoloringEv">///   ...</i></td></tr>
<tr><th id="3004">3004</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy18tryHintsRecoloringEv">///   d = c</i></td></tr>
<tr><th id="3005">3005</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy18tryHintsRecoloringEv">///   = d</i></td></tr>
<tr><th id="3006">3006</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy18tryHintsRecoloringEv">///   = a</i></td></tr>
<tr><th id="3007">3007</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy18tryHintsRecoloringEv">/// Because of how the allocation work, b, c, and d may be assigned different</i></td></tr>
<tr><th id="3008">3008</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy18tryHintsRecoloringEv">/// colors. Now, if a gets evicted later:</i></td></tr>
<tr><th id="3009">3009</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy18tryHintsRecoloringEv">/// BB1:</i></td></tr>
<tr><th id="3010">3010</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy18tryHintsRecoloringEv">///   a =</i></td></tr>
<tr><th id="3011">3011</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy18tryHintsRecoloringEv">///   st a, SpillSlot</i></td></tr>
<tr><th id="3012">3012</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy18tryHintsRecoloringEv">///   b =</i></td></tr>
<tr><th id="3013">3013</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy18tryHintsRecoloringEv">/// BB2:</i></td></tr>
<tr><th id="3014">3014</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy18tryHintsRecoloringEv">///   c = b</i></td></tr>
<tr><th id="3015">3015</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy18tryHintsRecoloringEv">///   ...</i></td></tr>
<tr><th id="3016">3016</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy18tryHintsRecoloringEv">///   d = c</i></td></tr>
<tr><th id="3017">3017</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy18tryHintsRecoloringEv">///   = d</i></td></tr>
<tr><th id="3018">3018</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy18tryHintsRecoloringEv">///   e = ld SpillSlot</i></td></tr>
<tr><th id="3019">3019</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy18tryHintsRecoloringEv">///   = e</i></td></tr>
<tr><th id="3020">3020</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy18tryHintsRecoloringEv">/// This is likely that we can assign the same register for b, c, and d,</i></td></tr>
<tr><th id="3021">3021</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_18RAGreedy18tryHintsRecoloringEv">/// getting rid of 2 copies.</i></td></tr>
<tr><th id="3022">3022</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy18tryHintsRecoloringEv" title='(anonymous namespace)::RAGreedy::tryHintsRecoloring' data-type='void (anonymous namespace)::RAGreedy::tryHintsRecoloring()' data-ref="_ZN12_GLOBAL__N_18RAGreedy18tryHintsRecoloringEv">tryHintsRecoloring</dfn>() {</td></tr>
<tr><th id="3023">3023</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> *<dfn class="local col3 decl" id="523LI" title='LI' data-type='llvm::LiveInterval *' data-ref="523LI">LI</dfn> : <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SetOfBrokenHints" title='(anonymous namespace)::RAGreedy::SetOfBrokenHints' data-ref="(anonymousnamespace)::RAGreedy::SetOfBrokenHints">SetOfBrokenHints</a>) {</td></tr>
<tr><th id="3024">3024</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isVirtualRegister(LI-&gt;reg) &amp;&amp; &quot;Recoloring is possible only for virtual registers&quot;) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isVirtualRegister(LI-&gt;reg) &amp;&amp; \&quot;Recoloring is possible only for virtual registers\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocGreedy.cpp&quot;, 3025, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col3 ref" href="#523LI" title='LI' data-ref="523LI">LI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>) &amp;&amp;</td></tr>
<tr><th id="3025">3025</th><td>           <q>"Recoloring is possible only for virtual registers"</q>);</td></tr>
<tr><th id="3026">3026</th><td>    <i>// Some dead defs may be around (e.g., because of debug uses).</i></td></tr>
<tr><th id="3027">3027</th><td><i>    // Ignore those.</i></td></tr>
<tr><th id="3028">3028</th><td>    <b>if</b> (!<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::VRM" title='llvm::RegAllocBase::VRM' data-ref="llvm::RegAllocBase::VRM">VRM</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap7hasPhysEj" title='llvm::VirtRegMap::hasPhys' data-ref="_ZNK4llvm10VirtRegMap7hasPhysEj">hasPhys</a>(<a class="local col3 ref" href="#523LI" title='LI' data-ref="523LI">LI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>))</td></tr>
<tr><th id="3029">3029</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3030">3030</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy17tryHintRecoloringERN4llvm12LiveIntervalE" title='(anonymous namespace)::RAGreedy::tryHintRecoloring' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy17tryHintRecoloringERN4llvm12LiveIntervalE">tryHintRecoloring</a>(<span class='refarg'>*<a class="local col3 ref" href="#523LI" title='LI' data-ref="523LI">LI</a></span>);</td></tr>
<tr><th id="3031">3031</th><td>  }</td></tr>
<tr><th id="3032">3032</th><td>}</td></tr>
<tr><th id="3033">3033</th><td></td></tr>
<tr><th id="3034">3034</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy17selectOrSplitImplERN4llvm12LiveIntervalERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj" title='(anonymous namespace)::RAGreedy::selectOrSplitImpl' data-type='unsigned int (anonymous namespace)::RAGreedy::selectOrSplitImpl(llvm::LiveInterval &amp; VirtReg, SmallVectorImpl&lt;unsigned int&gt; &amp; NewVRegs, SmallVirtRegSet &amp; FixedRegisters, unsigned int Depth = 0)' data-ref="_ZN12_GLOBAL__N_18RAGreedy17selectOrSplitImplERN4llvm12LiveIntervalERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj">selectOrSplitImpl</dfn>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col4 decl" id="524VirtReg" title='VirtReg' data-type='llvm::LiveInterval &amp;' data-ref="524VirtReg">VirtReg</dfn>,</td></tr>
<tr><th id="3035">3035</th><td>                                     <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col5 decl" id="525NewVRegs" title='NewVRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="525NewVRegs">NewVRegs</dfn>,</td></tr>
<tr><th id="3036">3036</th><td>                                     <a class="tu typedef" href="#(anonymousnamespace)::RAGreedy::SmallVirtRegSet" title='(anonymous namespace)::RAGreedy::SmallVirtRegSet' data-type='SmallSet&lt;unsigned int, 16&gt;' data-ref="(anonymousnamespace)::RAGreedy::SmallVirtRegSet">SmallVirtRegSet</a> &amp;<dfn class="local col6 decl" id="526FixedRegisters" title='FixedRegisters' data-type='SmallVirtRegSet &amp;' data-ref="526FixedRegisters">FixedRegisters</dfn>,</td></tr>
<tr><th id="3037">3037</th><td>                                     <em>unsigned</em> <dfn class="local col7 decl" id="527Depth" title='Depth' data-type='unsigned int' data-ref="527Depth">Depth</dfn>) {</td></tr>
<tr><th id="3038">3038</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="528CostPerUseLimit" title='CostPerUseLimit' data-type='unsigned int' data-ref="528CostPerUseLimit">CostPerUseLimit</dfn> = ~<var>0u</var>;</td></tr>
<tr><th id="3039">3039</th><td>  <i>// First try assigning a free register.</i></td></tr>
<tr><th id="3040">3040</th><td>  <a class="type" href="AllocationOrder.h.html#llvm::AllocationOrder" title='llvm::AllocationOrder' data-ref="llvm::AllocationOrder">AllocationOrder</a> <dfn class="local col9 decl" id="529Order" title='Order' data-type='llvm::AllocationOrder' data-ref="529Order">Order</dfn><a class="ref" href="AllocationOrder.h.html#_ZN4llvm15AllocationOrderC1EjRKNS_10VirtRegMapERKNS_17RegisterClassInfoEPKNS_13LiveRegMatrixE" title='llvm::AllocationOrder::AllocationOrder' data-ref="_ZN4llvm15AllocationOrderC1EjRKNS_10VirtRegMapERKNS_17RegisterClassInfoEPKNS_13LiveRegMatrixE">(</a><a class="local col4 ref" href="#524VirtReg" title='VirtReg' data-ref="524VirtReg">VirtReg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>, *<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::VRM" title='llvm::RegAllocBase::VRM' data-ref="llvm::RegAllocBase::VRM">VRM</a>, <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::RegClassInfo" title='llvm::RegAllocBase::RegClassInfo' data-ref="llvm::RegAllocBase::RegClassInfo">RegClassInfo</a>, <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::Matrix" title='llvm::RegAllocBase::Matrix' data-ref="llvm::RegAllocBase::Matrix">Matrix</a>);</td></tr>
<tr><th id="3041">3041</th><td>  <b>if</b> (<em>unsigned</em> <dfn class="local col0 decl" id="530PhysReg" title='PhysReg' data-type='unsigned int' data-ref="530PhysReg"><a class="local col0 ref" href="#530PhysReg" title='PhysReg' data-ref="530PhysReg">PhysReg</a></dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy9tryAssignERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERKNS1_8SmallSetIjLj16ESt4lessIjEEE" title='(anonymous namespace)::RAGreedy::tryAssign' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy9tryAssignERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERKNS1_8SmallSetIjLj16ESt4lessIjEEE">tryAssign</a>(<span class='refarg'><a class="local col4 ref" href="#524VirtReg" title='VirtReg' data-ref="524VirtReg">VirtReg</a></span>, <span class='refarg'><a class="local col9 ref" href="#529Order" title='Order' data-ref="529Order">Order</a></span>, <span class='refarg'><a class="local col5 ref" href="#525NewVRegs" title='NewVRegs' data-ref="525NewVRegs">NewVRegs</a></span>, <a class="local col6 ref" href="#526FixedRegisters" title='FixedRegisters' data-ref="526FixedRegisters">FixedRegisters</a>)) {</td></tr>
<tr><th id="3042">3042</th><td>    <i>// If VirtReg got an assignment, the eviction info is no longre relevant.</i></td></tr>
<tr><th id="3043">3043</th><td>    <a class="tu member" href="#(anonymousnamespace)::RAGreedy::LastEvicted" title='(anonymous namespace)::RAGreedy::LastEvicted' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::LastEvicted">LastEvicted</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_18RAGreedy13EvictionTrack16clearEvicteeInfoEj" title='(anonymous namespace)::RAGreedy::EvictionTrack::clearEvicteeInfo' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy13EvictionTrack16clearEvicteeInfoEj">clearEvicteeInfo</a>(<a class="local col4 ref" href="#524VirtReg" title='VirtReg' data-ref="524VirtReg">VirtReg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>);</td></tr>
<tr><th id="3044">3044</th><td>    <i>// When NewVRegs is not empty, we may have made decisions such as evicting</i></td></tr>
<tr><th id="3045">3045</th><td><i>    // a virtual register, go with the earlier decisions and use the physical</i></td></tr>
<tr><th id="3046">3046</th><td><i>    // register.</i></td></tr>
<tr><th id="3047">3047</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RAGreedy::CSRCost" title='(anonymous namespace)::RAGreedy::CSRCost' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::CSRCost">CSRCost</a>.<a class="ref" href="../../include/llvm/Support/BlockFrequency.h.html#_ZNK4llvm14BlockFrequency12getFrequencyEv" title='llvm::BlockFrequency::getFrequency' data-ref="_ZNK4llvm14BlockFrequency12getFrequencyEv">getFrequency</a>() &amp;&amp; <a class="tu member" href="#_ZNK12_GLOBAL__N_18RAGreedy22isUnusedCalleeSavedRegEj" title='(anonymous namespace)::RAGreedy::isUnusedCalleeSavedReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_18RAGreedy22isUnusedCalleeSavedRegEj">isUnusedCalleeSavedReg</a>(<a class="local col0 ref" href="#530PhysReg" title='PhysReg' data-ref="530PhysReg">PhysReg</a>) &amp;&amp;</td></tr>
<tr><th id="3048">3048</th><td>        <a class="local col5 ref" href="#525NewVRegs" title='NewVRegs' data-ref="525NewVRegs">NewVRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="3049">3049</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="531CSRReg" title='CSRReg' data-type='unsigned int' data-ref="531CSRReg">CSRReg</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy21tryAssignCSRFirstTimeERN4llvm12LiveIntervalERNS1_15AllocationOrderEjRjRNS1_15SmallVectorImplIjEE" title='(anonymous namespace)::RAGreedy::tryAssignCSRFirstTime' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy21tryAssignCSRFirstTimeERN4llvm12LiveIntervalERNS1_15AllocationOrderEjRjRNS1_15SmallVectorImplIjEE">tryAssignCSRFirstTime</a>(<span class='refarg'><a class="local col4 ref" href="#524VirtReg" title='VirtReg' data-ref="524VirtReg">VirtReg</a></span>, <span class='refarg'><a class="local col9 ref" href="#529Order" title='Order' data-ref="529Order">Order</a></span>, <a class="local col0 ref" href="#530PhysReg" title='PhysReg' data-ref="530PhysReg">PhysReg</a>,</td></tr>
<tr><th id="3050">3050</th><td>                                              <span class='refarg'><a class="local col8 ref" href="#528CostPerUseLimit" title='CostPerUseLimit' data-ref="528CostPerUseLimit">CostPerUseLimit</a></span>, <span class='refarg'><a class="local col5 ref" href="#525NewVRegs" title='NewVRegs' data-ref="525NewVRegs">NewVRegs</a></span>);</td></tr>
<tr><th id="3051">3051</th><td>      <b>if</b> (<a class="local col1 ref" href="#531CSRReg" title='CSRReg' data-ref="531CSRReg">CSRReg</a> || !<a class="local col5 ref" href="#525NewVRegs" title='NewVRegs' data-ref="525NewVRegs">NewVRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="3052">3052</th><td>        <i>// Return now if we decide to use a CSR or create new vregs due to</i></td></tr>
<tr><th id="3053">3053</th><td><i>        // pre-splitting.</i></td></tr>
<tr><th id="3054">3054</th><td>        <b>return</b> <a class="local col1 ref" href="#531CSRReg" title='CSRReg' data-ref="531CSRReg">CSRReg</a>;</td></tr>
<tr><th id="3055">3055</th><td>    } <b>else</b></td></tr>
<tr><th id="3056">3056</th><td>      <b>return</b> <a class="local col0 ref" href="#530PhysReg" title='PhysReg' data-ref="530PhysReg">PhysReg</a>;</td></tr>
<tr><th id="3057">3057</th><td>  }</td></tr>
<tr><th id="3058">3058</th><td></td></tr>
<tr><th id="3059">3059</th><td>  <a class="tu type" href="#(anonymousnamespace)::RAGreedy::LiveRangeStage" title='(anonymous namespace)::RAGreedy::LiveRangeStage' data-ref="(anonymousnamespace)::RAGreedy::LiveRangeStage">LiveRangeStage</a> <dfn class="local col2 decl" id="532Stage" title='Stage' data-type='(anonymous namespace)::RAGreedy::LiveRangeStage' data-ref="532Stage">Stage</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_18RAGreedy8getStageERKN4llvm12LiveIntervalE" title='(anonymous namespace)::RAGreedy::getStage' data-use='c' data-ref="_ZNK12_GLOBAL__N_18RAGreedy8getStageERKN4llvm12LiveIntervalE">getStage</a>(<a class="local col4 ref" href="#524VirtReg" title='VirtReg' data-ref="524VirtReg">VirtReg</a>);</td></tr>
<tr><th id="3060">3060</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; StageName[Stage] &lt;&lt; &quot; Cascade &quot; &lt;&lt; ExtraRegInfo[VirtReg.reg].Cascade &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="tu member" href="#(anonymousnamespace)::RAGreedy::StageName" title='(anonymous namespace)::RAGreedy::StageName' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::StageName">StageName</a>[<a class="local col2 ref" href="#532Stage" title='Stage' data-ref="532Stage">Stage</a>] <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" Cascade "</q></td></tr>
<tr><th id="3061">3061</th><td>                    <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="tu member" href="#(anonymousnamespace)::RAGreedy::ExtraRegInfo" title='(anonymous namespace)::RAGreedy::ExtraRegInfo' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::ExtraRegInfo">ExtraRegInfo</a>[<a class="local col4 ref" href="#524VirtReg" title='VirtReg' data-ref="524VirtReg">VirtReg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>].<a class="tu ref" href="#(anonymousnamespace)::RAGreedy::RegInfo::Cascade" title='(anonymous namespace)::RAGreedy::RegInfo::Cascade' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::RegInfo::Cascade">Cascade</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="3062">3062</th><td></td></tr>
<tr><th id="3063">3063</th><td>  <i>// Try to evict a less worthy live range, but only for ranges from the primary</i></td></tr>
<tr><th id="3064">3064</th><td><i>  // queue. The RS_Split ranges already failed to do this, and they should not</i></td></tr>
<tr><th id="3065">3065</th><td><i>  // get a second chance until they have been split.</i></td></tr>
<tr><th id="3066">3066</th><td>  <b>if</b> (<a class="local col2 ref" href="#532Stage" title='Stage' data-ref="532Stage">Stage</a> != <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Split" title='(anonymous namespace)::RAGreedy::LiveRangeStage::RS_Split' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Split">RS_Split</a>)</td></tr>
<tr><th id="3067">3067</th><td>    <b>if</b> (<em>unsigned</em> <dfn class="local col3 decl" id="533PhysReg" title='PhysReg' data-type='unsigned int' data-ref="533PhysReg"><a class="local col3 ref" href="#533PhysReg" title='PhysReg' data-ref="533PhysReg">PhysReg</a></dfn> =</td></tr>
<tr><th id="3068">3068</th><td>            <a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy8tryEvictERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEEjRKNS1_8SmallSetIjLj16ESt4lessIjEEE" title='(anonymous namespace)::RAGreedy::tryEvict' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy8tryEvictERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEEjRKNS1_8SmallSetIjLj16ESt4lessIjEEE">tryEvict</a>(<span class='refarg'><a class="local col4 ref" href="#524VirtReg" title='VirtReg' data-ref="524VirtReg">VirtReg</a></span>, <span class='refarg'><a class="local col9 ref" href="#529Order" title='Order' data-ref="529Order">Order</a></span>, <span class='refarg'><a class="local col5 ref" href="#525NewVRegs" title='NewVRegs' data-ref="525NewVRegs">NewVRegs</a></span>, <a class="local col8 ref" href="#528CostPerUseLimit" title='CostPerUseLimit' data-ref="528CostPerUseLimit">CostPerUseLimit</a>,</td></tr>
<tr><th id="3069">3069</th><td>                     <a class="local col6 ref" href="#526FixedRegisters" title='FixedRegisters' data-ref="526FixedRegisters">FixedRegisters</a>)) {</td></tr>
<tr><th id="3070">3070</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="534Hint" title='Hint' data-type='unsigned int' data-ref="534Hint">Hint</dfn> = <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::MRI" title='llvm::RegAllocBase::MRI' data-ref="llvm::RegAllocBase::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13getSimpleHintEj" title='llvm::MachineRegisterInfo::getSimpleHint' data-ref="_ZNK4llvm19MachineRegisterInfo13getSimpleHintEj">getSimpleHint</a>(<a class="local col4 ref" href="#524VirtReg" title='VirtReg' data-ref="524VirtReg">VirtReg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>);</td></tr>
<tr><th id="3071">3071</th><td>      <i>// If VirtReg has a hint and that hint is broken record this</i></td></tr>
<tr><th id="3072">3072</th><td><i>      // virtual register as a recoloring candidate for broken hint.</i></td></tr>
<tr><th id="3073">3073</th><td><i>      // Indeed, since we evicted a variable in its neighborhood it is</i></td></tr>
<tr><th id="3074">3074</th><td><i>      // likely we can at least partially recolor some of the</i></td></tr>
<tr><th id="3075">3075</th><td><i>      // copy-related live-ranges.</i></td></tr>
<tr><th id="3076">3076</th><td>      <b>if</b> (<a class="local col4 ref" href="#534Hint" title='Hint' data-ref="534Hint">Hint</a> &amp;&amp; <a class="local col4 ref" href="#534Hint" title='Hint' data-ref="534Hint">Hint</a> != <a class="local col3 ref" href="#533PhysReg" title='PhysReg' data-ref="533PhysReg">PhysReg</a>)</td></tr>
<tr><th id="3077">3077</th><td>        <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SetOfBrokenHints" title='(anonymous namespace)::RAGreedy::SetOfBrokenHints' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SetOfBrokenHints">SetOfBrokenHints</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_">insert</a>(&amp;<a class="local col4 ref" href="#524VirtReg" title='VirtReg' data-ref="524VirtReg">VirtReg</a>);</td></tr>
<tr><th id="3078">3078</th><td>      <i>// If VirtReg eviction someone, the eviction info for it as an evictee is</i></td></tr>
<tr><th id="3079">3079</th><td><i>      // no longre relevant.</i></td></tr>
<tr><th id="3080">3080</th><td>      <a class="tu member" href="#(anonymousnamespace)::RAGreedy::LastEvicted" title='(anonymous namespace)::RAGreedy::LastEvicted' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::LastEvicted">LastEvicted</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_18RAGreedy13EvictionTrack16clearEvicteeInfoEj" title='(anonymous namespace)::RAGreedy::EvictionTrack::clearEvicteeInfo' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy13EvictionTrack16clearEvicteeInfoEj">clearEvicteeInfo</a>(<a class="local col4 ref" href="#524VirtReg" title='VirtReg' data-ref="524VirtReg">VirtReg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>);</td></tr>
<tr><th id="3081">3081</th><td>      <b>return</b> <a class="local col3 ref" href="#533PhysReg" title='PhysReg' data-ref="533PhysReg">PhysReg</a>;</td></tr>
<tr><th id="3082">3082</th><td>    }</td></tr>
<tr><th id="3083">3083</th><td></td></tr>
<tr><th id="3084">3084</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((NewVRegs.empty() || Depth) &amp;&amp; &quot;Cannot append to existing NewVRegs&quot;) ? void (0) : __assert_fail (&quot;(NewVRegs.empty() || Depth) &amp;&amp; \&quot;Cannot append to existing NewVRegs\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocGreedy.cpp&quot;, 3084, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col5 ref" href="#525NewVRegs" title='NewVRegs' data-ref="525NewVRegs">NewVRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>() || <a class="local col7 ref" href="#527Depth" title='Depth' data-ref="527Depth">Depth</a>) &amp;&amp; <q>"Cannot append to existing NewVRegs"</q>);</td></tr>
<tr><th id="3085">3085</th><td></td></tr>
<tr><th id="3086">3086</th><td>  <i>// The first time we see a live range, don't try to split or spill.</i></td></tr>
<tr><th id="3087">3087</th><td><i>  // Wait until the second time, when all smaller ranges have been allocated.</i></td></tr>
<tr><th id="3088">3088</th><td><i>  // This gives a better picture of the interference to split around.</i></td></tr>
<tr><th id="3089">3089</th><td>  <b>if</b> (<a class="local col2 ref" href="#532Stage" title='Stage' data-ref="532Stage">Stage</a> &lt; <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Split" title='(anonymous namespace)::RAGreedy::LiveRangeStage::RS_Split' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Split">RS_Split</a>) {</td></tr>
<tr><th id="3090">3090</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy8setStageERKN4llvm12LiveIntervalENS0_14LiveRangeStageE" title='(anonymous namespace)::RAGreedy::setStage' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy8setStageERKN4llvm12LiveIntervalENS0_14LiveRangeStageE">setStage</a>(<a class="local col4 ref" href="#524VirtReg" title='VirtReg' data-ref="524VirtReg">VirtReg</a>, <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Split" title='(anonymous namespace)::RAGreedy::LiveRangeStage::RS_Split' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Split">RS_Split</a>);</td></tr>
<tr><th id="3091">3091</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;wait for second round\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"wait for second round\n"</q>);</td></tr>
<tr><th id="3092">3092</th><td>    <a class="local col5 ref" href="#525NewVRegs" title='NewVRegs' data-ref="525NewVRegs">NewVRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col4 ref" href="#524VirtReg" title='VirtReg' data-ref="524VirtReg">VirtReg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>);</td></tr>
<tr><th id="3093">3093</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="3094">3094</th><td>  }</td></tr>
<tr><th id="3095">3095</th><td></td></tr>
<tr><th id="3096">3096</th><td>  <b>if</b> (<a class="local col2 ref" href="#532Stage" title='Stage' data-ref="532Stage">Stage</a> &lt; <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Spill" title='(anonymous namespace)::RAGreedy::LiveRangeStage::RS_Spill' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Spill">RS_Spill</a>) {</td></tr>
<tr><th id="3097">3097</th><td>    <i>// Try splitting VirtReg or interferences.</i></td></tr>
<tr><th id="3098">3098</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="535NewVRegSizeBefore" title='NewVRegSizeBefore' data-type='unsigned int' data-ref="535NewVRegSizeBefore">NewVRegSizeBefore</dfn> = <a class="local col5 ref" href="#525NewVRegs" title='NewVRegs' data-ref="525NewVRegs">NewVRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>();</td></tr>
<tr><th id="3099">3099</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="536PhysReg" title='PhysReg' data-type='unsigned int' data-ref="536PhysReg">PhysReg</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy8trySplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERKNS1_8SmallSetIjLj16ESt4lessIjEEE" title='(anonymous namespace)::RAGreedy::trySplit' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy8trySplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERKNS1_8SmallSetIjLj16ESt4lessIjEEE">trySplit</a>(<span class='refarg'><a class="local col4 ref" href="#524VirtReg" title='VirtReg' data-ref="524VirtReg">VirtReg</a></span>, <span class='refarg'><a class="local col9 ref" href="#529Order" title='Order' data-ref="529Order">Order</a></span>, <span class='refarg'><a class="local col5 ref" href="#525NewVRegs" title='NewVRegs' data-ref="525NewVRegs">NewVRegs</a></span>, <a class="local col6 ref" href="#526FixedRegisters" title='FixedRegisters' data-ref="526FixedRegisters">FixedRegisters</a>);</td></tr>
<tr><th id="3100">3100</th><td>    <b>if</b> (<a class="local col6 ref" href="#536PhysReg" title='PhysReg' data-ref="536PhysReg">PhysReg</a> || (<a class="local col5 ref" href="#525NewVRegs" title='NewVRegs' data-ref="525NewVRegs">NewVRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() - <a class="local col5 ref" href="#535NewVRegSizeBefore" title='NewVRegSizeBefore' data-ref="535NewVRegSizeBefore">NewVRegSizeBefore</a>)) {</td></tr>
<tr><th id="3101">3101</th><td>      <i>// If VirtReg got split, the eviction info is no longre relevant.</i></td></tr>
<tr><th id="3102">3102</th><td>      <a class="tu member" href="#(anonymousnamespace)::RAGreedy::LastEvicted" title='(anonymous namespace)::RAGreedy::LastEvicted' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::LastEvicted">LastEvicted</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_18RAGreedy13EvictionTrack16clearEvicteeInfoEj" title='(anonymous namespace)::RAGreedy::EvictionTrack::clearEvicteeInfo' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy13EvictionTrack16clearEvicteeInfoEj">clearEvicteeInfo</a>(<a class="local col4 ref" href="#524VirtReg" title='VirtReg' data-ref="524VirtReg">VirtReg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>);</td></tr>
<tr><th id="3103">3103</th><td>      <b>return</b> <a class="local col6 ref" href="#536PhysReg" title='PhysReg' data-ref="536PhysReg">PhysReg</a>;</td></tr>
<tr><th id="3104">3104</th><td>    }</td></tr>
<tr><th id="3105">3105</th><td>  }</td></tr>
<tr><th id="3106">3106</th><td></td></tr>
<tr><th id="3107">3107</th><td>  <i>// If we couldn't allocate a register from spilling, there is probably some</i></td></tr>
<tr><th id="3108">3108</th><td><i>  // invalid inline assembly. The base class will report it.</i></td></tr>
<tr><th id="3109">3109</th><td>  <b>if</b> (<a class="local col2 ref" href="#532Stage" title='Stage' data-ref="532Stage">Stage</a> &gt;= <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Done" title='(anonymous namespace)::RAGreedy::LiveRangeStage::RS_Done' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Done">RS_Done</a> || !<a class="local col4 ref" href="#524VirtReg" title='VirtReg' data-ref="524VirtReg">VirtReg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval11isSpillableEv" title='llvm::LiveInterval::isSpillable' data-ref="_ZNK4llvm12LiveInterval11isSpillableEv">isSpillable</a>())</td></tr>
<tr><th id="3110">3110</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj" title='(anonymous namespace)::RAGreedy::tryLastChanceRecoloring' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj">tryLastChanceRecoloring</a>(<span class='refarg'><a class="local col4 ref" href="#524VirtReg" title='VirtReg' data-ref="524VirtReg">VirtReg</a></span>, <span class='refarg'><a class="local col9 ref" href="#529Order" title='Order' data-ref="529Order">Order</a></span>, <span class='refarg'><a class="local col5 ref" href="#525NewVRegs" title='NewVRegs' data-ref="525NewVRegs">NewVRegs</a></span>, <span class='refarg'><a class="local col6 ref" href="#526FixedRegisters" title='FixedRegisters' data-ref="526FixedRegisters">FixedRegisters</a></span>,</td></tr>
<tr><th id="3111">3111</th><td>                                   <a class="local col7 ref" href="#527Depth" title='Depth' data-ref="527Depth">Depth</a>);</td></tr>
<tr><th id="3112">3112</th><td></td></tr>
<tr><th id="3113">3113</th><td>  <i>// Finally spill VirtReg itself.</i></td></tr>
<tr><th id="3114">3114</th><td>  <b>if</b> (<a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableDeferredSpilling" title='EnableDeferredSpilling' data-use='m' data-ref="EnableDeferredSpilling">EnableDeferredSpilling</a> &amp;&amp; <a class="tu member" href="#_ZNK12_GLOBAL__N_18RAGreedy8getStageERKN4llvm12LiveIntervalE" title='(anonymous namespace)::RAGreedy::getStage' data-use='c' data-ref="_ZNK12_GLOBAL__N_18RAGreedy8getStageERKN4llvm12LiveIntervalE">getStage</a>(<a class="local col4 ref" href="#524VirtReg" title='VirtReg' data-ref="524VirtReg">VirtReg</a>) &lt; <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Memory" title='(anonymous namespace)::RAGreedy::LiveRangeStage::RS_Memory' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Memory">RS_Memory</a>) {</td></tr>
<tr><th id="3115">3115</th><td>    <i>// TODO: This is experimental and in particular, we do not model</i></td></tr>
<tr><th id="3116">3116</th><td><i>    // the live range splitting done by spilling correctly.</i></td></tr>
<tr><th id="3117">3117</th><td><i>    // We would need a deep integration with the spiller to do the</i></td></tr>
<tr><th id="3118">3118</th><td><i>    // right thing here. Anyway, that is still good for early testing.</i></td></tr>
<tr><th id="3119">3119</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy8setStageERKN4llvm12LiveIntervalENS0_14LiveRangeStageE" title='(anonymous namespace)::RAGreedy::setStage' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy8setStageERKN4llvm12LiveIntervalENS0_14LiveRangeStageE">setStage</a>(<a class="local col4 ref" href="#524VirtReg" title='VirtReg' data-ref="524VirtReg">VirtReg</a>, <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Memory" title='(anonymous namespace)::RAGreedy::LiveRangeStage::RS_Memory' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Memory">RS_Memory</a>);</td></tr>
<tr><th id="3120">3120</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Do as if this register is in memory\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Do as if this register is in memory\n"</q>);</td></tr>
<tr><th id="3121">3121</th><td>    <a class="local col5 ref" href="#525NewVRegs" title='NewVRegs' data-ref="525NewVRegs">NewVRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col4 ref" href="#524VirtReg" title='VirtReg' data-ref="524VirtReg">VirtReg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>);</td></tr>
<tr><th id="3122">3122</th><td>  } <b>else</b> {</td></tr>
<tr><th id="3123">3123</th><td>    <a class="type" href="../../include/llvm/Support/Timer.h.html#llvm::NamedRegionTimer" title='llvm::NamedRegionTimer' data-ref="llvm::NamedRegionTimer">NamedRegionTimer</a> <dfn class="local col7 decl" id="537T" title='T' data-type='llvm::NamedRegionTimer' data-ref="537T">T</dfn><a class="ref" href="../../include/llvm/Support/Timer.h.html#_ZN4llvm16NamedRegionTimerC1ENS_9StringRefES1_S1_S1_b" title='llvm::NamedRegionTimer::NamedRegionTimer' data-ref="_ZN4llvm16NamedRegionTimerC1ENS_9StringRefES1_S1_S1_b">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"spill"</q>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Spiller"</q>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::TimerGroupName" title='llvm::RegAllocBase::TimerGroupName' data-ref="llvm::RegAllocBase::TimerGroupName">TimerGroupName</a>,</td></tr>
<tr><th id="3124">3124</th><td>                       <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::TimerGroupDescription" title='llvm::RegAllocBase::TimerGroupDescription' data-ref="llvm::RegAllocBase::TimerGroupDescription">TimerGroupDescription</a>, <a class="ref" href="../../include/llvm/Pass.h.html#llvm::TimePassesIsEnabled" title='llvm::TimePassesIsEnabled' data-ref="llvm::TimePassesIsEnabled">TimePassesIsEnabled</a>);</td></tr>
<tr><th id="3125">3125</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveRangeEdit.h.html#llvm::LiveRangeEdit" title='llvm::LiveRangeEdit' data-ref="llvm::LiveRangeEdit">LiveRangeEdit</a> <dfn class="local col8 decl" id="538LRE" title='LRE' data-type='llvm::LiveRangeEdit' data-ref="538LRE">LRE</dfn><a class="ref" href="../../include/llvm/CodeGen/LiveRangeEdit.h.html#_ZN4llvm13LiveRangeEditC1EPNS_12LiveIntervalERNS_15SmallVectorImplIjEERNS_15MachineFunctionERNS_13LiveIntervalsEPNS_10VirtRegMapEPNS0_8DelegateEPNS_1114693405" title='llvm::LiveRangeEdit::LiveRangeEdit' data-ref="_ZN4llvm13LiveRangeEditC1EPNS_12LiveIntervalERNS_15SmallVectorImplIjEERNS_15MachineFunctionERNS_13LiveIntervalsEPNS_10VirtRegMapEPNS0_8DelegateEPNS_1114693405">(</a>&amp;<a class="local col4 ref" href="#524VirtReg" title='VirtReg' data-ref="524VirtReg">VirtReg</a>, <a class="local col5 ref" href="#525NewVRegs" title='NewVRegs' data-ref="525NewVRegs">NewVRegs</a>, *<a class="tu member" href="#(anonymousnamespace)::RAGreedy::MF" title='(anonymous namespace)::RAGreedy::MF' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::MF">MF</a>, *<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::LIS" title='llvm::RegAllocBase::LIS' data-ref="llvm::RegAllocBase::LIS">LIS</a>, <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::VRM" title='llvm::RegAllocBase::VRM' data-ref="llvm::RegAllocBase::VRM">VRM</a>, <b>this</b>, &amp;<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::DeadRemats" title='llvm::RegAllocBase::DeadRemats' data-ref="llvm::RegAllocBase::DeadRemats">DeadRemats</a>);</td></tr>
<tr><th id="3126">3126</th><td>    <a class="virtual tu member" href="#_ZN12_GLOBAL__N_18RAGreedy7spillerEv" title='(anonymous namespace)::RAGreedy::spiller' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy7spillerEv">spiller</a>().<a class="virtual ref" href="Spiller.h.html#_ZN4llvm7Spiller5spillERNS_13LiveRangeEditE" title='llvm::Spiller::spill' data-ref="_ZN4llvm7Spiller5spillERNS_13LiveRangeEditE">spill</a>(<span class='refarg'><a class="local col8 ref" href="#538LRE" title='LRE' data-ref="538LRE">LRE</a></span>);</td></tr>
<tr><th id="3127">3127</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy8setStageET_S1_NS0_14LiveRangeStageE" title='(anonymous namespace)::RAGreedy::setStage' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy8setStageET_S1_NS0_14LiveRangeStageE">setStage</a>(<a class="local col5 ref" href="#525NewVRegs" title='NewVRegs' data-ref="525NewVRegs">NewVRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(), <a class="local col5 ref" href="#525NewVRegs" title='NewVRegs' data-ref="525NewVRegs">NewVRegs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>(), <a class="tu enum" href="#(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Done" title='(anonymous namespace)::RAGreedy::LiveRangeStage::RS_Done' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::LiveRangeStage::RS_Done">RS_Done</a>);</td></tr>
<tr><th id="3128">3128</th><td></td></tr>
<tr><th id="3129">3129</th><td>    <b>if</b> (<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::VerifyEnabled" title='llvm::RegAllocBase::VerifyEnabled' data-ref="llvm::RegAllocBase::VerifyEnabled">VerifyEnabled</a>)</td></tr>
<tr><th id="3130">3130</th><td>      <a class="tu member" href="#(anonymousnamespace)::RAGreedy::MF" title='(anonymous namespace)::RAGreedy::MF' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction6verifyEPNS_4PassEPKcb" title='llvm::MachineFunction::verify' data-ref="_ZNK4llvm15MachineFunction6verifyEPNS_4PassEPKcb">verify</a>(<b>this</b>, <q>"After spilling"</q>);</td></tr>
<tr><th id="3131">3131</th><td>  }</td></tr>
<tr><th id="3132">3132</th><td></td></tr>
<tr><th id="3133">3133</th><td>  <i>// The live virtual register requesting allocation was spilled, so tell</i></td></tr>
<tr><th id="3134">3134</th><td><i>  // the caller not to allocate anything during this round.</i></td></tr>
<tr><th id="3135">3135</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="3136">3136</th><td>}</td></tr>
<tr><th id="3137">3137</th><td></td></tr>
<tr><th id="3138">3138</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy28reportNumberOfSplillsReloadsEPN4llvm11MachineLoopERjS4_S4_S4_" title='(anonymous namespace)::RAGreedy::reportNumberOfSplillsReloads' data-type='void (anonymous namespace)::RAGreedy::reportNumberOfSplillsReloads(llvm::MachineLoop * L, unsigned int &amp; Reloads, unsigned int &amp; FoldedReloads, unsigned int &amp; Spills, unsigned int &amp; FoldedSpills)' data-ref="_ZN12_GLOBAL__N_18RAGreedy28reportNumberOfSplillsReloadsEPN4llvm11MachineLoopERjS4_S4_S4_">reportNumberOfSplillsReloads</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> *<dfn class="local col9 decl" id="539L" title='L' data-type='llvm::MachineLoop *' data-ref="539L">L</dfn>, <em>unsigned</em> &amp;<dfn class="local col0 decl" id="540Reloads" title='Reloads' data-type='unsigned int &amp;' data-ref="540Reloads">Reloads</dfn>,</td></tr>
<tr><th id="3139">3139</th><td>                                            <em>unsigned</em> &amp;<dfn class="local col1 decl" id="541FoldedReloads" title='FoldedReloads' data-type='unsigned int &amp;' data-ref="541FoldedReloads">FoldedReloads</dfn>,</td></tr>
<tr><th id="3140">3140</th><td>                                            <em>unsigned</em> &amp;<dfn class="local col2 decl" id="542Spills" title='Spills' data-type='unsigned int &amp;' data-ref="542Spills">Spills</dfn>,</td></tr>
<tr><th id="3141">3141</th><td>                                            <em>unsigned</em> &amp;<dfn class="local col3 decl" id="543FoldedSpills" title='FoldedSpills' data-type='unsigned int &amp;' data-ref="543FoldedSpills">FoldedSpills</dfn>) {</td></tr>
<tr><th id="3142">3142</th><td>  <a class="local col0 ref" href="#540Reloads" title='Reloads' data-ref="540Reloads">Reloads</a> = <var>0</var>;</td></tr>
<tr><th id="3143">3143</th><td>  <a class="local col1 ref" href="#541FoldedReloads" title='FoldedReloads' data-ref="541FoldedReloads">FoldedReloads</a> = <var>0</var>;</td></tr>
<tr><th id="3144">3144</th><td>  <a class="local col2 ref" href="#542Spills" title='Spills' data-ref="542Spills">Spills</a> = <var>0</var>;</td></tr>
<tr><th id="3145">3145</th><td>  <a class="local col3 ref" href="#543FoldedSpills" title='FoldedSpills' data-ref="543FoldedSpills">FoldedSpills</a> = <var>0</var>;</td></tr>
<tr><th id="3146">3146</th><td></td></tr>
<tr><th id="3147">3147</th><td>  <i>// Sum up the spill and reloads in subloops.</i></td></tr>
<tr><th id="3148">3148</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop">MachineLoop</a> *<dfn class="local col4 decl" id="544SubLoop" title='SubLoop' data-type='llvm::MachineLoop *' data-ref="544SubLoop">SubLoop</dfn> : *<a class="local col9 ref" href="#539L" title='L' data-ref="539L">L</a>) {</td></tr>
<tr><th id="3149">3149</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="545SubReloads" title='SubReloads' data-type='unsigned int' data-ref="545SubReloads">SubReloads</dfn>;</td></tr>
<tr><th id="3150">3150</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="546SubFoldedReloads" title='SubFoldedReloads' data-type='unsigned int' data-ref="546SubFoldedReloads">SubFoldedReloads</dfn>;</td></tr>
<tr><th id="3151">3151</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="547SubSpills" title='SubSpills' data-type='unsigned int' data-ref="547SubSpills">SubSpills</dfn>;</td></tr>
<tr><th id="3152">3152</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="548SubFoldedSpills" title='SubFoldedSpills' data-type='unsigned int' data-ref="548SubFoldedSpills">SubFoldedSpills</dfn>;</td></tr>
<tr><th id="3153">3153</th><td></td></tr>
<tr><th id="3154">3154</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy28reportNumberOfSplillsReloadsEPN4llvm11MachineLoopERjS4_S4_S4_" title='(anonymous namespace)::RAGreedy::reportNumberOfSplillsReloads' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy28reportNumberOfSplillsReloadsEPN4llvm11MachineLoopERjS4_S4_S4_">reportNumberOfSplillsReloads</a>(<a class="local col4 ref" href="#544SubLoop" title='SubLoop' data-ref="544SubLoop">SubLoop</a>, <span class='refarg'><a class="local col5 ref" href="#545SubReloads" title='SubReloads' data-ref="545SubReloads">SubReloads</a></span>, <span class='refarg'><a class="local col6 ref" href="#546SubFoldedReloads" title='SubFoldedReloads' data-ref="546SubFoldedReloads">SubFoldedReloads</a></span>,</td></tr>
<tr><th id="3155">3155</th><td>                                 <span class='refarg'><a class="local col7 ref" href="#547SubSpills" title='SubSpills' data-ref="547SubSpills">SubSpills</a></span>, <span class='refarg'><a class="local col8 ref" href="#548SubFoldedSpills" title='SubFoldedSpills' data-ref="548SubFoldedSpills">SubFoldedSpills</a></span>);</td></tr>
<tr><th id="3156">3156</th><td>    <a class="local col0 ref" href="#540Reloads" title='Reloads' data-ref="540Reloads">Reloads</a> += <a class="local col5 ref" href="#545SubReloads" title='SubReloads' data-ref="545SubReloads">SubReloads</a>;</td></tr>
<tr><th id="3157">3157</th><td>    <a class="local col1 ref" href="#541FoldedReloads" title='FoldedReloads' data-ref="541FoldedReloads">FoldedReloads</a> += <a class="local col6 ref" href="#546SubFoldedReloads" title='SubFoldedReloads' data-ref="546SubFoldedReloads">SubFoldedReloads</a>;</td></tr>
<tr><th id="3158">3158</th><td>    <a class="local col2 ref" href="#542Spills" title='Spills' data-ref="542Spills">Spills</a> += <a class="local col7 ref" href="#547SubSpills" title='SubSpills' data-ref="547SubSpills">SubSpills</a>;</td></tr>
<tr><th id="3159">3159</th><td>    <a class="local col3 ref" href="#543FoldedSpills" title='FoldedSpills' data-ref="543FoldedSpills">FoldedSpills</a> += <a class="local col8 ref" href="#548SubFoldedSpills" title='SubFoldedSpills' data-ref="548SubFoldedSpills">SubFoldedSpills</a>;</td></tr>
<tr><th id="3160">3160</th><td>  }</td></tr>
<tr><th id="3161">3161</th><td></td></tr>
<tr><th id="3162">3162</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col9 decl" id="549MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="549MFI">MFI</dfn> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::MF" title='(anonymous namespace)::RAGreedy::MF' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="3163">3163</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col0 decl" id="550TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="550TII">TII</dfn> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::MF" title='(anonymous namespace)::RAGreedy::MF' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="3164">3164</th><td>  <em>int</em> <dfn class="local col1 decl" id="551FI" title='FI' data-type='int' data-ref="551FI">FI</dfn>;</td></tr>
<tr><th id="3165">3165</th><td></td></tr>
<tr><th id="3166">3166</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="552MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="552MBB">MBB</dfn> : <a class="local col9 ref" href="#539L" title='L' data-ref="539L">L</a>-&gt;<a class="ref" href="../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase9getBlocksEv" title='llvm::LoopBase::getBlocks' data-ref="_ZNK4llvm8LoopBase9getBlocksEv">getBlocks</a>())</td></tr>
<tr><th id="3167">3167</th><td>    <i>// Handle blocks that were not included in subloops.</i></td></tr>
<tr><th id="3168">3168</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RAGreedy::Loops" title='(anonymous namespace)::RAGreedy::Loops' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::Loops">Loops</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZNK4llvm15MachineLoopInfo10getLoopForEPKNS_17MachineBasicBlockE" title='llvm::MachineLoopInfo::getLoopFor' data-ref="_ZNK4llvm15MachineLoopInfo10getLoopForEPKNS_17MachineBasicBlockE">getLoopFor</a>(<a class="local col2 ref" href="#552MBB" title='MBB' data-ref="552MBB">MBB</a>) == <a class="local col9 ref" href="#539L" title='L' data-ref="539L">L</a>)</td></tr>
<tr><th id="3169">3169</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="553MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="553MI">MI</dfn> : *<a class="local col2 ref" href="#552MBB" title='MBB' data-ref="552MBB">MBB</a>) {</td></tr>
<tr><th id="3170">3170</th><td>        <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *, <var>2</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="554Accesses" title='Accesses' data-type='SmallVector&lt;const llvm::MachineMemOperand *, 2&gt;' data-ref="554Accesses">Accesses</dfn>;</td></tr>
<tr><th id="3171">3171</th><td>        <em>auto</em> <dfn class="local col5 decl" id="555isSpillSlotAccess" title='isSpillSlotAccess' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocGreedy.cpp:3171:34)' data-ref="555isSpillSlotAccess">isSpillSlotAccess</dfn> = [&amp;MFI](<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col6 decl" id="556A" title='A' data-type='const llvm::MachineMemOperand *' data-ref="556A">A</dfn>) {</td></tr>
<tr><th id="3172">3172</th><td>          <b>return</b> <a class="local col9 ref" href="#549MFI" title='MFI' data-ref="549MFI">MFI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo22isSpillSlotObjectIndexEi" title='llvm::MachineFrameInfo::isSpillSlotObjectIndex' data-ref="_ZNK4llvm16MachineFrameInfo22isSpillSlotObjectIndexEi">isSpillSlotObjectIndex</a>(</td></tr>
<tr><th id="3173">3173</th><td>              <a class="ref" href="../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::FixedStackPseudoSourceValue" title='llvm::FixedStackPseudoSourceValue' data-ref="llvm::FixedStackPseudoSourceValue">FixedStackPseudoSourceValue</a>&gt;(<a class="local col6 ref" href="#556A" title='A' data-ref="556A">A</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand14getPseudoValueEv" title='llvm::MachineMemOperand::getPseudoValue' data-ref="_ZNK4llvm17MachineMemOperand14getPseudoValueEv">getPseudoValue</a>())</td></tr>
<tr><th id="3174">3174</th><td>                  -&gt;<a class="ref" href="../../include/llvm/CodeGen/PseudoSourceValue.h.html#_ZNK4llvm27FixedStackPseudoSourceValue13getFrameIndexEv" title='llvm::FixedStackPseudoSourceValue::getFrameIndex' data-ref="_ZNK4llvm27FixedStackPseudoSourceValue13getFrameIndexEv">getFrameIndex</a>());</td></tr>
<tr><th id="3175">3175</th><td>        };</td></tr>
<tr><th id="3176">3176</th><td></td></tr>
<tr><th id="3177">3177</th><td>        <b>if</b> (<a class="local col0 ref" href="#550TII" title='TII' data-ref="550TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" title='llvm::TargetInstrInfo::isLoadFromStackSlot' data-ref="_ZNK4llvm15TargetInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi">isLoadFromStackSlot</a>(<a class="local col3 ref" href="#553MI" title='MI' data-ref="553MI">MI</a>, <span class='refarg'><a class="local col1 ref" href="#551FI" title='FI' data-ref="551FI">FI</a></span>) &amp;&amp; <a class="local col9 ref" href="#549MFI" title='MFI' data-ref="549MFI">MFI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo22isSpillSlotObjectIndexEi" title='llvm::MachineFrameInfo::isSpillSlotObjectIndex' data-ref="_ZNK4llvm16MachineFrameInfo22isSpillSlotObjectIndexEi">isSpillSlotObjectIndex</a>(<a class="local col1 ref" href="#551FI" title='FI' data-ref="551FI">FI</a>))</td></tr>
<tr><th id="3178">3178</th><td>          ++<a class="local col0 ref" href="#540Reloads" title='Reloads' data-ref="540Reloads">Reloads</a>;</td></tr>
<tr><th id="3179">3179</th><td>        <b>else</b> <b>if</b> (<a class="local col0 ref" href="#550TII" title='TII' data-ref="550TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo20hasLoadFromStackSlotERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_17MachineMemOperandEEE" title='llvm::TargetInstrInfo::hasLoadFromStackSlot' data-ref="_ZNK4llvm15TargetInstrInfo20hasLoadFromStackSlotERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_17MachineMemOperandEEE">hasLoadFromStackSlot</a>(<a class="local col3 ref" href="#553MI" title='MI' data-ref="553MI">MI</a>, <span class='refarg'><a class="local col4 ref" href="#554Accesses" title='Accesses' data-ref="554Accesses">Accesses</a></span>) &amp;&amp;</td></tr>
<tr><th id="3180">3180</th><td>                 <span class="namespace">llvm::</span><a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6any_ofEOT_T0_" title='llvm::any_of' data-ref="_ZN4llvm6any_ofEOT_T0_">any_of</a>(<span class='refarg'><a class="local col4 ref" href="#554Accesses" title='Accesses' data-ref="554Accesses">Accesses</a></span>, <a class="local col5 ref" href="#555isSpillSlotAccess" title='isSpillSlotAccess' data-ref="555isSpillSlotAccess">isSpillSlotAccess</a>))</td></tr>
<tr><th id="3181">3181</th><td>          ++<a class="local col1 ref" href="#541FoldedReloads" title='FoldedReloads' data-ref="541FoldedReloads">FoldedReloads</a>;</td></tr>
<tr><th id="3182">3182</th><td>        <b>else</b> <b>if</b> (<a class="local col0 ref" href="#550TII" title='TII' data-ref="550TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" title='llvm::TargetInstrInfo::isStoreToStackSlot' data-ref="_ZNK4llvm15TargetInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi">isStoreToStackSlot</a>(<a class="local col3 ref" href="#553MI" title='MI' data-ref="553MI">MI</a>, <span class='refarg'><a class="local col1 ref" href="#551FI" title='FI' data-ref="551FI">FI</a></span>) &amp;&amp;</td></tr>
<tr><th id="3183">3183</th><td>                 <a class="local col9 ref" href="#549MFI" title='MFI' data-ref="549MFI">MFI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo22isSpillSlotObjectIndexEi" title='llvm::MachineFrameInfo::isSpillSlotObjectIndex' data-ref="_ZNK4llvm16MachineFrameInfo22isSpillSlotObjectIndexEi">isSpillSlotObjectIndex</a>(<a class="local col1 ref" href="#551FI" title='FI' data-ref="551FI">FI</a>))</td></tr>
<tr><th id="3184">3184</th><td>          ++<a class="local col2 ref" href="#542Spills" title='Spills' data-ref="542Spills">Spills</a>;</td></tr>
<tr><th id="3185">3185</th><td>        <b>else</b> <b>if</b> (<a class="local col0 ref" href="#550TII" title='TII' data-ref="550TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo19hasStoreToStackSlotERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_17MachineMemOperandEEE" title='llvm::TargetInstrInfo::hasStoreToStackSlot' data-ref="_ZNK4llvm15TargetInstrInfo19hasStoreToStackSlotERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_17MachineMemOperandEEE">hasStoreToStackSlot</a>(<a class="local col3 ref" href="#553MI" title='MI' data-ref="553MI">MI</a>, <span class='refarg'><a class="local col4 ref" href="#554Accesses" title='Accesses' data-ref="554Accesses">Accesses</a></span>) &amp;&amp;</td></tr>
<tr><th id="3186">3186</th><td>                 <span class="namespace">llvm::</span><a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6any_ofEOT_T0_" title='llvm::any_of' data-ref="_ZN4llvm6any_ofEOT_T0_">any_of</a>(<span class='refarg'><a class="local col4 ref" href="#554Accesses" title='Accesses' data-ref="554Accesses">Accesses</a></span>, <a class="local col5 ref" href="#555isSpillSlotAccess" title='isSpillSlotAccess' data-ref="555isSpillSlotAccess">isSpillSlotAccess</a>))</td></tr>
<tr><th id="3187">3187</th><td>          ++<a class="local col3 ref" href="#543FoldedSpills" title='FoldedSpills' data-ref="543FoldedSpills">FoldedSpills</a>;</td></tr>
<tr><th id="3188">3188</th><td>      }</td></tr>
<tr><th id="3189">3189</th><td></td></tr>
<tr><th id="3190">3190</th><td>  <b>if</b> (<a class="local col0 ref" href="#540Reloads" title='Reloads' data-ref="540Reloads">Reloads</a> || <a class="local col1 ref" href="#541FoldedReloads" title='FoldedReloads' data-ref="541FoldedReloads">FoldedReloads</a> || <a class="local col2 ref" href="#542Spills" title='Spills' data-ref="542Spills">Spills</a> || <a class="local col3 ref" href="#543FoldedSpills" title='FoldedSpills' data-ref="543FoldedSpills">FoldedSpills</a>) {</td></tr>
<tr><th id="3191">3191</th><td>    <b>using</b> <b>namespace</b> <span class="namespace">ore</span>;</td></tr>
<tr><th id="3192">3192</th><td></td></tr>
<tr><th id="3193">3193</th><td>    <a class="tu member" href="#(anonymousnamespace)::RAGreedy::ORE" title='(anonymous namespace)::RAGreedy::ORE' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::ORE">ORE</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOptimizationRemarkEmitter.h.html#_ZN4llvm32MachineOptimizationRemarkEmitter4emitET_PDTclfL0p_EE" title='llvm::MachineOptimizationRemarkEmitter::emit' data-ref="_ZN4llvm32MachineOptimizationRemarkEmitter4emitET_PDTclfL0p_EE">emit</a>([&amp;]() {</td></tr>
<tr><th id="3194">3194</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineOptimizationRemarkEmitter.h.html#llvm::MachineOptimizationRemarkMissed" title='llvm::MachineOptimizationRemarkMissed' data-ref="llvm::MachineOptimizationRemarkMissed">MachineOptimizationRemarkMissed</a> <dfn class="local col7 decl" id="557R" title='R' data-type='llvm::MachineOptimizationRemarkMissed' data-ref="557R">R</dfn><a class="ref" href="../../include/llvm/CodeGen/MachineOptimizationRemarkEmitter.h.html#_ZN4llvm31MachineOptimizationRemarkMissedC1EPKcNS_9StringRefERKNS_18DiagnosticLocationEPKNS_17MachineBasicBlockE" title='llvm::MachineOptimizationRemarkMissed::MachineOptimizationRemarkMissed' data-ref="_ZN4llvm31MachineOptimizationRemarkMissedC1EPKcNS_9StringRefERKNS_18DiagnosticLocationEPKNS_17MachineBasicBlockE">(</a><a class="macro" href="#82" title="&quot;regalloc&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"LoopSpillReload"</q>,</td></tr>
<tr><th id="3195">3195</th><td>                                        <a class="ref fake" href="../../include/llvm/IR/DiagnosticInfo.h.html#_ZN4llvm18DiagnosticLocationC1ERKNS_8DebugLocE" title='llvm::DiagnosticLocation::DiagnosticLocation' data-ref="_ZN4llvm18DiagnosticLocationC1ERKNS_8DebugLocE"></a><a class="local col9 ref" href="#539L" title='L' data-ref="539L">L</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZNK4llvm11MachineLoop11getStartLocEv" title='llvm::MachineLoop::getStartLoc' data-ref="_ZNK4llvm11MachineLoop11getStartLocEv">getStartLoc</a>(), <a class="local col9 ref" href="#539L" title='L' data-ref="539L">L</a>-&gt;<a class="ref" href="../../include/llvm/Analysis/LoopInfo.h.html#_ZNK4llvm8LoopBase9getHeaderEv" title='llvm::LoopBase::getHeader' data-ref="_ZNK4llvm8LoopBase9getHeaderEv">getHeader</a>());</td></tr>
<tr><th id="3196">3196</th><td>      <b>if</b> (<a class="local col2 ref" href="#542Spills" title='Spills' data-ref="542Spills">Spills</a>)</td></tr>
<tr><th id="3197">3197</th><td>        <a class="local col7 ref" href="#557R" title='R' data-ref="557R">R</a> <a class="ref" href="../../include/llvm/IR/DiagnosticInfo.h.html#_ZN4llvmlsERT_NSt9enable_ifIXsr3std10is_base_ofINS_30DiagnosticInfoOptimizationBaseES0_EE5valueENS3_8ArgumentEE4typeE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERT_NSt9enable_ifIXsr3std10is_base_ofINS_30DiagnosticInfoOptimizationBaseES0_EE5valueENS3_8ArgumentEE4typeE">&lt;&lt;</a> <a class="typedef" href="../../include/llvm/Analysis/OptimizationRemarkEmitter.h.html#llvm::ore::NV" title='llvm::ore::NV' data-type='DiagnosticInfoOptimizationBase::Argument' data-ref="llvm::ore::NV">NV</a><a class="ref" href="../../include/llvm/IR/DiagnosticInfo.h.html#_ZN4llvm30DiagnosticInfoOptimizationBase8ArgumentC1ENS_9StringRefEj" title='llvm::DiagnosticInfoOptimizationBase::Argument::Argument' data-ref="_ZN4llvm30DiagnosticInfoOptimizationBase8ArgumentC1ENS_9StringRefEj">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"NumSpills"</q>, <a class="local col2 ref" href="#542Spills" title='Spills' data-ref="542Spills">Spills</a>) <a class="ref" href="../../include/llvm/IR/DiagnosticInfo.h.html#_ZN4llvmlsERT_NSt9enable_ifIXsr3std10is_base_ofINS_30DiagnosticInfoOptimizationBaseES0_EE5valueENS_9StringRefEE4typeE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERT_NSt9enable_ifIXsr3std10is_base_ofINS_30DiagnosticInfoOptimizationBaseES0_EE5valueENS_9StringRefEE4typeE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>" spills "</q>;</td></tr>
<tr><th id="3198">3198</th><td>      <b>if</b> (<a class="local col3 ref" href="#543FoldedSpills" title='FoldedSpills' data-ref="543FoldedSpills">FoldedSpills</a>)</td></tr>
<tr><th id="3199">3199</th><td>        <a class="local col7 ref" href="#557R" title='R' data-ref="557R">R</a> <a class="ref" href="../../include/llvm/IR/DiagnosticInfo.h.html#_ZN4llvmlsERT_NSt9enable_ifIXsr3std10is_base_ofINS_30DiagnosticInfoOptimizationBaseES0_EE5valueENS3_8ArgumentEE4typeE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERT_NSt9enable_ifIXsr3std10is_base_ofINS_30DiagnosticInfoOptimizationBaseES0_EE5valueENS3_8ArgumentEE4typeE">&lt;&lt;</a> <a class="typedef" href="../../include/llvm/Analysis/OptimizationRemarkEmitter.h.html#llvm::ore::NV" title='llvm::ore::NV' data-type='DiagnosticInfoOptimizationBase::Argument' data-ref="llvm::ore::NV">NV</a><a class="ref" href="../../include/llvm/IR/DiagnosticInfo.h.html#_ZN4llvm30DiagnosticInfoOptimizationBase8ArgumentC1ENS_9StringRefEj" title='llvm::DiagnosticInfoOptimizationBase::Argument::Argument' data-ref="_ZN4llvm30DiagnosticInfoOptimizationBase8ArgumentC1ENS_9StringRefEj">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"NumFoldedSpills"</q>, <a class="local col3 ref" href="#543FoldedSpills" title='FoldedSpills' data-ref="543FoldedSpills">FoldedSpills</a>) <a class="ref" href="../../include/llvm/IR/DiagnosticInfo.h.html#_ZN4llvmlsERT_NSt9enable_ifIXsr3std10is_base_ofINS_30DiagnosticInfoOptimizationBaseES0_EE5valueENS_9StringRefEE4typeE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERT_NSt9enable_ifIXsr3std10is_base_ofINS_30DiagnosticInfoOptimizationBaseES0_EE5valueENS_9StringRefEE4typeE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>" folded spills "</q>;</td></tr>
<tr><th id="3200">3200</th><td>      <b>if</b> (<a class="local col0 ref" href="#540Reloads" title='Reloads' data-ref="540Reloads">Reloads</a>)</td></tr>
<tr><th id="3201">3201</th><td>        <a class="local col7 ref" href="#557R" title='R' data-ref="557R">R</a> <a class="ref" href="../../include/llvm/IR/DiagnosticInfo.h.html#_ZN4llvmlsERT_NSt9enable_ifIXsr3std10is_base_ofINS_30DiagnosticInfoOptimizationBaseES0_EE5valueENS3_8ArgumentEE4typeE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERT_NSt9enable_ifIXsr3std10is_base_ofINS_30DiagnosticInfoOptimizationBaseES0_EE5valueENS3_8ArgumentEE4typeE">&lt;&lt;</a> <a class="typedef" href="../../include/llvm/Analysis/OptimizationRemarkEmitter.h.html#llvm::ore::NV" title='llvm::ore::NV' data-type='DiagnosticInfoOptimizationBase::Argument' data-ref="llvm::ore::NV">NV</a><a class="ref" href="../../include/llvm/IR/DiagnosticInfo.h.html#_ZN4llvm30DiagnosticInfoOptimizationBase8ArgumentC1ENS_9StringRefEj" title='llvm::DiagnosticInfoOptimizationBase::Argument::Argument' data-ref="_ZN4llvm30DiagnosticInfoOptimizationBase8ArgumentC1ENS_9StringRefEj">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"NumReloads"</q>, <a class="local col0 ref" href="#540Reloads" title='Reloads' data-ref="540Reloads">Reloads</a>) <a class="ref" href="../../include/llvm/IR/DiagnosticInfo.h.html#_ZN4llvmlsERT_NSt9enable_ifIXsr3std10is_base_ofINS_30DiagnosticInfoOptimizationBaseES0_EE5valueENS_9StringRefEE4typeE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERT_NSt9enable_ifIXsr3std10is_base_ofINS_30DiagnosticInfoOptimizationBaseES0_EE5valueENS_9StringRefEE4typeE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>" reloads "</q>;</td></tr>
<tr><th id="3202">3202</th><td>      <b>if</b> (<a class="local col1 ref" href="#541FoldedReloads" title='FoldedReloads' data-ref="541FoldedReloads">FoldedReloads</a>)</td></tr>
<tr><th id="3203">3203</th><td>        <a class="local col7 ref" href="#557R" title='R' data-ref="557R">R</a> <a class="ref" href="../../include/llvm/IR/DiagnosticInfo.h.html#_ZN4llvmlsERT_NSt9enable_ifIXsr3std10is_base_ofINS_30DiagnosticInfoOptimizationBaseES0_EE5valueENS3_8ArgumentEE4typeE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERT_NSt9enable_ifIXsr3std10is_base_ofINS_30DiagnosticInfoOptimizationBaseES0_EE5valueENS3_8ArgumentEE4typeE">&lt;&lt;</a> <a class="typedef" href="../../include/llvm/Analysis/OptimizationRemarkEmitter.h.html#llvm::ore::NV" title='llvm::ore::NV' data-type='DiagnosticInfoOptimizationBase::Argument' data-ref="llvm::ore::NV">NV</a><a class="ref" href="../../include/llvm/IR/DiagnosticInfo.h.html#_ZN4llvm30DiagnosticInfoOptimizationBase8ArgumentC1ENS_9StringRefEj" title='llvm::DiagnosticInfoOptimizationBase::Argument::Argument' data-ref="_ZN4llvm30DiagnosticInfoOptimizationBase8ArgumentC1ENS_9StringRefEj">(</a><a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"NumFoldedReloads"</q>, <a class="local col1 ref" href="#541FoldedReloads" title='FoldedReloads' data-ref="541FoldedReloads">FoldedReloads</a>) <a class="ref" href="../../include/llvm/IR/DiagnosticInfo.h.html#_ZN4llvmlsERT_NSt9enable_ifIXsr3std10is_base_ofINS_30DiagnosticInfoOptimizationBaseES0_EE5valueENS_9StringRefEE4typeE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERT_NSt9enable_ifIXsr3std10is_base_ofINS_30DiagnosticInfoOptimizationBaseES0_EE5valueENS_9StringRefEE4typeE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>" folded reloads "</q>;</td></tr>
<tr><th id="3204">3204</th><td>      <a class="local col7 ref" href="#557R" title='R' data-ref="557R">R</a> <a class="ref" href="../../include/llvm/IR/DiagnosticInfo.h.html#_ZN4llvmlsERT_NSt9enable_ifIXsr3std10is_base_ofINS_30DiagnosticInfoOptimizationBaseES0_EE5valueENS_9StringRefEE4typeE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERT_NSt9enable_ifIXsr3std10is_base_ofINS_30DiagnosticInfoOptimizationBaseES0_EE5valueENS_9StringRefEE4typeE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"generated in loop"</q>;</td></tr>
<tr><th id="3205">3205</th><td>      <b>return</b> <a class="local col7 ref" href="#557R" title='R' data-ref="557R">R</a>;</td></tr>
<tr><th id="3206">3206</th><td>    });</td></tr>
<tr><th id="3207">3207</th><td>  }</td></tr>
<tr><th id="3208">3208</th><td>}</td></tr>
<tr><th id="3209">3209</th><td></td></tr>
<tr><th id="3210">3210</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RAGreedy" title='(anonymous namespace)::RAGreedy' data-ref="(anonymousnamespace)::RAGreedy">RAGreedy</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_18RAGreedy20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::RAGreedy::runOnMachineFunction' data-type='bool (anonymous namespace)::RAGreedy::runOnMachineFunction(llvm::MachineFunction &amp; mf)' data-ref="_ZN12_GLOBAL__N_18RAGreedy20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="558mf" title='mf' data-type='llvm::MachineFunction &amp;' data-ref="558mf">mf</dfn>) {</td></tr>
<tr><th id="3211">3211</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;********** GREEDY REGISTER ALLOCATION **********\n&quot; &lt;&lt; &quot;********** Function: &quot; &lt;&lt; mf.getName() &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"********** GREEDY REGISTER ALLOCATION **********\n"</q></td></tr>
<tr><th id="3212">3212</th><td>                    <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"********** Function: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col8 ref" href="#558mf" title='mf' data-ref="558mf">mf</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getNameEv" title='llvm::MachineFunction::getName' data-ref="_ZNK4llvm15MachineFunction7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="3213">3213</th><td></td></tr>
<tr><th id="3214">3214</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::MF" title='(anonymous namespace)::RAGreedy::MF' data-use='w' data-ref="(anonymousnamespace)::RAGreedy::MF">MF</a> = &amp;<a class="local col8 ref" href="#558mf" title='mf' data-ref="558mf">mf</a>;</td></tr>
<tr><th id="3215">3215</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::TRI" title='(anonymous namespace)::RAGreedy::TRI' data-use='w' data-ref="(anonymousnamespace)::RAGreedy::TRI">TRI</a> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::MF" title='(anonymous namespace)::RAGreedy::MF' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="3216">3216</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::TII" title='(anonymous namespace)::RAGreedy::TII' data-use='w' data-ref="(anonymousnamespace)::RAGreedy::TII">TII</a> = <a class="tu member" href="#(anonymousnamespace)::RAGreedy::MF" title='(anonymous namespace)::RAGreedy::MF' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="3217">3217</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::RCI" title='(anonymous namespace)::RAGreedy::RCI' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::RCI">RCI</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#_ZN4llvm17RegisterClassInfo20runOnMachineFunctionERKNS_15MachineFunctionE" title='llvm::RegisterClassInfo::runOnMachineFunction' data-ref="_ZN4llvm17RegisterClassInfo20runOnMachineFunctionERKNS_15MachineFunctionE">runOnMachineFunction</a>(<a class="local col8 ref" href="#558mf" title='mf' data-ref="558mf">mf</a>);</td></tr>
<tr><th id="3218">3218</th><td></td></tr>
<tr><th id="3219">3219</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::EnableLocalReassign" title='(anonymous namespace)::RAGreedy::EnableLocalReassign' data-use='w' data-ref="(anonymousnamespace)::RAGreedy::EnableLocalReassign">EnableLocalReassign</a> = <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableLocalReassignment" title='EnableLocalReassignment' data-use='m' data-ref="EnableLocalReassignment">EnableLocalReassignment</a> ||</td></tr>
<tr><th id="3220">3220</th><td>                        <a class="tu member" href="#(anonymousnamespace)::RAGreedy::MF" title='(anonymous namespace)::RAGreedy::MF' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo25enableRALocalReassignmentENS_10CodeGenOpt5LevelE" title='llvm::TargetSubtargetInfo::enableRALocalReassignment' data-ref="_ZNK4llvm19TargetSubtargetInfo25enableRALocalReassignmentENS_10CodeGenOpt5LevelE">enableRALocalReassignment</a>(</td></tr>
<tr><th id="3221">3221</th><td>                            <a class="tu member" href="#(anonymousnamespace)::RAGreedy::MF" title='(anonymous namespace)::RAGreedy::MF' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>().<a class="ref" href="../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine11getOptLevelEv" title='llvm::TargetMachine::getOptLevel' data-ref="_ZNK4llvm13TargetMachine11getOptLevelEv">getOptLevel</a>());</td></tr>
<tr><th id="3222">3222</th><td></td></tr>
<tr><th id="3223">3223</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::EnableAdvancedRASplitCost" title='(anonymous namespace)::RAGreedy::EnableAdvancedRASplitCost' data-use='w' data-ref="(anonymousnamespace)::RAGreedy::EnableAdvancedRASplitCost">EnableAdvancedRASplitCost</a> = <a class="ref fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#ConsiderLocalIntervalCost" title='ConsiderLocalIntervalCost' data-use='m' data-ref="ConsiderLocalIntervalCost">ConsiderLocalIntervalCost</a> ||</td></tr>
<tr><th id="3224">3224</th><td>                              <a class="tu member" href="#(anonymousnamespace)::RAGreedy::MF" title='(anonymous namespace)::RAGreedy::MF' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo25enableAdvancedRASplitCostEv" title='llvm::TargetSubtargetInfo::enableAdvancedRASplitCost' data-ref="_ZNK4llvm19TargetSubtargetInfo25enableAdvancedRASplitCostEv">enableAdvancedRASplitCost</a>();</td></tr>
<tr><th id="3225">3225</th><td></td></tr>
<tr><th id="3226">3226</th><td>  <b>if</b> (<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::VerifyEnabled" title='llvm::RegAllocBase::VerifyEnabled' data-ref="llvm::RegAllocBase::VerifyEnabled">VerifyEnabled</a>)</td></tr>
<tr><th id="3227">3227</th><td>    <a class="tu member" href="#(anonymousnamespace)::RAGreedy::MF" title='(anonymous namespace)::RAGreedy::MF' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction6verifyEPNS_4PassEPKcb" title='llvm::MachineFunction::verify' data-ref="_ZNK4llvm15MachineFunction6verifyEPNS_4PassEPKcb">verify</a>(<b>this</b>, <q>"Before greedy register allocator"</q>);</td></tr>
<tr><th id="3228">3228</th><td></td></tr>
<tr><th id="3229">3229</th><td>  <a class="type" href="RegAllocBase.h.html#llvm::RegAllocBase" title='llvm::RegAllocBase' data-ref="llvm::RegAllocBase">RegAllocBase</a>::<a class="member" href="RegAllocBase.h.html#_ZN4llvm12RegAllocBase4initERNS_10VirtRegMapERNS_13LiveIntervalsERNS_13LiveRegMatrixE" title='llvm::RegAllocBase::init' data-ref="_ZN4llvm12RegAllocBase4initERNS_10VirtRegMapERNS_13LiveIntervalsERNS_13LiveRegMatrixE">init</a>(<span class='refarg'><a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a>&gt;()</span>,</td></tr>
<tr><th id="3230">3230</th><td>                     <span class='refarg'><a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a>&gt;()</span>,</td></tr>
<tr><th id="3231">3231</th><td>                     <span class='refarg'><a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix" title='llvm::LiveRegMatrix' data-ref="llvm::LiveRegMatrix">LiveRegMatrix</a>&gt;()</span>);</td></tr>
<tr><th id="3232">3232</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::Indexes" title='(anonymous namespace)::RAGreedy::Indexes' data-use='w' data-ref="(anonymousnamespace)::RAGreedy::Indexes">Indexes</a> = &amp;<a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndexes" title='llvm::SlotIndexes' data-ref="llvm::SlotIndexes">SlotIndexes</a>&gt;();</td></tr>
<tr><th id="3233">3233</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::MBFI" title='(anonymous namespace)::RAGreedy::MBFI' data-use='w' data-ref="(anonymousnamespace)::RAGreedy::MBFI">MBFI</a> = &amp;<a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBlockFrequencyInfo.h.html#llvm::MachineBlockFrequencyInfo" title='llvm::MachineBlockFrequencyInfo' data-ref="llvm::MachineBlockFrequencyInfo">MachineBlockFrequencyInfo</a>&gt;();</td></tr>
<tr><th id="3234">3234</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::DomTree" title='(anonymous namespace)::RAGreedy::DomTree' data-use='w' data-ref="(anonymousnamespace)::RAGreedy::DomTree">DomTree</a> = &amp;<a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="3235">3235</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::ORE" title='(anonymous namespace)::RAGreedy::ORE' data-use='w' data-ref="(anonymousnamespace)::RAGreedy::ORE">ORE</a> = &amp;<a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineOptimizationRemarkEmitter.h.html#llvm::MachineOptimizationRemarkEmitterPass" title='llvm::MachineOptimizationRemarkEmitterPass' data-ref="llvm::MachineOptimizationRemarkEmitterPass">MachineOptimizationRemarkEmitterPass</a>&gt;().<a class="ref" href="../../include/llvm/CodeGen/MachineOptimizationRemarkEmitter.h.html#_ZN4llvm36MachineOptimizationRemarkEmitterPass6getOREEv" title='llvm::MachineOptimizationRemarkEmitterPass::getORE' data-ref="_ZN4llvm36MachineOptimizationRemarkEmitterPass6getOREEv">getORE</a>();</td></tr>
<tr><th id="3236">3236</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SpillerInstance" title='(anonymous namespace)::RAGreedy::SpillerInstance' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SpillerInstance">SpillerInstance</a>.<a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptr5resetENSt15__uniq_ptr_implIT_T0_E7pointerE" title='std::unique_ptr::reset' data-ref="_ZNSt10unique_ptr5resetENSt15__uniq_ptr_implIT_T0_E7pointerE">reset</a>(<a class="ref" href="Spiller.h.html#_ZN4llvm19createInlineSpillerERNS_19MachineFunctionPassERNS_15MachineFunctionERNS_10VirtRegMapE" title='llvm::createInlineSpiller' data-ref="_ZN4llvm19createInlineSpillerERNS_19MachineFunctionPassERNS_15MachineFunctionERNS_10VirtRegMapE">createInlineSpiller</a>(<span class='refarg'>*<b>this</b></span>, <span class='refarg'>*<a class="tu member" href="#(anonymousnamespace)::RAGreedy::MF" title='(anonymous namespace)::RAGreedy::MF' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::MF">MF</a></span>, <span class='refarg'>*<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::VRM" title='llvm::RegAllocBase::VRM' data-ref="llvm::RegAllocBase::VRM">VRM</a></span>));</td></tr>
<tr><th id="3237">3237</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::Loops" title='(anonymous namespace)::RAGreedy::Loops' data-use='w' data-ref="(anonymousnamespace)::RAGreedy::Loops">Loops</a> = &amp;<a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="3238">3238</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::Bundles" title='(anonymous namespace)::RAGreedy::Bundles' data-use='w' data-ref="(anonymousnamespace)::RAGreedy::Bundles">Bundles</a> = &amp;<a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/EdgeBundles.h.html#llvm::EdgeBundles" title='llvm::EdgeBundles' data-ref="llvm::EdgeBundles">EdgeBundles</a>&gt;();</td></tr>
<tr><th id="3239">3239</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SpillPlacer" title='(anonymous namespace)::RAGreedy::SpillPlacer' data-use='w' data-ref="(anonymousnamespace)::RAGreedy::SpillPlacer">SpillPlacer</a> = &amp;<a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="SpillPlacement.h.html#llvm::SpillPlacement" title='llvm::SpillPlacement' data-ref="llvm::SpillPlacement">SpillPlacement</a>&gt;();</td></tr>
<tr><th id="3240">3240</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::DebugVars" title='(anonymous namespace)::RAGreedy::DebugVars' data-use='w' data-ref="(anonymousnamespace)::RAGreedy::DebugVars">DebugVars</a> = &amp;<a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="LiveDebugVariables.h.html#llvm::LiveDebugVariables" title='llvm::LiveDebugVariables' data-ref="llvm::LiveDebugVariables">LiveDebugVariables</a>&gt;();</td></tr>
<tr><th id="3241">3241</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::AA" title='(anonymous namespace)::RAGreedy::AA' data-use='w' data-ref="(anonymousnamespace)::RAGreedy::AA">AA</a> = &amp;<a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AAResultsWrapperPass" title='llvm::AAResultsWrapperPass' data-ref="llvm::AAResultsWrapperPass">AAResultsWrapperPass</a>&gt;().<a class="ref" href="../../include/llvm/Analysis/AliasAnalysis.h.html#_ZN4llvm20AAResultsWrapperPass12getAAResultsEv" title='llvm::AAResultsWrapperPass::getAAResults' data-ref="_ZN4llvm20AAResultsWrapperPass12getAAResultsEv">getAAResults</a>();</td></tr>
<tr><th id="3242">3242</th><td></td></tr>
<tr><th id="3243">3243</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy17initializeCSRCostEv" title='(anonymous namespace)::RAGreedy::initializeCSRCost' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy17initializeCSRCostEv">initializeCSRCost</a>();</td></tr>
<tr><th id="3244">3244</th><td></td></tr>
<tr><th id="3245">3245</th><td>  <a class="ref" href="../../include/llvm/CodeGen/CalcSpillWeights.h.html#_ZN4llvm29calculateSpillWeightsAndHintsERNS_13LiveIntervalsERNS_15MachineFunctionEPNS_10VirtRegMapERKNS_15MachineLoopInfoERKNS_25MachineBlockFrequencyInfoEPFffjjE" title='llvm::calculateSpillWeightsAndHints' data-ref="_ZN4llvm29calculateSpillWeightsAndHintsERNS_13LiveIntervalsERNS_15MachineFunctionEPNS_10VirtRegMapERKNS_15MachineLoopInfoERKNS_25MachineBlockFrequencyInfoEPFffjjE">calculateSpillWeightsAndHints</a>(<span class='refarg'>*<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::LIS" title='llvm::RegAllocBase::LIS' data-ref="llvm::RegAllocBase::LIS">LIS</a></span>, <span class='refarg'><a class="local col8 ref" href="#558mf" title='mf' data-ref="558mf">mf</a></span>, <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::VRM" title='llvm::RegAllocBase::VRM' data-ref="llvm::RegAllocBase::VRM">VRM</a>, *<a class="tu member" href="#(anonymousnamespace)::RAGreedy::Loops" title='(anonymous namespace)::RAGreedy::Loops' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::Loops">Loops</a>, *<a class="tu member" href="#(anonymousnamespace)::RAGreedy::MBFI" title='(anonymous namespace)::RAGreedy::MBFI' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::MBFI">MBFI</a>);</td></tr>
<tr><th id="3246">3246</th><td></td></tr>
<tr><th id="3247">3247</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { LIS-&gt;dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::LIS" title='llvm::RegAllocBase::LIS' data-ref="llvm::RegAllocBase::LIS">LIS</a>-&gt;<a class="member" href="../../include/llvm/Pass.h.html#_ZNK4llvm4Pass4dumpEv" title='llvm::Pass::dump' data-ref="_ZNK4llvm4Pass4dumpEv">dump</a>());</td></tr>
<tr><th id="3248">3248</th><td></td></tr>
<tr><th id="3249">3249</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SA" title='(anonymous namespace)::RAGreedy::SA' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SA">SA</a>.<a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptr5resetENSt15__uniq_ptr_implIT_T0_E7pointerE" title='std::unique_ptr::reset' data-ref="_ZNSt10unique_ptr5resetENSt15__uniq_ptr_implIT_T0_E7pointerE">reset</a>(<b>new</b> <a class="type" href="SplitKit.h.html#llvm::SplitAnalysis" title='llvm::SplitAnalysis' data-ref="llvm::SplitAnalysis">SplitAnalysis</a><a class="ref" href="SplitKit.h.html#_ZN4llvm13SplitAnalysisC1ERKNS_10VirtRegMapERKNS_13LiveIntervalsERKNS_15MachineLoopInfoE" title='llvm::SplitAnalysis::SplitAnalysis' data-ref="_ZN4llvm13SplitAnalysisC1ERKNS_10VirtRegMapERKNS_13LiveIntervalsERKNS_15MachineLoopInfoE">(</a>*<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::VRM" title='llvm::RegAllocBase::VRM' data-ref="llvm::RegAllocBase::VRM">VRM</a>, *<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::LIS" title='llvm::RegAllocBase::LIS' data-ref="llvm::RegAllocBase::LIS">LIS</a>, *<a class="tu member" href="#(anonymousnamespace)::RAGreedy::Loops" title='(anonymous namespace)::RAGreedy::Loops' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::Loops">Loops</a>));</td></tr>
<tr><th id="3250">3250</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SE" title='(anonymous namespace)::RAGreedy::SE' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SE">SE</a>.<a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptr5resetENSt15__uniq_ptr_implIT_T0_E7pointerE" title='std::unique_ptr::reset' data-ref="_ZNSt10unique_ptr5resetENSt15__uniq_ptr_implIT_T0_E7pointerE">reset</a>(<b>new</b> <a class="type" href="SplitKit.h.html#llvm::SplitEditor" title='llvm::SplitEditor' data-ref="llvm::SplitEditor">SplitEditor</a><a class="ref" href="SplitKit.h.html#_ZN4llvm11SplitEditorC1ERNS_13SplitAnalysisERNS_9AAResultsERNS_13LiveIntervalsERNS_10VirtRegMapERNS_20MachineDominatorTreeERNS_25MachineBlockFrequencyInfoE" title='llvm::SplitEditor::SplitEditor' data-ref="_ZN4llvm11SplitEditorC1ERNS_13SplitAnalysisERNS_9AAResultsERNS_13LiveIntervalsERNS_10VirtRegMapERNS_20MachineDominatorTreeERNS_25MachineBlockFrequencyInfoE">(</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrdeEv" title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv">*</a><a class="tu member" href="#(anonymousnamespace)::RAGreedy::SA" title='(anonymous namespace)::RAGreedy::SA' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SA">SA</a>, *<a class="tu member" href="#(anonymousnamespace)::RAGreedy::AA" title='(anonymous namespace)::RAGreedy::AA' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::AA">AA</a>, *<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::LIS" title='llvm::RegAllocBase::LIS' data-ref="llvm::RegAllocBase::LIS">LIS</a>, *<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::VRM" title='llvm::RegAllocBase::VRM' data-ref="llvm::RegAllocBase::VRM">VRM</a>, *<a class="tu member" href="#(anonymousnamespace)::RAGreedy::DomTree" title='(anonymous namespace)::RAGreedy::DomTree' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::DomTree">DomTree</a>, *<a class="tu member" href="#(anonymousnamespace)::RAGreedy::MBFI" title='(anonymous namespace)::RAGreedy::MBFI' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::MBFI">MBFI</a>));</td></tr>
<tr><th id="3251">3251</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::ExtraRegInfo" title='(anonymous namespace)::RAGreedy::ExtraRegInfo' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::ExtraRegInfo">ExtraRegInfo</a>.<a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMap5clearEv" title='llvm::IndexedMap::clear' data-use='c' data-ref="_ZN4llvm10IndexedMap5clearEv">clear</a>();</td></tr>
<tr><th id="3252">3252</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::ExtraRegInfo" title='(anonymous namespace)::RAGreedy::ExtraRegInfo' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::ExtraRegInfo">ExtraRegInfo</a>.<a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMap6resizeENS_11SmallVectorIT_Lj0EE9size_typeE" title='llvm::IndexedMap::resize' data-use='c' data-ref="_ZN4llvm10IndexedMap6resizeENS_11SmallVectorIT_Lj0EE9size_typeE">resize</a>(<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::MRI" title='llvm::RegAllocBase::MRI' data-ref="llvm::RegAllocBase::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv" title='llvm::MachineRegisterInfo::getNumVirtRegs' data-ref="_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv">getNumVirtRegs</a>());</td></tr>
<tr><th id="3253">3253</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::NextCascade" title='(anonymous namespace)::RAGreedy::NextCascade' data-use='w' data-ref="(anonymousnamespace)::RAGreedy::NextCascade">NextCascade</a> = <var>1</var>;</td></tr>
<tr><th id="3254">3254</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::IntfCache" title='(anonymous namespace)::RAGreedy::IntfCache' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::IntfCache">IntfCache</a>.<a class="ref" href="InterferenceCache.h.html#_ZN4llvm17InterferenceCache4initEPNS_15MachineFunctionEPNS_17LiveIntervalUnionEPNS_11SlotIndexesEPNS_13LiveIntervalsEPKNS_18TargetRegisterInfoE" title='llvm::InterferenceCache::init' data-ref="_ZN4llvm17InterferenceCache4initEPNS_15MachineFunctionEPNS_17LiveIntervalUnionEPNS_11SlotIndexesEPNS_13LiveIntervalsEPKNS_18TargetRegisterInfoE">init</a>(<a class="tu member" href="#(anonymousnamespace)::RAGreedy::MF" title='(anonymous namespace)::RAGreedy::MF' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::MF">MF</a>, <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::Matrix" title='llvm::RegAllocBase::Matrix' data-ref="llvm::RegAllocBase::Matrix">Matrix</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZN4llvm13LiveRegMatrix13getLiveUnionsEv" title='llvm::LiveRegMatrix::getLiveUnions' data-ref="_ZN4llvm13LiveRegMatrix13getLiveUnionsEv">getLiveUnions</a>(), <a class="tu member" href="#(anonymousnamespace)::RAGreedy::Indexes" title='(anonymous namespace)::RAGreedy::Indexes' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::Indexes">Indexes</a>, <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::LIS" title='llvm::RegAllocBase::LIS' data-ref="llvm::RegAllocBase::LIS">LIS</a>, <a class="tu member" href="#(anonymousnamespace)::RAGreedy::TRI" title='(anonymous namespace)::RAGreedy::TRI' data-use='r' data-ref="(anonymousnamespace)::RAGreedy::TRI">TRI</a>);</td></tr>
<tr><th id="3255">3255</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::GlobalCand" title='(anonymous namespace)::RAGreedy::GlobalCand' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::GlobalCand">GlobalCand</a>.<a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE" title='llvm::SmallVectorImpl::resize' data-use='c' data-ref="_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE">resize</a>(<var>32</var>);  <i>// This will grow as needed.</i></td></tr>
<tr><th id="3256">3256</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::SetOfBrokenHints" title='(anonymous namespace)::RAGreedy::SetOfBrokenHints' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::SetOfBrokenHints">SetOfBrokenHints</a>.<a class="ref" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector5clearEv" title='llvm::SetVector::clear' data-ref="_ZN4llvm9SetVector5clearEv">clear</a>();</td></tr>
<tr><th id="3257">3257</th><td>  <a class="tu member" href="#(anonymousnamespace)::RAGreedy::LastEvicted" title='(anonymous namespace)::RAGreedy::LastEvicted' data-use='m' data-ref="(anonymousnamespace)::RAGreedy::LastEvicted">LastEvicted</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_18RAGreedy13EvictionTrack5clearEv" title='(anonymous namespace)::RAGreedy::EvictionTrack::clear' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy13EvictionTrack5clearEv">clear</a>();</td></tr>
<tr><th id="3258">3258</th><td></td></tr>
<tr><th id="3259">3259</th><td>  <a class="member" href="RegAllocBase.h.html#_ZN4llvm12RegAllocBase16allocatePhysRegsEv" title='llvm::RegAllocBase::allocatePhysRegs' data-ref="_ZN4llvm12RegAllocBase16allocatePhysRegsEv">allocatePhysRegs</a>();</td></tr>
<tr><th id="3260">3260</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy18tryHintsRecoloringEv" title='(anonymous namespace)::RAGreedy::tryHintsRecoloring' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy18tryHintsRecoloringEv">tryHintsRecoloring</a>();</td></tr>
<tr><th id="3261">3261</th><td>  <a class="virtual member" href="RegAllocBase.h.html#_ZN4llvm12RegAllocBase16postOptimizationEv" title='llvm::RegAllocBase::postOptimization' data-ref="_ZN4llvm12RegAllocBase16postOptimizationEv">postOptimization</a>();</td></tr>
<tr><th id="3262">3262</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_18RAGreedy28reportNumberOfSplillsReloadsEv" title='(anonymous namespace)::RAGreedy::reportNumberOfSplillsReloads' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy28reportNumberOfSplillsReloadsEv">reportNumberOfSplillsReloads</a>();</td></tr>
<tr><th id="3263">3263</th><td></td></tr>
<tr><th id="3264">3264</th><td>  <a class="virtual tu member" href="#_ZN12_GLOBAL__N_18RAGreedy13releaseMemoryEv" title='(anonymous namespace)::RAGreedy::releaseMemory' data-use='c' data-ref="_ZN12_GLOBAL__N_18RAGreedy13releaseMemoryEv">releaseMemory</a>();</td></tr>
<tr><th id="3265">3265</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3266">3266</th><td>}</td></tr>
<tr><th id="3267">3267</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
