# Mini-Lab-Project-on-Verilog
This project is all about creating, a generator which generate the power of 3 numbers and send through FIFO to the Memory Controller then Memory. I have used the AXI-STREAM Protocol.


## the Final Waveform
![image](https://user-images.githubusercontent.com/44365037/234216353-04efc56e-6956-4cc9-8d91-223a5a7527d9.png)
