PPA Report for reset_pattern_detector.v (Module: reset_pattern_detector)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 5
FF Count: 12
IO Count: 5
Cell Count: 32

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 976.56 MHz
Reg-to-Reg Critical Path Delay: 0.802 ns

POWER METRICS:
-------------
Total Power Consumption: 0.451 W
