// Seed: 1015901310
module module_0 ();
  parameter id_1 = -1 === -1;
  logic [7:0] id_2;
  wire id_3;
  ;
  tri0 id_4 = 1 & 1'b0;
  assign id_2[1'd0]['b0] = id_2;
  logic id_5;
  ;
  localparam id_6 = id_1 == 1;
  assign module_1.id_1 = 0;
endmodule : SymbolIdentifier
module module_1 (
    output logic id_0,
    input  wor   id_1,
    output logic id_2,
    input  tri0  id_3
);
  id_5 :
  assert property (@(id_3) id_1) id_0 = id_3;
  always begin : LABEL_0
    id_2 = id_5;
    id_0 = (1 - id_1);
  end
  logic id_6;
  ;
  always id_6 <= (1);
  assign id_2 = id_3;
  always if (1) id_5 = id_6;
  module_0 modCall_1 ();
  timeunit 1ps;
  wire id_7, id_8;
  logic id_9;
  ;
endmodule
