module top_module ( 
    input p1a, p1b, p1c, p1d, p1e, p1f,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );
    wire w,w1;
    wire w2,w3;
    assign w=p2a&p2b;
    assign w1=p2c&p2d;
    assign p2y=w|w1;
    assign w2=p1a&p1b&p1c;
    assign w3=p1d&p1e&p1f;
    assign p1y=w2|w3;


endmodule
