/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    Version: 2017.12 Build: 338 Linux 64-bit                             */
/*    C Header output                                                      */
/*                                                                         */
/* Command Line:                                                           */
/*    csrCompile -w -c                                                     */
/*    /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/ctype.css */
/*    -t h                                                                 */
/*    /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr */
/*    -I/home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen      */
/*    -I/home/vsinha/asic1/pen_src_master1/capri/design/common -O          */
/*                                                                         */
/* Input files:                                                            */
/*    /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr */
/*                                                                         */
/* Included files:                                                         */
/*    /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr */
/*                                                                         */
/* Configuration files:                                                    */
/*    /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/ctype.css */
/*                                                                         */
/* Generated on: Tue Jun 26 12:40:26 2018                                  */
/*           by: vsinha                                                    */
/*                                                                         */

#ifndef _HESE_H_
#define _HESE_H_



/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: cap_hese_csr                              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 137 */
/* Memory: cap_hese_csr.dhs_crypto_ctl                                     */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_ADDRESS 0x0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_BYTE_ADDRESS 0x0
/* Register: cap_hese_csr.dhs_crypto_ctl.xts_enc_key_array_base_w0         */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_KEY_ARRAY_BASE_W0_ADDRESS 0x0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_KEY_ARRAY_BASE_W0_BYTE_ADDRESS 0x0
/* Register: cap_hese_csr.dhs_crypto_ctl.xts_enc_key_array_base_w1         */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_KEY_ARRAY_BASE_W1_ADDRESS 0x1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_KEY_ARRAY_BASE_W1_BYTE_ADDRESS 0x4
/* Register: cap_hese_csr.dhs_crypto_ctl.xts_enc_key_array_size            */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_KEY_ARRAY_SIZE_ADDRESS 0x2
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_KEY_ARRAY_SIZE_BYTE_ADDRESS 0x8
/* Register: cap_hese_csr.dhs_crypto_ctl.xts_enc_axi_desc                  */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_DESC_ADDRESS 0x3
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_DESC_BYTE_ADDRESS 0xc
/* Register: cap_hese_csr.dhs_crypto_ctl.xts_enc_axi_data_read             */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_DATA_READ_ADDRESS 0x4
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_DATA_READ_BYTE_ADDRESS 0x10
/* Register: cap_hese_csr.dhs_crypto_ctl.xts_enc_axi_data_write            */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_DATA_WRITE_ADDRESS 0x5
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_DATA_WRITE_BYTE_ADDRESS 0x14
/* Register: cap_hese_csr.dhs_crypto_ctl.xts_enc_axi_status                */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_STATUS_ADDRESS 0x6
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_STATUS_BYTE_ADDRESS 0x18
/* Register: cap_hese_csr.dhs_crypto_ctl.xts_key_array_base_w0             */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_KEY_ARRAY_BASE_W0_ADDRESS 0x40
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_KEY_ARRAY_BASE_W0_BYTE_ADDRESS 0x100
/* Register: cap_hese_csr.dhs_crypto_ctl.xts_key_array_base_w1             */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_KEY_ARRAY_BASE_W1_ADDRESS 0x41
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_KEY_ARRAY_BASE_W1_BYTE_ADDRESS 0x104
/* Register: cap_hese_csr.dhs_crypto_ctl.xts_key_array_size                */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_KEY_ARRAY_SIZE_ADDRESS 0x42
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_KEY_ARRAY_SIZE_BYTE_ADDRESS 0x108
/* Register: cap_hese_csr.dhs_crypto_ctl.xts_axi_desc                      */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_DESC_ADDRESS 0x43
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_DESC_BYTE_ADDRESS 0x10c
/* Register: cap_hese_csr.dhs_crypto_ctl.xts_axi_data_read                 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_DATA_READ_ADDRESS 0x44
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_DATA_READ_BYTE_ADDRESS 0x110
/* Register: cap_hese_csr.dhs_crypto_ctl.xts_axi_data_write                */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_DATA_WRITE_ADDRESS 0x45
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_DATA_WRITE_BYTE_ADDRESS 0x114
/* Register: cap_hese_csr.dhs_crypto_ctl.xts_axi_status                    */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_STATUS_ADDRESS 0x46
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_STATUS_BYTE_ADDRESS 0x118
/* Register: cap_hese_csr.dhs_crypto_ctl.gcm0_key_array_base_w0            */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_KEY_ARRAY_BASE_W0_ADDRESS 0x80
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_KEY_ARRAY_BASE_W0_BYTE_ADDRESS 0x200
/* Register: cap_hese_csr.dhs_crypto_ctl.gcm0_key_array_base_w1            */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_KEY_ARRAY_BASE_W1_ADDRESS 0x81
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_KEY_ARRAY_BASE_W1_BYTE_ADDRESS 0x204
/* Register: cap_hese_csr.dhs_crypto_ctl.gcm0_key_array_size               */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_KEY_ARRAY_SIZE_ADDRESS 0x82
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_KEY_ARRAY_SIZE_BYTE_ADDRESS 0x208
/* Register: cap_hese_csr.dhs_crypto_ctl.gcm0_axi_desc                     */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_DESC_ADDRESS 0x83
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_DESC_BYTE_ADDRESS 0x20c
/* Register: cap_hese_csr.dhs_crypto_ctl.gcm0_axi_data_read                */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_DATA_READ_ADDRESS 0x84
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_DATA_READ_BYTE_ADDRESS 0x210
/* Register: cap_hese_csr.dhs_crypto_ctl.gcm0_axi_data_write               */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_DATA_WRITE_ADDRESS 0x85
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_DATA_WRITE_BYTE_ADDRESS 0x214
/* Register: cap_hese_csr.dhs_crypto_ctl.gcm0_axi_status                   */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_STATUS_ADDRESS 0x86
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_STATUS_BYTE_ADDRESS 0x218
/* Register: cap_hese_csr.dhs_crypto_ctl.gcm1_key_array_base_w0            */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_KEY_ARRAY_BASE_W0_ADDRESS 0xc0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_KEY_ARRAY_BASE_W0_BYTE_ADDRESS 0x300
/* Register: cap_hese_csr.dhs_crypto_ctl.gcm1_key_array_base_w1            */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_KEY_ARRAY_BASE_W1_ADDRESS 0xc1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_KEY_ARRAY_BASE_W1_BYTE_ADDRESS 0x304
/* Register: cap_hese_csr.dhs_crypto_ctl.gcm1_key_array_size               */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_KEY_ARRAY_SIZE_ADDRESS 0xc2
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_KEY_ARRAY_SIZE_BYTE_ADDRESS 0x308
/* Register: cap_hese_csr.dhs_crypto_ctl.gcm1_axi_desc                     */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_DESC_ADDRESS 0xc3
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_DESC_BYTE_ADDRESS 0x30c
/* Register: cap_hese_csr.dhs_crypto_ctl.gcm1_axi_data_read                */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_DATA_READ_ADDRESS 0xc4
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_DATA_READ_BYTE_ADDRESS 0x310
/* Register: cap_hese_csr.dhs_crypto_ctl.gcm1_axi_data_write               */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_DATA_WRITE_ADDRESS 0xc5
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_DATA_WRITE_BYTE_ADDRESS 0x314
/* Register: cap_hese_csr.dhs_crypto_ctl.gcm1_axi_status                   */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_STATUS_ADDRESS 0xc6
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_STATUS_BYTE_ADDRESS 0x318
/* Register: cap_hese_csr.dhs_crypto_ctl.pk_key_array_base_w0              */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_KEY_ARRAY_BASE_W0_ADDRESS 0x100
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_KEY_ARRAY_BASE_W0_BYTE_ADDRESS 0x400
/* Register: cap_hese_csr.dhs_crypto_ctl.pk_key_array_base_w1              */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_KEY_ARRAY_BASE_W1_ADDRESS 0x101
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_KEY_ARRAY_BASE_W1_BYTE_ADDRESS 0x404
/* Register: cap_hese_csr.dhs_crypto_ctl.pk_key_array_size                 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_KEY_ARRAY_SIZE_ADDRESS 0x102
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_KEY_ARRAY_SIZE_BYTE_ADDRESS 0x408
/* Register: cap_hese_csr.dhs_crypto_ctl.pk_axi_desc                       */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_DESC_ADDRESS 0x103
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_DESC_BYTE_ADDRESS 0x40c
/* Register: cap_hese_csr.dhs_crypto_ctl.pk_axi_data_read                  */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_DATA_READ_ADDRESS 0x104
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_DATA_READ_BYTE_ADDRESS 0x410
/* Register: cap_hese_csr.dhs_crypto_ctl.pk_axi_data_write                 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_DATA_WRITE_ADDRESS 0x105
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_DATA_WRITE_BYTE_ADDRESS 0x414
/* Register: cap_hese_csr.dhs_crypto_ctl.pk_axi_status                     */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_STATUS_ADDRESS 0x106
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_STATUS_BYTE_ADDRESS 0x418
/* Register: cap_hese_csr.dhs_crypto_ctl.pk_ring_base_w0                   */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W0_ADDRESS 0x1c0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W0_BYTE_ADDRESS 0x700
/* Register: cap_hese_csr.dhs_crypto_ctl.pk_ring_base_w1                   */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W1_ADDRESS 0x1c1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W1_BYTE_ADDRESS 0x704
/* Register: cap_hese_csr.dhs_crypto_ctl.pk_ring_size                      */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_RING_SIZE_ADDRESS 0x1c2
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_RING_SIZE_BYTE_ADDRESS 0x708
/* Register: cap_hese_csr.dhs_crypto_ctl.pk_producer_idx                   */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_PRODUCER_IDX_ADDRESS 0x1c3
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_PRODUCER_IDX_BYTE_ADDRESS 0x70c
/* Register: cap_hese_csr.dhs_crypto_ctl.pk_opa_tag_addr_w0                */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W0_ADDRESS 0x1c4
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W0_BYTE_ADDRESS 0x710
/* Register: cap_hese_csr.dhs_crypto_ctl.pk_opa_tag_addr_w1                */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W1_ADDRESS 0x1c5
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W1_BYTE_ADDRESS 0x714
/* Register: cap_hese_csr.dhs_crypto_ctl.pk_soft_rst                       */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_SOFT_RST_ADDRESS 0x1c6
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_SOFT_RST_BYTE_ADDRESS 0x718
/* Register: cap_hese_csr.dhs_crypto_ctl.pk_ci_addr_w0                     */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W0_ADDRESS 0x1c7
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W0_BYTE_ADDRESS 0x71c
/* Register: cap_hese_csr.dhs_crypto_ctl.pk_ci_addr_w1                     */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W1_ADDRESS 0x1c8
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W1_BYTE_ADDRESS 0x720
/* Register: cap_hese_csr.dhs_crypto_ctl.pk_consumer_idx                   */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_CONSUMER_IDX_ADDRESS 0x1e0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_CONSUMER_IDX_BYTE_ADDRESS 0x780
/* Register: cap_hese_csr.dhs_crypto_ctl.pk_status                         */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_STATUS_ADDRESS 0x1e1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_STATUS_BYTE_ADDRESS 0x784
/* Register: cap_hese_csr.dhs_crypto_ctl.pk_error_idx                      */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_ERROR_IDX_ADDRESS 0x1e2
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_ERROR_IDX_BYTE_ADDRESS 0x788
/* Register: cap_hese_csr.dhs_crypto_ctl.md_drbg_cryptoram_random_num0     */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM0_ADDRESS 0x800
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM0_BYTE_ADDRESS 0x2000
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM0_ARRAY_ELEMENT_SIZE 0x1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM0_ARRAY_COUNT 0x80
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM0_ARRAY_INDEX_MAX 0x7f
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM0_ARRAY_INDEX_MIN 0x0
/* Register: cap_hese_csr.dhs_crypto_ctl.md_drbg_cryptoram_random_num1     */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM1_ADDRESS 0x880
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM1_BYTE_ADDRESS 0x2200
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM1_ARRAY_ELEMENT_SIZE 0x1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM1_ARRAY_COUNT 0x80
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM1_ARRAY_INDEX_MAX 0x7f
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM1_ARRAY_INDEX_MIN 0x0
/* Register: cap_hese_csr.dhs_crypto_ctl.md_drbg_cryptoram_psnl_str_p      */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_PSNL_STR_P_ADDRESS 0x900
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_PSNL_STR_P_BYTE_ADDRESS 0x2400
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_PSNL_STR_P_ARRAY_ELEMENT_SIZE 0x1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_PSNL_STR_P_ARRAY_COUNT 0x8
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_PSNL_STR_P_ARRAY_INDEX_MAX 0x7
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_PSNL_STR_P_ARRAY_INDEX_MIN 0x0
/* Register: cap_hese_csr.dhs_crypto_ctl.md_drbg_cryptoram_entropy_inst    */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_INST_ADDRESS 0x910
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_INST_BYTE_ADDRESS 0x2440
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_INST_ARRAY_ELEMENT_SIZE 0x1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_INST_ARRAY_COUNT 0xc
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_INST_ARRAY_INDEX_MAX 0xb
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_INST_ARRAY_INDEX_MIN 0x0
/* Register: cap_hese_csr.dhs_crypto_ctl.md_drbg_cryptoram_entropy_reseed  */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_RESEED_ADDRESS 0x920
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_RESEED_BYTE_ADDRESS 0x2480
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_RESEED_ARRAY_ELEMENT_SIZE 0x1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_RESEED_ARRAY_COUNT 0x8
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_RESEED_ARRAY_INDEX_MAX 0x7
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_RESEED_ARRAY_INDEX_MIN 0x0
/* Register: cap_hese_csr.dhs_crypto_ctl.md_drbg_isr                       */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_ISR_ADDRESS 0x940
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_ISR_BYTE_ADDRESS 0x2500
/* Register: cap_hese_csr.dhs_crypto_ctl.md_drbg_msk                       */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_MSK_ADDRESS 0x941
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_MSK_BYTE_ADDRESS 0x2504
/* Register: cap_hese_csr.dhs_crypto_ctl.md_drbg_icr                       */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_ICR_ADDRESS 0x942
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_ICR_BYTE_ADDRESS 0x2508
/* Register: cap_hese_csr.dhs_crypto_ctl.md_drbg_ver                       */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_VER_ADDRESS 0x943
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_VER_BYTE_ADDRESS 0x250c
/* Register: cap_hese_csr.dhs_crypto_ctl.md_drbg_gct                       */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_GCT_ADDRESS 0x944
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_GCT_BYTE_ADDRESS 0x2510
/* Register: cap_hese_csr.dhs_crypto_ctl.md_drbg_rsvr0                     */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR0_ADDRESS 0x945
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR0_BYTE_ADDRESS 0x2514
/* Register: cap_hese_csr.dhs_crypto_ctl.md_drbg_gs                        */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_GS_ADDRESS 0x946
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_GS_BYTE_ADDRESS 0x2518
/* Register: cap_hese_csr.dhs_crypto_ctl.md_drbg_rsvr1                     */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR1_ADDRESS 0x947
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR1_BYTE_ADDRESS 0x251c
/* Register: cap_hese_csr.dhs_crypto_ctl.md_drbg_rng                       */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_RNG_ADDRESS 0x948
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_RNG_BYTE_ADDRESS 0x2520
/* Register: cap_hese_csr.dhs_crypto_ctl.md_drbg_drnge                     */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_DRNGE_ADDRESS 0x949
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_DRNGE_BYTE_ADDRESS 0x2524
/* Register: cap_hese_csr.dhs_crypto_ctl.md_trng_controlreg                */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_CONTROLREG_ADDRESS 0x980
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_CONTROLREG_BYTE_ADDRESS 0x2600
/* Register: cap_hese_csr.dhs_crypto_ctl.md_trng_fifolevel                 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOLEVEL_ADDRESS 0x981
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOLEVEL_BYTE_ADDRESS 0x2604
/* Register: cap_hese_csr.dhs_crypto_ctl.md_trng_fifothresh                */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOTHRESH_ADDRESS 0x982
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOTHRESH_BYTE_ADDRESS 0x2608
/* Register: cap_hese_csr.dhs_crypto_ctl.md_trng_fifodepth                 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFODEPTH_ADDRESS 0x983
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFODEPTH_BYTE_ADDRESS 0x260c
/* Register: cap_hese_csr.dhs_crypto_ctl.md_trng_key0                      */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY0_ADDRESS 0x984
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY0_BYTE_ADDRESS 0x2610
/* Register: cap_hese_csr.dhs_crypto_ctl.md_trng_key1                      */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY1_ADDRESS 0x985
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY1_BYTE_ADDRESS 0x2614
/* Register: cap_hese_csr.dhs_crypto_ctl.md_trng_key2                      */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY2_ADDRESS 0x986
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY2_BYTE_ADDRESS 0x2618
/* Register: cap_hese_csr.dhs_crypto_ctl.md_trng_key3                      */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY3_ADDRESS 0x987
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY3_BYTE_ADDRESS 0x261c
/* Register: cap_hese_csr.dhs_crypto_ctl.md_trng_testdata                  */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_TESTDATA_ADDRESS 0x988
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_TESTDATA_BYTE_ADDRESS 0x2620
/* Register: cap_hese_csr.dhs_crypto_ctl.md_trng_repthresh                 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_REPTHRESH_ADDRESS 0x989
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_REPTHRESH_BYTE_ADDRESS 0x2624
/* Register: cap_hese_csr.dhs_crypto_ctl.md_trng_prop1                     */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP1_ADDRESS 0x98a
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP1_BYTE_ADDRESS 0x2628
/* Register: cap_hese_csr.dhs_crypto_ctl.md_trng_prop2                     */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP2_ADDRESS 0x98b
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP2_BYTE_ADDRESS 0x262c
/* Register: cap_hese_csr.dhs_crypto_ctl.md_trng_status                    */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_STATUS_ADDRESS 0x98c
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_STATUS_BYTE_ADDRESS 0x2630
/* Register: cap_hese_csr.dhs_crypto_ctl.md_trng_initwaitval               */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_INITWAITVAL_ADDRESS 0x98d
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_INITWAITVAL_BYTE_ADDRESS 0x2634
/* Register: cap_hese_csr.dhs_crypto_ctl.md_trng_disableosc0               */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC0_ADDRESS 0x98e
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC0_BYTE_ADDRESS 0x2638
/* Register: cap_hese_csr.dhs_crypto_ctl.md_trng_disableosc1               */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC1_ADDRESS 0x98f
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC1_BYTE_ADDRESS 0x263c
/* Register: cap_hese_csr.dhs_crypto_ctl.md_trng_swofftmrval               */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_SWOFFTMRVAL_ADDRESS 0x990
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_SWOFFTMRVAL_BYTE_ADDRESS 0x2640
/* Register: cap_hese_csr.dhs_crypto_ctl.md_trng_clkdiv                    */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_CLKDIV_ADDRESS 0x991
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_CLKDIV_BYTE_ADDRESS 0x2644
/* Register: cap_hese_csr.dhs_crypto_ctl.md_trng_ais31conf0                */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF0_ADDRESS 0x992
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF0_BYTE_ADDRESS 0x2648
/* Register: cap_hese_csr.dhs_crypto_ctl.md_trng_ais31conf1                */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF1_ADDRESS 0x993
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF1_BYTE_ADDRESS 0x264c
/* Register: cap_hese_csr.dhs_crypto_ctl.md_trng_ais31conf2                */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF2_ADDRESS 0x994
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF2_BYTE_ADDRESS 0x2650
/* Register: cap_hese_csr.dhs_crypto_ctl.md_trng_ais31status               */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31STATUS_ADDRESS 0x995
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31STATUS_BYTE_ADDRESS 0x2654
/* Register: cap_hese_csr.cfg_he_ctl                                       */
#define CAP_HESE_CSR_CFG_HE_CTL_ADDRESS 0x1000
#define CAP_HESE_CSR_CFG_HE_CTL_BYTE_ADDRESS 0x4000
/* Register: cap_hese_csr.base                                             */
#define CAP_HESE_CSR_BASE_ADDRESS 0x1001
#define CAP_HESE_CSR_BASE_BYTE_ADDRESS 0x4004


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: cap_hese_csr                                           */
/* Addressmap template: cap_hese_csr                                       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 9 */
#define CAP_HESE_CSR_SIZE 0x2000
#define CAP_HESE_CSR_BYTE_SIZE 0x8000
/* Memory member: cap_hese_csr.dhs_crypto_ctl                              */
/* Memory type referenced: cap_hese_csr::dhs_crypto_ctl                    */
/* Memory template referenced: cap_hese_csr::dhs_crypto_ctl                */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_OFFSET 0x0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_BYTE_OFFSET 0x0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr.cfg_he_ctl                                */
/* Register type referenced: cap_hese_csr::cfg_he_ctl                      */
/* Register template referenced: cap_hese_csr::cfg_he_ctl                  */
#define CAP_HESE_CSR_CFG_HE_CTL_OFFSET 0x1000
#define CAP_HESE_CSR_CFG_HE_CTL_BYTE_OFFSET 0x4000
#define CAP_HESE_CSR_CFG_HE_CTL_READ_ACCESS 1
#define CAP_HESE_CSR_CFG_HE_CTL_WRITE_ACCESS 1
#define CAP_HESE_CSR_CFG_HE_CTL_RESET_VALUE 0x00000000
#define CAP_HESE_CSR_CFG_HE_CTL_RESET_MASK 0xffffffff
#define CAP_HESE_CSR_CFG_HE_CTL_READ_MASK 0xffffffff
#define CAP_HESE_CSR_CFG_HE_CTL_WRITE_MASK 0x00000003
/* Register member: cap_hese_csr.base                                      */
/* Register type referenced: cap_hese_csr::base                            */
/* Register template referenced: cap_hese_csr::base                        */
#define CAP_HESE_CSR_BASE_OFFSET 0x1001
#define CAP_HESE_CSR_BASE_BYTE_OFFSET 0x4004
#define CAP_HESE_CSR_BASE_READ_ACCESS 1
#define CAP_HESE_CSR_BASE_WRITE_ACCESS 1
#define CAP_HESE_CSR_BASE_RESET_VALUE 0x00000001
#define CAP_HESE_CSR_BASE_RESET_MASK 0xffffffff
#define CAP_HESE_CSR_BASE_READ_MASK 0xffffffff
#define CAP_HESE_CSR_BASE_WRITE_MASK 0xffffffff

/* Memory type: cap_hese_csr::dhs_crypto_ctl                               */
/* Memory template: cap_hese_csr::dhs_crypto_ctl                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 15 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_SIZE 0x1000
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_BYTE_SIZE 0x4000
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_ENTRIES 0x1000
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GET(x) ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_SET(x) ((x) & 0xffffffff)
/* Register member: cap_hese_csr::dhs_crypto_ctl.xts_enc_key_array_base_w0 */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::xts_enc_key_array_base_w0 */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::xts_enc_key_array_base_w0 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_KEY_ARRAY_BASE_W0_OFFSET 0x0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_KEY_ARRAY_BASE_W0_BYTE_OFFSET 0x0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_KEY_ARRAY_BASE_W0_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_KEY_ARRAY_BASE_W0_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_KEY_ARRAY_BASE_W0_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_KEY_ARRAY_BASE_W0_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.xts_enc_key_array_base_w1 */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::xts_enc_key_array_base_w1 */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::xts_enc_key_array_base_w1 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_KEY_ARRAY_BASE_W1_OFFSET 0x1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_KEY_ARRAY_BASE_W1_BYTE_OFFSET 0x4
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_KEY_ARRAY_BASE_W1_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_KEY_ARRAY_BASE_W1_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_KEY_ARRAY_BASE_W1_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_KEY_ARRAY_BASE_W1_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.xts_enc_key_array_size    */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::xts_enc_key_array_size */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::xts_enc_key_array_size */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_KEY_ARRAY_SIZE_OFFSET 0x2
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_KEY_ARRAY_SIZE_BYTE_OFFSET 0x8
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_KEY_ARRAY_SIZE_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_KEY_ARRAY_SIZE_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_KEY_ARRAY_SIZE_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_KEY_ARRAY_SIZE_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.xts_enc_axi_desc          */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::xts_enc_axi_desc */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::xts_enc_axi_desc */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_DESC_OFFSET 0x3
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_DESC_BYTE_OFFSET 0xc
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_DESC_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_DESC_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_DESC_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_DESC_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.xts_enc_axi_data_read     */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::xts_enc_axi_data_read */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::xts_enc_axi_data_read */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_DATA_READ_OFFSET 0x4
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_DATA_READ_BYTE_OFFSET 0x10
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_DATA_READ_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_DATA_READ_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_DATA_READ_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_DATA_READ_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.xts_enc_axi_data_write    */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::xts_enc_axi_data_write */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::xts_enc_axi_data_write */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_DATA_WRITE_OFFSET 0x5
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_DATA_WRITE_BYTE_OFFSET 0x14
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_DATA_WRITE_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_DATA_WRITE_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_DATA_WRITE_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_DATA_WRITE_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.xts_enc_axi_status        */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::xts_enc_axi_status */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::xts_enc_axi_status */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_STATUS_OFFSET 0x6
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_STATUS_BYTE_OFFSET 0x18
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_STATUS_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_STATUS_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_STATUS_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_STATUS_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.xts_key_array_base_w0     */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::xts_key_array_base_w0 */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::xts_key_array_base_w0 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_KEY_ARRAY_BASE_W0_OFFSET 0x40
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_KEY_ARRAY_BASE_W0_BYTE_OFFSET 0x100
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_KEY_ARRAY_BASE_W0_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_KEY_ARRAY_BASE_W0_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_KEY_ARRAY_BASE_W0_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_KEY_ARRAY_BASE_W0_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.xts_key_array_base_w1     */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::xts_key_array_base_w1 */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::xts_key_array_base_w1 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_KEY_ARRAY_BASE_W1_OFFSET 0x41
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_KEY_ARRAY_BASE_W1_BYTE_OFFSET 0x104
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_KEY_ARRAY_BASE_W1_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_KEY_ARRAY_BASE_W1_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_KEY_ARRAY_BASE_W1_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_KEY_ARRAY_BASE_W1_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.xts_key_array_size        */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::xts_key_array_size */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::xts_key_array_size */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_KEY_ARRAY_SIZE_OFFSET 0x42
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_KEY_ARRAY_SIZE_BYTE_OFFSET 0x108
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_KEY_ARRAY_SIZE_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_KEY_ARRAY_SIZE_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_KEY_ARRAY_SIZE_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_KEY_ARRAY_SIZE_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.xts_axi_desc              */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::xts_axi_desc    */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::xts_axi_desc */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_DESC_OFFSET 0x43
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_DESC_BYTE_OFFSET 0x10c
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_DESC_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_DESC_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_DESC_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_DESC_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.xts_axi_data_read         */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::xts_axi_data_read */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::xts_axi_data_read */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_DATA_READ_OFFSET 0x44
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_DATA_READ_BYTE_OFFSET 0x110
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_DATA_READ_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_DATA_READ_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_DATA_READ_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_DATA_READ_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.xts_axi_data_write        */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::xts_axi_data_write */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::xts_axi_data_write */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_DATA_WRITE_OFFSET 0x45
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_DATA_WRITE_BYTE_OFFSET 0x114
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_DATA_WRITE_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_DATA_WRITE_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_DATA_WRITE_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_DATA_WRITE_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.xts_axi_status            */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::xts_axi_status  */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::xts_axi_status */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_STATUS_OFFSET 0x46
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_STATUS_BYTE_OFFSET 0x118
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_STATUS_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_STATUS_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_STATUS_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_STATUS_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.gcm0_key_array_base_w0    */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::gcm0_key_array_base_w0 */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::gcm0_key_array_base_w0 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_KEY_ARRAY_BASE_W0_OFFSET 0x80
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_KEY_ARRAY_BASE_W0_BYTE_OFFSET 0x200
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_KEY_ARRAY_BASE_W0_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_KEY_ARRAY_BASE_W0_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_KEY_ARRAY_BASE_W0_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_KEY_ARRAY_BASE_W0_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.gcm0_key_array_base_w1    */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::gcm0_key_array_base_w1 */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::gcm0_key_array_base_w1 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_KEY_ARRAY_BASE_W1_OFFSET 0x81
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_KEY_ARRAY_BASE_W1_BYTE_OFFSET 0x204
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_KEY_ARRAY_BASE_W1_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_KEY_ARRAY_BASE_W1_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_KEY_ARRAY_BASE_W1_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_KEY_ARRAY_BASE_W1_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.gcm0_key_array_size       */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::gcm0_key_array_size */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::gcm0_key_array_size */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_KEY_ARRAY_SIZE_OFFSET 0x82
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_KEY_ARRAY_SIZE_BYTE_OFFSET 0x208
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_KEY_ARRAY_SIZE_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_KEY_ARRAY_SIZE_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_KEY_ARRAY_SIZE_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_KEY_ARRAY_SIZE_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.gcm0_axi_desc             */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::gcm0_axi_desc   */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::gcm0_axi_desc */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_DESC_OFFSET 0x83
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_DESC_BYTE_OFFSET 0x20c
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_DESC_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_DESC_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_DESC_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_DESC_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.gcm0_axi_data_read        */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::gcm0_axi_data_read */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::gcm0_axi_data_read */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_DATA_READ_OFFSET 0x84
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_DATA_READ_BYTE_OFFSET 0x210
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_DATA_READ_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_DATA_READ_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_DATA_READ_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_DATA_READ_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.gcm0_axi_data_write       */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::gcm0_axi_data_write */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::gcm0_axi_data_write */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_DATA_WRITE_OFFSET 0x85
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_DATA_WRITE_BYTE_OFFSET 0x214
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_DATA_WRITE_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_DATA_WRITE_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_DATA_WRITE_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_DATA_WRITE_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.gcm0_axi_status           */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::gcm0_axi_status */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::gcm0_axi_status */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_STATUS_OFFSET 0x86
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_STATUS_BYTE_OFFSET 0x218
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_STATUS_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_STATUS_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_STATUS_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_STATUS_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.gcm1_key_array_base_w0    */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::gcm1_key_array_base_w0 */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::gcm1_key_array_base_w0 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_KEY_ARRAY_BASE_W0_OFFSET 0xc0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_KEY_ARRAY_BASE_W0_BYTE_OFFSET 0x300
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_KEY_ARRAY_BASE_W0_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_KEY_ARRAY_BASE_W0_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_KEY_ARRAY_BASE_W0_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_KEY_ARRAY_BASE_W0_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.gcm1_key_array_base_w1    */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::gcm1_key_array_base_w1 */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::gcm1_key_array_base_w1 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_KEY_ARRAY_BASE_W1_OFFSET 0xc1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_KEY_ARRAY_BASE_W1_BYTE_OFFSET 0x304
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_KEY_ARRAY_BASE_W1_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_KEY_ARRAY_BASE_W1_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_KEY_ARRAY_BASE_W1_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_KEY_ARRAY_BASE_W1_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.gcm1_key_array_size       */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::gcm1_key_array_size */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::gcm1_key_array_size */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_KEY_ARRAY_SIZE_OFFSET 0xc2
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_KEY_ARRAY_SIZE_BYTE_OFFSET 0x308
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_KEY_ARRAY_SIZE_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_KEY_ARRAY_SIZE_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_KEY_ARRAY_SIZE_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_KEY_ARRAY_SIZE_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.gcm1_axi_desc             */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::gcm1_axi_desc   */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::gcm1_axi_desc */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_DESC_OFFSET 0xc3
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_DESC_BYTE_OFFSET 0x30c
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_DESC_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_DESC_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_DESC_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_DESC_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.gcm1_axi_data_read        */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::gcm1_axi_data_read */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::gcm1_axi_data_read */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_DATA_READ_OFFSET 0xc4
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_DATA_READ_BYTE_OFFSET 0x310
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_DATA_READ_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_DATA_READ_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_DATA_READ_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_DATA_READ_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.gcm1_axi_data_write       */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::gcm1_axi_data_write */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::gcm1_axi_data_write */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_DATA_WRITE_OFFSET 0xc5
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_DATA_WRITE_BYTE_OFFSET 0x314
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_DATA_WRITE_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_DATA_WRITE_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_DATA_WRITE_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_DATA_WRITE_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.gcm1_axi_status           */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::gcm1_axi_status */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::gcm1_axi_status */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_STATUS_OFFSET 0xc6
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_STATUS_BYTE_OFFSET 0x318
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_STATUS_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_STATUS_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_STATUS_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_STATUS_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.pk_key_array_base_w0      */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::pk_key_array_base_w0 */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::pk_key_array_base_w0 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_KEY_ARRAY_BASE_W0_OFFSET 0x100
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_KEY_ARRAY_BASE_W0_BYTE_OFFSET 0x400
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_KEY_ARRAY_BASE_W0_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_KEY_ARRAY_BASE_W0_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_KEY_ARRAY_BASE_W0_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_KEY_ARRAY_BASE_W0_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.pk_key_array_base_w1      */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::pk_key_array_base_w1 */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::pk_key_array_base_w1 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_KEY_ARRAY_BASE_W1_OFFSET 0x101
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_KEY_ARRAY_BASE_W1_BYTE_OFFSET 0x404
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_KEY_ARRAY_BASE_W1_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_KEY_ARRAY_BASE_W1_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_KEY_ARRAY_BASE_W1_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_KEY_ARRAY_BASE_W1_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.pk_key_array_size         */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::pk_key_array_size */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::pk_key_array_size */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_KEY_ARRAY_SIZE_OFFSET 0x102
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_KEY_ARRAY_SIZE_BYTE_OFFSET 0x408
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_KEY_ARRAY_SIZE_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_KEY_ARRAY_SIZE_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_KEY_ARRAY_SIZE_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_KEY_ARRAY_SIZE_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.pk_axi_desc               */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::pk_axi_desc     */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::pk_axi_desc */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_DESC_OFFSET 0x103
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_DESC_BYTE_OFFSET 0x40c
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_DESC_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_DESC_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_DESC_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_DESC_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.pk_axi_data_read          */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::pk_axi_data_read */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::pk_axi_data_read */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_DATA_READ_OFFSET 0x104
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_DATA_READ_BYTE_OFFSET 0x410
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_DATA_READ_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_DATA_READ_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_DATA_READ_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_DATA_READ_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.pk_axi_data_write         */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::pk_axi_data_write */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::pk_axi_data_write */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_DATA_WRITE_OFFSET 0x105
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_DATA_WRITE_BYTE_OFFSET 0x414
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_DATA_WRITE_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_DATA_WRITE_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_DATA_WRITE_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_DATA_WRITE_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.pk_axi_status             */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::pk_axi_status   */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::pk_axi_status */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_STATUS_OFFSET 0x106
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_STATUS_BYTE_OFFSET 0x418
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_STATUS_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_STATUS_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_STATUS_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_STATUS_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.pk_ring_base_w0           */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::pk_ring_base_w0 */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::pk_ring_base_w0 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W0_OFFSET 0x1c0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W0_BYTE_OFFSET 0x700
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W0_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W0_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W0_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W0_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.pk_ring_base_w1           */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::pk_ring_base_w1 */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::pk_ring_base_w1 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W1_OFFSET 0x1c1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W1_BYTE_OFFSET 0x704
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W1_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W1_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W1_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W1_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.pk_ring_size              */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::pk_ring_size    */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::pk_ring_size */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_RING_SIZE_OFFSET 0x1c2
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_RING_SIZE_BYTE_OFFSET 0x708
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_RING_SIZE_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_RING_SIZE_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_RING_SIZE_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_RING_SIZE_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.pk_producer_idx           */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::pk_producer_idx */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::pk_producer_idx */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_PRODUCER_IDX_OFFSET 0x1c3
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_PRODUCER_IDX_BYTE_OFFSET 0x70c
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_PRODUCER_IDX_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_PRODUCER_IDX_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_PRODUCER_IDX_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_PRODUCER_IDX_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.pk_opa_tag_addr_w0        */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::pk_opa_tag_addr_w0 */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::pk_opa_tag_addr_w0 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W0_OFFSET 0x1c4
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W0_BYTE_OFFSET 0x710
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W0_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W0_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W0_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W0_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.pk_opa_tag_addr_w1        */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::pk_opa_tag_addr_w1 */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::pk_opa_tag_addr_w1 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W1_OFFSET 0x1c5
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W1_BYTE_OFFSET 0x714
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W1_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W1_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W1_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W1_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.pk_soft_rst               */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::pk_soft_rst     */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::pk_soft_rst */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_SOFT_RST_OFFSET 0x1c6
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_SOFT_RST_BYTE_OFFSET 0x718
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_SOFT_RST_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_SOFT_RST_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_SOFT_RST_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_SOFT_RST_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.pk_ci_addr_w0             */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::pk_ci_addr_w0   */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::pk_ci_addr_w0 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W0_OFFSET 0x1c7
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W0_BYTE_OFFSET 0x71c
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W0_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W0_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W0_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W0_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.pk_ci_addr_w1             */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::pk_ci_addr_w1   */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::pk_ci_addr_w1 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W1_OFFSET 0x1c8
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W1_BYTE_OFFSET 0x720
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W1_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W1_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W1_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W1_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.pk_consumer_idx           */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::pk_consumer_idx */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::pk_consumer_idx */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_CONSUMER_IDX_OFFSET 0x1e0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_CONSUMER_IDX_BYTE_OFFSET 0x780
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_CONSUMER_IDX_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_CONSUMER_IDX_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_CONSUMER_IDX_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_CONSUMER_IDX_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.pk_status                 */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::pk_status       */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::pk_status   */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_STATUS_OFFSET 0x1e1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_STATUS_BYTE_OFFSET 0x784
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_STATUS_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_STATUS_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_STATUS_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_STATUS_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.pk_error_idx              */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::pk_error_idx    */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::pk_error_idx */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_ERROR_IDX_OFFSET 0x1e2
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_ERROR_IDX_BYTE_OFFSET 0x788
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_ERROR_IDX_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_ERROR_IDX_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_ERROR_IDX_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_ERROR_IDX_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.md_drbg_cryptoram_random_num0 */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::md_drbg_cryptoram_random_num0 */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::md_drbg_cryptoram_random_num0 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM0_OFFSET 0x800
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM0_BYTE_OFFSET 0x2000
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM0_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM0_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM0_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM0_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.md_drbg_cryptoram_random_num1 */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::md_drbg_cryptoram_random_num1 */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::md_drbg_cryptoram_random_num1 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM1_OFFSET 0x880
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM1_BYTE_OFFSET 0x2200
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM1_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM1_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM1_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM1_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.md_drbg_cryptoram_psnl_str_p */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::md_drbg_cryptoram_psnl_str_p */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::md_drbg_cryptoram_psnl_str_p */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_PSNL_STR_P_OFFSET 0x900
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_PSNL_STR_P_BYTE_OFFSET 0x2400
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_PSNL_STR_P_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_PSNL_STR_P_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_PSNL_STR_P_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_PSNL_STR_P_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.md_drbg_cryptoram_entropy_inst */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::md_drbg_cryptoram_entropy_inst */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::md_drbg_cryptoram_entropy_inst */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_INST_OFFSET 0x910
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_INST_BYTE_OFFSET 0x2440
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_INST_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_INST_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_INST_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_INST_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.md_drbg_cryptoram_entropy_reseed */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::md_drbg_cryptoram_entropy_reseed */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::md_drbg_cryptoram_entropy_reseed */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_RESEED_OFFSET 0x920
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_RESEED_BYTE_OFFSET 0x2480
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_RESEED_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_RESEED_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_RESEED_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_RESEED_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.md_drbg_isr               */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::md_drbg_isr     */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::md_drbg_isr */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_ISR_OFFSET 0x940
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_ISR_BYTE_OFFSET 0x2500
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_ISR_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_ISR_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_ISR_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_ISR_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.md_drbg_msk               */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::md_drbg_msk     */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::md_drbg_msk */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_MSK_OFFSET 0x941
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_MSK_BYTE_OFFSET 0x2504
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_MSK_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_MSK_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_MSK_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_MSK_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.md_drbg_icr               */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::md_drbg_icr     */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::md_drbg_icr */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_ICR_OFFSET 0x942
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_ICR_BYTE_OFFSET 0x2508
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_ICR_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_ICR_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_ICR_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_ICR_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.md_drbg_ver               */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::md_drbg_ver     */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::md_drbg_ver */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_VER_OFFSET 0x943
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_VER_BYTE_OFFSET 0x250c
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_VER_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_VER_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_VER_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_VER_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.md_drbg_gct               */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::md_drbg_gct     */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::md_drbg_gct */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_GCT_OFFSET 0x944
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_GCT_BYTE_OFFSET 0x2510
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_GCT_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_GCT_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_GCT_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_GCT_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.md_drbg_rsvr0             */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::md_drbg_rsvr0   */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::md_drbg_rsvr0 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR0_OFFSET 0x945
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR0_BYTE_OFFSET 0x2514
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR0_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR0_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR0_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR0_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.md_drbg_gs                */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::md_drbg_gs      */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::md_drbg_gs  */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_GS_OFFSET 0x946
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_GS_BYTE_OFFSET 0x2518
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_GS_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_GS_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_GS_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_GS_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.md_drbg_rsvr1             */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::md_drbg_rsvr1   */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::md_drbg_rsvr1 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR1_OFFSET 0x947
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR1_BYTE_OFFSET 0x251c
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR1_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR1_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR1_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR1_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.md_drbg_rng               */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::md_drbg_rng     */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::md_drbg_rng */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_RNG_OFFSET 0x948
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_RNG_BYTE_OFFSET 0x2520
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_RNG_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_RNG_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_RNG_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_RNG_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.md_drbg_drnge             */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::md_drbg_drnge   */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::md_drbg_drnge */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_DRNGE_OFFSET 0x949
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_DRNGE_BYTE_OFFSET 0x2524
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_DRNGE_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_DRNGE_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_DRNGE_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_DRNGE_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.md_trng_controlreg        */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::md_trng_controlreg */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::md_trng_controlreg */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_CONTROLREG_OFFSET 0x980
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_CONTROLREG_BYTE_OFFSET 0x2600
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_CONTROLREG_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_CONTROLREG_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_CONTROLREG_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_CONTROLREG_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.md_trng_fifolevel         */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::md_trng_fifolevel */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::md_trng_fifolevel */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOLEVEL_OFFSET 0x981
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOLEVEL_BYTE_OFFSET 0x2604
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOLEVEL_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOLEVEL_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOLEVEL_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOLEVEL_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.md_trng_fifothresh        */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::md_trng_fifothresh */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::md_trng_fifothresh */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOTHRESH_OFFSET 0x982
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOTHRESH_BYTE_OFFSET 0x2608
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOTHRESH_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOTHRESH_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOTHRESH_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOTHRESH_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.md_trng_fifodepth         */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::md_trng_fifodepth */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::md_trng_fifodepth */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFODEPTH_OFFSET 0x983
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFODEPTH_BYTE_OFFSET 0x260c
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFODEPTH_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFODEPTH_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFODEPTH_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFODEPTH_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.md_trng_key0              */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::md_trng_key0    */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::md_trng_key0 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY0_OFFSET 0x984
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY0_BYTE_OFFSET 0x2610
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY0_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY0_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY0_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY0_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.md_trng_key1              */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::md_trng_key1    */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::md_trng_key1 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY1_OFFSET 0x985
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY1_BYTE_OFFSET 0x2614
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY1_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY1_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY1_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY1_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.md_trng_key2              */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::md_trng_key2    */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::md_trng_key2 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY2_OFFSET 0x986
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY2_BYTE_OFFSET 0x2618
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY2_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY2_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY2_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY2_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.md_trng_key3              */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::md_trng_key3    */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::md_trng_key3 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY3_OFFSET 0x987
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY3_BYTE_OFFSET 0x261c
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY3_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY3_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY3_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY3_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.md_trng_testdata          */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::md_trng_testdata */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::md_trng_testdata */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_TESTDATA_OFFSET 0x988
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_TESTDATA_BYTE_OFFSET 0x2620
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_TESTDATA_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_TESTDATA_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_TESTDATA_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_TESTDATA_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.md_trng_repthresh         */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::md_trng_repthresh */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::md_trng_repthresh */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_REPTHRESH_OFFSET 0x989
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_REPTHRESH_BYTE_OFFSET 0x2624
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_REPTHRESH_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_REPTHRESH_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_REPTHRESH_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_REPTHRESH_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.md_trng_prop1             */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::md_trng_prop1   */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::md_trng_prop1 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP1_OFFSET 0x98a
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP1_BYTE_OFFSET 0x2628
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP1_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP1_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP1_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP1_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.md_trng_prop2             */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::md_trng_prop2   */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::md_trng_prop2 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP2_OFFSET 0x98b
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP2_BYTE_OFFSET 0x262c
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP2_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP2_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP2_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP2_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.md_trng_status            */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::md_trng_status  */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::md_trng_status */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_STATUS_OFFSET 0x98c
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_STATUS_BYTE_OFFSET 0x2630
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_STATUS_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_STATUS_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_STATUS_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_STATUS_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.md_trng_initwaitval       */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::md_trng_initwaitval */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::md_trng_initwaitval */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_INITWAITVAL_OFFSET 0x98d
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_INITWAITVAL_BYTE_OFFSET 0x2634
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_INITWAITVAL_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_INITWAITVAL_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_INITWAITVAL_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_INITWAITVAL_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.md_trng_disableosc0       */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::md_trng_disableosc0 */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::md_trng_disableosc0 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC0_OFFSET 0x98e
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC0_BYTE_OFFSET 0x2638
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC0_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC0_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC0_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC0_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.md_trng_disableosc1       */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::md_trng_disableosc1 */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::md_trng_disableosc1 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC1_OFFSET 0x98f
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC1_BYTE_OFFSET 0x263c
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC1_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC1_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC1_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC1_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.md_trng_swofftmrval       */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::md_trng_swofftmrval */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::md_trng_swofftmrval */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_SWOFFTMRVAL_OFFSET 0x990
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_SWOFFTMRVAL_BYTE_OFFSET 0x2640
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_SWOFFTMRVAL_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_SWOFFTMRVAL_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_SWOFFTMRVAL_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_SWOFFTMRVAL_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.md_trng_clkdiv            */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::md_trng_clkdiv  */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::md_trng_clkdiv */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_CLKDIV_OFFSET 0x991
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_CLKDIV_BYTE_OFFSET 0x2644
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_CLKDIV_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_CLKDIV_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_CLKDIV_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_CLKDIV_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.md_trng_ais31conf0        */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::md_trng_ais31conf0 */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::md_trng_ais31conf0 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF0_OFFSET 0x992
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF0_BYTE_OFFSET 0x2648
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF0_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF0_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF0_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF0_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.md_trng_ais31conf1        */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::md_trng_ais31conf1 */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::md_trng_ais31conf1 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF1_OFFSET 0x993
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF1_BYTE_OFFSET 0x264c
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF1_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF1_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF1_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF1_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.md_trng_ais31conf2        */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::md_trng_ais31conf2 */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::md_trng_ais31conf2 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF2_OFFSET 0x994
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF2_BYTE_OFFSET 0x2650
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF2_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF2_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF2_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF2_WRITE_MASK 0xffffffff
/* Register member: cap_hese_csr::dhs_crypto_ctl.md_trng_ais31status       */
/* Register type referenced: cap_hese_csr::dhs_crypto_ctl::md_trng_ais31status */
/* Register template referenced: cap_hese_csr::dhs_crypto_ctl::md_trng_ais31status */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31STATUS_OFFSET 0x995
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31STATUS_BYTE_OFFSET 0x2654
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31STATUS_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31STATUS_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31STATUS_READ_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31STATUS_WRITE_MASK 0xffffffff

/* Register type: cap_hese_csr::dhs_crypto_ctl::xts_enc_key_array_base_w0  */
/* Register template: cap_hese_csr::dhs_crypto_ctl::xts_enc_key_array_base_w0 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 28 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::xts_enc_key_array_base_w0.fld */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 28 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_KEY_ARRAY_BASE_W0_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_KEY_ARRAY_BASE_W0_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_KEY_ARRAY_BASE_W0_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_KEY_ARRAY_BASE_W0_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_KEY_ARRAY_BASE_W0_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_KEY_ARRAY_BASE_W0_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_KEY_ARRAY_BASE_W0_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_KEY_ARRAY_BASE_W0_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_KEY_ARRAY_BASE_W0_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::xts_enc_key_array_base_w1  */
/* Register template: cap_hese_csr::dhs_crypto_ctl::xts_enc_key_array_base_w1 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 29 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::xts_enc_key_array_base_w1.fld */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 29 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_KEY_ARRAY_BASE_W1_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_KEY_ARRAY_BASE_W1_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_KEY_ARRAY_BASE_W1_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_KEY_ARRAY_BASE_W1_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_KEY_ARRAY_BASE_W1_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_KEY_ARRAY_BASE_W1_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_KEY_ARRAY_BASE_W1_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_KEY_ARRAY_BASE_W1_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_KEY_ARRAY_BASE_W1_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::xts_enc_key_array_size     */
/* Register template: cap_hese_csr::dhs_crypto_ctl::xts_enc_key_array_size */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 30 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::xts_enc_key_array_size.fld  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 30 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_KEY_ARRAY_SIZE_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_KEY_ARRAY_SIZE_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_KEY_ARRAY_SIZE_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_KEY_ARRAY_SIZE_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_KEY_ARRAY_SIZE_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_KEY_ARRAY_SIZE_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_KEY_ARRAY_SIZE_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_KEY_ARRAY_SIZE_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_KEY_ARRAY_SIZE_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::xts_enc_axi_desc           */
/* Register template: cap_hese_csr::dhs_crypto_ctl::xts_enc_axi_desc       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 31 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::xts_enc_axi_desc.fld        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 31 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_DESC_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_DESC_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_DESC_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_DESC_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_DESC_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_DESC_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_DESC_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_DESC_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_DESC_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::xts_enc_axi_data_read      */
/* Register template: cap_hese_csr::dhs_crypto_ctl::xts_enc_axi_data_read  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 32 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::xts_enc_axi_data_read.fld   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 32 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_DATA_READ_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_DATA_READ_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_DATA_READ_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_DATA_READ_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_DATA_READ_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_DATA_READ_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_DATA_READ_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_DATA_READ_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_DATA_READ_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::xts_enc_axi_data_write     */
/* Register template: cap_hese_csr::dhs_crypto_ctl::xts_enc_axi_data_write */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 33 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::xts_enc_axi_data_write.fld  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 33 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_DATA_WRITE_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_DATA_WRITE_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_DATA_WRITE_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_DATA_WRITE_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_DATA_WRITE_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_DATA_WRITE_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_DATA_WRITE_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_DATA_WRITE_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_DATA_WRITE_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::xts_enc_axi_status         */
/* Register template: cap_hese_csr::dhs_crypto_ctl::xts_enc_axi_status     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 34 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::xts_enc_axi_status.fld      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 34 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_STATUS_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_STATUS_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_STATUS_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_STATUS_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_STATUS_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_STATUS_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_STATUS_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_STATUS_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_ENC_AXI_STATUS_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::xts_key_array_base_w0      */
/* Register template: cap_hese_csr::dhs_crypto_ctl::xts_key_array_base_w0  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 35 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::xts_key_array_base_w0.fld   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 35 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_KEY_ARRAY_BASE_W0_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_KEY_ARRAY_BASE_W0_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_KEY_ARRAY_BASE_W0_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_KEY_ARRAY_BASE_W0_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_KEY_ARRAY_BASE_W0_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_KEY_ARRAY_BASE_W0_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_KEY_ARRAY_BASE_W0_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_KEY_ARRAY_BASE_W0_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_KEY_ARRAY_BASE_W0_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::xts_key_array_base_w1      */
/* Register template: cap_hese_csr::dhs_crypto_ctl::xts_key_array_base_w1  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 36 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::xts_key_array_base_w1.fld   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 36 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_KEY_ARRAY_BASE_W1_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_KEY_ARRAY_BASE_W1_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_KEY_ARRAY_BASE_W1_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_KEY_ARRAY_BASE_W1_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_KEY_ARRAY_BASE_W1_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_KEY_ARRAY_BASE_W1_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_KEY_ARRAY_BASE_W1_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_KEY_ARRAY_BASE_W1_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_KEY_ARRAY_BASE_W1_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::xts_key_array_size         */
/* Register template: cap_hese_csr::dhs_crypto_ctl::xts_key_array_size     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 37 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::xts_key_array_size.fld      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 37 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_KEY_ARRAY_SIZE_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_KEY_ARRAY_SIZE_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_KEY_ARRAY_SIZE_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_KEY_ARRAY_SIZE_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_KEY_ARRAY_SIZE_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_KEY_ARRAY_SIZE_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_KEY_ARRAY_SIZE_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_KEY_ARRAY_SIZE_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_KEY_ARRAY_SIZE_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::xts_axi_desc               */
/* Register template: cap_hese_csr::dhs_crypto_ctl::xts_axi_desc           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 38 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::xts_axi_desc.fld            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 38 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_DESC_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_DESC_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_DESC_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_DESC_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_DESC_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_DESC_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_DESC_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_DESC_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_DESC_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::xts_axi_data_read          */
/* Register template: cap_hese_csr::dhs_crypto_ctl::xts_axi_data_read      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 39 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::xts_axi_data_read.fld       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 39 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_DATA_READ_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_DATA_READ_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_DATA_READ_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_DATA_READ_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_DATA_READ_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_DATA_READ_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_DATA_READ_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_DATA_READ_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_DATA_READ_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::xts_axi_data_write         */
/* Register template: cap_hese_csr::dhs_crypto_ctl::xts_axi_data_write     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 40 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::xts_axi_data_write.fld      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 40 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_DATA_WRITE_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_DATA_WRITE_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_DATA_WRITE_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_DATA_WRITE_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_DATA_WRITE_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_DATA_WRITE_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_DATA_WRITE_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_DATA_WRITE_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_DATA_WRITE_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::xts_axi_status             */
/* Register template: cap_hese_csr::dhs_crypto_ctl::xts_axi_status         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 41 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::xts_axi_status.fld          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 41 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_STATUS_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_STATUS_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_STATUS_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_STATUS_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_STATUS_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_STATUS_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_STATUS_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_STATUS_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_XTS_AXI_STATUS_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::gcm0_key_array_base_w0     */
/* Register template: cap_hese_csr::dhs_crypto_ctl::gcm0_key_array_base_w0 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 42 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::gcm0_key_array_base_w0.fld  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 42 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_KEY_ARRAY_BASE_W0_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_KEY_ARRAY_BASE_W0_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_KEY_ARRAY_BASE_W0_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_KEY_ARRAY_BASE_W0_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_KEY_ARRAY_BASE_W0_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_KEY_ARRAY_BASE_W0_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_KEY_ARRAY_BASE_W0_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_KEY_ARRAY_BASE_W0_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_KEY_ARRAY_BASE_W0_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::gcm0_key_array_base_w1     */
/* Register template: cap_hese_csr::dhs_crypto_ctl::gcm0_key_array_base_w1 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 43 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::gcm0_key_array_base_w1.fld  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 43 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_KEY_ARRAY_BASE_W1_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_KEY_ARRAY_BASE_W1_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_KEY_ARRAY_BASE_W1_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_KEY_ARRAY_BASE_W1_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_KEY_ARRAY_BASE_W1_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_KEY_ARRAY_BASE_W1_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_KEY_ARRAY_BASE_W1_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_KEY_ARRAY_BASE_W1_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_KEY_ARRAY_BASE_W1_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::gcm0_key_array_size        */
/* Register template: cap_hese_csr::dhs_crypto_ctl::gcm0_key_array_size    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 44 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::gcm0_key_array_size.fld     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 44 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_KEY_ARRAY_SIZE_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_KEY_ARRAY_SIZE_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_KEY_ARRAY_SIZE_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_KEY_ARRAY_SIZE_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_KEY_ARRAY_SIZE_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_KEY_ARRAY_SIZE_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_KEY_ARRAY_SIZE_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_KEY_ARRAY_SIZE_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_KEY_ARRAY_SIZE_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::gcm0_axi_desc              */
/* Register template: cap_hese_csr::dhs_crypto_ctl::gcm0_axi_desc          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 45 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::gcm0_axi_desc.fld           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 45 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_DESC_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_DESC_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_DESC_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_DESC_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_DESC_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_DESC_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_DESC_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_DESC_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_DESC_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::gcm0_axi_data_read         */
/* Register template: cap_hese_csr::dhs_crypto_ctl::gcm0_axi_data_read     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 46 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::gcm0_axi_data_read.fld      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 46 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_DATA_READ_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_DATA_READ_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_DATA_READ_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_DATA_READ_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_DATA_READ_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_DATA_READ_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_DATA_READ_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_DATA_READ_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_DATA_READ_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::gcm0_axi_data_write        */
/* Register template: cap_hese_csr::dhs_crypto_ctl::gcm0_axi_data_write    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 47 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::gcm0_axi_data_write.fld     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 47 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_DATA_WRITE_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_DATA_WRITE_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_DATA_WRITE_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_DATA_WRITE_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_DATA_WRITE_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_DATA_WRITE_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_DATA_WRITE_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_DATA_WRITE_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_DATA_WRITE_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::gcm0_axi_status            */
/* Register template: cap_hese_csr::dhs_crypto_ctl::gcm0_axi_status        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 48 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::gcm0_axi_status.fld         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 48 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_STATUS_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_STATUS_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_STATUS_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_STATUS_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_STATUS_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_STATUS_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_STATUS_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_STATUS_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM0_AXI_STATUS_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::gcm1_key_array_base_w0     */
/* Register template: cap_hese_csr::dhs_crypto_ctl::gcm1_key_array_base_w0 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 49 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::gcm1_key_array_base_w0.fld  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 49 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_KEY_ARRAY_BASE_W0_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_KEY_ARRAY_BASE_W0_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_KEY_ARRAY_BASE_W0_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_KEY_ARRAY_BASE_W0_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_KEY_ARRAY_BASE_W0_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_KEY_ARRAY_BASE_W0_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_KEY_ARRAY_BASE_W0_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_KEY_ARRAY_BASE_W0_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_KEY_ARRAY_BASE_W0_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::gcm1_key_array_base_w1     */
/* Register template: cap_hese_csr::dhs_crypto_ctl::gcm1_key_array_base_w1 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 50 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::gcm1_key_array_base_w1.fld  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 50 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_KEY_ARRAY_BASE_W1_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_KEY_ARRAY_BASE_W1_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_KEY_ARRAY_BASE_W1_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_KEY_ARRAY_BASE_W1_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_KEY_ARRAY_BASE_W1_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_KEY_ARRAY_BASE_W1_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_KEY_ARRAY_BASE_W1_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_KEY_ARRAY_BASE_W1_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_KEY_ARRAY_BASE_W1_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::gcm1_key_array_size        */
/* Register template: cap_hese_csr::dhs_crypto_ctl::gcm1_key_array_size    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 51 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::gcm1_key_array_size.fld     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 51 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_KEY_ARRAY_SIZE_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_KEY_ARRAY_SIZE_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_KEY_ARRAY_SIZE_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_KEY_ARRAY_SIZE_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_KEY_ARRAY_SIZE_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_KEY_ARRAY_SIZE_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_KEY_ARRAY_SIZE_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_KEY_ARRAY_SIZE_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_KEY_ARRAY_SIZE_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::gcm1_axi_desc              */
/* Register template: cap_hese_csr::dhs_crypto_ctl::gcm1_axi_desc          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 52 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::gcm1_axi_desc.fld           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 52 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_DESC_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_DESC_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_DESC_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_DESC_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_DESC_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_DESC_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_DESC_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_DESC_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_DESC_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::gcm1_axi_data_read         */
/* Register template: cap_hese_csr::dhs_crypto_ctl::gcm1_axi_data_read     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 53 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::gcm1_axi_data_read.fld      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 53 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_DATA_READ_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_DATA_READ_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_DATA_READ_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_DATA_READ_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_DATA_READ_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_DATA_READ_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_DATA_READ_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_DATA_READ_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_DATA_READ_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::gcm1_axi_data_write        */
/* Register template: cap_hese_csr::dhs_crypto_ctl::gcm1_axi_data_write    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 54 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::gcm1_axi_data_write.fld     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 54 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_DATA_WRITE_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_DATA_WRITE_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_DATA_WRITE_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_DATA_WRITE_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_DATA_WRITE_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_DATA_WRITE_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_DATA_WRITE_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_DATA_WRITE_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_DATA_WRITE_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::gcm1_axi_status            */
/* Register template: cap_hese_csr::dhs_crypto_ctl::gcm1_axi_status        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 55 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::gcm1_axi_status.fld         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 55 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_STATUS_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_STATUS_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_STATUS_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_STATUS_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_STATUS_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_STATUS_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_STATUS_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_STATUS_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_GCM1_AXI_STATUS_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::pk_key_array_base_w0       */
/* Register template: cap_hese_csr::dhs_crypto_ctl::pk_key_array_base_w0   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 56 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::pk_key_array_base_w0.fld    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 56 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_KEY_ARRAY_BASE_W0_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_KEY_ARRAY_BASE_W0_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_KEY_ARRAY_BASE_W0_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_KEY_ARRAY_BASE_W0_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_KEY_ARRAY_BASE_W0_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_KEY_ARRAY_BASE_W0_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_KEY_ARRAY_BASE_W0_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_KEY_ARRAY_BASE_W0_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_KEY_ARRAY_BASE_W0_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::pk_key_array_base_w1       */
/* Register template: cap_hese_csr::dhs_crypto_ctl::pk_key_array_base_w1   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 57 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::pk_key_array_base_w1.fld    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 57 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_KEY_ARRAY_BASE_W1_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_KEY_ARRAY_BASE_W1_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_KEY_ARRAY_BASE_W1_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_KEY_ARRAY_BASE_W1_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_KEY_ARRAY_BASE_W1_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_KEY_ARRAY_BASE_W1_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_KEY_ARRAY_BASE_W1_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_KEY_ARRAY_BASE_W1_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_KEY_ARRAY_BASE_W1_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::pk_key_array_size          */
/* Register template: cap_hese_csr::dhs_crypto_ctl::pk_key_array_size      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 58 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::pk_key_array_size.fld       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 58 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_KEY_ARRAY_SIZE_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_KEY_ARRAY_SIZE_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_KEY_ARRAY_SIZE_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_KEY_ARRAY_SIZE_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_KEY_ARRAY_SIZE_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_KEY_ARRAY_SIZE_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_KEY_ARRAY_SIZE_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_KEY_ARRAY_SIZE_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_KEY_ARRAY_SIZE_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::pk_axi_desc                */
/* Register template: cap_hese_csr::dhs_crypto_ctl::pk_axi_desc            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 59 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::pk_axi_desc.fld             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 59 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_DESC_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_DESC_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_DESC_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_DESC_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_DESC_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_DESC_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_DESC_FLD_GET(x) ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_DESC_FLD_SET(x) ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_DESC_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::pk_axi_data_read           */
/* Register template: cap_hese_csr::dhs_crypto_ctl::pk_axi_data_read       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 60 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::pk_axi_data_read.fld        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 60 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_DATA_READ_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_DATA_READ_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_DATA_READ_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_DATA_READ_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_DATA_READ_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_DATA_READ_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_DATA_READ_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_DATA_READ_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_DATA_READ_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::pk_axi_data_write          */
/* Register template: cap_hese_csr::dhs_crypto_ctl::pk_axi_data_write      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 61 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::pk_axi_data_write.fld       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 61 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_DATA_WRITE_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_DATA_WRITE_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_DATA_WRITE_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_DATA_WRITE_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_DATA_WRITE_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_DATA_WRITE_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_DATA_WRITE_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_DATA_WRITE_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_DATA_WRITE_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::pk_axi_status              */
/* Register template: cap_hese_csr::dhs_crypto_ctl::pk_axi_status          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 62 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::pk_axi_status.fld           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 62 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_STATUS_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_STATUS_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_STATUS_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_STATUS_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_STATUS_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_STATUS_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_STATUS_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_STATUS_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_AXI_STATUS_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::pk_ring_base_w0            */
/* Register template: cap_hese_csr::dhs_crypto_ctl::pk_ring_base_w0        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 64 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::pk_ring_base_w0.fld         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 64 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W0_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W0_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W0_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W0_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W0_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W0_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W0_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W0_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W0_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::pk_ring_base_w1            */
/* Register template: cap_hese_csr::dhs_crypto_ctl::pk_ring_base_w1        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 65 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::pk_ring_base_w1.fld         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 65 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W1_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W1_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W1_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W1_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W1_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W1_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W1_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W1_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_RING_BASE_W1_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::pk_ring_size               */
/* Register template: cap_hese_csr::dhs_crypto_ctl::pk_ring_size           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 66 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::pk_ring_size.fld            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 66 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_RING_SIZE_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_RING_SIZE_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_RING_SIZE_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_RING_SIZE_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_RING_SIZE_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_RING_SIZE_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_RING_SIZE_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_RING_SIZE_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_RING_SIZE_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::pk_producer_idx            */
/* Register template: cap_hese_csr::dhs_crypto_ctl::pk_producer_idx        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 67 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::pk_producer_idx.fld         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 67 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_PRODUCER_IDX_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_PRODUCER_IDX_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_PRODUCER_IDX_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_PRODUCER_IDX_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_PRODUCER_IDX_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_PRODUCER_IDX_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_PRODUCER_IDX_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_PRODUCER_IDX_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_PRODUCER_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::pk_opa_tag_addr_w0         */
/* Register template: cap_hese_csr::dhs_crypto_ctl::pk_opa_tag_addr_w0     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 68 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::pk_opa_tag_addr_w0.fld      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 68 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W0_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W0_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W0_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W0_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W0_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W0_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W0_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W0_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W0_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::pk_opa_tag_addr_w1         */
/* Register template: cap_hese_csr::dhs_crypto_ctl::pk_opa_tag_addr_w1     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 69 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::pk_opa_tag_addr_w1.fld      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 69 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W1_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W1_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W1_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W1_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W1_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W1_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W1_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W1_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_OPA_TAG_ADDR_W1_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::pk_soft_rst                */
/* Register template: cap_hese_csr::dhs_crypto_ctl::pk_soft_rst            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 70 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::pk_soft_rst.fld             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 70 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_SOFT_RST_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_SOFT_RST_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_SOFT_RST_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_SOFT_RST_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_SOFT_RST_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_SOFT_RST_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_SOFT_RST_FLD_GET(x) ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_SOFT_RST_FLD_SET(x) ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_SOFT_RST_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::pk_ci_addr_w0              */
/* Register template: cap_hese_csr::dhs_crypto_ctl::pk_ci_addr_w0          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 71 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::pk_ci_addr_w0.fld           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 71 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W0_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W0_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W0_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W0_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W0_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W0_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W0_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W0_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W0_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::pk_ci_addr_w1              */
/* Register template: cap_hese_csr::dhs_crypto_ctl::pk_ci_addr_w1          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 72 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::pk_ci_addr_w1.fld           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 72 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W1_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W1_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W1_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W1_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W1_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W1_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W1_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W1_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_CI_ADDR_W1_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::pk_consumer_idx            */
/* Register template: cap_hese_csr::dhs_crypto_ctl::pk_consumer_idx        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 76 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::pk_consumer_idx.fld         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 76 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_CONSUMER_IDX_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_CONSUMER_IDX_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_CONSUMER_IDX_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_CONSUMER_IDX_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_CONSUMER_IDX_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_CONSUMER_IDX_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_CONSUMER_IDX_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_CONSUMER_IDX_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_CONSUMER_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::pk_status                  */
/* Register template: cap_hese_csr::dhs_crypto_ctl::pk_status              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 77 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::pk_status.fld               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 77 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_STATUS_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_STATUS_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_STATUS_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_STATUS_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_STATUS_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_STATUS_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_STATUS_FLD_GET(x) ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_STATUS_FLD_SET(x) ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_STATUS_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::pk_error_idx               */
/* Register template: cap_hese_csr::dhs_crypto_ctl::pk_error_idx           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 78 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::pk_error_idx.fld            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 78 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_ERROR_IDX_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_ERROR_IDX_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_ERROR_IDX_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_ERROR_IDX_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_ERROR_IDX_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_ERROR_IDX_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_ERROR_IDX_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_ERROR_IDX_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_PK_ERROR_IDX_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::md_drbg_cryptoram_random_num0 */
/* Register template: cap_hese_csr::dhs_crypto_ctl::md_drbg_cryptoram_random_num0 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 82 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::md_drbg_cryptoram_random_num0.fld */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 82 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM0_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM0_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM0_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM0_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM0_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM0_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM0_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM0_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM0_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::md_drbg_cryptoram_random_num1 */
/* Register template: cap_hese_csr::dhs_crypto_ctl::md_drbg_cryptoram_random_num1 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 83 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::md_drbg_cryptoram_random_num1.fld */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 83 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM1_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM1_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM1_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM1_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM1_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM1_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM1_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM1_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_RANDOM_NUM1_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::md_drbg_cryptoram_psnl_str_p */
/* Register template: cap_hese_csr::dhs_crypto_ctl::md_drbg_cryptoram_psnl_str_p */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 84 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::md_drbg_cryptoram_psnl_str_p.fld */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 84 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_PSNL_STR_P_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_PSNL_STR_P_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_PSNL_STR_P_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_PSNL_STR_P_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_PSNL_STR_P_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_PSNL_STR_P_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_PSNL_STR_P_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_PSNL_STR_P_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_PSNL_STR_P_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::md_drbg_cryptoram_entropy_inst */
/* Register template: cap_hese_csr::dhs_crypto_ctl::md_drbg_cryptoram_entropy_inst */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 85 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::md_drbg_cryptoram_entropy_inst.fld */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 85 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_INST_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_INST_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_INST_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_INST_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_INST_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_INST_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_INST_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_INST_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_INST_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::md_drbg_cryptoram_entropy_reseed */
/* Register template: cap_hese_csr::dhs_crypto_ctl::md_drbg_cryptoram_entropy_reseed */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 86 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::md_drbg_cryptoram_entropy_reseed.fld */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 86 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_RESEED_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_RESEED_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_RESEED_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_RESEED_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_RESEED_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_RESEED_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_RESEED_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_RESEED_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_CRYPTORAM_ENTROPY_RESEED_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::md_drbg_isr                */
/* Register template: cap_hese_csr::dhs_crypto_ctl::md_drbg_isr            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 88 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::md_drbg_isr.fld             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 88 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_ISR_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_ISR_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_ISR_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_ISR_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_ISR_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_ISR_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_ISR_FLD_GET(x) ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_ISR_FLD_SET(x) ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_ISR_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::md_drbg_msk                */
/* Register template: cap_hese_csr::dhs_crypto_ctl::md_drbg_msk            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 89 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::md_drbg_msk.fld             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 89 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_MSK_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_MSK_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_MSK_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_MSK_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_MSK_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_MSK_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_MSK_FLD_GET(x) ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_MSK_FLD_SET(x) ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_MSK_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::md_drbg_icr                */
/* Register template: cap_hese_csr::dhs_crypto_ctl::md_drbg_icr            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 90 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::md_drbg_icr.fld             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 90 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_ICR_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_ICR_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_ICR_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_ICR_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_ICR_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_ICR_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_ICR_FLD_GET(x) ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_ICR_FLD_SET(x) ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_ICR_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::md_drbg_ver                */
/* Register template: cap_hese_csr::dhs_crypto_ctl::md_drbg_ver            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 91 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::md_drbg_ver.fld             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 91 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_VER_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_VER_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_VER_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_VER_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_VER_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_VER_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_VER_FLD_GET(x) ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_VER_FLD_SET(x) ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_VER_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::md_drbg_gct                */
/* Register template: cap_hese_csr::dhs_crypto_ctl::md_drbg_gct            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 92 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::md_drbg_gct.fld             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 92 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_GCT_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_GCT_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_GCT_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_GCT_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_GCT_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_GCT_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_GCT_FLD_GET(x) ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_GCT_FLD_SET(x) ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_GCT_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::md_drbg_rsvr0              */
/* Register template: cap_hese_csr::dhs_crypto_ctl::md_drbg_rsvr0          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 93 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::md_drbg_rsvr0.fld           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 93 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR0_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR0_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR0_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR0_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR0_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR0_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR0_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR0_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR0_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::md_drbg_gs                 */
/* Register template: cap_hese_csr::dhs_crypto_ctl::md_drbg_gs             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 94 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::md_drbg_gs.fld              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 94 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_GS_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_GS_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_GS_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_GS_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_GS_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_GS_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_GS_FLD_GET(x) ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_GS_FLD_SET(x) ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_GS_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::md_drbg_rsvr1              */
/* Register template: cap_hese_csr::dhs_crypto_ctl::md_drbg_rsvr1          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 95 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::md_drbg_rsvr1.fld           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 95 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR1_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR1_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR1_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR1_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR1_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR1_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR1_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR1_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_RSVR1_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::md_drbg_rng                */
/* Register template: cap_hese_csr::dhs_crypto_ctl::md_drbg_rng            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 96 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::md_drbg_rng.fld             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 96 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_RNG_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_RNG_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_RNG_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_RNG_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_RNG_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_RNG_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_RNG_FLD_GET(x) ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_RNG_FLD_SET(x) ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_RNG_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::md_drbg_drnge              */
/* Register template: cap_hese_csr::dhs_crypto_ctl::md_drbg_drnge          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 97 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::md_drbg_drnge.fld           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 97 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_DRNGE_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_DRNGE_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_DRNGE_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_DRNGE_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_DRNGE_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_DRNGE_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_DRNGE_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_DRNGE_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_DRBG_DRNGE_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::md_trng_controlreg         */
/* Register template: cap_hese_csr::dhs_crypto_ctl::md_trng_controlreg     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 99 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::md_trng_controlreg.fld      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 99 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_CONTROLREG_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_CONTROLREG_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_CONTROLREG_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_CONTROLREG_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_CONTROLREG_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_CONTROLREG_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_CONTROLREG_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_CONTROLREG_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_CONTROLREG_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::md_trng_fifolevel          */
/* Register template: cap_hese_csr::dhs_crypto_ctl::md_trng_fifolevel      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 100 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::md_trng_fifolevel.fld       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 100 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOLEVEL_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOLEVEL_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOLEVEL_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOLEVEL_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOLEVEL_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOLEVEL_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOLEVEL_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOLEVEL_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOLEVEL_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::md_trng_fifothresh         */
/* Register template: cap_hese_csr::dhs_crypto_ctl::md_trng_fifothresh     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 101 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::md_trng_fifothresh.fld      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 101 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOTHRESH_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOTHRESH_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOTHRESH_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOTHRESH_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOTHRESH_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOTHRESH_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOTHRESH_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOTHRESH_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFOTHRESH_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::md_trng_fifodepth          */
/* Register template: cap_hese_csr::dhs_crypto_ctl::md_trng_fifodepth      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 102 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::md_trng_fifodepth.fld       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 102 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFODEPTH_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFODEPTH_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFODEPTH_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFODEPTH_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFODEPTH_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFODEPTH_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFODEPTH_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFODEPTH_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_FIFODEPTH_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::md_trng_key0               */
/* Register template: cap_hese_csr::dhs_crypto_ctl::md_trng_key0           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 103 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::md_trng_key0.fld            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 103 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY0_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY0_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY0_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY0_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY0_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY0_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY0_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY0_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY0_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::md_trng_key1               */
/* Register template: cap_hese_csr::dhs_crypto_ctl::md_trng_key1           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 104 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::md_trng_key1.fld            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 104 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY1_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY1_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY1_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY1_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY1_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY1_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY1_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY1_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY1_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::md_trng_key2               */
/* Register template: cap_hese_csr::dhs_crypto_ctl::md_trng_key2           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 105 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::md_trng_key2.fld            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 105 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY2_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY2_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY2_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY2_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY2_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY2_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY2_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY2_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY2_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::md_trng_key3               */
/* Register template: cap_hese_csr::dhs_crypto_ctl::md_trng_key3           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 106 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::md_trng_key3.fld            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 106 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY3_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY3_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY3_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY3_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY3_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY3_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY3_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY3_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_KEY3_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::md_trng_testdata           */
/* Register template: cap_hese_csr::dhs_crypto_ctl::md_trng_testdata       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 107 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::md_trng_testdata.fld        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 107 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_TESTDATA_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_TESTDATA_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_TESTDATA_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_TESTDATA_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_TESTDATA_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_TESTDATA_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_TESTDATA_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_TESTDATA_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_TESTDATA_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::md_trng_repthresh          */
/* Register template: cap_hese_csr::dhs_crypto_ctl::md_trng_repthresh      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 108 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::md_trng_repthresh.fld       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 108 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_REPTHRESH_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_REPTHRESH_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_REPTHRESH_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_REPTHRESH_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_REPTHRESH_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_REPTHRESH_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_REPTHRESH_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_REPTHRESH_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_REPTHRESH_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::md_trng_prop1              */
/* Register template: cap_hese_csr::dhs_crypto_ctl::md_trng_prop1          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 109 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::md_trng_prop1.fld           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 109 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP1_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP1_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP1_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP1_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP1_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP1_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP1_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP1_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP1_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::md_trng_prop2              */
/* Register template: cap_hese_csr::dhs_crypto_ctl::md_trng_prop2          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 110 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::md_trng_prop2.fld           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 110 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP2_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP2_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP2_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP2_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP2_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP2_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP2_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP2_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_PROP2_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::md_trng_status             */
/* Register template: cap_hese_csr::dhs_crypto_ctl::md_trng_status         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 111 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::md_trng_status.fld          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 111 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_STATUS_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_STATUS_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_STATUS_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_STATUS_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_STATUS_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_STATUS_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_STATUS_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_STATUS_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_STATUS_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::md_trng_initwaitval        */
/* Register template: cap_hese_csr::dhs_crypto_ctl::md_trng_initwaitval    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 112 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::md_trng_initwaitval.fld     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 112 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_INITWAITVAL_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_INITWAITVAL_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_INITWAITVAL_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_INITWAITVAL_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_INITWAITVAL_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_INITWAITVAL_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_INITWAITVAL_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_INITWAITVAL_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_INITWAITVAL_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::md_trng_disableosc0        */
/* Register template: cap_hese_csr::dhs_crypto_ctl::md_trng_disableosc0    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 113 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::md_trng_disableosc0.fld     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 113 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC0_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC0_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC0_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC0_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC0_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC0_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC0_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC0_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC0_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::md_trng_disableosc1        */
/* Register template: cap_hese_csr::dhs_crypto_ctl::md_trng_disableosc1    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 114 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::md_trng_disableosc1.fld     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 114 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC1_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC1_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC1_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC1_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC1_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC1_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC1_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC1_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_DISABLEOSC1_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::md_trng_swofftmrval        */
/* Register template: cap_hese_csr::dhs_crypto_ctl::md_trng_swofftmrval    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 115 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::md_trng_swofftmrval.fld     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 115 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_SWOFFTMRVAL_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_SWOFFTMRVAL_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_SWOFFTMRVAL_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_SWOFFTMRVAL_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_SWOFFTMRVAL_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_SWOFFTMRVAL_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_SWOFFTMRVAL_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_SWOFFTMRVAL_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_SWOFFTMRVAL_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::md_trng_clkdiv             */
/* Register template: cap_hese_csr::dhs_crypto_ctl::md_trng_clkdiv         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 116 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::md_trng_clkdiv.fld          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 116 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_CLKDIV_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_CLKDIV_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_CLKDIV_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_CLKDIV_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_CLKDIV_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_CLKDIV_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_CLKDIV_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_CLKDIV_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_CLKDIV_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::md_trng_ais31conf0         */
/* Register template: cap_hese_csr::dhs_crypto_ctl::md_trng_ais31conf0     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 117 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::md_trng_ais31conf0.fld      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 117 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF0_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF0_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF0_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF0_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF0_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF0_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF0_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF0_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF0_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::md_trng_ais31conf1         */
/* Register template: cap_hese_csr::dhs_crypto_ctl::md_trng_ais31conf1     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 118 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::md_trng_ais31conf1.fld      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 118 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF1_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF1_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF1_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF1_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF1_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF1_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF1_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF1_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF1_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::md_trng_ais31conf2         */
/* Register template: cap_hese_csr::dhs_crypto_ctl::md_trng_ais31conf2     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 119 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::md_trng_ais31conf2.fld      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 119 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF2_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF2_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF2_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF2_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF2_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF2_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF2_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF2_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31CONF2_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::dhs_crypto_ctl::md_trng_ais31status        */
/* Register template: cap_hese_csr::dhs_crypto_ctl::md_trng_ais31status    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 120 */
/* Field member: cap_hese_csr::dhs_crypto_ctl::md_trng_ais31status.fld     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 120 */
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31STATUS_FLD_MSB 31
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31STATUS_FLD_LSB 0
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31STATUS_FLD_WIDTH 32
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31STATUS_FLD_READ_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31STATUS_FLD_WRITE_ACCESS 1
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31STATUS_FLD_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31STATUS_FLD_GET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31STATUS_FLD_SET(x) \
   ((x) & 0xffffffff)
#define CAP_HESE_CSR_DHS_CRYPTO_CTL_MD_TRNG_AIS31STATUS_FLD_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_hese_csr::cfg_he_ctl                                 */
/* Register template: cap_hese_csr::cfg_he_ctl                             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 125 */
/* Field member: cap_hese_csr::cfg_he_ctl.hsm_mode                         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_HESE_CSR_CFG_HE_CTL_HSM_MODE_MSB 1
#define CAP_HESE_CSR_CFG_HE_CTL_HSM_MODE_LSB 0
#define CAP_HESE_CSR_CFG_HE_CTL_HSM_MODE_WIDTH 2
#define CAP_HESE_CSR_CFG_HE_CTL_HSM_MODE_READ_ACCESS 1
#define CAP_HESE_CSR_CFG_HE_CTL_HSM_MODE_WRITE_ACCESS 1
#define CAP_HESE_CSR_CFG_HE_CTL_HSM_MODE_RESET 0x0
#define CAP_HESE_CSR_CFG_HE_CTL_HSM_MODE_FIELD_MASK 0x00000003
#define CAP_HESE_CSR_CFG_HE_CTL_HSM_MODE_GET(x) ((x) & 0x00000003)
#define CAP_HESE_CSR_CFG_HE_CTL_HSM_MODE_SET(x) ((x) & 0x00000003)
#define CAP_HESE_CSR_CFG_HE_CTL_HSM_MODE_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: cap_hese_csr::base                                       */
/* Register template: cap_hese_csr::base                                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 133 */
/* Field member: cap_hese_csr::base.scratch_reg                            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_HESE_CSR_BASE_SCRATCH_REG_MSB 31
#define CAP_HESE_CSR_BASE_SCRATCH_REG_LSB 0
#define CAP_HESE_CSR_BASE_SCRATCH_REG_WIDTH 32
#define CAP_HESE_CSR_BASE_SCRATCH_REG_READ_ACCESS 1
#define CAP_HESE_CSR_BASE_SCRATCH_REG_WRITE_ACCESS 1
#define CAP_HESE_CSR_BASE_SCRATCH_REG_RESET 0x00000001
#define CAP_HESE_CSR_BASE_SCRATCH_REG_FIELD_MASK 0xffffffff
#define CAP_HESE_CSR_BASE_SCRATCH_REG_GET(x) ((x) & 0xffffffff)
#define CAP_HESE_CSR_BASE_SCRATCH_REG_SET(x) ((x) & 0xffffffff)
#define CAP_HESE_CSR_BASE_SCRATCH_REG_MODIFY(r, x) ((x) & 0xffffffff)

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */
#ifndef __ASSEMBLY__

/* Typedef for Memory: cap_hese_csr::dhs_crypto_ctl                        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 15 */
typedef struct {
   volatile uint32_t xts_enc_key_array_base_w0; /**< Offset 0x0 (R/W) */
   volatile uint32_t xts_enc_key_array_base_w1; /**< Offset 0x4 (R/W) */
   volatile uint32_t xts_enc_key_array_size; /**< Offset 0x8 (R/W) */
   volatile uint32_t xts_enc_axi_desc; /**< Offset 0xc (R/W) */
   volatile uint32_t xts_enc_axi_data_read; /**< Offset 0x10 (R/W) */
   volatile uint32_t xts_enc_axi_data_write; /**< Offset 0x14 (R/W) */
   volatile uint32_t xts_enc_axi_status; /**< Offset 0x18 (R/W) */
   uint8_t _pad0[0xe4];
   volatile uint32_t xts_key_array_base_w0; /**< Offset 0x100 (R/W) */
   volatile uint32_t xts_key_array_base_w1; /**< Offset 0x104 (R/W) */
   volatile uint32_t xts_key_array_size; /**< Offset 0x108 (R/W) */
   volatile uint32_t xts_axi_desc; /**< Offset 0x10c (R/W) */
   volatile uint32_t xts_axi_data_read; /**< Offset 0x110 (R/W) */
   volatile uint32_t xts_axi_data_write; /**< Offset 0x114 (R/W) */
   volatile uint32_t xts_axi_status; /**< Offset 0x118 (R/W) */
   uint8_t _pad1[0xe4];
   volatile uint32_t gcm0_key_array_base_w0; /**< Offset 0x200 (R/W) */
   volatile uint32_t gcm0_key_array_base_w1; /**< Offset 0x204 (R/W) */
   volatile uint32_t gcm0_key_array_size; /**< Offset 0x208 (R/W) */
   volatile uint32_t gcm0_axi_desc; /**< Offset 0x20c (R/W) */
   volatile uint32_t gcm0_axi_data_read; /**< Offset 0x210 (R/W) */
   volatile uint32_t gcm0_axi_data_write; /**< Offset 0x214 (R/W) */
   volatile uint32_t gcm0_axi_status; /**< Offset 0x218 (R/W) */
   uint8_t _pad2[0xe4];
   volatile uint32_t gcm1_key_array_base_w0; /**< Offset 0x300 (R/W) */
   volatile uint32_t gcm1_key_array_base_w1; /**< Offset 0x304 (R/W) */
   volatile uint32_t gcm1_key_array_size; /**< Offset 0x308 (R/W) */
   volatile uint32_t gcm1_axi_desc; /**< Offset 0x30c (R/W) */
   volatile uint32_t gcm1_axi_data_read; /**< Offset 0x310 (R/W) */
   volatile uint32_t gcm1_axi_data_write; /**< Offset 0x314 (R/W) */
   volatile uint32_t gcm1_axi_status; /**< Offset 0x318 (R/W) */
   uint8_t _pad3[0xe4];
   volatile uint32_t pk_key_array_base_w0; /**< Offset 0x400 (R/W) */
   volatile uint32_t pk_key_array_base_w1; /**< Offset 0x404 (R/W) */
   volatile uint32_t pk_key_array_size; /**< Offset 0x408 (R/W) */
   volatile uint32_t pk_axi_desc; /**< Offset 0x40c (R/W) */
   volatile uint32_t pk_axi_data_read; /**< Offset 0x410 (R/W) */
   volatile uint32_t pk_axi_data_write; /**< Offset 0x414 (R/W) */
   volatile uint32_t pk_axi_status; /**< Offset 0x418 (R/W) */
   uint8_t _pad4[0x2e4];
   volatile uint32_t pk_ring_base_w0; /**< Offset 0x700 (R/W) */
   volatile uint32_t pk_ring_base_w1; /**< Offset 0x704 (R/W) */
   volatile uint32_t pk_ring_size; /**< Offset 0x708 (R/W) */
   volatile uint32_t pk_producer_idx; /**< Offset 0x70c (R/W) */
   volatile uint32_t pk_opa_tag_addr_w0; /**< Offset 0x710 (R/W) */
   volatile uint32_t pk_opa_tag_addr_w1; /**< Offset 0x714 (R/W) */
   volatile uint32_t pk_soft_rst; /**< Offset 0x718 (R/W) */
   volatile uint32_t pk_ci_addr_w0; /**< Offset 0x71c (R/W) */
   volatile uint32_t pk_ci_addr_w1; /**< Offset 0x720 (R/W) */
   uint8_t _pad5[0x5c];
   volatile uint32_t pk_consumer_idx; /**< Offset 0x780 (R/W) */
   volatile uint32_t pk_status; /**< Offset 0x784 (R/W) */
   volatile uint32_t pk_error_idx; /**< Offset 0x788 (R/W) */
   uint8_t _pad6[0x1874];
   volatile uint32_t md_drbg_cryptoram_random_num0[0x80]; /**< Offset 0x2000 (R/W) */
   volatile uint32_t md_drbg_cryptoram_random_num1[0x80]; /**< Offset 0x2200 (R/W) */
   volatile uint32_t md_drbg_cryptoram_psnl_str_p[0x8]; /**< Offset 0x2400 (R/W) */
   uint8_t _pad7[0x20];
   volatile uint32_t md_drbg_cryptoram_entropy_inst[0xc]; /**< Offset 0x2440 (R/W) */
   uint8_t _pad8[0x10];
   volatile uint32_t md_drbg_cryptoram_entropy_reseed[0x8]; /**< Offset 0x2480 (R/W) */
   uint8_t _pad9[0x60];
   volatile uint32_t md_drbg_isr; /**< Offset 0x2500 (R/W) */
   volatile uint32_t md_drbg_msk; /**< Offset 0x2504 (R/W) */
   volatile uint32_t md_drbg_icr; /**< Offset 0x2508 (R/W) */
   volatile uint32_t md_drbg_ver; /**< Offset 0x250c (R/W) */
   volatile uint32_t md_drbg_gct; /**< Offset 0x2510 (R/W) */
   volatile uint32_t md_drbg_rsvr0; /**< Offset 0x2514 (R/W) */
   volatile uint32_t md_drbg_gs; /**< Offset 0x2518 (R/W) */
   volatile uint32_t md_drbg_rsvr1; /**< Offset 0x251c (R/W) */
   volatile uint32_t md_drbg_rng; /**< Offset 0x2520 (R/W) */
   volatile uint32_t md_drbg_drnge; /**< Offset 0x2524 (R/W) */
   uint8_t _pad10[0xd8];
   volatile uint32_t md_trng_controlreg; /**< Offset 0x2600 (R/W) */
   volatile uint32_t md_trng_fifolevel; /**< Offset 0x2604 (R/W) */
   volatile uint32_t md_trng_fifothresh; /**< Offset 0x2608 (R/W) */
   volatile uint32_t md_trng_fifodepth; /**< Offset 0x260c (R/W) */
   volatile uint32_t md_trng_key0; /**< Offset 0x2610 (R/W) */
   volatile uint32_t md_trng_key1; /**< Offset 0x2614 (R/W) */
   volatile uint32_t md_trng_key2; /**< Offset 0x2618 (R/W) */
   volatile uint32_t md_trng_key3; /**< Offset 0x261c (R/W) */
   volatile uint32_t md_trng_testdata; /**< Offset 0x2620 (R/W) */
   volatile uint32_t md_trng_repthresh; /**< Offset 0x2624 (R/W) */
   volatile uint32_t md_trng_prop1; /**< Offset 0x2628 (R/W) */
   volatile uint32_t md_trng_prop2; /**< Offset 0x262c (R/W) */
   volatile uint32_t md_trng_status; /**< Offset 0x2630 (R/W) */
   volatile uint32_t md_trng_initwaitval; /**< Offset 0x2634 (R/W) */
   volatile uint32_t md_trng_disableosc0; /**< Offset 0x2638 (R/W) */
   volatile uint32_t md_trng_disableosc1; /**< Offset 0x263c (R/W) */
   volatile uint32_t md_trng_swofftmrval; /**< Offset 0x2640 (R/W) */
   volatile uint32_t md_trng_clkdiv; /**< Offset 0x2644 (R/W) */
   volatile uint32_t md_trng_ais31conf0; /**< Offset 0x2648 (R/W) */
   volatile uint32_t md_trng_ais31conf1; /**< Offset 0x264c (R/W) */
   volatile uint32_t md_trng_ais31conf2; /**< Offset 0x2650 (R/W) */
   volatile uint32_t md_trng_ais31status; /**< Offset 0x2654 (R/W) */
   uint8_t _pad11[0x19a8];
} Cap_hese_csr_dhs_crypto_ctl, *PTR_Cap_hese_csr_dhs_crypto_ctl;

/* Typedef for Addressmap: cap_hese_csr                                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/hese.gcsr, line: 137 */
typedef struct {
   Cap_hese_csr_dhs_crypto_ctl dhs_crypto_ctl; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_he_ctl; /**< Offset 0x4000 (R/W) */
   volatile uint32_t base; /**< Offset 0x4004 (R/W) */
   uint8_t _pad0[0x3ff8];
} Cap_hese_csr, *PTR_Cap_hese_csr;
#endif

#endif
