#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Jun 11 11:06:53 2018
# Process ID: 25049
# Current directory: /home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/median5x5/median5x5.runs/synth_1
# Command line: vivado -log delayLinieBRAM_WP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source delayLinieBRAM_WP.tcl
# Log file: /home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/median5x5/median5x5.runs/synth_1/delayLinieBRAM_WP.vds
# Journal file: /home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/median5x5/median5x5.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source delayLinieBRAM_WP.tcl -notrace
Command: synth_design -top delayLinieBRAM_WP -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25056 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1316.527 ; gain = 85.996 ; free physical = 1872 ; free virtual = 21341
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'delayLinieBRAM_WP' [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/median5x5/median5x5.srcs/sources_1/new/delayLineBRAM_WP.v:21]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter BRAM_SIZE_W bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delayLineBRAM' [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/median5x5/median5x5.runs/synth_1/.Xil/Vivado-25049-debian/realtime/delayLineBRAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'delayLineBRAM' (1#1) [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/median5x5/median5x5.runs/synth_1/.Xil/Vivado-25049-debian/realtime/delayLineBRAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'delayLinieBRAM_WP' (2#1) [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/median5x5/median5x5.srcs/sources_1/new/delayLineBRAM_WP.v:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1358.059 ; gain = 127.527 ; free physical = 1886 ; free virtual = 21355
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1358.059 ; gain = 127.527 ; free physical = 1886 ; free virtual = 21355
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/median5x5/median5x5.runs/synth_1/.Xil/Vivado-25049-debian/dcp1/delayLineBRAM_in_context.xdc] for cell 'BRAM'
Finished Parsing XDC File [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/median5x5/median5x5.runs/synth_1/.Xil/Vivado-25049-debian/dcp1/delayLineBRAM_in_context.xdc] for cell 'BRAM'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1700.832 ; gain = 0.000 ; free physical = 1626 ; free virtual = 21102
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:42 . Memory (MB): peak = 1700.832 ; gain = 470.301 ; free physical = 1694 ; free virtual = 21170
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:42 . Memory (MB): peak = 1700.832 ; gain = 470.301 ; free physical = 1694 ; free virtual = 21170
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for BRAM. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:43 . Memory (MB): peak = 1700.832 ; gain = 470.301 ; free physical = 1696 ; free virtual = 21171
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element position_reg was removed.  [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/median5x5/median5x5.srcs/sources_1/new/delayLineBRAM_WP.v:50]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:43 . Memory (MB): peak = 1700.832 ; gain = 470.301 ; free physical = 1687 ; free virtual = 21163
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module delayLinieBRAM_WP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element position_reg was removed.  [/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/median5x5/median5x5.srcs/sources_1/new/delayLineBRAM_WP.v:50]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:43 . Memory (MB): peak = 1700.832 ; gain = 470.301 ; free physical = 1678 ; free virtual = 21153
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:53 . Memory (MB): peak = 1700.832 ; gain = 470.301 ; free physical = 1552 ; free virtual = 21026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:53 . Memory (MB): peak = 1700.832 ; gain = 470.301 ; free physical = 1552 ; free virtual = 21026
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:53 . Memory (MB): peak = 1700.832 ; gain = 470.301 ; free physical = 1551 ; free virtual = 21025
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module BRAM has unconnected pin dina[16]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:53 . Memory (MB): peak = 1700.832 ; gain = 470.301 ; free physical = 1551 ; free virtual = 21025
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:53 . Memory (MB): peak = 1700.832 ; gain = 470.301 ; free physical = 1551 ; free virtual = 21025
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:53 . Memory (MB): peak = 1700.832 ; gain = 470.301 ; free physical = 1551 ; free virtual = 21025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:53 . Memory (MB): peak = 1700.832 ; gain = 470.301 ; free physical = 1551 ; free virtual = 21025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:53 . Memory (MB): peak = 1700.832 ; gain = 470.301 ; free physical = 1551 ; free virtual = 21025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:53 . Memory (MB): peak = 1700.832 ; gain = 470.301 ; free physical = 1551 ; free virtual = 21025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |delayLineBRAM |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |delayLineBRAM |     1|
|2     |BUFG          |     1|
|3     |CARRY4        |     3|
|4     |LUT1          |     1|
|5     |LUT2          |     2|
|6     |LUT3          |     4|
|7     |LUT4          |     4|
|8     |LUT5          |     5|
|9     |LUT6          |    13|
|10    |FDRE          |    11|
|11    |IBUF          |    30|
|12    |OBUF          |    16|
+------+--------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   107|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:53 . Memory (MB): peak = 1700.832 ; gain = 470.301 ; free physical = 1551 ; free virtual = 21025
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1700.832 ; gain = 127.527 ; free physical = 1609 ; free virtual = 21083
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:53 . Memory (MB): peak = 1700.832 ; gain = 470.301 ; free physical = 1609 ; free virtual = 21083
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:55 . Memory (MB): peak = 1706.840 ; gain = 501.137 ; free physical = 1601 ; free virtual = 21075
INFO: [Common 17-1381] The checkpoint '/home/lsriw/sr/SynowiecKacper/git_ktorystam/SystemyRekonfigurowalne/median5x5/median5x5.runs/synth_1/delayLinieBRAM_WP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file delayLinieBRAM_WP_utilization_synth.rpt -pb delayLinieBRAM_WP_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1730.852 ; gain = 0.000 ; free physical = 1602 ; free virtual = 21076
INFO: [Common 17-206] Exiting Vivado at Mon Jun 11 11:07:59 2018...
