$date
	Tue Nov 15 13:04:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module flipflop_tb $end
$var wire 1 ! s_n $end
$var wire 1 " r_n $end
$var wire 1 # c $end
$var reg 1 $ a $end
$var reg 1 % b $end
$var reg 1 & clk $end
$var reg 1 ' r $end
$var reg 1 ( s $end
$scope module dut $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 & clk $end
$var wire 1 ' r $end
$var wire 1 ( s $end
$var reg 1 # c $end
$var reg 1 " r_n $end
$var reg 1 ! s_n $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
x&
0%
0$
1#
0"
1!
$end
#2
0#
1(
1%
#4
0!
0%
1$
#6
1"
0(
1%
#8
0"
1'
0%
0$
#10
0'
1%
#12
1"
1!
0%
1$
#14
0"
1'
1(
1%
#16
1#
0'
0%
0$
#18
0#
1%
#20
0!
0%
1$
#22
1"
0(
1%
#24
0"
1'
0%
0$
#26
0'
1%
#28
1"
1!
0%
1$
#30
0"
1'
1(
1%
#32
