$date
	Sun Oct 23 08:55:39 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#447175
b101 !
1"
#447178
b101 &
b101 %
1$
#447179
0"
#447182
b10000 &
b10000 %
#447186
b1000 &
b1000 %
#447190
b100 &
b100 %
#447194
b10 &
b10 %
#447198
b1 &
1#
b1 %
#447202
b0 &
b0 %
0#
0$
#1519436
b1 !
1"
#1519438
b1 &
b1 %
1$
#1519439
0"
#1519442
1#
#1519446
b0 &
0#
b0 %
0$
#2506916
b1101 !
1"
#2506918
b1101 &
b1101 %
1$
#2506919
0"
#2506922
b101000 &
b101000 %
#2506926
b10100 &
b10100 %
#2506930
b1010 &
b1010 %
#2506934
b101 &
b101 %
#2506938
b10000 &
b10000 %
#2506942
b1000 &
b1000 %
#2506946
b100 &
b100 %
#2506950
b10 &
b10 %
#2506954
b1 &
b1 %
1#
#2506958
b0 &
0#
b0 %
0$
#4500012
