00000002 00000002
# data[(0, 0)] : input  # 0x0
# data[(1, 1)] : one-bit # 0x1

00080015 00000400
# data[(11, 10)] : @ tile (2, 2) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S1_T0

00090015 00000800
# data[(11, 10)] : @ tile (2, 2) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0

F1000019 00000002
# data[(15, 0)] : init `data1` reg with const `2`

FF000019 0003F00B
# data[(5, 0)] : alu_op = mul
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_DELAY= 0x3
# data[(19, 18)]: data1: REG_CONST= 0x0

00020019 00000008
# data[(3, 0)] : @ tile (2, 6) connect wire 8 (out_BUS16_S2_T3) to data0

00080019 00000003
# data[(1, 0)] : @ tile (2, 6) connect wire 3 (pe_out_res) to out_BUS16_S0_T0
# data[(27, 26)] : @ tile (2, 6) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S2_T3

FF00001A 000AF001
# data[(5, 0)] : alu_op = sub
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

0002001A 00000007
# data[(3, 0)] : @ tile (2, 7) connect wire 7 (out_BUS16_S2_T2) to data0

0003001A 00000005
# data[(3, 0)] : @ tile (2, 7) connect wire 5 (out_BUS16_S1_T0) to data1

0008001A 04000403
# data[(1, 0)] : @ tile (2, 7) connect wire 3 (pe_out_res) to out_BUS16_S0_T0
# data[(11, 10)] : @ tile (2, 7) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S1_T0
# data[(25, 24)] : @ tile (2, 7) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S2_T2
# data[(27, 26)] : @ tile (2, 7) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S2_T3

F100001B 00000004
# data[(15, 0)] : init `data1` reg with const `4`

FF00001B 0002F04F
# data[(5, 0)] : alu_op = ashr
# data[(6, 6)] : unsigned=0x1
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0

0002001B 00000006
# data[(3, 0)] : @ tile (2, 8) connect wire 6 (out_BUS16_S2_T1) to data0

0008001B 0040000D
# data[(1, 0)] : @ tile (2, 8) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(3, 2)] : @ tile (2, 8) connect wire 3 (pe_out_res) to out_BUS16_S0_T1
# data[(23, 22)] : @ tile (2, 8) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S2_T1
# data[(25, 24)] : @ tile (2, 8) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S2_T2

0001001C 00000005
# data[(1, 0)] : @ tile (2, 9) connect wire 1 (in_0_BUS16_S2_T0) to out_0_BUS16_S0_T0
# data[(3, 2)] : @ tile (2, 9) connect wire 1 (in_0_BUS16_S2_T1) to out_0_BUS16_S0_T1
# data[(25, 24)] : @ tile (2, 9) connect wire 0 (in_0_BUS16_S0_T2) to out_0_BUS16_S2_T2

FF00001D 000AF001
# data[(5, 0)] : alu_op = sub
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

0002001D 00000005
# data[(3, 0)] : @ tile (2, 10) connect wire 5 (out_BUS16_S2_T0) to data0

0003001D 00000006
# data[(3, 0)] : @ tile (2, 10) connect wire 6 (out_BUS16_S1_T1) to data1

0008001D 001C1301
# data[(1, 0)] : @ tile (2, 10) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(9, 8)] : @ tile (2, 10) connect wire 3 (pe_out_res) to out_BUS16_S0_T4
# data[(11, 10)] : @ tile (2, 10) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (2, 10) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S1_T1
# data[(19, 18)] : @ tile (2, 10) connect wire 3 (pe_out_res) to out_BUS16_S1_T4
# data[(21, 20)] : @ tile (2, 10) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S2_T0
# data[(25, 24)] : @ tile (2, 10) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S2_T2

F000001E 00000000
# data[(15, 0)] : init `data0` reg with const `0`

FF00001E 000CF000
# data[(5, 0)] : alu_op = add
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_DELAY= 0x3

0003001E 00000001
# data[(3, 0)] : @ tile (2, 11) connect wire 1 (in_BUS16_S1_T1) to data1

0008001E 00300500
# data[(7, 6)] : @ tile (2, 11) connect wire 0 (in_BUS16_S1_T3) to out_BUS16_S0_T3
# data[(9, 8)] : @ tile (2, 11) connect wire 1 (in_BUS16_S2_T4) to out_BUS16_S0_T4
# data[(11, 10)] : @ tile (2, 11) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S1_T0
# data[(21, 20)] : @ tile (2, 11) connect wire 3 (pe_out_res) to out_BUS16_S2_T0
# data[(25, 24)] : @ tile (2, 11) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S2_T2

FF00001F 000AF001
# data[(5, 0)] : alu_op = sub
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

0002001F 00000008
# data[(3, 0)] : @ tile (2, 12) connect wire 8 (out_BUS16_S2_T3) to data0

0003001F 00000008
# data[(3, 0)] : @ tile (2, 12) connect wire 8 (out_BUS16_S1_T3) to data1

0008001F 07010100
# data[(9, 8)] : @ tile (2, 12) connect wire 1 (in_BUS16_S2_T4) to out_BUS16_S0_T4
# data[(17, 16)] : @ tile (2, 12) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S1_T3
# data[(25, 24)] : @ tile (2, 12) connect wire 3 (pe_out_res) to out_BUS16_S2_T2
# data[(27, 26)] : @ tile (2, 12) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S2_T3

00010020 00000100
# data[(9, 8)] : @ tile (2, 13) connect wire 1 (in_0_BUS16_S2_T4) to out_0_BUS16_S0_T4

FF000021 000AF044
# data[(5, 0)] : alu_op = smax
# data[(6, 6)] : unsigned=0x1
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

00020021 00000008
# data[(3, 0)] : @ tile (2, 14) connect wire 8 (out_BUS16_S2_T3) to data0

00030021 00000004
# data[(3, 0)] : @ tile (2, 14) connect wire 4 (in_BUS16_S1_T4) to data1

00080021 0400010C
# data[(3, 2)] : @ tile (2, 14) connect wire 3 (pe_out_res) to out_BUS16_S0_T1
# data[(9, 8)] : @ tile (2, 14) connect wire 1 (in_BUS16_S2_T4) to out_BUS16_S0_T4
# data[(27, 26)] : @ tile (2, 14) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S2_T3

00080022 00041000
# data[(13, 12)] : @ tile (2, 15) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S1_T1
# data[(19, 18)] : @ tile (2, 15) connect wire 1 (in_BUS16_S2_T4) to out_BUS16_S1_T4

00010024 00000000
# data[(1, 0)] : @ tile (2, 17) connect wire 0 (in_0_BUS16_S1_T0) to out_0_BUS16_S0_T0

00080028 00000800
# data[(11, 10)] : @ tile (3, 2) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0

00090028 00000800
# data[(11, 10)] : @ tile (3, 2) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0

F000002C 0000003B
# data[(15, 0)] : init `data0` reg with const `59`

FF00002C 0008F004
# data[(5, 0)] : alu_op = uge
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2

0003002C 00000000
# data[(3, 0)] : @ tile (3, 6) connect wire 0 (in_BUS16_S1_T0) to data1

0009002C 00000C00
# data[(1, 0)] : @ tile (3, 6) connect wire 0 (in_BUS1_S1_T0) to out_BUS1_S0_T0
# data[(11, 10)] : @ tile (3, 6) connect wire 3 (pe_out_res_p) to out_BUS1_S1_T0

0000002D 00000055
# data[(7, 0)] : lut_value = 0x55

F400002D 00000000
# data[(0, 0)] : init `bit1` reg with const `0`

F500002D 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF00002D 0200E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_CONST= 0x0
# data[(29, 28)]: bit2: REG_CONST= 0x0

0004002D 00000000
# data[(3, 0)] : @ tile (3, 7) connect wire 0 (in_BUS1_S2_T0) to bit0

0008002D 00000000
# data[(3, 2)] : @ tile (3, 7) connect wire 0 (in_BUS16_S1_T1) to out_BUS16_S0_T1

0108002D 00000010
# data[(37, 36)] : @ tile (3, 7) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S3_T3

0009002D 00000C00
# data[(11, 10)] : @ tile (3, 7) connect wire 3 (pe_out_res_p) to out_BUS1_S1_T0

F000002E 00000002
# data[(15, 0)] : init `data0` reg with const `2`

FF00002E 0008F005
# data[(5, 0)] : alu_op = ule
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2

0003002E 00000002
# data[(3, 0)] : @ tile (3, 8) connect wire 2 (in_BUS16_S1_T2) to data1

0108002E 00000002
# data[(33, 32)] : @ tile (3, 8) connect wire 2 (in_BUS16_S2_T1) to out_BUS16_S3_T1

0009002E 00003000
# data[(13, 12)] : @ tile (3, 8) connect wire 3 (pe_out_res_p) to out_BUS1_S1_T1

FF000030 000AF000
# data[(5, 0)] : alu_op = add
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

00020030 00000005
# data[(3, 0)] : @ tile (3, 10) connect wire 5 (out_BUS16_S2_T0) to data0

00030030 00000001
# data[(3, 0)] : @ tile (3, 10) connect wire 1 (in_BUS16_S1_T1) to data1

00080030 00283000
# data[(3, 2)] : @ tile (3, 10) connect wire 0 (in_BUS16_S1_T1) to out_BUS16_S0_T1
# data[(13, 12)] : @ tile (3, 10) connect wire 3 (pe_out_res) to out_BUS16_S1_T1
# data[(19, 18)] : @ tile (3, 10) connect wire 2 (in_BUS16_S3_T4) to out_BUS16_S1_T4
# data[(21, 20)] : @ tile (3, 10) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S2_T0
# data[(31, 30)] : @ tile (3, 10) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S3_T0

00090030 00000000
# data[(11, 10)] : @ tile (3, 10) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S1_T0

00000031 00000055
# data[(7, 0)] : lut_value = 0x55

F4000031 00000000
# data[(0, 0)] : init `bit1` reg with const `0`

F5000031 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF000031 0200E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_CONST= 0x0
# data[(29, 28)]: bit2: REG_CONST= 0x0

00040031 00000006
# data[(3, 0)] : @ tile (3, 11) connect wire 6 (out_BUS1_S2_T1) to bit0

00080031 00100800
# data[(11, 10)] : @ tile (3, 11) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(21, 20)] : @ tile (3, 11) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S2_T0

01080031 00000012
# data[(33, 32)] : @ tile (3, 11) connect wire 2 (in_BUS16_S2_T1) to out_BUS16_S3_T1
# data[(37, 36)] : @ tile (3, 11) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S3_T3

00090031 00300000
# data[(21, 20)] : @ tile (3, 11) connect wire 3 (pe_out_res_p) to out_BUS1_S2_T0
# data[(23, 22)] : @ tile (3, 11) connect wire 0 (in_BUS1_S0_T1) to out_BUS1_S2_T1

00000032 00000055
# data[(7, 0)] : lut_value = 0x55

F4000032 00000000
# data[(0, 0)] : init `bit1` reg with const `0`

F5000032 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF000032 0200E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_CONST= 0x0
# data[(29, 28)]: bit2: REG_CONST= 0x0

00040032 00000005
# data[(3, 0)] : @ tile (3, 12) connect wire 5 (out_BUS1_S2_T0) to bit0

01080032 00000000
# data[(37, 36)] : @ tile (3, 12) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S3_T3

00090032 00103000
# data[(13, 12)] : @ tile (3, 12) connect wire 3 (pe_out_res_p) to out_BUS1_S1_T1
# data[(21, 20)] : @ tile (3, 12) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S2_T0
# data[(23, 22)] : @ tile (3, 12) connect wire 0 (in_BUS1_S0_T1) to out_BUS1_S2_T1

01000033 00000000
# data[(35, 33)] : @ tile (3, 13) connect wire 0 (in_0_BUS1_S0_T1) to out_0_BUS1_S2_T1

00010033 04000000
# data[(27, 26)] : @ tile (3, 13) connect wire 1 (in_0_BUS16_S1_T3) to out_0_BUS16_S2_T3

FF000034 000AF044
# data[(5, 0)] : alu_op = smax
# data[(6, 6)] : unsigned=0x1
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

00020034 00000006
# data[(3, 0)] : @ tile (3, 14) connect wire 6 (out_BUS16_S2_T1) to data0

00030034 00000002
# data[(3, 0)] : @ tile (3, 14) connect wire 2 (in_BUS16_S1_T2) to data1

00080034 00400C00
# data[(1, 0)] : @ tile (3, 14) connect wire 0 (in_BUS16_S1_T0) to out_BUS16_S0_T0
# data[(11, 10)] : @ tile (3, 14) connect wire 3 (pe_out_res) to out_BUS16_S1_T0
# data[(19, 18)] : @ tile (3, 14) connect wire 0 (in_BUS16_S0_T4) to out_BUS16_S1_T4
# data[(23, 22)] : @ tile (3, 14) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S2_T1

01080034 00000110
# data[(37, 36)] : @ tile (3, 14) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S3_T3
# data[(39, 38)] : @ tile (3, 14) connect wire 0 (in_BUS16_S0_T4) to out_BUS16_S3_T4
# data[(40, 40)] : @ tile (3, 14) latch output wire out_BUS16_S0_T0

00090034 00000000
# data[(23, 22)] : @ tile (3, 14) connect wire 0 (in_BUS1_S0_T1) to out_BUS1_S2_T1

F0000035 0000003D
# data[(15, 0)] : init `data0` reg with const `61`

FF000035 0008F004
# data[(5, 0)] : alu_op = uge
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2

00030035 00000000
# data[(3, 0)] : @ tile (3, 15) connect wire 0 (in_BUS16_S1_T0) to data1

00080035 20082400
# data[(11, 10)] : @ tile (3, 15) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (3, 15) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S1_T1
# data[(19, 18)] : @ tile (3, 15) connect wire 2 (in_BUS16_S3_T4) to out_BUS16_S1_T4
# data[(29, 28)] : @ tile (3, 15) connect wire 2 (in_BUS16_S3_T4) to out_BUS16_S2_T4

01080035 00400000
# data[(54, 54)] : @ tile (3, 15) latch output wire out_BUS16_S2_T4

00090035 00C00000
# data[(23, 22)] : @ tile (3, 15) connect wire 3 (pe_out_res_p) to out_BUS1_S2_T1

00010037 40000000
# data[(31, 30)] : @ tile (3, 17) connect wire 1 (in_0_BUS16_S1_T0) to out_0_BUS16_S3_T0

0008003A 00000800
# data[(11, 10)] : @ tile (4, 2) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0

0009003A 00000800
# data[(11, 10)] : @ tile (4, 2) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0

0000003E 00000055
# data[(7, 0)] : lut_value = 0x55

F400003E 00000000
# data[(0, 0)] : init `bit1` reg with const `0`

F500003E 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF00003E 0200E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_CONST= 0x0
# data[(29, 28)]: bit2: REG_CONST= 0x0

0004003E 00000005
# data[(3, 0)] : @ tile (4, 6) connect wire 5 (out_BUS1_S2_T0) to bit0

0008003E 40000000
# data[(31, 30)] : @ tile (4, 6) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

0009003E 40200003
# data[(1, 0)] : @ tile (4, 6) connect wire 3 (pe_out_res_p) to out_BUS1_S0_T0
# data[(11, 10)] : @ tile (4, 6) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S1_T0
# data[(21, 20)] : @ tile (4, 6) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S2_T0
# data[(31, 30)] : @ tile (4, 6) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S3_T0

0000003F 000000EE
# data[(7, 0)] : lut_value = 0xEE

F500003F 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF00003F 0A00E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_BYPASS=0x2
# data[(29, 28)]: bit2: REG_CONST= 0x0

0004003F 00000000
# data[(3, 0)] : @ tile (4, 7) connect wire 0 (in_BUS1_S2_T0) to bit0

0005003F 00000000
# data[(3, 0)] : @ tile (4, 7) connect wire 0 (in_BUS1_S1_T0) to bit1

0008003F 00000000
# data[(5, 4)] : @ tile (4, 7) connect wire 0 (in_BUS16_S1_T2) to out_BUS16_S0_T2

0108003F 00000011
# data[(33, 32)] : @ tile (4, 7) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S3_T1
# data[(37, 36)] : @ tile (4, 7) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S3_T3

0009003F 00200C00
# data[(11, 10)] : @ tile (4, 7) connect wire 3 (pe_out_res_p) to out_BUS1_S1_T0
# data[(21, 20)] : @ tile (4, 7) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S2_T0

F0000040 00000000
# data[(15, 0)] : init `data0` reg with const `0`

FF000040 0208F008
# data[(5, 0)] : alu_op = mux
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2
# data[(25, 24)]:  bit0: REG_BYPASS=0x2

00030040 00000006
# data[(3, 0)] : @ tile (4, 8) connect wire 6 (out_BUS16_S1_T1) to data1

00040040 00000005
# data[(3, 0)] : @ tile (4, 8) connect wire 5 (out_BUS1_S2_T0) to bit0

00080040 00000003
# data[(1, 0)] : @ tile (4, 8) connect wire 3 (pe_out_res) to out_BUS16_S0_T0
# data[(13, 12)] : @ tile (4, 8) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S1_T1

01080040 00000008
# data[(35, 34)] : @ tile (4, 8) connect wire 2 (in_BUS16_S2_T2) to out_BUS16_S3_T2

00090040 00102000
# data[(13, 12)] : @ tile (4, 8) connect wire 2 (in_BUS1_S3_T1) to out_BUS1_S1_T1
# data[(21, 20)] : @ tile (4, 8) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S2_T0

00010041 00400400
# data[(1, 0)] : @ tile (4, 9) connect wire 0 (in_0_BUS16_S1_T0) to out_0_BUS16_S0_T0
# data[(11, 10)] : @ tile (4, 9) connect wire 1 (in_0_BUS16_S2_T0) to out_0_BUS16_S1_T0
# data[(23, 22)] : @ tile (4, 9) connect wire 1 (in_0_BUS16_S1_T1) to out_0_BUS16_S2_T1

FF000042 020AF008
# data[(5, 0)] : alu_op = mux
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2
# data[(25, 24)]:  bit0: REG_BYPASS=0x2

00020042 00000000
# data[(3, 0)] : @ tile (4, 10) connect wire 0 (in_BUS16_S2_T0) to data0

00030042 00000002
# data[(3, 0)] : @ tile (4, 10) connect wire 2 (in_BUS16_S1_T2) to data1

00040042 00000006
# data[(3, 0)] : @ tile (4, 10) connect wire 6 (out_BUS1_S2_T1) to bit0

00080042 00082030
# data[(5, 4)] : @ tile (4, 10) connect wire 3 (pe_out_res) to out_BUS16_S0_T2
# data[(13, 12)] : @ tile (4, 10) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S1_T1
# data[(19, 18)] : @ tile (4, 10) connect wire 2 (in_BUS16_S3_T4) to out_BUS16_S1_T4

01080042 00000001
# data[(33, 32)] : @ tile (4, 10) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S3_T1

00090042 00400800
# data[(11, 10)] : @ tile (4, 10) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0
# data[(23, 22)] : @ tile (4, 10) connect wire 1 (in_BUS1_S1_T1) to out_BUS1_S2_T1

00000043 00000088
# data[(7, 0)] : lut_value = 0x88

F5000043 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF000043 0A00E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_BYPASS=0x2
# data[(29, 28)]: bit2: REG_CONST= 0x0

00040043 00000005
# data[(3, 0)] : @ tile (4, 11) connect wire 5 (out_BUS1_S2_T0) to bit0

00050043 00000000
# data[(3, 0)] : @ tile (4, 11) connect wire 0 (in_BUS1_S1_T0) to bit1

00080043 40004800
# data[(11, 10)] : @ tile (4, 11) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(15, 14)] : @ tile (4, 11) connect wire 1 (in_BUS16_S2_T2) to out_BUS16_S1_T2
# data[(31, 30)] : @ tile (4, 11) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

01080043 00000010
# data[(37, 36)] : @ tile (4, 11) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S3_T3

00090043 00000C00
# data[(11, 10)] : @ tile (4, 11) connect wire 3 (pe_out_res_p) to out_BUS1_S1_T0
# data[(21, 20)] : @ tile (4, 11) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S2_T0

FF000044 000AF044
# data[(5, 0)] : alu_op = sge
# data[(6, 6)] : unsigned=0x1
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

00020044 00000005
# data[(3, 0)] : @ tile (4, 12) connect wire 5 (out_BUS16_S2_T0) to data0

00030044 00000002
# data[(3, 0)] : @ tile (4, 12) connect wire 2 (in_BUS16_S1_T2) to data1

00080044 00100000
# data[(21, 20)] : @ tile (4, 12) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S2_T0

00090044 C0002000
# data[(13, 12)] : @ tile (4, 12) connect wire 2 (in_BUS1_S3_T1) to out_BUS1_S1_T1
# data[(21, 20)] : @ tile (4, 12) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S2_T0
# data[(31, 30)] : @ tile (4, 12) connect wire 3 (pe_out_res_p) to out_BUS1_S3_T0

00000045 00000000
# data[(2, 0)] : @ tile (4, 13) connect wire 0 (in_0_BUS1_S1_T0) to out_0_BUS1_S0_T0
# data[(32, 30)] : @ tile (4, 13) connect wire 0 (in_0_BUS1_S0_T0) to out_0_BUS1_S2_T0

01000045 00000000
# data[(32, 30)] : @ tile (4, 13) connect wire 0 (in_0_BUS1_S0_T0) to out_0_BUS1_S2_T0

01010045 00000010
# data[(37, 36)] : @ tile (4, 13) connect wire 1 (in_0_BUS16_S1_T3) to out_0_BUS16_S3_T3

FF000046 000EF044
# data[(5, 0)] : alu_op = smax
# data[(6, 6)] : unsigned=0x1
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_DELAY= 0x3

00020046 00000005
# data[(3, 0)] : @ tile (4, 14) connect wire 5 (out_BUS16_S2_T0) to data0

00030046 00000009
# data[(3, 0)] : @ tile (4, 14) connect wire 9 (out_BUS16_S1_T4) to data1

00080046 40280000
# data[(1, 0)] : @ tile (4, 14) connect wire 0 (in_BUS16_S1_T0) to out_BUS16_S0_T0
# data[(15, 14)] : @ tile (4, 14) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S1_T2
# data[(19, 18)] : @ tile (4, 14) connect wire 2 (in_BUS16_S3_T4) to out_BUS16_S1_T4
# data[(21, 20)] : @ tile (4, 14) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S2_T0
# data[(31, 30)] : @ tile (4, 14) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

01080046 00000035
# data[(33, 32)] : @ tile (4, 14) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S3_T1
# data[(35, 34)] : @ tile (4, 14) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S3_T2
# data[(37, 36)] : @ tile (4, 14) connect wire 3 (pe_out_res) to out_BUS16_S3_T3

00090046 00100001
# data[(1, 0)] : @ tile (4, 14) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S0_T0
# data[(21, 20)] : @ tile (4, 14) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S2_T0

F0000047 00000000
# data[(15, 0)] : init `data0` reg with const `0`

FF000047 0208F008
# data[(5, 0)] : alu_op = mux
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2
# data[(25, 24)]:  bit0: REG_BYPASS=0x2

00030047 00000000
# data[(3, 0)] : @ tile (4, 15) connect wire 0 (in_BUS16_S1_T0) to data1

00040047 00000000
# data[(3, 0)] : @ tile (4, 15) connect wire 0 (in_BUS1_S2_T0) to bit0

00080047 43082801
# data[(1, 0)] : @ tile (4, 15) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(11, 10)] : @ tile (4, 15) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (4, 15) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S1_T1
# data[(19, 18)] : @ tile (4, 15) connect wire 2 (in_BUS16_S3_T4) to out_BUS16_S1_T4
# data[(25, 24)] : @ tile (4, 15) connect wire 3 (pe_out_res) to out_BUS16_S2_T2
# data[(31, 30)] : @ tile (4, 15) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

F1000048 00000002
# data[(15, 0)] : init `data1` reg with const `2`

FF000048 0002F00B
# data[(5, 0)] : alu_op = mul
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0

00020048 00000000
# data[(3, 0)] : @ tile (4, 16) connect wire 0 (in_BUS16_S2_T0) to data0

00080048 00003000
# data[(1, 0)] : @ tile (4, 16) connect wire 0 (in_BUS16_S1_T0) to out_BUS16_S0_T0
# data[(13, 12)] : @ tile (4, 16) connect wire 3 (pe_out_res) to out_BUS16_S1_T1

00010049 80000000
# data[(31, 30)] : @ tile (4, 17) connect wire 2 (in_0_BUS16_S2_T0) to out_0_BUS16_S3_T0

0008004C 00000800
# data[(11, 10)] : @ tile (5, 2) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0

0009004C 00000800
# data[(11, 10)] : @ tile (5, 2) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0

F000004D 00000000
# data[(15, 0)] : init `data0` reg with const `0`

FF00004D 0208F008
# data[(5, 0)] : alu_op = mux
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2
# data[(25, 24)]:  bit0: REG_BYPASS=0x2

0003004D 00000008
# data[(3, 0)] : @ tile (5, 3) connect wire 8 (out_BUS16_S1_T3) to data1

0004004D 00000006
# data[(3, 0)] : @ tile (5, 3) connect wire 6 (out_BUS1_S2_T1) to bit0

0008004D 00000003
# data[(1, 0)] : @ tile (5, 3) connect wire 3 (pe_out_res) to out_BUS16_S0_T0
# data[(17, 16)] : @ tile (5, 3) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S1_T3

0009004D 00400000
# data[(23, 22)] : @ tile (5, 3) connect wire 1 (in_BUS1_S1_T1) to out_BUS1_S2_T1

0000004E 000000EE
# data[(7, 0)] : lut_value = 0xEE

F500004E 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF00004E 0A00E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_BYPASS=0x2
# data[(29, 28)]: bit2: REG_CONST= 0x0

0004004E 00000006
# data[(3, 0)] : @ tile (5, 4) connect wire 6 (out_BUS1_S2_T1) to bit0

0005004E 00000000
# data[(3, 0)] : @ tile (5, 4) connect wire 0 (in_BUS1_S1_T0) to bit1

0008004E 00000001
# data[(1, 0)] : @ tile (5, 4) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(27, 26)] : @ tile (5, 4) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S2_T3

0009004E 0000000C
# data[(1, 0)] : @ tile (5, 4) connect wire 0 (in_BUS1_S1_T0) to out_BUS1_S0_T0
# data[(3, 2)] : @ tile (5, 4) connect wire 3 (pe_out_res_p) to out_BUS1_S0_T1
# data[(23, 22)] : @ tile (5, 4) connect wire 0 (in_BUS1_S0_T1) to out_BUS1_S2_T1

0000004F 00000009
# data[(2, 0)] : @ tile (5, 5) connect wire 1 (in_0_BUS1_S2_T0) to out_0_BUS1_S0_T0
# data[(5, 3)] : @ tile (5, 5) connect wire 1 (in_0_BUS1_S2_T1) to out_0_BUS1_S0_T1

0100004F 00000000
# data[(35, 33)] : @ tile (5, 5) connect wire 0 (in_0_BUS1_S0_T1) to out_0_BUS1_S2_T1

0001004F 00000001
# data[(1, 0)] : @ tile (5, 5) connect wire 1 (in_0_BUS16_S2_T0) to out_0_BUS16_S0_T0
# data[(27, 26)] : @ tile (5, 5) connect wire 0 (in_0_BUS16_S0_T3) to out_0_BUS16_S2_T3

F0000050 00000000
# data[(15, 0)] : init `data0` reg with const `0`

FF000050 0208F008
# data[(5, 0)] : alu_op = mux
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2
# data[(25, 24)]:  bit0: REG_BYPASS=0x2

00030050 00000000
# data[(3, 0)] : @ tile (5, 6) connect wire 0 (in_BUS16_S1_T0) to data1

00040050 00000005
# data[(3, 0)] : @ tile (5, 6) connect wire 5 (out_BUS1_S2_T0) to bit0

00080050 40000C01
# data[(1, 0)] : @ tile (5, 6) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(11, 10)] : @ tile (5, 6) connect wire 3 (pe_out_res) to out_BUS16_S1_T0
# data[(27, 26)] : @ tile (5, 6) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S2_T3
# data[(31, 30)] : @ tile (5, 6) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

00090050 40401801
# data[(1, 0)] : @ tile (5, 6) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S0_T0
# data[(11, 10)] : @ tile (5, 6) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0
# data[(13, 12)] : @ tile (5, 6) connect wire 1 (in_BUS1_S2_T1) to out_BUS1_S1_T1
# data[(21, 20)] : @ tile (5, 6) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S2_T0
# data[(23, 22)] : @ tile (5, 6) connect wire 1 (in_BUS1_S1_T1) to out_BUS1_S2_T1
# data[(31, 30)] : @ tile (5, 6) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S3_T0

00000051 000000EE
# data[(7, 0)] : lut_value = 0xEE

F5000051 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF000051 0A00E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_BYPASS=0x2
# data[(29, 28)]: bit2: REG_CONST= 0x0

00040051 00000006
# data[(3, 0)] : @ tile (5, 7) connect wire 6 (out_BUS1_S2_T1) to bit0

00050051 00000005
# data[(3, 0)] : @ tile (5, 7) connect wire 5 (out_BUS1_S1_T0) to bit1

00080051 00000001
# data[(1, 0)] : @ tile (5, 7) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(27, 26)] : @ tile (5, 7) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S2_T3

01080051 00000015
# data[(33, 32)] : @ tile (5, 7) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S3_T1
# data[(35, 34)] : @ tile (5, 7) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S3_T2
# data[(37, 36)] : @ tile (5, 7) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S3_T3

00090051 80200431
# data[(1, 0)] : @ tile (5, 7) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S0_T0
# data[(5, 4)] : @ tile (5, 7) connect wire 3 (pe_out_res_p) to out_BUS1_S0_T2
# data[(11, 10)] : @ tile (5, 7) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S1_T0
# data[(21, 20)] : @ tile (5, 7) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S2_T0
# data[(23, 22)] : @ tile (5, 7) connect wire 0 (in_BUS1_S0_T1) to out_BUS1_S2_T1
# data[(31, 30)] : @ tile (5, 7) connect wire 2 (in_BUS1_S2_T0) to out_BUS1_S3_T0

F1000052 000000FF
# data[(15, 0)] : init `data1` reg with const `255`

FF000052 0202F008
# data[(5, 0)] : alu_op = mux
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0
# data[(25, 24)]:  bit0: REG_BYPASS=0x2

00020052 00000005
# data[(3, 0)] : @ tile (5, 8) connect wire 5 (out_BUS16_S2_T0) to data0

00040052 00000007
# data[(3, 0)] : @ tile (5, 8) connect wire 7 (out_BUS1_S2_T2) to bit0

00080052 00100C01
# data[(1, 0)] : @ tile (5, 8) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(11, 10)] : @ tile (5, 8) connect wire 3 (pe_out_res) to out_BUS16_S1_T0
# data[(21, 20)] : @ tile (5, 8) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S2_T0
# data[(27, 26)] : @ tile (5, 8) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S2_T3

00090052 41002410
# data[(5, 4)] : @ tile (5, 8) connect wire 1 (in_BUS1_S2_T2) to out_BUS1_S0_T2
# data[(11, 10)] : @ tile (5, 8) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S1_T0
# data[(13, 12)] : @ tile (5, 8) connect wire 2 (in_BUS1_S3_T1) to out_BUS1_S1_T1
# data[(23, 22)] : @ tile (5, 8) connect wire 0 (in_BUS1_S0_T1) to out_BUS1_S2_T1
# data[(25, 24)] : @ tile (5, 8) connect wire 1 (in_BUS1_S1_T2) to out_BUS1_S2_T2
# data[(31, 30)] : @ tile (5, 8) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S3_T0

00000053 00000040
# data[(8, 6)] : @ tile (5, 9) connect wire 1 (in_0_BUS1_S2_T2) to out_0_BUS1_S0_T2

01000053 00000000
# data[(35, 33)] : @ tile (5, 9) connect wire 0 (in_0_BUS1_S0_T1) to out_0_BUS1_S2_T1

00010053 80000002
# data[(1, 0)] : @ tile (5, 9) connect wire 2 (in_0_BUS16_S3_T0) to out_0_BUS16_S0_T0
# data[(27, 26)] : @ tile (5, 9) connect wire 0 (in_0_BUS16_S0_T3) to out_0_BUS16_S2_T3
# data[(31, 30)] : @ tile (5, 9) connect wire 2 (in_0_BUS16_S2_T0) to out_0_BUS16_S3_T0

01010053 00000001
# data[(33, 32)] : @ tile (5, 9) connect wire 1 (in_0_BUS16_S1_T1) to out_0_BUS16_S3_T1

F1000054 00000001
# data[(15, 0)] : init `data1` reg with const `1`

FF000054 0002F000
# data[(5, 0)] : alu_op = add
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0

00020054 00000007
# data[(3, 0)] : @ tile (5, 10) connect wire 7 (out_BUS16_S2_T2) to data0

00080054 0D0B2001
# data[(1, 0)] : @ tile (5, 10) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(13, 12)] : @ tile (5, 10) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S1_T1
# data[(17, 16)] : @ tile (5, 10) connect wire 3 (pe_out_res) to out_BUS16_S1_T3
# data[(19, 18)] : @ tile (5, 10) connect wire 2 (in_BUS16_S3_T4) to out_BUS16_S1_T4
# data[(25, 24)] : @ tile (5, 10) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S2_T2
# data[(27, 26)] : @ tile (5, 10) connect wire 3 (pe_out_res) to out_BUS16_S2_T3

01080054 00000005
# data[(33, 32)] : @ tile (5, 10) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S3_T1
# data[(35, 34)] : @ tile (5, 10) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S3_T2

00090054 00000810
# data[(5, 4)] : @ tile (5, 10) connect wire 1 (in_BUS1_S2_T2) to out_BUS1_S0_T2
# data[(11, 10)] : @ tile (5, 10) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0
# data[(23, 22)] : @ tile (5, 10) connect wire 0 (in_BUS1_S0_T1) to out_BUS1_S2_T1

01090054 00000000
# data[(33, 32)] : @ tile (5, 10) connect wire 0 (in_BUS1_S0_T1) to out_BUS1_S3_T1

FF000055 000BF044
# data[(5, 0)] : alu_op = smax
# data[(6, 6)] : unsigned=0x1
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_DELAY= 0x3
# data[(19, 18)]: data1: REG_BYPASS=0x2

00020055 00000006
# data[(3, 0)] : @ tile (5, 11) connect wire 6 (out_BUS16_S2_T1) to data0

00030055 00000001
# data[(3, 0)] : @ tile (5, 11) connect wire 1 (in_BUS16_S1_T1) to data1

00080055 4040B801
# data[(1, 0)] : @ tile (5, 11) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(5, 4)] : @ tile (5, 11) connect wire 0 (in_BUS16_S1_T2) to out_BUS16_S0_T2
# data[(11, 10)] : @ tile (5, 11) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (5, 11) connect wire 3 (pe_out_res) to out_BUS16_S1_T1
# data[(15, 14)] : @ tile (5, 11) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S1_T2
# data[(23, 22)] : @ tile (5, 11) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S2_T1
# data[(31, 30)] : @ tile (5, 11) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

01080055 00000010
# data[(37, 36)] : @ tile (5, 11) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S3_T3

00090055 40000810
# data[(5, 4)] : @ tile (5, 11) connect wire 1 (in_BUS1_S2_T2) to out_BUS1_S0_T2
# data[(11, 10)] : @ tile (5, 11) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0
# data[(23, 22)] : @ tile (5, 11) connect wire 0 (in_BUS1_S0_T1) to out_BUS1_S2_T1
# data[(31, 30)] : @ tile (5, 11) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S3_T0

FF000056 000EF044
# data[(5, 0)] : alu_op = smax
# data[(6, 6)] : unsigned=0x1
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_DELAY= 0x3

00020056 00000005
# data[(3, 0)] : @ tile (5, 12) connect wire 5 (out_BUS16_S2_T0) to data0

00030056 00000002
# data[(3, 0)] : @ tile (5, 12) connect wire 2 (in_BUS16_S1_T2) to data1

00080056 0010001D
# data[(1, 0)] : @ tile (5, 12) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(3, 2)] : @ tile (5, 12) connect wire 3 (pe_out_res) to out_BUS16_S0_T1
# data[(5, 4)] : @ tile (5, 12) connect wire 1 (in_BUS16_S2_T2) to out_BUS16_S0_T2
# data[(21, 20)] : @ tile (5, 12) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S2_T0
# data[(31, 30)] : @ tile (5, 12) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S3_T0

01080056 00000004
# data[(35, 34)] : @ tile (5, 12) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S3_T2

00090056 00402010
# data[(1, 0)] : @ tile (5, 12) connect wire 0 (in_BUS1_S1_T0) to out_BUS1_S0_T0
# data[(5, 4)] : @ tile (5, 12) connect wire 1 (in_BUS1_S2_T2) to out_BUS1_S0_T2
# data[(13, 12)] : @ tile (5, 12) connect wire 2 (in_BUS1_S3_T1) to out_BUS1_S1_T1
# data[(23, 22)] : @ tile (5, 12) connect wire 1 (in_BUS1_S1_T1) to out_BUS1_S2_T1

00000057 00000041
# data[(2, 0)] : @ tile (5, 13) connect wire 1 (in_0_BUS1_S2_T0) to out_0_BUS1_S0_T0
# data[(8, 6)] : @ tile (5, 13) connect wire 1 (in_0_BUS1_S2_T2) to out_0_BUS1_S0_T2

01000057 00002000
# data[(47, 45)] : @ tile (5, 13) connect wire 1 (in_0_BUS1_S1_T0) to out_0_BUS1_S3_T0

00010057 00000414
# data[(1, 0)] : @ tile (5, 13) connect wire 0 (in_0_BUS16_S1_T0) to out_0_BUS16_S0_T0
# data[(3, 2)] : @ tile (5, 13) connect wire 1 (in_0_BUS16_S2_T1) to out_0_BUS16_S0_T1
# data[(5, 4)] : @ tile (5, 13) connect wire 1 (in_0_BUS16_S2_T2) to out_0_BUS16_S0_T2
# data[(11, 10)] : @ tile (5, 13) connect wire 1 (in_0_BUS16_S2_T0) to out_0_BUS16_S1_T0
# data[(21, 20)] : @ tile (5, 13) connect wire 0 (in_0_BUS16_S0_T0) to out_0_BUS16_S2_T0

01010057 00000010
# data[(37, 36)] : @ tile (5, 13) connect wire 1 (in_0_BUS16_S1_T3) to out_0_BUS16_S3_T3

00000058 00000088
# data[(7, 0)] : lut_value = 0x88

F5000058 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF000058 0A00E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_BYPASS=0x2
# data[(29, 28)]: bit2: REG_CONST= 0x0

00040058 00000005
# data[(3, 0)] : @ tile (5, 14) connect wire 5 (out_BUS1_S2_T0) to bit0

00050058 00000005
# data[(3, 0)] : @ tile (5, 14) connect wire 5 (out_BUS1_S1_T0) to bit1

00080058 40008001
# data[(1, 0)] : @ tile (5, 14) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(5, 4)] : @ tile (5, 14) connect wire 0 (in_BUS16_S1_T2) to out_BUS16_S0_T2
# data[(15, 14)] : @ tile (5, 14) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S1_T2
# data[(21, 20)] : @ tile (5, 14) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S2_T0
# data[(31, 30)] : @ tile (5, 14) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

01080058 0000000A
# data[(33, 32)] : @ tile (5, 14) connect wire 2 (in_BUS16_S2_T1) to out_BUS16_S3_T1
# data[(35, 34)] : @ tile (5, 14) connect wire 2 (in_BUS16_S2_T2) to out_BUS16_S3_T2

00090058 C0104400
# data[(11, 10)] : @ tile (5, 14) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S1_T0
# data[(15, 14)] : @ tile (5, 14) connect wire 1 (in_BUS1_S2_T2) to out_BUS1_S1_T2
# data[(21, 20)] : @ tile (5, 14) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S2_T0
# data[(31, 30)] : @ tile (5, 14) connect wire 3 (pe_out_res_p) to out_BUS1_S3_T0

FF000059 000AF044
# data[(5, 0)] : alu_op = smax
# data[(6, 6)] : unsigned=0x1
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

00020059 00000006
# data[(3, 0)] : @ tile (5, 15) connect wire 6 (out_BUS16_S2_T1) to data0

00030059 00000009
# data[(3, 0)] : @ tile (5, 15) connect wire 9 (out_BUS16_S1_T4) to data1

00080059 80B80810
# data[(1, 0)] : @ tile (5, 15) connect wire 0 (in_BUS16_S1_T0) to out_BUS16_S0_T0
# data[(5, 4)] : @ tile (5, 15) connect wire 1 (in_BUS16_S2_T2) to out_BUS16_S0_T2
# data[(11, 10)] : @ tile (5, 15) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(19, 18)] : @ tile (5, 15) connect wire 2 (in_BUS16_S3_T4) to out_BUS16_S1_T4
# data[(21, 20)] : @ tile (5, 15) connect wire 3 (pe_out_res) to out_BUS16_S2_T0
# data[(23, 22)] : @ tile (5, 15) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S2_T1
# data[(31, 30)] : @ tile (5, 15) connect wire 2 (in_BUS16_S2_T0) to out_BUS16_S3_T0

FF00005A 000AF000
# data[(5, 0)] : alu_op = add
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

0002005A 00000000
# data[(3, 0)] : @ tile (5, 16) connect wire 0 (in_BUS16_S2_T0) to data0

0003005A 00000002
# data[(3, 0)] : @ tile (5, 16) connect wire 2 (in_BUS16_S1_T2) to data1

0008005A 40006C00
# data[(11, 10)] : @ tile (5, 16) connect wire 3 (pe_out_res) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (5, 16) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S1_T1
# data[(15, 14)] : @ tile (5, 16) connect wire 1 (in_BUS16_S2_T2) to out_BUS16_S1_T2
# data[(31, 30)] : @ tile (5, 16) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

0000005E 000000EE
# data[(7, 0)] : lut_value = 0xEE

F500005E 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF00005E 0A00E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_BYPASS=0x2
# data[(29, 28)]: bit2: REG_CONST= 0x0

0004005E 00000007
# data[(3, 0)] : @ tile (6, 2) connect wire 7 (out_BUS1_S2_T2) to bit0

0005005E 00000005
# data[(3, 0)] : @ tile (6, 2) connect wire 5 (out_BUS1_S1_T0) to bit1

0008005E 00000800
# data[(11, 10)] : @ tile (6, 2) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0

0009005E 0000080E
# data[(1, 0)] : @ tile (6, 2) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S0_T0
# data[(3, 2)] : @ tile (6, 2) connect wire 3 (pe_out_res_p) to out_BUS1_S0_T1
# data[(11, 10)] : @ tile (6, 2) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0
# data[(25, 24)] : @ tile (6, 2) connect wire 0 (in_BUS1_S0_T2) to out_BUS1_S2_T2

0000005F 00000055
# data[(7, 0)] : lut_value = 0x55

F400005F 00000000
# data[(0, 0)] : init `bit1` reg with const `0`

F500005F 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF00005F 0200E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_CONST= 0x0
# data[(29, 28)]: bit2: REG_CONST= 0x0

0004005F 00000005
# data[(3, 0)] : @ tile (6, 3) connect wire 5 (out_BUS1_S2_T0) to bit0

0009005F 03100035
# data[(1, 0)] : @ tile (6, 3) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S0_T0
# data[(3, 2)] : @ tile (6, 3) connect wire 1 (in_BUS1_S2_T1) to out_BUS1_S0_T1
# data[(5, 4)] : @ tile (6, 3) connect wire 3 (pe_out_res_p) to out_BUS1_S0_T2
# data[(21, 20)] : @ tile (6, 3) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S2_T0
# data[(25, 24)] : @ tile (6, 3) connect wire 3 (pe_out_res_p) to out_BUS1_S2_T2

0109005F 00000001
# data[(33, 32)] : @ tile (6, 3) connect wire 1 (in_BUS1_S1_T1) to out_BUS1_S3_T1

00000060 000000EE
# data[(7, 0)] : lut_value = 0xEE

F5000060 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF000060 0A00E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_BYPASS=0x2
# data[(29, 28)]: bit2: REG_CONST= 0x0

00040060 00000005
# data[(3, 0)] : @ tile (6, 4) connect wire 5 (out_BUS1_S2_T0) to bit0

00050060 00000005
# data[(3, 0)] : @ tile (6, 4) connect wire 5 (out_BUS1_S1_T0) to bit1

00090060 80000417
# data[(1, 0)] : @ tile (6, 4) connect wire 3 (pe_out_res_p) to out_BUS1_S0_T0
# data[(3, 2)] : @ tile (6, 4) connect wire 1 (in_BUS1_S2_T1) to out_BUS1_S0_T1
# data[(5, 4)] : @ tile (6, 4) connect wire 1 (in_BUS1_S2_T2) to out_BUS1_S0_T2
# data[(11, 10)] : @ tile (6, 4) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S1_T0
# data[(21, 20)] : @ tile (6, 4) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S2_T0
# data[(31, 30)] : @ tile (6, 4) connect wire 2 (in_BUS1_S2_T0) to out_BUS1_S3_T0

00000061 00000049
# data[(2, 0)] : @ tile (6, 5) connect wire 1 (in_0_BUS1_S2_T0) to out_0_BUS1_S0_T0
# data[(5, 3)] : @ tile (6, 5) connect wire 1 (in_0_BUS1_S2_T1) to out_0_BUS1_S0_T1
# data[(8, 6)] : @ tile (6, 5) connect wire 1 (in_0_BUS1_S2_T2) to out_0_BUS1_S0_T2
# data[(32, 30)] : @ tile (6, 5) connect wire 0 (in_0_BUS1_S0_T0) to out_0_BUS1_S2_T0

01000061 00000000
# data[(32, 30)] : @ tile (6, 5) connect wire 0 (in_0_BUS1_S0_T0) to out_0_BUS1_S2_T0

00010061 00000000
# data[(15, 14)] : @ tile (6, 5) connect wire 0 (in_0_BUS16_S0_T2) to out_0_BUS16_S1_T2

F0000062 00000000
# data[(15, 0)] : init `data0` reg with const `0`

FF000062 0208F008
# data[(5, 0)] : alu_op = mux
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2
# data[(25, 24)]:  bit0: REG_BYPASS=0x2

00030062 00000001
# data[(3, 0)] : @ tile (6, 6) connect wire 1 (in_BUS16_S1_T1) to data1

00040062 00000006
# data[(3, 0)] : @ tile (6, 6) connect wire 6 (out_BUS1_S2_T1) to bit0

00080062 0000000E
# data[(1, 0)] : @ tile (6, 6) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S0_T0
# data[(3, 2)] : @ tile (6, 6) connect wire 3 (pe_out_res) to out_BUS16_S0_T1
# data[(15, 14)] : @ tile (6, 6) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S1_T2
# data[(25, 24)] : @ tile (6, 6) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S2_T2
# data[(31, 30)] : @ tile (6, 6) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S3_T0

00090062 40800815
# data[(1, 0)] : @ tile (6, 6) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S0_T0
# data[(3, 2)] : @ tile (6, 6) connect wire 1 (in_BUS1_S2_T1) to out_BUS1_S0_T1
# data[(5, 4)] : @ tile (6, 6) connect wire 1 (in_BUS1_S2_T2) to out_BUS1_S0_T2
# data[(11, 10)] : @ tile (6, 6) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0
# data[(21, 20)] : @ tile (6, 6) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S2_T0
# data[(23, 22)] : @ tile (6, 6) connect wire 2 (in_BUS1_S3_T1) to out_BUS1_S2_T1
# data[(31, 30)] : @ tile (6, 6) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S3_T0

01090062 00000000
# data[(33, 32)] : @ tile (6, 6) connect wire 0 (in_BUS1_S0_T1) to out_BUS1_S3_T1

FF000063 020AF008
# data[(5, 0)] : alu_op = mux
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2
# data[(25, 24)]:  bit0: REG_BYPASS=0x2

00020063 00000000
# data[(3, 0)] : @ tile (6, 7) connect wire 0 (in_BUS16_S2_T0) to data0

00030063 00000009
# data[(3, 0)] : @ tile (6, 7) connect wire 9 (out_BUS16_S1_T4) to data1

00040063 00000002
# data[(3, 0)] : @ tile (6, 7) connect wire 2 (in_BUS1_S2_T2) to bit0

00080063 01101300
# data[(9, 8)] : @ tile (6, 7) connect wire 3 (pe_out_res) to out_BUS16_S0_T4
# data[(13, 12)] : @ tile (6, 7) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S1_T1
# data[(19, 18)] : @ tile (6, 7) connect wire 0 (in_BUS16_S0_T4) to out_BUS16_S1_T4
# data[(21, 20)] : @ tile (6, 7) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S2_T0
# data[(25, 24)] : @ tile (6, 7) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S2_T2

01080063 00000005
# data[(33, 32)] : @ tile (6, 7) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S3_T1
# data[(35, 34)] : @ tile (6, 7) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S3_T2
# data[(37, 36)] : @ tile (6, 7) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S3_T3

00090063 00401001
# data[(1, 0)] : @ tile (6, 7) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S0_T0
# data[(11, 10)] : @ tile (6, 7) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S1_T0
# data[(13, 12)] : @ tile (6, 7) connect wire 1 (in_BUS1_S2_T1) to out_BUS1_S1_T1
# data[(21, 20)] : @ tile (6, 7) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S2_T0
# data[(23, 22)] : @ tile (6, 7) connect wire 1 (in_BUS1_S1_T1) to out_BUS1_S2_T1

F1000064 000000FF
# data[(15, 0)] : init `data1` reg with const `255`

FF000064 0002F045
# data[(5, 0)] : alu_op = sle
# data[(6, 6)] : unsigned=0x1
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0

00020064 00000005
# data[(3, 0)] : @ tile (6, 8) connect wire 5 (out_BUS16_S2_T0) to data0

00080064 54100900
# data[(9, 8)] : @ tile (6, 8) connect wire 1 (in_BUS16_S2_T4) to out_BUS16_S0_T4
# data[(11, 10)] : @ tile (6, 8) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(21, 20)] : @ tile (6, 8) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S2_T0
# data[(27, 26)] : @ tile (6, 8) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S2_T3
# data[(29, 28)] : @ tile (6, 8) connect wire 1 (in_BUS16_S1_T4) to out_BUS16_S2_T4
# data[(31, 30)] : @ tile (6, 8) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

00090064 40002801
# data[(1, 0)] : @ tile (6, 8) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S0_T0
# data[(11, 10)] : @ tile (6, 8) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0
# data[(13, 12)] : @ tile (6, 8) connect wire 2 (in_BUS1_S3_T1) to out_BUS1_S1_T1
# data[(21, 20)] : @ tile (6, 8) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S2_T0
# data[(31, 30)] : @ tile (6, 8) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S3_T0

01090064 0000000C
# data[(35, 34)] : @ tile (6, 8) connect wire 3 (pe_out_res_p) to out_BUS1_S3_T2

00000065 00000001
# data[(2, 0)] : @ tile (6, 9) connect wire 1 (in_0_BUS1_S2_T0) to out_0_BUS1_S0_T0
# data[(32, 30)] : @ tile (6, 9) connect wire 0 (in_0_BUS1_S0_T0) to out_0_BUS1_S2_T0

01000065 00000000
# data[(32, 30)] : @ tile (6, 9) connect wire 0 (in_0_BUS1_S0_T0) to out_0_BUS1_S2_T0

00010065 00000100
# data[(9, 8)] : @ tile (6, 9) connect wire 1 (in_0_BUS16_S2_T4) to out_0_BUS16_S0_T4
# data[(13, 12)] : @ tile (6, 9) connect wire 0 (in_0_BUS16_S0_T1) to out_0_BUS16_S1_T1

01010065 00000000
# data[(33, 32)] : @ tile (6, 9) connect wire 0 (in_0_BUS16_S0_T1) to out_0_BUS16_S3_T1

F1000066 00000001
# data[(15, 0)] : init `data1` reg with const `1`

FF000066 0002F000
# data[(5, 0)] : alu_op = add
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0

00020066 00000009
# data[(3, 0)] : @ tile (6, 10) connect wire 9 (out_BUS16_S2_T4) to data0

00080066 100A2103
# data[(1, 0)] : @ tile (6, 10) connect wire 3 (pe_out_res) to out_BUS16_S0_T0
# data[(9, 8)] : @ tile (6, 10) connect wire 1 (in_BUS16_S2_T4) to out_BUS16_S0_T4
# data[(13, 12)] : @ tile (6, 10) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S1_T1
# data[(17, 16)] : @ tile (6, 10) connect wire 2 (in_BUS16_S3_T3) to out_BUS16_S1_T3
# data[(19, 18)] : @ tile (6, 10) connect wire 2 (in_BUS16_S3_T4) to out_BUS16_S1_T4
# data[(23, 22)] : @ tile (6, 10) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S2_T1
# data[(29, 28)] : @ tile (6, 10) connect wire 1 (in_BUS16_S1_T4) to out_BUS16_S2_T4

01080066 00000005
# data[(33, 32)] : @ tile (6, 10) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S3_T1
# data[(35, 34)] : @ tile (6, 10) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S3_T2

00090066 00200001
# data[(1, 0)] : @ tile (6, 10) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S0_T0
# data[(21, 20)] : @ tile (6, 10) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S2_T0

F0000067 00000002
# data[(15, 0)] : init `data0` reg with const `2`

FF000067 0008F005
# data[(5, 0)] : alu_op = ule
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2

00030067 00000004
# data[(3, 0)] : @ tile (6, 11) connect wire 4 (in_BUS16_S1_T4) to data1

00080067 40008909
# data[(1, 0)] : @ tile (6, 11) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(3, 2)] : @ tile (6, 11) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S0_T1
# data[(9, 8)] : @ tile (6, 11) connect wire 1 (in_BUS16_S2_T4) to out_BUS16_S0_T4
# data[(11, 10)] : @ tile (6, 11) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(15, 14)] : @ tile (6, 11) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S1_T2
# data[(23, 22)] : @ tile (6, 11) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S2_T1
# data[(31, 30)] : @ tile (6, 11) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

01080067 00008015
# data[(33, 32)] : @ tile (6, 11) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S3_T1
# data[(35, 34)] : @ tile (6, 11) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S3_T2
# data[(37, 36)] : @ tile (6, 11) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S3_T3
# data[(47, 47)] : @ tile (6, 11) latch output wire out_BUS16_S1_T2

00090067 C0000801
# data[(1, 0)] : @ tile (6, 11) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S0_T0
# data[(11, 10)] : @ tile (6, 11) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0
# data[(31, 30)] : @ tile (6, 11) connect wire 3 (pe_out_res_p) to out_BUS1_S3_T0

FF000068 000AF044
# data[(5, 0)] : alu_op = smax
# data[(6, 6)] : unsigned=0x1
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

00020068 00000001
# data[(3, 0)] : @ tile (6, 12) connect wire 1 (in_BUS16_S2_T1) to data0

00030068 00000001
# data[(3, 0)] : @ tile (6, 12) connect wire 1 (in_BUS16_S1_T1) to data1

00080068 C0040001
# data[(1, 0)] : @ tile (6, 12) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(7, 6)] : @ tile (6, 12) connect wire 0 (in_BUS16_S1_T3) to out_BUS16_S0_T3
# data[(19, 18)] : @ tile (6, 12) connect wire 1 (in_BUS16_S2_T4) to out_BUS16_S1_T4
# data[(23, 22)] : @ tile (6, 12) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S2_T1
# data[(31, 30)] : @ tile (6, 12) connect wire 3 (pe_out_res) to out_BUS16_S3_T0

01080068 00000804
# data[(35, 34)] : @ tile (6, 12) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S3_T2
# data[(43, 43)] : @ tile (6, 12) latch output wire out_BUS16_S0_T3

00090068 40002001
# data[(1, 0)] : @ tile (6, 12) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S0_T0
# data[(11, 10)] : @ tile (6, 12) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S1_T0
# data[(13, 12)] : @ tile (6, 12) connect wire 2 (in_BUS1_S3_T1) to out_BUS1_S1_T1
# data[(31, 30)] : @ tile (6, 12) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S3_T0

01090068 00000001
# data[(33, 32)] : @ tile (6, 12) connect wire 1 (in_BUS1_S1_T1) to out_BUS1_S3_T1

00000069 00000000
# data[(32, 30)] : @ tile (6, 13) connect wire 0 (in_0_BUS1_S0_T0) to out_0_BUS1_S2_T0

01000069 00004000
# data[(32, 30)] : @ tile (6, 13) connect wire 0 (in_0_BUS1_S0_T0) to out_0_BUS1_S2_T0
# data[(47, 45)] : @ tile (6, 13) connect wire 2 (in_0_BUS1_S2_T0) to out_0_BUS1_S3_T0

00010069 80410042
# data[(1, 0)] : @ tile (6, 13) connect wire 2 (in_0_BUS16_S3_T0) to out_0_BUS16_S0_T0
# data[(7, 6)] : @ tile (6, 13) connect wire 1 (in_0_BUS16_S2_T3) to out_0_BUS16_S0_T3
# data[(17, 16)] : @ tile (6, 13) connect wire 1 (in_0_BUS16_S2_T3) to out_0_BUS16_S1_T3
# data[(23, 22)] : @ tile (6, 13) connect wire 1 (in_0_BUS16_S1_T1) to out_0_BUS16_S2_T1
# data[(31, 30)] : @ tile (6, 13) connect wire 2 (in_0_BUS16_S2_T0) to out_0_BUS16_S3_T0

01010069 00000010
# data[(37, 36)] : @ tile (6, 13) connect wire 1 (in_0_BUS16_S1_T3) to out_0_BUS16_S3_T3

FF00006A 000AF000
# data[(5, 0)] : alu_op = add
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

0002006A 00000006
# data[(3, 0)] : @ tile (6, 14) connect wire 6 (out_BUS16_S2_T1) to data0

0003006A 00000002
# data[(3, 0)] : @ tile (6, 14) connect wire 2 (in_BUS16_S1_T2) to data1

0008006A 40008443
# data[(1, 0)] : @ tile (6, 14) connect wire 3 (pe_out_res) to out_BUS16_S0_T0
# data[(7, 6)] : @ tile (6, 14) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S0_T3
# data[(11, 10)] : @ tile (6, 14) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S1_T0
# data[(15, 14)] : @ tile (6, 14) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S1_T2
# data[(23, 22)] : @ tile (6, 14) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S2_T1
# data[(31, 30)] : @ tile (6, 14) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

0108006A 00000004
# data[(35, 34)] : @ tile (6, 14) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S3_T2

0009006A 00008000
# data[(15, 14)] : @ tile (6, 14) connect wire 2 (in_BUS1_S3_T2) to out_BUS1_S1_T2
# data[(21, 20)] : @ tile (6, 14) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S2_T0
# data[(31, 30)] : @ tile (6, 14) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S3_T0

FF00006B 000AF001
# data[(5, 0)] : alu_op = sub
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

0002006B 00000005
# data[(3, 0)] : @ tile (6, 15) connect wire 5 (out_BUS16_S2_T0) to data0

0003006B 00000008
# data[(3, 0)] : @ tile (6, 15) connect wire 8 (out_BUS16_S1_T3) to data1

0008006B 80213800
# data[(5, 4)] : @ tile (6, 15) connect wire 0 (in_BUS16_S1_T2) to out_BUS16_S0_T2
# data[(11, 10)] : @ tile (6, 15) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (6, 15) connect wire 3 (pe_out_res) to out_BUS16_S1_T1
# data[(17, 16)] : @ tile (6, 15) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S1_T3
# data[(21, 20)] : @ tile (6, 15) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S2_T0
# data[(23, 22)] : @ tile (6, 15) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S2_T1
# data[(31, 30)] : @ tile (6, 15) connect wire 2 (in_BUS16_S2_T0) to out_BUS16_S3_T0

0009006B 00100000
# data[(21, 20)] : @ tile (6, 15) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S2_T0

F000006C 00000000
# data[(15, 0)] : init `data0` reg with const `0`

FF00006C 000CF000
# data[(5, 0)] : alu_op = add
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_DELAY= 0x3

0003006C 00000007
# data[(3, 0)] : @ tile (6, 16) connect wire 7 (out_BUS16_S1_T2) to data1

0008006C 40C0A800
# data[(11, 10)] : @ tile (6, 16) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (6, 16) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S1_T1
# data[(15, 14)] : @ tile (6, 16) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S1_T2
# data[(23, 22)] : @ tile (6, 16) connect wire 3 (pe_out_res) to out_BUS16_S2_T1
# data[(31, 30)] : @ tile (6, 16) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

0108006C 00000008
# data[(35, 34)] : @ tile (6, 16) connect wire 2 (in_BUS16_S2_T2) to out_BUS16_S3_T2

00000070 00000055
# data[(7, 0)] : lut_value = 0x55

F4000070 00000000
# data[(0, 0)] : init `bit1` reg with const `0`

F5000070 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF000070 0200E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_CONST= 0x0
# data[(29, 28)]: bit2: REG_CONST= 0x0

00040070 00000005
# data[(3, 0)] : @ tile (7, 2) connect wire 5 (out_BUS1_S2_T0) to bit0

00080070 00000800
# data[(11, 10)] : @ tile (7, 2) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0

00090070 00103802
# data[(1, 0)] : @ tile (7, 2) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S0_T0
# data[(11, 10)] : @ tile (7, 2) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0
# data[(13, 12)] : @ tile (7, 2) connect wire 3 (pe_out_res_p) to out_BUS1_S1_T1
# data[(21, 20)] : @ tile (7, 2) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S2_T0

00000071 000000EE
# data[(7, 0)] : lut_value = 0xEE

F5000071 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF000071 0A00E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_BYPASS=0x2
# data[(29, 28)]: bit2: REG_CONST= 0x0

00040071 00000005
# data[(3, 0)] : @ tile (7, 3) connect wire 5 (out_BUS1_S2_T0) to bit0

00050071 00000005
# data[(3, 0)] : @ tile (7, 3) connect wire 5 (out_BUS1_S1_T0) to bit1

00080071 00000000
# data[(1, 0)] : @ tile (7, 3) connect wire 0 (in_BUS16_S1_T0) to out_BUS16_S0_T0

00090071 40000400
# data[(11, 10)] : @ tile (7, 3) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S1_T0
# data[(21, 20)] : @ tile (7, 3) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S2_T0
# data[(31, 30)] : @ tile (7, 3) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S3_T0

01090071 00000003
# data[(33, 32)] : @ tile (7, 3) connect wire 3 (pe_out_res_p) to out_BUS1_S3_T1

00000072 00000055
# data[(7, 0)] : lut_value = 0x55

F4000072 00000000
# data[(0, 0)] : init `bit1` reg with const `0`

F5000072 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF000072 0200E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_CONST= 0x0
# data[(29, 28)]: bit2: REG_CONST= 0x0

00040072 00000006
# data[(3, 0)] : @ tile (7, 4) connect wire 6 (out_BUS1_S2_T1) to bit0

00080072 00000001
# data[(1, 0)] : @ tile (7, 4) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0

00090072 00300000
# data[(21, 20)] : @ tile (7, 4) connect wire 3 (pe_out_res_p) to out_BUS1_S2_T0
# data[(23, 22)] : @ tile (7, 4) connect wire 0 (in_BUS1_S0_T1) to out_BUS1_S2_T1

01000073 00000002
# data[(35, 33)] : @ tile (7, 5) connect wire 1 (in_0_BUS1_S1_T1) to out_0_BUS1_S2_T1

00010073 00008001
# data[(1, 0)] : @ tile (7, 5) connect wire 1 (in_0_BUS16_S2_T0) to out_0_BUS16_S0_T0
# data[(15, 14)] : @ tile (7, 5) connect wire 2 (in_0_BUS16_S3_T2) to out_0_BUS16_S1_T2

FF000074 020AF008
# data[(5, 0)] : alu_op = mux
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2
# data[(25, 24)]:  bit0: REG_BYPASS=0x2

00020074 00000005
# data[(3, 0)] : @ tile (7, 6) connect wire 5 (out_BUS16_S2_T0) to data0

00030074 00000007
# data[(3, 0)] : @ tile (7, 6) connect wire 7 (out_BUS16_S1_T2) to data1

00040074 00000005
# data[(3, 0)] : @ tile (7, 6) connect wire 5 (out_BUS1_S2_T0) to bit0

00080074 00108031
# data[(1, 0)] : @ tile (7, 6) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(5, 4)] : @ tile (7, 6) connect wire 3 (pe_out_res) to out_BUS16_S0_T2
# data[(15, 14)] : @ tile (7, 6) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S1_T2
# data[(21, 20)] : @ tile (7, 6) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S2_T0

01080074 00000001
# data[(33, 32)] : @ tile (7, 6) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S3_T1

00090074 40200800
# data[(11, 10)] : @ tile (7, 6) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0
# data[(21, 20)] : @ tile (7, 6) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S2_T0
# data[(31, 30)] : @ tile (7, 6) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S3_T0

FF000075 020AF008
# data[(5, 0)] : alu_op = mux
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2
# data[(25, 24)]:  bit0: REG_BYPASS=0x2

00020075 00000006
# data[(3, 0)] : @ tile (7, 7) connect wire 6 (out_BUS16_S2_T1) to data0

00030075 00000008
# data[(3, 0)] : @ tile (7, 7) connect wire 8 (out_BUS16_S1_T3) to data1

00040075 00000005
# data[(3, 0)] : @ tile (7, 7) connect wire 5 (out_BUS1_S2_T0) to bit0

00080075 008000C1
# data[(1, 0)] : @ tile (7, 7) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(7, 6)] : @ tile (7, 7) connect wire 3 (pe_out_res) to out_BUS16_S0_T3
# data[(13, 12)] : @ tile (7, 7) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S1_T1
# data[(17, 16)] : @ tile (7, 7) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S1_T3
# data[(23, 22)] : @ tile (7, 7) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S2_T1
# data[(31, 30)] : @ tile (7, 7) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S3_T0

01080075 02000009
# data[(33, 32)] : @ tile (7, 7) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S3_T1
# data[(35, 34)] : @ tile (7, 7) connect wire 2 (in_BUS16_S2_T2) to out_BUS16_S3_T2
# data[(57, 57)] : @ tile (7, 7) latch output wire out_BUS16_S3_T2

00090075 00202000
# data[(13, 12)] : @ tile (7, 7) connect wire 2 (in_BUS1_S3_T1) to out_BUS1_S1_T1
# data[(21, 20)] : @ tile (7, 7) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S2_T0

01090075 00000001
# data[(33, 32)] : @ tile (7, 7) connect wire 1 (in_BUS1_S1_T1) to out_BUS1_S3_T1

00000076 000000EE
# data[(7, 0)] : lut_value = 0xEE

F5000076 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF000076 0A00E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_BYPASS=0x2
# data[(29, 28)]: bit2: REG_CONST= 0x0

00040076 00000005
# data[(3, 0)] : @ tile (7, 8) connect wire 5 (out_BUS1_S2_T0) to bit0

00050076 00000005
# data[(3, 0)] : @ tile (7, 8) connect wire 5 (out_BUS1_S1_T0) to bit1

00080076 84010800
# data[(1, 0)] : @ tile (7, 8) connect wire 0 (in_BUS16_S1_T0) to out_BUS16_S0_T0
# data[(11, 10)] : @ tile (7, 8) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(17, 16)] : @ tile (7, 8) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S1_T3
# data[(21, 20)] : @ tile (7, 8) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S2_T0
# data[(23, 22)] : @ tile (7, 8) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S2_T1
# data[(27, 26)] : @ tile (7, 8) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S2_T3
# data[(31, 30)] : @ tile (7, 8) connect wire 2 (in_BUS16_S2_T0) to out_BUS16_S3_T0

01080076 00000000
# data[(37, 36)] : @ tile (7, 8) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S3_T3
# data[(39, 38)] : @ tile (7, 8) connect wire 0 (in_BUS16_S0_T4) to out_BUS16_S3_T4

00090076 C0102800
# data[(11, 10)] : @ tile (7, 8) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0
# data[(13, 12)] : @ tile (7, 8) connect wire 2 (in_BUS1_S3_T1) to out_BUS1_S1_T1
# data[(21, 20)] : @ tile (7, 8) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S2_T0
# data[(31, 30)] : @ tile (7, 8) connect wire 3 (pe_out_res_p) to out_BUS1_S3_T0

00000077 00000000
# data[(17, 15)] : @ tile (7, 9) connect wire 0 (in_0_BUS1_S0_T0) to out_0_BUS1_S1_T0

00010077 04800001
# data[(1, 0)] : @ tile (7, 9) connect wire 1 (in_0_BUS16_S2_T0) to out_0_BUS16_S0_T0
# data[(3, 2)] : @ tile (7, 9) connect wire 0 (in_0_BUS16_S1_T1) to out_0_BUS16_S0_T1
# data[(21, 20)] : @ tile (7, 9) connect wire 0 (in_0_BUS16_S0_T0) to out_0_BUS16_S2_T0
# data[(23, 22)] : @ tile (7, 9) connect wire 2 (in_0_BUS16_S3_T1) to out_0_BUS16_S2_T1
# data[(27, 26)] : @ tile (7, 9) connect wire 1 (in_0_BUS16_S1_T3) to out_0_BUS16_S2_T3
# data[(29, 28)] : @ tile (7, 9) connect wire 0 (in_0_BUS16_S0_T4) to out_0_BUS16_S2_T4

F1000078 00000001
# data[(15, 0)] : init `data1` reg with const `1`

FF000078 0002F000
# data[(5, 0)] : alu_op = add
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0

00020078 00000009
# data[(3, 0)] : @ tile (7, 10) connect wire 9 (out_BUS16_S2_T4) to data0

00080078 003A2005
# data[(1, 0)] : @ tile (7, 10) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(3, 2)] : @ tile (7, 10) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S0_T1
# data[(13, 12)] : @ tile (7, 10) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S1_T1
# data[(17, 16)] : @ tile (7, 10) connect wire 2 (in_BUS16_S3_T3) to out_BUS16_S1_T3
# data[(19, 18)] : @ tile (7, 10) connect wire 2 (in_BUS16_S3_T4) to out_BUS16_S1_T4
# data[(21, 20)] : @ tile (7, 10) connect wire 3 (pe_out_res) to out_BUS16_S2_T0
# data[(29, 28)] : @ tile (7, 10) connect wire 0 (in_BUS16_S0_T4) to out_BUS16_S2_T4

01080078 00000041
# data[(33, 32)] : @ tile (7, 10) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S3_T1
# data[(35, 34)] : @ tile (7, 10) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S3_T2
# data[(39, 38)] : @ tile (7, 10) connect wire 1 (in_BUS16_S1_T4) to out_BUS16_S3_T4

00090078 00000000
# data[(21, 20)] : @ tile (7, 10) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S2_T0

FF000079 020AF008
# data[(5, 0)] : alu_op = mux
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2
# data[(25, 24)]:  bit0: REG_BYPASS=0x2

00020079 00000000
# data[(3, 0)] : @ tile (7, 11) connect wire 0 (in_BUS16_S2_T0) to data0

00030079 00000004
# data[(3, 0)] : @ tile (7, 11) connect wire 4 (in_BUS16_S1_T4) to data1

00040079 00000005
# data[(3, 0)] : @ tile (7, 11) connect wire 5 (out_BUS1_S2_T0) to bit0

00080079 42009B04
# data[(3, 2)] : @ tile (7, 11) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S0_T1
# data[(9, 8)] : @ tile (7, 11) connect wire 3 (pe_out_res) to out_BUS16_S0_T4
# data[(11, 10)] : @ tile (7, 11) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (7, 11) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S1_T1
# data[(15, 14)] : @ tile (7, 11) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S1_T2
# data[(25, 24)] : @ tile (7, 11) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S2_T2
# data[(29, 28)] : @ tile (7, 11) connect wire 0 (in_BUS16_S0_T4) to out_BUS16_S2_T4
# data[(31, 30)] : @ tile (7, 11) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

01080079 00000004
# data[(33, 32)] : @ tile (7, 11) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S3_T1
# data[(35, 34)] : @ tile (7, 11) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S3_T2
# data[(37, 36)] : @ tile (7, 11) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S3_T3
# data[(39, 38)] : @ tile (7, 11) connect wire 0 (in_BUS16_S0_T4) to out_BUS16_S3_T4

00090079 00000800
# data[(11, 10)] : @ tile (7, 11) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0
# data[(21, 20)] : @ tile (7, 11) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S2_T0

0000007A 00000055
# data[(7, 0)] : lut_value = 0x55

F400007A 00000000
# data[(0, 0)] : init `bit1` reg with const `0`

F500007A 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF00007A 0200E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_CONST= 0x0
# data[(29, 28)]: bit2: REG_CONST= 0x0

0004007A 00000006
# data[(3, 0)] : @ tile (7, 12) connect wire 6 (out_BUS1_S2_T1) to bit0

0008007A 20400100
# data[(9, 8)] : @ tile (7, 12) connect wire 1 (in_BUS16_S2_T4) to out_BUS16_S0_T4
# data[(23, 22)] : @ tile (7, 12) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S2_T1
# data[(27, 26)] : @ tile (7, 12) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S2_T3
# data[(29, 28)] : @ tile (7, 12) connect wire 2 (in_BUS16_S3_T4) to out_BUS16_S2_T4

0108007A 00400016
# data[(33, 32)] : @ tile (7, 12) connect wire 2 (in_BUS16_S2_T1) to out_BUS16_S3_T1
# data[(35, 34)] : @ tile (7, 12) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S3_T2
# data[(37, 36)] : @ tile (7, 12) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S3_T3
# data[(54, 54)] : @ tile (7, 12) latch output wire out_BUS16_S2_T4

0009007A 40202000
# data[(13, 12)] : @ tile (7, 12) connect wire 2 (in_BUS1_S3_T1) to out_BUS1_S1_T1
# data[(21, 20)] : @ tile (7, 12) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S2_T0
# data[(23, 22)] : @ tile (7, 12) connect wire 0 (in_BUS1_S0_T1) to out_BUS1_S2_T1
# data[(31, 30)] : @ tile (7, 12) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S3_T0

0109007A 00000003
# data[(33, 32)] : @ tile (7, 12) connect wire 3 (pe_out_res_p) to out_BUS1_S3_T1

0100007B 00000000
# data[(35, 33)] : @ tile (7, 13) connect wire 0 (in_0_BUS1_S0_T1) to out_0_BUS1_S2_T1

0001007B 08040000
# data[(19, 18)] : @ tile (7, 13) connect wire 1 (in_0_BUS16_S2_T4) to out_0_BUS16_S1_T4
# data[(27, 26)] : @ tile (7, 13) connect wire 2 (in_0_BUS16_S3_T3) to out_0_BUS16_S2_T3

0101007B 00000010
# data[(33, 32)] : @ tile (7, 13) connect wire 0 (in_0_BUS16_S0_T1) to out_0_BUS16_S3_T1
# data[(37, 36)] : @ tile (7, 13) connect wire 1 (in_0_BUS16_S1_T3) to out_0_BUS16_S3_T3

F000007C 0000003D
# data[(15, 0)] : init `data0` reg with const `61`

FF00007C 0008F004
# data[(5, 0)] : alu_op = uge
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2

0003007C 00000005
# data[(3, 0)] : @ tile (7, 14) connect wire 5 (out_BUS16_S1_T0) to data1

0008007C 40008002
# data[(1, 0)] : @ tile (7, 14) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S0_T0
# data[(5, 4)] : @ tile (7, 14) connect wire 0 (in_BUS16_S1_T2) to out_BUS16_S0_T2
# data[(11, 10)] : @ tile (7, 14) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S1_T0
# data[(15, 14)] : @ tile (7, 14) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S1_T2
# data[(19, 18)] : @ tile (7, 14) connect wire 0 (in_BUS16_S0_T4) to out_BUS16_S1_T4
# data[(23, 22)] : @ tile (7, 14) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S2_T1
# data[(31, 30)] : @ tile (7, 14) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

0108007C 02000004
# data[(35, 34)] : @ tile (7, 14) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S3_T2
# data[(57, 57)] : @ tile (7, 14) latch output wire out_BUS16_S3_T2

0009007C 00C08000
# data[(15, 14)] : @ tile (7, 14) connect wire 2 (in_BUS1_S3_T2) to out_BUS1_S1_T2
# data[(23, 22)] : @ tile (7, 14) connect wire 3 (pe_out_res_p) to out_BUS1_S2_T1

F300007D 00000001
# data[(15, 0)] : init `bit0` reg with const `1`

FF00007D 000AF008
# data[(5, 0)] : alu_op = mux
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2
# data[(25, 24)]:  bit0: REG_CONST= 0x0

0002007D 00000000
# data[(3, 0)] : @ tile (7, 15) connect wire 0 (in_BUS16_S2_T0) to data0

0003007D 00000009
# data[(3, 0)] : @ tile (7, 15) connect wire 9 (out_BUS16_S1_T4) to data1

0008007D 30102800
# data[(11, 10)] : @ tile (7, 15) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (7, 15) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S1_T1
# data[(19, 18)] : @ tile (7, 15) connect wire 0 (in_BUS16_S0_T4) to out_BUS16_S1_T4
# data[(21, 20)] : @ tile (7, 15) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S2_T0
# data[(23, 22)] : @ tile (7, 15) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S2_T1
# data[(29, 28)] : @ tile (7, 15) connect wire 3 (pe_out_res) to out_BUS16_S2_T4

0108007D 00000008
# data[(35, 34)] : @ tile (7, 15) connect wire 2 (in_BUS16_S2_T2) to out_BUS16_S3_T2

0009007D 40000000
# data[(31, 30)] : @ tile (7, 15) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S3_T0

F100007E 00000001
# data[(15, 0)] : init `data1` reg with const `1`

FF00007E 0002F000
# data[(5, 0)] : alu_op = add
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0

0002007E 00000009
# data[(3, 0)] : @ tile (7, 16) connect wire 9 (out_BUS16_S2_T4) to data0

0008007E 50C02800
# data[(11, 10)] : @ tile (7, 16) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (7, 16) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S1_T1
# data[(23, 22)] : @ tile (7, 16) connect wire 3 (pe_out_res) to out_BUS16_S2_T1
# data[(29, 28)] : @ tile (7, 16) connect wire 1 (in_BUS16_S1_T4) to out_BUS16_S2_T4
# data[(31, 30)] : @ tile (7, 16) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

00000082 000000EE
# data[(7, 0)] : lut_value = 0xEE

F5000082 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF000082 0A00E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_BYPASS=0x2
# data[(29, 28)]: bit2: REG_CONST= 0x0

00040082 00000006
# data[(3, 0)] : @ tile (8, 2) connect wire 6 (out_BUS1_S2_T1) to bit0

00050082 00000005
# data[(3, 0)] : @ tile (8, 2) connect wire 5 (out_BUS1_S1_T0) to bit1

00080082 00000800
# data[(11, 10)] : @ tile (8, 2) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0

00090082 4080080E
# data[(1, 0)] : @ tile (8, 2) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S0_T0
# data[(3, 2)] : @ tile (8, 2) connect wire 3 (pe_out_res_p) to out_BUS1_S0_T1
# data[(11, 10)] : @ tile (8, 2) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0
# data[(23, 22)] : @ tile (8, 2) connect wire 2 (in_BUS1_S3_T1) to out_BUS1_S2_T1
# data[(31, 30)] : @ tile (8, 2) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S3_T0

00000083 000000EE
# data[(7, 0)] : lut_value = 0xEE

F5000083 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF000083 0A00E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_BYPASS=0x2
# data[(29, 28)]: bit2: REG_CONST= 0x0

00040083 00000005
# data[(3, 0)] : @ tile (8, 3) connect wire 5 (out_BUS1_S2_T0) to bit0

00050083 00000005
# data[(3, 0)] : @ tile (8, 3) connect wire 5 (out_BUS1_S1_T0) to bit1

00080083 40000000
# data[(31, 30)] : @ tile (8, 3) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

00090083 40000407
# data[(1, 0)] : @ tile (8, 3) connect wire 3 (pe_out_res_p) to out_BUS1_S0_T0
# data[(3, 2)] : @ tile (8, 3) connect wire 1 (in_BUS1_S2_T1) to out_BUS1_S0_T1
# data[(11, 10)] : @ tile (8, 3) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S1_T0
# data[(21, 20)] : @ tile (8, 3) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S2_T0
# data[(31, 30)] : @ tile (8, 3) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S3_T0

F0000084 00000000
# data[(15, 0)] : init `data0` reg with const `0`

FF000084 0208F008
# data[(5, 0)] : alu_op = mux
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2
# data[(25, 24)]:  bit0: REG_BYPASS=0x2

00030084 00000002
# data[(3, 0)] : @ tile (8, 4) connect wire 2 (in_BUS16_S1_T2) to data1

00040084 00000000
# data[(3, 0)] : @ tile (8, 4) connect wire 0 (in_BUS1_S2_T0) to bit0

00080084 0000000C
# data[(3, 2)] : @ tile (8, 4) connect wire 3 (pe_out_res) to out_BUS16_S0_T1

00090084 00000004
# data[(1, 0)] : @ tile (8, 4) connect wire 0 (in_BUS1_S1_T0) to out_BUS1_S0_T0
# data[(3, 2)] : @ tile (8, 4) connect wire 1 (in_BUS1_S2_T1) to out_BUS1_S0_T1
# data[(21, 20)] : @ tile (8, 4) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S2_T0

00000085 00000009
# data[(2, 0)] : @ tile (8, 5) connect wire 1 (in_0_BUS1_S2_T0) to out_0_BUS1_S0_T0
# data[(5, 3)] : @ tile (8, 5) connect wire 1 (in_0_BUS1_S2_T1) to out_0_BUS1_S0_T1
# data[(32, 30)] : @ tile (8, 5) connect wire 0 (in_0_BUS1_S0_T0) to out_0_BUS1_S2_T0

01000085 00010000
# data[(32, 30)] : @ tile (8, 5) connect wire 0 (in_0_BUS1_S0_T0) to out_0_BUS1_S2_T0
# data[(50, 48)] : @ tile (8, 5) connect wire 1 (in_0_BUS1_S1_T1) to out_0_BUS1_S3_T1

00010085 00008004
# data[(3, 2)] : @ tile (8, 5) connect wire 1 (in_0_BUS16_S2_T1) to out_0_BUS16_S0_T1
# data[(15, 14)] : @ tile (8, 5) connect wire 2 (in_0_BUS16_S3_T2) to out_0_BUS16_S1_T2

F0000086 00000000
# data[(15, 0)] : init `data0` reg with const `0`

FF000086 0208F008
# data[(5, 0)] : alu_op = mux
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2
# data[(25, 24)]:  bit0: REG_BYPASS=0x2

00030086 00000000
# data[(3, 0)] : @ tile (8, 6) connect wire 0 (in_BUS16_S1_T0) to data1

00040086 00000001
# data[(3, 0)] : @ tile (8, 6) connect wire 1 (in_BUS1_S2_T1) to bit0

00080086 C0000004
# data[(3, 2)] : @ tile (8, 6) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S0_T1
# data[(11, 10)] : @ tile (8, 6) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (8, 6) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S1_T1
# data[(31, 30)] : @ tile (8, 6) connect wire 3 (pe_out_res) to out_BUS16_S3_T0

01080086 00000001
# data[(33, 32)] : @ tile (8, 6) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S3_T1

00090086 40200001
# data[(1, 0)] : @ tile (8, 6) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S0_T0
# data[(21, 20)] : @ tile (8, 6) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S2_T0
# data[(31, 30)] : @ tile (8, 6) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S3_T0

00000087 00000055
# data[(7, 0)] : lut_value = 0x55

F4000087 00000000
# data[(0, 0)] : init `bit1` reg with const `0`

F5000087 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF000087 0200E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_CONST= 0x0
# data[(29, 28)]: bit2: REG_CONST= 0x0

00040087 00000005
# data[(3, 0)] : @ tile (8, 7) connect wire 5 (out_BUS1_S2_T0) to bit0

00080087 00800004
# data[(3, 2)] : @ tile (8, 7) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S0_T1
# data[(17, 16)] : @ tile (8, 7) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S1_T3
# data[(21, 20)] : @ tile (8, 7) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S2_T0
# data[(23, 22)] : @ tile (8, 7) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S2_T1

01080087 00000001
# data[(33, 32)] : @ tile (8, 7) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S3_T1

00090087 00100009
# data[(1, 0)] : @ tile (8, 7) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S0_T0
# data[(3, 2)] : @ tile (8, 7) connect wire 2 (in_BUS1_S3_T1) to out_BUS1_S0_T1
# data[(21, 20)] : @ tile (8, 7) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S2_T0

01090087 00000003
# data[(33, 32)] : @ tile (8, 7) connect wire 3 (pe_out_res_p) to out_BUS1_S3_T1

F0000088 00000000
# data[(15, 0)] : init `data0` reg with const `0`

FF000088 0208F008
# data[(5, 0)] : alu_op = mux
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2
# data[(25, 24)]:  bit0: REG_BYPASS=0x2

00030088 00000001
# data[(3, 0)] : @ tile (8, 8) connect wire 1 (in_BUS16_S1_T1) to data1

00040088 00000001
# data[(3, 0)] : @ tile (8, 8) connect wire 1 (in_BUS1_S2_T1) to bit0

00080088 C8200004
# data[(1, 0)] : @ tile (8, 8) connect wire 0 (in_BUS16_S1_T0) to out_BUS16_S0_T0
# data[(3, 2)] : @ tile (8, 8) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S0_T1
# data[(21, 20)] : @ tile (8, 8) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S2_T0
# data[(27, 26)] : @ tile (8, 8) connect wire 2 (in_BUS16_S3_T3) to out_BUS16_S2_T3
# data[(31, 30)] : @ tile (8, 8) connect wire 3 (pe_out_res) to out_BUS16_S3_T0

01080088 00000010
# data[(37, 36)] : @ tile (8, 8) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S3_T3

00090088 80000008
# data[(3, 2)] : @ tile (8, 8) connect wire 2 (in_BUS1_S3_T1) to out_BUS1_S0_T1
# data[(31, 30)] : @ tile (8, 8) connect wire 2 (in_BUS1_S2_T0) to out_BUS1_S3_T0

00000089 40010008
# data[(5, 3)] : @ tile (8, 9) connect wire 1 (in_0_BUS1_S2_T1) to out_0_BUS1_S0_T1
# data[(17, 15)] : @ tile (8, 9) connect wire 2 (in_0_BUS1_S3_T0) to out_0_BUS1_S1_T0
# data[(32, 30)] : @ tile (8, 9) connect wire 1 (in_0_BUS1_S1_T0) to out_0_BUS1_S2_T0

01000089 00000000
# data[(32, 30)] : @ tile (8, 9) connect wire 1 (in_0_BUS1_S1_T0) to out_0_BUS1_S2_T0

00010089 01001001
# data[(1, 0)] : @ tile (8, 9) connect wire 1 (in_0_BUS16_S2_T0) to out_0_BUS16_S0_T0
# data[(5, 4)] : @ tile (8, 9) connect wire 0 (in_0_BUS16_S1_T2) to out_0_BUS16_S0_T2
# data[(13, 12)] : @ tile (8, 9) connect wire 1 (in_0_BUS16_S2_T1) to out_0_BUS16_S1_T1
# data[(19, 18)] : @ tile (8, 9) connect wire 0 (in_0_BUS16_S0_T4) to out_0_BUS16_S1_T4
# data[(25, 24)] : @ tile (8, 9) connect wire 1 (in_0_BUS16_S1_T2) to out_0_BUS16_S2_T2

01010089 00000003
# data[(33, 32)] : @ tile (8, 9) connect wire 3 (rdata) to out_0_BUS16_S3_T1
# data[(37, 36)] : @ tile (8, 9) connect wire 0 (in_0_BUS16_S0_T3) to out_0_BUS16_S3_T3

00020089 000001E4
# data[(1, 0)] : mode = linebuffer
# data[(2, 2)] : tile_en = 1
# data[(15, 3)] : fifo_depth = 60
# data[(18, 16)] : almost_full_count = 0
# data[(19, 19)] : chain_enable = 0

00090089 00000007
# data[(3, 0)] : @ tile (8, 9) connect wire 7 (out_0_BUS16_S2_T2) to wdata

000C0089 00000005
# data[(3, 0)] : @ tile (8, 9) connect wire 5 (out_0_BUS1_S2_T0) to wen

FF00008A 000AF000
# data[(5, 0)] : alu_op = add
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

0002008A 00000000
# data[(3, 0)] : @ tile (8, 10) connect wire 0 (in_BUS16_S2_T0) to data0

0003008A 00000002
# data[(3, 0)] : @ tile (8, 10) connect wire 2 (in_BUS16_S1_T2) to data1

0008008A 24023018
# data[(3, 2)] : @ tile (8, 10) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S0_T1
# data[(5, 4)] : @ tile (8, 10) connect wire 1 (in_BUS16_S2_T2) to out_BUS16_S0_T2
# data[(13, 12)] : @ tile (8, 10) connect wire 3 (pe_out_res) to out_BUS16_S1_T1
# data[(17, 16)] : @ tile (8, 10) connect wire 2 (in_BUS16_S3_T3) to out_BUS16_S1_T3
# data[(27, 26)] : @ tile (8, 10) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S2_T3
# data[(29, 28)] : @ tile (8, 10) connect wire 2 (in_BUS16_S3_T4) to out_BUS16_S2_T4

0108008A 00000000
# data[(33, 32)] : @ tile (8, 10) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S3_T1
# data[(39, 38)] : @ tile (8, 10) connect wire 0 (in_BUS16_S0_T4) to out_BUS16_S3_T4

0009008A 00000004
# data[(3, 2)] : @ tile (8, 10) connect wire 1 (in_BUS1_S2_T1) to out_BUS1_S0_T1

F000008B 00000002
# data[(15, 0)] : init `data0` reg with const `2`

FF00008B 0008F005
# data[(5, 0)] : alu_op = ule
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2

0003008B 00000007
# data[(3, 0)] : @ tile (8, 11) connect wire 7 (out_BUS16_S1_T2) to data1

0008008B 40009818
# data[(3, 2)] : @ tile (8, 11) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S0_T1
# data[(5, 4)] : @ tile (8, 11) connect wire 1 (in_BUS16_S2_T2) to out_BUS16_S0_T2
# data[(11, 10)] : @ tile (8, 11) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (8, 11) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S1_T1
# data[(15, 14)] : @ tile (8, 11) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S1_T2
# data[(23, 22)] : @ tile (8, 11) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S2_T1
# data[(29, 28)] : @ tile (8, 11) connect wire 0 (in_BUS16_S0_T4) to out_BUS16_S2_T4
# data[(31, 30)] : @ tile (8, 11) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

0108008B 00000448
# data[(35, 34)] : @ tile (8, 11) connect wire 2 (in_BUS16_S2_T2) to out_BUS16_S3_T2
# data[(39, 38)] : @ tile (8, 11) connect wire 1 (in_BUS16_S1_T4) to out_BUS16_S3_T4
# data[(42, 42)] : @ tile (8, 11) latch output wire out_BUS16_S0_T2

0009008B 00003804
# data[(3, 2)] : @ tile (8, 11) connect wire 1 (in_BUS1_S2_T1) to out_BUS1_S0_T1
# data[(11, 10)] : @ tile (8, 11) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0
# data[(13, 12)] : @ tile (8, 11) connect wire 3 (pe_out_res_p) to out_BUS1_S1_T1

F100008C 00000000
# data[(15, 0)] : init `data1` reg with const `0`

FF00008C 0202F008
# data[(5, 0)] : alu_op = mux
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0
# data[(25, 24)]:  bit0: REG_BYPASS=0x2

0002008C 00000002
# data[(3, 0)] : @ tile (8, 12) connect wire 2 (in_BUS16_S2_T2) to data0

0004008C 00000006
# data[(3, 0)] : @ tile (8, 12) connect wire 6 (out_BUS1_S2_T1) to bit0

0008008C 00000003
# data[(1, 0)] : @ tile (8, 12) connect wire 3 (pe_out_res) to out_BUS16_S0_T0
# data[(23, 22)] : @ tile (8, 12) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S2_T1
# data[(29, 28)] : @ tile (8, 12) connect wire 0 (in_BUS16_S0_T4) to out_BUS16_S2_T4

0108008C 0100001A
# data[(33, 32)] : @ tile (8, 12) connect wire 2 (in_BUS16_S2_T1) to out_BUS16_S3_T1
# data[(35, 34)] : @ tile (8, 12) connect wire 2 (in_BUS16_S2_T2) to out_BUS16_S3_T2
# data[(37, 36)] : @ tile (8, 12) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S3_T3
# data[(56, 56)] : @ tile (8, 12) latch output wire out_BUS16_S3_T1

0009008C 40800004
# data[(3, 2)] : @ tile (8, 12) connect wire 1 (in_BUS1_S2_T1) to out_BUS1_S0_T1
# data[(23, 22)] : @ tile (8, 12) connect wire 2 (in_BUS1_S3_T1) to out_BUS1_S2_T1
# data[(31, 30)] : @ tile (8, 12) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S3_T0

0000008D 00000008
# data[(5, 3)] : @ tile (8, 13) connect wire 1 (in_0_BUS1_S2_T1) to out_0_BUS1_S0_T1

0001008D 00080001
# data[(1, 0)] : @ tile (8, 13) connect wire 1 (in_0_BUS16_S2_T0) to out_0_BUS16_S0_T0
# data[(5, 4)] : @ tile (8, 13) connect wire 0 (in_0_BUS16_S1_T2) to out_0_BUS16_S0_T2
# data[(19, 18)] : @ tile (8, 13) connect wire 2 (in_0_BUS16_S3_T4) to out_0_BUS16_S1_T4
# data[(23, 22)] : @ tile (8, 13) connect wire 0 (in_0_BUS16_S0_T1) to out_0_BUS16_S2_T1
# data[(29, 28)] : @ tile (8, 13) connect wire 0 (in_0_BUS16_S0_T4) to out_0_BUS16_S2_T4

0101008D 00000010
# data[(37, 36)] : @ tile (8, 13) connect wire 1 (in_0_BUS16_S1_T3) to out_0_BUS16_S3_T3

FF00008E 000AF000
# data[(5, 0)] : alu_op = add
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

0002008E 00000007
# data[(3, 0)] : @ tile (8, 14) connect wire 7 (out_BUS16_S2_T2) to data0

0003008E 00000003
# data[(3, 0)] : @ tile (8, 14) connect wire 3 (in_BUS16_S1_T3) to data1

0008008E 5040B201
# data[(1, 0)] : @ tile (8, 14) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(7, 6)] : @ tile (8, 14) connect wire 0 (in_BUS16_S1_T3) to out_BUS16_S0_T3
# data[(9, 8)] : @ tile (8, 14) connect wire 2 (in_BUS16_S3_T4) to out_BUS16_S0_T4
# data[(11, 10)] : @ tile (8, 14) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (8, 14) connect wire 3 (pe_out_res) to out_BUS16_S1_T1
# data[(15, 14)] : @ tile (8, 14) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S1_T2
# data[(23, 22)] : @ tile (8, 14) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S2_T1
# data[(25, 24)] : @ tile (8, 14) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S2_T2
# data[(29, 28)] : @ tile (8, 14) connect wire 1 (in_BUS16_S1_T4) to out_BUS16_S2_T4
# data[(31, 30)] : @ tile (8, 14) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

0108008E 00000008
# data[(35, 34)] : @ tile (8, 14) connect wire 2 (in_BUS16_S2_T2) to out_BUS16_S3_T2

0009008E 00008004
# data[(3, 2)] : @ tile (8, 14) connect wire 1 (in_BUS1_S2_T1) to out_BUS1_S0_T1
# data[(15, 14)] : @ tile (8, 14) connect wire 2 (in_BUS1_S3_T2) to out_BUS1_S1_T2

FF00008F 000AF000
# data[(5, 0)] : alu_op = add
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

0002008F 00000006
# data[(3, 0)] : @ tile (8, 15) connect wire 6 (out_BUS16_S2_T1) to data0

0003008F 00000006
# data[(3, 0)] : @ tile (8, 15) connect wire 6 (out_BUS16_S1_T1) to data1

0008008F 40B80941
# data[(1, 0)] : @ tile (8, 15) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(7, 6)] : @ tile (8, 15) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S0_T3
# data[(9, 8)] : @ tile (8, 15) connect wire 1 (in_BUS16_S2_T4) to out_BUS16_S0_T4
# data[(11, 10)] : @ tile (8, 15) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (8, 15) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S1_T1
# data[(19, 18)] : @ tile (8, 15) connect wire 2 (in_BUS16_S3_T4) to out_BUS16_S1_T4
# data[(21, 20)] : @ tile (8, 15) connect wire 3 (pe_out_res) to out_BUS16_S2_T0
# data[(23, 22)] : @ tile (8, 15) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S2_T1
# data[(25, 24)] : @ tile (8, 15) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S2_T2
# data[(31, 30)] : @ tile (8, 15) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

0009008F 40001000
# data[(13, 12)] : @ tile (8, 15) connect wire 1 (in_BUS1_S2_T1) to out_BUS1_S1_T1
# data[(31, 30)] : @ tile (8, 15) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S3_T0

FF000090 000EF000
# data[(5, 0)] : alu_op = add
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_DELAY= 0x3

00020090 00000005
# data[(3, 0)] : @ tile (8, 16) connect wire 5 (out_BUS16_S2_T0) to data0

00030090 00000008
# data[(3, 0)] : @ tile (8, 16) connect wire 8 (out_BUS16_S1_T3) to data1

00080090 83910800
# data[(11, 10)] : @ tile (8, 16) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(17, 16)] : @ tile (8, 16) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S1_T3
# data[(21, 20)] : @ tile (8, 16) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S2_T0
# data[(23, 22)] : @ tile (8, 16) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S2_T1
# data[(25, 24)] : @ tile (8, 16) connect wire 3 (pe_out_res) to out_BUS16_S2_T2
# data[(31, 30)] : @ tile (8, 16) connect wire 2 (in_BUS16_S2_T0) to out_BUS16_S3_T0

01080090 08000080
# data[(39, 38)] : @ tile (8, 16) connect wire 2 (in_BUS16_S2_T4) to out_BUS16_S3_T4
# data[(59, 59)] : @ tile (8, 16) latch output wire out_BUS16_S3_T4

00000094 00000055
# data[(7, 0)] : lut_value = 0x55

F4000094 00000000
# data[(0, 0)] : init `bit1` reg with const `0`

F5000094 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF000094 0200E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_CONST= 0x0
# data[(29, 28)]: bit2: REG_CONST= 0x0

00040094 00000005
# data[(3, 0)] : @ tile (9, 2) connect wire 5 (out_BUS1_S2_T0) to bit0

00080094 00000002
# data[(1, 0)] : @ tile (9, 2) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S0_T0

00090094 40000803
# data[(1, 0)] : @ tile (9, 2) connect wire 3 (pe_out_res_p) to out_BUS1_S0_T0
# data[(11, 10)] : @ tile (9, 2) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0
# data[(21, 20)] : @ tile (9, 2) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S2_T0
# data[(31, 30)] : @ tile (9, 2) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S3_T0

FF000095 020AF008
# data[(5, 0)] : alu_op = mux
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2
# data[(25, 24)]:  bit0: REG_BYPASS=0x2

00020095 00000005
# data[(3, 0)] : @ tile (9, 3) connect wire 5 (out_BUS16_S2_T0) to data0

00030095 00000002
# data[(3, 0)] : @ tile (9, 3) connect wire 2 (in_BUS16_S1_T2) to data1

00040095 00000000
# data[(3, 0)] : @ tile (9, 3) connect wire 0 (in_BUS1_S2_T0) to bit0

00080095 40000431
# data[(1, 0)] : @ tile (9, 3) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(5, 4)] : @ tile (9, 3) connect wire 3 (pe_out_res) to out_BUS16_S0_T2
# data[(11, 10)] : @ tile (9, 3) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S1_T0
# data[(21, 20)] : @ tile (9, 3) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S2_T0
# data[(31, 30)] : @ tile (9, 3) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

00090095 40000001
# data[(1, 0)] : @ tile (9, 3) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S0_T0
# data[(21, 20)] : @ tile (9, 3) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S2_T0
# data[(31, 30)] : @ tile (9, 3) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S3_T0

F0000096 00000000
# data[(15, 0)] : init `data0` reg with const `0`

FF000096 0208F008
# data[(5, 0)] : alu_op = mux
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2
# data[(25, 24)]:  bit0: REG_BYPASS=0x2

00030096 00000001
# data[(3, 0)] : @ tile (9, 4) connect wire 1 (in_BUS16_S1_T1) to data1

00040096 00000006
# data[(3, 0)] : @ tile (9, 4) connect wire 6 (out_BUS1_S2_T1) to bit0

00080096 00304001
# data[(1, 0)] : @ tile (9, 4) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(13, 12)] : @ tile (9, 4) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S1_T1
# data[(15, 14)] : @ tile (9, 4) connect wire 1 (in_BUS16_S2_T2) to out_BUS16_S1_T2
# data[(21, 20)] : @ tile (9, 4) connect wire 3 (pe_out_res) to out_BUS16_S2_T0

01080096 00000000
# data[(35, 34)] : @ tile (9, 4) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S3_T2

00090096 80500000
# data[(21, 20)] : @ tile (9, 4) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S2_T0
# data[(23, 22)] : @ tile (9, 4) connect wire 1 (in_BUS1_S1_T1) to out_BUS1_S2_T1
# data[(31, 30)] : @ tile (9, 4) connect wire 2 (in_BUS1_S2_T0) to out_BUS1_S3_T0

00000097 40018000
# data[(17, 15)] : @ tile (9, 5) connect wire 3 (valid) to out_0_BUS1_S1_T0
# data[(32, 30)] : @ tile (9, 5) connect wire 1 (in_0_BUS1_S1_T0) to out_0_BUS1_S2_T0

01000097 00010000
# data[(32, 30)] : @ tile (9, 5) connect wire 1 (in_0_BUS1_S1_T0) to out_0_BUS1_S2_T0
# data[(50, 48)] : @ tile (9, 5) connect wire 1 (in_0_BUS1_S1_T1) to out_0_BUS1_S3_T1

00010097 000384C0
# data[(7, 6)] : @ tile (9, 5) connect wire 3 (rdata) to out_0_BUS16_S0_T3
# data[(11, 10)] : @ tile (9, 5) connect wire 1 (in_0_BUS16_S2_T0) to out_0_BUS16_S1_T0
# data[(15, 14)] : @ tile (9, 5) connect wire 2 (in_0_BUS16_S3_T2) to out_0_BUS16_S1_T2
# data[(17, 16)] : @ tile (9, 5) connect wire 3 (rdata) to out_0_BUS16_S1_T3
# data[(23, 22)] : @ tile (9, 5) connect wire 0 (in_0_BUS16_S0_T1) to out_0_BUS16_S2_T1
# data[(25, 24)] : @ tile (9, 5) connect wire 0 (in_0_BUS16_S0_T2) to out_0_BUS16_S2_T2

00020097 00000204
# data[(1, 0)] : mode = linebuffer
# data[(2, 2)] : tile_en = 1
# data[(15, 3)] : fifo_depth = 64
# data[(18, 16)] : almost_full_count = 0
# data[(19, 19)] : chain_enable = 0

00090097 00000000
# data[(3, 0)] : @ tile (9, 5) connect wire 0 (in_0_BUS16_S2_T0) to wdata

000C0097 00000005
# data[(3, 0)] : @ tile (9, 5) connect wire 5 (out_0_BUS1_S2_T0) to wen

F0000098 0000003D
# data[(15, 0)] : init `data0` reg with const `61`

FF000098 0008F004
# data[(5, 0)] : alu_op = uge
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2

00030098 00000002
# data[(3, 0)] : @ tile (9, 6) connect wire 2 (in_BUS16_S1_T2) to data1

00080098 41012840
# data[(3, 2)] : @ tile (9, 6) connect wire 0 (in_BUS16_S1_T1) to out_BUS16_S0_T1
# data[(7, 6)] : @ tile (9, 6) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S0_T3
# data[(11, 10)] : @ tile (9, 6) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (9, 6) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S1_T1
# data[(17, 16)] : @ tile (9, 6) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S1_T3
# data[(23, 22)] : @ tile (9, 6) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S2_T1
# data[(25, 24)] : @ tile (9, 6) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S2_T2
# data[(31, 30)] : @ tile (9, 6) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

01080098 00000001
# data[(33, 32)] : @ tile (9, 6) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S3_T1

00090098 C0000000
# data[(31, 30)] : @ tile (9, 6) connect wire 3 (pe_out_res_p) to out_BUS1_S3_T0

F0000099 0000003D
# data[(15, 0)] : init `data0` reg with const `61`

FF000099 0008F004
# data[(5, 0)] : alu_op = uge
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2

00030099 00000006
# data[(3, 0)] : @ tile (9, 7) connect wire 6 (out_BUS16_S1_T1) to data1

00080099 00021040
# data[(1, 0)] : @ tile (9, 7) connect wire 0 (in_BUS16_S1_T0) to out_BUS16_S0_T0
# data[(7, 6)] : @ tile (9, 7) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S0_T3
# data[(13, 12)] : @ tile (9, 7) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S1_T1
# data[(17, 16)] : @ tile (9, 7) connect wire 2 (in_BUS16_S3_T3) to out_BUS16_S1_T3
# data[(23, 22)] : @ tile (9, 7) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S2_T1

01080099 00000001
# data[(33, 32)] : @ tile (9, 7) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S3_T1

00090099 C0000000
# data[(31, 30)] : @ tile (9, 7) connect wire 3 (pe_out_res_p) to out_BUS1_S3_T0

FF00009A 000AF000
# data[(5, 0)] : alu_op = add
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

0002009A 00000007
# data[(3, 0)] : @ tile (9, 8) connect wire 7 (out_BUS16_S2_T2) to data0

0003009A 00000008
# data[(3, 0)] : @ tile (9, 8) connect wire 8 (out_BUS16_S1_T3) to data1

0008009A 40000C41
# data[(1, 0)] : @ tile (9, 8) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(7, 6)] : @ tile (9, 8) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S0_T3
# data[(11, 10)] : @ tile (9, 8) connect wire 3 (pe_out_res) to out_BUS16_S1_T0
# data[(17, 16)] : @ tile (9, 8) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S1_T3
# data[(23, 22)] : @ tile (9, 8) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S2_T1
# data[(25, 24)] : @ tile (9, 8) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S2_T2
# data[(31, 30)] : @ tile (9, 8) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

0108009A 00000011
# data[(33, 32)] : @ tile (9, 8) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S3_T1
# data[(37, 36)] : @ tile (9, 8) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S3_T3

0000009B 80000000
# data[(32, 30)] : @ tile (9, 9) connect wire 2 (in_0_BUS1_S3_T0) to out_0_BUS1_S2_T0

0100009B 00006000
# data[(32, 30)] : @ tile (9, 9) connect wire 2 (in_0_BUS1_S3_T0) to out_0_BUS1_S2_T0
# data[(47, 45)] : @ tile (9, 9) connect wire 3 (valid) to out_0_BUS1_S3_T0

0001009B 20000049
# data[(1, 0)] : @ tile (9, 9) connect wire 1 (in_0_BUS16_S2_T0) to out_0_BUS16_S0_T0
# data[(3, 2)] : @ tile (9, 9) connect wire 2 (in_0_BUS16_S3_T1) to out_0_BUS16_S0_T1
# data[(7, 6)] : @ tile (9, 9) connect wire 1 (in_0_BUS16_S2_T3) to out_0_BUS16_S0_T3
# data[(23, 22)] : @ tile (9, 9) connect wire 0 (in_0_BUS16_S0_T1) to out_0_BUS16_S2_T1
# data[(25, 24)] : @ tile (9, 9) connect wire 0 (in_0_BUS16_S0_T2) to out_0_BUS16_S2_T2
# data[(27, 26)] : @ tile (9, 9) connect wire 0 (in_0_BUS16_S0_T3) to out_0_BUS16_S2_T3
# data[(29, 28)] : @ tile (9, 9) connect wire 2 (in_0_BUS16_S3_T4) to out_0_BUS16_S2_T4

0101009B 0000000C
# data[(35, 34)] : @ tile (9, 9) connect wire 3 (rdata) to out_0_BUS16_S3_T2

0002009B 000001E4
# data[(1, 0)] : mode = linebuffer
# data[(2, 2)] : tile_en = 1
# data[(15, 3)] : fifo_depth = 60
# data[(18, 16)] : almost_full_count = 0
# data[(19, 19)] : chain_enable = 0

0009009B 00000009
# data[(3, 0)] : @ tile (9, 9) connect wire 9 (out_0_BUS16_S2_T4) to wdata

000C009B 00000005
# data[(3, 0)] : @ tile (9, 9) connect wire 5 (out_0_BUS1_S2_T0) to wen

FF00009C 000AF001
# data[(5, 0)] : alu_op = sub
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

0002009C 00000005
# data[(3, 0)] : @ tile (9, 10) connect wire 5 (out_BUS16_S2_T0) to data0

0003009C 00000005
# data[(3, 0)] : @ tile (9, 10) connect wire 5 (out_BUS16_S1_T0) to data1

0008009C 00D22005
# data[(1, 0)] : @ tile (9, 10) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(3, 2)] : @ tile (9, 10) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S0_T1
# data[(11, 10)] : @ tile (9, 10) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (9, 10) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S1_T1
# data[(17, 16)] : @ tile (9, 10) connect wire 2 (in_BUS16_S3_T3) to out_BUS16_S1_T3
# data[(21, 20)] : @ tile (9, 10) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S2_T0
# data[(23, 22)] : @ tile (9, 10) connect wire 3 (pe_out_res) to out_BUS16_S2_T1
# data[(25, 24)] : @ tile (9, 10) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S2_T2
# data[(27, 26)] : @ tile (9, 10) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S2_T3

0108009C 04000024
# data[(35, 34)] : @ tile (9, 10) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S3_T2
# data[(37, 36)] : @ tile (9, 10) connect wire 2 (in_BUS16_S2_T3) to out_BUS16_S3_T3
# data[(58, 58)] : @ tile (9, 10) latch output wire out_BUS16_S3_T3

F000009D 00000000
# data[(15, 0)] : init `data0` reg with const `0`

FF00009D 000CF000
# data[(5, 0)] : alu_op = add
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_DELAY= 0x3

0003009D 00000003
# data[(3, 0)] : @ tile (9, 11) connect wire 3 (in_BUS16_S1_T3) to data1

0008009D 47001809
# data[(1, 0)] : @ tile (9, 11) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(3, 2)] : @ tile (9, 11) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S0_T1
# data[(11, 10)] : @ tile (9, 11) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (9, 11) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S1_T1
# data[(21, 20)] : @ tile (9, 11) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S2_T0
# data[(25, 24)] : @ tile (9, 11) connect wire 3 (pe_out_res) to out_BUS16_S2_T2
# data[(27, 26)] : @ tile (9, 11) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S2_T3
# data[(31, 30)] : @ tile (9, 11) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

0108009D 00000040
# data[(39, 38)] : @ tile (9, 11) connect wire 1 (in_BUS16_S1_T4) to out_BUS16_S3_T4

0009009D 00000808
# data[(3, 2)] : @ tile (9, 11) connect wire 2 (in_BUS1_S3_T1) to out_BUS1_S0_T1
# data[(11, 10)] : @ tile (9, 11) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0

F000009E 00000002
# data[(15, 0)] : init `data0` reg with const `2`

FF00009E 0008F005
# data[(5, 0)] : alu_op = ule
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2

0003009E 00000004
# data[(3, 0)] : @ tile (9, 12) connect wire 4 (in_BUS16_S1_T4) to data1

0008009E 00001001
# data[(1, 0)] : @ tile (9, 12) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(13, 12)] : @ tile (9, 12) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S1_T1
# data[(21, 20)] : @ tile (9, 12) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S2_T0

0108009E 00000010
# data[(37, 36)] : @ tile (9, 12) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S3_T3

0009009E C0000004
# data[(3, 2)] : @ tile (9, 12) connect wire 1 (in_BUS1_S2_T1) to out_BUS1_S0_T1
# data[(31, 30)] : @ tile (9, 12) connect wire 3 (pe_out_res_p) to out_BUS1_S3_T0

0000009F 00000008
# data[(2, 0)] : @ tile (9, 13) connect wire 0 (in_0_BUS1_S1_T0) to out_0_BUS1_S0_T0
# data[(5, 3)] : @ tile (9, 13) connect wire 1 (in_0_BUS1_S2_T1) to out_0_BUS1_S0_T1

0001009F 00080001
# data[(1, 0)] : @ tile (9, 13) connect wire 1 (in_0_BUS16_S2_T0) to out_0_BUS16_S0_T0
# data[(3, 2)] : @ tile (9, 13) connect wire 0 (in_0_BUS16_S1_T1) to out_0_BUS16_S0_T1
# data[(19, 18)] : @ tile (9, 13) connect wire 2 (in_0_BUS16_S3_T4) to out_0_BUS16_S1_T4
# data[(21, 20)] : @ tile (9, 13) connect wire 0 (in_0_BUS16_S0_T0) to out_0_BUS16_S2_T0

0101009F 00000014
# data[(35, 34)] : @ tile (9, 13) connect wire 1 (in_0_BUS16_S1_T2) to out_0_BUS16_S3_T2
# data[(37, 36)] : @ tile (9, 13) connect wire 1 (in_0_BUS16_S1_T3) to out_0_BUS16_S3_T3

FF0000A0 020AF008
# data[(5, 0)] : alu_op = mux
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2
# data[(25, 24)]:  bit0: REG_BYPASS=0x2

000200A0 00000007
# data[(3, 0)] : @ tile (9, 14) connect wire 7 (out_BUS16_S2_T2) to data0

000300A0 00000004
# data[(3, 0)] : @ tile (9, 14) connect wire 4 (in_BUS16_S1_T4) to data1

000400A0 00000000
# data[(3, 0)] : @ tile (9, 14) connect wire 0 (in_BUS1_S2_T0) to bit0

000800A0 82002B00
# data[(9, 8)] : @ tile (9, 14) connect wire 3 (pe_out_res) to out_BUS16_S0_T4
# data[(11, 10)] : @ tile (9, 14) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (9, 14) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S1_T1
# data[(19, 18)] : @ tile (9, 14) connect wire 0 (in_BUS16_S0_T4) to out_BUS16_S1_T4
# data[(21, 20)] : @ tile (9, 14) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S2_T0
# data[(25, 24)] : @ tile (9, 14) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S2_T2
# data[(31, 30)] : @ tile (9, 14) connect wire 2 (in_BUS16_S2_T0) to out_BUS16_S3_T0

010800A0 01000052
# data[(33, 32)] : @ tile (9, 14) connect wire 2 (in_BUS16_S2_T1) to out_BUS16_S3_T1
# data[(37, 36)] : @ tile (9, 14) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S3_T3
# data[(39, 38)] : @ tile (9, 14) connect wire 1 (in_BUS16_S1_T4) to out_BUS16_S3_T4
# data[(56, 56)] : @ tile (9, 14) latch output wire out_BUS16_S3_T1

000900A0 00009001
# data[(1, 0)] : @ tile (9, 14) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S0_T0
# data[(13, 12)] : @ tile (9, 14) connect wire 1 (in_BUS1_S2_T1) to out_BUS1_S1_T1
# data[(15, 14)] : @ tile (9, 14) connect wire 2 (in_BUS1_S3_T2) to out_BUS1_S1_T2

000000A1 00000088
# data[(7, 0)] : lut_value = 0x88

F50000A1 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF0000A1 0A00E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_BYPASS=0x2
# data[(29, 28)]: bit2: REG_CONST= 0x0

000400A1 00000005
# data[(3, 0)] : @ tile (9, 15) connect wire 5 (out_BUS1_S2_T0) to bit0

000500A1 00000006
# data[(3, 0)] : @ tile (9, 15) connect wire 6 (out_BUS1_S1_T1) to bit1

000800A1 20240000
# data[(11, 10)] : @ tile (9, 15) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S1_T0
# data[(19, 18)] : @ tile (9, 15) connect wire 1 (in_BUS16_S2_T4) to out_BUS16_S1_T4
# data[(21, 20)] : @ tile (9, 15) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S2_T0
# data[(29, 28)] : @ tile (9, 15) connect wire 2 (in_BUS16_S3_T4) to out_BUS16_S2_T4
# data[(31, 30)] : @ tile (9, 15) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S3_T0

000900A1 C0102400
# data[(11, 10)] : @ tile (9, 15) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S1_T0
# data[(13, 12)] : @ tile (9, 15) connect wire 2 (in_BUS1_S3_T1) to out_BUS1_S1_T1
# data[(21, 20)] : @ tile (9, 15) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S2_T0
# data[(31, 30)] : @ tile (9, 15) connect wire 3 (pe_out_res_p) to out_BUS1_S3_T0

F10000A2 00000001
# data[(15, 0)] : init `data1` reg with const `1`

FF0000A2 0002F000
# data[(5, 0)] : alu_op = add
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0

000200A2 00000008
# data[(3, 0)] : @ tile (9, 16) connect wire 8 (out_BUS16_S2_T3) to data0

000800A2 44300800
# data[(11, 10)] : @ tile (9, 16) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(21, 20)] : @ tile (9, 16) connect wire 3 (pe_out_res) to out_BUS16_S2_T0
# data[(27, 26)] : @ tile (9, 16) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S2_T3
# data[(31, 30)] : @ tile (9, 16) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

000000A6 000000EE
# data[(7, 0)] : lut_value = 0xEE

F50000A6 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF0000A6 0A00E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_BYPASS=0x2
# data[(29, 28)]: bit2: REG_CONST= 0x0

000400A6 00000006
# data[(3, 0)] : @ tile (10, 2) connect wire 6 (out_BUS1_S2_T1) to bit0

000500A6 00000005
# data[(3, 0)] : @ tile (10, 2) connect wire 5 (out_BUS1_S1_T0) to bit1

000900A6 4040080C
# data[(3, 2)] : @ tile (10, 2) connect wire 3 (pe_out_res_p) to out_BUS1_S0_T1
# data[(11, 10)] : @ tile (10, 2) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0
# data[(23, 22)] : @ tile (10, 2) connect wire 1 (in_BUS1_S1_T1) to out_BUS1_S2_T1
# data[(31, 30)] : @ tile (10, 2) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S3_T0

FF0000A7 000AF000
# data[(5, 0)] : alu_op = add
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

000200A7 00000006
# data[(3, 0)] : @ tile (10, 3) connect wire 6 (out_BUS16_S2_T1) to data0

000300A7 00000005
# data[(3, 0)] : @ tile (10, 3) connect wire 5 (out_BUS16_S1_T0) to data1

000800A7 C0000800
# data[(11, 10)] : @ tile (10, 3) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(23, 22)] : @ tile (10, 3) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S2_T1
# data[(31, 30)] : @ tile (10, 3) connect wire 3 (pe_out_res) to out_BUS16_S3_T0

010800A7 00000000
# data[(35, 34)] : @ tile (10, 3) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S3_T2

000900A7 40000004
# data[(3, 2)] : @ tile (10, 3) connect wire 1 (in_BUS1_S2_T1) to out_BUS1_S0_T1
# data[(31, 30)] : @ tile (10, 3) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S3_T0

F10000A8 00000001
# data[(15, 0)] : init `data1` reg with const `1`

FF0000A8 0002F000
# data[(5, 0)] : alu_op = add
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0

000200A8 00000007
# data[(3, 0)] : @ tile (10, 4) connect wire 7 (out_BUS16_S2_T2) to data0

000800A8 01803020
# data[(5, 4)] : @ tile (10, 4) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S0_T2
# data[(13, 12)] : @ tile (10, 4) connect wire 3 (pe_out_res) to out_BUS16_S1_T1
# data[(15, 14)] : @ tile (10, 4) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S1_T2
# data[(23, 22)] : @ tile (10, 4) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S2_T1
# data[(25, 24)] : @ tile (10, 4) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S2_T2

010800A8 00000003
# data[(33, 32)] : @ tile (10, 4) connect wire 3 (pe_out_res) to out_BUS16_S3_T1

000900A8 00000000
# data[(1, 0)] : @ tile (10, 4) connect wire 0 (in_BUS1_S1_T0) to out_BUS1_S0_T0
# data[(31, 30)] : @ tile (10, 4) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S3_T0

010900A8 00000002
# data[(33, 32)] : @ tile (10, 4) connect wire 2 (in_BUS1_S2_T1) to out_BUS1_S3_T1

000000A9 40010000
# data[(17, 15)] : @ tile (10, 5) connect wire 2 (in_0_BUS1_S3_T0) to out_0_BUS1_S1_T0
# data[(32, 30)] : @ tile (10, 5) connect wire 1 (in_0_BUS1_S1_T0) to out_0_BUS1_S2_T0

010000A9 00014000
# data[(32, 30)] : @ tile (10, 5) connect wire 1 (in_0_BUS1_S1_T0) to out_0_BUS1_S2_T0
# data[(47, 45)] : @ tile (10, 5) connect wire 2 (in_0_BUS1_S2_T0) to out_0_BUS1_S3_T0
# data[(50, 48)] : @ tile (10, 5) connect wire 1 (in_0_BUS1_S1_T1) to out_0_BUS1_S3_T1

000100A9 02024002
# data[(1, 0)] : @ tile (10, 5) connect wire 2 (in_0_BUS16_S3_T0) to out_0_BUS16_S0_T0
# data[(15, 14)] : @ tile (10, 5) connect wire 1 (in_0_BUS16_S2_T2) to out_0_BUS16_S1_T2
# data[(17, 16)] : @ tile (10, 5) connect wire 2 (in_0_BUS16_S3_T3) to out_0_BUS16_S1_T3
# data[(25, 24)] : @ tile (10, 5) connect wire 2 (in_0_BUS16_S3_T2) to out_0_BUS16_S2_T2

F10000AA 00000002
# data[(15, 0)] : init `data1` reg with const `2`

FF0000AA 0002F00B
# data[(5, 0)] : alu_op = mul
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0

000200AA 00000008
# data[(3, 0)] : @ tile (10, 6) connect wire 8 (out_BUS16_S2_T3) to data0

000800AA 4800280D
# data[(1, 0)] : @ tile (10, 6) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(3, 2)] : @ tile (10, 6) connect wire 3 (pe_out_res) to out_BUS16_S0_T1
# data[(11, 10)] : @ tile (10, 6) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (10, 6) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S1_T1
# data[(27, 26)] : @ tile (10, 6) connect wire 2 (in_BUS16_S3_T3) to out_BUS16_S2_T3
# data[(31, 30)] : @ tile (10, 6) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

010800AA 00000001
# data[(33, 32)] : @ tile (10, 6) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S3_T1
# data[(35, 34)] : @ tile (10, 6) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S3_T2

FF0000AB 000AF000
# data[(5, 0)] : alu_op = add
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

000200AB 00000005
# data[(3, 0)] : @ tile (10, 7) connect wire 5 (out_BUS16_S2_T0) to data0

000300AB 00000006
# data[(3, 0)] : @ tile (10, 7) connect wire 6 (out_BUS16_S1_T1) to data1

000800AB 80120C05
# data[(1, 0)] : @ tile (10, 7) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(3, 2)] : @ tile (10, 7) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S0_T1
# data[(11, 10)] : @ tile (10, 7) connect wire 3 (pe_out_res) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (10, 7) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S1_T1
# data[(17, 16)] : @ tile (10, 7) connect wire 2 (in_BUS16_S3_T3) to out_BUS16_S1_T3
# data[(21, 20)] : @ tile (10, 7) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S2_T0
# data[(25, 24)] : @ tile (10, 7) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S2_T2
# data[(31, 30)] : @ tile (10, 7) connect wire 2 (in_BUS16_S2_T0) to out_BUS16_S3_T0

010800AB 00800001
# data[(33, 32)] : @ tile (10, 7) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S3_T1
# data[(55, 55)] : @ tile (10, 7) latch output wire out_BUS16_S3_T0

F00000AC 00000002
# data[(15, 0)] : init `data0` reg with const `2`

FF0000AC 0008F005
# data[(5, 0)] : alu_op = ule
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2

000300AC 00000003
# data[(3, 0)] : @ tile (10, 8) connect wire 3 (in_BUS16_S1_T3) to data1

000800AC 40000805
# data[(1, 0)] : @ tile (10, 8) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(3, 2)] : @ tile (10, 8) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S0_T1
# data[(11, 10)] : @ tile (10, 8) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(23, 22)] : @ tile (10, 8) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S2_T1
# data[(25, 24)] : @ tile (10, 8) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S2_T2
# data[(31, 30)] : @ tile (10, 8) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

010800AC 00000011
# data[(33, 32)] : @ tile (10, 8) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S3_T1
# data[(37, 36)] : @ tile (10, 8) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S3_T3

000900AC 00000C00
# data[(11, 10)] : @ tile (10, 8) connect wire 3 (pe_out_res_p) to out_BUS1_S1_T0

000100AD 00000005
# data[(1, 0)] : @ tile (10, 9) connect wire 1 (in_0_BUS16_S2_T0) to out_0_BUS16_S0_T0
# data[(3, 2)] : @ tile (10, 9) connect wire 1 (in_0_BUS16_S2_T1) to out_0_BUS16_S0_T1
# data[(23, 22)] : @ tile (10, 9) connect wire 0 (in_0_BUS16_S0_T1) to out_0_BUS16_S2_T1
# data[(25, 24)] : @ tile (10, 9) connect wire 0 (in_0_BUS16_S0_T2) to out_0_BUS16_S2_T2

F10000AE 00000006
# data[(15, 0)] : init `data1` reg with const `6`

FF0000AE 0002F04F
# data[(5, 0)] : alu_op = ashr
# data[(6, 6)] : unsigned=0x1
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0

000200AE 00000005
# data[(3, 0)] : @ tile (10, 10) connect wire 5 (out_BUS16_S2_T0) to data0

000800AE 00D22404
# data[(3, 2)] : @ tile (10, 10) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S0_T1
# data[(7, 6)] : @ tile (10, 10) connect wire 0 (in_BUS16_S1_T3) to out_BUS16_S0_T3
# data[(9, 8)] : @ tile (10, 10) connect wire 0 (in_BUS16_S1_T4) to out_BUS16_S0_T4
# data[(11, 10)] : @ tile (10, 10) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (10, 10) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S1_T1
# data[(17, 16)] : @ tile (10, 10) connect wire 2 (in_BUS16_S3_T3) to out_BUS16_S1_T3
# data[(21, 20)] : @ tile (10, 10) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S2_T0
# data[(23, 22)] : @ tile (10, 10) connect wire 3 (pe_out_res) to out_BUS16_S2_T1
# data[(25, 24)] : @ tile (10, 10) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S2_T2
# data[(31, 30)] : @ tile (10, 10) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S3_T0

010800AE 00000004
# data[(35, 34)] : @ tile (10, 10) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S3_T2

FF0000AF 000AF001
# data[(5, 0)] : alu_op = sub
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

000200AF 00000006
# data[(3, 0)] : @ tile (10, 11) connect wire 6 (out_BUS16_S2_T1) to data0

000300AF 00000003
# data[(3, 0)] : @ tile (10, 11) connect wire 3 (in_BUS16_S1_T3) to data1

000800AF 404C110A
# data[(1, 0)] : @ tile (10, 11) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S0_T0
# data[(3, 2)] : @ tile (10, 11) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S0_T1
# data[(7, 6)] : @ tile (10, 11) connect wire 0 (in_BUS16_S1_T3) to out_BUS16_S0_T3
# data[(9, 8)] : @ tile (10, 11) connect wire 1 (in_BUS16_S2_T4) to out_BUS16_S0_T4
# data[(13, 12)] : @ tile (10, 11) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S1_T1
# data[(19, 18)] : @ tile (10, 11) connect wire 3 (pe_out_res) to out_BUS16_S1_T4
# data[(21, 20)] : @ tile (10, 11) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S2_T0
# data[(23, 22)] : @ tile (10, 11) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S2_T1
# data[(25, 24)] : @ tile (10, 11) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S2_T2
# data[(31, 30)] : @ tile (10, 11) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

010800AF 000000A0
# data[(37, 36)] : @ tile (10, 11) connect wire 2 (in_BUS16_S2_T3) to out_BUS16_S3_T3
# data[(39, 38)] : @ tile (10, 11) connect wire 2 (in_BUS16_S2_T4) to out_BUS16_S3_T4

000900AF 00000800
# data[(11, 10)] : @ tile (10, 11) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0

FF0000B0 000AF000
# data[(5, 0)] : alu_op = add
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

000200B0 00000006
# data[(3, 0)] : @ tile (10, 12) connect wire 6 (out_BUS16_S2_T1) to data0

000300B0 00000006
# data[(3, 0)] : @ tile (10, 12) connect wire 6 (out_BUS16_S1_T1) to data1

000800B0 00930444
# data[(3, 2)] : @ tile (10, 12) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S0_T1
# data[(7, 6)] : @ tile (10, 12) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S0_T3
# data[(11, 10)] : @ tile (10, 12) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (10, 12) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S1_T1
# data[(17, 16)] : @ tile (10, 12) connect wire 3 (pe_out_res) to out_BUS16_S1_T3
# data[(21, 20)] : @ tile (10, 12) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S2_T0
# data[(23, 22)] : @ tile (10, 12) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S2_T1
# data[(25, 24)] : @ tile (10, 12) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S2_T2

010800B0 00000090
# data[(37, 36)] : @ tile (10, 12) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S3_T3
# data[(39, 38)] : @ tile (10, 12) connect wire 2 (in_BUS16_S2_T4) to out_BUS16_S3_T4

000000B1 40018000
# data[(17, 15)] : @ tile (10, 13) connect wire 3 (valid) to out_0_BUS1_S1_T0
# data[(32, 30)] : @ tile (10, 13) connect wire 1 (in_0_BUS1_S1_T0) to out_0_BUS1_S2_T0

010000B1 00002000
# data[(32, 30)] : @ tile (10, 13) connect wire 1 (in_0_BUS1_S1_T0) to out_0_BUS1_S2_T0
# data[(47, 45)] : @ tile (10, 13) connect wire 1 (in_0_BUS1_S1_T0) to out_0_BUS1_S3_T0

000100B1 004B0004
# data[(3, 2)] : @ tile (10, 13) connect wire 1 (in_0_BUS16_S2_T1) to out_0_BUS16_S0_T1
# data[(17, 16)] : @ tile (10, 13) connect wire 3 (rdata) to out_0_BUS16_S1_T3
# data[(19, 18)] : @ tile (10, 13) connect wire 2 (in_0_BUS16_S3_T4) to out_0_BUS16_S1_T4
# data[(23, 22)] : @ tile (10, 13) connect wire 1 (in_0_BUS16_S1_T1) to out_0_BUS16_S2_T1
# data[(25, 24)] : @ tile (10, 13) connect wire 0 (in_0_BUS16_S0_T2) to out_0_BUS16_S2_T2
# data[(27, 26)] : @ tile (10, 13) connect wire 0 (in_0_BUS16_S0_T3) to out_0_BUS16_S2_T3

010100B1 00000025
# data[(33, 32)] : @ tile (10, 13) connect wire 1 (in_0_BUS16_S1_T1) to out_0_BUS16_S3_T1
# data[(35, 34)] : @ tile (10, 13) connect wire 1 (in_0_BUS16_S1_T2) to out_0_BUS16_S3_T2
# data[(37, 36)] : @ tile (10, 13) connect wire 2 (in_0_BUS16_S2_T3) to out_0_BUS16_S3_T3

000200B1 000001F4
# data[(1, 0)] : mode = linebuffer
# data[(2, 2)] : tile_en = 1
# data[(15, 3)] : fifo_depth = 62
# data[(18, 16)] : almost_full_count = 0
# data[(19, 19)] : chain_enable = 0

000900B1 00000008
# data[(3, 0)] : @ tile (10, 13) connect wire 8 (out_0_BUS16_S2_T3) to wdata

000C00B1 00000005
# data[(3, 0)] : @ tile (10, 13) connect wire 5 (out_0_BUS1_S2_T0) to wen

F00000B2 00000002
# data[(15, 0)] : init `data0` reg with const `2`

FF0000B2 0008F005
# data[(5, 0)] : alu_op = ule
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2

000300B2 00000004
# data[(3, 0)] : @ tile (10, 14) connect wire 4 (in_BUS16_S1_T4) to data1

000800B2 05082804
# data[(3, 2)] : @ tile (10, 14) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S0_T1
# data[(11, 10)] : @ tile (10, 14) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (10, 14) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S1_T1
# data[(19, 18)] : @ tile (10, 14) connect wire 2 (in_BUS16_S3_T4) to out_BUS16_S1_T4
# data[(25, 24)] : @ tile (10, 14) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S2_T2
# data[(27, 26)] : @ tile (10, 14) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S2_T3

010800B2 04000050
# data[(37, 36)] : @ tile (10, 14) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S3_T3
# data[(39, 38)] : @ tile (10, 14) connect wire 1 (in_BUS16_S1_T4) to out_BUS16_S3_T4
# data[(58, 58)] : @ tile (10, 14) latch output wire out_BUS16_S3_T3

000900B2 00003028
# data[(3, 2)] : @ tile (10, 14) connect wire 2 (in_BUS1_S3_T1) to out_BUS1_S0_T1
# data[(5, 4)] : @ tile (10, 14) connect wire 2 (in_BUS1_S3_T2) to out_BUS1_S0_T2
# data[(13, 12)] : @ tile (10, 14) connect wire 3 (pe_out_res_p) to out_BUS1_S1_T1

F00000B3 00000000
# data[(15, 0)] : init `data0` reg with const `0`

FF0000B3 0208F008
# data[(5, 0)] : alu_op = mux
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2
# data[(25, 24)]:  bit0: REG_BYPASS=0x2

000300B3 00000005
# data[(3, 0)] : @ tile (10, 15) connect wire 5 (out_BUS16_S1_T0) to data1

000400B3 00000002
# data[(3, 0)] : @ tile (10, 15) connect wire 2 (in_BUS1_S2_T2) to bit0

000800B3 00083804
# data[(3, 2)] : @ tile (10, 15) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S0_T1
# data[(7, 6)] : @ tile (10, 15) connect wire 0 (in_BUS16_S1_T3) to out_BUS16_S0_T3
# data[(11, 10)] : @ tile (10, 15) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (10, 15) connect wire 3 (pe_out_res) to out_BUS16_S1_T1
# data[(15, 14)] : @ tile (10, 15) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S1_T2
# data[(19, 18)] : @ tile (10, 15) connect wire 2 (in_BUS16_S3_T4) to out_BUS16_S1_T4

010800B3 00000800
# data[(43, 43)] : @ tile (10, 15) latch output wire out_BUS16_S0_T3

000900B3 00001002
# data[(1, 0)] : @ tile (10, 15) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S0_T0
# data[(13, 12)] : @ tile (10, 15) connect wire 1 (in_BUS1_S2_T1) to out_BUS1_S1_T1
# data[(31, 30)] : @ tile (10, 15) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S3_T0

FF0000B4 020AF008
# data[(5, 0)] : alu_op = mux
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2
# data[(25, 24)]:  bit0: REG_BYPASS=0x2

000200B4 00000001
# data[(3, 0)] : @ tile (10, 16) connect wire 1 (in_BUS16_S2_T1) to data0

000300B4 00000002
# data[(3, 0)] : @ tile (10, 16) connect wire 2 (in_BUS16_S1_T2) to data1

000400B4 00000000
# data[(3, 0)] : @ tile (10, 16) connect wire 0 (in_BUS1_S2_T0) to bit0

000800B4 43010800
# data[(11, 10)] : @ tile (10, 16) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(17, 16)] : @ tile (10, 16) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S1_T3
# data[(25, 24)] : @ tile (10, 16) connect wire 3 (pe_out_res) to out_BUS16_S2_T2
# data[(31, 30)] : @ tile (10, 16) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

010800B4 00000020
# data[(37, 36)] : @ tile (10, 16) connect wire 2 (in_BUS16_S2_T3) to out_BUS16_S3_T3

000900B4 00100400
# data[(11, 10)] : @ tile (10, 16) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S1_T0
# data[(21, 20)] : @ tile (10, 16) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S2_T0

000000B8 00000055
# data[(7, 0)] : lut_value = 0x55

F40000B8 00000000
# data[(0, 0)] : init `bit1` reg with const `0`

F50000B8 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF0000B8 0200E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_CONST= 0x0
# data[(29, 28)]: bit2: REG_CONST= 0x0

000400B8 00000006
# data[(3, 0)] : @ tile (11, 2) connect wire 6 (out_BUS1_S2_T1) to bit0

000900B8 00400000
# data[(1, 0)] : @ tile (11, 2) connect wire 0 (in_BUS1_S1_T0) to out_BUS1_S0_T0
# data[(23, 22)] : @ tile (11, 2) connect wire 1 (in_BUS1_S1_T1) to out_BUS1_S2_T1
# data[(31, 30)] : @ tile (11, 2) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S3_T0

010900B8 00000003
# data[(33, 32)] : @ tile (11, 2) connect wire 3 (pe_out_res_p) to out_BUS1_S3_T1

F00000B9 0000003B
# data[(15, 0)] : init `data0` reg with const `59`

FF0000B9 0008F004
# data[(5, 0)] : alu_op = uge
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2

000300B9 00000006
# data[(3, 0)] : @ tile (11, 3) connect wire 6 (out_BUS16_S1_T1) to data1

000800B9 00000000
# data[(13, 12)] : @ tile (11, 3) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S1_T1

000900B9 C0100001
# data[(1, 0)] : @ tile (11, 3) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S0_T0
# data[(21, 20)] : @ tile (11, 3) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S2_T0
# data[(31, 30)] : @ tile (11, 3) connect wire 3 (pe_out_res_p) to out_BUS1_S3_T0

F10000BA 00000001
# data[(15, 0)] : init `data1` reg with const `1`

FF0000BA 0002F000
# data[(5, 0)] : alu_op = add
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0

000200BA 00000007
# data[(3, 0)] : @ tile (11, 4) connect wire 7 (out_BUS16_S2_T2) to data0

000800BA 02002C03
# data[(1, 0)] : @ tile (11, 4) connect wire 3 (pe_out_res) to out_BUS16_S0_T0
# data[(11, 10)] : @ tile (11, 4) connect wire 3 (pe_out_res) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (11, 4) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S1_T1
# data[(23, 22)] : @ tile (11, 4) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S2_T1
# data[(25, 24)] : @ tile (11, 4) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S2_T2

010800BA 00000000
# data[(35, 34)] : @ tile (11, 4) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S3_T2

000900BA 80000000
# data[(31, 30)] : @ tile (11, 4) connect wire 2 (in_BUS1_S2_T0) to out_BUS1_S3_T0

000000BB 00010000
# data[(17, 15)] : @ tile (11, 5) connect wire 2 (in_0_BUS1_S3_T0) to out_0_BUS1_S1_T0

010000BB 00002000
# data[(47, 45)] : @ tile (11, 5) connect wire 1 (in_0_BUS1_S1_T0) to out_0_BUS1_S3_T0
# data[(50, 48)] : @ tile (11, 5) connect wire 0 (in_0_BUS1_S0_T1) to out_0_BUS1_S3_T1

000100BB 01028001
# data[(1, 0)] : @ tile (11, 5) connect wire 1 (in_0_BUS16_S2_T0) to out_0_BUS16_S0_T0
# data[(15, 14)] : @ tile (11, 5) connect wire 2 (in_0_BUS16_S3_T2) to out_0_BUS16_S1_T2
# data[(17, 16)] : @ tile (11, 5) connect wire 2 (in_0_BUS16_S3_T3) to out_0_BUS16_S1_T3
# data[(23, 22)] : @ tile (11, 5) connect wire 0 (in_0_BUS16_S0_T1) to out_0_BUS16_S2_T1
# data[(25, 24)] : @ tile (11, 5) connect wire 1 (in_0_BUS16_S1_T2) to out_0_BUS16_S2_T2

F10000BC 00000001
# data[(15, 0)] : init `data1` reg with const `1`

FF0000BC 0002F000
# data[(5, 0)] : alu_op = add
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0

000200BC 00000008
# data[(3, 0)] : @ tile (11, 6) connect wire 8 (out_BUS16_S2_T3) to data0

000800BC 80002800
# data[(11, 10)] : @ tile (11, 6) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (11, 6) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S1_T1
# data[(23, 22)] : @ tile (11, 6) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S2_T1
# data[(27, 26)] : @ tile (11, 6) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S2_T3
# data[(31, 30)] : @ tile (11, 6) connect wire 2 (in_BUS16_S2_T0) to out_BUS16_S3_T0

010800BC 00000003
# data[(33, 32)] : @ tile (11, 6) connect wire 3 (pe_out_res) to out_BUS16_S3_T1

000900BC 00000000
# data[(23, 22)] : @ tile (11, 6) connect wire 0 (in_BUS1_S0_T1) to out_BUS1_S2_T1

FF0000BD 000AF00B
# data[(5, 0)] : alu_op = mul
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

000200BD 00000005
# data[(3, 0)] : @ tile (11, 7) connect wire 5 (out_BUS16_S2_T0) to data0

000300BD 00000006
# data[(3, 0)] : @ tile (11, 7) connect wire 6 (out_BUS16_S1_T1) to data1

000800BD 4012280C
# data[(3, 2)] : @ tile (11, 7) connect wire 3 (pe_out_res) to out_BUS16_S0_T1
# data[(11, 10)] : @ tile (11, 7) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (11, 7) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S1_T1
# data[(17, 16)] : @ tile (11, 7) connect wire 2 (in_BUS16_S3_T3) to out_BUS16_S1_T3
# data[(21, 20)] : @ tile (11, 7) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S2_T0
# data[(23, 22)] : @ tile (11, 7) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S2_T1
# data[(27, 26)] : @ tile (11, 7) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S2_T3
# data[(31, 30)] : @ tile (11, 7) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

010800BD 00000001
# data[(33, 32)] : @ tile (11, 7) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S3_T1

000900BD 00000000
# data[(23, 22)] : @ tile (11, 7) connect wire 0 (in_BUS1_S0_T1) to out_BUS1_S2_T1

FF0000BE 000EF000
# data[(5, 0)] : alu_op = add
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_DELAY= 0x3

000200BE 00000005
# data[(3, 0)] : @ tile (11, 8) connect wire 5 (out_BUS16_S2_T0) to data0

000300BE 00000007
# data[(3, 0)] : @ tile (11, 8) connect wire 7 (out_BUS16_S1_T2) to data1

000800BE C4101800
# data[(11, 10)] : @ tile (11, 8) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (11, 8) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S1_T1
# data[(15, 14)] : @ tile (11, 8) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S1_T2
# data[(21, 20)] : @ tile (11, 8) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S2_T0
# data[(23, 22)] : @ tile (11, 8) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S2_T1
# data[(27, 26)] : @ tile (11, 8) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S2_T3
# data[(31, 30)] : @ tile (11, 8) connect wire 3 (pe_out_res) to out_BUS16_S3_T0

010800BE 00000010
# data[(33, 32)] : @ tile (11, 8) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S3_T1
# data[(37, 36)] : @ tile (11, 8) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S3_T3

000900BE 00000800
# data[(11, 10)] : @ tile (11, 8) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0
# data[(23, 22)] : @ tile (11, 8) connect wire 0 (in_BUS1_S0_T1) to out_BUS1_S2_T1

010000BF 00000000
# data[(35, 33)] : @ tile (11, 9) connect wire 0 (in_0_BUS1_S0_T1) to out_0_BUS1_S2_T1

000100BF 01000000
# data[(7, 6)] : @ tile (11, 9) connect wire 0 (in_0_BUS16_S1_T3) to out_0_BUS16_S0_T3
# data[(15, 14)] : @ tile (11, 9) connect wire 0 (in_0_BUS16_S0_T2) to out_0_BUS16_S1_T2
# data[(23, 22)] : @ tile (11, 9) connect wire 0 (in_0_BUS16_S0_T1) to out_0_BUS16_S2_T1
# data[(25, 24)] : @ tile (11, 9) connect wire 1 (in_0_BUS16_S1_T2) to out_0_BUS16_S2_T2

FF0000C0 000EF000
# data[(5, 0)] : alu_op = add
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_DELAY= 0x3

000200C0 00000008
# data[(3, 0)] : @ tile (11, 10) connect wire 8 (out_BUS16_S2_T3) to data0

000300C0 00000003
# data[(3, 0)] : @ tile (11, 10) connect wire 3 (in_BUS16_S1_T3) to data1

000800C0 40422C02
# data[(1, 0)] : @ tile (11, 10) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S0_T0
# data[(11, 10)] : @ tile (11, 10) connect wire 3 (pe_out_res) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (11, 10) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S1_T1
# data[(15, 14)] : @ tile (11, 10) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S1_T2
# data[(17, 16)] : @ tile (11, 10) connect wire 2 (in_BUS16_S3_T3) to out_BUS16_S1_T3
# data[(23, 22)] : @ tile (11, 10) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S2_T1
# data[(25, 24)] : @ tile (11, 10) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S2_T2
# data[(27, 26)] : @ tile (11, 10) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S2_T3
# data[(31, 30)] : @ tile (11, 10) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

010800C0 04000064
# data[(35, 34)] : @ tile (11, 10) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S3_T2
# data[(37, 36)] : @ tile (11, 10) connect wire 2 (in_BUS16_S2_T3) to out_BUS16_S3_T3
# data[(39, 38)] : @ tile (11, 10) connect wire 1 (in_BUS16_S1_T4) to out_BUS16_S3_T4
# data[(58, 58)] : @ tile (11, 10) latch output wire out_BUS16_S3_T3

000900C0 00400000
# data[(13, 12)] : @ tile (11, 10) connect wire 0 (in_BUS1_S0_T1) to out_BUS1_S1_T1
# data[(23, 22)] : @ tile (11, 10) connect wire 1 (in_BUS1_S1_T1) to out_BUS1_S2_T1

FF0000C1 000AF000
# data[(5, 0)] : alu_op = add
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

000200C1 00000006
# data[(3, 0)] : @ tile (11, 11) connect wire 6 (out_BUS16_S2_T1) to data0

000300C1 00000005
# data[(3, 0)] : @ tile (11, 11) connect wire 5 (out_BUS16_S1_T0) to data1

000800C1 40080408
# data[(3, 2)] : @ tile (11, 11) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S0_T1
# data[(11, 10)] : @ tile (11, 11) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S1_T0
# data[(15, 14)] : @ tile (11, 11) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S1_T2
# data[(19, 18)] : @ tile (11, 11) connect wire 2 (in_BUS16_S3_T4) to out_BUS16_S1_T4
# data[(23, 22)] : @ tile (11, 11) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S2_T1
# data[(25, 24)] : @ tile (11, 11) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S2_T2
# data[(27, 26)] : @ tile (11, 11) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S2_T3
# data[(31, 30)] : @ tile (11, 11) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

010800C1 00008013
# data[(33, 32)] : @ tile (11, 11) connect wire 3 (pe_out_res) to out_BUS16_S3_T1
# data[(37, 36)] : @ tile (11, 11) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S3_T3
# data[(47, 47)] : @ tile (11, 11) latch output wire out_BUS16_S1_T2

000900C1 00000800
# data[(11, 10)] : @ tile (11, 11) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0
# data[(23, 22)] : @ tile (11, 11) connect wire 0 (in_BUS1_S0_T1) to out_BUS1_S2_T1

FF0000C2 000AF000
# data[(5, 0)] : alu_op = add
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

000200C2 00000005
# data[(3, 0)] : @ tile (11, 12) connect wire 5 (out_BUS16_S2_T0) to data0

000300C2 00000006
# data[(3, 0)] : @ tile (11, 12) connect wire 6 (out_BUS16_S1_T1) to data1

000800C2 C8601000
# data[(13, 12)] : @ tile (11, 12) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S1_T1
# data[(21, 20)] : @ tile (11, 12) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S2_T0
# data[(23, 22)] : @ tile (11, 12) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S2_T1
# data[(25, 24)] : @ tile (11, 12) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S2_T2
# data[(27, 26)] : @ tile (11, 12) connect wire 2 (in_BUS16_S3_T3) to out_BUS16_S2_T3
# data[(31, 30)] : @ tile (11, 12) connect wire 3 (pe_out_res) to out_BUS16_S3_T0

010800C2 00000010
# data[(37, 36)] : @ tile (11, 12) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S3_T3

000900C2 00000000
# data[(23, 22)] : @ tile (11, 12) connect wire 0 (in_BUS1_S0_T1) to out_BUS1_S2_T1

000000C3 40010000
# data[(17, 15)] : @ tile (11, 13) connect wire 2 (in_0_BUS1_S3_T0) to out_0_BUS1_S1_T0
# data[(32, 30)] : @ tile (11, 13) connect wire 1 (in_0_BUS1_S1_T0) to out_0_BUS1_S2_T0

010000C3 00002006
# data[(32, 30)] : @ tile (11, 13) connect wire 1 (in_0_BUS1_S1_T0) to out_0_BUS1_S2_T0
# data[(35, 33)] : @ tile (11, 13) connect wire 3 (valid) to out_0_BUS1_S2_T1
# data[(47, 45)] : @ tile (11, 13) connect wire 1 (in_0_BUS1_S1_T0) to out_0_BUS1_S3_T0

000100C3 070A0000
# data[(17, 16)] : @ tile (11, 13) connect wire 2 (in_0_BUS16_S3_T3) to out_0_BUS16_S1_T3
# data[(19, 18)] : @ tile (11, 13) connect wire 2 (in_0_BUS16_S3_T4) to out_0_BUS16_S1_T4
# data[(25, 24)] : @ tile (11, 13) connect wire 3 (rdata) to out_0_BUS16_S2_T2
# data[(27, 26)] : @ tile (11, 13) connect wire 1 (in_0_BUS16_S1_T3) to out_0_BUS16_S2_T3

010100C3 00000005
# data[(33, 32)] : @ tile (11, 13) connect wire 1 (in_0_BUS16_S1_T1) to out_0_BUS16_S3_T1
# data[(35, 34)] : @ tile (11, 13) connect wire 1 (in_0_BUS16_S1_T2) to out_0_BUS16_S3_T2

000200C3 000001F4
# data[(1, 0)] : mode = linebuffer
# data[(2, 2)] : tile_en = 1
# data[(15, 3)] : fifo_depth = 62
# data[(18, 16)] : almost_full_count = 0
# data[(19, 19)] : chain_enable = 0

000900C3 00000008
# data[(3, 0)] : @ tile (11, 13) connect wire 8 (out_0_BUS16_S2_T3) to wdata

000C00C3 00000005
# data[(3, 0)] : @ tile (11, 13) connect wire 5 (out_0_BUS1_S2_T0) to wen

F10000C4 00000001
# data[(15, 0)] : init `data1` reg with const `1`

FF0000C4 0002F000
# data[(5, 0)] : alu_op = add
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0

000200C4 00000007
# data[(3, 0)] : @ tile (11, 14) connect wire 7 (out_BUS16_S2_T2) to data0

000800C4 00082800
# data[(11, 10)] : @ tile (11, 14) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (11, 14) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S1_T1
# data[(15, 14)] : @ tile (11, 14) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S1_T2
# data[(19, 18)] : @ tile (11, 14) connect wire 2 (in_BUS16_S3_T4) to out_BUS16_S1_T4
# data[(25, 24)] : @ tile (11, 14) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S2_T2

010800C4 0000005C
# data[(35, 34)] : @ tile (11, 14) connect wire 3 (pe_out_res) to out_BUS16_S3_T2
# data[(37, 36)] : @ tile (11, 14) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S3_T3
# data[(39, 38)] : @ tile (11, 14) connect wire 1 (in_BUS16_S1_T4) to out_BUS16_S3_T4

000900C4 00002000
# data[(13, 12)] : @ tile (11, 14) connect wire 2 (in_BUS1_S3_T1) to out_BUS1_S1_T1

FF0000C5 000EF000
# data[(5, 0)] : alu_op = add
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_DELAY= 0x3

000200C5 00000005
# data[(3, 0)] : @ tile (11, 15) connect wire 5 (out_BUS16_S2_T0) to data0

000300C5 00000000
# data[(3, 0)] : @ tile (11, 15) connect wire 0 (in_BUS16_S1_T0) to data1

000800C5 02080C08
# data[(3, 2)] : @ tile (11, 15) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S0_T1
# data[(11, 10)] : @ tile (11, 15) connect wire 3 (pe_out_res) to out_BUS16_S1_T0
# data[(19, 18)] : @ tile (11, 15) connect wire 2 (in_BUS16_S3_T4) to out_BUS16_S1_T4
# data[(21, 20)] : @ tile (11, 15) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S2_T0
# data[(25, 24)] : @ tile (11, 15) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S2_T2

010800C5 00100000
# data[(37, 36)] : @ tile (11, 15) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S3_T3
# data[(52, 52)] : @ tile (11, 15) latch output wire out_BUS16_S2_T2

000900C5 00002000
# data[(13, 12)] : @ tile (11, 15) connect wire 2 (in_BUS1_S3_T1) to out_BUS1_S1_T1

FF0000C6 020AF008
# data[(5, 0)] : alu_op = mux
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2
# data[(25, 24)]:  bit0: REG_BYPASS=0x2

000200C6 00000001
# data[(3, 0)] : @ tile (11, 16) connect wire 1 (in_BUS16_S2_T1) to data0

000300C6 00000008
# data[(3, 0)] : @ tile (11, 16) connect wire 8 (out_BUS16_S1_T3) to data1

000400C6 00000005
# data[(3, 0)] : @ tile (11, 16) connect wire 5 (out_BUS1_S2_T0) to bit0

000800C6 4C220000
# data[(17, 16)] : @ tile (11, 16) connect wire 2 (in_BUS16_S3_T3) to out_BUS16_S1_T3
# data[(21, 20)] : @ tile (11, 16) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S2_T0
# data[(27, 26)] : @ tile (11, 16) connect wire 3 (pe_out_res) to out_BUS16_S2_T3
# data[(31, 30)] : @ tile (11, 16) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

010800C6 00000004
# data[(35, 34)] : @ tile (11, 16) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S3_T2

000900C6 40200000
# data[(21, 20)] : @ tile (11, 16) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S2_T0
# data[(31, 30)] : @ tile (11, 16) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S3_T0

000000CA 0000003F
# data[(7, 0)] : lut_value = 0x3F

F30000CA 00000000
# data[(0, 0)] : init `bit0` reg with const `0`

F40000CA 00000000
# data[(0, 0)] : init `bit1` reg with const `0`

F50000CA 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF0000CA 0000E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_CONST= 0x0
# data[(27, 26)]: bit1: REG_CONST= 0x0
# data[(29, 28)]: bit2: REG_CONST= 0x0

000900CA C0000000
# data[(31, 30)] : @ tile (12, 2) connect wire 3 (pe_out_res_p) to out_BUS1_S3_T0

010900CA 00000000
# data[(33, 32)] : @ tile (12, 2) connect wire 0 (in_BUS1_S0_T1) to out_BUS1_S3_T1

F00000CB 0000003D
# data[(15, 0)] : init `data0` reg with const `61`

FF0000CB 0008F004
# data[(5, 0)] : alu_op = uge
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2

000300CB 00000005
# data[(3, 0)] : @ tile (12, 3) connect wire 5 (out_BUS16_S1_T0) to data1

000800CB 00000000
# data[(11, 10)] : @ tile (12, 3) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S1_T0

000900CB C0000000
# data[(23, 22)] : @ tile (12, 3) connect wire 0 (in_BUS1_S0_T1) to out_BUS1_S2_T1
# data[(31, 30)] : @ tile (12, 3) connect wire 3 (pe_out_res_p) to out_BUS1_S3_T0

F00000CC 0000003F
# data[(15, 0)] : init `data0` reg with const `63`

FF0000CC 0008F004
# data[(5, 0)] : alu_op = uge
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2

000300CC 00000006
# data[(3, 0)] : @ tile (12, 4) connect wire 6 (out_BUS16_S1_T1) to data1

000800CC 00202000
# data[(13, 12)] : @ tile (12, 4) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S1_T1
# data[(21, 20)] : @ tile (12, 4) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S2_T0

000900CC 00C00000
# data[(23, 22)] : @ tile (12, 4) connect wire 3 (pe_out_res_p) to out_BUS1_S2_T1

000000CD 80000000
# data[(32, 30)] : @ tile (12, 5) connect wire 2 (in_0_BUS1_S3_T0) to out_0_BUS1_S2_T0

010000CD 00000000
# data[(32, 30)] : @ tile (12, 5) connect wire 2 (in_0_BUS1_S3_T0) to out_0_BUS1_S2_T0
# data[(47, 45)] : @ tile (12, 5) connect wire 0 (in_0_BUS1_S0_T0) to out_0_BUS1_S3_T0

000100CD 080000E0
# data[(5, 4)] : @ tile (12, 5) connect wire 2 (in_0_BUS16_S3_T2) to out_0_BUS16_S0_T2
# data[(7, 6)] : @ tile (12, 5) connect wire 3 (rdata) to out_0_BUS16_S0_T3
# data[(27, 26)] : @ tile (12, 5) connect wire 2 (in_0_BUS16_S3_T3) to out_0_BUS16_S2_T3

010100CD 00000004
# data[(35, 34)] : @ tile (12, 5) connect wire 1 (in_0_BUS16_S1_T2) to out_0_BUS16_S3_T2

000200CD 00000204
# data[(1, 0)] : mode = linebuffer
# data[(2, 2)] : tile_en = 1
# data[(15, 3)] : fifo_depth = 64
# data[(18, 16)] : almost_full_count = 0
# data[(19, 19)] : chain_enable = 0

000900CD 00000008
# data[(3, 0)] : @ tile (12, 5) connect wire 8 (out_0_BUS16_S2_T3) to wdata

000C00CD 00000005
# data[(3, 0)] : @ tile (12, 5) connect wire 5 (out_0_BUS1_S2_T0) to wen

F00000CE 0000003F
# data[(15, 0)] : init `data0` reg with const `63`

FF0000CE 0008F004
# data[(5, 0)] : alu_op = uge
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2

000300CE 00000006
# data[(3, 0)] : @ tile (12, 6) connect wire 6 (out_BUS16_S1_T1) to data1

000800CE 00006840
# data[(7, 6)] : @ tile (12, 6) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S0_T3
# data[(11, 10)] : @ tile (12, 6) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (12, 6) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S1_T1
# data[(15, 14)] : @ tile (12, 6) connect wire 1 (in_BUS16_S2_T2) to out_BUS16_S1_T2

000900CE 00300000
# data[(21, 20)] : @ tile (12, 6) connect wire 3 (pe_out_res_p) to out_BUS1_S2_T0

FF0000CF 000AF00B
# data[(5, 0)] : alu_op = mul
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

000200CF 00000005
# data[(3, 0)] : @ tile (12, 7) connect wire 5 (out_BUS16_S2_T0) to data0

000300CF 00000005
# data[(3, 0)] : @ tile (12, 7) connect wire 5 (out_BUS16_S1_T0) to data1

000800CF 40220840
# data[(7, 6)] : @ tile (12, 7) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S0_T3
# data[(11, 10)] : @ tile (12, 7) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(17, 16)] : @ tile (12, 7) connect wire 2 (in_BUS16_S3_T3) to out_BUS16_S1_T3
# data[(21, 20)] : @ tile (12, 7) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S2_T0
# data[(31, 30)] : @ tile (12, 7) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

010800CF 00000003
# data[(33, 32)] : @ tile (12, 7) connect wire 3 (pe_out_res) to out_BUS16_S3_T1

FF0000D0 000AF000
# data[(5, 0)] : alu_op = add
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

000200D0 00000005
# data[(3, 0)] : @ tile (12, 8) connect wire 5 (out_BUS16_S2_T0) to data0

000300D0 00000008
# data[(3, 0)] : @ tile (12, 8) connect wire 8 (out_BUS16_S1_T3) to data1

000800D0 C0200048
# data[(3, 2)] : @ tile (12, 8) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S0_T1
# data[(7, 6)] : @ tile (12, 8) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S0_T3
# data[(17, 16)] : @ tile (12, 8) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S1_T3
# data[(21, 20)] : @ tile (12, 8) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S2_T0
# data[(31, 30)] : @ tile (12, 8) connect wire 3 (pe_out_res) to out_BUS16_S3_T0

010800D0 00000010
# data[(37, 36)] : @ tile (12, 8) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S3_T3

000900D0 00000800
# data[(11, 10)] : @ tile (12, 8) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0

010000D1 00000000
# data[(35, 33)] : @ tile (12, 9) connect wire 0 (in_0_BUS1_S0_T1) to out_0_BUS1_S2_T1

000100D1 0E000044
# data[(3, 2)] : @ tile (12, 9) connect wire 1 (in_0_BUS16_S2_T1) to out_0_BUS16_S0_T1
# data[(7, 6)] : @ tile (12, 9) connect wire 1 (in_0_BUS16_S2_T3) to out_0_BUS16_S0_T3
# data[(19, 18)] : @ tile (12, 9) connect wire 0 (in_0_BUS16_S0_T4) to out_0_BUS16_S1_T4
# data[(25, 24)] : @ tile (12, 9) connect wire 2 (in_0_BUS16_S3_T2) to out_0_BUS16_S2_T2
# data[(27, 26)] : @ tile (12, 9) connect wire 3 (rdata) to out_0_BUS16_S2_T3

010100D1 00000030
# data[(35, 34)] : @ tile (12, 9) connect wire 0 (in_0_BUS16_S0_T2) to out_0_BUS16_S3_T2
# data[(37, 36)] : @ tile (12, 9) connect wire 3 (rdata) to out_0_BUS16_S3_T3

000200D1 000001F4
# data[(1, 0)] : mode = linebuffer
# data[(2, 2)] : tile_en = 1
# data[(15, 3)] : fifo_depth = 62
# data[(18, 16)] : almost_full_count = 0
# data[(19, 19)] : chain_enable = 0

000900D1 00000007
# data[(3, 0)] : @ tile (12, 9) connect wire 7 (out_0_BUS16_S2_T2) to wdata

000C00D1 00000006
# data[(3, 0)] : @ tile (12, 9) connect wire 6 (out_0_BUS1_S2_T1) to wen

F00000D2 0000003D
# data[(15, 0)] : init `data0` reg with const `61`

FF0000D2 0008F004
# data[(5, 0)] : alu_op = uge
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2

000300D2 00000008
# data[(3, 0)] : @ tile (12, 10) connect wire 8 (out_BUS16_S1_T3) to data1

000800D2 4002A844
# data[(3, 2)] : @ tile (12, 10) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S0_T1
# data[(7, 6)] : @ tile (12, 10) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S0_T3
# data[(11, 10)] : @ tile (12, 10) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (12, 10) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S1_T1
# data[(15, 14)] : @ tile (12, 10) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S1_T2
# data[(17, 16)] : @ tile (12, 10) connect wire 2 (in_BUS16_S3_T3) to out_BUS16_S1_T3
# data[(25, 24)] : @ tile (12, 10) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S2_T2
# data[(29, 28)] : @ tile (12, 10) connect wire 0 (in_BUS16_S0_T4) to out_BUS16_S2_T4
# data[(31, 30)] : @ tile (12, 10) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

010800D2 00000041
# data[(33, 32)] : @ tile (12, 10) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S3_T1
# data[(35, 34)] : @ tile (12, 10) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S3_T2
# data[(37, 36)] : @ tile (12, 10) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S3_T3
# data[(39, 38)] : @ tile (12, 10) connect wire 1 (in_BUS16_S1_T4) to out_BUS16_S3_T4

000900D2 00800000
# data[(23, 22)] : @ tile (12, 10) connect wire 2 (in_BUS1_S3_T1) to out_BUS1_S2_T1

010900D2 00000003
# data[(33, 32)] : @ tile (12, 10) connect wire 3 (pe_out_res_p) to out_BUS1_S3_T1

FF0000D3 000AF000
# data[(5, 0)] : alu_op = add
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

000200D3 00000006
# data[(3, 0)] : @ tile (12, 11) connect wire 6 (out_BUS16_S2_T1) to data0

000300D3 00000007
# data[(3, 0)] : @ tile (12, 11) connect wire 7 (out_BUS16_S1_T2) to data1

000800D3 66001C40
# data[(7, 6)] : @ tile (12, 11) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S0_T3
# data[(11, 10)] : @ tile (12, 11) connect wire 3 (pe_out_res) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (12, 11) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S1_T1
# data[(15, 14)] : @ tile (12, 11) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S1_T2
# data[(23, 22)] : @ tile (12, 11) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S2_T1
# data[(25, 24)] : @ tile (12, 11) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S2_T2
# data[(27, 26)] : @ tile (12, 11) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S2_T3
# data[(29, 28)] : @ tile (12, 11) connect wire 2 (in_BUS16_S3_T4) to out_BUS16_S2_T4
# data[(31, 30)] : @ tile (12, 11) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

010800D3 00000820
# data[(37, 36)] : @ tile (12, 11) connect wire 2 (in_BUS16_S2_T3) to out_BUS16_S3_T3
# data[(43, 43)] : @ tile (12, 11) latch output wire out_BUS16_S0_T3

000900D3 00000800
# data[(11, 10)] : @ tile (12, 11) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0

FF0000D4 000EF000
# data[(5, 0)] : alu_op = add
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_DELAY= 0x3

000200D4 00000005
# data[(3, 0)] : @ tile (12, 12) connect wire 5 (out_BUS16_S2_T0) to data0

000300D4 00000007
# data[(3, 0)] : @ tile (12, 12) connect wire 7 (out_BUS16_S1_T2) to data1

000800D4 00D10000
# data[(7, 6)] : @ tile (12, 12) connect wire 0 (in_BUS16_S1_T3) to out_BUS16_S0_T3
# data[(15, 14)] : @ tile (12, 12) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S1_T2
# data[(17, 16)] : @ tile (12, 12) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S1_T3
# data[(21, 20)] : @ tile (12, 12) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S2_T0
# data[(23, 22)] : @ tile (12, 12) connect wire 3 (pe_out_res) to out_BUS16_S2_T1
# data[(25, 24)] : @ tile (12, 12) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S2_T2

010800D4 00000020
# data[(33, 32)] : @ tile (12, 12) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S3_T1
# data[(37, 36)] : @ tile (12, 12) connect wire 2 (in_BUS16_S2_T3) to out_BUS16_S3_T3

000000D5 80000000
# data[(32, 30)] : @ tile (12, 13) connect wire 2 (in_0_BUS1_S3_T0) to out_0_BUS1_S2_T0

010000D5 00002000
# data[(32, 30)] : @ tile (12, 13) connect wire 2 (in_0_BUS1_S3_T0) to out_0_BUS1_S2_T0
# data[(47, 45)] : @ tile (12, 13) connect wire 1 (in_0_BUS1_S1_T0) to out_0_BUS1_S3_T0

000100D5 08080080
# data[(7, 6)] : @ tile (12, 13) connect wire 2 (in_0_BUS16_S3_T3) to out_0_BUS16_S0_T3
# data[(19, 18)] : @ tile (12, 13) connect wire 2 (in_0_BUS16_S3_T4) to out_0_BUS16_S1_T4
# data[(23, 22)] : @ tile (12, 13) connect wire 0 (in_0_BUS16_S0_T1) to out_0_BUS16_S2_T1
# data[(25, 24)] : @ tile (12, 13) connect wire 0 (in_0_BUS16_S0_T2) to out_0_BUS16_S2_T2
# data[(27, 26)] : @ tile (12, 13) connect wire 2 (in_0_BUS16_S3_T3) to out_0_BUS16_S2_T3

010100D5 00000027
# data[(33, 32)] : @ tile (12, 13) connect wire 3 (rdata) to out_0_BUS16_S3_T1
# data[(35, 34)] : @ tile (12, 13) connect wire 1 (in_0_BUS16_S1_T2) to out_0_BUS16_S3_T2
# data[(37, 36)] : @ tile (12, 13) connect wire 2 (in_0_BUS16_S2_T3) to out_0_BUS16_S3_T3

000200D5 000001F4
# data[(1, 0)] : mode = linebuffer
# data[(2, 2)] : tile_en = 1
# data[(15, 3)] : fifo_depth = 62
# data[(18, 16)] : almost_full_count = 0
# data[(19, 19)] : chain_enable = 0

000900D5 00000008
# data[(3, 0)] : @ tile (12, 13) connect wire 8 (out_0_BUS16_S2_T3) to wdata

000C00D5 00000005
# data[(3, 0)] : @ tile (12, 13) connect wire 5 (out_0_BUS1_S2_T0) to wen

FF0000D6 000AF001
# data[(5, 0)] : alu_op = sub
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

000200D6 00000005
# data[(3, 0)] : @ tile (12, 14) connect wire 5 (out_BUS16_S2_T0) to data0

000300D6 00000004
# data[(3, 0)] : @ tile (12, 14) connect wire 4 (in_BUS16_S1_T4) to data1

000800D6 01E92060
# data[(3, 2)] : @ tile (12, 14) connect wire 0 (in_BUS16_S1_T1) to out_BUS16_S0_T1
# data[(5, 4)] : @ tile (12, 14) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S0_T2
# data[(7, 6)] : @ tile (12, 14) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S0_T3
# data[(13, 12)] : @ tile (12, 14) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S1_T1
# data[(17, 16)] : @ tile (12, 14) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S1_T3
# data[(19, 18)] : @ tile (12, 14) connect wire 2 (in_BUS16_S3_T4) to out_BUS16_S1_T4
# data[(21, 20)] : @ tile (12, 14) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S2_T0
# data[(23, 22)] : @ tile (12, 14) connect wire 3 (pe_out_res) to out_BUS16_S2_T1
# data[(25, 24)] : @ tile (12, 14) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S2_T2

010800D6 00000010
# data[(37, 36)] : @ tile (12, 14) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S3_T3
# data[(39, 38)] : @ tile (12, 14) connect wire 0 (in_BUS16_S0_T4) to out_BUS16_S3_T4

000900D6 00002000
# data[(13, 12)] : @ tile (12, 14) connect wire 2 (in_BUS1_S3_T1) to out_BUS1_S1_T1

FF0000D7 000AF000
# data[(5, 0)] : alu_op = add
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

000200D7 00000001
# data[(3, 0)] : @ tile (12, 15) connect wire 1 (in_BUS16_S2_T1) to data0

000300D7 00000008
# data[(3, 0)] : @ tile (12, 15) connect wire 8 (out_BUS16_S1_T3) to data1

000800D7 60010813
# data[(1, 0)] : @ tile (12, 15) connect wire 3 (pe_out_res) to out_BUS16_S0_T0
# data[(5, 4)] : @ tile (12, 15) connect wire 1 (in_BUS16_S2_T2) to out_BUS16_S0_T2
# data[(11, 10)] : @ tile (12, 15) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(17, 16)] : @ tile (12, 15) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S1_T3
# data[(29, 28)] : @ tile (12, 15) connect wire 2 (in_BUS16_S3_T4) to out_BUS16_S2_T4
# data[(31, 30)] : @ tile (12, 15) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

010800D7 00400000
# data[(54, 54)] : @ tile (12, 15) latch output wire out_BUS16_S2_T4

000900D7 00002000
# data[(13, 12)] : @ tile (12, 15) connect wire 2 (in_BUS1_S3_T1) to out_BUS1_S1_T1

F00000D8 00000002
# data[(15, 0)] : init `data0` reg with const `2`

FF0000D8 0008F005
# data[(5, 0)] : alu_op = ule
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2

000300D8 00000008
# data[(3, 0)] : @ tile (12, 16) connect wire 8 (out_BUS16_S1_T3) to data1

000800D8 80024000
# data[(15, 14)] : @ tile (12, 16) connect wire 1 (in_BUS16_S2_T2) to out_BUS16_S1_T2
# data[(17, 16)] : @ tile (12, 16) connect wire 2 (in_BUS16_S3_T3) to out_BUS16_S1_T3
# data[(31, 30)] : @ tile (12, 16) connect wire 2 (in_BUS16_S2_T0) to out_BUS16_S3_T0

010800D8 00000008
# data[(35, 34)] : @ tile (12, 16) connect wire 2 (in_BUS16_S2_T2) to out_BUS16_S3_T2

000900D8 40000C00
# data[(11, 10)] : @ tile (12, 16) connect wire 3 (pe_out_res_p) to out_BUS1_S1_T0
# data[(31, 30)] : @ tile (12, 16) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S3_T0

000100DF 00000000
# data[(15, 14)] : @ tile (13, 5) connect wire 0 (in_0_BUS16_S0_T2) to out_0_BUS16_S1_T2

010100DF 00000000
# data[(35, 34)] : @ tile (13, 5) connect wire 0 (in_0_BUS16_S0_T2) to out_0_BUS16_S3_T2

F10000E0 00000006
# data[(15, 0)] : init `data1` reg with const `6`

FF0000E0 0002F04F
# data[(5, 0)] : alu_op = ashr
# data[(6, 6)] : unsigned=0x1
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0

000200E0 00000006
# data[(3, 0)] : @ tile (13, 6) connect wire 6 (out_BUS16_S2_T1) to data0

000800E0 0200080C
# data[(3, 2)] : @ tile (13, 6) connect wire 3 (pe_out_res) to out_BUS16_S0_T1
# data[(11, 10)] : @ tile (13, 6) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(23, 22)] : @ tile (13, 6) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S2_T1
# data[(25, 24)] : @ tile (13, 6) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S2_T2

010800E0 00100000
# data[(52, 52)] : @ tile (13, 6) latch output wire out_BUS16_S2_T2

F10000E1 00000006
# data[(15, 0)] : init `data1` reg with const `6`

FF0000E1 0002F04F
# data[(5, 0)] : alu_op = ashr
# data[(6, 6)] : unsigned=0x1
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0

000200E1 00000007
# data[(3, 0)] : @ tile (13, 7) connect wire 7 (out_BUS16_S2_T2) to data0

000800E1 C0000084
# data[(3, 2)] : @ tile (13, 7) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S0_T1
# data[(7, 6)] : @ tile (13, 7) connect wire 2 (in_BUS16_S3_T3) to out_BUS16_S0_T3
# data[(17, 16)] : @ tile (13, 7) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S1_T3
# data[(23, 22)] : @ tile (13, 7) connect wire 0 (in_BUS16_S0_T1) to out_BUS16_S2_T1
# data[(25, 24)] : @ tile (13, 7) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S2_T2
# data[(31, 30)] : @ tile (13, 7) connect wire 3 (pe_out_res) to out_BUS16_S3_T0

010800E1 00010000
# data[(48, 48)] : @ tile (13, 7) latch output wire out_BUS16_S1_T3

FF0000E2 000AF000
# data[(5, 0)] : alu_op = add
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

000200E2 00000005
# data[(3, 0)] : @ tile (13, 8) connect wire 5 (out_BUS16_S2_T0) to data0

000300E2 00000008
# data[(3, 0)] : @ tile (13, 8) connect wire 8 (out_BUS16_S1_T3) to data1

000800E2 00D00004
# data[(3, 2)] : @ tile (13, 8) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S0_T1
# data[(17, 16)] : @ tile (13, 8) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S1_T3
# data[(19, 18)] : @ tile (13, 8) connect wire 0 (in_BUS16_S0_T4) to out_BUS16_S1_T4
# data[(21, 20)] : @ tile (13, 8) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S2_T0
# data[(23, 22)] : @ tile (13, 8) connect wire 3 (pe_out_res) to out_BUS16_S2_T1
# data[(25, 24)] : @ tile (13, 8) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S2_T2
# data[(27, 26)] : @ tile (13, 8) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S2_T3

010800E2 04000020
# data[(37, 36)] : @ tile (13, 8) connect wire 2 (in_BUS16_S2_T3) to out_BUS16_S3_T3
# data[(58, 58)] : @ tile (13, 8) latch output wire out_BUS16_S3_T3

000900E2 00000800
# data[(11, 10)] : @ tile (13, 8) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0

000100E3 20001000
# data[(13, 12)] : @ tile (13, 9) connect wire 1 (in_0_BUS16_S2_T1) to out_0_BUS16_S1_T1
# data[(25, 24)] : @ tile (13, 9) connect wire 0 (in_0_BUS16_S0_T2) to out_0_BUS16_S2_T2
# data[(27, 26)] : @ tile (13, 9) connect wire 0 (in_0_BUS16_S0_T3) to out_0_BUS16_S2_T3
# data[(29, 28)] : @ tile (13, 9) connect wire 2 (in_0_BUS16_S3_T4) to out_0_BUS16_S2_T4

F10000E4 00000001
# data[(15, 0)] : init `data1` reg with const `1`

FF0000E4 0002F000
# data[(5, 0)] : alu_op = add
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0

000200E4 00000009
# data[(3, 0)] : @ tile (13, 10) connect wire 9 (out_BUS16_S2_T4) to data0

000800E4 5000A002
# data[(1, 0)] : @ tile (13, 10) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S0_T0
# data[(13, 12)] : @ tile (13, 10) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S1_T1
# data[(15, 14)] : @ tile (13, 10) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S1_T2
# data[(25, 24)] : @ tile (13, 10) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S2_T2
# data[(27, 26)] : @ tile (13, 10) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S2_T3
# data[(29, 28)] : @ tile (13, 10) connect wire 1 (in_BUS16_S1_T4) to out_BUS16_S2_T4
# data[(31, 30)] : @ tile (13, 10) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

010800E4 00000043
# data[(33, 32)] : @ tile (13, 10) connect wire 3 (pe_out_res) to out_BUS16_S3_T1
# data[(39, 38)] : @ tile (13, 10) connect wire 1 (in_BUS16_S1_T4) to out_BUS16_S3_T4

FF0000E5 000AF001
# data[(5, 0)] : alu_op = sub
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

000200E5 00000006
# data[(3, 0)] : @ tile (13, 11) connect wire 6 (out_BUS16_S2_T1) to data0

000300E5 00000000
# data[(3, 0)] : @ tile (13, 11) connect wire 0 (in_BUS16_S1_T0) to data1

000800E5 C0800801
# data[(1, 0)] : @ tile (13, 11) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(3, 2)] : @ tile (13, 11) connect wire 0 (in_BUS16_S1_T1) to out_BUS16_S0_T1
# data[(11, 10)] : @ tile (13, 11) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(23, 22)] : @ tile (13, 11) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S2_T1
# data[(25, 24)] : @ tile (13, 11) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S2_T2
# data[(27, 26)] : @ tile (13, 11) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S2_T3
# data[(31, 30)] : @ tile (13, 11) connect wire 3 (pe_out_res) to out_BUS16_S3_T0

010800E5 00000010
# data[(37, 36)] : @ tile (13, 11) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S3_T3

000900E5 00000800
# data[(11, 10)] : @ tile (13, 11) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0

F10000E6 00000007
# data[(15, 0)] : init `data1` reg with const `7`

FF0000E6 0002F04F
# data[(5, 0)] : alu_op = ashr
# data[(6, 6)] : unsigned=0x1
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0

000200E6 00000001
# data[(3, 0)] : @ tile (13, 12) connect wire 1 (in_BUS16_S2_T1) to data0

000800E6 4C000480
# data[(7, 6)] : @ tile (13, 12) connect wire 2 (in_BUS16_S3_T3) to out_BUS16_S0_T3
# data[(11, 10)] : @ tile (13, 12) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S1_T0
# data[(19, 18)] : @ tile (13, 12) connect wire 0 (in_BUS16_S0_T4) to out_BUS16_S1_T4
# data[(25, 24)] : @ tile (13, 12) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S2_T2
# data[(27, 26)] : @ tile (13, 12) connect wire 3 (pe_out_res) to out_BUS16_S2_T3
# data[(31, 30)] : @ tile (13, 12) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

010800E6 00000030
# data[(37, 36)] : @ tile (13, 12) connect wire 3 (pe_out_res) to out_BUS16_S3_T3

010000E7 00002002
# data[(35, 33)] : @ tile (13, 13) connect wire 1 (in_0_BUS1_S1_T1) to out_0_BUS1_S2_T1
# data[(47, 45)] : @ tile (13, 13) connect wire 1 (in_0_BUS1_S1_T0) to out_0_BUS1_S3_T0

000100E7 20100040
# data[(7, 6)] : @ tile (13, 13) connect wire 1 (in_0_BUS16_S2_T3) to out_0_BUS16_S0_T3
# data[(21, 20)] : @ tile (13, 13) connect wire 1 (in_0_BUS16_S1_T0) to out_0_BUS16_S2_T0
# data[(25, 24)] : @ tile (13, 13) connect wire 0 (in_0_BUS16_S0_T2) to out_0_BUS16_S2_T2
# data[(29, 28)] : @ tile (13, 13) connect wire 2 (in_0_BUS16_S3_T4) to out_0_BUS16_S2_T4

010100E7 0000000C
# data[(35, 34)] : @ tile (13, 13) connect wire 3 (rdata) to out_0_BUS16_S3_T2

000200E7 000001F4
# data[(1, 0)] : mode = linebuffer
# data[(2, 2)] : tile_en = 1
# data[(15, 3)] : fifo_depth = 62
# data[(18, 16)] : almost_full_count = 0
# data[(19, 19)] : chain_enable = 0

000900E7 00000005
# data[(3, 0)] : @ tile (13, 13) connect wire 5 (out_0_BUS16_S2_T0) to wdata

000C00E7 00000006
# data[(3, 0)] : @ tile (13, 13) connect wire 6 (out_0_BUS1_S2_T1) to wen

FF0000E8 000AF000
# data[(5, 0)] : alu_op = add
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

000200E8 00000006
# data[(3, 0)] : @ tile (13, 14) connect wire 6 (out_BUS16_S2_T1) to data0

000300E8 00000003
# data[(3, 0)] : @ tile (13, 14) connect wire 3 (in_BUS16_S1_T3) to data1

000800E8 038A0040
# data[(7, 6)] : @ tile (13, 14) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S0_T3
# data[(17, 16)] : @ tile (13, 14) connect wire 2 (in_BUS16_S3_T3) to out_BUS16_S1_T3
# data[(19, 18)] : @ tile (13, 14) connect wire 2 (in_BUS16_S3_T4) to out_BUS16_S1_T4
# data[(23, 22)] : @ tile (13, 14) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S2_T1
# data[(25, 24)] : @ tile (13, 14) connect wire 3 (pe_out_res) to out_BUS16_S2_T2

010800E8 00010011
# data[(33, 32)] : @ tile (13, 14) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S3_T1
# data[(35, 34)] : @ tile (13, 14) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S3_T2
# data[(37, 36)] : @ tile (13, 14) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S3_T3
# data[(39, 38)] : @ tile (13, 14) connect wire 0 (in_BUS16_S0_T4) to out_BUS16_S3_T4
# data[(48, 48)] : @ tile (13, 14) latch output wire out_BUS16_S1_T3

000900E8 00002000
# data[(13, 12)] : @ tile (13, 14) connect wire 2 (in_BUS1_S3_T1) to out_BUS1_S1_T1

000000E9 00000088
# data[(7, 0)] : lut_value = 0x88

F50000E9 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF0000E9 0A00E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_BYPASS=0x2
# data[(29, 28)]: bit2: REG_CONST= 0x0

000400E9 00000005
# data[(3, 0)] : @ tile (13, 15) connect wire 5 (out_BUS1_S2_T0) to bit0

000500E9 00000006
# data[(3, 0)] : @ tile (13, 15) connect wire 6 (out_BUS1_S1_T1) to bit1

000800E9 51010800
# data[(11, 10)] : @ tile (13, 15) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(17, 16)] : @ tile (13, 15) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S1_T3
# data[(25, 24)] : @ tile (13, 15) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S2_T2
# data[(29, 28)] : @ tile (13, 15) connect wire 1 (in_BUS16_S1_T4) to out_BUS16_S2_T4
# data[(31, 30)] : @ tile (13, 15) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

000900E9 00102000
# data[(11, 10)] : @ tile (13, 15) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S1_T0
# data[(13, 12)] : @ tile (13, 15) connect wire 2 (in_BUS1_S3_T1) to out_BUS1_S1_T1
# data[(21, 20)] : @ tile (13, 15) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S2_T0

F00000EA 00000002
# data[(15, 0)] : init `data0` reg with const `2`

FF0000EA 0008F005
# data[(5, 0)] : alu_op = ule
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2

000300EA 00000007
# data[(3, 0)] : @ tile (13, 16) connect wire 7 (out_BUS16_S1_T2) to data1

000800EA 00008000
# data[(15, 14)] : @ tile (13, 16) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S1_T2

000900EA 40203000
# data[(13, 12)] : @ tile (13, 16) connect wire 3 (pe_out_res_p) to out_BUS1_S1_T1
# data[(21, 20)] : @ tile (13, 16) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S2_T0
# data[(31, 30)] : @ tile (13, 16) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S3_T0

000100F1 00000020
# data[(5, 4)] : @ tile (14, 5) connect wire 2 (in_0_BUS16_S3_T2) to out_0_BUS16_S0_T2

F10000F2 0000FF01
# data[(15, 0)] : init `data1` reg with const `65281`

FF0000F2 0002F044
# data[(5, 0)] : alu_op = smax
# data[(6, 6)] : unsigned=0x1
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0

000200F2 00000005
# data[(3, 0)] : @ tile (14, 6) connect wire 5 (out_BUS16_S2_T0) to data0

000800F2 0020C010
# data[(5, 4)] : @ tile (14, 6) connect wire 1 (in_BUS16_S2_T2) to out_BUS16_S0_T2
# data[(15, 14)] : @ tile (14, 6) connect wire 3 (pe_out_res) to out_BUS16_S1_T2
# data[(21, 20)] : @ tile (14, 6) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S2_T0

FF0000F3 000AF000
# data[(5, 0)] : alu_op = add
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

000200F3 00000005
# data[(3, 0)] : @ tile (14, 7) connect wire 5 (out_BUS16_S2_T0) to data0

000300F3 00000008
# data[(3, 0)] : @ tile (14, 7) connect wire 8 (out_BUS16_S1_T3) to data1

000800F3 00020093
# data[(1, 0)] : @ tile (14, 7) connect wire 3 (pe_out_res) to out_BUS16_S0_T0
# data[(5, 4)] : @ tile (14, 7) connect wire 1 (in_BUS16_S2_T2) to out_BUS16_S0_T2
# data[(7, 6)] : @ tile (14, 7) connect wire 2 (in_BUS16_S3_T3) to out_BUS16_S0_T3
# data[(17, 16)] : @ tile (14, 7) connect wire 2 (in_BUS16_S3_T3) to out_BUS16_S1_T3
# data[(21, 20)] : @ tile (14, 7) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S2_T0

F10000F4 000000FF
# data[(15, 0)] : init `data1` reg with const `255`

FF0000F4 0002F045
# data[(5, 0)] : alu_op = sle
# data[(6, 6)] : unsigned=0x1
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0

000200F4 00000009
# data[(3, 0)] : @ tile (14, 8) connect wire 9 (out_BUS16_S2_T4) to data0

000800F4 A0080050
# data[(5, 4)] : @ tile (14, 8) connect wire 1 (in_BUS16_S2_T2) to out_BUS16_S0_T2
# data[(7, 6)] : @ tile (14, 8) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S0_T3
# data[(19, 18)] : @ tile (14, 8) connect wire 2 (in_BUS16_S3_T4) to out_BUS16_S1_T4
# data[(21, 20)] : @ tile (14, 8) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S2_T0
# data[(29, 28)] : @ tile (14, 8) connect wire 2 (in_BUS16_S3_T4) to out_BUS16_S2_T4
# data[(31, 30)] : @ tile (14, 8) connect wire 2 (in_BUS16_S2_T0) to out_BUS16_S3_T0

000900F4 00003800
# data[(11, 10)] : @ tile (14, 8) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0
# data[(13, 12)] : @ tile (14, 8) connect wire 3 (pe_out_res_p) to out_BUS1_S1_T1

000100F5 00004048
# data[(3, 2)] : @ tile (14, 9) connect wire 2 (in_0_BUS16_S3_T1) to out_0_BUS16_S0_T1
# data[(7, 6)] : @ tile (14, 9) connect wire 1 (in_0_BUS16_S2_T3) to out_0_BUS16_S0_T3
# data[(15, 14)] : @ tile (14, 9) connect wire 1 (in_0_BUS16_S2_T2) to out_0_BUS16_S1_T2
# data[(21, 20)] : @ tile (14, 9) connect wire 0 (in_0_BUS16_S0_T0) to out_0_BUS16_S2_T0

FF0000F6 000EF000
# data[(5, 0)] : alu_op = add
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_DELAY= 0x3

000200F6 00000006
# data[(3, 0)] : @ tile (14, 10) connect wire 6 (out_BUS16_S2_T1) to data0

000300F6 00000008
# data[(3, 0)] : @ tile (14, 10) connect wire 8 (out_BUS16_S1_T3) to data1

000800F6 4071A004
# data[(3, 2)] : @ tile (14, 10) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S0_T1
# data[(13, 12)] : @ tile (14, 10) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S1_T1
# data[(15, 14)] : @ tile (14, 10) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S1_T2
# data[(17, 16)] : @ tile (14, 10) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S1_T3
# data[(21, 20)] : @ tile (14, 10) connect wire 3 (pe_out_res) to out_BUS16_S2_T0
# data[(23, 22)] : @ tile (14, 10) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S2_T1
# data[(31, 30)] : @ tile (14, 10) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

010800F6 00000000
# data[(39, 38)] : @ tile (14, 10) connect wire 0 (in_BUS16_S0_T4) to out_BUS16_S3_T4

FF0000F7 000AF00B
# data[(5, 0)] : alu_op = mul
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

000200F7 00000001
# data[(3, 0)] : @ tile (14, 11) connect wire 1 (in_BUS16_S2_T1) to data0

000300F7 00000006
# data[(3, 0)] : @ tile (14, 11) connect wire 6 (out_BUS16_S1_T1) to data1

000800F7 C0001800
# data[(11, 10)] : @ tile (14, 11) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(13, 12)] : @ tile (14, 11) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S1_T1
# data[(29, 28)] : @ tile (14, 11) connect wire 0 (in_BUS16_S0_T4) to out_BUS16_S2_T4
# data[(31, 30)] : @ tile (14, 11) connect wire 3 (pe_out_res) to out_BUS16_S3_T0

010800F7 00000001
# data[(33, 32)] : @ tile (14, 11) connect wire 1 (in_BUS16_S1_T1) to out_BUS16_S3_T1
# data[(37, 36)] : @ tile (14, 11) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S3_T3

000900F7 00000800
# data[(11, 10)] : @ tile (14, 11) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0

FF0000F8 000AF000
# data[(5, 0)] : alu_op = add
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

000200F8 00000005
# data[(3, 0)] : @ tile (14, 12) connect wire 5 (out_BUS16_S2_T0) to data0

000300F8 00000008
# data[(3, 0)] : @ tile (14, 12) connect wire 8 (out_BUS16_S1_T3) to data1

000800F8 6020000C
# data[(3, 2)] : @ tile (14, 12) connect wire 3 (pe_out_res) to out_BUS16_S0_T1
# data[(17, 16)] : @ tile (14, 12) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S1_T3
# data[(19, 18)] : @ tile (14, 12) connect wire 0 (in_BUS16_S0_T4) to out_BUS16_S1_T4
# data[(21, 20)] : @ tile (14, 12) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S2_T0
# data[(27, 26)] : @ tile (14, 12) connect wire 0 (in_BUS16_S0_T3) to out_BUS16_S2_T3
# data[(29, 28)] : @ tile (14, 12) connect wire 2 (in_BUS16_S3_T4) to out_BUS16_S2_T4
# data[(31, 30)] : @ tile (14, 12) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

010800F8 00400000
# data[(54, 54)] : @ tile (14, 12) latch output wire out_BUS16_S2_T4

000000F9 00000000
# data[(32, 30)] : @ tile (14, 13) connect wire 0 (in_0_BUS1_S0_T0) to out_0_BUS1_S2_T0

010000F9 00030000
# data[(32, 30)] : @ tile (14, 13) connect wire 0 (in_0_BUS1_S0_T0) to out_0_BUS1_S2_T0
# data[(47, 45)] : @ tile (14, 13) connect wire 0 (in_0_BUS1_S0_T0) to out_0_BUS1_S3_T0
# data[(50, 48)] : @ tile (14, 13) connect wire 3 (valid) to out_0_BUS1_S3_T1

000100F9 C0000C07
# data[(1, 0)] : @ tile (14, 13) connect wire 3 (rdata) to out_0_BUS16_S0_T0
# data[(3, 2)] : @ tile (14, 13) connect wire 1 (in_0_BUS16_S2_T1) to out_0_BUS16_S0_T1
# data[(11, 10)] : @ tile (14, 13) connect wire 3 (rdata) to out_0_BUS16_S1_T0
# data[(25, 24)] : @ tile (14, 13) connect wire 0 (in_0_BUS16_S0_T2) to out_0_BUS16_S2_T2
# data[(27, 26)] : @ tile (14, 13) connect wire 0 (in_0_BUS16_S0_T3) to out_0_BUS16_S2_T3
# data[(29, 28)] : @ tile (14, 13) connect wire 0 (in_0_BUS16_S0_T4) to out_0_BUS16_S2_T4
# data[(31, 30)] : @ tile (14, 13) connect wire 3 (rdata) to out_0_BUS16_S3_T0

000200F9 000001F4
# data[(1, 0)] : mode = linebuffer
# data[(2, 2)] : tile_en = 1
# data[(15, 3)] : fifo_depth = 62
# data[(18, 16)] : almost_full_count = 0
# data[(19, 19)] : chain_enable = 0

000900F9 00000007
# data[(3, 0)] : @ tile (14, 13) connect wire 7 (out_0_BUS16_S2_T2) to wdata

000C00F9 00000005
# data[(3, 0)] : @ tile (14, 13) connect wire 5 (out_0_BUS1_S2_T0) to wen

FF0000FA 000AF000
# data[(5, 0)] : alu_op = add
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

000200FA 00000005
# data[(3, 0)] : @ tile (14, 14) connect wire 5 (out_BUS16_S2_T0) to data0

000300FA 00000000
# data[(3, 0)] : @ tile (14, 14) connect wire 0 (in_BUS16_S1_T0) to data1

000800FA 28000C01
# data[(1, 0)] : @ tile (14, 14) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(11, 10)] : @ tile (14, 14) connect wire 3 (pe_out_res) to out_BUS16_S1_T0
# data[(21, 20)] : @ tile (14, 14) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S2_T0
# data[(25, 24)] : @ tile (14, 14) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S2_T2
# data[(27, 26)] : @ tile (14, 14) connect wire 2 (in_BUS16_S3_T3) to out_BUS16_S2_T3
# data[(29, 28)] : @ tile (14, 14) connect wire 2 (in_BUS16_S3_T4) to out_BUS16_S2_T4

010800FA 00000012
# data[(33, 32)] : @ tile (14, 14) connect wire 2 (in_BUS16_S2_T1) to out_BUS16_S3_T1
# data[(37, 36)] : @ tile (14, 14) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S3_T3

000900FA 00002000
# data[(13, 12)] : @ tile (14, 14) connect wire 2 (in_BUS1_S3_T1) to out_BUS1_S1_T1
# data[(21, 20)] : @ tile (14, 14) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S2_T0

000000FB 00000088
# data[(7, 0)] : lut_value = 0x88

F50000FB 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF0000FB 0A00E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_BYPASS=0x2
# data[(29, 28)]: bit2: REG_CONST= 0x0

000400FB 00000005
# data[(3, 0)] : @ tile (14, 15) connect wire 5 (out_BUS1_S2_T0) to bit0

000500FB 00000005
# data[(3, 0)] : @ tile (14, 15) connect wire 5 (out_BUS1_S1_T0) to bit1

000800FB 41220001
# data[(1, 0)] : @ tile (14, 15) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S0_T0
# data[(17, 16)] : @ tile (14, 15) connect wire 2 (in_BUS16_S3_T3) to out_BUS16_S1_T3
# data[(21, 20)] : @ tile (14, 15) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S2_T0
# data[(25, 24)] : @ tile (14, 15) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S2_T2
# data[(31, 30)] : @ tile (14, 15) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

010800FB 02000044
# data[(35, 34)] : @ tile (14, 15) connect wire 1 (in_BUS16_S1_T2) to out_BUS16_S3_T2
# data[(39, 38)] : @ tile (14, 15) connect wire 1 (in_BUS16_S1_T4) to out_BUS16_S3_T4
# data[(57, 57)] : @ tile (14, 15) latch output wire out_BUS16_S3_T2

000900FB C0100800
# data[(1, 0)] : @ tile (14, 15) connect wire 0 (in_BUS1_S1_T0) to out_BUS1_S0_T0
# data[(11, 10)] : @ tile (14, 15) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0
# data[(21, 20)] : @ tile (14, 15) connect wire 1 (in_BUS1_S1_T0) to out_BUS1_S2_T0
# data[(31, 30)] : @ tile (14, 15) connect wire 3 (pe_out_res_p) to out_BUS1_S3_T0

000000FC 00000088
# data[(7, 0)] : lut_value = 0x88

F50000FC 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF0000FC 0A00E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_BYPASS=0x2
# data[(29, 28)]: bit2: REG_CONST= 0x0

000400FC 00000000
# data[(3, 0)] : @ tile (14, 16) connect wire 0 (in_BUS1_S2_T0) to bit0

000500FC 00000006
# data[(3, 0)] : @ tile (14, 16) connect wire 6 (out_BUS1_S1_T1) to bit1

000800FC 00000400
# data[(11, 10)] : @ tile (14, 16) connect wire 1 (in_BUS16_S2_T0) to out_BUS16_S1_T0

010800FC 00002000
# data[(45, 45)] : @ tile (14, 16) latch output wire out_BUS16_S1_T0

000900FC C0002400
# data[(11, 10)] : @ tile (14, 16) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S1_T0
# data[(13, 12)] : @ tile (14, 16) connect wire 2 (in_BUS1_S3_T1) to out_BUS1_S1_T1
# data[(31, 30)] : @ tile (14, 16) connect wire 3 (pe_out_res_p) to out_BUS1_S3_T0

00080104 00000020
# data[(5, 4)] : @ tile (15, 6) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S0_T2

F1000105 0000FF01
# data[(15, 0)] : init `data1` reg with const `65281`

FF000105 0002F044
# data[(5, 0)] : alu_op = smax
# data[(6, 6)] : unsigned=0x1
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0

00020105 00000005
# data[(3, 0)] : @ tile (15, 7) connect wire 5 (out_BUS16_S2_T0) to data0

00080105 001000D0
# data[(5, 4)] : @ tile (15, 7) connect wire 1 (in_BUS16_S2_T2) to out_BUS16_S0_T2
# data[(7, 6)] : @ tile (15, 7) connect wire 3 (pe_out_res) to out_BUS16_S0_T3
# data[(21, 20)] : @ tile (15, 7) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S2_T0

FF000106 000AF00B
# data[(5, 0)] : alu_op = mul
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

00020106 00000002
# data[(3, 0)] : @ tile (15, 8) connect wire 2 (in_BUS16_S2_T2) to data0

00030106 00000008
# data[(3, 0)] : @ tile (15, 8) connect wire 8 (out_BUS16_S1_T3) to data1

00080106 0009005C
# data[(3, 2)] : @ tile (15, 8) connect wire 3 (pe_out_res) to out_BUS16_S0_T1
# data[(5, 4)] : @ tile (15, 8) connect wire 1 (in_BUS16_S2_T2) to out_BUS16_S0_T2
# data[(7, 6)] : @ tile (15, 8) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S0_T3
# data[(17, 16)] : @ tile (15, 8) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S1_T3
# data[(19, 18)] : @ tile (15, 8) connect wire 2 (in_BUS16_S3_T4) to out_BUS16_S1_T4

00090106 00002800
# data[(11, 10)] : @ tile (15, 8) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0
# data[(13, 12)] : @ tile (15, 8) connect wire 2 (in_BUS1_S3_T1) to out_BUS1_S1_T1

00010107 00008054
# data[(3, 2)] : @ tile (15, 9) connect wire 1 (in_0_BUS16_S2_T1) to out_0_BUS16_S0_T1
# data[(5, 4)] : @ tile (15, 9) connect wire 1 (in_0_BUS16_S2_T2) to out_0_BUS16_S0_T2
# data[(7, 6)] : @ tile (15, 9) connect wire 1 (in_0_BUS16_S2_T3) to out_0_BUS16_S0_T3
# data[(15, 14)] : @ tile (15, 9) connect wire 2 (in_0_BUS16_S3_T2) to out_0_BUS16_S1_T2

FF000108 000AF000
# data[(5, 0)] : alu_op = add
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

00020108 00000006
# data[(3, 0)] : @ tile (15, 10) connect wire 6 (out_BUS16_S2_T1) to data0

00030108 00000007
# data[(3, 0)] : @ tile (15, 10) connect wire 7 (out_BUS16_S1_T2) to data1

00080108 40808054
# data[(3, 2)] : @ tile (15, 10) connect wire 1 (in_BUS16_S2_T1) to out_BUS16_S0_T1
# data[(5, 4)] : @ tile (15, 10) connect wire 1 (in_BUS16_S2_T2) to out_BUS16_S0_T2
# data[(7, 6)] : @ tile (15, 10) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S0_T3
# data[(11, 10)] : @ tile (15, 10) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S1_T0
# data[(15, 14)] : @ tile (15, 10) connect wire 2 (in_BUS16_S3_T2) to out_BUS16_S1_T2
# data[(23, 22)] : @ tile (15, 10) connect wire 2 (in_BUS16_S3_T1) to out_BUS16_S2_T1
# data[(31, 30)] : @ tile (15, 10) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

01080108 00000003
# data[(33, 32)] : @ tile (15, 10) connect wire 3 (pe_out_res) to out_BUS16_S3_T1

FF000109 000AF00B
# data[(5, 0)] : alu_op = mul
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

00020109 00000002
# data[(3, 0)] : @ tile (15, 11) connect wire 2 (in_BUS16_S2_T2) to data0

00030109 00000007
# data[(3, 0)] : @ tile (15, 11) connect wire 7 (out_BUS16_S1_T2) to data1

00080109 00204C40
# data[(7, 6)] : @ tile (15, 11) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S0_T3
# data[(11, 10)] : @ tile (15, 11) connect wire 3 (pe_out_res) to out_BUS16_S1_T0
# data[(15, 14)] : @ tile (15, 11) connect wire 1 (in_BUS16_S2_T2) to out_BUS16_S1_T2
# data[(19, 18)] : @ tile (15, 11) connect wire 0 (in_BUS16_S0_T4) to out_BUS16_S1_T4
# data[(21, 20)] : @ tile (15, 11) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S2_T0

01080109 00000002
# data[(33, 32)] : @ tile (15, 11) connect wire 2 (in_BUS16_S2_T1) to out_BUS16_S3_T1

00090109 00000800
# data[(11, 10)] : @ tile (15, 11) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0

FF00010A 000AF00B
# data[(5, 0)] : alu_op = mul
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

0002010A 00000003
# data[(3, 0)] : @ tile (15, 12) connect wire 3 (in_BUS16_S2_T3) to data0

0003010A 00000008
# data[(3, 0)] : @ tile (15, 12) connect wire 8 (out_BUS16_S1_T3) to data1

0008010A 60010C00
# data[(11, 10)] : @ tile (15, 12) connect wire 3 (pe_out_res) to out_BUS16_S1_T0
# data[(17, 16)] : @ tile (15, 12) connect wire 1 (in_BUS16_S2_T3) to out_BUS16_S1_T3
# data[(29, 28)] : @ tile (15, 12) connect wire 2 (in_BUS16_S3_T4) to out_BUS16_S2_T4
# data[(31, 30)] : @ tile (15, 12) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

0000010B 00000000
# data[(2, 0)] : @ tile (15, 13) connect wire 0 (in_0_BUS1_S1_T0) to out_0_BUS1_S0_T0
# data[(5, 3)] : @ tile (15, 13) connect wire 0 (in_0_BUS1_S1_T1) to out_0_BUS1_S0_T1

0001010B 00000800
# data[(11, 10)] : @ tile (15, 13) connect wire 2 (in_0_BUS16_S3_T0) to out_0_BUS16_S1_T0

0000010C 00000088
# data[(7, 0)] : lut_value = 0x88

F500010C 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF00010C 0A00E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_BYPASS=0x2
# data[(29, 28)]: bit2: REG_CONST= 0x0

0004010C 00000001
# data[(3, 0)] : @ tile (15, 14) connect wire 1 (in_BUS1_S2_T1) to bit0

0005010C 00000005
# data[(3, 0)] : @ tile (15, 14) connect wire 5 (out_BUS1_S1_T0) to bit1

0008010C 00000800
# data[(5, 4)] : @ tile (15, 14) connect wire 0 (in_BUS16_S1_T2) to out_BUS16_S0_T2
# data[(11, 10)] : @ tile (15, 14) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S1_T0
# data[(31, 30)] : @ tile (15, 14) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S3_T0

0108010C 00000010
# data[(37, 36)] : @ tile (15, 14) connect wire 1 (in_BUS16_S1_T3) to out_BUS16_S3_T3

0009010C 0000040B
# data[(1, 0)] : @ tile (15, 14) connect wire 3 (pe_out_res_p) to out_BUS1_S0_T0
# data[(3, 2)] : @ tile (15, 14) connect wire 2 (in_BUS1_S3_T1) to out_BUS1_S0_T1
# data[(11, 10)] : @ tile (15, 14) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S1_T0

F100010D 00000002
# data[(15, 0)] : init `data1` reg with const `2`

FF00010D 0002F00B
# data[(5, 0)] : alu_op = mul
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0

0002010D 00000008
# data[(3, 0)] : @ tile (15, 15) connect wire 8 (out_BUS16_S2_T3) to data0

0008010D 08000000
# data[(21, 20)] : @ tile (15, 15) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S2_T0
# data[(27, 26)] : @ tile (15, 15) connect wire 2 (in_BUS16_S3_T3) to out_BUS16_S2_T3
# data[(31, 30)] : @ tile (15, 15) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S3_T0

0108010D 000000C8
# data[(35, 34)] : @ tile (15, 15) connect wire 2 (in_BUS16_S2_T2) to out_BUS16_S3_T2
# data[(39, 38)] : @ tile (15, 15) connect wire 3 (pe_out_res) to out_BUS16_S3_T4

0009010D 80000004
# data[(3, 2)] : @ tile (15, 15) connect wire 1 (in_BUS1_S2_T1) to out_BUS1_S0_T1
# data[(31, 30)] : @ tile (15, 15) connect wire 2 (in_BUS1_S2_T0) to out_BUS1_S3_T0

0000010E 00000088
# data[(7, 0)] : lut_value = 0x88

F500010E 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF00010E 0A00E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_BYPASS=0x2
# data[(29, 28)]: bit2: REG_CONST= 0x0

0004010E 00000005
# data[(3, 0)] : @ tile (15, 16) connect wire 5 (out_BUS1_S2_T0) to bit0

0005010E 00000006
# data[(3, 0)] : @ tile (15, 16) connect wire 6 (out_BUS1_S1_T1) to bit1

0008010E 00200000
# data[(21, 20)] : @ tile (15, 16) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S2_T0

0009010E 00201C00
# data[(11, 10)] : @ tile (15, 16) connect wire 3 (pe_out_res_p) to out_BUS1_S1_T0
# data[(13, 12)] : @ tile (15, 16) connect wire 1 (in_BUS1_S2_T1) to out_BUS1_S1_T1
# data[(21, 20)] : @ tile (15, 16) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S2_T0

00080117 00000000
# data[(31, 30)] : @ tile (16, 7) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S3_T0

F1000118 000000FF
# data[(15, 0)] : init `data1` reg with const `255`

FF000118 0202F008
# data[(5, 0)] : alu_op = mux
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0
# data[(25, 24)]:  bit0: REG_BYPASS=0x2

00020118 00000009
# data[(3, 0)] : @ tile (16, 8) connect wire 9 (out_BUS16_S2_T4) to data0

00040118 00000006
# data[(3, 0)] : @ tile (16, 8) connect wire 6 (out_BUS1_S2_T1) to bit0

00080118 20300000
# data[(21, 20)] : @ tile (16, 8) connect wire 3 (pe_out_res) to out_BUS16_S2_T0
# data[(29, 28)] : @ tile (16, 8) connect wire 2 (in_BUS16_S3_T4) to out_BUS16_S2_T4

00090118 00800002
# data[(1, 0)] : @ tile (16, 8) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S0_T0
# data[(23, 22)] : @ tile (16, 8) connect wire 2 (in_BUS1_S3_T1) to out_BUS1_S2_T1

00000119 00000001
# data[(2, 0)] : @ tile (16, 9) connect wire 1 (in_0_BUS1_S2_T0) to out_0_BUS1_S0_T0

00010119 00008000
# data[(15, 14)] : @ tile (16, 9) connect wire 2 (in_0_BUS16_S3_T2) to out_0_BUS16_S1_T2

FF00011A 000AF000
# data[(5, 0)] : alu_op = add
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

0002011A 00000005
# data[(3, 0)] : @ tile (16, 10) connect wire 5 (out_BUS16_S2_T0) to data0

0003011A 00000007
# data[(3, 0)] : @ tile (16, 10) connect wire 7 (out_BUS16_S1_T2) to data1

0008011A C0200000
# data[(15, 14)] : @ tile (16, 10) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S1_T2
# data[(21, 20)] : @ tile (16, 10) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S2_T0
# data[(31, 30)] : @ tile (16, 10) connect wire 3 (pe_out_res) to out_BUS16_S3_T0

0009011A 00000001
# data[(1, 0)] : @ tile (16, 10) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S0_T0

F000011B 00000002
# data[(15, 0)] : init `data0` reg with const `2`

FF00011B 0008F005
# data[(5, 0)] : alu_op = ule
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2

0003011B 00000009
# data[(3, 0)] : @ tile (16, 11) connect wire 9 (out_BUS16_S1_T4) to data1

0008011B 00080002
# data[(1, 0)] : @ tile (16, 11) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S0_T0
# data[(19, 18)] : @ tile (16, 11) connect wire 2 (in_BUS16_S3_T4) to out_BUS16_S1_T4
# data[(25, 24)] : @ tile (16, 11) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S2_T2

0009011B 00003801
# data[(1, 0)] : @ tile (16, 11) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S0_T0
# data[(11, 10)] : @ tile (16, 11) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S1_T0
# data[(13, 12)] : @ tile (16, 11) connect wire 3 (pe_out_res_p) to out_BUS1_S1_T1

F100011C 00000007
# data[(15, 0)] : init `data1` reg with const `7`

FF00011C 0002F04F
# data[(5, 0)] : alu_op = ashr
# data[(6, 6)] : unsigned=0x1
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0

0002011C 00000000
# data[(3, 0)] : @ tile (16, 12) connect wire 0 (in_BUS16_S2_T0) to data0

0008011C 400000C2
# data[(1, 0)] : @ tile (16, 12) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S0_T0
# data[(7, 6)] : @ tile (16, 12) connect wire 3 (pe_out_res) to out_BUS16_S0_T3
# data[(11, 10)] : @ tile (16, 12) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S1_T0
# data[(25, 24)] : @ tile (16, 12) connect wire 0 (in_BUS16_S0_T2) to out_BUS16_S2_T2
# data[(31, 30)] : @ tile (16, 12) connect wire 1 (in_BUS16_S1_T0) to out_BUS16_S3_T0

0009011C 00000001
# data[(1, 0)] : @ tile (16, 12) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S0_T0

0000011D 00000001
# data[(2, 0)] : @ tile (16, 13) connect wire 1 (in_0_BUS1_S2_T0) to out_0_BUS1_S0_T0

0100011D 00012000
# data[(47, 45)] : @ tile (16, 13) connect wire 1 (in_0_BUS1_S1_T0) to out_0_BUS1_S3_T0
# data[(50, 48)] : @ tile (16, 13) connect wire 1 (in_0_BUS1_S1_T1) to out_0_BUS1_S3_T1

0001011D 00000841
# data[(1, 0)] : @ tile (16, 13) connect wire 1 (in_0_BUS16_S2_T0) to out_0_BUS16_S0_T0
# data[(7, 6)] : @ tile (16, 13) connect wire 1 (in_0_BUS16_S2_T3) to out_0_BUS16_S0_T3
# data[(11, 10)] : @ tile (16, 13) connect wire 2 (in_0_BUS16_S3_T0) to out_0_BUS16_S1_T0
# data[(21, 20)] : @ tile (16, 13) connect wire 0 (in_0_BUS16_S0_T0) to out_0_BUS16_S2_T0
# data[(25, 24)] : @ tile (16, 13) connect wire 0 (in_0_BUS16_S0_T2) to out_0_BUS16_S2_T2

F100011E 00000007
# data[(15, 0)] : init `data1` reg with const `7`

FF00011E 0002F04F
# data[(5, 0)] : alu_op = ashr
# data[(6, 6)] : unsigned=0x1
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_CONST= 0x0

0002011E 00000000
# data[(3, 0)] : @ tile (16, 14) connect wire 0 (in_BUS16_S2_T0) to data0

0008011E 03200000
# data[(21, 20)] : @ tile (16, 14) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S2_T0
# data[(25, 24)] : @ tile (16, 14) connect wire 3 (pe_out_res) to out_BUS16_S2_T2

0108011E 0000002C
# data[(35, 34)] : @ tile (16, 14) connect wire 3 (pe_out_res) to out_BUS16_S3_T2
# data[(37, 36)] : @ tile (16, 14) connect wire 2 (in_BUS16_S2_T3) to out_BUS16_S3_T3

0009011E 00000001
# data[(1, 0)] : @ tile (16, 14) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S0_T0

0000011F 00000088
# data[(7, 0)] : lut_value = 0x88

F500011F 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF00011F 0A00E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_BYPASS=0x2
# data[(27, 26)]: bit1: REG_BYPASS=0x2
# data[(29, 28)]: bit2: REG_CONST= 0x0

0004011F 00000005
# data[(3, 0)] : @ tile (16, 15) connect wire 5 (out_BUS1_S2_T0) to bit0

0005011F 00000005
# data[(3, 0)] : @ tile (16, 15) connect wire 5 (out_BUS1_S1_T0) to bit1

0009011F 00000400
# data[(11, 10)] : @ tile (16, 15) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S1_T0
# data[(21, 20)] : @ tile (16, 15) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S2_T0

00090120 00200000
# data[(21, 20)] : @ tile (16, 16) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S2_T0

00090124 00000000
# data[(11, 10)] : @ tile (17, 2) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S1_T0

00090125 00000000
# data[(21, 20)] : @ tile (17, 3) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S2_T0

00090126 00000000
# data[(21, 20)] : @ tile (17, 4) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S2_T0

00000127 00000000
# data[(32, 30)] : @ tile (17, 5) connect wire 0 (in_0_BUS1_S0_T0) to out_0_BUS1_S2_T0

01000127 00000000
# data[(32, 30)] : @ tile (17, 5) connect wire 0 (in_0_BUS1_S0_T0) to out_0_BUS1_S2_T0

00090128 00000000
# data[(21, 20)] : @ tile (17, 6) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S2_T0

00090129 00000000
# data[(21, 20)] : @ tile (17, 7) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S2_T0

0009012A 00000000
# data[(21, 20)] : @ tile (17, 8) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S2_T0

0000012B 00000000
# data[(32, 30)] : @ tile (17, 9) connect wire 0 (in_0_BUS1_S0_T0) to out_0_BUS1_S2_T0

0100012B 00000000
# data[(32, 30)] : @ tile (17, 9) connect wire 0 (in_0_BUS1_S0_T0) to out_0_BUS1_S2_T0

0001012B 00000020
# data[(5, 4)] : @ tile (17, 9) connect wire 2 (in_0_BUS16_S3_T2) to out_0_BUS16_S0_T2

F000012C 00000002
# data[(15, 0)] : init `data0` reg with const `2`

FF00012C 0008F005
# data[(5, 0)] : alu_op = ule
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_CONST= 0x0
# data[(19, 18)]: data1: REG_BYPASS=0x2

0003012C 00000007
# data[(3, 0)] : @ tile (17, 10) connect wire 7 (out_BUS16_S1_T2) to data1

0008012C 00004000
# data[(15, 14)] : @ tile (17, 10) connect wire 1 (in_BUS16_S2_T2) to out_BUS16_S1_T2

0009012C 00000003
# data[(1, 0)] : @ tile (17, 10) connect wire 3 (pe_out_res_p) to out_BUS1_S0_T0
# data[(21, 20)] : @ tile (17, 10) connect wire 0 (in_BUS1_S0_T0) to out_BUS1_S2_T0

0000012D 00000088
# data[(7, 0)] : lut_value = 0x88

F300012D 00000001
# data[(0, 0)] : init `bit0` reg with const `1`

F500012D 00000000
# data[(0, 0)] : init `bit2` reg with const `0`

FF00012D 0800E00E
# data[(5, 0)] : alu_op = lut ; 0xE
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_LUT=0xE
# data[(25, 24)]: bit0: REG_CONST= 0x0
# data[(27, 26)]: bit1: REG_BYPASS=0x2
# data[(29, 28)]: bit2: REG_CONST= 0x0

0005012D 00000006
# data[(3, 0)] : @ tile (17, 11) connect wire 6 (out_BUS1_S1_T1) to bit1

0009012D 0020200D
# data[(1, 0)] : @ tile (17, 11) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S0_T0
# data[(3, 2)] : @ tile (17, 11) connect wire 3 (pe_out_res_p) to out_BUS1_S0_T1
# data[(13, 12)] : @ tile (17, 11) connect wire 2 (in_BUS1_S3_T1) to out_BUS1_S1_T1
# data[(21, 20)] : @ tile (17, 11) connect wire 2 (in_BUS1_S3_T0) to out_BUS1_S2_T0

FF00012E 000AF000
# data[(5, 0)] : alu_op = add
# data[(6, 6)] : unsigned=0x0
# data[(15, 12] : flag_sel: PE_FLAG_PE=0xF
# data[(17, 16)]: data0: REG_BYPASS=0x2
# data[(19, 18)]: data1: REG_BYPASS=0x2

0002012E 00000005
# data[(3, 0)] : @ tile (17, 12) connect wire 5 (out_BUS16_S2_T0) to data0

0003012E 00000005
# data[(3, 0)] : @ tile (17, 12) connect wire 5 (out_BUS16_S1_T0) to data1

0008012E C0200000
# data[(11, 10)] : @ tile (17, 12) connect wire 0 (in_BUS16_S0_T0) to out_BUS16_S1_T0
# data[(21, 20)] : @ tile (17, 12) connect wire 2 (in_BUS16_S3_T0) to out_BUS16_S2_T0
# data[(31, 30)] : @ tile (17, 12) connect wire 3 (pe_out_res) to out_BUS16_S3_T0

0009012E 00000005
# data[(1, 0)] : @ tile (17, 12) connect wire 1 (in_BUS1_S2_T0) to out_BUS1_S0_T0
# data[(3, 2)] : @ tile (17, 12) connect wire 1 (in_BUS1_S2_T1) to out_BUS1_S0_T1

0100012F 00024000
# data[(47, 45)] : @ tile (17, 13) connect wire 2 (in_0_BUS1_S2_T0) to out_0_BUS1_S3_T0
# data[(50, 48)] : @ tile (17, 13) connect wire 2 (in_0_BUS1_S2_T1) to out_0_BUS1_S3_T1

0001012F 00200000
# data[(21, 20)] : @ tile (17, 13) connect wire 2 (in_0_BUS16_S3_T0) to out_0_BUS16_S2_T0

00000136 00000003
# data[(0, 0)] : output # 0x1
# data[(1, 1)] : one-bit # 0x1


# Configure side 0 (right side) io1bit tiles as 16bit output bus;
# assumes output is tile 36 (io16bit_0x24)

00000026 00000001
00000038 00000001
0000004A 00000001
0000005C 00000001
0000006E 00000001
00000080 00000001
00000092 00000001
000000A4 00000001
000000B6 00000001
000000C8 00000001
000000DA 00000001
000000EC 00000001
000000FE 00000001
00000110 00000001
00000122 00000001
00000134 00000001

