Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr  9 09:58:21 2025
| Host         : LAPTOP-6R0BMEKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
SYNTH-10   Warning   Wide multiplier                3           
TIMING-18  Warning   Missing input or output delay  74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     83.368        0.000                      0                 1558        0.088        0.000                      0                 1558       54.305        0.000                       0                   577  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              83.368        0.000                      0                 1554        0.088        0.000                      0                 1554       54.305        0.000                       0                   577  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.052        0.000                      0                    4        1.132        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       83.368ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             83.368ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.478ns  (logic 8.926ns (32.484%)  route 18.552ns (67.516%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT2=3 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 116.012 - 111.111 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.614     5.198    sm/clk_IBUF_BUFG
    SLICE_X63Y69         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDRE (Prop_fdre_C_Q)         0.456     5.654 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=108, routed)         3.283     8.937    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X51Y73         LUT5 (Prop_lut5_I2_O)        0.150     9.087 r  sm/ram_reg_i_59/O
                         net (fo=4, routed)           1.447    10.534    sm/ram_reg_i_59_n_0
    SLICE_X59Y76         LUT6 (Prop_lut6_I5_O)        0.326    10.860 r  sm/temp_out0_i_108/O
                         net (fo=52, routed)          1.380    12.239    sm/M_sm_ra2[1]
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.124    12.363 r  sm/temp_out0_i_66/O
                         net (fo=27, routed)          3.422    15.785    sm/temp_out0_i_66_n_0
    SLICE_X46Y77         LUT2 (Prop_lut2_I0_O)        0.150    15.935 r  sm/temp_out0_i_96/O
                         net (fo=1, routed)           1.070    17.006    sm/temp_out0_i_96_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I0_O)        0.328    17.334 r  sm/temp_out0_i_30/O
                         net (fo=9, routed)           0.826    18.159    alum/M_alum_b[2]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.851    22.010 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.012    alum/temp_out0__0_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    23.530 r  alum/temp_out0__1/P[4]
                         net (fo=2, routed)           1.288    24.818    alum/temp_out0__1_n_101
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.124    24.942 r  alum/D_registers_q[7][23]_i_16/O
                         net (fo=1, routed)           0.000    24.942    alum/D_registers_q[7][23]_i_16_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.475 r  alum/D_registers_q_reg[7][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.475    alum/D_registers_q_reg[7][23]_i_4_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.592 r  alum/D_registers_q_reg[7][27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.592    alum/D_registers_q_reg[7][27]_i_4_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.915 f  alum/D_registers_q_reg[7][31]_i_23/O[1]
                         net (fo=1, routed)           0.591    26.507    sm/D_registers_q_reg[7][31][1]
    SLICE_X56Y83         LUT6 (Prop_lut6_I3_O)        0.306    26.813 f  sm/D_registers_q[7][29]_i_2/O
                         net (fo=2, routed)           0.822    27.635    sm/D_registers_q[7][29]_i_2_n_0
    SLICE_X56Y81         LUT5 (Prop_lut5_I1_O)        0.124    27.759 f  sm/D_states_q[7]_i_62/O
                         net (fo=2, routed)           0.314    28.073    sm/D_states_q[7]_i_62_n_0
    SLICE_X56Y82         LUT6 (Prop_lut6_I5_O)        0.124    28.197 f  sm/D_states_q[7]_i_25/O
                         net (fo=2, routed)           1.351    29.548    sm/D_states_q[7]_i_25_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I0_O)        0.124    29.672 f  sm/D_states_q[7]_i_11/O
                         net (fo=1, routed)           1.052    30.725    sm/D_states_q[7]_i_11_n_0
    SLICE_X58Y74         LUT6 (Prop_lut6_I4_O)        0.124    30.849 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.848    31.697    sm/D_states_q[7]_i_3_n_0
    SLICE_X58Y74         LUT6 (Prop_lut6_I1_O)        0.124    31.821 r  sm/D_states_q[7]_i_1/O
                         net (fo=22, routed)          0.855    32.676    sm/D_states_q[7]_i_1_n_0
    SLICE_X63Y71         FDSE                                         r  sm/D_states_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.497   116.012    sm/clk_IBUF_BUFG
    SLICE_X63Y71         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.272   116.284    
                         clock uncertainty           -0.035   116.249    
    SLICE_X63Y71         FDSE (Setup_fdse_C_CE)      -0.205   116.044    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.044    
                         arrival time                         -32.676    
  -------------------------------------------------------------------
                         slack                                 83.368    

Slack (MET) :             83.368ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep__1/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.478ns  (logic 8.926ns (32.484%)  route 18.552ns (67.516%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT2=3 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 116.012 - 111.111 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.614     5.198    sm/clk_IBUF_BUFG
    SLICE_X63Y69         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDRE (Prop_fdre_C_Q)         0.456     5.654 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=108, routed)         3.283     8.937    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X51Y73         LUT5 (Prop_lut5_I2_O)        0.150     9.087 r  sm/ram_reg_i_59/O
                         net (fo=4, routed)           1.447    10.534    sm/ram_reg_i_59_n_0
    SLICE_X59Y76         LUT6 (Prop_lut6_I5_O)        0.326    10.860 r  sm/temp_out0_i_108/O
                         net (fo=52, routed)          1.380    12.239    sm/M_sm_ra2[1]
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.124    12.363 r  sm/temp_out0_i_66/O
                         net (fo=27, routed)          3.422    15.785    sm/temp_out0_i_66_n_0
    SLICE_X46Y77         LUT2 (Prop_lut2_I0_O)        0.150    15.935 r  sm/temp_out0_i_96/O
                         net (fo=1, routed)           1.070    17.006    sm/temp_out0_i_96_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I0_O)        0.328    17.334 r  sm/temp_out0_i_30/O
                         net (fo=9, routed)           0.826    18.159    alum/M_alum_b[2]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.851    22.010 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.012    alum/temp_out0__0_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    23.530 r  alum/temp_out0__1/P[4]
                         net (fo=2, routed)           1.288    24.818    alum/temp_out0__1_n_101
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.124    24.942 r  alum/D_registers_q[7][23]_i_16/O
                         net (fo=1, routed)           0.000    24.942    alum/D_registers_q[7][23]_i_16_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.475 r  alum/D_registers_q_reg[7][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.475    alum/D_registers_q_reg[7][23]_i_4_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.592 r  alum/D_registers_q_reg[7][27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.592    alum/D_registers_q_reg[7][27]_i_4_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.915 f  alum/D_registers_q_reg[7][31]_i_23/O[1]
                         net (fo=1, routed)           0.591    26.507    sm/D_registers_q_reg[7][31][1]
    SLICE_X56Y83         LUT6 (Prop_lut6_I3_O)        0.306    26.813 f  sm/D_registers_q[7][29]_i_2/O
                         net (fo=2, routed)           0.822    27.635    sm/D_registers_q[7][29]_i_2_n_0
    SLICE_X56Y81         LUT5 (Prop_lut5_I1_O)        0.124    27.759 f  sm/D_states_q[7]_i_62/O
                         net (fo=2, routed)           0.314    28.073    sm/D_states_q[7]_i_62_n_0
    SLICE_X56Y82         LUT6 (Prop_lut6_I5_O)        0.124    28.197 f  sm/D_states_q[7]_i_25/O
                         net (fo=2, routed)           1.351    29.548    sm/D_states_q[7]_i_25_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I0_O)        0.124    29.672 f  sm/D_states_q[7]_i_11/O
                         net (fo=1, routed)           1.052    30.725    sm/D_states_q[7]_i_11_n_0
    SLICE_X58Y74         LUT6 (Prop_lut6_I4_O)        0.124    30.849 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.848    31.697    sm/D_states_q[7]_i_3_n_0
    SLICE_X58Y74         LUT6 (Prop_lut6_I1_O)        0.124    31.821 r  sm/D_states_q[7]_i_1/O
                         net (fo=22, routed)          0.855    32.676    sm/D_states_q[7]_i_1_n_0
    SLICE_X63Y71         FDSE                                         r  sm/D_states_q_reg[0]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.497   116.012    sm/clk_IBUF_BUFG
    SLICE_X63Y71         FDSE                                         r  sm/D_states_q_reg[0]_rep__1/C
                         clock pessimism              0.272   116.284    
                         clock uncertainty           -0.035   116.249    
    SLICE_X63Y71         FDSE (Setup_fdse_C_CE)      -0.205   116.044    sm/D_states_q_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                        116.044    
                         arrival time                         -32.676    
  -------------------------------------------------------------------
                         slack                                 83.368    

Slack (MET) :             83.374ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.391ns  (logic 8.926ns (32.587%)  route 18.465ns (67.413%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT2=3 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 115.946 - 111.111 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.614     5.198    sm/clk_IBUF_BUFG
    SLICE_X63Y69         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDRE (Prop_fdre_C_Q)         0.456     5.654 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=108, routed)         3.283     8.937    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X51Y73         LUT5 (Prop_lut5_I2_O)        0.150     9.087 r  sm/ram_reg_i_59/O
                         net (fo=4, routed)           1.447    10.534    sm/ram_reg_i_59_n_0
    SLICE_X59Y76         LUT6 (Prop_lut6_I5_O)        0.326    10.860 r  sm/temp_out0_i_108/O
                         net (fo=52, routed)          1.380    12.239    sm/M_sm_ra2[1]
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.124    12.363 r  sm/temp_out0_i_66/O
                         net (fo=27, routed)          3.422    15.785    sm/temp_out0_i_66_n_0
    SLICE_X46Y77         LUT2 (Prop_lut2_I0_O)        0.150    15.935 r  sm/temp_out0_i_96/O
                         net (fo=1, routed)           1.070    17.006    sm/temp_out0_i_96_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I0_O)        0.328    17.334 r  sm/temp_out0_i_30/O
                         net (fo=9, routed)           0.826    18.159    alum/M_alum_b[2]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.851    22.010 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.012    alum/temp_out0__0_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    23.530 r  alum/temp_out0__1/P[4]
                         net (fo=2, routed)           1.288    24.818    alum/temp_out0__1_n_101
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.124    24.942 r  alum/D_registers_q[7][23]_i_16/O
                         net (fo=1, routed)           0.000    24.942    alum/D_registers_q[7][23]_i_16_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.475 r  alum/D_registers_q_reg[7][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.475    alum/D_registers_q_reg[7][23]_i_4_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.592 r  alum/D_registers_q_reg[7][27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.592    alum/D_registers_q_reg[7][27]_i_4_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.915 f  alum/D_registers_q_reg[7][31]_i_23/O[1]
                         net (fo=1, routed)           0.591    26.507    sm/D_registers_q_reg[7][31][1]
    SLICE_X56Y83         LUT6 (Prop_lut6_I3_O)        0.306    26.813 f  sm/D_registers_q[7][29]_i_2/O
                         net (fo=2, routed)           0.822    27.635    sm/D_registers_q[7][29]_i_2_n_0
    SLICE_X56Y81         LUT5 (Prop_lut5_I1_O)        0.124    27.759 f  sm/D_states_q[7]_i_62/O
                         net (fo=2, routed)           0.314    28.073    sm/D_states_q[7]_i_62_n_0
    SLICE_X56Y82         LUT6 (Prop_lut6_I5_O)        0.124    28.197 f  sm/D_states_q[7]_i_25/O
                         net (fo=2, routed)           1.351    29.548    sm/D_states_q[7]_i_25_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I0_O)        0.124    29.672 f  sm/D_states_q[7]_i_11/O
                         net (fo=1, routed)           1.052    30.725    sm/D_states_q[7]_i_11_n_0
    SLICE_X58Y74         LUT6 (Prop_lut6_I4_O)        0.124    30.849 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.848    31.697    sm/D_states_q[7]_i_3_n_0
    SLICE_X58Y74         LUT6 (Prop_lut6_I1_O)        0.124    31.821 r  sm/D_states_q[7]_i_1/O
                         net (fo=22, routed)          0.768    32.589    sm/D_states_q[7]_i_1_n_0
    SLICE_X57Y71         FDRE                                         r  sm/D_states_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.431   115.946    sm/clk_IBUF_BUFG
    SLICE_X57Y71         FDRE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.258   116.204    
                         clock uncertainty           -0.035   116.169    
    SLICE_X57Y71         FDRE (Setup_fdre_C_CE)      -0.205   115.964    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        115.964    
                         arrival time                         -32.589    
  -------------------------------------------------------------------
                         slack                                 83.374    

Slack (MET) :             83.492ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.276ns  (logic 8.926ns (32.725%)  route 18.350ns (67.275%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT2=3 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 115.948 - 111.111 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.614     5.198    sm/clk_IBUF_BUFG
    SLICE_X63Y69         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDRE (Prop_fdre_C_Q)         0.456     5.654 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=108, routed)         3.283     8.937    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X51Y73         LUT5 (Prop_lut5_I2_O)        0.150     9.087 r  sm/ram_reg_i_59/O
                         net (fo=4, routed)           1.447    10.534    sm/ram_reg_i_59_n_0
    SLICE_X59Y76         LUT6 (Prop_lut6_I5_O)        0.326    10.860 r  sm/temp_out0_i_108/O
                         net (fo=52, routed)          1.380    12.239    sm/M_sm_ra2[1]
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.124    12.363 r  sm/temp_out0_i_66/O
                         net (fo=27, routed)          3.422    15.785    sm/temp_out0_i_66_n_0
    SLICE_X46Y77         LUT2 (Prop_lut2_I0_O)        0.150    15.935 r  sm/temp_out0_i_96/O
                         net (fo=1, routed)           1.070    17.006    sm/temp_out0_i_96_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I0_O)        0.328    17.334 r  sm/temp_out0_i_30/O
                         net (fo=9, routed)           0.826    18.159    alum/M_alum_b[2]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.851    22.010 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.012    alum/temp_out0__0_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    23.530 r  alum/temp_out0__1/P[4]
                         net (fo=2, routed)           1.288    24.818    alum/temp_out0__1_n_101
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.124    24.942 r  alum/D_registers_q[7][23]_i_16/O
                         net (fo=1, routed)           0.000    24.942    alum/D_registers_q[7][23]_i_16_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.475 r  alum/D_registers_q_reg[7][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.475    alum/D_registers_q_reg[7][23]_i_4_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.592 r  alum/D_registers_q_reg[7][27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.592    alum/D_registers_q_reg[7][27]_i_4_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.915 f  alum/D_registers_q_reg[7][31]_i_23/O[1]
                         net (fo=1, routed)           0.591    26.507    sm/D_registers_q_reg[7][31][1]
    SLICE_X56Y83         LUT6 (Prop_lut6_I3_O)        0.306    26.813 f  sm/D_registers_q[7][29]_i_2/O
                         net (fo=2, routed)           0.822    27.635    sm/D_registers_q[7][29]_i_2_n_0
    SLICE_X56Y81         LUT5 (Prop_lut5_I1_O)        0.124    27.759 f  sm/D_states_q[7]_i_62/O
                         net (fo=2, routed)           0.314    28.073    sm/D_states_q[7]_i_62_n_0
    SLICE_X56Y82         LUT6 (Prop_lut6_I5_O)        0.124    28.197 f  sm/D_states_q[7]_i_25/O
                         net (fo=2, routed)           1.351    29.548    sm/D_states_q[7]_i_25_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I0_O)        0.124    29.672 f  sm/D_states_q[7]_i_11/O
                         net (fo=1, routed)           1.052    30.725    sm/D_states_q[7]_i_11_n_0
    SLICE_X58Y74         LUT6 (Prop_lut6_I4_O)        0.124    30.849 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.848    31.697    sm/D_states_q[7]_i_3_n_0
    SLICE_X58Y74         LUT6 (Prop_lut6_I1_O)        0.124    31.821 r  sm/D_states_q[7]_i_1/O
                         net (fo=22, routed)          0.653    32.474    sm/D_states_q[7]_i_1_n_0
    SLICE_X57Y68         FDSE                                         r  sm/D_states_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.433   115.948    sm/clk_IBUF_BUFG
    SLICE_X57Y68         FDSE                                         r  sm/D_states_q_reg[5]/C
                         clock pessimism              0.258   116.206    
                         clock uncertainty           -0.035   116.171    
    SLICE_X57Y68         FDSE (Setup_fdse_C_CE)      -0.205   115.966    sm/D_states_q_reg[5]
  -------------------------------------------------------------------
                         required time                        115.966    
                         arrival time                         -32.474    
  -------------------------------------------------------------------
                         slack                                 83.492    

Slack (MET) :             83.492ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[5]_rep/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.276ns  (logic 8.926ns (32.725%)  route 18.350ns (67.275%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT2=3 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 115.948 - 111.111 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.614     5.198    sm/clk_IBUF_BUFG
    SLICE_X63Y69         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDRE (Prop_fdre_C_Q)         0.456     5.654 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=108, routed)         3.283     8.937    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X51Y73         LUT5 (Prop_lut5_I2_O)        0.150     9.087 r  sm/ram_reg_i_59/O
                         net (fo=4, routed)           1.447    10.534    sm/ram_reg_i_59_n_0
    SLICE_X59Y76         LUT6 (Prop_lut6_I5_O)        0.326    10.860 r  sm/temp_out0_i_108/O
                         net (fo=52, routed)          1.380    12.239    sm/M_sm_ra2[1]
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.124    12.363 r  sm/temp_out0_i_66/O
                         net (fo=27, routed)          3.422    15.785    sm/temp_out0_i_66_n_0
    SLICE_X46Y77         LUT2 (Prop_lut2_I0_O)        0.150    15.935 r  sm/temp_out0_i_96/O
                         net (fo=1, routed)           1.070    17.006    sm/temp_out0_i_96_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I0_O)        0.328    17.334 r  sm/temp_out0_i_30/O
                         net (fo=9, routed)           0.826    18.159    alum/M_alum_b[2]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.851    22.010 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.012    alum/temp_out0__0_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    23.530 r  alum/temp_out0__1/P[4]
                         net (fo=2, routed)           1.288    24.818    alum/temp_out0__1_n_101
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.124    24.942 r  alum/D_registers_q[7][23]_i_16/O
                         net (fo=1, routed)           0.000    24.942    alum/D_registers_q[7][23]_i_16_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.475 r  alum/D_registers_q_reg[7][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.475    alum/D_registers_q_reg[7][23]_i_4_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.592 r  alum/D_registers_q_reg[7][27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.592    alum/D_registers_q_reg[7][27]_i_4_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.915 f  alum/D_registers_q_reg[7][31]_i_23/O[1]
                         net (fo=1, routed)           0.591    26.507    sm/D_registers_q_reg[7][31][1]
    SLICE_X56Y83         LUT6 (Prop_lut6_I3_O)        0.306    26.813 f  sm/D_registers_q[7][29]_i_2/O
                         net (fo=2, routed)           0.822    27.635    sm/D_registers_q[7][29]_i_2_n_0
    SLICE_X56Y81         LUT5 (Prop_lut5_I1_O)        0.124    27.759 f  sm/D_states_q[7]_i_62/O
                         net (fo=2, routed)           0.314    28.073    sm/D_states_q[7]_i_62_n_0
    SLICE_X56Y82         LUT6 (Prop_lut6_I5_O)        0.124    28.197 f  sm/D_states_q[7]_i_25/O
                         net (fo=2, routed)           1.351    29.548    sm/D_states_q[7]_i_25_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I0_O)        0.124    29.672 f  sm/D_states_q[7]_i_11/O
                         net (fo=1, routed)           1.052    30.725    sm/D_states_q[7]_i_11_n_0
    SLICE_X58Y74         LUT6 (Prop_lut6_I4_O)        0.124    30.849 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.848    31.697    sm/D_states_q[7]_i_3_n_0
    SLICE_X58Y74         LUT6 (Prop_lut6_I1_O)        0.124    31.821 r  sm/D_states_q[7]_i_1/O
                         net (fo=22, routed)          0.653    32.474    sm/D_states_q[7]_i_1_n_0
    SLICE_X57Y68         FDSE                                         r  sm/D_states_q_reg[5]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.433   115.948    sm/clk_IBUF_BUFG
    SLICE_X57Y68         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
                         clock pessimism              0.258   116.206    
                         clock uncertainty           -0.035   116.171    
    SLICE_X57Y68         FDSE (Setup_fdse_C_CE)      -0.205   115.966    sm/D_states_q_reg[5]_rep
  -------------------------------------------------------------------
                         required time                        115.966    
                         arrival time                         -32.474    
  -------------------------------------------------------------------
                         slack                                 83.492    

Slack (MET) :             83.492ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[5]_rep__0/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.276ns  (logic 8.926ns (32.725%)  route 18.350ns (67.275%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT2=3 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 115.948 - 111.111 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.614     5.198    sm/clk_IBUF_BUFG
    SLICE_X63Y69         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDRE (Prop_fdre_C_Q)         0.456     5.654 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=108, routed)         3.283     8.937    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X51Y73         LUT5 (Prop_lut5_I2_O)        0.150     9.087 r  sm/ram_reg_i_59/O
                         net (fo=4, routed)           1.447    10.534    sm/ram_reg_i_59_n_0
    SLICE_X59Y76         LUT6 (Prop_lut6_I5_O)        0.326    10.860 r  sm/temp_out0_i_108/O
                         net (fo=52, routed)          1.380    12.239    sm/M_sm_ra2[1]
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.124    12.363 r  sm/temp_out0_i_66/O
                         net (fo=27, routed)          3.422    15.785    sm/temp_out0_i_66_n_0
    SLICE_X46Y77         LUT2 (Prop_lut2_I0_O)        0.150    15.935 r  sm/temp_out0_i_96/O
                         net (fo=1, routed)           1.070    17.006    sm/temp_out0_i_96_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I0_O)        0.328    17.334 r  sm/temp_out0_i_30/O
                         net (fo=9, routed)           0.826    18.159    alum/M_alum_b[2]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.851    22.010 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.012    alum/temp_out0__0_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    23.530 r  alum/temp_out0__1/P[4]
                         net (fo=2, routed)           1.288    24.818    alum/temp_out0__1_n_101
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.124    24.942 r  alum/D_registers_q[7][23]_i_16/O
                         net (fo=1, routed)           0.000    24.942    alum/D_registers_q[7][23]_i_16_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.475 r  alum/D_registers_q_reg[7][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.475    alum/D_registers_q_reg[7][23]_i_4_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.592 r  alum/D_registers_q_reg[7][27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.592    alum/D_registers_q_reg[7][27]_i_4_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.915 f  alum/D_registers_q_reg[7][31]_i_23/O[1]
                         net (fo=1, routed)           0.591    26.507    sm/D_registers_q_reg[7][31][1]
    SLICE_X56Y83         LUT6 (Prop_lut6_I3_O)        0.306    26.813 f  sm/D_registers_q[7][29]_i_2/O
                         net (fo=2, routed)           0.822    27.635    sm/D_registers_q[7][29]_i_2_n_0
    SLICE_X56Y81         LUT5 (Prop_lut5_I1_O)        0.124    27.759 f  sm/D_states_q[7]_i_62/O
                         net (fo=2, routed)           0.314    28.073    sm/D_states_q[7]_i_62_n_0
    SLICE_X56Y82         LUT6 (Prop_lut6_I5_O)        0.124    28.197 f  sm/D_states_q[7]_i_25/O
                         net (fo=2, routed)           1.351    29.548    sm/D_states_q[7]_i_25_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I0_O)        0.124    29.672 f  sm/D_states_q[7]_i_11/O
                         net (fo=1, routed)           1.052    30.725    sm/D_states_q[7]_i_11_n_0
    SLICE_X58Y74         LUT6 (Prop_lut6_I4_O)        0.124    30.849 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.848    31.697    sm/D_states_q[7]_i_3_n_0
    SLICE_X58Y74         LUT6 (Prop_lut6_I1_O)        0.124    31.821 r  sm/D_states_q[7]_i_1/O
                         net (fo=22, routed)          0.653    32.474    sm/D_states_q[7]_i_1_n_0
    SLICE_X57Y68         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.433   115.948    sm/clk_IBUF_BUFG
    SLICE_X57Y68         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
                         clock pessimism              0.258   116.206    
                         clock uncertainty           -0.035   116.171    
    SLICE_X57Y68         FDSE (Setup_fdse_C_CE)      -0.205   115.966    sm/D_states_q_reg[5]_rep__0
  -------------------------------------------------------------------
                         required time                        115.966    
                         arrival time                         -32.474    
  -------------------------------------------------------------------
                         slack                                 83.492    

Slack (MET) :             83.528ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.303ns  (logic 8.926ns (32.692%)  route 18.377ns (67.308%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT2=3 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 116.012 - 111.111 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.614     5.198    sm/clk_IBUF_BUFG
    SLICE_X63Y69         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDRE (Prop_fdre_C_Q)         0.456     5.654 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=108, routed)         3.283     8.937    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X51Y73         LUT5 (Prop_lut5_I2_O)        0.150     9.087 r  sm/ram_reg_i_59/O
                         net (fo=4, routed)           1.447    10.534    sm/ram_reg_i_59_n_0
    SLICE_X59Y76         LUT6 (Prop_lut6_I5_O)        0.326    10.860 r  sm/temp_out0_i_108/O
                         net (fo=52, routed)          1.380    12.239    sm/M_sm_ra2[1]
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.124    12.363 r  sm/temp_out0_i_66/O
                         net (fo=27, routed)          3.422    15.785    sm/temp_out0_i_66_n_0
    SLICE_X46Y77         LUT2 (Prop_lut2_I0_O)        0.150    15.935 r  sm/temp_out0_i_96/O
                         net (fo=1, routed)           1.070    17.006    sm/temp_out0_i_96_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I0_O)        0.328    17.334 r  sm/temp_out0_i_30/O
                         net (fo=9, routed)           0.826    18.159    alum/M_alum_b[2]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.851    22.010 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.012    alum/temp_out0__0_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    23.530 r  alum/temp_out0__1/P[4]
                         net (fo=2, routed)           1.288    24.818    alum/temp_out0__1_n_101
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.124    24.942 r  alum/D_registers_q[7][23]_i_16/O
                         net (fo=1, routed)           0.000    24.942    alum/D_registers_q[7][23]_i_16_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.475 r  alum/D_registers_q_reg[7][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.475    alum/D_registers_q_reg[7][23]_i_4_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.592 r  alum/D_registers_q_reg[7][27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.592    alum/D_registers_q_reg[7][27]_i_4_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.915 f  alum/D_registers_q_reg[7][31]_i_23/O[1]
                         net (fo=1, routed)           0.591    26.507    sm/D_registers_q_reg[7][31][1]
    SLICE_X56Y83         LUT6 (Prop_lut6_I3_O)        0.306    26.813 f  sm/D_registers_q[7][29]_i_2/O
                         net (fo=2, routed)           0.822    27.635    sm/D_registers_q[7][29]_i_2_n_0
    SLICE_X56Y81         LUT5 (Prop_lut5_I1_O)        0.124    27.759 f  sm/D_states_q[7]_i_62/O
                         net (fo=2, routed)           0.314    28.073    sm/D_states_q[7]_i_62_n_0
    SLICE_X56Y82         LUT6 (Prop_lut6_I5_O)        0.124    28.197 f  sm/D_states_q[7]_i_25/O
                         net (fo=2, routed)           1.351    29.548    sm/D_states_q[7]_i_25_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I0_O)        0.124    29.672 f  sm/D_states_q[7]_i_11/O
                         net (fo=1, routed)           1.052    30.725    sm/D_states_q[7]_i_11_n_0
    SLICE_X58Y74         LUT6 (Prop_lut6_I4_O)        0.124    30.849 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.848    31.697    sm/D_states_q[7]_i_3_n_0
    SLICE_X58Y74         LUT6 (Prop_lut6_I1_O)        0.124    31.821 r  sm/D_states_q[7]_i_1/O
                         net (fo=22, routed)          0.680    32.501    sm/D_states_q[7]_i_1_n_0
    SLICE_X61Y70         FDRE                                         r  sm/D_states_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.497   116.012    sm/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.258   116.270    
                         clock uncertainty           -0.035   116.235    
    SLICE_X61Y70         FDRE (Setup_fdre_C_CE)      -0.205   116.030    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.030    
                         arrival time                         -32.501    
  -------------------------------------------------------------------
                         slack                                 83.528    

Slack (MET) :             83.528ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.303ns  (logic 8.926ns (32.692%)  route 18.377ns (67.308%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT2=3 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 116.012 - 111.111 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.614     5.198    sm/clk_IBUF_BUFG
    SLICE_X63Y69         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDRE (Prop_fdre_C_Q)         0.456     5.654 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=108, routed)         3.283     8.937    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X51Y73         LUT5 (Prop_lut5_I2_O)        0.150     9.087 r  sm/ram_reg_i_59/O
                         net (fo=4, routed)           1.447    10.534    sm/ram_reg_i_59_n_0
    SLICE_X59Y76         LUT6 (Prop_lut6_I5_O)        0.326    10.860 r  sm/temp_out0_i_108/O
                         net (fo=52, routed)          1.380    12.239    sm/M_sm_ra2[1]
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.124    12.363 r  sm/temp_out0_i_66/O
                         net (fo=27, routed)          3.422    15.785    sm/temp_out0_i_66_n_0
    SLICE_X46Y77         LUT2 (Prop_lut2_I0_O)        0.150    15.935 r  sm/temp_out0_i_96/O
                         net (fo=1, routed)           1.070    17.006    sm/temp_out0_i_96_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I0_O)        0.328    17.334 r  sm/temp_out0_i_30/O
                         net (fo=9, routed)           0.826    18.159    alum/M_alum_b[2]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.851    22.010 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.012    alum/temp_out0__0_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    23.530 r  alum/temp_out0__1/P[4]
                         net (fo=2, routed)           1.288    24.818    alum/temp_out0__1_n_101
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.124    24.942 r  alum/D_registers_q[7][23]_i_16/O
                         net (fo=1, routed)           0.000    24.942    alum/D_registers_q[7][23]_i_16_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.475 r  alum/D_registers_q_reg[7][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.475    alum/D_registers_q_reg[7][23]_i_4_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.592 r  alum/D_registers_q_reg[7][27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.592    alum/D_registers_q_reg[7][27]_i_4_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.915 f  alum/D_registers_q_reg[7][31]_i_23/O[1]
                         net (fo=1, routed)           0.591    26.507    sm/D_registers_q_reg[7][31][1]
    SLICE_X56Y83         LUT6 (Prop_lut6_I3_O)        0.306    26.813 f  sm/D_registers_q[7][29]_i_2/O
                         net (fo=2, routed)           0.822    27.635    sm/D_registers_q[7][29]_i_2_n_0
    SLICE_X56Y81         LUT5 (Prop_lut5_I1_O)        0.124    27.759 f  sm/D_states_q[7]_i_62/O
                         net (fo=2, routed)           0.314    28.073    sm/D_states_q[7]_i_62_n_0
    SLICE_X56Y82         LUT6 (Prop_lut6_I5_O)        0.124    28.197 f  sm/D_states_q[7]_i_25/O
                         net (fo=2, routed)           1.351    29.548    sm/D_states_q[7]_i_25_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I0_O)        0.124    29.672 f  sm/D_states_q[7]_i_11/O
                         net (fo=1, routed)           1.052    30.725    sm/D_states_q[7]_i_11_n_0
    SLICE_X58Y74         LUT6 (Prop_lut6_I4_O)        0.124    30.849 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.848    31.697    sm/D_states_q[7]_i_3_n_0
    SLICE_X58Y74         LUT6 (Prop_lut6_I1_O)        0.124    31.821 r  sm/D_states_q[7]_i_1/O
                         net (fo=22, routed)          0.680    32.501    sm/D_states_q[7]_i_1_n_0
    SLICE_X61Y70         FDRE                                         r  sm/D_states_q_reg[1]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.497   116.012    sm/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.258   116.270    
                         clock uncertainty           -0.035   116.235    
    SLICE_X61Y70         FDRE (Setup_fdre_C_CE)      -0.205   116.030    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.030    
                         arrival time                         -32.501    
  -------------------------------------------------------------------
                         slack                                 83.528    

Slack (MET) :             83.528ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.303ns  (logic 8.926ns (32.692%)  route 18.377ns (67.308%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT2=3 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 116.012 - 111.111 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.614     5.198    sm/clk_IBUF_BUFG
    SLICE_X63Y69         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDRE (Prop_fdre_C_Q)         0.456     5.654 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=108, routed)         3.283     8.937    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X51Y73         LUT5 (Prop_lut5_I2_O)        0.150     9.087 r  sm/ram_reg_i_59/O
                         net (fo=4, routed)           1.447    10.534    sm/ram_reg_i_59_n_0
    SLICE_X59Y76         LUT6 (Prop_lut6_I5_O)        0.326    10.860 r  sm/temp_out0_i_108/O
                         net (fo=52, routed)          1.380    12.239    sm/M_sm_ra2[1]
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.124    12.363 r  sm/temp_out0_i_66/O
                         net (fo=27, routed)          3.422    15.785    sm/temp_out0_i_66_n_0
    SLICE_X46Y77         LUT2 (Prop_lut2_I0_O)        0.150    15.935 r  sm/temp_out0_i_96/O
                         net (fo=1, routed)           1.070    17.006    sm/temp_out0_i_96_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I0_O)        0.328    17.334 r  sm/temp_out0_i_30/O
                         net (fo=9, routed)           0.826    18.159    alum/M_alum_b[2]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.851    22.010 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.012    alum/temp_out0__0_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    23.530 r  alum/temp_out0__1/P[4]
                         net (fo=2, routed)           1.288    24.818    alum/temp_out0__1_n_101
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.124    24.942 r  alum/D_registers_q[7][23]_i_16/O
                         net (fo=1, routed)           0.000    24.942    alum/D_registers_q[7][23]_i_16_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.475 r  alum/D_registers_q_reg[7][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.475    alum/D_registers_q_reg[7][23]_i_4_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.592 r  alum/D_registers_q_reg[7][27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.592    alum/D_registers_q_reg[7][27]_i_4_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.915 f  alum/D_registers_q_reg[7][31]_i_23/O[1]
                         net (fo=1, routed)           0.591    26.507    sm/D_registers_q_reg[7][31][1]
    SLICE_X56Y83         LUT6 (Prop_lut6_I3_O)        0.306    26.813 f  sm/D_registers_q[7][29]_i_2/O
                         net (fo=2, routed)           0.822    27.635    sm/D_registers_q[7][29]_i_2_n_0
    SLICE_X56Y81         LUT5 (Prop_lut5_I1_O)        0.124    27.759 f  sm/D_states_q[7]_i_62/O
                         net (fo=2, routed)           0.314    28.073    sm/D_states_q[7]_i_62_n_0
    SLICE_X56Y82         LUT6 (Prop_lut6_I5_O)        0.124    28.197 f  sm/D_states_q[7]_i_25/O
                         net (fo=2, routed)           1.351    29.548    sm/D_states_q[7]_i_25_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I0_O)        0.124    29.672 f  sm/D_states_q[7]_i_11/O
                         net (fo=1, routed)           1.052    30.725    sm/D_states_q[7]_i_11_n_0
    SLICE_X58Y74         LUT6 (Prop_lut6_I4_O)        0.124    30.849 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.848    31.697    sm/D_states_q[7]_i_3_n_0
    SLICE_X58Y74         LUT6 (Prop_lut6_I1_O)        0.124    31.821 r  sm/D_states_q[7]_i_1/O
                         net (fo=22, routed)          0.680    32.501    sm/D_states_q[7]_i_1_n_0
    SLICE_X61Y70         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.497   116.012    sm/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.258   116.270    
                         clock uncertainty           -0.035   116.235    
    SLICE_X61Y70         FDRE (Setup_fdre_C_CE)      -0.205   116.030    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        116.030    
                         arrival time                         -32.501    
  -------------------------------------------------------------------
                         slack                                 83.528    

Slack (MET) :             83.528ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.303ns  (logic 8.926ns (32.692%)  route 18.377ns (67.308%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT2=3 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 116.012 - 111.111 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.614     5.198    sm/clk_IBUF_BUFG
    SLICE_X63Y69         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDRE (Prop_fdre_C_Q)         0.456     5.654 r  sm/D_states_q_reg[2]_rep__0/Q
                         net (fo=108, routed)         3.283     8.937    sm/D_states_q_reg[2]_rep__0_n_0
    SLICE_X51Y73         LUT5 (Prop_lut5_I2_O)        0.150     9.087 r  sm/ram_reg_i_59/O
                         net (fo=4, routed)           1.447    10.534    sm/ram_reg_i_59_n_0
    SLICE_X59Y76         LUT6 (Prop_lut6_I5_O)        0.326    10.860 r  sm/temp_out0_i_108/O
                         net (fo=52, routed)          1.380    12.239    sm/M_sm_ra2[1]
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.124    12.363 r  sm/temp_out0_i_66/O
                         net (fo=27, routed)          3.422    15.785    sm/temp_out0_i_66_n_0
    SLICE_X46Y77         LUT2 (Prop_lut2_I0_O)        0.150    15.935 r  sm/temp_out0_i_96/O
                         net (fo=1, routed)           1.070    17.006    sm/temp_out0_i_96_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I0_O)        0.328    17.334 r  sm/temp_out0_i_30/O
                         net (fo=9, routed)           0.826    18.159    alum/M_alum_b[2]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.851    22.010 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    22.012    alum/temp_out0__0_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    23.530 r  alum/temp_out0__1/P[4]
                         net (fo=2, routed)           1.288    24.818    alum/temp_out0__1_n_101
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.124    24.942 r  alum/D_registers_q[7][23]_i_16/O
                         net (fo=1, routed)           0.000    24.942    alum/D_registers_q[7][23]_i_16_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.475 r  alum/D_registers_q_reg[7][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.475    alum/D_registers_q_reg[7][23]_i_4_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.592 r  alum/D_registers_q_reg[7][27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.592    alum/D_registers_q_reg[7][27]_i_4_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.915 f  alum/D_registers_q_reg[7][31]_i_23/O[1]
                         net (fo=1, routed)           0.591    26.507    sm/D_registers_q_reg[7][31][1]
    SLICE_X56Y83         LUT6 (Prop_lut6_I3_O)        0.306    26.813 f  sm/D_registers_q[7][29]_i_2/O
                         net (fo=2, routed)           0.822    27.635    sm/D_registers_q[7][29]_i_2_n_0
    SLICE_X56Y81         LUT5 (Prop_lut5_I1_O)        0.124    27.759 f  sm/D_states_q[7]_i_62/O
                         net (fo=2, routed)           0.314    28.073    sm/D_states_q[7]_i_62_n_0
    SLICE_X56Y82         LUT6 (Prop_lut6_I5_O)        0.124    28.197 f  sm/D_states_q[7]_i_25/O
                         net (fo=2, routed)           1.351    29.548    sm/D_states_q[7]_i_25_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I0_O)        0.124    29.672 f  sm/D_states_q[7]_i_11/O
                         net (fo=1, routed)           1.052    30.725    sm/D_states_q[7]_i_11_n_0
    SLICE_X58Y74         LUT6 (Prop_lut6_I4_O)        0.124    30.849 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.848    31.697    sm/D_states_q[7]_i_3_n_0
    SLICE_X58Y74         LUT6 (Prop_lut6_I1_O)        0.124    31.821 r  sm/D_states_q[7]_i_1/O
                         net (fo=22, routed)          0.680    32.501    sm/D_states_q[7]_i_1_n_0
    SLICE_X61Y70         FDRE                                         r  sm/D_states_q_reg[1]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.497   116.012    sm/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sm/D_states_q_reg[1]_rep__1/C
                         clock pessimism              0.258   116.270    
                         clock uncertainty           -0.035   116.235    
    SLICE_X61Y70         FDRE (Setup_fdre_C_CE)      -0.205   116.030    sm/D_states_q_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                        116.030    
                         arrival time                         -32.501    
  -------------------------------------------------------------------
                         slack                                 83.528    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.406%)  route 0.269ns (65.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.588     1.532    sr1/clk_IBUF_BUFG
    SLICE_X65Y83         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.269     1.942    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X64Y83         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.856     2.046    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y83         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.545    
    SLICE_X64Y83         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.854    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.406%)  route 0.269ns (65.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.588     1.532    sr1/clk_IBUF_BUFG
    SLICE_X65Y83         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.269     1.942    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X64Y83         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.856     2.046    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y83         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.545    
    SLICE_X64Y83         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.854    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.406%)  route 0.269ns (65.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.588     1.532    sr1/clk_IBUF_BUFG
    SLICE_X65Y83         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.269     1.942    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X64Y83         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.856     2.046    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X64Y83         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.545    
    SLICE_X64Y83         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.854    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.406%)  route 0.269ns (65.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.588     1.532    sr1/clk_IBUF_BUFG
    SLICE_X65Y83         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.269     1.942    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X64Y83         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.856     2.046    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X64Y83         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.545    
    SLICE_X64Y83         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.854    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (32.998%)  route 0.286ns (67.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.586     1.530    sr3/clk_IBUF_BUFG
    SLICE_X62Y81         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.286     1.957    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X64Y80         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.853     2.043    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y80         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.543    
    SLICE_X64Y80         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.853    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (32.998%)  route 0.286ns (67.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.586     1.530    sr3/clk_IBUF_BUFG
    SLICE_X62Y81         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.286     1.957    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X64Y80         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.853     2.043    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y80         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.543    
    SLICE_X64Y80         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.853    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (32.998%)  route 0.286ns (67.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.586     1.530    sr3/clk_IBUF_BUFG
    SLICE_X62Y81         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.286     1.957    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X64Y80         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.853     2.043    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X64Y80         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.543    
    SLICE_X64Y80         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.853    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (32.998%)  route 0.286ns (67.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.586     1.530    sr3/clk_IBUF_BUFG
    SLICE_X62Y81         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.286     1.957    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X64Y80         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.853     2.043    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X64Y80         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.543    
    SLICE_X64Y80         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.853    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.532%)  route 0.278ns (68.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.581     1.525    sr2/clk_IBUF_BUFG
    SLICE_X65Y76         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDRE (Prop_fdre_C_Q)         0.128     1.653 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.278     1.931    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X64Y75         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.847     2.037    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y75         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.537    
    SLICE_X64Y75         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.792    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.532%)  route 0.278ns (68.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.581     1.525    sr2/clk_IBUF_BUFG
    SLICE_X65Y76         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDRE (Prop_fdre_C_Q)         0.128     1.653 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.278     1.931    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X64Y75         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.847     2.037    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y75         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.537    
    SLICE_X64Y75         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.792    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y30   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y31   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X45Y76   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X47Y78   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X46Y82   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X47Y78   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X46Y82   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X58Y80   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X47Y82   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X64Y83   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X64Y83   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X64Y83   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X64Y83   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X64Y83   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X64Y83   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X64Y83   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X64Y83   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X64Y75   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X64Y75   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X64Y83   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X64Y83   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X64Y83   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X64Y83   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X64Y83   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X64Y83   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X64Y83   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X64Y83   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X64Y75   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X64Y75   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.132ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.052ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.627ns  (logic 0.934ns (20.184%)  route 3.693ns (79.816%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 116.012 - 111.111 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.612     5.196    sm/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sm/D_states_q_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 f  sm/D_states_q_reg[1]_rep__1/Q
                         net (fo=95, routed)          1.387     7.039    sm/D_states_q_reg[1]_rep__1_n_0
    SLICE_X61Y71         LUT2 (Prop_lut2_I1_O)        0.152     7.191 r  sm/D_debug_dff_q[3]_i_4/O
                         net (fo=12, routed)          1.608     8.800    sm/D_debug_dff_q[3]_i_4_n_0
    SLICE_X61Y75         LUT6 (Prop_lut6_I4_O)        0.326     9.126 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.698     9.823    fifo_reset_cond/AS[0]
    SLICE_X61Y79         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.497   116.012    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X61Y79         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258   116.270    
                         clock uncertainty           -0.035   116.235    
    SLICE_X61Y79         FDPE (Recov_fdpe_C_PRE)     -0.359   115.876    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.876    
                         arrival time                          -9.823    
  -------------------------------------------------------------------
                         slack                                106.052    

Slack (MET) :             106.052ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.627ns  (logic 0.934ns (20.184%)  route 3.693ns (79.816%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 116.012 - 111.111 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.612     5.196    sm/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sm/D_states_q_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 f  sm/D_states_q_reg[1]_rep__1/Q
                         net (fo=95, routed)          1.387     7.039    sm/D_states_q_reg[1]_rep__1_n_0
    SLICE_X61Y71         LUT2 (Prop_lut2_I1_O)        0.152     7.191 r  sm/D_debug_dff_q[3]_i_4/O
                         net (fo=12, routed)          1.608     8.800    sm/D_debug_dff_q[3]_i_4_n_0
    SLICE_X61Y75         LUT6 (Prop_lut6_I4_O)        0.326     9.126 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.698     9.823    fifo_reset_cond/AS[0]
    SLICE_X61Y79         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.497   116.012    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X61Y79         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258   116.270    
                         clock uncertainty           -0.035   116.235    
    SLICE_X61Y79         FDPE (Recov_fdpe_C_PRE)     -0.359   115.876    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.876    
                         arrival time                          -9.823    
  -------------------------------------------------------------------
                         slack                                106.052    

Slack (MET) :             106.052ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.627ns  (logic 0.934ns (20.184%)  route 3.693ns (79.816%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 116.012 - 111.111 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.612     5.196    sm/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sm/D_states_q_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 f  sm/D_states_q_reg[1]_rep__1/Q
                         net (fo=95, routed)          1.387     7.039    sm/D_states_q_reg[1]_rep__1_n_0
    SLICE_X61Y71         LUT2 (Prop_lut2_I1_O)        0.152     7.191 r  sm/D_debug_dff_q[3]_i_4/O
                         net (fo=12, routed)          1.608     8.800    sm/D_debug_dff_q[3]_i_4_n_0
    SLICE_X61Y75         LUT6 (Prop_lut6_I4_O)        0.326     9.126 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.698     9.823    fifo_reset_cond/AS[0]
    SLICE_X61Y79         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.497   116.012    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X61Y79         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258   116.270    
                         clock uncertainty           -0.035   116.235    
    SLICE_X61Y79         FDPE (Recov_fdpe_C_PRE)     -0.359   115.876    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.876    
                         arrival time                          -9.823    
  -------------------------------------------------------------------
                         slack                                106.052    

Slack (MET) :             106.052ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.627ns  (logic 0.934ns (20.184%)  route 3.693ns (79.816%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 116.012 - 111.111 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.612     5.196    sm/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  sm/D_states_q_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 f  sm/D_states_q_reg[1]_rep__1/Q
                         net (fo=95, routed)          1.387     7.039    sm/D_states_q_reg[1]_rep__1_n_0
    SLICE_X61Y71         LUT2 (Prop_lut2_I1_O)        0.152     7.191 r  sm/D_debug_dff_q[3]_i_4/O
                         net (fo=12, routed)          1.608     8.800    sm/D_debug_dff_q[3]_i_4_n_0
    SLICE_X61Y75         LUT6 (Prop_lut6_I4_O)        0.326     9.126 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.698     9.823    fifo_reset_cond/AS[0]
    SLICE_X61Y79         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.497   116.012    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X61Y79         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258   116.270    
                         clock uncertainty           -0.035   116.235    
    SLICE_X61Y79         FDPE (Recov_fdpe_C_PRE)     -0.359   115.876    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.876    
                         arrival time                          -9.823    
  -------------------------------------------------------------------
                         slack                                106.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.132ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.186ns (17.412%)  route 0.882ns (82.588%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.586     1.530    sm/clk_IBUF_BUFG
    SLICE_X62Y68         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDSE (Prop_fdse_C_Q)         0.141     1.671 r  sm/D_states_q_reg[7]/Q
                         net (fo=173, routed)         0.615     2.286    sm/D_states_q[7]
    SLICE_X61Y75         LUT6 (Prop_lut6_I1_O)        0.045     2.331 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.267     2.598    fifo_reset_cond/AS[0]
    SLICE_X61Y79         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.850     2.040    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X61Y79         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.561    
    SLICE_X61Y79         FDPE (Remov_fdpe_C_PRE)     -0.095     1.466    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           2.598    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.132ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.186ns (17.412%)  route 0.882ns (82.588%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.586     1.530    sm/clk_IBUF_BUFG
    SLICE_X62Y68         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDSE (Prop_fdse_C_Q)         0.141     1.671 r  sm/D_states_q_reg[7]/Q
                         net (fo=173, routed)         0.615     2.286    sm/D_states_q[7]
    SLICE_X61Y75         LUT6 (Prop_lut6_I1_O)        0.045     2.331 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.267     2.598    fifo_reset_cond/AS[0]
    SLICE_X61Y79         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.850     2.040    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X61Y79         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.561    
    SLICE_X61Y79         FDPE (Remov_fdpe_C_PRE)     -0.095     1.466    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           2.598    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.132ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.186ns (17.412%)  route 0.882ns (82.588%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.586     1.530    sm/clk_IBUF_BUFG
    SLICE_X62Y68         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDSE (Prop_fdse_C_Q)         0.141     1.671 r  sm/D_states_q_reg[7]/Q
                         net (fo=173, routed)         0.615     2.286    sm/D_states_q[7]
    SLICE_X61Y75         LUT6 (Prop_lut6_I1_O)        0.045     2.331 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.267     2.598    fifo_reset_cond/AS[0]
    SLICE_X61Y79         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.850     2.040    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X61Y79         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.561    
    SLICE_X61Y79         FDPE (Remov_fdpe_C_PRE)     -0.095     1.466    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           2.598    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.132ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.186ns (17.412%)  route 0.882ns (82.588%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.586     1.530    sm/clk_IBUF_BUFG
    SLICE_X62Y68         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDSE (Prop_fdse_C_Q)         0.141     1.671 r  sm/D_states_q_reg[7]/Q
                         net (fo=173, routed)         0.615     2.286    sm/D_states_q[7]
    SLICE_X61Y75         LUT6 (Prop_lut6_I1_O)        0.045     2.331 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.267     2.598    fifo_reset_cond/AS[0]
    SLICE_X61Y79         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.850     2.040    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X61Y79         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.561    
    SLICE_X61Y79         FDPE (Remov_fdpe_C_PRE)     -0.095     1.466    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           2.598    
  -------------------------------------------------------------------
                         slack                                  1.132    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.865ns  (logic 11.625ns (31.534%)  route 25.240ns (68.466%))
  Logic Levels:           33  (CARRY4=9 LUT2=4 LUT3=3 LUT5=7 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.536     5.120    L_reg/clk_IBUF_BUFG
    SLICE_X43Y76         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.456     5.576 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=20, routed)          1.007     6.583    L_reg/M_sm_pac[7]
    SLICE_X33Y72         LUT2 (Prop_lut2_I1_O)        0.150     6.733 r  L_reg/L_4050d12b_remainder0_carry_i_19/O
                         net (fo=3, routed)           0.579     7.312    L_reg/L_4050d12b_remainder0_carry_i_19_n_0
    SLICE_X35Y71         LUT6 (Prop_lut6_I3_O)        0.326     7.638 r  L_reg/L_4050d12b_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.804     8.442    L_reg/L_4050d12b_remainder0_carry_i_27_n_0
    SLICE_X33Y71         LUT5 (Prop_lut5_I0_O)        0.152     8.594 r  L_reg/L_4050d12b_remainder0_carry_i_15/O
                         net (fo=9, routed)           1.479    10.073    L_reg/L_4050d12b_remainder0_carry_i_15_n_0
    SLICE_X32Y67         LUT2 (Prop_lut2_I0_O)        0.360    10.433 f  L_reg/L_4050d12b_remainder0_carry_i_16/O
                         net (fo=1, routed)           0.943    11.376    L_reg/L_4050d12b_remainder0_carry_i_16_n_0
    SLICE_X32Y70         LUT6 (Prop_lut6_I5_O)        0.326    11.702 r  L_reg/L_4050d12b_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.815    12.517    L_reg/L_4050d12b_remainder0_carry_i_8_n_0
    SLICE_X35Y70         LUT2 (Prop_lut2_I0_O)        0.154    12.671 r  L_reg/L_4050d12b_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.571    13.243    aseg_driver/decimal_renderer/i__carry_i_6__3[2]
    SLICE_X34Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599    13.842 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.842    aseg_driver/decimal_renderer/L_4050d12b_remainder0_carry_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.061 f  aseg_driver/decimal_renderer/L_4050d12b_remainder0_carry__0/O[0]
                         net (fo=9, routed)           1.463    15.524    L_reg/L_4050d12b_remainder0[4]
    SLICE_X30Y70         LUT3 (Prop_lut3_I2_O)        0.319    15.843 f  L_reg/i__carry_i_26__0/O
                         net (fo=7, routed)           0.960    16.803    L_reg/i__carry_i_26__0_n_0
    SLICE_X34Y68         LUT5 (Prop_lut5_I3_O)        0.328    17.131 r  L_reg/aseg_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.680    17.811    L_reg/aseg_OBUF[0]_inst_i_11_n_0
    SLICE_X34Y68         LUT6 (Prop_lut6_I1_O)        0.124    17.935 f  L_reg/aseg_OBUF[0]_inst_i_6/O
                         net (fo=4, routed)           0.795    18.729    L_reg/aseg_OBUF[0]_inst_i_6_n_0
    SLICE_X32Y68         LUT5 (Prop_lut5_I3_O)        0.124    18.853 f  L_reg/i__carry_i_21__0/O
                         net (fo=2, routed)           0.674    19.528    L_reg/i__carry_i_21__0_n_0
    SLICE_X32Y68         LUT3 (Prop_lut3_I1_O)        0.152    19.680 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.600    20.279    L_reg/i__carry_i_12__0_n_0
    SLICE_X31Y67         LUT2 (Prop_lut2_I1_O)        0.326    20.605 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.331    20.936    aseg_driver/decimal_renderer/i__carry_i_14[0]
    SLICE_X31Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.443 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.443    aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__0/i__carry_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.557 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.557    aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.870 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.353    23.224    L_reg/L_4050d12b_remainder0_inferred__1/i__carry__2[3]
    SLICE_X30Y66         LUT5 (Prop_lut5_I4_O)        0.306    23.530 r  L_reg/i__carry_i_23/O
                         net (fo=12, routed)          0.950    24.480    aseg_driver/decimal_renderer/aseg_OBUF[0]_inst_i_3
    SLICE_X31Y66         LUT5 (Prop_lut5_I4_O)        0.124    24.604 r  aseg_driver/decimal_renderer/i__carry__0_i_11/O
                         net (fo=3, routed)           0.831    25.434    L_reg/L_4050d12b_remainder0_inferred__1/i__carry__0
    SLICE_X31Y65         LUT6 (Prop_lut6_I2_O)        0.124    25.558 f  L_reg/i__carry_i_25/O
                         net (fo=3, routed)           1.021    26.580    L_reg/i__carry_i_25_n_0
    SLICE_X31Y64         LUT5 (Prop_lut5_I2_O)        0.152    26.732 r  L_reg/i__carry_i_17/O
                         net (fo=2, routed)           0.671    27.403    L_reg/i__carry_i_17_n_0
    SLICE_X30Y62         LUT6 (Prop_lut6_I3_O)        0.326    27.729 r  L_reg/i__carry_i_5__2/O
                         net (fo=1, routed)           0.000    27.729    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15_0[2]
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    28.109 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.109    aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.226 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.226    aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.343 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.343    aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.562 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.810    29.372    aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X29Y64         LUT6 (Prop_lut6_I4_O)        0.295    29.667 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.407    30.074    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_38_n_0
    SLICE_X31Y63         LUT5 (Prop_lut5_I0_O)        0.124    30.198 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_30/O
                         net (fo=2, routed)           1.153    31.351    aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__0_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I0_O)        0.124    31.475 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.717    32.191    aseg_driver/ctr/aseg_OBUF[10]_inst_i_4
    SLICE_X33Y65         LUT3 (Prop_lut3_I2_O)        0.150    32.341 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.433    32.775    L_reg/aseg_OBUF[1]_inst_i_1_1
    SLICE_X33Y65         LUT6 (Prop_lut6_I2_O)        0.326    33.101 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.254    34.355    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X32Y63         LUT6 (Prop_lut6_I3_O)        0.124    34.479 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.938    38.417    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    41.985 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.985    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.459ns  (logic 11.633ns (31.906%)  route 24.826ns (68.094%))
  Logic Levels:           33  (CARRY4=9 LUT2=4 LUT3=3 LUT5=7 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.536     5.120    L_reg/clk_IBUF_BUFG
    SLICE_X43Y76         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.456     5.576 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=20, routed)          1.007     6.583    L_reg/M_sm_pac[7]
    SLICE_X33Y72         LUT2 (Prop_lut2_I1_O)        0.150     6.733 r  L_reg/L_4050d12b_remainder0_carry_i_19/O
                         net (fo=3, routed)           0.579     7.312    L_reg/L_4050d12b_remainder0_carry_i_19_n_0
    SLICE_X35Y71         LUT6 (Prop_lut6_I3_O)        0.326     7.638 r  L_reg/L_4050d12b_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.804     8.442    L_reg/L_4050d12b_remainder0_carry_i_27_n_0
    SLICE_X33Y71         LUT5 (Prop_lut5_I0_O)        0.152     8.594 r  L_reg/L_4050d12b_remainder0_carry_i_15/O
                         net (fo=9, routed)           1.479    10.073    L_reg/L_4050d12b_remainder0_carry_i_15_n_0
    SLICE_X32Y67         LUT2 (Prop_lut2_I0_O)        0.360    10.433 f  L_reg/L_4050d12b_remainder0_carry_i_16/O
                         net (fo=1, routed)           0.943    11.376    L_reg/L_4050d12b_remainder0_carry_i_16_n_0
    SLICE_X32Y70         LUT6 (Prop_lut6_I5_O)        0.326    11.702 r  L_reg/L_4050d12b_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.815    12.517    L_reg/L_4050d12b_remainder0_carry_i_8_n_0
    SLICE_X35Y70         LUT2 (Prop_lut2_I0_O)        0.154    12.671 r  L_reg/L_4050d12b_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.571    13.243    aseg_driver/decimal_renderer/i__carry_i_6__3[2]
    SLICE_X34Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599    13.842 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.842    aseg_driver/decimal_renderer/L_4050d12b_remainder0_carry_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.061 f  aseg_driver/decimal_renderer/L_4050d12b_remainder0_carry__0/O[0]
                         net (fo=9, routed)           1.463    15.524    L_reg/L_4050d12b_remainder0[4]
    SLICE_X30Y70         LUT3 (Prop_lut3_I2_O)        0.319    15.843 f  L_reg/i__carry_i_26__0/O
                         net (fo=7, routed)           0.960    16.803    L_reg/i__carry_i_26__0_n_0
    SLICE_X34Y68         LUT5 (Prop_lut5_I3_O)        0.328    17.131 r  L_reg/aseg_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.680    17.811    L_reg/aseg_OBUF[0]_inst_i_11_n_0
    SLICE_X34Y68         LUT6 (Prop_lut6_I1_O)        0.124    17.935 f  L_reg/aseg_OBUF[0]_inst_i_6/O
                         net (fo=4, routed)           0.795    18.729    L_reg/aseg_OBUF[0]_inst_i_6_n_0
    SLICE_X32Y68         LUT5 (Prop_lut5_I3_O)        0.124    18.853 f  L_reg/i__carry_i_21__0/O
                         net (fo=2, routed)           0.674    19.528    L_reg/i__carry_i_21__0_n_0
    SLICE_X32Y68         LUT3 (Prop_lut3_I1_O)        0.152    19.680 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.600    20.279    L_reg/i__carry_i_12__0_n_0
    SLICE_X31Y67         LUT2 (Prop_lut2_I1_O)        0.326    20.605 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.331    20.936    aseg_driver/decimal_renderer/i__carry_i_14[0]
    SLICE_X31Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.443 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.443    aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__0/i__carry_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.557 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.557    aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.870 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.353    23.224    L_reg/L_4050d12b_remainder0_inferred__1/i__carry__2[3]
    SLICE_X30Y66         LUT5 (Prop_lut5_I4_O)        0.306    23.530 r  L_reg/i__carry_i_23/O
                         net (fo=12, routed)          0.950    24.480    aseg_driver/decimal_renderer/aseg_OBUF[0]_inst_i_3
    SLICE_X31Y66         LUT5 (Prop_lut5_I4_O)        0.124    24.604 r  aseg_driver/decimal_renderer/i__carry__0_i_11/O
                         net (fo=3, routed)           0.831    25.434    L_reg/L_4050d12b_remainder0_inferred__1/i__carry__0
    SLICE_X31Y65         LUT6 (Prop_lut6_I2_O)        0.124    25.558 f  L_reg/i__carry_i_25/O
                         net (fo=3, routed)           1.021    26.580    L_reg/i__carry_i_25_n_0
    SLICE_X31Y64         LUT5 (Prop_lut5_I2_O)        0.152    26.732 r  L_reg/i__carry_i_17/O
                         net (fo=2, routed)           0.671    27.403    L_reg/i__carry_i_17_n_0
    SLICE_X30Y62         LUT6 (Prop_lut6_I3_O)        0.326    27.729 r  L_reg/i__carry_i_5__2/O
                         net (fo=1, routed)           0.000    27.729    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15_0[2]
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    28.109 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.109    aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.226 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.226    aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.343 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.343    aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.562 f  aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.810    29.372    aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X29Y64         LUT6 (Prop_lut6_I4_O)        0.295    29.667 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.407    30.074    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_38_n_0
    SLICE_X31Y63         LUT5 (Prop_lut5_I0_O)        0.124    30.198 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_30/O
                         net (fo=2, routed)           1.153    31.351    aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__0_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I0_O)        0.124    31.475 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.717    32.191    aseg_driver/ctr/aseg_OBUF[10]_inst_i_4
    SLICE_X33Y65         LUT3 (Prop_lut3_I2_O)        0.150    32.341 f  aseg_driver/ctr/aseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.433    32.775    L_reg/aseg_OBUF[1]_inst_i_1_1
    SLICE_X33Y65         LUT6 (Prop_lut6_I2_O)        0.326    33.101 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.256    34.356    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X32Y63         LUT6 (Prop_lut6_I1_O)        0.124    34.480 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.523    38.003    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.576    41.579 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.579    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.457ns  (logic 11.630ns (31.901%)  route 24.827ns (68.099%))
  Logic Levels:           33  (CARRY4=9 LUT2=4 LUT3=3 LUT5=7 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.536     5.120    L_reg/clk_IBUF_BUFG
    SLICE_X43Y76         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.456     5.576 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=20, routed)          1.007     6.583    L_reg/M_sm_pac[7]
    SLICE_X33Y72         LUT2 (Prop_lut2_I1_O)        0.150     6.733 r  L_reg/L_4050d12b_remainder0_carry_i_19/O
                         net (fo=3, routed)           0.579     7.312    L_reg/L_4050d12b_remainder0_carry_i_19_n_0
    SLICE_X35Y71         LUT6 (Prop_lut6_I3_O)        0.326     7.638 r  L_reg/L_4050d12b_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.804     8.442    L_reg/L_4050d12b_remainder0_carry_i_27_n_0
    SLICE_X33Y71         LUT5 (Prop_lut5_I0_O)        0.152     8.594 r  L_reg/L_4050d12b_remainder0_carry_i_15/O
                         net (fo=9, routed)           1.479    10.073    L_reg/L_4050d12b_remainder0_carry_i_15_n_0
    SLICE_X32Y67         LUT2 (Prop_lut2_I0_O)        0.360    10.433 f  L_reg/L_4050d12b_remainder0_carry_i_16/O
                         net (fo=1, routed)           0.943    11.376    L_reg/L_4050d12b_remainder0_carry_i_16_n_0
    SLICE_X32Y70         LUT6 (Prop_lut6_I5_O)        0.326    11.702 r  L_reg/L_4050d12b_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.815    12.517    L_reg/L_4050d12b_remainder0_carry_i_8_n_0
    SLICE_X35Y70         LUT2 (Prop_lut2_I0_O)        0.154    12.671 r  L_reg/L_4050d12b_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.571    13.243    aseg_driver/decimal_renderer/i__carry_i_6__3[2]
    SLICE_X34Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599    13.842 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.842    aseg_driver/decimal_renderer/L_4050d12b_remainder0_carry_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.061 f  aseg_driver/decimal_renderer/L_4050d12b_remainder0_carry__0/O[0]
                         net (fo=9, routed)           1.463    15.524    L_reg/L_4050d12b_remainder0[4]
    SLICE_X30Y70         LUT3 (Prop_lut3_I2_O)        0.319    15.843 f  L_reg/i__carry_i_26__0/O
                         net (fo=7, routed)           0.960    16.803    L_reg/i__carry_i_26__0_n_0
    SLICE_X34Y68         LUT5 (Prop_lut5_I3_O)        0.328    17.131 r  L_reg/aseg_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.680    17.811    L_reg/aseg_OBUF[0]_inst_i_11_n_0
    SLICE_X34Y68         LUT6 (Prop_lut6_I1_O)        0.124    17.935 f  L_reg/aseg_OBUF[0]_inst_i_6/O
                         net (fo=4, routed)           0.795    18.729    L_reg/aseg_OBUF[0]_inst_i_6_n_0
    SLICE_X32Y68         LUT5 (Prop_lut5_I3_O)        0.124    18.853 f  L_reg/i__carry_i_21__0/O
                         net (fo=2, routed)           0.674    19.528    L_reg/i__carry_i_21__0_n_0
    SLICE_X32Y68         LUT3 (Prop_lut3_I1_O)        0.152    19.680 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.600    20.279    L_reg/i__carry_i_12__0_n_0
    SLICE_X31Y67         LUT2 (Prop_lut2_I1_O)        0.326    20.605 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.331    20.936    aseg_driver/decimal_renderer/i__carry_i_14[0]
    SLICE_X31Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.443 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.443    aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__0/i__carry_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.557 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.557    aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.870 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.353    23.224    L_reg/L_4050d12b_remainder0_inferred__1/i__carry__2[3]
    SLICE_X30Y66         LUT5 (Prop_lut5_I4_O)        0.306    23.530 r  L_reg/i__carry_i_23/O
                         net (fo=12, routed)          0.950    24.480    aseg_driver/decimal_renderer/aseg_OBUF[0]_inst_i_3
    SLICE_X31Y66         LUT5 (Prop_lut5_I4_O)        0.124    24.604 r  aseg_driver/decimal_renderer/i__carry__0_i_11/O
                         net (fo=3, routed)           0.831    25.434    L_reg/L_4050d12b_remainder0_inferred__1/i__carry__0
    SLICE_X31Y65         LUT6 (Prop_lut6_I2_O)        0.124    25.558 f  L_reg/i__carry_i_25/O
                         net (fo=3, routed)           1.021    26.580    L_reg/i__carry_i_25_n_0
    SLICE_X31Y64         LUT5 (Prop_lut5_I2_O)        0.152    26.732 r  L_reg/i__carry_i_17/O
                         net (fo=2, routed)           0.671    27.403    L_reg/i__carry_i_17_n_0
    SLICE_X30Y62         LUT6 (Prop_lut6_I3_O)        0.326    27.729 r  L_reg/i__carry_i_5__2/O
                         net (fo=1, routed)           0.000    27.729    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15_0[2]
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    28.109 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.109    aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.226 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.226    aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.343 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.343    aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.562 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.810    29.372    aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X29Y64         LUT6 (Prop_lut6_I4_O)        0.295    29.667 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.407    30.074    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_38_n_0
    SLICE_X31Y63         LUT5 (Prop_lut5_I0_O)        0.124    30.198 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_30/O
                         net (fo=2, routed)           1.153    31.351    aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__0_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I0_O)        0.124    31.475 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.717    32.191    aseg_driver/ctr/aseg_OBUF[10]_inst_i_4
    SLICE_X33Y65         LUT3 (Prop_lut3_I2_O)        0.150    32.341 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.433    32.775    L_reg/aseg_OBUF[1]_inst_i_1_1
    SLICE_X33Y65         LUT6 (Prop_lut6_I2_O)        0.326    33.101 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.878    33.979    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X32Y63         LUT6 (Prop_lut6_I4_O)        0.124    34.103 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.901    38.004    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    41.577 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.577    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.911ns  (logic 11.580ns (32.247%)  route 24.331ns (67.753%))
  Logic Levels:           33  (CARRY4=9 LUT2=4 LUT3=3 LUT5=7 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.536     5.120    L_reg/clk_IBUF_BUFG
    SLICE_X43Y76         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.456     5.576 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=20, routed)          1.007     6.583    L_reg/M_sm_pac[7]
    SLICE_X33Y72         LUT2 (Prop_lut2_I1_O)        0.150     6.733 r  L_reg/L_4050d12b_remainder0_carry_i_19/O
                         net (fo=3, routed)           0.579     7.312    L_reg/L_4050d12b_remainder0_carry_i_19_n_0
    SLICE_X35Y71         LUT6 (Prop_lut6_I3_O)        0.326     7.638 r  L_reg/L_4050d12b_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.804     8.442    L_reg/L_4050d12b_remainder0_carry_i_27_n_0
    SLICE_X33Y71         LUT5 (Prop_lut5_I0_O)        0.152     8.594 r  L_reg/L_4050d12b_remainder0_carry_i_15/O
                         net (fo=9, routed)           1.479    10.073    L_reg/L_4050d12b_remainder0_carry_i_15_n_0
    SLICE_X32Y67         LUT2 (Prop_lut2_I0_O)        0.360    10.433 f  L_reg/L_4050d12b_remainder0_carry_i_16/O
                         net (fo=1, routed)           0.943    11.376    L_reg/L_4050d12b_remainder0_carry_i_16_n_0
    SLICE_X32Y70         LUT6 (Prop_lut6_I5_O)        0.326    11.702 r  L_reg/L_4050d12b_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.815    12.517    L_reg/L_4050d12b_remainder0_carry_i_8_n_0
    SLICE_X35Y70         LUT2 (Prop_lut2_I0_O)        0.154    12.671 r  L_reg/L_4050d12b_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.571    13.243    aseg_driver/decimal_renderer/i__carry_i_6__3[2]
    SLICE_X34Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599    13.842 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.842    aseg_driver/decimal_renderer/L_4050d12b_remainder0_carry_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.061 f  aseg_driver/decimal_renderer/L_4050d12b_remainder0_carry__0/O[0]
                         net (fo=9, routed)           1.463    15.524    L_reg/L_4050d12b_remainder0[4]
    SLICE_X30Y70         LUT3 (Prop_lut3_I2_O)        0.319    15.843 f  L_reg/i__carry_i_26__0/O
                         net (fo=7, routed)           0.960    16.803    L_reg/i__carry_i_26__0_n_0
    SLICE_X34Y68         LUT5 (Prop_lut5_I3_O)        0.328    17.131 r  L_reg/aseg_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.680    17.811    L_reg/aseg_OBUF[0]_inst_i_11_n_0
    SLICE_X34Y68         LUT6 (Prop_lut6_I1_O)        0.124    17.935 f  L_reg/aseg_OBUF[0]_inst_i_6/O
                         net (fo=4, routed)           0.795    18.729    L_reg/aseg_OBUF[0]_inst_i_6_n_0
    SLICE_X32Y68         LUT5 (Prop_lut5_I3_O)        0.124    18.853 f  L_reg/i__carry_i_21__0/O
                         net (fo=2, routed)           0.674    19.528    L_reg/i__carry_i_21__0_n_0
    SLICE_X32Y68         LUT3 (Prop_lut3_I1_O)        0.152    19.680 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.600    20.279    L_reg/i__carry_i_12__0_n_0
    SLICE_X31Y67         LUT2 (Prop_lut2_I1_O)        0.326    20.605 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.331    20.936    aseg_driver/decimal_renderer/i__carry_i_14[0]
    SLICE_X31Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.443 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.443    aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__0/i__carry_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.557 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.557    aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.870 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.353    23.224    L_reg/L_4050d12b_remainder0_inferred__1/i__carry__2[3]
    SLICE_X30Y66         LUT5 (Prop_lut5_I4_O)        0.306    23.530 r  L_reg/i__carry_i_23/O
                         net (fo=12, routed)          0.950    24.480    aseg_driver/decimal_renderer/aseg_OBUF[0]_inst_i_3
    SLICE_X31Y66         LUT5 (Prop_lut5_I4_O)        0.124    24.604 r  aseg_driver/decimal_renderer/i__carry__0_i_11/O
                         net (fo=3, routed)           0.831    25.434    L_reg/L_4050d12b_remainder0_inferred__1/i__carry__0
    SLICE_X31Y65         LUT6 (Prop_lut6_I2_O)        0.124    25.558 f  L_reg/i__carry_i_25/O
                         net (fo=3, routed)           1.021    26.580    L_reg/i__carry_i_25_n_0
    SLICE_X31Y64         LUT5 (Prop_lut5_I2_O)        0.152    26.732 r  L_reg/i__carry_i_17/O
                         net (fo=2, routed)           0.671    27.403    L_reg/i__carry_i_17_n_0
    SLICE_X30Y62         LUT6 (Prop_lut6_I3_O)        0.326    27.729 r  L_reg/i__carry_i_5__2/O
                         net (fo=1, routed)           0.000    27.729    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15_0[2]
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    28.109 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.109    aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.226 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.226    aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.343 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.343    aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.562 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.810    29.372    aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X29Y64         LUT6 (Prop_lut6_I4_O)        0.295    29.667 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.407    30.074    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_38_n_0
    SLICE_X31Y63         LUT5 (Prop_lut5_I0_O)        0.124    30.198 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_30/O
                         net (fo=2, routed)           1.153    31.351    aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__0_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I0_O)        0.124    31.475 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.717    32.191    aseg_driver/ctr/aseg_OBUF[10]_inst_i_4
    SLICE_X33Y65         LUT3 (Prop_lut3_I2_O)        0.150    32.341 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.433    32.775    L_reg/aseg_OBUF[1]_inst_i_1_1
    SLICE_X33Y65         LUT6 (Prop_lut6_I2_O)        0.326    33.101 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.083    34.183    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X33Y63         LUT6 (Prop_lut6_I3_O)        0.124    34.307 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.200    37.508    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.523    41.031 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.031    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.878ns  (logic 11.293ns (31.475%)  route 24.585ns (68.525%))
  Logic Levels:           32  (CARRY4=9 LUT2=5 LUT3=2 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.542     5.126    L_reg/clk_IBUF_BUFG
    SLICE_X44Y79         FDRE                                         r  L_reg/D_registers_q_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y79         FDRE (Prop_fdre_C_Q)         0.456     5.582 f  L_reg/D_registers_q_reg[3][6]/Q
                         net (fo=14, routed)          1.152     6.734    L_reg/M_sm_pbc[6]
    SLICE_X42Y78         LUT2 (Prop_lut2_I0_O)        0.124     6.858 r  L_reg/L_4050d12b_remainder0_carry_i_19__0/O
                         net (fo=3, routed)           0.173     7.031    L_reg/L_4050d12b_remainder0_carry_i_19__0_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I3_O)        0.124     7.155 r  L_reg/L_4050d12b_remainder0_carry_i_23__0/O
                         net (fo=1, routed)           0.801     7.956    L_reg/L_4050d12b_remainder0_carry_i_23__0_n_0
    SLICE_X42Y79         LUT5 (Prop_lut5_I1_O)        0.146     8.102 f  L_reg/L_4050d12b_remainder0_carry_i_13__0/O
                         net (fo=9, routed)           1.360     9.462    L_reg/L_4050d12b_remainder0_carry_i_13__0_n_0
    SLICE_X41Y77         LUT2 (Prop_lut2_I0_O)        0.328     9.790 f  L_reg/L_4050d12b_remainder0_carry_i_16__0/O
                         net (fo=1, routed)           0.807    10.597    L_reg/L_4050d12b_remainder0_carry_i_16__0_n_0
    SLICE_X41Y78         LUT6 (Prop_lut6_I3_O)        0.124    10.721 r  L_reg/L_4050d12b_remainder0_carry_i_8__0/O
                         net (fo=3, routed)           0.926    11.648    L_reg/L_4050d12b_remainder0_carry_i_8__0_n_0
    SLICE_X40Y77         LUT2 (Prop_lut2_I0_O)        0.150    11.798 r  L_reg/L_4050d12b_remainder0_carry_i_1__0/O
                         net (fo=1, routed)           0.551    12.349    bseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X38Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    12.947 r  bseg_driver/decimal_renderer/L_4050d12b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.947    bseg_driver/decimal_renderer/L_4050d12b_remainder0_carry_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.064 r  bseg_driver/decimal_renderer/L_4050d12b_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.064    bseg_driver/decimal_renderer/L_4050d12b_remainder0_carry__0_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.387 f  bseg_driver/decimal_renderer/L_4050d12b_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.788    14.175    L_reg/L_4050d12b_remainder0_1[9]
    SLICE_X36Y80         LUT5 (Prop_lut5_I2_O)        0.306    14.481 f  L_reg/i__carry_i_25__1/O
                         net (fo=9, routed)           1.297    15.778    L_reg/i__carry_i_25__1_n_0
    SLICE_X35Y79         LUT4 (Prop_lut4_I0_O)        0.152    15.930 r  L_reg/i__carry_i_30__0/O
                         net (fo=3, routed)           0.837    16.767    L_reg/i__carry_i_30__0_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.326    17.093 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=5, routed)           0.976    18.069    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X34Y79         LUT3 (Prop_lut3_I2_O)        0.150    18.219 f  L_reg/i__carry_i_21__2/O
                         net (fo=4, routed)           1.033    19.252    L_reg/i__carry_i_21__2_n_0
    SLICE_X34Y78         LUT3 (Prop_lut3_I0_O)        0.354    19.606 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.839    20.445    L_reg/i__carry_i_12__2_n_0
    SLICE_X32Y78         LUT2 (Prop_lut2_I1_O)        0.328    20.773 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.190    20.962    bseg_driver/decimal_renderer/i__carry_i_14__1[0]
    SLICE_X33Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.469 r  bseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.469    bseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__0/i__carry_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.583 r  bseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.583    bseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.917 f  bseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.967    22.884    L_reg/L_4050d12b_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X31Y78         LUT5 (Prop_lut5_I0_O)        0.303    23.187 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.862    24.049    L_reg/D_registers_q_reg[3][2]_1
    SLICE_X31Y77         LUT6 (Prop_lut6_I0_O)        0.124    24.173 f  L_reg/i__carry__0_i_14__1/O
                         net (fo=10, routed)          0.842    25.015    L_reg/i__carry__0_i_14__1_n_0
    SLICE_X31Y75         LUT5 (Prop_lut5_I4_O)        0.152    25.167 f  L_reg/i__carry_i_9__1/O
                         net (fo=7, routed)           0.732    25.900    L_reg/i__carry_i_9__1_n_0
    SLICE_X30Y75         LUT4 (Prop_lut4_I1_O)        0.326    26.226 f  L_reg/i__carry_i_19__3/O
                         net (fo=3, routed)           0.461    26.687    L_reg/i__carry_i_19__3_n_0
    SLICE_X28Y76         LUT2 (Prop_lut2_I1_O)        0.124    26.811 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.568    27.379    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21_0[0]
    SLICE_X29Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.905 r  bseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.905    bseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.019 r  bseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.019    bseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.241 r  bseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    29.069    bseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X28Y77         LUT6 (Prop_lut6_I4_O)        0.299    29.368 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36/O
                         net (fo=2, routed)           0.654    30.022    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36_n_0
    SLICE_X31Y76         LUT5 (Prop_lut5_I0_O)        0.124    30.146 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.790    30.936    L_reg/bseg_OBUF[10]_inst_i_3
    SLICE_X32Y76         LUT5 (Prop_lut5_I4_O)        0.124    31.060 r  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.785    31.845    L_reg/D_registers_q_reg[3][5]_0
    SLICE_X32Y77         LUT6 (Prop_lut6_I4_O)        0.124    31.969 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.552    33.521    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I3_O)        0.124    33.645 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.813    37.458    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.546    41.004 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.004    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.864ns  (logic 11.586ns (32.305%)  route 24.278ns (67.695%))
  Logic Levels:           33  (CARRY4=9 LUT2=4 LUT3=3 LUT5=7 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.536     5.120    L_reg/clk_IBUF_BUFG
    SLICE_X43Y76         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.456     5.576 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=20, routed)          1.007     6.583    L_reg/M_sm_pac[7]
    SLICE_X33Y72         LUT2 (Prop_lut2_I1_O)        0.150     6.733 r  L_reg/L_4050d12b_remainder0_carry_i_19/O
                         net (fo=3, routed)           0.579     7.312    L_reg/L_4050d12b_remainder0_carry_i_19_n_0
    SLICE_X35Y71         LUT6 (Prop_lut6_I3_O)        0.326     7.638 r  L_reg/L_4050d12b_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.804     8.442    L_reg/L_4050d12b_remainder0_carry_i_27_n_0
    SLICE_X33Y71         LUT5 (Prop_lut5_I0_O)        0.152     8.594 r  L_reg/L_4050d12b_remainder0_carry_i_15/O
                         net (fo=9, routed)           1.479    10.073    L_reg/L_4050d12b_remainder0_carry_i_15_n_0
    SLICE_X32Y67         LUT2 (Prop_lut2_I0_O)        0.360    10.433 f  L_reg/L_4050d12b_remainder0_carry_i_16/O
                         net (fo=1, routed)           0.943    11.376    L_reg/L_4050d12b_remainder0_carry_i_16_n_0
    SLICE_X32Y70         LUT6 (Prop_lut6_I5_O)        0.326    11.702 r  L_reg/L_4050d12b_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.815    12.517    L_reg/L_4050d12b_remainder0_carry_i_8_n_0
    SLICE_X35Y70         LUT2 (Prop_lut2_I0_O)        0.154    12.671 r  L_reg/L_4050d12b_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.571    13.243    aseg_driver/decimal_renderer/i__carry_i_6__3[2]
    SLICE_X34Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599    13.842 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.842    aseg_driver/decimal_renderer/L_4050d12b_remainder0_carry_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.061 f  aseg_driver/decimal_renderer/L_4050d12b_remainder0_carry__0/O[0]
                         net (fo=9, routed)           1.463    15.524    L_reg/L_4050d12b_remainder0[4]
    SLICE_X30Y70         LUT3 (Prop_lut3_I2_O)        0.319    15.843 f  L_reg/i__carry_i_26__0/O
                         net (fo=7, routed)           0.960    16.803    L_reg/i__carry_i_26__0_n_0
    SLICE_X34Y68         LUT5 (Prop_lut5_I3_O)        0.328    17.131 r  L_reg/aseg_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.680    17.811    L_reg/aseg_OBUF[0]_inst_i_11_n_0
    SLICE_X34Y68         LUT6 (Prop_lut6_I1_O)        0.124    17.935 f  L_reg/aseg_OBUF[0]_inst_i_6/O
                         net (fo=4, routed)           0.795    18.729    L_reg/aseg_OBUF[0]_inst_i_6_n_0
    SLICE_X32Y68         LUT5 (Prop_lut5_I3_O)        0.124    18.853 f  L_reg/i__carry_i_21__0/O
                         net (fo=2, routed)           0.674    19.528    L_reg/i__carry_i_21__0_n_0
    SLICE_X32Y68         LUT3 (Prop_lut3_I1_O)        0.152    19.680 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.600    20.279    L_reg/i__carry_i_12__0_n_0
    SLICE_X31Y67         LUT2 (Prop_lut2_I1_O)        0.326    20.605 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.331    20.936    aseg_driver/decimal_renderer/i__carry_i_14[0]
    SLICE_X31Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.443 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.443    aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__0/i__carry_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.557 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.557    aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.870 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.353    23.224    L_reg/L_4050d12b_remainder0_inferred__1/i__carry__2[3]
    SLICE_X30Y66         LUT5 (Prop_lut5_I4_O)        0.306    23.530 r  L_reg/i__carry_i_23/O
                         net (fo=12, routed)          0.950    24.480    aseg_driver/decimal_renderer/aseg_OBUF[0]_inst_i_3
    SLICE_X31Y66         LUT5 (Prop_lut5_I4_O)        0.124    24.604 r  aseg_driver/decimal_renderer/i__carry__0_i_11/O
                         net (fo=3, routed)           0.831    25.434    L_reg/L_4050d12b_remainder0_inferred__1/i__carry__0
    SLICE_X31Y65         LUT6 (Prop_lut6_I2_O)        0.124    25.558 f  L_reg/i__carry_i_25/O
                         net (fo=3, routed)           1.021    26.580    L_reg/i__carry_i_25_n_0
    SLICE_X31Y64         LUT5 (Prop_lut5_I2_O)        0.152    26.732 r  L_reg/i__carry_i_17/O
                         net (fo=2, routed)           0.671    27.403    L_reg/i__carry_i_17_n_0
    SLICE_X30Y62         LUT6 (Prop_lut6_I3_O)        0.326    27.729 r  L_reg/i__carry_i_5__2/O
                         net (fo=1, routed)           0.000    27.729    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15_0[2]
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    28.109 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.109    aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.226 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.226    aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.343 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.343    aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.562 f  aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.810    29.372    aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X29Y64         LUT6 (Prop_lut6_I4_O)        0.295    29.667 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.407    30.074    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_38_n_0
    SLICE_X31Y63         LUT5 (Prop_lut5_I0_O)        0.124    30.198 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_30/O
                         net (fo=2, routed)           1.153    31.351    aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__0_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I0_O)        0.124    31.475 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           0.717    32.191    aseg_driver/ctr/aseg_OBUF[10]_inst_i_4
    SLICE_X33Y65         LUT3 (Prop_lut3_I2_O)        0.150    32.341 f  aseg_driver/ctr/aseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.433    32.775    L_reg/aseg_OBUF[1]_inst_i_1_1
    SLICE_X33Y65         LUT6 (Prop_lut6_I2_O)        0.326    33.101 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.818    33.919    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X33Y63         LUT6 (Prop_lut6_I3_O)        0.124    34.043 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.412    37.455    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.529    40.984 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.984    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.716ns  (logic 11.241ns (31.474%)  route 24.475ns (68.526%))
  Logic Levels:           32  (CARRY4=9 LUT2=4 LUT3=2 LUT5=7 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.536     5.120    L_reg/clk_IBUF_BUFG
    SLICE_X43Y76         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.456     5.576 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=20, routed)          1.007     6.583    L_reg/M_sm_pac[7]
    SLICE_X33Y72         LUT2 (Prop_lut2_I1_O)        0.150     6.733 r  L_reg/L_4050d12b_remainder0_carry_i_19/O
                         net (fo=3, routed)           0.579     7.312    L_reg/L_4050d12b_remainder0_carry_i_19_n_0
    SLICE_X35Y71         LUT6 (Prop_lut6_I3_O)        0.326     7.638 r  L_reg/L_4050d12b_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.804     8.442    L_reg/L_4050d12b_remainder0_carry_i_27_n_0
    SLICE_X33Y71         LUT5 (Prop_lut5_I0_O)        0.152     8.594 r  L_reg/L_4050d12b_remainder0_carry_i_15/O
                         net (fo=9, routed)           1.479    10.073    L_reg/L_4050d12b_remainder0_carry_i_15_n_0
    SLICE_X32Y67         LUT2 (Prop_lut2_I0_O)        0.360    10.433 f  L_reg/L_4050d12b_remainder0_carry_i_16/O
                         net (fo=1, routed)           0.943    11.376    L_reg/L_4050d12b_remainder0_carry_i_16_n_0
    SLICE_X32Y70         LUT6 (Prop_lut6_I5_O)        0.326    11.702 r  L_reg/L_4050d12b_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.815    12.517    L_reg/L_4050d12b_remainder0_carry_i_8_n_0
    SLICE_X35Y70         LUT2 (Prop_lut2_I0_O)        0.154    12.671 r  L_reg/L_4050d12b_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.571    13.243    aseg_driver/decimal_renderer/i__carry_i_6__3[2]
    SLICE_X34Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599    13.842 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.842    aseg_driver/decimal_renderer/L_4050d12b_remainder0_carry_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.061 f  aseg_driver/decimal_renderer/L_4050d12b_remainder0_carry__0/O[0]
                         net (fo=9, routed)           1.463    15.524    L_reg/L_4050d12b_remainder0[4]
    SLICE_X30Y70         LUT3 (Prop_lut3_I2_O)        0.319    15.843 f  L_reg/i__carry_i_26__0/O
                         net (fo=7, routed)           0.960    16.803    L_reg/i__carry_i_26__0_n_0
    SLICE_X34Y68         LUT5 (Prop_lut5_I3_O)        0.328    17.131 r  L_reg/aseg_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.680    17.811    L_reg/aseg_OBUF[0]_inst_i_11_n_0
    SLICE_X34Y68         LUT6 (Prop_lut6_I1_O)        0.124    17.935 f  L_reg/aseg_OBUF[0]_inst_i_6/O
                         net (fo=4, routed)           0.795    18.729    L_reg/aseg_OBUF[0]_inst_i_6_n_0
    SLICE_X32Y68         LUT5 (Prop_lut5_I3_O)        0.124    18.853 f  L_reg/i__carry_i_21__0/O
                         net (fo=2, routed)           0.674    19.528    L_reg/i__carry_i_21__0_n_0
    SLICE_X32Y68         LUT3 (Prop_lut3_I1_O)        0.152    19.680 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.600    20.279    L_reg/i__carry_i_12__0_n_0
    SLICE_X31Y67         LUT2 (Prop_lut2_I1_O)        0.326    20.605 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.331    20.936    aseg_driver/decimal_renderer/i__carry_i_14[0]
    SLICE_X31Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.443 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.443    aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__0/i__carry_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.557 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.557    aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.870 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.353    23.224    L_reg/L_4050d12b_remainder0_inferred__1/i__carry__2[3]
    SLICE_X30Y66         LUT5 (Prop_lut5_I4_O)        0.306    23.530 r  L_reg/i__carry_i_23/O
                         net (fo=12, routed)          0.950    24.480    aseg_driver/decimal_renderer/aseg_OBUF[0]_inst_i_3
    SLICE_X31Y66         LUT5 (Prop_lut5_I4_O)        0.124    24.604 r  aseg_driver/decimal_renderer/i__carry__0_i_11/O
                         net (fo=3, routed)           0.831    25.434    L_reg/L_4050d12b_remainder0_inferred__1/i__carry__0
    SLICE_X31Y65         LUT6 (Prop_lut6_I2_O)        0.124    25.558 f  L_reg/i__carry_i_25/O
                         net (fo=3, routed)           1.021    26.580    L_reg/i__carry_i_25_n_0
    SLICE_X31Y64         LUT5 (Prop_lut5_I2_O)        0.152    26.732 r  L_reg/i__carry_i_17/O
                         net (fo=2, routed)           0.671    27.403    L_reg/i__carry_i_17_n_0
    SLICE_X30Y62         LUT6 (Prop_lut6_I3_O)        0.326    27.729 r  L_reg/i__carry_i_5__2/O
                         net (fo=1, routed)           0.000    27.729    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15_0[2]
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    28.109 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.109    aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.226 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.226    aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.343 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.343    aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.562 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.810    29.372    aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X29Y64         LUT6 (Prop_lut6_I4_O)        0.295    29.667 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.407    30.074    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_38_n_0
    SLICE_X31Y63         LUT5 (Prop_lut5_I0_O)        0.124    30.198 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_30/O
                         net (fo=2, routed)           1.153    31.351    aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__0_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I0_O)        0.124    31.475 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           1.044    32.518    L_reg/aseg_OBUF[0]_inst_i_1_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I4_O)        0.124    32.642 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.196    33.839    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X33Y63         LUT6 (Prop_lut6_I3_O)        0.124    33.963 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.337    37.300    aseg_OBUF[10]
    N1                   OBUF (Prop_obuf_I_O)         3.536    40.836 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.836    aseg[10]
    N1                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.662ns  (logic 11.292ns (31.664%)  route 24.370ns (68.336%))
  Logic Levels:           32  (CARRY4=9 LUT2=5 LUT3=2 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.542     5.126    L_reg/clk_IBUF_BUFG
    SLICE_X44Y79         FDRE                                         r  L_reg/D_registers_q_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y79         FDRE (Prop_fdre_C_Q)         0.456     5.582 f  L_reg/D_registers_q_reg[3][6]/Q
                         net (fo=14, routed)          1.152     6.734    L_reg/M_sm_pbc[6]
    SLICE_X42Y78         LUT2 (Prop_lut2_I0_O)        0.124     6.858 r  L_reg/L_4050d12b_remainder0_carry_i_19__0/O
                         net (fo=3, routed)           0.173     7.031    L_reg/L_4050d12b_remainder0_carry_i_19__0_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I3_O)        0.124     7.155 r  L_reg/L_4050d12b_remainder0_carry_i_23__0/O
                         net (fo=1, routed)           0.801     7.956    L_reg/L_4050d12b_remainder0_carry_i_23__0_n_0
    SLICE_X42Y79         LUT5 (Prop_lut5_I1_O)        0.146     8.102 f  L_reg/L_4050d12b_remainder0_carry_i_13__0/O
                         net (fo=9, routed)           1.360     9.462    L_reg/L_4050d12b_remainder0_carry_i_13__0_n_0
    SLICE_X41Y77         LUT2 (Prop_lut2_I0_O)        0.328     9.790 f  L_reg/L_4050d12b_remainder0_carry_i_16__0/O
                         net (fo=1, routed)           0.807    10.597    L_reg/L_4050d12b_remainder0_carry_i_16__0_n_0
    SLICE_X41Y78         LUT6 (Prop_lut6_I3_O)        0.124    10.721 r  L_reg/L_4050d12b_remainder0_carry_i_8__0/O
                         net (fo=3, routed)           0.926    11.648    L_reg/L_4050d12b_remainder0_carry_i_8__0_n_0
    SLICE_X40Y77         LUT2 (Prop_lut2_I0_O)        0.150    11.798 r  L_reg/L_4050d12b_remainder0_carry_i_1__0/O
                         net (fo=1, routed)           0.551    12.349    bseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X38Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    12.947 r  bseg_driver/decimal_renderer/L_4050d12b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.947    bseg_driver/decimal_renderer/L_4050d12b_remainder0_carry_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.064 r  bseg_driver/decimal_renderer/L_4050d12b_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.064    bseg_driver/decimal_renderer/L_4050d12b_remainder0_carry__0_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.387 f  bseg_driver/decimal_renderer/L_4050d12b_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.788    14.175    L_reg/L_4050d12b_remainder0_1[9]
    SLICE_X36Y80         LUT5 (Prop_lut5_I2_O)        0.306    14.481 f  L_reg/i__carry_i_25__1/O
                         net (fo=9, routed)           1.297    15.778    L_reg/i__carry_i_25__1_n_0
    SLICE_X35Y79         LUT4 (Prop_lut4_I0_O)        0.152    15.930 r  L_reg/i__carry_i_30__0/O
                         net (fo=3, routed)           0.837    16.767    L_reg/i__carry_i_30__0_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.326    17.093 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=5, routed)           0.976    18.069    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X34Y79         LUT3 (Prop_lut3_I2_O)        0.150    18.219 f  L_reg/i__carry_i_21__2/O
                         net (fo=4, routed)           1.033    19.252    L_reg/i__carry_i_21__2_n_0
    SLICE_X34Y78         LUT3 (Prop_lut3_I0_O)        0.354    19.606 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.839    20.445    L_reg/i__carry_i_12__2_n_0
    SLICE_X32Y78         LUT2 (Prop_lut2_I1_O)        0.328    20.773 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.190    20.962    bseg_driver/decimal_renderer/i__carry_i_14__1[0]
    SLICE_X33Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.469 r  bseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.469    bseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__0/i__carry_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.583 r  bseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.583    bseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.917 f  bseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.967    22.884    L_reg/L_4050d12b_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X31Y78         LUT5 (Prop_lut5_I0_O)        0.303    23.187 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.862    24.049    L_reg/D_registers_q_reg[3][2]_1
    SLICE_X31Y77         LUT6 (Prop_lut6_I0_O)        0.124    24.173 f  L_reg/i__carry__0_i_14__1/O
                         net (fo=10, routed)          0.842    25.015    L_reg/i__carry__0_i_14__1_n_0
    SLICE_X31Y75         LUT5 (Prop_lut5_I4_O)        0.152    25.167 f  L_reg/i__carry_i_9__1/O
                         net (fo=7, routed)           0.732    25.900    L_reg/i__carry_i_9__1_n_0
    SLICE_X30Y75         LUT4 (Prop_lut4_I1_O)        0.326    26.226 f  L_reg/i__carry_i_19__3/O
                         net (fo=3, routed)           0.461    26.687    L_reg/i__carry_i_19__3_n_0
    SLICE_X28Y76         LUT2 (Prop_lut2_I1_O)        0.124    26.811 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.568    27.379    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21_0[0]
    SLICE_X29Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.905 r  bseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.905    bseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.019 r  bseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.019    bseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.241 f  bseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    29.069    bseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X28Y77         LUT6 (Prop_lut6_I4_O)        0.299    29.368 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36/O
                         net (fo=2, routed)           0.654    30.022    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36_n_0
    SLICE_X31Y76         LUT5 (Prop_lut5_I0_O)        0.124    30.146 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.790    30.936    L_reg/bseg_OBUF[10]_inst_i_3
    SLICE_X32Y76         LUT5 (Prop_lut5_I4_O)        0.124    31.060 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.790    31.850    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1_0
    SLICE_X33Y77         LUT6 (Prop_lut6_I5_O)        0.124    31.974 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.472    33.447    L_reg/bseg[1]_0
    SLICE_X34Y72         LUT6 (Prop_lut6_I5_O)        0.124    33.571 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.672    37.243    bseg_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         3.545    40.788 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.788    bseg[6]
    R3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.666ns  (logic 11.243ns (31.524%)  route 24.423ns (68.476%))
  Logic Levels:           32  (CARRY4=9 LUT2=4 LUT3=2 LUT5=7 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.536     5.120    L_reg/clk_IBUF_BUFG
    SLICE_X43Y76         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.456     5.576 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=20, routed)          1.007     6.583    L_reg/M_sm_pac[7]
    SLICE_X33Y72         LUT2 (Prop_lut2_I1_O)        0.150     6.733 r  L_reg/L_4050d12b_remainder0_carry_i_19/O
                         net (fo=3, routed)           0.579     7.312    L_reg/L_4050d12b_remainder0_carry_i_19_n_0
    SLICE_X35Y71         LUT6 (Prop_lut6_I3_O)        0.326     7.638 r  L_reg/L_4050d12b_remainder0_carry_i_27/O
                         net (fo=1, routed)           0.804     8.442    L_reg/L_4050d12b_remainder0_carry_i_27_n_0
    SLICE_X33Y71         LUT5 (Prop_lut5_I0_O)        0.152     8.594 r  L_reg/L_4050d12b_remainder0_carry_i_15/O
                         net (fo=9, routed)           1.479    10.073    L_reg/L_4050d12b_remainder0_carry_i_15_n_0
    SLICE_X32Y67         LUT2 (Prop_lut2_I0_O)        0.360    10.433 f  L_reg/L_4050d12b_remainder0_carry_i_16/O
                         net (fo=1, routed)           0.943    11.376    L_reg/L_4050d12b_remainder0_carry_i_16_n_0
    SLICE_X32Y70         LUT6 (Prop_lut6_I5_O)        0.326    11.702 r  L_reg/L_4050d12b_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.815    12.517    L_reg/L_4050d12b_remainder0_carry_i_8_n_0
    SLICE_X35Y70         LUT2 (Prop_lut2_I0_O)        0.154    12.671 r  L_reg/L_4050d12b_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.571    13.243    aseg_driver/decimal_renderer/i__carry_i_6__3[2]
    SLICE_X34Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599    13.842 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.842    aseg_driver/decimal_renderer/L_4050d12b_remainder0_carry_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.061 f  aseg_driver/decimal_renderer/L_4050d12b_remainder0_carry__0/O[0]
                         net (fo=9, routed)           1.463    15.524    L_reg/L_4050d12b_remainder0[4]
    SLICE_X30Y70         LUT3 (Prop_lut3_I2_O)        0.319    15.843 f  L_reg/i__carry_i_26__0/O
                         net (fo=7, routed)           0.960    16.803    L_reg/i__carry_i_26__0_n_0
    SLICE_X34Y68         LUT5 (Prop_lut5_I3_O)        0.328    17.131 r  L_reg/aseg_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.680    17.811    L_reg/aseg_OBUF[0]_inst_i_11_n_0
    SLICE_X34Y68         LUT6 (Prop_lut6_I1_O)        0.124    17.935 f  L_reg/aseg_OBUF[0]_inst_i_6/O
                         net (fo=4, routed)           0.795    18.729    L_reg/aseg_OBUF[0]_inst_i_6_n_0
    SLICE_X32Y68         LUT5 (Prop_lut5_I3_O)        0.124    18.853 f  L_reg/i__carry_i_21__0/O
                         net (fo=2, routed)           0.674    19.528    L_reg/i__carry_i_21__0_n_0
    SLICE_X32Y68         LUT3 (Prop_lut3_I1_O)        0.152    19.680 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.600    20.279    L_reg/i__carry_i_12__0_n_0
    SLICE_X31Y67         LUT2 (Prop_lut2_I1_O)        0.326    20.605 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.331    20.936    aseg_driver/decimal_renderer/i__carry_i_14[0]
    SLICE_X31Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.443 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.443    aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__0/i__carry_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.557 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.557    aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.870 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.353    23.224    L_reg/L_4050d12b_remainder0_inferred__1/i__carry__2[3]
    SLICE_X30Y66         LUT5 (Prop_lut5_I4_O)        0.306    23.530 r  L_reg/i__carry_i_23/O
                         net (fo=12, routed)          0.950    24.480    aseg_driver/decimal_renderer/aseg_OBUF[0]_inst_i_3
    SLICE_X31Y66         LUT5 (Prop_lut5_I4_O)        0.124    24.604 r  aseg_driver/decimal_renderer/i__carry__0_i_11/O
                         net (fo=3, routed)           0.831    25.434    L_reg/L_4050d12b_remainder0_inferred__1/i__carry__0
    SLICE_X31Y65         LUT6 (Prop_lut6_I2_O)        0.124    25.558 f  L_reg/i__carry_i_25/O
                         net (fo=3, routed)           1.021    26.580    L_reg/i__carry_i_25_n_0
    SLICE_X31Y64         LUT5 (Prop_lut5_I2_O)        0.152    26.732 r  L_reg/i__carry_i_17/O
                         net (fo=2, routed)           0.671    27.403    L_reg/i__carry_i_17_n_0
    SLICE_X30Y62         LUT6 (Prop_lut6_I3_O)        0.326    27.729 r  L_reg/i__carry_i_5__2/O
                         net (fo=1, routed)           0.000    27.729    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15_0[2]
    SLICE_X30Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    28.109 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.109    aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.226 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.226    aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.343 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.343    aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.562 r  aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.810    29.372    aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X29Y64         LUT6 (Prop_lut6_I4_O)        0.295    29.667 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.407    30.074    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_38_n_0
    SLICE_X31Y63         LUT5 (Prop_lut5_I0_O)        0.124    30.198 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_30/O
                         net (fo=2, routed)           1.153    31.351    aseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__0_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I0_O)        0.124    31.475 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_24/O
                         net (fo=3, routed)           1.044    32.518    L_reg/aseg_OBUF[0]_inst_i_1_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I4_O)        0.124    32.642 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.180    33.822    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X33Y63         LUT6 (Prop_lut6_I2_O)        0.124    33.946 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.302    37.248    aseg_OBUF[6]
    M2                   OBUF (Prop_obuf_I_O)         3.538    40.786 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.786    aseg[6]
    M2                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.581ns  (logic 11.254ns (31.628%)  route 24.328ns (68.372%))
  Logic Levels:           32  (CARRY4=9 LUT2=5 LUT3=2 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.542     5.126    L_reg/clk_IBUF_BUFG
    SLICE_X44Y79         FDRE                                         r  L_reg/D_registers_q_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y79         FDRE (Prop_fdre_C_Q)         0.456     5.582 f  L_reg/D_registers_q_reg[3][6]/Q
                         net (fo=14, routed)          1.152     6.734    L_reg/M_sm_pbc[6]
    SLICE_X42Y78         LUT2 (Prop_lut2_I0_O)        0.124     6.858 r  L_reg/L_4050d12b_remainder0_carry_i_19__0/O
                         net (fo=3, routed)           0.173     7.031    L_reg/L_4050d12b_remainder0_carry_i_19__0_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I3_O)        0.124     7.155 r  L_reg/L_4050d12b_remainder0_carry_i_23__0/O
                         net (fo=1, routed)           0.801     7.956    L_reg/L_4050d12b_remainder0_carry_i_23__0_n_0
    SLICE_X42Y79         LUT5 (Prop_lut5_I1_O)        0.146     8.102 f  L_reg/L_4050d12b_remainder0_carry_i_13__0/O
                         net (fo=9, routed)           1.360     9.462    L_reg/L_4050d12b_remainder0_carry_i_13__0_n_0
    SLICE_X41Y77         LUT2 (Prop_lut2_I0_O)        0.328     9.790 f  L_reg/L_4050d12b_remainder0_carry_i_16__0/O
                         net (fo=1, routed)           0.807    10.597    L_reg/L_4050d12b_remainder0_carry_i_16__0_n_0
    SLICE_X41Y78         LUT6 (Prop_lut6_I3_O)        0.124    10.721 r  L_reg/L_4050d12b_remainder0_carry_i_8__0/O
                         net (fo=3, routed)           0.926    11.648    L_reg/L_4050d12b_remainder0_carry_i_8__0_n_0
    SLICE_X40Y77         LUT2 (Prop_lut2_I0_O)        0.150    11.798 r  L_reg/L_4050d12b_remainder0_carry_i_1__0/O
                         net (fo=1, routed)           0.551    12.349    bseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X38Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598    12.947 r  bseg_driver/decimal_renderer/L_4050d12b_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.947    bseg_driver/decimal_renderer/L_4050d12b_remainder0_carry_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.064 r  bseg_driver/decimal_renderer/L_4050d12b_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.064    bseg_driver/decimal_renderer/L_4050d12b_remainder0_carry__0_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.387 f  bseg_driver/decimal_renderer/L_4050d12b_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.788    14.175    L_reg/L_4050d12b_remainder0_1[9]
    SLICE_X36Y80         LUT5 (Prop_lut5_I2_O)        0.306    14.481 f  L_reg/i__carry_i_25__1/O
                         net (fo=9, routed)           1.297    15.778    L_reg/i__carry_i_25__1_n_0
    SLICE_X35Y79         LUT4 (Prop_lut4_I0_O)        0.152    15.930 r  L_reg/i__carry_i_30__0/O
                         net (fo=3, routed)           0.837    16.767    L_reg/i__carry_i_30__0_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I0_O)        0.326    17.093 f  L_reg/i__carry__0_i_9__1/O
                         net (fo=5, routed)           0.976    18.069    L_reg/i__carry__0_i_9__1_n_0
    SLICE_X34Y79         LUT3 (Prop_lut3_I2_O)        0.150    18.219 f  L_reg/i__carry_i_21__2/O
                         net (fo=4, routed)           1.033    19.252    L_reg/i__carry_i_21__2_n_0
    SLICE_X34Y78         LUT3 (Prop_lut3_I0_O)        0.354    19.606 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.839    20.445    L_reg/i__carry_i_12__2_n_0
    SLICE_X32Y78         LUT2 (Prop_lut2_I1_O)        0.328    20.773 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.190    20.962    bseg_driver/decimal_renderer/i__carry_i_14__1[0]
    SLICE_X33Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.469 r  bseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.469    bseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__0/i__carry_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.583 r  bseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.583    bseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.917 f  bseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.967    22.884    L_reg/L_4050d12b_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X31Y78         LUT5 (Prop_lut5_I0_O)        0.303    23.187 f  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.862    24.049    L_reg/D_registers_q_reg[3][2]_1
    SLICE_X31Y77         LUT6 (Prop_lut6_I0_O)        0.124    24.173 f  L_reg/i__carry__0_i_14__1/O
                         net (fo=10, routed)          0.842    25.015    L_reg/i__carry__0_i_14__1_n_0
    SLICE_X31Y75         LUT5 (Prop_lut5_I4_O)        0.152    25.167 f  L_reg/i__carry_i_9__1/O
                         net (fo=7, routed)           0.732    25.900    L_reg/i__carry_i_9__1_n_0
    SLICE_X30Y75         LUT4 (Prop_lut4_I1_O)        0.326    26.226 f  L_reg/i__carry_i_19__3/O
                         net (fo=3, routed)           0.461    26.687    L_reg/i__carry_i_19__3_n_0
    SLICE_X28Y76         LUT2 (Prop_lut2_I1_O)        0.124    26.811 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.568    27.379    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21_0[0]
    SLICE_X29Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    27.905 r  bseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.905    bseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.019 r  bseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.019    bseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.241 r  bseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    29.069    bseg_driver/decimal_renderer/L_4050d12b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X28Y77         LUT6 (Prop_lut6_I4_O)        0.299    29.368 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36/O
                         net (fo=2, routed)           0.654    30.022    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36_n_0
    SLICE_X31Y76         LUT5 (Prop_lut5_I0_O)        0.124    30.146 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.790    30.936    L_reg/bseg_OBUF[10]_inst_i_3
    SLICE_X32Y76         LUT5 (Prop_lut5_I4_O)        0.124    31.060 r  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.785    31.845    L_reg/D_registers_q_reg[3][5]_0
    SLICE_X32Y77         LUT6 (Prop_lut6_I4_O)        0.124    31.969 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.302    33.272    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I4_O)        0.124    33.396 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.805    37.201    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.507    40.707 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.707    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 forLoop_idx_0_110281124[2].cond_butt_dirs/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.847ns  (logic 1.431ns (77.487%)  route 0.416ns (22.513%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.590     1.534    forLoop_idx_0_110281124[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X60Y60         FDRE                                         r  forLoop_idx_0_110281124[2].cond_butt_dirs/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDRE (Prop_fdre_C_Q)         0.164     1.698 r  forLoop_idx_0_110281124[2].cond_butt_dirs/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.062     1.760    forLoop_idx_0_110281124[2].cond_butt_dirs/D_ctr_q_reg[2]
    SLICE_X61Y60         LUT6 (Prop_lut6_I4_O)        0.045     1.805 r  forLoop_idx_0_110281124[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_1/O
                         net (fo=16, routed)          0.354     2.159    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.381 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.381    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_110281124[1].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.856ns  (logic 1.413ns (76.113%)  route 0.443ns (23.887%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.589     1.533    forLoop_idx_0_110281124[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  forLoop_idx_0_110281124[1].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  forLoop_idx_0_110281124[1].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.098     1.772    forLoop_idx_0_110281124[1].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X64Y65         LUT6 (Prop_lut6_I2_O)        0.045     1.817 r  forLoop_idx_0_110281124[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=12, routed)          0.345     2.162    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.389 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.389    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_110281124[3].cond_butt_dirs/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.904ns  (logic 1.409ns (73.995%)  route 0.495ns (26.005%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.588     1.532    forLoop_idx_0_110281124[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X58Y63         FDRE                                         r  forLoop_idx_0_110281124[3].cond_butt_dirs/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  forLoop_idx_0_110281124[3].cond_butt_dirs/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.066     1.739    forLoop_idx_0_110281124[3].cond_butt_dirs/D_ctr_q_reg[2]
    SLICE_X59Y63         LUT6 (Prop_lut6_I4_O)        0.045     1.784 r  forLoop_idx_0_110281124[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           0.429     2.213    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.436 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.436    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_819759941[1].cond_butt_sel_desel/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.935ns  (logic 1.415ns (73.166%)  route 0.519ns (26.834%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.591     1.535    forLoop_idx_0_819759941[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X65Y60         FDRE                                         r  forLoop_idx_0_819759941[1].cond_butt_sel_desel/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_819759941[1].cond_butt_sel_desel/D_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.098     1.774    forLoop_idx_0_819759941[1].cond_butt_sel_desel/D_ctr_q_reg[0]
    SLICE_X64Y60         LUT6 (Prop_lut6_I2_O)        0.045     1.819 r  forLoop_idx_0_819759941[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=15, routed)          0.421     2.240    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.469 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.469    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_819759941[0].cond_butt_sel_desel/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.965ns  (logic 1.421ns (72.308%)  route 0.544ns (27.692%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.590     1.534    forLoop_idx_0_819759941[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y62         FDRE                                         r  forLoop_idx_0_819759941[0].cond_butt_sel_desel/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  forLoop_idx_0_819759941[0].cond_butt_sel_desel/D_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.108     1.783    forLoop_idx_0_819759941[0].cond_butt_sel_desel/D_ctr_q_reg[0]
    SLICE_X62Y62         LUT6 (Prop_lut6_I2_O)        0.045     1.828 r  forLoop_idx_0_819759941[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=26, routed)          0.436     2.264    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.498 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.498    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.001ns  (logic 1.416ns (70.752%)  route 0.585ns (29.248%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.592     1.536    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  cond_butt_next_play/D_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.108     1.785    cond_butt_next_play/D_ctr_q_reg[0]
    SLICE_X62Y57         LUT6 (Prop_lut6_I2_O)        0.045     1.830 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.477     2.307    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.537 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.537    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.165ns  (logic 1.383ns (63.870%)  route 0.782ns (36.130%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.552     1.496    display/clk_IBUF_BUFG
    SLICE_X47Y71         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.782     2.419    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.661 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.661    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.204ns  (logic 1.350ns (61.242%)  route 0.854ns (38.758%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.554     1.498    display/clk_IBUF_BUFG
    SLICE_X48Y72         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.854     2.493    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.701 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.701    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.222ns  (logic 1.373ns (61.795%)  route 0.849ns (38.205%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.551     1.495    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y74         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDPE (Prop_fdpe_C_Q)         0.141     1.636 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.849     2.485    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.717 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.717    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_110281124[0].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.254ns  (logic 1.435ns (63.659%)  route 0.819ns (36.341%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.588     1.532    forLoop_idx_0_110281124[0].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X60Y65         FDRE                                         r  forLoop_idx_0_110281124[0].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  forLoop_idx_0_110281124[0].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.093     1.789    forLoop_idx_0_110281124[0].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X61Y65         LUT6 (Prop_lut6_I2_O)        0.045     1.834 r  forLoop_idx_0_110281124[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_1/O
                         net (fo=14, routed)          0.726     2.560    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.785 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.785    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_110281124[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.223ns  (logic 1.500ns (28.719%)  route 3.723ns (71.281%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.723     5.223    forLoop_idx_0_110281124[1].cond_butt_dirs/sync/D[0]
    SLICE_X61Y66         FDRE                                         r  forLoop_idx_0_110281124[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.501     4.905    forLoop_idx_0_110281124[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X61Y66         FDRE                                         r  forLoop_idx_0_110281124[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_110281124[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.056ns  (logic 1.502ns (29.715%)  route 3.553ns (70.285%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.553     5.056    forLoop_idx_0_110281124[0].cond_butt_dirs/sync/D[0]
    SLICE_X58Y60         FDRE                                         r  forLoop_idx_0_110281124[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.506     4.910    forLoop_idx_0_110281124[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y60         FDRE                                         r  forLoop_idx_0_110281124[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_110281124[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.905ns  (logic 1.488ns (30.324%)  route 3.418ns (69.676%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.418     4.905    forLoop_idx_0_110281124[3].cond_butt_dirs/sync/D[0]
    SLICE_X59Y63         FDRE                                         r  forLoop_idx_0_110281124[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.503     4.907    forLoop_idx_0_110281124[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X59Y63         FDRE                                         r  forLoop_idx_0_110281124[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_110281124[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.893ns  (logic 1.490ns (30.443%)  route 3.404ns (69.557%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.404     4.893    forLoop_idx_0_110281124[2].cond_butt_dirs/sync/D[0]
    SLICE_X58Y60         FDRE                                         r  forLoop_idx_0_110281124[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.506     4.910    forLoop_idx_0_110281124[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y60         FDRE                                         r  forLoop_idx_0_110281124[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.369ns  (logic 1.496ns (44.393%)  route 1.873ns (55.607%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.873     3.369    reset_cond/AS[0]
    SLICE_X50Y74         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.425     4.829    reset_cond/clk_IBUF_BUFG
    SLICE_X50Y74         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.369ns  (logic 1.496ns (44.393%)  route 1.873ns (55.607%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.873     3.369    reset_cond/AS[0]
    SLICE_X51Y74         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.425     4.829    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y74         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.369ns  (logic 1.496ns (44.393%)  route 1.873ns (55.607%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.873     3.369    reset_cond/AS[0]
    SLICE_X51Y74         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.425     4.829    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y74         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.369ns  (logic 1.496ns (44.393%)  route 1.873ns (55.607%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.873     3.369    reset_cond/AS[0]
    SLICE_X51Y74         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.425     4.829    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y74         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.369ns  (logic 1.496ns (44.393%)  route 1.873ns (55.607%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.873     3.369    reset_cond/AS[0]
    SLICE_X51Y74         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.425     4.829    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y74         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.284ns  (logic 1.493ns (45.479%)  route 1.790ns (54.521%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.790     3.284    cond_butt_next_play/sync/D[0]
    SLICE_X64Y62         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.505     4.909    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y62         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_819759941[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.569ns  (logic 0.230ns (40.386%)  route 0.339ns (59.614%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.339     0.569    forLoop_idx_0_819759941[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y66         FDRE                                         r  forLoop_idx_0_819759941[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.856     2.046    forLoop_idx_0_819759941[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y66         FDRE                                         r  forLoop_idx_0_819759941[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_819759941[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.236ns (39.868%)  route 0.356ns (60.132%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.356     0.592    forLoop_idx_0_819759941[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y66         FDRE                                         r  forLoop_idx_0_819759941[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.856     2.046    forLoop_idx_0_819759941[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y66         FDRE                                         r  forLoop_idx_0_819759941[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.261ns (25.994%)  route 0.743ns (74.006%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.743     1.004    cond_butt_next_play/sync/D[0]
    SLICE_X64Y62         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.859     2.049    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y62         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.106ns  (logic 0.263ns (23.808%)  route 0.842ns (76.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.842     1.106    reset_cond/AS[0]
    SLICE_X50Y74         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.818     2.008    reset_cond/clk_IBUF_BUFG
    SLICE_X50Y74         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.106ns  (logic 0.263ns (23.808%)  route 0.842ns (76.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.842     1.106    reset_cond/AS[0]
    SLICE_X51Y74         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.818     2.008    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y74         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.106ns  (logic 0.263ns (23.808%)  route 0.842ns (76.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.842     1.106    reset_cond/AS[0]
    SLICE_X51Y74         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.818     2.008    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y74         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.106ns  (logic 0.263ns (23.808%)  route 0.842ns (76.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.842     1.106    reset_cond/AS[0]
    SLICE_X51Y74         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.818     2.008    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y74         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.106ns  (logic 0.263ns (23.808%)  route 0.842ns (76.192%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.842     1.106    reset_cond/AS[0]
    SLICE_X51Y74         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.818     2.008    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y74         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_110281124[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.801ns  (logic 0.257ns (14.293%)  route 1.544ns (85.707%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.544     1.801    forLoop_idx_0_110281124[2].cond_butt_dirs/sync/D[0]
    SLICE_X58Y60         FDRE                                         r  forLoop_idx_0_110281124[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.860     2.049    forLoop_idx_0_110281124[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y60         FDRE                                         r  forLoop_idx_0_110281124[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_110281124[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.809ns  (logic 0.255ns (14.111%)  route 1.554ns (85.889%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.554     1.809    forLoop_idx_0_110281124[3].cond_butt_dirs/sync/D[0]
    SLICE_X59Y63         FDRE                                         r  forLoop_idx_0_110281124[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.856     2.046    forLoop_idx_0_110281124[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X59Y63         FDRE                                         r  forLoop_idx_0_110281124[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





