simSeconds 0.024201720316000003
simTicks 24201542054.378002
finalTick 327509835590121.2
simFreq 1000001000000.0
hostSeconds 186.44929987999998
hostTickRate 130330308.51699802
hostMemory 52649720.977348
simInsts 110000130.79770501
simOps 127575927.15383302
hostInstRate 593795.05774
hostOpRate 688702.037447
system.clk_domain.clock 1000.001
system.cpu_clk_domain.clock 500.0005
system.cpu_voltage_domain.voltage 1.000001
system.l2.demandHits::switch_cpus.inst 62953.279777
system.l2.demandHits::switch_cpus.data 51426.976506000006
system.l2.demandHits::total 114380.25628300001
system.l2.overallHits::switch_cpus.inst 62953.279777
system.l2.overallHits::switch_cpus.data 51426.976506000006
system.l2.overallHits::total 114380.25628300001
system.l2.demandMisses::cpu.inst 3.9390289999999997
system.l2.demandMisses::cpu.data 2.9650509999999994
system.l2.demandMisses::switch_cpus.inst 183.849227
system.l2.demandMisses::switch_cpus.data 5354.092095999999
system.l2.demandMisses::total 5537.941323
system.l2.overallMisses::cpu.inst 3.9390289999999997
system.l2.overallMisses::cpu.data 2.9650509999999994
system.l2.overallMisses::switch_cpus.inst 183.849227
system.l2.overallMisses::switch_cpus.data 5354.092095999999
system.l2.overallMisses::total 5537.941323
system.l2.demandMissLatency::switch_cpus.inst 15477501.389999999
system.l2.demandMissLatency::switch_cpus.data 471444039.439
system.l2.demandMissLatency::total 486921540.82900006
system.l2.overallMissLatency::switch_cpus.inst 15477501.389999999
system.l2.overallMissLatency::switch_cpus.data 471444039.439
system.l2.overallMissLatency::total 486921540.82900006
system.l2.demandAccesses::cpu.inst 3.9390289999999997
system.l2.demandAccesses::cpu.data 2.9650509999999994
system.l2.demandAccesses::switch_cpus.inst 63137.129003999995
system.l2.demandAccesses::switch_cpus.data 56781.06860200001
system.l2.demandAccesses::total 119918.19760599999
system.l2.overallAccesses::cpu.inst 3.9390289999999997
system.l2.overallAccesses::cpu.data 2.9650509999999994
system.l2.overallAccesses::switch_cpus.inst 63137.129003999995
system.l2.overallAccesses::switch_cpus.data 56781.06860200001
system.l2.overallAccesses::total 119918.19760599999
system.l2.demandMissRate::cpu.inst 1.000001
system.l2.demandMissRate::cpu.data 1.000001
system.l2.demandMissRate::switch_cpus.inst 0.003180001906
system.l2.demandMissRate::switch_cpus.data 0.049385389163
system.l2.demandMissRate::total 0.026456295991999997
system.l2.overallMissRate::cpu.inst 1.000001
system.l2.overallMissRate::cpu.data 1.000001
system.l2.overallMissRate::switch_cpus.inst 0.003180001906
system.l2.overallMissRate::switch_cpus.data 0.049385389163
system.l2.overallMissRate::total 0.026456295991999997
system.l2.demandAvgMissLatency::switch_cpus.inst 83967.43033576534
system.l2.demandAvgMissLatency::switch_cpus.data 84252.42219819129
system.l2.demandAvgMissLatency::total 84168.54378014445
system.l2.overallAvgMissLatency::switch_cpus.inst 83967.43033576534
system.l2.overallAvgMissLatency::switch_cpus.data 84252.42219819129
system.l2.overallAvgMissLatency::total 84168.54378014445
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.demandMshrHits::switch_cpus.inst 0.664499
system.l2.demandMshrHits::total 0.675725
system.l2.overallMshrHits::switch_cpus.inst 0.664499
system.l2.overallMshrHits::total 0.675725
system.l2.demandMshrMisses::switch_cpus.inst 183.841445
system.l2.demandMshrMisses::switch_cpus.data 5354.092095999999
system.l2.demandMshrMisses::total 5537.933541
system.l2.overallMshrMisses::switch_cpus.inst 183.841445
system.l2.overallMshrMisses::switch_cpus.data 5354.092095999999
system.l2.overallMshrMisses::total 5537.933541
system.l2.demandMshrMissLatency::switch_cpus.inst 13638721.186
system.l2.demandMshrMissLatency::switch_cpus.data 417900570.0042939
system.l2.demandMshrMissLatency::total 431539291.19029397
system.l2.overallMshrMissLatency::switch_cpus.inst 13638721.186
system.l2.overallMshrMissLatency::switch_cpus.data 417900570.0042939
system.l2.overallMshrMissLatency::total 431539291.19029397
system.l2.demandMshrMissRate::switch_cpus.inst 0.0031797762279999996
system.l2.demandMshrMissRate::switch_cpus.data 0.049385389163
system.l2.demandMshrMissRate::total 0.026456280428
system.l2.overallMshrMissRate::switch_cpus.inst 0.0031797762279999996
system.l2.overallMshrMissRate::switch_cpus.data 0.049385389163
system.l2.overallMshrMissRate::total 0.026456280428
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 73967.86420471872
system.l2.demandAvgMshrMissLatency::switch_cpus.data 74249.97107142357
system.l2.demandAvgMshrMissLatency::total 74166.45360835102
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 73967.86420471872
system.l2.overallAvgMshrMissLatency::switch_cpus.data 74249.97107142357
system.l2.overallAvgMshrMissLatency::total 74166.45360835102
system.l2.replacements 2742.602478
system.l2.InvalidateReq.hits::switch_cpus.data 71.783497
system.l2.InvalidateReq.hits::total 71.783497
system.l2.InvalidateReq.misses::switch_cpus.data 11.687985
system.l2.InvalidateReq.misses::total 11.687985
system.l2.InvalidateReq.accesses::switch_cpus.data 83.471482
system.l2.InvalidateReq.accesses::total 83.471482
system.l2.InvalidateReq.missRate::switch_cpus.data 0.146065583673
system.l2.InvalidateReq.missRate::total 0.146065583673
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 11.687985
system.l2.InvalidateReq.mshrMisses::total 11.687985
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 221892.6565
system.l2.InvalidateReq.mshrMissLatency::total 221892.6565
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.146065583673
system.l2.InvalidateReq.mshrMissRate::total 0.146065583673
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 19077.64190737875
system.l2.InvalidateReq.avgMshrMissLatency::total 19077.64190737875
system.l2.ReadCleanReq.hits::switch_cpus.inst 62953.279777
system.l2.ReadCleanReq.hits::total 62953.279777
system.l2.ReadCleanReq.misses::cpu.inst 3.9390289999999997
system.l2.ReadCleanReq.misses::switch_cpus.inst 183.849227
system.l2.ReadCleanReq.misses::total 183.849227
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 15477501.389999999
system.l2.ReadCleanReq.missLatency::total 15477501.389999999
system.l2.ReadCleanReq.accesses::cpu.inst 3.9390289999999997
system.l2.ReadCleanReq.accesses::switch_cpus.inst 63137.129003999995
system.l2.ReadCleanReq.accesses::total 63137.129003999995
system.l2.ReadCleanReq.missRate::cpu.inst 1.000001
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.003180001906
system.l2.ReadCleanReq.missRate::total 0.003180001906
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 83967.43033576534
system.l2.ReadCleanReq.avgMissLatency::total 83967.43033576534
system.l2.ReadCleanReq.mshrHits::switch_cpus.inst 0.664499
system.l2.ReadCleanReq.mshrHits::total 0.664499
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 183.841445
system.l2.ReadCleanReq.mshrMisses::total 183.841445
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 13638721.186
system.l2.ReadCleanReq.mshrMissLatency::total 13638721.186
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.0031797762279999996
system.l2.ReadCleanReq.mshrMissRate::total 0.0031797762279999996
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 73967.86420471872
system.l2.ReadCleanReq.avgMshrMissLatency::total 73967.86420471872
system.l2.ReadExReq.hits::switch_cpus.data 4138.161963
system.l2.ReadExReq.hits::total 4138.161963
system.l2.ReadExReq.misses::cpu.data 0.427094
system.l2.ReadExReq.misses::switch_cpus.data 1805.2833130000001
system.l2.ReadExReq.misses::total 1805.2833130000001
system.l2.ReadExReq.missLatency::switch_cpus.data 159022405.589
system.l2.ReadExReq.missLatency::total 159022405.589
system.l2.ReadExReq.accesses::cpu.data 0.427094
system.l2.ReadExReq.accesses::switch_cpus.data 5943.445276
system.l2.ReadExReq.accesses::total 5943.445276
system.l2.ReadExReq.missRate::cpu.data 0.25755799999999995
system.l2.ReadExReq.missRate::switch_cpus.data 0.09341367092899999
system.l2.ReadExReq.missRate::total 0.09341367092899999
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 79891.69360819159
system.l2.ReadExReq.avgMissLatency::total 79891.69360819159
system.l2.ReadExReq.mshrMisses::switch_cpus.data 1805.2833130000001
system.l2.ReadExReq.mshrMisses::total 1805.2833130000001
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 140969541.393256
system.l2.ReadExReq.mshrMissLatency::total 140969541.393256
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.09341367092899999
system.l2.ReadExReq.mshrMissRate::total 0.09341367092899999
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 69891.68344115098
system.l2.ReadExReq.avgMshrMissLatency::total 69891.68344115098
system.l2.ReadSharedReq.hits::switch_cpus.data 47288.814543
system.l2.ReadSharedReq.hits::total 47288.814543
system.l2.ReadSharedReq.misses::cpu.data 2.537957
system.l2.ReadSharedReq.misses::switch_cpus.data 3548.8087830000004
system.l2.ReadSharedReq.misses::total 3548.8087830000004
system.l2.ReadSharedReq.missLatency::switch_cpus.data 312421633.85
system.l2.ReadSharedReq.missLatency::total 312421633.85
system.l2.ReadSharedReq.accesses::cpu.data 2.537957
system.l2.ReadSharedReq.accesses::switch_cpus.data 50837.62332599999
system.l2.ReadSharedReq.accesses::total 50837.62332599999
system.l2.ReadSharedReq.missRate::cpu.data 1.000001
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.044968271934000006
system.l2.ReadSharedReq.missRate::total 0.044968271934000006
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 85165.38062522904
system.l2.ReadSharedReq.avgMissLatency::total 85165.38062522904
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 3548.8087830000004
system.l2.ReadSharedReq.mshrMisses::total 3548.8087830000004
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 276931028.611038
system.l2.ReadSharedReq.mshrMissLatency::total 276931028.611038
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.044968271934000006
system.l2.ReadSharedReq.mshrMissRate::total 0.044968271934000006
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 75162.80063092384
system.l2.ReadSharedReq.avgMshrMissLatency::total 75162.80063092384
system.l2.UpgradeReq.hits::switch_cpus.data 580.0842250000001
system.l2.UpgradeReq.hits::total 580.0842250000001
system.l2.UpgradeReq.misses::switch_cpus.data 0.44994399999999996
system.l2.UpgradeReq.misses::total 0.44994399999999996
system.l2.UpgradeReq.accesses::switch_cpus.data 580.372159
system.l2.UpgradeReq.accesses::total 580.372159
system.l2.UpgradeReq.missRate::switch_cpus.data 0.0008576507939999999
system.l2.UpgradeReq.missRate::total 0.0008576507939999999
system.l2.UpgradeReq.mshrMisses::switch_cpus.data 0.44994399999999996
system.l2.UpgradeReq.mshrMisses::total 0.44994399999999996
system.l2.UpgradeReq.mshrMissLatency::switch_cpus.data 8929.547999999999
system.l2.UpgradeReq.mshrMissLatency::total 8929.547999999999
system.l2.UpgradeReq.mshrMissRate::switch_cpus.data 0.0008576507939999999
system.l2.UpgradeReq.mshrMissRate::total 0.0008576507939999999
system.l2.UpgradeReq.avgMshrMissLatency::switch_cpus.data 3315.1504864900617
system.l2.UpgradeReq.avgMshrMissLatency::total 3315.1504864900617
system.l2.WritebackClean.hits::writebacks 62531.029714
system.l2.WritebackClean.hits::total 62531.029714
system.l2.WritebackClean.accesses::writebacks 62531.029714
system.l2.WritebackClean.accesses::total 62531.029714
system.l2.WritebackDirty.hits::writebacks 16286.772068
system.l2.WritebackDirty.hits::total 16286.772068
system.l2.WritebackDirty.accesses::writebacks 16286.772068
system.l2.WritebackDirty.accesses::total 16286.772068
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 24201542054.378002
system.l2.tags.tagsInUse 6560.5631839865455
system.l2.tags.totalRefs 265982.945406
system.l2.tags.sampledRefs 10562.137545000001
system.l2.tags.avgRefs 35.083696422761996
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::writebacks 8.876876157017001
system.l2.tags.occupancies::cpu.inst 3.918164142842
system.l2.tags.occupancies::cpu.data 2.9514390991359996
system.l2.tags.occupancies::switch_cpus.inst 2501.221864980605
system.l2.tags.occupancies::switch_cpus.data 4043.594839357551
system.l2.tags.avgOccs::writebacks 0.000135318108
system.l2.tags.avgOccs::cpu.inst 5.9774156e-05
system.l2.tags.avgOccs::cpu.data 4.4870321e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.038165629701
system.l2.tags.avgOccs::switch_cpus.data 0.06170030007599999
system.l2.tags.avgOccs::total 0.10010612364199999
system.l2.tags.occupanciesTaskId::1024 7747.743788000001
system.l2.tags.ageTaskId_1024::1 9.191802000000001
system.l2.tags.ageTaskId_1024::2 82.23507
system.l2.tags.ageTaskId_1024::3 1243.8009789999999
system.l2.tags.ratioOccsTaskId::1024 0.11822142388399999
system.l2.tags.tagAccesses 1911966.153498
system.l2.tags.dataAccesses 1911966.153498
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 24201542054.378002
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 183.841445
system.mem_ctrls.avgPriority_switch_cpus.data::samples 5354.285868
system.mem_ctrls.priorityMinLatency 1.8750018749999998e-08
system.mem_ctrls.priorityMaxLatency 0.0001573961565455
system.mem_ctrls.numReadWriteTurnArounds 83.181798
system.mem_ctrls.numWriteReadTurnArounds 83.181798
system.mem_ctrls.numStayReadState 18062.521845
system.mem_ctrls.numStayWriteState 1254.5440019999999
system.mem_ctrls.readReqs 5538.166223
system.mem_ctrls.writeReqs 1334.6285639999999
system.mem_ctrls.readBursts 5538.166223
system.mem_ctrls.writeBursts 1334.6285639999999
system.mem_ctrls.servicedByWrQ 0.03891
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.03742314
system.mem_ctrls.avgWrQLen 0.1459125
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 5538.166223
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 1334.6285639999999
system.mem_ctrls.rdQLenPdf::0 3483.9609029999997
system.mem_ctrls.rdQLenPdf::1 1220.3786450000002
system.mem_ctrls.rdQLenPdf::2 645.1871160000001
system.mem_ctrls.rdQLenPdf::3 188.39359700000003
system.mem_ctrls.rdQLenPdf::4 0.175924
system.mem_ctrls.rdQLenPdf::5 0.023346
system.mem_ctrls.rdQLenPdf::6 0.007782
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.007782
system.mem_ctrls.wrQLenPdf::1 0.007782
system.mem_ctrls.wrQLenPdf::2 0.007782
system.mem_ctrls.wrQLenPdf::3 0.007782
system.mem_ctrls.wrQLenPdf::4 0.007782
system.mem_ctrls.wrQLenPdf::5 0.007782
system.mem_ctrls.wrQLenPdf::6 0.007782
system.mem_ctrls.wrQLenPdf::7 0.007782
system.mem_ctrls.wrQLenPdf::8 0.007782
system.mem_ctrls.wrQLenPdf::9 0.007782
system.mem_ctrls.wrQLenPdf::10 0.007782
system.mem_ctrls.wrQLenPdf::11 0.007782
system.mem_ctrls.wrQLenPdf::12 0.007782
system.mem_ctrls.wrQLenPdf::13 0.007782
system.mem_ctrls.wrQLenPdf::14 0.007782
system.mem_ctrls.wrQLenPdf::15 1.5564
system.mem_ctrls.wrQLenPdf::16 1.571964
system.mem_ctrls.wrQLenPdf::17 15.789678
system.mem_ctrls.wrQLenPdf::18 40.62204
system.mem_ctrls.wrQLenPdf::19 65.929104
system.mem_ctrls.wrQLenPdf::20 84.115638
system.mem_ctrls.wrQLenPdf::21 85.843242
system.mem_ctrls.wrQLenPdf::22 90.08443199999999
system.mem_ctrls.wrQLenPdf::23 91.586358
system.mem_ctrls.wrQLenPdf::24 93.212796
system.mem_ctrls.wrQLenPdf::25 95.383974
system.mem_ctrls.wrQLenPdf::26 95.25168
system.mem_ctrls.wrQLenPdf::27 93.080502
system.mem_ctrls.wrQLenPdf::28 94.08438
system.mem_ctrls.wrQLenPdf::29 94.870362
system.mem_ctrls.wrQLenPdf::30 91.539666
system.mem_ctrls.wrQLenPdf::31 109.81958399999999
system.mem_ctrls.wrQLenPdf::32 86.006664
system.mem_ctrls.wrQLenPdf::33 1.7742959999999999
system.mem_ctrls.wrQLenPdf::34 0.871584
system.mem_ctrls.wrQLenPdf::35 0.498048
system.mem_ctrls.wrQLenPdf::36 0.31128
system.mem_ctrls.wrQLenPdf::37 0.16342199999999998
system.mem_ctrls.wrQLenPdf::38 0.11673
system.mem_ctrls.wrQLenPdf::39 0.11673
system.mem_ctrls.wrQLenPdf::40 0.10116599999999999
system.mem_ctrls.wrQLenPdf::41 0.085602
system.mem_ctrls.wrQLenPdf::42 0.03891
system.mem_ctrls.wrQLenPdf::43 0.015564
system.mem_ctrls.wrQLenPdf::44 0.015564
system.mem_ctrls.wrQLenPdf::45 0.023346
system.mem_ctrls.wrQLenPdf::46 0.023346
system.mem_ctrls.wrQLenPdf::47 0.007782
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.bytesReadWrQ 2.49024
system.mem_ctrls.bytesReadSys 354442.638272
system.mem_ctrls.bytesWrittenSys 85416.22809599999
system.mem_ctrls.avgRdBWSys 11755179.39374105
system.mem_ctrls.avgWrBWSys 2319926.5091310334
system.mem_ctrls.totGap 24189951293.353996
system.mem_ctrls.avgGap 11457683.49263639
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 11765.85248
system.mem_ctrls.requestorReadBytes::switch_cpus.data 342674.295552
system.mem_ctrls.requestorReadRate::switch_cpus.inst 489030.58140453865
system.mem_ctrls.requestorReadRate::switch_cpus.data 11266081.17678389
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 183.841445
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 5354.324777999999
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 6060183.26175
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 196438952.55099997
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 32736.82769724
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 33017.71059355
system.mem_ctrls.dram.bytesRead::cpu.inst 252.09785599999998
system.mem_ctrls.dram.bytesRead::cpu.data 189.76326399999996
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 11765.85248
system.mem_ctrls.dram.bytesRead::switch_cpus.data 342676.78579199995
system.mem_ctrls.dram.bytesRead::total 354442.638272
system.mem_ctrls.dram.bytesInstRead::cpu.inst 252.09785599999998
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 11765.85248
system.mem_ctrls.dram.bytesInstRead::total 11765.85248
system.mem_ctrls.dram.numReads::cpu.inst 3.9390289999999997
system.mem_ctrls.dram.numReads::cpu.data 2.9650509999999994
system.mem_ctrls.dram.numReads::switch_cpus.inst 183.841445
system.mem_ctrls.dram.numReads::switch_cpus.data 5354.324777999999
system.mem_ctrls.dram.numReads::total 5538.166223
system.mem_ctrls.dram.bwRead::cpu.inst 95634.62806900001
system.mem_ctrls.dram.bwRead::cpu.data 71769.79927999999
system.mem_ctrls.dram.bwRead::switch_cpus.inst 489030.47060699994
system.mem_ctrls.dram.bwRead::switch_cpus.data 11266148.946856001
system.mem_ctrls.dram.bwRead::total 11755179.269868001
system.mem_ctrls.dram.bwInstRead::cpu.inst 95634.62806900001
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 489030.47060699994
system.mem_ctrls.dram.bwInstRead::total 489030.47060699994
system.mem_ctrls.dram.bwTotal::cpu.inst 95634.62806900001
system.mem_ctrls.dram.bwTotal::cpu.data 71769.79927999999
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 489030.47060699994
system.mem_ctrls.dram.bwTotal::switch_cpus.data 11266148.946856001
system.mem_ctrls.dram.bwTotal::total 14075105.77191
system.mem_ctrls.dram.readBursts 5538.127313
system.mem_ctrls.dram.writeBursts 1334.387322
system.mem_ctrls.dram.perBankRdBursts::0 326.058506
system.mem_ctrls.dram.perBankRdBursts::1 302.87075500000003
system.mem_ctrls.dram.perBankRdBursts::2 289.23779499999995
system.mem_ctrls.dram.perBankRdBursts::3 329.53428999999994
system.mem_ctrls.dram.perBankRdBursts::4 356.832764
system.mem_ctrls.dram.perBankRdBursts::5 361.88235599999996
system.mem_ctrls.dram.perBankRdBursts::6 390.543884
system.mem_ctrls.dram.perBankRdBursts::7 354.480617
system.mem_ctrls.dram.perBankRdBursts::8 374.6644789999999
system.mem_ctrls.dram.perBankRdBursts::9 358.9321309999999
system.mem_ctrls.dram.perBankRdBursts::10 332.481992
system.mem_ctrls.dram.perBankRdBursts::11 357.36103499999996
system.mem_ctrls.dram.perBankRdBursts::12 336.402839
system.mem_ctrls.dram.perBankRdBursts::13 355.50668900000005
system.mem_ctrls.dram.perBankRdBursts::14 365.863148
system.mem_ctrls.dram.perBankRdBursts::15 345.47403299999996
system.mem_ctrls.dram.perBankWrBursts::0 82.18570199999999
system.mem_ctrls.dram.perBankWrBursts::1 83.080632
system.mem_ctrls.dram.perBankWrBursts::2 83.360784
system.mem_ctrls.dram.perBankWrBursts::3 83.76544799999999
system.mem_ctrls.dram.perBankWrBursts::4 83.46195
system.mem_ctrls.dram.perBankWrBursts::5 83.2674
system.mem_ctrls.dram.perBankWrBursts::6 84.59034
system.mem_ctrls.dram.perBankWrBursts::7 82.940556
system.mem_ctrls.dram.perBankWrBursts::8 81.306336
system.mem_ctrls.dram.perBankWrBursts::9 82.543674
system.mem_ctrls.dram.perBankWrBursts::10 82.52032799999999
system.mem_ctrls.dram.perBankWrBursts::11 84.777108
system.mem_ctrls.dram.perBankWrBursts::12 84.971658
system.mem_ctrls.dram.perBankWrBursts::13 82.691532
system.mem_ctrls.dram.perBankWrBursts::14 83.142888
system.mem_ctrls.dram.perBankWrBursts::15 85.780986
system.mem_ctrls.dram.totQLat 98659248.69399999
system.mem_ctrls.dram.totBusLat 27690636.564999998
system.mem_ctrls.dram.totMemAccLat 202499135.81275
system.mem_ctrls.dram.avgQLat 14187.42706106
system.mem_ctrls.dram.avgBusLat 5000.004999999999
system.mem_ctrls.dram.avgMemAccLat 32937.44581106
system.mem_ctrls.dram.readRowHits 3371.1704489999997
system.mem_ctrls.dram.writeRowHits 1110.273504
system.mem_ctrls.dram.readRowHitRate 30.96245701
system.mem_ctrls.dram.writeRowHitRate 0.6474624
system.mem_ctrls.dram.bytesPerActivate::samples 2391.20361
system.mem_ctrls.dram.bytesPerActivate::mean 97.465839121239
system.mem_ctrls.dram.bytesPerActivate::gmean 84.8417127269
system.mem_ctrls.dram.bytesPerActivate::stdev 71.546341383283
system.mem_ctrls.dram.bytesPerActivate::0-127 1244.002003
system.mem_ctrls.dram.bytesPerActivate::128-255 538.89318
system.mem_ctrls.dram.bytesPerActivate::256-383 110.87873200000001
system.mem_ctrls.dram.bytesPerActivate::384-511 63.928641
system.mem_ctrls.dram.bytesPerActivate::512-639 53.654728999999996
system.mem_ctrls.dram.bytesPerActivate::640-767 39.88073200000001
system.mem_ctrls.dram.bytesPerActivate::768-895 31.240704999999995
system.mem_ctrls.dram.bytesPerActivate::896-1023 33.610127999999996
system.mem_ctrls.dram.bytesPerActivate::1024-1151 160.76468399999996
system.mem_ctrls.dram.bytesPerActivate::total 2391.20361
system.mem_ctrls.dram.dramBytesRead 354440.148032
system.mem_ctrls.dram.dramBytesWritten 85400.788608
system.mem_ctrls.dram.avgRdBW 11.755111628724
system.mem_ctrls.dram.avgWrBW 2.3195071689719997
system.mem_ctrls.dram.peakBW 12800.012799999999
system.mem_ctrls.dram.busUtil 0.11224195
system.mem_ctrls.dram.busUtilRead 0.09410988999999999
system.mem_ctrls.dram.busUtilWrite 0.018132060000000002
system.mem_ctrls.dram.pageHitRate 30.96401341
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 24201542054.378002
system.mem_ctrls.dram.rank0.actEnergy 8401721.8236
system.mem_ctrls.dram.rank0.preEnergy 4466066.44968
system.mem_ctrls.dram.rank0.readEnergy 19359688.50438
system.mem_ctrls.dram.rank0.writeEnergy 3479927.67864
system.mem_ctrls.dram.rank0.refreshEnergy 1910374628.48544
system.mem_ctrls.dram.rank0.actBackEnergy 1493508527.04753
system.mem_ctrls.dram.rank0.preBackEnergy 8035695545.31936
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 11475286105.308628
system.mem_ctrls.dram.rank0.averagePower 473.64416195860997
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 20874464961.890747
system.mem_ctrls.dram.rank0.pwrStateTime::REF 808127789.5034999
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 2518949302.98375
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 8670522.845880002
system.mem_ctrls.dram.rank1.preEnergy 4608551.25027
system.mem_ctrls.dram.rank1.readEnergy 20182540.51044
system.mem_ctrls.dram.rank1.writeEnergy 3485574.1422
system.mem_ctrls.dram.rank1.refreshEnergy 1910374628.48544
system.mem_ctrls.dram.rank1.actBackEnergy 1503662267.48052
system.mem_ctrls.dram.rank1.preBackEnergy 8027145027.059999
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 11478129111.77475
system.mem_ctrls.dram.rank1.averagePower 473.768162227388
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 20852050822.0075
system.mem_ctrls.dram.rank1.pwrStateTime::REF 808127789.5034999
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 2541363442.867
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 24201542054.378002
system.membus.transDist::ReadResp 3732.898474
system.membus.transDist::UpgradeReq 0.465508
system.membus.transDist::ReadExReq 1805.267749
system.membus.transDist::ReadExResp 1805.267749
system.membus.transDist::ReadSharedReq 3732.898474
system.membus.transDist::InvalidateReq 11.687985
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 13813.066716999998
system.membus.pktCount::total 13813.066716999998
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 439858.866368
system.membus.pktSize::total 439858.866368
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 5550.157706
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 5550.157706
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 5550.157706
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 24201542054.378002
system.membus.reqLayer0.occupancy 15406455.1135
system.membus.reqLayer0.utilization 0.0
system.membus.respLayer1.occupancy 29560090.993999995
system.membus.respLayer1.utilization 0.0007782
system.membus.snoop_filter.totRequests 8274.900494000001
system.membus.snoop_filter.hitSingleRequests 2726.400354
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 48403084.108756
system.switch_cpus.cpi 0.483683647717
system.switch_cpus.ipc 2.072627885466
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 139413750.091084
system.switch_cpus.nonSpecInstsAdded 2482.2637999999997
system.switch_cpus.instsIssued 132421834.97233501
system.switch_cpus.squashedInstsIssued 184495.66214200002
system.switch_cpus.squashedInstsExamined 23437111.323289998
system.switch_cpus.squashedOperandsExamined 16543704.285676997
system.switch_cpus.squashedNonSpecRemoved 2471.29118
system.switch_cpus.numIssuedDist::samples 48307548.515317
system.switch_cpus.numIssuedDist::mean 2.74566334725
system.switch_cpus.numIssuedDist::stdev 2.3405043200989994
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 10205531.976311998
system.switch_cpus.numIssuedDist::1 7632337.201363
system.switch_cpus.numIssuedDist::2 7812669.885806
system.switch_cpus.numIssuedDist::3 6074292.331246001
system.switch_cpus.numIssuedDist::4 5327636.028804
system.switch_cpus.numIssuedDist::5 4225963.138542
system.switch_cpus.numIssuedDist::6 3439783.157793
system.switch_cpus.numIssuedDist::7 1866095.1388029999
system.switch_cpus.numIssuedDist::8 1014952.3147659999
system.switch_cpus.numIssuedDist::9 433019.527112
system.switch_cpus.numIssuedDist::10 245365.04135500002
system.switch_cpus.numIssuedDist::11 29721.677349000005
system.switch_cpus.numIssuedDist::12 181.09606599999998
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 12.000011999999998
system.switch_cpus.numIssuedDist::total 48307548.515317
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 996399.2102220001
system.switch_cpus.statFuBusy::IntMult 0.124512
system.switch_cpus.statFuBusy::IntDiv 0.0
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 14.108029999999998
system.switch_cpus.statFuBusy::FloatCvt 0.33754399999999996
system.switch_cpus.statFuBusy::FloatMult 121.47519399999999
system.switch_cpus.statFuBusy::FloatMultAcc 0.906748
system.switch_cpus.statFuBusy::FloatDiv 4.594722
system.switch_cpus.statFuBusy::FloatMisc 536.427634
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 0.0
system.switch_cpus.statFuBusy::SimdAddAcc 0.0
system.switch_cpus.statFuBusy::SimdAlu 23.493858
system.switch_cpus.statFuBusy::SimdCmp 0.0
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 17.330514
system.switch_cpus.statFuBusy::SimdMult 0.0
system.switch_cpus.statFuBusy::SimdMultAcc 0.0
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 0.0
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 1481898.0208739997
system.switch_cpus.statFuBusy::MemWrite 1115804.6537600001
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 278.41689399999996
system.switch_cpus.statIssuedInstType_0::IntAlu 80501839.32978399
system.switch_cpus.statIssuedInstType_0::IntMult 244922.74445699996
system.switch_cpus.statIssuedInstType_0::IntDiv 2899.2688820000003
system.switch_cpus.statIssuedInstType_0::FloatAdd 3114.5345060000004
system.switch_cpus.statIssuedInstType_0::FloatCmp 15904.710418
system.switch_cpus.statIssuedInstType_0::FloatCvt 13720.533314000002
system.switch_cpus.statIssuedInstType_0::FloatMult 6576.106393
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 17.228212
system.switch_cpus.statIssuedInstType_0::FloatDiv 1236.33016
system.switch_cpus.statIssuedInstType_0::FloatMisc 20217.247289000003
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdAdd 1583.2088970000002
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 0.186768
system.switch_cpus.statIssuedInstType_0::SimdAlu 57964.664618
system.switch_cpus.statIssuedInstType_0::SimdCmp 112813.61213500002
system.switch_cpus.statIssuedInstType_0::SimdCvt 1902.2257900000002
system.switch_cpus.statIssuedInstType_0::SimdMisc 92012.13867999999
system.switch_cpus.statIssuedInstType_0::SimdMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 0.521394
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 26.451612999999995
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.093384
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 0.56385
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 3.626642
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.046692
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 30984845.879000995
system.switch_cpus.statIssuedInstType_0::MemWrite 20359955.302562
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 132421834.97233501
system.switch_cpus.issueRate 2.7402698918729995
system.switch_cpus.fuBusy 3594820.683612
system.switch_cpus.fuBusyRate 0.027073175876
system.switch_cpus.intInstQueueReads 314400783.242912
system.switch_cpus.intInstQueueWrites 161624919.041511
system.switch_cpus.intInstQueueWakeupAccesses 126834686.36018498
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 2529750.622913
system.switch_cpus.vecInstQueueWrites 1405845.801587
system.switch_cpus.vecInstQueueWakeupAccesses 1035203.372953
system.switch_cpus.intAluAccesses 134700401.641428
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 1315975.5976250002
system.switch_cpus.numSquashedInsts 1911676.5820310002
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 21140.045407999998
system.switch_cpus.idleCycles 95535.593439
system.switch_cpus.MemDepUnit__0.insertedLoads 31377000.334113006
system.switch_cpus.MemDepUnit__0.insertedStores 22251681.94652
system.switch_cpus.MemDepUnit__0.conflictingLoads 3859585.904131
system.switch_cpus.MemDepUnit__0.conflictingStores 5144515.438512
system.switch_cpus.MemDepUnit__0.MDPLookups 50016666.296255
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 3602873.804887
system.switch_cpus.MemDepUnit__0.LFSTReads 32635077.983784005
system.switch_cpus.MemDepUnit__0.LFSTWrites 18379914.312721003
system.switch_cpus.MemDepUnit__0.hits 9005345.186449
system.switch_cpus.MemDepUnit__0.predictions 50016666.296255
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.hits 0.0
system.switch_cpus.MemDepUnit__1.predictions 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.hits 0.0
system.switch_cpus.MemDepUnit__2.predictions 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.hits 0.0
system.switch_cpus.MemDepUnit__3.predictions 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 1737126.915594
system.switch_cpus.branchPred.lookups_0::CallDirect 1008600.945717
system.switch_cpus.branchPred.lookups_0::CallIndirect 978498.0965910001
system.switch_cpus.branchPred.lookups_0::DirectCond 17585337.733549003
system.switch_cpus.branchPred.lookups_0::DirectUncond 2838058.863389
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 691427.5332709999
system.switch_cpus.branchPred.lookups_0::total 24839050.088111
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 376022.35877
system.switch_cpus.branchPred.squashes_0::CallDirect 415199.18655
system.switch_cpus.branchPred.squashes_0::CallIndirect 210795.69388300003
system.switch_cpus.branchPred.squashes_0::DirectCond 4257201.604232
system.switch_cpus.branchPred.squashes_0::DirectUncond 601329.11812
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 89715.76531599999
system.switch_cpus.branchPred.squashes_0::total 5950263.726870999
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 2045.3545510000004
system.switch_cpus.branchPred.corrected_0::CallDirect 57133.223487999996
system.switch_cpus.branchPred.corrected_0::CallIndirect 137650.604312
system.switch_cpus.branchPred.corrected_0::DirectCond 484808.1323279999
system.switch_cpus.branchPred.corrected_0::DirectUncond 64068.615392
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 91421.51158199999
system.switch_cpus.branchPred.corrected_0::total 837127.4416530001
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 1361104.148354
system.switch_cpus.branchPred.committed_0::CallDirect 593401.2765789999
system.switch_cpus.branchPred.committed_0::CallIndirect 767702.174492
system.switch_cpus.branchPred.committed_0::DirectCond 13328132.175750999
system.switch_cpus.branchPred.committed_0::DirectUncond 2236729.159224
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 601711.6851630001
system.switch_cpus.branchPred.committed_0::total 18888780.619563002
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 99.60725000000001
system.switch_cpus.branchPred.mispredicted_0::CallDirect 24324.828168
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 133449.081824
system.switch_cpus.branchPred.mispredicted_0::DirectCond 418779.9529689999
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 31005.204256
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 90614.03036700001
system.switch_cpus.branchPred.mispredicted_0::total 698272.704834
system.switch_cpus.branchPred.targetProvider_0::NoTarget 9820186.837756999
system.switch_cpus.branchPred.targetProvider_0::BTB 11759958.920028001
system.switch_cpus.branchPred.targetProvider_0::RAS 1737126.915594
system.switch_cpus.branchPred.targetProvider_0::Indirect 1521777.4147319999
system.switch_cpus.branchPred.targetProvider_0::total 24839050.088111
system.switch_cpus.branchPred.targetWrong_0::NoBranch 513550.42195899994
system.switch_cpus.branchPred.targetWrong_0::Return 124220.52827299999
system.switch_cpus.branchPred.targetWrong_0::CallDirect 2045.3545510000004
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 197311.13687
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 837127.4416530001
system.switch_cpus.branchPred.condPredicted 17585337.733549003
system.switch_cpus.branchPred.condPredictedTaken 8749611.318326999
system.switch_cpus.branchPred.condIncorrect 837127.4416530001
system.switch_cpus.branchPred.predTakenBTBMiss 286343.487035
system.switch_cpus.branchPred.NotTakenMispredicted 712906.9289439999
system.switch_cpus.branchPred.TakenMispredicted 124220.51270899999
system.switch_cpus.branchPred.BTBLookups 24839050.088111
system.switch_cpus.branchPred.BTBUpdates 481789.458499
system.switch_cpus.branchPred.BTBHits 14975366.783487
system.switch_cpus.branchPred.BTBHitRatio 0.602737280575
system.switch_cpus.branchPred.BTBMispredicted 311034.85960300005
system.switch_cpus.branchPred.indirectLookups 1669925.6298620005
system.switch_cpus.branchPred.indirectHits 1521777.4147319999
system.switch_cpus.branchPred.indirectMisses 148148.21513000003
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 1737126.915594
system.switch_cpus.branchPred.btb.lookups::CallDirect 1008600.945717
system.switch_cpus.branchPred.btb.lookups::CallIndirect 978498.0965910001
system.switch_cpus.branchPred.btb.lookups::DirectCond 17585337.733549003
system.switch_cpus.branchPred.btb.lookups::DirectUncond 2838058.863389
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 691427.5332709999
system.switch_cpus.branchPred.btb.lookups::total 24839050.088111
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 1737126.915594
system.switch_cpus.branchPred.btb.misses::CallDirect 94531.686448
system.switch_cpus.branchPred.btb.misses::CallIndirect 978498.0965910001
system.switch_cpus.branchPred.btb.misses::DirectCond 6272818.314545
system.switch_cpus.branchPred.btb.misses::DirectUncond 89280.758175
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 691427.5332709999
system.switch_cpus.branchPred.btb.misses::total 9863683.304623999
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 57133.223487999996
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 360587.619619
system.switch_cpus.branchPred.btb.updates::DirectUncond 64068.615392
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 481789.458499
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 57133.223487999996
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 360587.619619
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 64068.615392
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 481789.458499
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 24201542054.378002
system.switch_cpus.branchPred.indirectBranchPred.lookups 1669925.6298620005
system.switch_cpus.branchPred.indirectBranchPred.hits 1521777.4147319999
system.switch_cpus.branchPred.indirectBranchPred.misses 148148.21513000003
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 229072.11589400002
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 1898997.745756
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.0
system.switch_cpus.branchPred.ras.pushes 2363121.401078
system.switch_cpus.branchPred.ras.pops 2363121.7960269996
system.switch_cpus.branchPred.ras.squashes 1002017.2392030001
system.switch_cpus.branchPred.ras.used 1361104.148354
system.switch_cpus.branchPred.ras.correct 1361004.541104
system.switch_cpus.branchPred.ras.incorrect 99.60725000000001
system.switch_cpus.commit.commitSquashedInsts 23453840.151729003
system.switch_cpus.commit.branchMispredicts 716046.45929
system.switch_cpus.commit.numCommittedDist::samples 45771390.66699699
system.switch_cpus.commit.numCommittedDist::mean 2.541156310903
system.switch_cpus.commit.numCommittedDist::stdev 3.5578463013609998
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 16650197.951828998
system.switch_cpus.commit.numCommittedDist::1 11388177.264542999
system.switch_cpus.commit.numCommittedDist::2 4277231.645288
system.switch_cpus.commit.numCommittedDist::3 2753838.6827479997
system.switch_cpus.commit.numCommittedDist::4 1589068.54387
system.switch_cpus.commit.numCommittedDist::5 1127321.5532530001
system.switch_cpus.commit.numCommittedDist::6 1455874.2976469998
system.switch_cpus.commit.numCommittedDist::7 935187.818186
system.switch_cpus.commit.numCommittedDist::8 743215.516986
system.switch_cpus.commit.numCommittedDist::9 546814.8115279999
system.switch_cpus.commit.numCommittedDist::10 721354.1493270001
system.switch_cpus.commit.numCommittedDist::11 505239.178801
system.switch_cpus.commit.numCommittedDist::12 3077869.252991
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 12.000011999999998
system.switch_cpus.commit.numCommittedDist::total 45771390.66699699
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 5.4629639999999995
system.switch_cpus.commit.functionCalls 1361103.442652
system.switch_cpus.commit.committedInstType_0::No_OpClass 5.478528
system.switch_cpus.commit.committedInstType_0::IntAlu 71347740.80659999
system.switch_cpus.commit.committedInstType_0::IntMult 226379.06817600003
system.switch_cpus.commit.committedInstType_0::IntDiv 2243.2966060000003
system.switch_cpus.commit.committedInstType_0::FloatAdd 2965.027475
system.switch_cpus.commit.committedInstType_0::FloatCmp 12072.438651
system.switch_cpus.commit.committedInstType_0::FloatCvt 11616.615929000001
system.switch_cpus.commit.committedInstType_0::FloatMult 4568.616497
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 17.228212
system.switch_cpus.commit.committedInstType_0::FloatDiv 1142.1988270000002
system.switch_cpus.commit.committedInstType_0::FloatMisc 14753.698538999999
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdAdd 1556.6294179999998
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdAlu 50599.097153
system.switch_cpus.commit.committedInstType_0::SimdCmp 100987.146466
system.switch_cpus.commit.committedInstType_0::SimdCvt 1560.997092
system.switch_cpus.commit.committedInstType_0::SimdMisc 85732.88106000001
system.switch_cpus.commit.committedInstType_0::SimdMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 17.58732
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 26315170.142094996
system.switch_cpus.commit.committedInstType_0::MemWrite 17872131.039261002
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 116051259.993905
system.switch_cpus.commit.commitEligibleSamples 3077869.252991
system.switch_cpus.commitStats0.numInsts 100072261.59181799
system.switch_cpus.commitStats0.numOps 116051259.993905
system.switch_cpus.commitStats0.numInstsNotNOP 100000100.666159
system.switch_cpus.commitStats0.numOpsNotNOP 115979099.068246
system.switch_cpus.commitStats0.cpi 0.483683647717
system.switch_cpus.commitStats0.ipc 2.072627885466
system.switch_cpus.commitStats0.numMemRefs 44187301.181356
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 106206487.620582
system.switch_cpus.commitStats0.numLoadInsts 26315170.142094996
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 17872125.560733
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 887285.0720649998
system.switch_cpus.commitStats0.committedInstType::No_OpClass 5.478528
system.switch_cpus.commitStats0.committedInstType::IntAlu 71347740.80659999
system.switch_cpus.commitStats0.committedInstType::IntMult 226379.06817600003
system.switch_cpus.commitStats0.committedInstType::IntDiv 2243.2966060000003
system.switch_cpus.commitStats0.committedInstType::FloatAdd 2965.027475
system.switch_cpus.commitStats0.committedInstType::FloatCmp 12072.438651
system.switch_cpus.commitStats0.committedInstType::FloatCvt 11616.615929000001
system.switch_cpus.commitStats0.committedInstType::FloatMult 4568.616497
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 17.228212
system.switch_cpus.commitStats0.committedInstType::FloatDiv 1142.1988270000002
system.switch_cpus.commitStats0.committedInstType::FloatMisc 14753.698538999999
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAdd 1556.6294179999998
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAlu 50599.097153
system.switch_cpus.commitStats0.committedInstType::SimdCmp 100987.146466
system.switch_cpus.commitStats0.committedInstType::SimdCvt 1560.997092
system.switch_cpus.commitStats0.committedInstType::SimdMisc 85732.88106000001
system.switch_cpus.commitStats0.committedInstType::SimdMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 17.58732
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 26315170.142094996
system.switch_cpus.commitStats0.committedInstType::MemWrite 17872131.039261002
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 116051259.993905
system.switch_cpus.commitStats0.committedControl::IsControl 18888781.1218
system.switch_cpus.commitStats0.committedControl::IsDirectControl 16158263.362037001
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 2730517.7597629996
system.switch_cpus.commitStats0.committedControl::IsCondControl 13328132.432037
system.switch_cpus.commitStats0.committedControl::IsUncondControl 5560648.689763
system.switch_cpus.commitStats0.committedControl::IsCall 1361103.442652
system.switch_cpus.commitStats0.committedControl::IsReturn 1361104.148354
system.switch_cpus.decode.idleCycles 20232485.713469
system.switch_cpus.decode.blockedCycles 2528040.8240509997
system.switch_cpus.decode.runCycles 24195143.905757
system.switch_cpus.decode.unblockCycles 481086.265209
system.switch_cpus.decode.squashCycles 870791.806831
system.switch_cpus.decode.branchResolved 11609781.774118999
system.switch_cpus.decode.branchMispred 127284.710694
system.switch_cpus.decode.decodedInsts 147729103.60605198
system.switch_cpus.decode.squashedInsts 291219.932421
system.switch_cpus.executeStats0.numInsts 130510157.45038798
system.switch_cpus.executeStats0.numNop 89226.80153600001
system.switch_cpus.executeStats0.numBranches 20421097.289356995
system.switch_cpus.executeStats0.numLoadInsts 30454619.305707004
system.switch_cpus.executeStats0.numStoreInsts 19997968.8812
system.switch_cpus.executeStats0.instRate 2.700847823051
system.switch_cpus.executeStats0.numCCRegReads 29903180.232255
system.switch_cpus.executeStats0.numCCRegWrites 29717336.557616998
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 137283632.026406
system.switch_cpus.executeStats0.numIntRegWrites 84272192.51234801
system.switch_cpus.executeStats0.numMemRefs 50452588.18690699
system.switch_cpus.executeStats0.numMiscRegReads 16199596.208944
system.switch_cpus.executeStats0.numMiscRegWrites 29781.268446
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecPredRegReads 316578.3471
system.switch_cpus.executeStats0.numVecPredRegWrites 111527.66415800001
system.switch_cpus.executeStats0.numVecRegReads 666030.582209
system.switch_cpus.executeStats0.numVecRegWrites 443801.490291
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 15018863.250354
system.switch_cpus.fetch.cycles 26025759.342134997
system.switch_cpus.fetch.squashCycles 1983987.32255
system.switch_cpus.fetch.miscStallCycles 227.40663200000003
system.switch_cpus.fetch.pendingTrapStallCycles 953.1513419999998
system.switch_cpus.fetch.icacheWaitRetryStallCycles 237.86948
system.switch_cpus.fetch.cacheLines 19817965.052276
system.switch_cpus.fetch.icacheSquashes 433194.12898200005
system.switch_cpus.fetch.nisnDist::samples 48307548.515317
system.switch_cpus.fetch.nisnDist::mean 3.1485745875149997
system.switch_cpus.fetch.nisnDist::stdev 4.022620877022
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 22465096.011754
system.switch_cpus.fetch.nisnDist::1 2525587.7911540004
system.switch_cpus.fetch.nisnDist::2 4065348.615845
system.switch_cpus.fetch.nisnDist::3 2465211.8558099996
system.switch_cpus.fetch.nisnDist::4 2509970.9576399997
system.switch_cpus.fetch.nisnDist::5 2596614.599717
system.switch_cpus.fetch.nisnDist::6 1603736.9019640002
system.switch_cpus.fetch.nisnDist::7 1677044.4093599997
system.switch_cpus.fetch.nisnDist::8 1326171.2526439999
system.switch_cpus.fetch.nisnDist::9 1021315.9905970001
system.switch_cpus.fetch.nisnDist::10 1102908.701899
system.switch_cpus.fetch.nisnDist::11 755722.020102
system.switch_cpus.fetch.nisnDist::12 4192819.406831
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 12.000011999999998
system.switch_cpus.fetch.nisnDist::total 48307548.515317
system.switch_cpus.fetchStats0.numInsts 129761559.34114902
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 2.684679765516
system.switch_cpus.fetchStats0.numBranches 24839050.088111
system.switch_cpus.fetchStats0.branchRate 0.513823752947
system.switch_cpus.fetchStats0.icacheStallCycles 21288614.584361
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 870791.806831
system.switch_cpus.iew.blockCycles 1669008.360818
system.switch_cpus.iew.unblockCycles 2552.52261
system.switch_cpus.iew.dispatchedInsts 139505459.15642
system.switch_cpus.iew.dispSquashedInsts 394600.02009599993
system.switch_cpus.iew.dispLoadInsts 31377000.334113006
system.switch_cpus.iew.dispStoreInsts 22251681.94652
system.switch_cpus.iew.dispNonSpecInsts 2482.2637999999997
system.switch_cpus.iew.iqFullEvents 62.67841299999999
system.switch_cpus.iew.lsqFullEvents 2474.394243
system.switch_cpus.iew.memOrderViolationEvents 179893.307853
system.switch_cpus.iew.predictedTakenIncorrect 349849.58879999997
system.switch_cpus.iew.predictedNotTakenIncorrect 453421.54524300003
system.switch_cpus.iew.PNDLoadViolations 97774.44489900001
system.switch_cpus.iew.branchMispredicts 803271.134043
system.switch_cpus.iew.instsToCommit 128186422.872444
system.switch_cpus.iew.writebackCount 127869889.733138
system.switch_cpus.iew.producerInst 70785305.259925
system.switch_cpus.iew.consumerInst 123695309.78160201
system.switch_cpus.iew.wbRate 2.6471490659879997
system.switch_cpus.iew.wbFanout 0.572282193029
system.switch_cpus.lsq0.forwLoads 1973011.2477929997
system.switch_cpus.lsq0.squashedLoads 5061826.193689
system.switch_cpus.lsq0.ignoredResponses 16754.422814
system.switch_cpus.lsq0.memOrderViolation 179893.307853
system.switch_cpus.lsq0.squashedStores 4379544.809674
system.switch_cpus.lsq0.rescheduledLoads 1534320.33062
system.switch_cpus.lsq0.blockedByCache 2782.5392649999994
system.switch_cpus.lsq0.loadToUse::samples 26315170.416877
system.switch_cpus.lsq0.loadToUse::mean 3.957400390085
system.switch_cpus.lsq0.loadToUse::stdev 4.95582109113
system.switch_cpus.lsq0.loadToUse::0-9 25648413.544814996
system.switch_cpus.lsq0.loadToUse::10-19 543807.296537
system.switch_cpus.lsq0.loadToUse::20-29 84331.222851
system.switch_cpus.lsq0.loadToUse::30-39 14963.424655
system.switch_cpus.lsq0.loadToUse::40-49 5667.303016000001
system.switch_cpus.lsq0.loadToUse::50-59 3528.601279
system.switch_cpus.lsq0.loadToUse::60-69 1704.453095
system.switch_cpus.lsq0.loadToUse::70-79 779.576242
system.switch_cpus.lsq0.loadToUse::80-89 400.43237600000003
system.switch_cpus.lsq0.loadToUse::90-99 334.036073
system.switch_cpus.lsq0.loadToUse::100-109 318.94145599999996
system.switch_cpus.lsq0.loadToUse::110-119 240.076362
system.switch_cpus.lsq0.loadToUse::120-129 372.883757
system.switch_cpus.lsq0.loadToUse::130-139 862.9981319999999
system.switch_cpus.lsq0.loadToUse::140-149 973.2621179999999
system.switch_cpus.lsq0.loadToUse::150-159 400.59127699999993
system.switch_cpus.lsq0.loadToUse::160-169 308.13129799999996
system.switch_cpus.lsq0.loadToUse::170-179 1635.715483
system.switch_cpus.lsq0.loadToUse::180-189 256.763117
system.switch_cpus.lsq0.loadToUse::190-199 142.777371
system.switch_cpus.lsq0.loadToUse::200-209 252.904393
system.switch_cpus.lsq0.loadToUse::210-219 61.851884000000005
system.switch_cpus.lsq0.loadToUse::220-229 49.26944199999999
system.switch_cpus.lsq0.loadToUse::230-239 44.504801
system.switch_cpus.lsq0.loadToUse::240-249 57.00158999999999
system.switch_cpus.lsq0.loadToUse::250-259 38.380016
system.switch_cpus.lsq0.loadToUse::260-269 46.539429000000005
system.switch_cpus.lsq0.loadToUse::270-279 70.910788
system.switch_cpus.lsq0.loadToUse::280-289 60.712299
system.switch_cpus.lsq0.loadToUse::290-299 50.71067199999999
system.switch_cpus.lsq0.loadToUse::overflows 5016.161171
system.switch_cpus.lsq0.loadToUse::min_value 1.000001
system.switch_cpus.lsq0.loadToUse::max_value 772.4550569999999
system.switch_cpus.lsq0.loadToUse::total 26315170.416877
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.0
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 24201542054.378002
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.0
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 24201542054.378002
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.0
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.0
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 24201542054.378002
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.0
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 24201542054.378002
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 24201542054.378002
system.switch_cpus.rename.squashCycles 870791.806831
system.switch_cpus.rename.idleCycles 20720989.450393
system.switch_cpus.rename.blockCycles 1656998.907779
system.switch_cpus.rename.serializeStallCycles 721456.787825
system.switch_cpus.rename.runCycles 24170006.391503997
system.switch_cpus.rename.unblockCycles 167305.17098499998
system.switch_cpus.rename.renamedInsts 144829782.797196
system.switch_cpus.rename.ROBFullEvents 228.16871299999997
system.switch_cpus.rename.IQFullEvents 424.136015
system.switch_cpus.rename.LQFullEvents 615.3980730000001
system.switch_cpus.rename.renamedOperands 139439177.635744
system.switch_cpus.rename.lookups 203933699.433875
system.switch_cpus.rename.intLookups 153685809.72674698
system.switch_cpus.rename.vecLookups 791623.448113
system.switch_cpus.rename.vecPredLookups 230920.19447800002
system.switch_cpus.rename.committedMaps 113211762.453418
system.switch_cpus.rename.undoneMaps 26227387.933594
system.switch_cpus.rename.serializing 61985.19108499999
system.switch_cpus.rename.tempSerializing 1154.528044
system.switch_cpus.rename.skidInsts 524681.263974
system.switch_cpus.rob.reads 182198353.773238
system.switch_cpus.rob.writes 281571869.483321
system.switch_cpus.rob.squashedLoads 5544028.11296
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 4753897.737016
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 100000100.666159
system.switch_cpus.thread_0.numOps 115979099.068246
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 114555.67394099997
system.tol2bus.transDist::WritebackDirty 17621.400632
system.tol2bus.transDist::WritebackClean 62999.474040999994
system.tol2bus.transDist::CleanEvict 40840.782186
system.tol2bus.transDist::UpgradeReq 580.372159
system.tol2bus.transDist::UpgradeResp 580.372159
system.tol2bus.transDist::ReadExReq 5943.445276
system.tol2bus.transDist::ReadExResp 5943.445276
system.tol2bus.transDist::ReadCleanReq 63717.802369
system.tol2bus.transDist::ReadSharedReq 50837.62332599999
system.tol2bus.transDist::InvalidateReq 83.471482
system.tol2bus.transDist::InvalidateResp 83.471482
system.tol2bus.pktCount::total 360464.058486
system.tol2bus.pktSize::total 12749100.285503998
system.tol2bus.snoops 3323.2758430000004
system.tol2bus.snoopTraffic 122579.323456
system.tol2bus.snoopFanout::samples 123905.31709
system.tol2bus.snoopFanout::mean 0.020812794311
system.tol2bus.snoopFanout::stdev 0.14188494173
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 121355.792445
system.tol2bus.snoopFanout::1 2549.400133
system.tol2bus.snoopFanout::2 0.124512
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 1.0077829999999999
system.tol2bus.snoopFanout::total 123905.31709
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 24201542054.378002
system.tol2bus.reqLayer0.occupancy 199239814.84717798
system.tol2bus.reqLayer0.utilization 0.0
system.tol2bus.respLayer0.occupancy 95578842.21111299
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 85510379.275154
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 239881.768993
system.tol2bus.snoop_filter.hitSingleRequests 118725.52414999998
system.tol2bus.snoop_filter.hitMultiRequests 2525.4146659999997
system.tol2bus.snoop_filter.totSnoops 20.015304
system.tol2bus.snoop_filter.hitSingleSnoops 19.890792
system.tol2bus.snoop_filter.hitMultiSnoops 0.124512
system.voltage_domain.voltage 1.000001
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.tags.ageTaskId_1024::4 6411.709582000001
system.l2.tags.ageTaskId_1024::0 2.130251
system.switch_cpus.commit.commitNonSpecStalls 10.97262
system.switch_cpus.rename.SQFullEvents 120810.429597
system.l2.writebacks::writebacks 1334.6285639999999
system.l2.writebacks::total 1334.6285639999999
system.l2.CleanEvict.mshrMisses::writebacks 0.28793399999999997
system.l2.CleanEvict.mshrMisses::total 0.28793399999999997
system.l2.CleanEvict.mshrMissRate::writebacks inf
system.l2.CleanEvict.mshrMissRate::total inf
system.l2.InvalidateReq.missLatency::switch_cpus.data 237.351
system.l2.InvalidateReq.missLatency::total 237.351
system.l2.InvalidateReq.avgMissLatency::switch_cpus.data 0.339557943666
system.l2.InvalidateReq.avgMissLatency::total 0.339557943666
system.l2.UpgradeReq.missLatency::switch_cpus.data 1875.462
system.l2.UpgradeReq.missLatency::total 1875.462
system.l2.UpgradeReq.avgMissLatency::switch_cpus.data 50.688162165948
system.l2.UpgradeReq.avgMissLatency::total 50.688162165948
system.mem_ctrls.avgPriority_writebacks::samples 1334.6285639999999
system.mem_ctrls.rdPerTurnAround::samples 83.181798
system.mem_ctrls.rdPerTurnAround::mean 0.303463051038
system.mem_ctrls.rdPerTurnAround::gmean 0.22171846392599998
system.mem_ctrls.rdPerTurnAround::stdev 2.959526257176
system.mem_ctrls.rdPerTurnAround::0-2047 83.174016
system.mem_ctrls.rdPerTurnAround::38912-40959 0.007782
system.mem_ctrls.rdPerTurnAround::total 83.181798
system.mem_ctrls.wrPerTurnAround::samples 83.181798
system.mem_ctrls.wrPerTurnAround::mean 0.124837435458
system.mem_ctrls.wrPerTurnAround::gmean 0.12481743571800001
system.mem_ctrls.wrPerTurnAround::stdev 0.00233506692
system.mem_ctrls.wrPerTurnAround::16 81.508668
system.mem_ctrls.wrPerTurnAround::17 0.108948
system.mem_ctrls.wrPerTurnAround::18 1.3462859999999999
system.mem_ctrls.wrPerTurnAround::19 0.20233199999999998
system.mem_ctrls.wrPerTurnAround::20 0.007782
system.mem_ctrls.wrPerTurnAround::21 0.007782
system.mem_ctrls.wrPerTurnAround::total 83.181798
system.mem_ctrls.requestorWriteBytes::writebacks 85400.788608
system.mem_ctrls.requestorWriteRate::writebacks 2319507.168704781
system.mem_ctrls.requestorWriteAccesses::writebacks 1334.6285639999999
system.mem_ctrls.requestorWriteTotalLat::writebacks 5161800580.545
system.mem_ctrls.requestorWriteAvgLat::writebacks 30097.61160534
system.mem_ctrls.dram.bytesWritten::writebacks 85416.22809599999
system.mem_ctrls.dram.bytesWritten::total 85416.22809599999
system.mem_ctrls.dram.numWrites::writebacks 1334.6285639999999
system.mem_ctrls.dram.numWrites::total 1334.6285639999999
system.mem_ctrls.dram.bwWrite::writebacks 2319926.509824
system.mem_ctrls.dram.bwWrite::total 2319926.509824
system.mem_ctrls.dram.bwTotal::writebacks 2319926.509824
system.membus.transDist::WritebackDirty 1334.6285639999999
system.membus.transDist::CleanEvict 1390.114224
system.l2.demandMshrHits::switch_cpus.data 0.011226
system.l2.overallMshrHits::switch_cpus.data 0.011226
system.l2.ReadSharedReq.mshrHits::switch_cpus.data 0.0065060000000000005
system.l2.ReadSharedReq.mshrHits::total 0.0065060000000000005
system.mem_ctrls.dram.bytesPerActivate::64-127 664.237044
system.mem_ctrls.dram.bytesPerActivate::128-191 263.251553
system.mem_ctrls.dram.bytesPerActivate::192-255 55.620712
system.mem_ctrls.dram.bytesPerActivate::256-319 22.679335000000002
system.mem_ctrls.dram.bytesPerActivate::320-383 0.979591
system.mem_ctrls.dram.bytesPerActivate::832-895 0.246588
system.l2.ReadExReq.mshrHits::switch_cpus.data 0.00472
system.l2.ReadExReq.mshrHits::total 0.00472
system.mem_ctrls.dram.bytesPerActivate::384-447 0.239827
system.mem_ctrls.dram.bytesPerActivate::512-575 0.239827
system.mem_ctrls.dram.bytesPerActivate::768-831 0.239827
CPI 0.48403035383279436
