set ::env(PROJECT_NAME) ftdi_wb_bridge
set ::env(DESIGN_TOP) ftdi_if
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/Communication_Controller/ftdi_wb_bridge/trunk/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/Communication_Controller/ftdi_wb_bridge/trunk/rtl/ftdi_if.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) controller

