41 2 0
38 1
8 243 288 292 239 1 0
8 228 328 277 279 1 0
5 330 330 379 281 0
5 330 279 379 230 0
4 312 446 361 397 0 1
7 381 446 430 397 2 1
22 16 44 158 20 0 \NUL
Ramzey Ghanaim
22 16 71 351 47 0 \NUL
Lab 1: Intro to Logic with Multimedia Logic
22 176 185 577 161 0 \NUL
Part A: Warm-up: Demonstrating De Morgan's Law
3 416 301 465 252 0 0
7 488 301 537 252 2 1
22 224 278 240 254 0 \NUL
A
22 209 316 225 292 0 \NUL
B
22 198 213 552 189 0 \NUL
This diagram shows how A' and B' = (A or B)'
22 140 494 689 470 0 \NUL
De Morgan's Law gives us a relationship between AND and OR gates
1 313 407 289 263
1 313 435 274 303
1 358 421 382 421
1 331 254 289 263
1 331 305 274 303
1 417 262 376 254
1 417 290 376 305
1 462 276 489 276
38 2
22 227 169 471 145 0 \NUL
Lab 1 Part B: Sum of  Products
22 108 207 583 183 0 \NUL
This inplementation contains an OR gate and an AND gates.
8 151 392 200 343 1 0
8 62 445 111 396 1 0
8 70 503 119 454 1 0
5 348 391 397 342 0
5 332 446 381 397 0
5 356 504 405 455 0
3 451 420 500 371 1 0
7 685 434 734 385 2 1
5 358 552 407 503 0
5 367 593 416 544 0
3 464 591 513 542 1 0
22 16 493 60 469 0 \NUL
IN [0]
22 16 433 60 409 0 \NUL
IN [1]
22 88 379 132 355 0 \NUL
IN [2]
3 506 709 555 660 1 0
5 444 722 493 673 0
22 10 266 610 242 0 \NUL
The first 3 inverters and AND gate produce an output 1 for the input of 0,0,0.
22 7 288 753 264 0 \NUL
The 4th and 5th inverters and second AND gate represent an ouput of 1 when the input is 0,0,1
22 5 312 522 288 0 \NUL
The 6th inverter and AND gate outpus 1 when the inputs are 0,1,1
22 142 231 542 207 0 \NUL
When looking at the schematic from top to bottom:
4 590 436 639 387 1 0
22 10 336 463 312 0 \NUL
The OR gate joins the 3 and gates and acts as a flag gate
22 15 785 350 761 0 \NUL
This inplementation contains NAND Gates
8 57 917 106 868 1 0
8 58 977 107 928 1 0
8 60 1033 109 984 1 0
22 7 1019 51 995 0 \NUL
IN [0]
22 7 970 51 946 0 \NUL
IN [1]
22 7 903 51 879 0 \NUL
IN [2]
3 457 1110 506 1061 1 1
3 268 1219 317 1170 0 1
3 264 922 313 873 0 1
3 265 980 314 931 0 1
3 331 1032 380 983 0 1
3 450 946 499 897 1 1
3 327 1084 376 1035 0 1
3 331 1144 380 1095 0 1
3 606 994 655 945 1 1
3 465 1199 514 1150 1 1
7 734 995 783 946 2 1
22 68 813 674 789 0 \NUL
One input entering an NAND twice gate acts as an inverter. This allows us to
22 68 837 484 813 0 \NUL
repliate the same logic above with only NAND gates.
10 161 901 178 884 0 0
22 16 44 158 20 0 \NUL
Ramzey Ghanaim
22 581 563 745 539 0 \NUL
Transistor Count: 36
22 16 1250 180 1226 0 \NUL
Transistor Count: 40
22 578 479 976 455 0 \NUL
Sum of Products Equation: Q=A'B'C' +AB'C' +ABC'
1 349 366 197 367
1 333 421 108 420
1 357 479 116 478
1 452 381 394 366
1 452 395 378 421
1 452 409 402 479
1 359 527 197 367
1 368 568 108 420
1 465 580 116 478
1 465 552 404 527
1 465 566 413 568
1 507 684 108 420
1 507 670 116 478
1 445 697 197 367
1 507 698 490 697
1 591 411 510 566
1 591 397 497 395
1 591 425 552 684
1 686 409 636 411
1 103 892 265 883
1 103 892 265 911
1 104 952 266 941
1 104 952 266 969
1 106 1008 332 993
1 106 1008 332 1021
1 310 897 451 907
1 311 955 451 921
1 377 1007 451 935
1 104 952 328 1045
1 104 952 328 1073
1 332 1105 103 892
1 332 1133 103 892
1 373 1059 458 1071
1 377 1119 458 1099
1 496 921 607 955
1 503 1085 607 969
1 103 892 269 1180
1 103 892 269 1208
1 104 952 466 1160
1 106 1008 466 1174
1 314 1194 466 1188
1 511 1174 607 983
1 735 970 652 969
1 106 1008 458 1085
38 3
8 146 192 195 143 1 0
8 144 285 193 236 1 0
7 553 259 602 210 2 1
22 93 180 131 156 0 \NUL
Text
22 93 180 137 156 0 \NUL
IN [0]
22 93 226 137 202 0 \NUL
IN [1]
22 93 272 137 248 0 \NUL
IN [2]
8 146 236 195 187 1 0
3 420 259 469 210 0 0
5 224 237 273 188 0
4 297 202 346 153 0 0
8 100 458 149 409 1 0
8 103 551 152 502 1 0
7 544 508 593 459 2 1
22 47 446 85 422 0 \NUL
Text
22 47 446 91 422 0 \NUL
IN [0]
22 47 492 91 468 0 \NUL
IN [1]
22 51 540 95 516 0 \NUL
IN [2]
8 100 502 149 453 1 0
22 33 341 447 317 0 \NUL
This implementation is a simplified version of Part B,
22 334 59 388 35 0 \NUL
Part C
22 12 98 713 74 0 \NUL
This inplementation contains a simplified version of Part B, using only OR and AND gates
3 316 476 365 427 0 1
3 370 503 419 454 0 1
3 237 542 286 493 0 1
3 437 508 486 459 0 1
3 196 463 245 414 0 1
22 138 410 562 386 0 \NUL
One input entering an NAND gate acts as an inverter.
22 33 341 447 317 0 \NUL
This implementation is a simplified version of Part B,
22 33 364 277 340 0 \NUL
and only contains NAND gates
5 240 286 289 237 0
22 58 127 222 103 0 \NUL
Transistor Count: 16
22 44 590 208 566 0 \NUL
Transistor Count: 20
22 226 127 618 103 0 \NUL
Sum of Products Simplified Equation: Q= C' (A+B')
1 192 167 298 163
1 225 212 192 211
1 270 212 298 191
1 343 177 421 220
1 554 234 466 234
1 362 451 371 464
1 238 503 149 526
1 238 531 149 526
1 371 492 283 517
1 438 469 416 478
1 438 497 416 478
1 545 483 483 483
1 317 465 146 477
1 197 424 146 433
1 197 452 146 433
1 317 437 242 438
1 190 260 241 261
1 286 261 421 248
38 4
22 428 71 482 47 0 \NUL
Part D
22 15 523 31 499 0 \NUL
B
22 138 116 752 92 0 \NUL
This will generate a random number and the user can guess with the swiches
22 482 266 980 242 0 \NUL
Light turns on when guessed number is the generated number
7 824 320 873 271 2 1
8 41 456 90 407 1 0
8 38 530 87 481 1 0
34 123 340 172 291 0 0
8 61 335 110 286 1 1
3 333 445 382 396 0 0
4 693 319 742 270 2 0
3 323 347 372 298 0 0
3 306 531 355 482 0 0
5 278 319 327 270 0
5 229 519 278 470 0
3 401 393 450 344 0 0
3 349 192 398 143 0 0
3 307 618 356 569 0 0
5 232 632 281 583 0
5 283 210 332 161 0
3 401 481 450 432 0 0
3 322 277 371 228 0 0
3 282 583 331 534 0 0
3 502 544 551 495 0 0
5 199 456 248 407 0
5 200 500 249 451 0
3 262 476 311 427 0 0
5 234 384 283 335 0
5 222 439 271 390 0
3 273 422 322 373 0 0
22 17 447 33 423 0 \NUL
A
22 159 288 175 264 0 \NUL
C
22 155 371 171 347 0 \NUL
D
22 192 668 903 644 0 \NUL
The 3 right-most AND gates check to see if the guessed number equals the actual number
1 107 310 124 300
1 694 308 379 420
1 825 295 739 294
1 279 294 169 294
1 324 308 324 294
1 275 494 307 492
1 87 431 230 494
1 84 505 307 520
1 169 336 324 336
1 402 354 369 322
1 352 506 402 382
1 694 299 447 368
1 350 153 169 294
1 87 431 308 579
1 233 607 84 505
1 308 607 278 607
1 284 185 169 336
1 350 181 329 185
1 395 167 402 442
1 353 593 402 470
1 694 289 447 456
1 323 238 169 294
1 169 336 323 266
1 87 431 283 544
1 283 572 84 505
1 503 505 368 252
1 328 558 503 533
1 694 280 548 519
1 200 431 87 431
1 263 437 245 431
1 246 475 263 465
1 84 505 201 475
1 334 434 308 451
1 235 359 169 294
1 274 383 280 359
1 334 406 319 397
1 268 414 274 411
1 169 336 223 414
39 16777215
47 0
40 1 6 6
50 1000 2000
51 0 100
30
System
20
700
0
0
1
2
2
34
