// Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2014.3.1 (lin64) Build 1034051 Fri Oct  3 16:31:15 MDT 2014
// Date        : Mon Nov 17 19:35:40 2014
// Host        : jgn-tv4 running 64-bit CentOS release 6.6 (Final)
// Command     : write_verilog -force -mode funcsim
//               /home/tmatsuya/kc705sfp/boards/kc705/synthesis/runs/top.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_ip_funcsim.v
// Design      : ten_gig_eth_pcs_pma_ip
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7k325tffg900-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CORE_GENERATION_INFO = "ten_gig_eth_pcs_pma_ip,ten_gig_eth_pcs_pma_v5_0,{x_ipProduct=Vivado 2014.3.1,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=ten_gig_eth_pcs_pma,x_ipVersion=5.0,x_ipCoreRevision=0,x_ipLanguage=VERILOG,x_ipLicense=ten_gig_eth_pcs_pma_basekr@2014.10(design_linking),c_family=kintex7,c_component_name=ten_gig_eth_pcs_pma_ip,c_has_mdio=true,c_has_fec=false,c_has_an=false,c_is_kr=false,c_is_32bit=false,c_no_ebuff=false,c_gttype=0,c_1588=0,c_data_width=32,c_sub_core_name=ten_gig_eth_pcs_pma_ip_gt,c_gt_loc=X0Y0,c_refclk=clk0}" *) (* X_CORE_INFO = "ten_gig_eth_pcs_pma_v5_0,Vivado 2014.3.1" *) (* DowngradeIPIdentifiedWarnings = "yes" *) 
(* NotValidForBitStream *)
module ten_gig_eth_pcs_pma_ip
   (dclk,
    clk156,
    txusrclk,
    txusrclk2,
    txclk322,
    areset,
    areset_clk156,
    gttxreset,
    gtrxreset,
    sim_speedup_control,
    txuserrdy,
    qplllock,
    qplloutclk,
    qplloutrefclk,
    reset_counter_done,
    xgmii_txd,
    xgmii_txc,
    xgmii_rxd,
    xgmii_rxc,
    txp,
    txn,
    rxp,
    rxn,
    mdc,
    mdio_in,
    mdio_out,
    mdio_tri,
    prtad,
    core_status,
    tx_resetdone,
    rx_resetdone,
    signal_detect,
    tx_fault,
    drp_req,
    drp_gnt,
    drp_den_o,
    drp_dwe_o,
    drp_daddr_o,
    drp_di_o,
    drp_drdy_o,
    drp_drpdo_o,
    drp_den_i,
    drp_dwe_i,
    drp_daddr_i,
    drp_di_i,
    drp_drdy_i,
    drp_drpdo_i,
    pma_pmd_type,
    tx_disable);
  input dclk;
  input clk156;
  input txusrclk;
  input txusrclk2;
  output txclk322;
  input areset;
  input areset_clk156;
  input gttxreset;
  input gtrxreset;
  input sim_speedup_control;
  input txuserrdy;
  input qplllock;
  input qplloutclk;
  input qplloutrefclk;
  input reset_counter_done;
  input [63:0]xgmii_txd;
  input [7:0]xgmii_txc;
  output [63:0]xgmii_rxd;
  output [7:0]xgmii_rxc;
  output txp;
  output txn;
  input rxp;
  input rxn;
  input mdc;
  input mdio_in;
  output mdio_out;
  output mdio_tri;
  input [4:0]prtad;
  output [7:0]core_status;
  output tx_resetdone;
  output rx_resetdone;
  input signal_detect;
  input tx_fault;
  output drp_req;
  input drp_gnt;
  output drp_den_o;
  output drp_dwe_o;
  output [15:0]drp_daddr_o;
  output [15:0]drp_di_o;
  output drp_drdy_o;
  output [15:0]drp_drpdo_o;
  input drp_den_i;
  input drp_dwe_i;
  input [15:0]drp_daddr_i;
  input [15:0]drp_di_i;
  input drp_drdy_i;
  input [15:0]drp_drpdo_i;
  input [2:0]pma_pmd_type;
  output tx_disable;

  wire areset;
  wire areset_clk156;
  wire clk156;
  wire [7:0]core_status;
  wire dclk;
  wire [15:0]drp_daddr_i;
  wire [15:0]drp_daddr_o;
  wire drp_den_i;
  wire drp_den_o;
  wire [15:0]drp_di_i;
  wire [15:0]drp_di_o;
  wire drp_drdy_i;
  wire drp_drdy_o;
  wire [15:0]drp_drpdo_i;
  wire [15:0]drp_drpdo_o;
  wire drp_dwe_i;
  wire drp_dwe_o;
  wire drp_gnt;
  wire drp_req;
  wire gtrxreset;
  wire gttxreset;
  wire mdc;
  wire mdio_in;
  wire mdio_out;
  wire mdio_tri;
  wire [2:0]pma_pmd_type;
  wire [4:0]prtad;
  wire qplllock;
  wire qplloutclk;
  wire qplloutrefclk;
  wire reset_counter_done;
  wire rx_resetdone;
  wire rxn;
  wire rxp;
  wire signal_detect;
  wire sim_speedup_control;
  wire tx_disable;
  wire tx_fault;
  wire tx_resetdone;
  wire txclk322;
  wire txn;
  wire txp;
  wire txuserrdy;
  wire txusrclk;
  wire txusrclk2;
  wire [7:0]xgmii_rxc;
  wire [63:0]xgmii_rxd;
  wire [7:0]xgmii_txc;
  wire [63:0]xgmii_txd;

(* DowngradeIPIdentifiedWarnings = "yes" *) 
   (* MASTER_WATCHDOG_TIMER_RESET = "27'b110111111000010010110100000" *) 
   ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_block inst
       (.areset(areset),
        .areset_clk156(areset_clk156),
        .clk156(clk156),
        .core_status(core_status),
        .dclk(dclk),
        .drp_daddr_i(drp_daddr_i),
        .drp_daddr_o(drp_daddr_o),
        .drp_den_i(drp_den_i),
        .drp_den_o(drp_den_o),
        .drp_di_i(drp_di_i),
        .drp_di_o(drp_di_o),
        .drp_drdy_i(drp_drdy_i),
        .drp_drdy_o(drp_drdy_o),
        .drp_drpdo_i(drp_drpdo_i),
        .drp_drpdo_o(drp_drpdo_o),
        .drp_dwe_i(drp_dwe_i),
        .drp_dwe_o(drp_dwe_o),
        .drp_gnt(drp_gnt),
        .drp_req(drp_req),
        .gtrxreset(gtrxreset),
        .gttxreset(gttxreset),
        .mdc(mdc),
        .mdio_in(mdio_in),
        .mdio_out(mdio_out),
        .mdio_tri(mdio_tri),
        .pma_pmd_type(pma_pmd_type),
        .prtad(prtad),
        .qplllock(qplllock),
        .qplloutclk(qplloutclk),
        .qplloutrefclk(qplloutrefclk),
        .reset_counter_done(reset_counter_done),
        .rx_resetdone(rx_resetdone),
        .rxn(rxn),
        .rxp(rxp),
        .signal_detect(signal_detect),
        .sim_speedup_control(sim_speedup_control),
        .tx_disable(tx_disable),
        .tx_fault(tx_fault),
        .tx_resetdone(tx_resetdone),
        .txclk322(txclk322),
        .txn(txn),
        .txp(txp),
        .txuserrdy(txuserrdy),
        .txusrclk(txusrclk),
        .txusrclk2(txusrclk2),
        .xgmii_rxc(xgmii_rxc),
        .xgmii_rxd(xgmii_rxd),
        .xgmii_txc(xgmii_txc),
        .xgmii_txd(xgmii_txd));
endmodule

(* DowngradeIPIdentifiedWarnings = "yes" *) (* MASTER_WATCHDOG_TIMER_RESET = "27'b110111111000010010110100000" *) (* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_block" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_block
   (dclk,
    clk156,
    txusrclk,
    txusrclk2,
    txclk322,
    areset,
    areset_clk156,
    txuserrdy,
    gttxreset,
    gtrxreset,
    sim_speedup_control,
    qplllock,
    qplloutclk,
    qplloutrefclk,
    reset_counter_done,
    xgmii_txd,
    xgmii_txc,
    xgmii_rxd,
    xgmii_rxc,
    txp,
    txn,
    rxp,
    rxn,
    mdc,
    mdio_in,
    mdio_out,
    mdio_tri,
    prtad,
    core_status,
    tx_resetdone,
    rx_resetdone,
    signal_detect,
    tx_fault,
    drp_req,
    drp_gnt,
    drp_den_o,
    drp_dwe_o,
    drp_daddr_o,
    drp_di_o,
    drp_drdy_o,
    drp_drpdo_o,
    drp_den_i,
    drp_dwe_i,
    drp_daddr_i,
    drp_di_i,
    drp_drdy_i,
    drp_drpdo_i,
    pma_pmd_type,
    tx_disable);
  input dclk;
  input clk156;
  input txusrclk;
  input txusrclk2;
  output txclk322;
  input areset;
  input areset_clk156;
  input txuserrdy;
  input gttxreset;
  input gtrxreset;
  input sim_speedup_control;
  input qplllock;
  input qplloutclk;
  input qplloutrefclk;
  input reset_counter_done;
  input [63:0]xgmii_txd;
  input [7:0]xgmii_txc;
  output [63:0]xgmii_rxd;
  output [7:0]xgmii_rxc;
  output txp;
  output txn;
  input rxp;
  input rxn;
  input mdc;
  input mdio_in;
  output mdio_out;
  output mdio_tri;
  input [4:0]prtad;
  output [7:0]core_status;
  output tx_resetdone;
  output rx_resetdone;
  input signal_detect;
  input tx_fault;
  output drp_req;
  input drp_gnt;
  output drp_den_o;
  output drp_dwe_o;
  output [15:0]drp_daddr_o;
  output [15:0]drp_di_o;
  output drp_drdy_o;
  output [15:0]drp_drpdo_o;
  input drp_den_i;
  input drp_dwe_i;
  input [15:0]drp_daddr_i;
  input [15:0]drp_di_i;
  input drp_drdy_i;
  input [15:0]drp_drpdo_i;
  input [2:0]pma_pmd_type;
  output tx_disable;

  wire areset;
  wire areset_clk156;
  wire areset_rxusrclk2;
  wire clk156;
  wire clk156_areset;
  wire clk156_reset_rx_tmp;
  wire clk156_reset_tx;
  wire core_in_testmode;
  wire [7:0]core_status;
  wire dclk;
  wire dclk_reset;
  wire [15:0]drp_daddr_i;
  wire [15:0]drp_daddr_o;
  wire drp_den_i;
  wire drp_den_o;
  wire [15:0]drp_di_i;
  wire [15:0]drp_di_o;
  wire drp_drdy_i;
  wire drp_drdy_o;
  wire [15:0]drp_drpdo_i;
  wire [15:0]drp_drpdo_o;
  wire drp_dwe_i;
  wire drp_dwe_o;
  wire drp_gnt;
  wire drp_req;
  wire gt0_clear_rx_prbs_err_count_i;
  wire gt0_gtrxreset_i;
  wire gt0_gttxreset_i;
  wire [2:0]gt0_loopback_i;
  wire gt0_rxbufreset_i;
  wire gt0_rxbufreset_i0;
  wire [31:0]gt0_rxdata_i;
  wire gt0_rxdatavalid_i;
  wire gt0_rxgearboxslip_i;
  wire [1:0]gt0_rxheader_i;
  wire gt0_rxheadervalid_i;
  wire gt0_rxresetdone_i_regrx322;
  wire gt0_rxresetdone_reg;
  wire gt0_rxresetdone_reg0;
  wire gt0_rxuserrdy_i;
  wire gt0_txresetdone_reg;
  wire gt0_txresetdone_reg0;
  wire [3:0]gt_rxc_d1;
  wire [31:0]gt_rxd_d1;
  wire [7:0]gt_txc;
  wire [31:0]gt_txd;
  wire gtrxreset;
  wire gtrxreset_clk156;
  wire gttxreset;
  wire master_watchdog0;
  wire [26:0]master_watchdog_reg;
  wire mdc;
  wire mdio_in;
  wire mdio_out;
  wire mdio_tri;
  wire \n_0_master_watchdog[0]_i_3 ;
  wire \n_0_master_watchdog[10]_i_2 ;
  wire \n_0_master_watchdog[11]_i_2 ;
  wire \n_0_master_watchdog[12]_i_2 ;
  wire \n_0_master_watchdog[13]_i_2 ;
  wire \n_0_master_watchdog[14]_i_2 ;
  wire \n_0_master_watchdog[15]_i_2 ;
  wire \n_0_master_watchdog[16]_i_2 ;
  wire \n_0_master_watchdog[17]_i_2 ;
  wire \n_0_master_watchdog[18]_i_2 ;
  wire \n_0_master_watchdog[19]_i_2 ;
  wire \n_0_master_watchdog[1]_i_2 ;
  wire \n_0_master_watchdog[20]_i_2 ;
  wire \n_0_master_watchdog[21]_i_2 ;
  wire \n_0_master_watchdog[22]_i_2 ;
  wire \n_0_master_watchdog[23]_i_2 ;
  wire \n_0_master_watchdog[24]_i_2 ;
  wire \n_0_master_watchdog[25]_i_2 ;
  wire \n_0_master_watchdog[26]_i_2 ;
  wire \n_0_master_watchdog[2]_i_2 ;
  wire \n_0_master_watchdog[3]_i_2 ;
  wire \n_0_master_watchdog[4]_i_2 ;
  wire \n_0_master_watchdog[5]_i_2 ;
  wire \n_0_master_watchdog[6]_i_2 ;
  wire \n_0_master_watchdog[7]_i_2 ;
  wire \n_0_master_watchdog[8]_i_2 ;
  wire \n_0_master_watchdog[9]_i_2 ;
  wire \n_0_master_watchdog_reg[0]_i_2 ;
  wire \n_0_master_watchdog_reg[10]_i_1 ;
  wire \n_0_master_watchdog_reg[10]_i_3 ;
  wire \n_0_master_watchdog_reg[11]_i_1 ;
  wire \n_0_master_watchdog_reg[11]_i_3 ;
  wire \n_0_master_watchdog_reg[12]_i_1 ;
  wire \n_0_master_watchdog_reg[12]_i_3 ;
  wire \n_0_master_watchdog_reg[13]_i_1 ;
  wire \n_0_master_watchdog_reg[13]_i_3 ;
  wire \n_0_master_watchdog_reg[14]_i_1 ;
  wire \n_0_master_watchdog_reg[14]_i_3 ;
  wire \n_0_master_watchdog_reg[15]_i_1 ;
  wire \n_0_master_watchdog_reg[15]_i_3 ;
  wire \n_0_master_watchdog_reg[16]_i_1 ;
  wire \n_0_master_watchdog_reg[16]_i_3 ;
  wire \n_0_master_watchdog_reg[17]_i_1 ;
  wire \n_0_master_watchdog_reg[17]_i_3 ;
  wire \n_0_master_watchdog_reg[18]_i_1 ;
  wire \n_0_master_watchdog_reg[18]_i_3 ;
  wire \n_0_master_watchdog_reg[19]_i_1 ;
  wire \n_0_master_watchdog_reg[19]_i_3 ;
  wire \n_0_master_watchdog_reg[1]_i_1 ;
  wire \n_0_master_watchdog_reg[1]_i_3 ;
  wire \n_0_master_watchdog_reg[20]_i_1 ;
  wire \n_0_master_watchdog_reg[20]_i_3 ;
  wire \n_0_master_watchdog_reg[21]_i_1 ;
  wire \n_0_master_watchdog_reg[21]_i_3 ;
  wire \n_0_master_watchdog_reg[22]_i_1 ;
  wire \n_0_master_watchdog_reg[22]_i_3 ;
  wire \n_0_master_watchdog_reg[23]_i_1 ;
  wire \n_0_master_watchdog_reg[23]_i_3 ;
  wire \n_0_master_watchdog_reg[24]_i_1 ;
  wire \n_0_master_watchdog_reg[24]_i_3 ;
  wire \n_0_master_watchdog_reg[25]_i_1 ;
  wire \n_0_master_watchdog_reg[25]_i_3 ;
  wire \n_0_master_watchdog_reg[26]_i_1 ;
  wire \n_0_master_watchdog_reg[2]_i_1 ;
  wire \n_0_master_watchdog_reg[2]_i_3 ;
  wire \n_0_master_watchdog_reg[3]_i_1 ;
  wire \n_0_master_watchdog_reg[3]_i_3 ;
  wire \n_0_master_watchdog_reg[4]_i_1 ;
  wire \n_0_master_watchdog_reg[4]_i_3 ;
  wire \n_0_master_watchdog_reg[5]_i_1 ;
  wire \n_0_master_watchdog_reg[5]_i_3 ;
  wire \n_0_master_watchdog_reg[6]_i_1 ;
  wire \n_0_master_watchdog_reg[6]_i_3 ;
  wire \n_0_master_watchdog_reg[7]_i_1 ;
  wire \n_0_master_watchdog_reg[7]_i_3 ;
  wire \n_0_master_watchdog_reg[8]_i_1 ;
  wire \n_0_master_watchdog_reg[8]_i_3 ;
  wire \n_0_master_watchdog_reg[9]_i_1 ;
  wire \n_0_master_watchdog_reg[9]_i_3 ;
  wire n_1_cable_pull_logic_i;
  wire n_8_ten_gig_eth_pcs_pma_ip_local_clock_reset_block;
  wire n_9_ten_gig_eth_pcs_pma_ip_local_clock_reset_block;
  wire pcs_resetout;
  wire pcs_resetout_reg;
  wire [2:0]pma_pmd_type;
  wire pma_resetout;
  wire pma_resetout_reg;
  wire pma_resetout_rising_rxusrclk2;
  wire [4:0]prtad;
  wire qplllock;
  wire qplllock_clk156;
  wire qplllock_rxusrclk2;
  wire qplllock_txusrclk2;
  wire qplloutclk;
  wire qplloutrefclk;
  wire reset_counter_done;
  wire resetdone;
  wire rst0;
  wire rx_prbs31_en;
  wire rx_resetdone;
  wire rxclk322;
  wire rxn;
  wire rxp;
  wire rxreset322;
  wire rxusrclk2;
  wire signal_detect;
  wire sim_speedup_control;
  wire tx_disable;
  wire tx_fault;
  wire tx_prbs31_en;
  wire tx_resetdone;
  wire txclk322;
  wire txn;
  wire txp;
  wire txreset322;
  wire txuserrdy;
  wire txusrclk;
  wire txusrclk2;
  wire [7:0]xgmii_rxc;
  wire [63:0]xgmii_rxd;
  wire [7:0]xgmii_txc;
  wire [63:0]xgmii_txd;
  wire [3:1]\NLW_master_watchdog_reg[25]_i_3_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_master_watchdog_reg[25]_i_3_CARRY4_DI_UNCONNECTED ;
  wire [3:3]\NLW_master_watchdog_reg[25]_i_3_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_master_watchdog_reg[25]_i_3_CARRY4_S_UNCONNECTED ;
  wire NLW_ten_gig_eth_pcs_pma_ip_core_is_eval_UNCONNECTED;
  wire NLW_ten_gig_eth_pcs_pma_ip_core_rxphy_ts_align_UNCONNECTED;
  wire NLW_ten_gig_eth_pcs_pma_ip_core_training_rdack_UNCONNECTED;
  wire NLW_ten_gig_eth_pcs_pma_ip_core_training_wrack_UNCONNECTED;
  wire [4:0]NLW_ten_gig_eth_pcs_pma_ip_core_coeff_minus_1_UNCONNECTED;
  wire [4:0]NLW_ten_gig_eth_pcs_pma_ip_core_coeff_plus_1_UNCONNECTED;
  wire [6:0]NLW_ten_gig_eth_pcs_pma_ip_core_coeff_zero_UNCONNECTED;
  wire [63:0]NLW_ten_gig_eth_pcs_pma_ip_core_rxphy_correction_timer_UNCONNECTED;
  wire [35:0]NLW_ten_gig_eth_pcs_pma_ip_core_rxphy_ns_field_UNCONNECTED;
  wire [47:0]NLW_ten_gig_eth_pcs_pma_ip_core_rxphy_s_field_UNCONNECTED;
  wire [447:0]NLW_ten_gig_eth_pcs_pma_ip_core_status_vector_UNCONNECTED;
  wire [15:0]NLW_ten_gig_eth_pcs_pma_ip_core_training_rddata_UNCONNECTED;
  wire [4:0]NLW_ten_gig_eth_pcs_pma_ip_core_txdiffctrl_UNCONNECTED;

ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_cable_pull_logic cable_pull_logic_i
       (.AS(gt0_gtrxreset_i),
        .CLK(rxusrclk2),
        .D({gt0_rxdata_i[24],gt0_rxdata_i[25],gt0_rxdata_i[26],gt0_rxdata_i[27]}),
        .I1(n_9_ten_gig_eth_pcs_pma_ip_local_clock_reset_block),
        .I2(n_8_ten_gig_eth_pcs_pma_ip_local_clock_reset_block),
        .O1(n_1_cable_pull_logic_i),
        .SS(gt0_rxgearboxslip_i),
        .areset_rxusrclk2(areset_rxusrclk2),
        .clk156(clk156),
        .gt0_rxresetdone_i_regrx322(gt0_rxresetdone_i_regrx322),
        .gtrxreset_clk156(gtrxreset_clk156),
        .out(master_watchdog_reg[26:24]),
        .pma_resetout_rising_rxusrclk2(pma_resetout_rising_rxusrclk2),
        .qplllock_clk156(qplllock_clk156),
        .reset_counter_done(reset_counter_done),
        .signal_detect(signal_detect));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_gtwizard_10gbaser_multi_GT gt0_gtwizard_10gbaser_multi_gt_i
       (.AS(gt0_gtrxreset_i),
        .D({gt0_rxheadervalid_i,gt0_rxdatavalid_i,gt0_rxheader_i[0],gt0_rxheader_i[1]}),
        .O1({gt0_rxdata_i[0],gt0_rxdata_i[1],gt0_rxdata_i[2],gt0_rxdata_i[3],gt0_rxdata_i[4],gt0_rxdata_i[5],gt0_rxdata_i[6],gt0_rxdata_i[7],gt0_rxdata_i[8],gt0_rxdata_i[9],gt0_rxdata_i[10],gt0_rxdata_i[11],gt0_rxdata_i[12],gt0_rxdata_i[13],gt0_rxdata_i[14],gt0_rxdata_i[15],gt0_rxdata_i[16],gt0_rxdata_i[17],gt0_rxdata_i[18],gt0_rxdata_i[19],gt0_rxdata_i[20],gt0_rxdata_i[21],gt0_rxdata_i[22],gt0_rxdata_i[23],gt0_rxdata_i[24],gt0_rxdata_i[25],gt0_rxdata_i[26],gt0_rxdata_i[27],gt0_rxdata_i[28],gt0_rxdata_i[29],gt0_rxdata_i[30],gt0_rxdata_i[31]}),
        .RXPRBSSEL(rx_prbs31_en),
        .SS(gt0_rxgearboxslip_i),
        .TXPRBSSEL(tx_prbs31_en),
        .dclk(dclk),
        .drp_daddr_i(drp_daddr_i[8:0]),
        .drp_den_i(drp_den_i),
        .drp_di_i(drp_di_i),
        .drp_drdy_o(drp_drdy_o),
        .drp_drpdo_o(drp_drpdo_o),
        .drp_dwe_i(drp_dwe_i),
        .gt0_clear_rx_prbs_err_count_i(gt0_clear_rx_prbs_err_count_i),
        .gt0_gttxreset_i(gt0_gttxreset_i),
        .gt0_rxbufreset_i(gt0_rxbufreset_i),
        .gt0_rxbufreset_i0(gt0_rxbufreset_i0),
        .gt0_rxresetdone_i_regrx322(gt0_rxresetdone_i_regrx322),
        .gt0_rxresetdone_reg0(gt0_rxresetdone_reg0),
        .gt0_rxuserrdy_i(gt0_rxuserrdy_i),
        .gt0_txresetdone_reg0(gt0_txresetdone_reg0),
        .gt_txc(gt_txc),
        .gt_txd(gt_txd),
        .loopback_ctrl(gt0_loopback_i),
        .pcs_resetout(pcs_resetout),
        .pcs_resetout_reg(pcs_resetout_reg),
        .qplllock_rxusrclk2(qplllock_rxusrclk2),
        .qplllock_txusrclk2(qplllock_txusrclk2),
        .qplloutclk(qplloutclk),
        .qplloutrefclk(qplloutrefclk),
        .rxclk322(rxclk322),
        .rxn(rxn),
        .rxp(rxp),
        .rxusrclk2(rxusrclk2),
        .tx_disable(tx_disable),
        .txclk322(txclk322),
        .txn(txn),
        .txp(txp),
        .txuserrdy(txuserrdy),
        .txusrclk(txusrclk),
        .txusrclk2(txusrclk2));
FDRE #(
    .INIT(1'b0)) 
     gt0_rxbufreset_i_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxbufreset_i0),
        .Q(gt0_rxbufreset_i),
        .R(1'b0));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer gt0_rxresetdone_i_regrx322_sync_i
       (.D(gt0_rxresetdone_reg),
        .gt0_rxresetdone_i_regrx322(gt0_rxresetdone_i_regrx322),
        .rxusrclk2(rxusrclk2));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_0 gt0_rxresetdone_i_sync_i
       (.AS(clk156_reset_rx_tmp),
        .D(gt0_rxresetdone_reg),
        .I1(tx_resetdone),
        .O1(rx_resetdone),
        .clk156(clk156),
        .clk156_areset(clk156_areset),
        .core_in_testmode(core_in_testmode),
        .core_status(core_status[0]),
        .master_watchdog0(master_watchdog0),
        .signal_detect(signal_detect));
FDRE gt0_rxresetdone_reg_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxresetdone_reg0),
        .Q(gt0_rxresetdone_reg),
        .R(1'b0));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_1 gt0_txresetdone_i_sync_i
       (.D(gt0_txresetdone_reg),
        .O1(tx_resetdone),
        .clk156(clk156),
        .resetdone(resetdone),
        .rx_resetdone(rx_resetdone));
FDRE gt0_txresetdone_reg_reg
       (.C(txusrclk2),
        .CE(1'b1),
        .D(gt0_txresetdone_reg0),
        .Q(gt0_txresetdone_reg),
        .R(1'b0));
FDRE \gt_rxc_d1_reg[0] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxheader_i[1]),
        .Q(gt_rxc_d1[0]),
        .R(1'b0));
FDRE \gt_rxc_d1_reg[1] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxheader_i[0]),
        .Q(gt_rxc_d1[1]),
        .R(1'b0));
FDRE \gt_rxc_d1_reg[2] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdatavalid_i),
        .Q(gt_rxc_d1[2]),
        .R(1'b0));
FDRE \gt_rxc_d1_reg[3] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxheadervalid_i),
        .Q(gt_rxc_d1[3]),
        .R(1'b0));
FDRE \gt_rxd_d1_reg[0] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[31]),
        .Q(gt_rxd_d1[0]),
        .R(1'b0));
FDRE \gt_rxd_d1_reg[10] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[21]),
        .Q(gt_rxd_d1[10]),
        .R(1'b0));
FDRE \gt_rxd_d1_reg[11] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[20]),
        .Q(gt_rxd_d1[11]),
        .R(1'b0));
FDRE \gt_rxd_d1_reg[12] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[19]),
        .Q(gt_rxd_d1[12]),
        .R(1'b0));
FDRE \gt_rxd_d1_reg[13] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[18]),
        .Q(gt_rxd_d1[13]),
        .R(1'b0));
FDRE \gt_rxd_d1_reg[14] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[17]),
        .Q(gt_rxd_d1[14]),
        .R(1'b0));
FDRE \gt_rxd_d1_reg[15] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[16]),
        .Q(gt_rxd_d1[15]),
        .R(1'b0));
FDRE \gt_rxd_d1_reg[16] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[15]),
        .Q(gt_rxd_d1[16]),
        .R(1'b0));
FDRE \gt_rxd_d1_reg[17] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[14]),
        .Q(gt_rxd_d1[17]),
        .R(1'b0));
FDRE \gt_rxd_d1_reg[18] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[13]),
        .Q(gt_rxd_d1[18]),
        .R(1'b0));
FDRE \gt_rxd_d1_reg[19] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[12]),
        .Q(gt_rxd_d1[19]),
        .R(1'b0));
FDRE \gt_rxd_d1_reg[1] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[30]),
        .Q(gt_rxd_d1[1]),
        .R(1'b0));
FDRE \gt_rxd_d1_reg[20] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[11]),
        .Q(gt_rxd_d1[20]),
        .R(1'b0));
FDRE \gt_rxd_d1_reg[21] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[10]),
        .Q(gt_rxd_d1[21]),
        .R(1'b0));
FDRE \gt_rxd_d1_reg[22] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[9]),
        .Q(gt_rxd_d1[22]),
        .R(1'b0));
FDRE \gt_rxd_d1_reg[23] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[8]),
        .Q(gt_rxd_d1[23]),
        .R(1'b0));
FDRE \gt_rxd_d1_reg[24] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[7]),
        .Q(gt_rxd_d1[24]),
        .R(1'b0));
FDRE \gt_rxd_d1_reg[25] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[6]),
        .Q(gt_rxd_d1[25]),
        .R(1'b0));
FDRE \gt_rxd_d1_reg[26] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[5]),
        .Q(gt_rxd_d1[26]),
        .R(1'b0));
FDRE \gt_rxd_d1_reg[27] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[4]),
        .Q(gt_rxd_d1[27]),
        .R(1'b0));
FDRE \gt_rxd_d1_reg[28] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[3]),
        .Q(gt_rxd_d1[28]),
        .R(1'b0));
FDRE \gt_rxd_d1_reg[29] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[2]),
        .Q(gt_rxd_d1[29]),
        .R(1'b0));
FDRE \gt_rxd_d1_reg[2] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[29]),
        .Q(gt_rxd_d1[2]),
        .R(1'b0));
FDRE \gt_rxd_d1_reg[30] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[1]),
        .Q(gt_rxd_d1[30]),
        .R(1'b0));
FDRE \gt_rxd_d1_reg[31] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[0]),
        .Q(gt_rxd_d1[31]),
        .R(1'b0));
FDRE \gt_rxd_d1_reg[3] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[28]),
        .Q(gt_rxd_d1[3]),
        .R(1'b0));
FDRE \gt_rxd_d1_reg[4] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[27]),
        .Q(gt_rxd_d1[4]),
        .R(1'b0));
FDRE \gt_rxd_d1_reg[5] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[26]),
        .Q(gt_rxd_d1[5]),
        .R(1'b0));
FDRE \gt_rxd_d1_reg[6] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[25]),
        .Q(gt_rxd_d1[6]),
        .R(1'b0));
FDRE \gt_rxd_d1_reg[7] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[24]),
        .Q(gt_rxd_d1[7]),
        .R(1'b0));
FDRE \gt_rxd_d1_reg[8] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[23]),
        .Q(gt_rxd_d1[8]),
        .R(1'b0));
FDRE \gt_rxd_d1_reg[9] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt0_rxdata_i[22]),
        .Q(gt_rxd_d1[9]),
        .R(1'b0));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst gtrxreset_clk156_sync_i
       (.clk156(clk156),
        .gtrxreset(gtrxreset),
        .gtrxreset_clk156(gtrxreset_clk156));
LUT1 #(
    .INIT(2'h1)) 
     \master_watchdog[0]_i_3 
       (.I0(master_watchdog_reg[0]),
        .O(\n_0_master_watchdog[0]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \master_watchdog[10]_i_2 
       (.I0(master_watchdog_reg[10]),
        .O(\n_0_master_watchdog[10]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \master_watchdog[11]_i_2 
       (.I0(master_watchdog_reg[11]),
        .O(\n_0_master_watchdog[11]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \master_watchdog[12]_i_2 
       (.I0(master_watchdog_reg[12]),
        .O(\n_0_master_watchdog[12]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \master_watchdog[13]_i_2 
       (.I0(master_watchdog_reg[13]),
        .O(\n_0_master_watchdog[13]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \master_watchdog[14]_i_2 
       (.I0(master_watchdog_reg[14]),
        .O(\n_0_master_watchdog[14]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \master_watchdog[15]_i_2 
       (.I0(master_watchdog_reg[15]),
        .O(\n_0_master_watchdog[15]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \master_watchdog[16]_i_2 
       (.I0(master_watchdog_reg[16]),
        .O(\n_0_master_watchdog[16]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \master_watchdog[17]_i_2 
       (.I0(master_watchdog_reg[17]),
        .O(\n_0_master_watchdog[17]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \master_watchdog[18]_i_2 
       (.I0(master_watchdog_reg[18]),
        .O(\n_0_master_watchdog[18]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \master_watchdog[19]_i_2 
       (.I0(master_watchdog_reg[19]),
        .O(\n_0_master_watchdog[19]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \master_watchdog[1]_i_2 
       (.I0(master_watchdog_reg[1]),
        .O(\n_0_master_watchdog[1]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \master_watchdog[20]_i_2 
       (.I0(master_watchdog_reg[20]),
        .O(\n_0_master_watchdog[20]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \master_watchdog[21]_i_2 
       (.I0(master_watchdog_reg[21]),
        .O(\n_0_master_watchdog[21]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \master_watchdog[22]_i_2 
       (.I0(master_watchdog_reg[22]),
        .O(\n_0_master_watchdog[22]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \master_watchdog[23]_i_2 
       (.I0(master_watchdog_reg[23]),
        .O(\n_0_master_watchdog[23]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \master_watchdog[24]_i_2 
       (.I0(master_watchdog_reg[24]),
        .O(\n_0_master_watchdog[24]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \master_watchdog[25]_i_2 
       (.I0(master_watchdog_reg[25]),
        .O(\n_0_master_watchdog[25]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \master_watchdog[26]_i_2 
       (.I0(master_watchdog_reg[26]),
        .O(\n_0_master_watchdog[26]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \master_watchdog[2]_i_2 
       (.I0(master_watchdog_reg[2]),
        .O(\n_0_master_watchdog[2]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \master_watchdog[3]_i_2 
       (.I0(master_watchdog_reg[3]),
        .O(\n_0_master_watchdog[3]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \master_watchdog[4]_i_2 
       (.I0(master_watchdog_reg[4]),
        .O(\n_0_master_watchdog[4]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \master_watchdog[5]_i_2 
       (.I0(master_watchdog_reg[5]),
        .O(\n_0_master_watchdog[5]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \master_watchdog[6]_i_2 
       (.I0(master_watchdog_reg[6]),
        .O(\n_0_master_watchdog[6]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \master_watchdog[7]_i_2 
       (.I0(master_watchdog_reg[7]),
        .O(\n_0_master_watchdog[7]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \master_watchdog[8]_i_2 
       (.I0(master_watchdog_reg[8]),
        .O(\n_0_master_watchdog[8]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \master_watchdog[9]_i_2 
       (.I0(master_watchdog_reg[9]),
        .O(\n_0_master_watchdog[9]_i_2 ));
FDRE #(
    .INIT(1'b0)) 
     \master_watchdog_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_master_watchdog_reg[0]_i_2 ),
        .Q(master_watchdog_reg[0]),
        .R(master_watchdog0));
FDSE #(
    .INIT(1'b1)) 
     \master_watchdog_reg[10] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_master_watchdog_reg[10]_i_1 ),
        .Q(master_watchdog_reg[10]),
        .S(master_watchdog0));
FDRE #(
    .INIT(1'b0)) 
     \master_watchdog_reg[11] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_master_watchdog_reg[11]_i_1 ),
        .Q(master_watchdog_reg[11]),
        .R(master_watchdog0));
FDRE #(
    .INIT(1'b0)) 
     \master_watchdog_reg[12] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_master_watchdog_reg[12]_i_1 ),
        .Q(master_watchdog_reg[12]),
        .R(master_watchdog0));
FDSE #(
    .INIT(1'b1)) 
     \master_watchdog_reg[13] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_master_watchdog_reg[13]_i_1 ),
        .Q(master_watchdog_reg[13]),
        .S(master_watchdog0));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \master_watchdog_reg[13]_i_3_CARRY4 
       (.CI(\n_0_master_watchdog_reg[12]_i_3 ),
        .CO({\n_0_master_watchdog_reg[16]_i_3 ,\n_0_master_watchdog_reg[15]_i_3 ,\n_0_master_watchdog_reg[14]_i_3 ,\n_0_master_watchdog_reg[13]_i_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\n_0_master_watchdog_reg[15]_i_1 ,\n_0_master_watchdog_reg[14]_i_1 ,\n_0_master_watchdog_reg[13]_i_1 ,\n_0_master_watchdog_reg[12]_i_1 }),
        .S({\n_0_master_watchdog[15]_i_2 ,\n_0_master_watchdog[14]_i_2 ,\n_0_master_watchdog[13]_i_2 ,\n_0_master_watchdog[12]_i_2 }));
FDRE #(
    .INIT(1'b0)) 
     \master_watchdog_reg[14] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_master_watchdog_reg[14]_i_1 ),
        .Q(master_watchdog_reg[14]),
        .R(master_watchdog0));
FDRE #(
    .INIT(1'b0)) 
     \master_watchdog_reg[15] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_master_watchdog_reg[15]_i_1 ),
        .Q(master_watchdog_reg[15]),
        .R(master_watchdog0));
FDRE #(
    .INIT(1'b0)) 
     \master_watchdog_reg[16] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_master_watchdog_reg[16]_i_1 ),
        .Q(master_watchdog_reg[16]),
        .R(master_watchdog0));
FDRE #(
    .INIT(1'b0)) 
     \master_watchdog_reg[17] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_master_watchdog_reg[17]_i_1 ),
        .Q(master_watchdog_reg[17]),
        .R(master_watchdog0));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \master_watchdog_reg[17]_i_3_CARRY4 
       (.CI(\n_0_master_watchdog_reg[16]_i_3 ),
        .CO({\n_0_master_watchdog_reg[20]_i_3 ,\n_0_master_watchdog_reg[19]_i_3 ,\n_0_master_watchdog_reg[18]_i_3 ,\n_0_master_watchdog_reg[17]_i_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\n_0_master_watchdog_reg[19]_i_1 ,\n_0_master_watchdog_reg[18]_i_1 ,\n_0_master_watchdog_reg[17]_i_1 ,\n_0_master_watchdog_reg[16]_i_1 }),
        .S({\n_0_master_watchdog[19]_i_2 ,\n_0_master_watchdog[18]_i_2 ,\n_0_master_watchdog[17]_i_2 ,\n_0_master_watchdog[16]_i_2 }));
FDSE #(
    .INIT(1'b1)) 
     \master_watchdog_reg[18] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_master_watchdog_reg[18]_i_1 ),
        .Q(master_watchdog_reg[18]),
        .S(master_watchdog0));
FDSE #(
    .INIT(1'b1)) 
     \master_watchdog_reg[19] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_master_watchdog_reg[19]_i_1 ),
        .Q(master_watchdog_reg[19]),
        .S(master_watchdog0));
FDRE #(
    .INIT(1'b0)) 
     \master_watchdog_reg[1] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_master_watchdog_reg[1]_i_1 ),
        .Q(master_watchdog_reg[1]),
        .R(master_watchdog0));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \master_watchdog_reg[1]_i_3_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_master_watchdog_reg[4]_i_3 ,\n_0_master_watchdog_reg[3]_i_3 ,\n_0_master_watchdog_reg[2]_i_3 ,\n_0_master_watchdog_reg[1]_i_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\n_0_master_watchdog_reg[3]_i_1 ,\n_0_master_watchdog_reg[2]_i_1 ,\n_0_master_watchdog_reg[1]_i_1 ,\n_0_master_watchdog_reg[0]_i_2 }),
        .S({\n_0_master_watchdog[3]_i_2 ,\n_0_master_watchdog[2]_i_2 ,\n_0_master_watchdog[1]_i_2 ,\n_0_master_watchdog[0]_i_3 }));
FDSE #(
    .INIT(1'b1)) 
     \master_watchdog_reg[20] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_master_watchdog_reg[20]_i_1 ),
        .Q(master_watchdog_reg[20]),
        .S(master_watchdog0));
FDSE #(
    .INIT(1'b1)) 
     \master_watchdog_reg[21] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_master_watchdog_reg[21]_i_1 ),
        .Q(master_watchdog_reg[21]),
        .S(master_watchdog0));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \master_watchdog_reg[21]_i_3_CARRY4 
       (.CI(\n_0_master_watchdog_reg[20]_i_3 ),
        .CO({\n_0_master_watchdog_reg[24]_i_3 ,\n_0_master_watchdog_reg[23]_i_3 ,\n_0_master_watchdog_reg[22]_i_3 ,\n_0_master_watchdog_reg[21]_i_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\n_0_master_watchdog_reg[23]_i_1 ,\n_0_master_watchdog_reg[22]_i_1 ,\n_0_master_watchdog_reg[21]_i_1 ,\n_0_master_watchdog_reg[20]_i_1 }),
        .S({\n_0_master_watchdog[23]_i_2 ,\n_0_master_watchdog[22]_i_2 ,\n_0_master_watchdog[21]_i_2 ,\n_0_master_watchdog[20]_i_2 }));
FDSE #(
    .INIT(1'b1)) 
     \master_watchdog_reg[22] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_master_watchdog_reg[22]_i_1 ),
        .Q(master_watchdog_reg[22]),
        .S(master_watchdog0));
FDSE #(
    .INIT(1'b1)) 
     \master_watchdog_reg[23] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_master_watchdog_reg[23]_i_1 ),
        .Q(master_watchdog_reg[23]),
        .S(master_watchdog0));
FDRE #(
    .INIT(1'b0)) 
     \master_watchdog_reg[24] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_master_watchdog_reg[24]_i_1 ),
        .Q(master_watchdog_reg[24]),
        .R(master_watchdog0));
FDSE #(
    .INIT(1'b1)) 
     \master_watchdog_reg[25] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_master_watchdog_reg[25]_i_1 ),
        .Q(master_watchdog_reg[25]),
        .S(master_watchdog0));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \master_watchdog_reg[25]_i_3_CARRY4 
       (.CI(\n_0_master_watchdog_reg[24]_i_3 ),
        .CO({\NLW_master_watchdog_reg[25]_i_3_CARRY4_CO_UNCONNECTED [3:1],\n_0_master_watchdog_reg[25]_i_3 }),
        .CYINIT(1'b0),
        .DI({\NLW_master_watchdog_reg[25]_i_3_CARRY4_DI_UNCONNECTED [3:2],1'b1,1'b1}),
        .O({\NLW_master_watchdog_reg[25]_i_3_CARRY4_O_UNCONNECTED [3],\n_0_master_watchdog_reg[26]_i_1 ,\n_0_master_watchdog_reg[25]_i_1 ,\n_0_master_watchdog_reg[24]_i_1 }),
        .S({\NLW_master_watchdog_reg[25]_i_3_CARRY4_S_UNCONNECTED [3],\n_0_master_watchdog[26]_i_2 ,\n_0_master_watchdog[25]_i_2 ,\n_0_master_watchdog[24]_i_2 }));
FDSE #(
    .INIT(1'b1)) 
     \master_watchdog_reg[26] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_master_watchdog_reg[26]_i_1 ),
        .Q(master_watchdog_reg[26]),
        .S(master_watchdog0));
FDRE #(
    .INIT(1'b0)) 
     \master_watchdog_reg[2] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_master_watchdog_reg[2]_i_1 ),
        .Q(master_watchdog_reg[2]),
        .R(master_watchdog0));
FDRE #(
    .INIT(1'b0)) 
     \master_watchdog_reg[3] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_master_watchdog_reg[3]_i_1 ),
        .Q(master_watchdog_reg[3]),
        .R(master_watchdog0));
FDRE #(
    .INIT(1'b0)) 
     \master_watchdog_reg[4] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_master_watchdog_reg[4]_i_1 ),
        .Q(master_watchdog_reg[4]),
        .R(master_watchdog0));
FDSE #(
    .INIT(1'b1)) 
     \master_watchdog_reg[5] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_master_watchdog_reg[5]_i_1 ),
        .Q(master_watchdog_reg[5]),
        .S(master_watchdog0));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \master_watchdog_reg[5]_i_3_CARRY4 
       (.CI(\n_0_master_watchdog_reg[4]_i_3 ),
        .CO({\n_0_master_watchdog_reg[8]_i_3 ,\n_0_master_watchdog_reg[7]_i_3 ,\n_0_master_watchdog_reg[6]_i_3 ,\n_0_master_watchdog_reg[5]_i_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\n_0_master_watchdog_reg[7]_i_1 ,\n_0_master_watchdog_reg[6]_i_1 ,\n_0_master_watchdog_reg[5]_i_1 ,\n_0_master_watchdog_reg[4]_i_1 }),
        .S({\n_0_master_watchdog[7]_i_2 ,\n_0_master_watchdog[6]_i_2 ,\n_0_master_watchdog[5]_i_2 ,\n_0_master_watchdog[4]_i_2 }));
FDRE #(
    .INIT(1'b0)) 
     \master_watchdog_reg[6] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_master_watchdog_reg[6]_i_1 ),
        .Q(master_watchdog_reg[6]),
        .R(master_watchdog0));
FDSE #(
    .INIT(1'b1)) 
     \master_watchdog_reg[7] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_master_watchdog_reg[7]_i_1 ),
        .Q(master_watchdog_reg[7]),
        .S(master_watchdog0));
FDSE #(
    .INIT(1'b1)) 
     \master_watchdog_reg[8] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_master_watchdog_reg[8]_i_1 ),
        .Q(master_watchdog_reg[8]),
        .S(master_watchdog0));
FDRE #(
    .INIT(1'b0)) 
     \master_watchdog_reg[9] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_master_watchdog_reg[9]_i_1 ),
        .Q(master_watchdog_reg[9]),
        .R(master_watchdog0));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \master_watchdog_reg[9]_i_3_CARRY4 
       (.CI(\n_0_master_watchdog_reg[8]_i_3 ),
        .CO({\n_0_master_watchdog_reg[12]_i_3 ,\n_0_master_watchdog_reg[11]_i_3 ,\n_0_master_watchdog_reg[10]_i_3 ,\n_0_master_watchdog_reg[9]_i_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\n_0_master_watchdog_reg[11]_i_1 ,\n_0_master_watchdog_reg[10]_i_1 ,\n_0_master_watchdog_reg[9]_i_1 ,\n_0_master_watchdog_reg[8]_i_1 }),
        .S({\n_0_master_watchdog[11]_i_2 ,\n_0_master_watchdog[10]_i_2 ,\n_0_master_watchdog[9]_i_2 ,\n_0_master_watchdog[8]_i_2 }));
FDRE pcs_resetout_reg_reg
       (.C(clk156),
        .CE(1'b1),
        .D(pcs_resetout),
        .Q(pcs_resetout_reg),
        .R(areset_clk156));
FDRE pma_resetout_reg_reg
       (.C(clk156),
        .CE(1'b1),
        .D(pma_resetout),
        .Q(pma_resetout_reg),
        .R(areset_clk156));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst__parameterized0 qplllock_clk156_sync_i
       (.AR(rst0),
        .clk156(clk156),
        .gt0_gttxreset_i(gt0_gttxreset_i),
        .gttxreset(gttxreset),
        .pma_resetout(pma_resetout),
        .pma_resetout_reg(pma_resetout_reg),
        .qplllock_clk156(qplllock_clk156),
        .reset_counter_done(reset_counter_done));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst__parameterized0_2 qplllock_rxusrclk2_sync_i
       (.AR(rst0),
        .qplllock(qplllock),
        .qplllock_rxusrclk2(qplllock_rxusrclk2),
        .rxusrclk2(rxusrclk2));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst__parameterized0_3 qplllock_txusrclk2_sync_i
       (.AR(rst0),
        .qplllock_txusrclk2(qplllock_txusrclk2),
        .txusrclk2(txusrclk2));
(* C_1588 = "0" *) 
   (* C_DATA_WIDTH = "32" *) 
   (* C_GTTYPE = "0" *) 
   (* C_HAS_MDIO = "TRUE" *) 
   (* DONT_TOUCH *) 
   (* c_has_an = "FALSE" *) 
   (* c_has_fec = "FALSE" *) 
   (* c_is_kr = "FALSE" *) 
   ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0 ten_gig_eth_pcs_pma_ip_core
       (.an_enable(1'b0),
        .areset_clk156(areset_clk156),
        .clear_rx_prbs_err_count(gt0_clear_rx_prbs_err_count_i),
        .clk156(clk156),
        .coeff_minus_1(NLW_ten_gig_eth_pcs_pma_ip_core_coeff_minus_1_UNCONNECTED[4:0]),
        .coeff_plus_1(NLW_ten_gig_eth_pcs_pma_ip_core_coeff_plus_1_UNCONNECTED[4:0]),
        .coeff_zero(NLW_ten_gig_eth_pcs_pma_ip_core_coeff_zero_UNCONNECTED[6:0]),
        .configuration_vector({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .core_in_testmode(core_in_testmode),
        .core_status(core_status),
        .correction_timer({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dclk(dclk),
        .dclk_reset(dclk_reset),
        .drp_daddr(drp_daddr_o),
        .drp_den(drp_den_o),
        .drp_di(drp_di_o),
        .drp_drdy(drp_drdy_i),
        .drp_drpdo(drp_drpdo_i),
        .drp_dwe(drp_dwe_o),
        .drp_gnt(drp_gnt),
        .drp_req(drp_req),
        .gt_rxc({1'b0,1'b0,1'b0,1'b0,gt_rxc_d1}),
        .gt_rxd(gt_rxd_d1),
        .gt_rxstartofseq(1'b0),
        .gt_slip(gt0_rxgearboxslip_i),
        .gt_txc(gt_txc),
        .gt_txd(gt_txd),
        .is_eval(NLW_ten_gig_eth_pcs_pma_ip_core_is_eval_UNCONNECTED),
        .lfreset(1'b0),
        .loopback_ctrl(gt0_loopback_i),
        .mdc(mdc),
        .mdio_in(mdio_in),
        .mdio_out(mdio_out),
        .mdio_tri(mdio_tri),
        .pcs_resetout(pcs_resetout),
        .pma_pmd_type(pma_pmd_type),
        .pma_resetout(pma_resetout),
        .prtad(prtad),
        .reset(clk156_reset_tx),
        .resetdone(resetdone),
        .rx_prbs31_en(rx_prbs31_en),
        .rxphy_correction_timer(NLW_ten_gig_eth_pcs_pma_ip_core_rxphy_correction_timer_UNCONNECTED[63:0]),
        .rxphy_ns_field(NLW_ten_gig_eth_pcs_pma_ip_core_rxphy_ns_field_UNCONNECTED[35:0]),
        .rxphy_s_field(NLW_ten_gig_eth_pcs_pma_ip_core_rxphy_s_field_UNCONNECTED[47:0]),
        .rxphy_ts_align(NLW_ten_gig_eth_pcs_pma_ip_core_rxphy_ts_align_UNCONNECTED),
        .rxreset322(rxreset322),
        .rxusrclk2(rxusrclk2),
        .signal_detect(n_1_cable_pull_logic_i),
        .sim_speedup_control(sim_speedup_control),
        .status_vector(NLW_ten_gig_eth_pcs_pma_ip_core_status_vector_UNCONNECTED[447:0]),
        .systemtimer_ns_field({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .systemtimer_s_field({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .training_addr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .training_drp_cs(1'b0),
        .training_enable(1'b0),
        .training_ipif_cs(1'b0),
        .training_rdack(NLW_ten_gig_eth_pcs_pma_ip_core_training_rdack_UNCONNECTED),
        .training_rddata(NLW_ten_gig_eth_pcs_pma_ip_core_training_rddata_UNCONNECTED[15:0]),
        .training_rnw(1'b0),
        .training_wrack(NLW_ten_gig_eth_pcs_pma_ip_core_training_wrack_UNCONNECTED),
        .training_wrdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_disable(tx_disable),
        .tx_fault(tx_fault),
        .tx_prbs31_en(tx_prbs31_en),
        .txdiffctrl(NLW_ten_gig_eth_pcs_pma_ip_core_txdiffctrl_UNCONNECTED[4:0]),
        .txreset322(txreset322),
        .txusrclk2(txusrclk2),
        .xgmii_rxc(xgmii_rxc),
        .xgmii_rxd(xgmii_rxd),
        .xgmii_txc(xgmii_txc),
        .xgmii_txd(xgmii_txd));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_local_clock_and_reset ten_gig_eth_pcs_pma_ip_local_clock_reset_block
       (.AS(clk156_reset_tx),
        .I1(clk156_reset_rx_tmp),
        .I2(gt0_gtrxreset_i),
        .O1(n_8_ten_gig_eth_pcs_pma_ip_local_clock_reset_block),
        .O2(n_9_ten_gig_eth_pcs_pma_ip_local_clock_reset_block),
        .areset(areset),
        .areset_rxusrclk2(areset_rxusrclk2),
        .clk156(clk156),
        .clk156_areset(clk156_areset),
        .dclk(dclk),
        .dclk_reset(dclk_reset),
        .gt0_rxuserrdy_i(gt0_rxuserrdy_i),
        .out(master_watchdog_reg[23:0]),
        .pma_resetout(pma_resetout),
        .pma_resetout_reg(pma_resetout_reg),
        .pma_resetout_rising_rxusrclk2(pma_resetout_rising_rxusrclk2),
        .qplllock_rxusrclk2(qplllock_rxusrclk2),
        .rx_resetdone(rx_resetdone),
        .rxclk322(rxclk322),
        .rxreset322(rxreset322),
        .rxusrclk2(rxusrclk2),
        .signal_detect(signal_detect),
        .sim_speedup_control(sim_speedup_control),
        .tx_resetdone(tx_resetdone),
        .txreset322(txreset322),
        .txusrclk(txusrclk));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_cable_pull_logic" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_cable_pull_logic
   (AS,
    O1,
    CLK,
    clk156,
    gt0_rxresetdone_i_regrx322,
    reset_counter_done,
    out,
    I1,
    areset_rxusrclk2,
    pma_resetout_rising_rxusrclk2,
    SS,
    I2,
    qplllock_clk156,
    signal_detect,
    gtrxreset_clk156,
    D);
  output [0:0]AS;
  output O1;
  input CLK;
  input clk156;
  input gt0_rxresetdone_i_regrx322;
  input reset_counter_done;
  input [2:0]out;
  input I1;
  input areset_rxusrclk2;
  input pma_resetout_rising_rxusrclk2;
  input [0:0]SS;
  input [0:0]I2;
  input qplllock_clk156;
  input signal_detect;
  input gtrxreset_clk156;
  input [3:0]D;

  wire [0:0]AS;
  wire CLK;
  wire [3:0]D;
  wire I1;
  wire [0:0]I2;
  wire O1;
  wire [0:0]SS;
  wire areset_rxusrclk2;
  wire cable_is_pulled;
  wire cable_pull_reset;
  wire cable_pull_reset_reg__0;
  wire cable_pull_reset_reg_reg;
  wire cable_pull_reset_rising;
  wire cable_pull_reset_rising_reg__0;
  wire cable_pull_reset_rising_rxusrclk2;
  wire [1:0]cable_pull_watchdog_event;
  wire cable_pull_watchdog_event0;
  wire cable_pull_watchdog_event1;
  wire [19:0]cable_pull_watchdog_reg;
  wire cable_unpull_reset1;
  wire cable_unpull_reset_reg__0;
  wire cable_unpull_reset_reg_reg;
  wire cable_unpull_reset_rising;
  wire cable_unpull_reset_rising_reg__0;
  wire cable_unpull_reset_rising_rxusrclk2;
  wire [19:0]cable_unpull_watchdog_reg;
  wire clk156;
  wire gearboxslipignore;
  wire [0:0]gearboxslipignorecount0;
  wire [3:0]gearboxslipignorecount_reg__0;
  wire gt0_rxresetdone_i_regrx322;
  wire gtrxreset_clk156;
  wire n_0_cable_pull_reset_i_2;
  wire n_0_cable_pull_reset_i_3;
  wire n_0_cable_pull_reset_i_4;
  wire n_0_cable_pull_reset_i_5;
  wire \n_0_cable_pull_watchdog[0]_i_4 ;
  wire \n_0_cable_pull_watchdog[10]_i_2 ;
  wire \n_0_cable_pull_watchdog[11]_i_2 ;
  wire \n_0_cable_pull_watchdog[12]_i_2 ;
  wire \n_0_cable_pull_watchdog[13]_i_2 ;
  wire \n_0_cable_pull_watchdog[14]_i_2 ;
  wire \n_0_cable_pull_watchdog[15]_i_2 ;
  wire \n_0_cable_pull_watchdog[16]_i_2 ;
  wire \n_0_cable_pull_watchdog[17]_i_2 ;
  wire \n_0_cable_pull_watchdog[18]_i_2 ;
  wire \n_0_cable_pull_watchdog[19]_i_2 ;
  wire \n_0_cable_pull_watchdog[1]_i_2 ;
  wire \n_0_cable_pull_watchdog[2]_i_2 ;
  wire \n_0_cable_pull_watchdog[3]_i_2 ;
  wire \n_0_cable_pull_watchdog[4]_i_2 ;
  wire \n_0_cable_pull_watchdog[5]_i_2 ;
  wire \n_0_cable_pull_watchdog[6]_i_2 ;
  wire \n_0_cable_pull_watchdog[7]_i_2 ;
  wire \n_0_cable_pull_watchdog[8]_i_2 ;
  wire \n_0_cable_pull_watchdog[9]_i_2 ;
  wire \n_0_cable_pull_watchdog_event[0]_i_1 ;
  wire \n_0_cable_pull_watchdog_event[1]_i_1 ;
  wire \n_0_cable_pull_watchdog_event[1]_i_3 ;
  wire \n_0_cable_pull_watchdog_reg[0]_i_3 ;
  wire \n_0_cable_pull_watchdog_reg[10]_i_1 ;
  wire \n_0_cable_pull_watchdog_reg[10]_i_3 ;
  wire \n_0_cable_pull_watchdog_reg[11]_i_1 ;
  wire \n_0_cable_pull_watchdog_reg[11]_i_3 ;
  wire \n_0_cable_pull_watchdog_reg[12]_i_1 ;
  wire \n_0_cable_pull_watchdog_reg[12]_i_3 ;
  wire \n_0_cable_pull_watchdog_reg[13]_i_1 ;
  wire \n_0_cable_pull_watchdog_reg[13]_i_3 ;
  wire \n_0_cable_pull_watchdog_reg[14]_i_1 ;
  wire \n_0_cable_pull_watchdog_reg[14]_i_3 ;
  wire \n_0_cable_pull_watchdog_reg[15]_i_1 ;
  wire \n_0_cable_pull_watchdog_reg[15]_i_3 ;
  wire \n_0_cable_pull_watchdog_reg[16]_i_1 ;
  wire \n_0_cable_pull_watchdog_reg[16]_i_3 ;
  wire \n_0_cable_pull_watchdog_reg[17]_i_1 ;
  wire \n_0_cable_pull_watchdog_reg[17]_i_3 ;
  wire \n_0_cable_pull_watchdog_reg[18]_i_1 ;
  wire \n_0_cable_pull_watchdog_reg[18]_i_3 ;
  wire \n_0_cable_pull_watchdog_reg[19]_i_1 ;
  wire \n_0_cable_pull_watchdog_reg[1]_i_1 ;
  wire \n_0_cable_pull_watchdog_reg[1]_i_3 ;
  wire \n_0_cable_pull_watchdog_reg[2]_i_1 ;
  wire \n_0_cable_pull_watchdog_reg[2]_i_3 ;
  wire \n_0_cable_pull_watchdog_reg[3]_i_1 ;
  wire \n_0_cable_pull_watchdog_reg[3]_i_3 ;
  wire \n_0_cable_pull_watchdog_reg[4]_i_1 ;
  wire \n_0_cable_pull_watchdog_reg[4]_i_3 ;
  wire \n_0_cable_pull_watchdog_reg[5]_i_1 ;
  wire \n_0_cable_pull_watchdog_reg[5]_i_3 ;
  wire \n_0_cable_pull_watchdog_reg[6]_i_1 ;
  wire \n_0_cable_pull_watchdog_reg[6]_i_3 ;
  wire \n_0_cable_pull_watchdog_reg[7]_i_1 ;
  wire \n_0_cable_pull_watchdog_reg[7]_i_3 ;
  wire \n_0_cable_pull_watchdog_reg[8]_i_1 ;
  wire \n_0_cable_pull_watchdog_reg[8]_i_3 ;
  wire \n_0_cable_pull_watchdog_reg[9]_i_1 ;
  wire \n_0_cable_pull_watchdog_reg[9]_i_3 ;
  wire n_0_cable_unpull_enable_i_1;
  wire n_0_cable_unpull_reset_i_1;
  wire n_0_cable_unpull_reset_reg;
  wire \n_0_cable_unpull_watchdog[0]_i_4 ;
  wire \n_0_cable_unpull_watchdog[0]_i_5 ;
  wire \n_0_cable_unpull_watchdog[0]_i_6 ;
  wire \n_0_cable_unpull_watchdog[0]_i_7 ;
  wire \n_0_cable_unpull_watchdog[0]_i_8 ;
  wire \n_0_cable_unpull_watchdog[10]_i_2 ;
  wire \n_0_cable_unpull_watchdog[11]_i_2 ;
  wire \n_0_cable_unpull_watchdog[12]_i_2 ;
  wire \n_0_cable_unpull_watchdog[13]_i_2 ;
  wire \n_0_cable_unpull_watchdog[14]_i_2 ;
  wire \n_0_cable_unpull_watchdog[15]_i_2 ;
  wire \n_0_cable_unpull_watchdog[16]_i_2 ;
  wire \n_0_cable_unpull_watchdog[17]_i_2 ;
  wire \n_0_cable_unpull_watchdog[18]_i_2 ;
  wire \n_0_cable_unpull_watchdog[19]_i_2 ;
  wire \n_0_cable_unpull_watchdog[1]_i_2 ;
  wire \n_0_cable_unpull_watchdog[2]_i_2 ;
  wire \n_0_cable_unpull_watchdog[3]_i_2 ;
  wire \n_0_cable_unpull_watchdog[4]_i_2 ;
  wire \n_0_cable_unpull_watchdog[5]_i_2 ;
  wire \n_0_cable_unpull_watchdog[6]_i_2 ;
  wire \n_0_cable_unpull_watchdog[7]_i_2 ;
  wire \n_0_cable_unpull_watchdog[8]_i_2 ;
  wire \n_0_cable_unpull_watchdog[9]_i_2 ;
  wire \n_0_cable_unpull_watchdog_event[10]_i_2 ;
  wire \n_0_cable_unpull_watchdog_event[10]_i_4 ;
  wire \n_0_cable_unpull_watchdog_event_reg[0] ;
  wire \n_0_cable_unpull_watchdog_event_reg[1] ;
  wire \n_0_cable_unpull_watchdog_event_reg[2] ;
  wire \n_0_cable_unpull_watchdog_event_reg[3] ;
  wire \n_0_cable_unpull_watchdog_event_reg[4] ;
  wire \n_0_cable_unpull_watchdog_event_reg[5] ;
  wire \n_0_cable_unpull_watchdog_event_reg[6] ;
  wire \n_0_cable_unpull_watchdog_event_reg[7] ;
  wire \n_0_cable_unpull_watchdog_event_reg[8] ;
  wire \n_0_cable_unpull_watchdog_event_reg[9] ;
  wire \n_0_cable_unpull_watchdog_reg[0]_i_3 ;
  wire \n_0_cable_unpull_watchdog_reg[10]_i_1 ;
  wire \n_0_cable_unpull_watchdog_reg[10]_i_3 ;
  wire \n_0_cable_unpull_watchdog_reg[11]_i_1 ;
  wire \n_0_cable_unpull_watchdog_reg[11]_i_3 ;
  wire \n_0_cable_unpull_watchdog_reg[12]_i_1 ;
  wire \n_0_cable_unpull_watchdog_reg[12]_i_3 ;
  wire \n_0_cable_unpull_watchdog_reg[13]_i_1 ;
  wire \n_0_cable_unpull_watchdog_reg[13]_i_3 ;
  wire \n_0_cable_unpull_watchdog_reg[14]_i_1 ;
  wire \n_0_cable_unpull_watchdog_reg[14]_i_3 ;
  wire \n_0_cable_unpull_watchdog_reg[15]_i_1 ;
  wire \n_0_cable_unpull_watchdog_reg[15]_i_3 ;
  wire \n_0_cable_unpull_watchdog_reg[16]_i_1 ;
  wire \n_0_cable_unpull_watchdog_reg[16]_i_3 ;
  wire \n_0_cable_unpull_watchdog_reg[17]_i_1 ;
  wire \n_0_cable_unpull_watchdog_reg[17]_i_3 ;
  wire \n_0_cable_unpull_watchdog_reg[18]_i_1 ;
  wire \n_0_cable_unpull_watchdog_reg[18]_i_3 ;
  wire \n_0_cable_unpull_watchdog_reg[19]_i_1 ;
  wire \n_0_cable_unpull_watchdog_reg[1]_i_1 ;
  wire \n_0_cable_unpull_watchdog_reg[1]_i_3 ;
  wire \n_0_cable_unpull_watchdog_reg[2]_i_1 ;
  wire \n_0_cable_unpull_watchdog_reg[2]_i_3 ;
  wire \n_0_cable_unpull_watchdog_reg[3]_i_1 ;
  wire \n_0_cable_unpull_watchdog_reg[3]_i_3 ;
  wire \n_0_cable_unpull_watchdog_reg[4]_i_1 ;
  wire \n_0_cable_unpull_watchdog_reg[4]_i_3 ;
  wire \n_0_cable_unpull_watchdog_reg[5]_i_1 ;
  wire \n_0_cable_unpull_watchdog_reg[5]_i_3 ;
  wire \n_0_cable_unpull_watchdog_reg[6]_i_1 ;
  wire \n_0_cable_unpull_watchdog_reg[6]_i_3 ;
  wire \n_0_cable_unpull_watchdog_reg[7]_i_1 ;
  wire \n_0_cable_unpull_watchdog_reg[7]_i_3 ;
  wire \n_0_cable_unpull_watchdog_reg[8]_i_1 ;
  wire \n_0_cable_unpull_watchdog_reg[8]_i_3 ;
  wire \n_0_cable_unpull_watchdog_reg[9]_i_1 ;
  wire \n_0_cable_unpull_watchdog_reg[9]_i_3 ;
  wire n_0_gearboxslipignore_i_1;
  wire \n_0_gearboxslipignorecount[1]_i_1 ;
  wire \n_0_gearboxslipignorecount[2]_i_1 ;
  wire \n_0_gearboxslipignorecount[3]_i_1 ;
  wire \n_0_gearboxslipignorecount[3]_i_2 ;
  wire n_0_gtxe2_i_i_4;
  wire \n_0_rx_sample[3]_i_1 ;
  wire n_1_cable_pull_reset_rising_rxusrclk2_sync_i;
  wire n_1_cable_pull_reset_sync_i;
  wire n_1_cable_unpull_reset_rising_rxusrclk2_sync_i;
  wire n_1_cable_unpull_reset_sync_i;
  wire n_2_cable_pull_reset_rising_rxusrclk2_sync_i;
  wire n_2_cable_unpull_reset_rising_rxusrclk2_sync_i;
  wire [2:0]out;
  wire [10:0]p_0_in;
  wire p_1_in;
  wire pma_resetout_rising_rxusrclk2;
  wire qplllock_clk156;
  wire reset_counter_done;
  wire [3:0]rx_sample;
  wire [3:0]rx_sample_prev;
  wire signal_detect;
  wire [3:2]\NLW_cable_pull_watchdog_reg[17]_i_3_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_cable_pull_watchdog_reg[17]_i_3_CARRY4_DI_UNCONNECTED ;
  wire [3:2]\NLW_cable_unpull_watchdog_reg[17]_i_3_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_cable_unpull_watchdog_reg[17]_i_3_CARRY4_DI_UNCONNECTED ;

LUT5 #(
    .INIT(32'h02000000)) 
     cable_pull_reset_i_2
       (.I0(n_0_cable_pull_reset_i_3),
        .I1(cable_pull_watchdog_reg[19]),
        .I2(cable_pull_watchdog_reg[18]),
        .I3(n_0_cable_pull_reset_i_4),
        .I4(n_0_cable_pull_reset_i_5),
        .O(n_0_cable_pull_reset_i_2));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     cable_pull_reset_i_3
       (.I0(cable_pull_watchdog_reg[15]),
        .I1(cable_pull_watchdog_reg[17]),
        .I2(cable_pull_watchdog_reg[11]),
        .I3(cable_pull_watchdog_reg[12]),
        .I4(cable_pull_watchdog_reg[16]),
        .I5(cable_pull_watchdog_reg[10]),
        .O(n_0_cable_pull_reset_i_3));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     cable_pull_reset_i_4
       (.I0(cable_pull_watchdog_reg[8]),
        .I1(cable_pull_watchdog_reg[1]),
        .I2(cable_pull_watchdog_reg[5]),
        .I3(cable_pull_watchdog_reg[6]),
        .I4(cable_pull_watchdog_reg[9]),
        .I5(cable_pull_watchdog_reg[7]),
        .O(n_0_cable_pull_reset_i_4));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     cable_pull_reset_i_5
       (.I0(cable_pull_watchdog_reg[14]),
        .I1(cable_pull_watchdog_reg[13]),
        .I2(cable_pull_watchdog_reg[2]),
        .I3(cable_pull_watchdog_reg[0]),
        .I4(cable_pull_watchdog_reg[3]),
        .I5(cable_pull_watchdog_reg[4]),
        .O(n_0_cable_pull_reset_i_5));
FDRE #(
    .INIT(1'b0)) 
     cable_pull_reset_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_2_cable_pull_reset_rising_rxusrclk2_sync_i),
        .Q(cable_pull_reset),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     cable_pull_reset_reg_reg_reg
       (.C(clk156),
        .CE(1'b1),
        .D(cable_pull_reset_reg__0),
        .Q(cable_pull_reset_reg_reg),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     cable_pull_reset_rising_reg
       (.C(clk156),
        .CE(1'b1),
        .D(n_1_cable_pull_reset_sync_i),
        .Q(cable_pull_reset_rising),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     cable_pull_reset_rising_reg_reg
       (.C(clk156),
        .CE(1'b1),
        .D(cable_pull_reset_rising),
        .Q(cable_pull_reset_rising_reg__0),
        .R(1'b0));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_15 cable_pull_reset_rising_rxusrclk2_sync_i
       (.AS(cable_pull_reset_rising),
        .CLK(CLK),
        .I1(n_0_cable_pull_reset_i_2),
        .O1(n_1_cable_pull_reset_rising_rxusrclk2_sync_i),
        .O2(n_2_cable_pull_reset_rising_rxusrclk2_sync_i),
        .cable_is_pulled(cable_is_pulled),
        .cable_pull_reset(cable_pull_reset),
        .cable_pull_reset_rising_rxusrclk2(cable_pull_reset_rising_rxusrclk2),
        .cable_pull_watchdog_event(cable_pull_watchdog_event),
        .gt0_rxresetdone_i_regrx322(gt0_rxresetdone_i_regrx322));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_16 cable_pull_reset_sync_i
       (.O1(n_1_cable_pull_reset_sync_i),
        .cable_pull_reset(cable_pull_reset),
        .cable_pull_reset_reg(cable_pull_reset_reg__0),
        .cable_pull_reset_reg_reg(cable_pull_reset_reg_reg),
        .clk156(clk156));
LUT3 #(
    .INIT(8'h02)) 
     \cable_pull_watchdog[0]_i_2 
       (.I0(gt0_rxresetdone_i_regrx322),
        .I1(cable_is_pulled),
        .I2(cable_pull_reset),
        .O(cable_pull_watchdog_event0));
LUT1 #(
    .INIT(2'h1)) 
     \cable_pull_watchdog[0]_i_4 
       (.I0(cable_pull_watchdog_reg[0]),
        .O(\n_0_cable_pull_watchdog[0]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_pull_watchdog[10]_i_2 
       (.I0(cable_pull_watchdog_reg[10]),
        .O(\n_0_cable_pull_watchdog[10]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_pull_watchdog[11]_i_2 
       (.I0(cable_pull_watchdog_reg[11]),
        .O(\n_0_cable_pull_watchdog[11]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_pull_watchdog[12]_i_2 
       (.I0(cable_pull_watchdog_reg[12]),
        .O(\n_0_cable_pull_watchdog[12]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_pull_watchdog[13]_i_2 
       (.I0(cable_pull_watchdog_reg[13]),
        .O(\n_0_cable_pull_watchdog[13]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_pull_watchdog[14]_i_2 
       (.I0(cable_pull_watchdog_reg[14]),
        .O(\n_0_cable_pull_watchdog[14]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_pull_watchdog[15]_i_2 
       (.I0(cable_pull_watchdog_reg[15]),
        .O(\n_0_cable_pull_watchdog[15]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_pull_watchdog[16]_i_2 
       (.I0(cable_pull_watchdog_reg[16]),
        .O(\n_0_cable_pull_watchdog[16]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_pull_watchdog[17]_i_2 
       (.I0(cable_pull_watchdog_reg[17]),
        .O(\n_0_cable_pull_watchdog[17]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_pull_watchdog[18]_i_2 
       (.I0(cable_pull_watchdog_reg[18]),
        .O(\n_0_cable_pull_watchdog[18]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_pull_watchdog[19]_i_2 
       (.I0(cable_pull_watchdog_reg[19]),
        .O(\n_0_cable_pull_watchdog[19]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_pull_watchdog[1]_i_2 
       (.I0(cable_pull_watchdog_reg[1]),
        .O(\n_0_cable_pull_watchdog[1]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_pull_watchdog[2]_i_2 
       (.I0(cable_pull_watchdog_reg[2]),
        .O(\n_0_cable_pull_watchdog[2]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_pull_watchdog[3]_i_2 
       (.I0(cable_pull_watchdog_reg[3]),
        .O(\n_0_cable_pull_watchdog[3]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_pull_watchdog[4]_i_2 
       (.I0(cable_pull_watchdog_reg[4]),
        .O(\n_0_cable_pull_watchdog[4]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_pull_watchdog[5]_i_2 
       (.I0(cable_pull_watchdog_reg[5]),
        .O(\n_0_cable_pull_watchdog[5]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_pull_watchdog[6]_i_2 
       (.I0(cable_pull_watchdog_reg[6]),
        .O(\n_0_cable_pull_watchdog[6]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_pull_watchdog[7]_i_2 
       (.I0(cable_pull_watchdog_reg[7]),
        .O(\n_0_cable_pull_watchdog[7]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_pull_watchdog[8]_i_2 
       (.I0(cable_pull_watchdog_reg[8]),
        .O(\n_0_cable_pull_watchdog[8]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_pull_watchdog[9]_i_2 
       (.I0(cable_pull_watchdog_reg[9]),
        .O(\n_0_cable_pull_watchdog[9]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair461" *) 
   LUT5 #(
    .INIT(32'h00002262)) 
     \cable_pull_watchdog_event[0]_i_1 
       (.I0(cable_pull_watchdog_event[0]),
        .I1(cable_pull_watchdog_event0),
        .I2(cable_pull_watchdog_event1),
        .I3(cable_pull_watchdog_event[1]),
        .I4(cable_pull_reset_rising_rxusrclk2),
        .O(\n_0_cable_pull_watchdog_event[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair461" *) 
   LUT5 #(
    .INIT(32'h00006222)) 
     \cable_pull_watchdog_event[1]_i_1 
       (.I0(cable_pull_watchdog_event[1]),
        .I1(cable_pull_watchdog_event0),
        .I2(cable_pull_watchdog_event1),
        .I3(cable_pull_watchdog_event[0]),
        .I4(cable_pull_reset_rising_rxusrclk2),
        .O(\n_0_cable_pull_watchdog_event[1]_i_1 ));
LUT6 #(
    .INIT(64'h0F06E0F0EFF6EFF6)) 
     \cable_pull_watchdog_event[1]_i_2 
       (.I0(rx_sample[0]),
        .I1(rx_sample[2]),
        .I2(rx_sample[3]),
        .I3(rx_sample[1]),
        .I4(rx_sample_prev[3]),
        .I5(\n_0_cable_pull_watchdog_event[1]_i_3 ),
        .O(cable_pull_watchdog_event1));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \cable_pull_watchdog_event[1]_i_3 
       (.I0(rx_sample[0]),
        .I1(rx_sample_prev[0]),
        .I2(rx_sample_prev[2]),
        .I3(rx_sample[2]),
        .I4(rx_sample_prev[1]),
        .I5(rx_sample[1]),
        .O(\n_0_cable_pull_watchdog_event[1]_i_3 ));
FDRE #(
    .INIT(1'b0)) 
     \cable_pull_watchdog_event_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_cable_pull_watchdog_event[0]_i_1 ),
        .Q(cable_pull_watchdog_event[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \cable_pull_watchdog_event_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_cable_pull_watchdog_event[1]_i_1 ),
        .Q(cable_pull_watchdog_event[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \cable_pull_watchdog_reg[0] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\n_0_cable_pull_watchdog_reg[0]_i_3 ),
        .Q(cable_pull_watchdog_reg[0]),
        .R(n_1_cable_pull_reset_rising_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \cable_pull_watchdog_reg[10] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\n_0_cable_pull_watchdog_reg[10]_i_1 ),
        .Q(cable_pull_watchdog_reg[10]),
        .R(n_1_cable_pull_reset_rising_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \cable_pull_watchdog_reg[11] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\n_0_cable_pull_watchdog_reg[11]_i_1 ),
        .Q(cable_pull_watchdog_reg[11]),
        .R(n_1_cable_pull_reset_rising_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \cable_pull_watchdog_reg[12] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\n_0_cable_pull_watchdog_reg[12]_i_1 ),
        .Q(cable_pull_watchdog_reg[12]),
        .R(n_1_cable_pull_reset_rising_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \cable_pull_watchdog_reg[13] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\n_0_cable_pull_watchdog_reg[13]_i_1 ),
        .Q(cable_pull_watchdog_reg[13]),
        .R(n_1_cable_pull_reset_rising_rxusrclk2_sync_i));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \cable_pull_watchdog_reg[13]_i_3_CARRY4 
       (.CI(\n_0_cable_pull_watchdog_reg[12]_i_3 ),
        .CO({\n_0_cable_pull_watchdog_reg[16]_i_3 ,\n_0_cable_pull_watchdog_reg[15]_i_3 ,\n_0_cable_pull_watchdog_reg[14]_i_3 ,\n_0_cable_pull_watchdog_reg[13]_i_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\n_0_cable_pull_watchdog_reg[15]_i_1 ,\n_0_cable_pull_watchdog_reg[14]_i_1 ,\n_0_cable_pull_watchdog_reg[13]_i_1 ,\n_0_cable_pull_watchdog_reg[12]_i_1 }),
        .S({\n_0_cable_pull_watchdog[15]_i_2 ,\n_0_cable_pull_watchdog[14]_i_2 ,\n_0_cable_pull_watchdog[13]_i_2 ,\n_0_cable_pull_watchdog[12]_i_2 }));
FDRE #(
    .INIT(1'b0)) 
     \cable_pull_watchdog_reg[14] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\n_0_cable_pull_watchdog_reg[14]_i_1 ),
        .Q(cable_pull_watchdog_reg[14]),
        .R(n_1_cable_pull_reset_rising_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \cable_pull_watchdog_reg[15] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\n_0_cable_pull_watchdog_reg[15]_i_1 ),
        .Q(cable_pull_watchdog_reg[15]),
        .R(n_1_cable_pull_reset_rising_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \cable_pull_watchdog_reg[16] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\n_0_cable_pull_watchdog_reg[16]_i_1 ),
        .Q(cable_pull_watchdog_reg[16]),
        .R(n_1_cable_pull_reset_rising_rxusrclk2_sync_i));
FDSE #(
    .INIT(1'b1)) 
     \cable_pull_watchdog_reg[17] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\n_0_cable_pull_watchdog_reg[17]_i_1 ),
        .Q(cable_pull_watchdog_reg[17]),
        .S(n_1_cable_pull_reset_rising_rxusrclk2_sync_i));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \cable_pull_watchdog_reg[17]_i_3_CARRY4 
       (.CI(\n_0_cable_pull_watchdog_reg[16]_i_3 ),
        .CO({\NLW_cable_pull_watchdog_reg[17]_i_3_CARRY4_CO_UNCONNECTED [3:2],\n_0_cable_pull_watchdog_reg[18]_i_3 ,\n_0_cable_pull_watchdog_reg[17]_i_3 }),
        .CYINIT(1'b0),
        .DI({\NLW_cable_pull_watchdog_reg[17]_i_3_CARRY4_DI_UNCONNECTED [3],1'b1,1'b1,1'b1}),
        .O({\n_0_cable_pull_watchdog_reg[19]_i_1 ,\n_0_cable_pull_watchdog_reg[18]_i_1 ,\n_0_cable_pull_watchdog_reg[17]_i_1 ,\n_0_cable_pull_watchdog_reg[16]_i_1 }),
        .S({\n_0_cable_pull_watchdog[19]_i_2 ,\n_0_cable_pull_watchdog[18]_i_2 ,\n_0_cable_pull_watchdog[17]_i_2 ,\n_0_cable_pull_watchdog[16]_i_2 }));
FDRE #(
    .INIT(1'b0)) 
     \cable_pull_watchdog_reg[18] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\n_0_cable_pull_watchdog_reg[18]_i_1 ),
        .Q(cable_pull_watchdog_reg[18]),
        .R(n_1_cable_pull_reset_rising_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \cable_pull_watchdog_reg[19] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\n_0_cable_pull_watchdog_reg[19]_i_1 ),
        .Q(cable_pull_watchdog_reg[19]),
        .R(n_1_cable_pull_reset_rising_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \cable_pull_watchdog_reg[1] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\n_0_cable_pull_watchdog_reg[1]_i_1 ),
        .Q(cable_pull_watchdog_reg[1]),
        .R(n_1_cable_pull_reset_rising_rxusrclk2_sync_i));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \cable_pull_watchdog_reg[1]_i_3_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_cable_pull_watchdog_reg[4]_i_3 ,\n_0_cable_pull_watchdog_reg[3]_i_3 ,\n_0_cable_pull_watchdog_reg[2]_i_3 ,\n_0_cable_pull_watchdog_reg[1]_i_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\n_0_cable_pull_watchdog_reg[3]_i_1 ,\n_0_cable_pull_watchdog_reg[2]_i_1 ,\n_0_cable_pull_watchdog_reg[1]_i_1 ,\n_0_cable_pull_watchdog_reg[0]_i_3 }),
        .S({\n_0_cable_pull_watchdog[3]_i_2 ,\n_0_cable_pull_watchdog[2]_i_2 ,\n_0_cable_pull_watchdog[1]_i_2 ,\n_0_cable_pull_watchdog[0]_i_4 }));
FDRE #(
    .INIT(1'b0)) 
     \cable_pull_watchdog_reg[2] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\n_0_cable_pull_watchdog_reg[2]_i_1 ),
        .Q(cable_pull_watchdog_reg[2]),
        .R(n_1_cable_pull_reset_rising_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \cable_pull_watchdog_reg[3] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\n_0_cable_pull_watchdog_reg[3]_i_1 ),
        .Q(cable_pull_watchdog_reg[3]),
        .R(n_1_cable_pull_reset_rising_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \cable_pull_watchdog_reg[4] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\n_0_cable_pull_watchdog_reg[4]_i_1 ),
        .Q(cable_pull_watchdog_reg[4]),
        .R(n_1_cable_pull_reset_rising_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \cable_pull_watchdog_reg[5] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\n_0_cable_pull_watchdog_reg[5]_i_1 ),
        .Q(cable_pull_watchdog_reg[5]),
        .R(n_1_cable_pull_reset_rising_rxusrclk2_sync_i));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \cable_pull_watchdog_reg[5]_i_3_CARRY4 
       (.CI(\n_0_cable_pull_watchdog_reg[4]_i_3 ),
        .CO({\n_0_cable_pull_watchdog_reg[8]_i_3 ,\n_0_cable_pull_watchdog_reg[7]_i_3 ,\n_0_cable_pull_watchdog_reg[6]_i_3 ,\n_0_cable_pull_watchdog_reg[5]_i_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\n_0_cable_pull_watchdog_reg[7]_i_1 ,\n_0_cable_pull_watchdog_reg[6]_i_1 ,\n_0_cable_pull_watchdog_reg[5]_i_1 ,\n_0_cable_pull_watchdog_reg[4]_i_1 }),
        .S({\n_0_cable_pull_watchdog[7]_i_2 ,\n_0_cable_pull_watchdog[6]_i_2 ,\n_0_cable_pull_watchdog[5]_i_2 ,\n_0_cable_pull_watchdog[4]_i_2 }));
FDRE #(
    .INIT(1'b0)) 
     \cable_pull_watchdog_reg[6] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\n_0_cable_pull_watchdog_reg[6]_i_1 ),
        .Q(cable_pull_watchdog_reg[6]),
        .R(n_1_cable_pull_reset_rising_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \cable_pull_watchdog_reg[7] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\n_0_cable_pull_watchdog_reg[7]_i_1 ),
        .Q(cable_pull_watchdog_reg[7]),
        .R(n_1_cable_pull_reset_rising_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \cable_pull_watchdog_reg[8] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\n_0_cable_pull_watchdog_reg[8]_i_1 ),
        .Q(cable_pull_watchdog_reg[8]),
        .R(n_1_cable_pull_reset_rising_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \cable_pull_watchdog_reg[9] 
       (.C(CLK),
        .CE(cable_pull_watchdog_event0),
        .D(\n_0_cable_pull_watchdog_reg[9]_i_1 ),
        .Q(cable_pull_watchdog_reg[9]),
        .R(n_1_cable_pull_reset_rising_rxusrclk2_sync_i));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \cable_pull_watchdog_reg[9]_i_3_CARRY4 
       (.CI(\n_0_cable_pull_watchdog_reg[8]_i_3 ),
        .CO({\n_0_cable_pull_watchdog_reg[12]_i_3 ,\n_0_cable_pull_watchdog_reg[11]_i_3 ,\n_0_cable_pull_watchdog_reg[10]_i_3 ,\n_0_cable_pull_watchdog_reg[9]_i_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\n_0_cable_pull_watchdog_reg[11]_i_1 ,\n_0_cable_pull_watchdog_reg[10]_i_1 ,\n_0_cable_pull_watchdog_reg[9]_i_1 ,\n_0_cable_pull_watchdog_reg[8]_i_1 }),
        .S({\n_0_cable_pull_watchdog[11]_i_2 ,\n_0_cable_pull_watchdog[10]_i_2 ,\n_0_cable_pull_watchdog[9]_i_2 ,\n_0_cable_pull_watchdog[8]_i_2 }));
LUT5 #(
    .INIT(32'h02030202)) 
     cable_unpull_enable_i_1
       (.I0(cable_pull_reset),
        .I1(areset_rxusrclk2),
        .I2(pma_resetout_rising_rxusrclk2),
        .I3(n_0_cable_unpull_reset_reg),
        .I4(cable_is_pulled),
        .O(n_0_cable_unpull_enable_i_1));
FDRE #(
    .INIT(1'b0)) 
     cable_unpull_enable_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_cable_unpull_enable_i_1),
        .Q(cable_is_pulled),
        .R(1'b0));
LUT5 #(
    .INIT(32'h0000ECCC)) 
     cable_unpull_reset_i_1
       (.I0(p_1_in),
        .I1(n_0_cable_unpull_reset_reg),
        .I2(cable_is_pulled),
        .I3(gt0_rxresetdone_i_regrx322),
        .I4(cable_unpull_reset_rising_rxusrclk2),
        .O(n_0_cable_unpull_reset_i_1));
FDRE #(
    .INIT(1'b0)) 
     cable_unpull_reset_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_cable_unpull_reset_i_1),
        .Q(n_0_cable_unpull_reset_reg),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     cable_unpull_reset_reg_reg_reg
       (.C(clk156),
        .CE(1'b1),
        .D(cable_unpull_reset_reg__0),
        .Q(cable_unpull_reset_reg_reg),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     cable_unpull_reset_rising_reg
       (.C(clk156),
        .CE(1'b1),
        .D(n_1_cable_unpull_reset_sync_i),
        .Q(cable_unpull_reset_rising),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     cable_unpull_reset_rising_reg_reg
       (.C(clk156),
        .CE(1'b1),
        .D(cable_unpull_reset_rising),
        .Q(cable_unpull_reset_rising_reg__0),
        .R(1'b0));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_17 cable_unpull_reset_rising_rxusrclk2_sync_i
       (.AS(cable_unpull_reset_rising),
        .CLK(CLK),
        .I1(\n_0_cable_unpull_watchdog[0]_i_4 ),
        .I2(n_0_cable_unpull_reset_reg),
        .O1(n_1_cable_unpull_reset_rising_rxusrclk2_sync_i),
        .Q(p_1_in),
        .SR(n_2_cable_unpull_reset_rising_rxusrclk2_sync_i),
        .cable_is_pulled(cable_is_pulled),
        .cable_unpull_reset_rising_rxusrclk2(cable_unpull_reset_rising_rxusrclk2),
        .gt0_rxresetdone_i_regrx322(gt0_rxresetdone_i_regrx322));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_18 cable_unpull_reset_sync_i
       (.I1(n_0_cable_unpull_reset_reg),
        .O1(n_1_cable_unpull_reset_sync_i),
        .cable_unpull_reset_reg(cable_unpull_reset_reg__0),
        .cable_unpull_reset_reg_reg(cable_unpull_reset_reg_reg),
        .clk156(clk156));
LUT3 #(
    .INIT(8'h40)) 
     \cable_unpull_watchdog[0]_i_2 
       (.I0(n_0_cable_unpull_reset_reg),
        .I1(cable_is_pulled),
        .I2(gt0_rxresetdone_i_regrx322),
        .O(cable_unpull_reset1));
LUT5 #(
    .INIT(32'h02000000)) 
     \cable_unpull_watchdog[0]_i_4 
       (.I0(\n_0_cable_unpull_watchdog[0]_i_6 ),
        .I1(cable_unpull_watchdog_reg[19]),
        .I2(cable_unpull_watchdog_reg[18]),
        .I3(\n_0_cable_unpull_watchdog[0]_i_7 ),
        .I4(\n_0_cable_unpull_watchdog[0]_i_8 ),
        .O(\n_0_cable_unpull_watchdog[0]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_unpull_watchdog[0]_i_5 
       (.I0(cable_unpull_watchdog_reg[0]),
        .O(\n_0_cable_unpull_watchdog[0]_i_5 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \cable_unpull_watchdog[0]_i_6 
       (.I0(cable_unpull_watchdog_reg[15]),
        .I1(cable_unpull_watchdog_reg[17]),
        .I2(cable_unpull_watchdog_reg[11]),
        .I3(cable_unpull_watchdog_reg[12]),
        .I4(cable_unpull_watchdog_reg[16]),
        .I5(cable_unpull_watchdog_reg[10]),
        .O(\n_0_cable_unpull_watchdog[0]_i_6 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \cable_unpull_watchdog[0]_i_7 
       (.I0(cable_unpull_watchdog_reg[8]),
        .I1(cable_unpull_watchdog_reg[1]),
        .I2(cable_unpull_watchdog_reg[5]),
        .I3(cable_unpull_watchdog_reg[6]),
        .I4(cable_unpull_watchdog_reg[9]),
        .I5(cable_unpull_watchdog_reg[7]),
        .O(\n_0_cable_unpull_watchdog[0]_i_7 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \cable_unpull_watchdog[0]_i_8 
       (.I0(cable_unpull_watchdog_reg[14]),
        .I1(cable_unpull_watchdog_reg[13]),
        .I2(cable_unpull_watchdog_reg[2]),
        .I3(cable_unpull_watchdog_reg[0]),
        .I4(cable_unpull_watchdog_reg[3]),
        .I5(cable_unpull_watchdog_reg[4]),
        .O(\n_0_cable_unpull_watchdog[0]_i_8 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_unpull_watchdog[10]_i_2 
       (.I0(cable_unpull_watchdog_reg[10]),
        .O(\n_0_cable_unpull_watchdog[10]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_unpull_watchdog[11]_i_2 
       (.I0(cable_unpull_watchdog_reg[11]),
        .O(\n_0_cable_unpull_watchdog[11]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_unpull_watchdog[12]_i_2 
       (.I0(cable_unpull_watchdog_reg[12]),
        .O(\n_0_cable_unpull_watchdog[12]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_unpull_watchdog[13]_i_2 
       (.I0(cable_unpull_watchdog_reg[13]),
        .O(\n_0_cable_unpull_watchdog[13]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_unpull_watchdog[14]_i_2 
       (.I0(cable_unpull_watchdog_reg[14]),
        .O(\n_0_cable_unpull_watchdog[14]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_unpull_watchdog[15]_i_2 
       (.I0(cable_unpull_watchdog_reg[15]),
        .O(\n_0_cable_unpull_watchdog[15]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_unpull_watchdog[16]_i_2 
       (.I0(cable_unpull_watchdog_reg[16]),
        .O(\n_0_cable_unpull_watchdog[16]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_unpull_watchdog[17]_i_2 
       (.I0(cable_unpull_watchdog_reg[17]),
        .O(\n_0_cable_unpull_watchdog[17]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_unpull_watchdog[18]_i_2 
       (.I0(cable_unpull_watchdog_reg[18]),
        .O(\n_0_cable_unpull_watchdog[18]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_unpull_watchdog[19]_i_2 
       (.I0(cable_unpull_watchdog_reg[19]),
        .O(\n_0_cable_unpull_watchdog[19]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_unpull_watchdog[1]_i_2 
       (.I0(cable_unpull_watchdog_reg[1]),
        .O(\n_0_cable_unpull_watchdog[1]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_unpull_watchdog[2]_i_2 
       (.I0(cable_unpull_watchdog_reg[2]),
        .O(\n_0_cable_unpull_watchdog[2]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_unpull_watchdog[3]_i_2 
       (.I0(cable_unpull_watchdog_reg[3]),
        .O(\n_0_cable_unpull_watchdog[3]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_unpull_watchdog[4]_i_2 
       (.I0(cable_unpull_watchdog_reg[4]),
        .O(\n_0_cable_unpull_watchdog[4]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_unpull_watchdog[5]_i_2 
       (.I0(cable_unpull_watchdog_reg[5]),
        .O(\n_0_cable_unpull_watchdog[5]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_unpull_watchdog[6]_i_2 
       (.I0(cable_unpull_watchdog_reg[6]),
        .O(\n_0_cable_unpull_watchdog[6]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_unpull_watchdog[7]_i_2 
       (.I0(cable_unpull_watchdog_reg[7]),
        .O(\n_0_cable_unpull_watchdog[7]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_unpull_watchdog[8]_i_2 
       (.I0(cable_unpull_watchdog_reg[8]),
        .O(\n_0_cable_unpull_watchdog[8]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_unpull_watchdog[9]_i_2 
       (.I0(cable_unpull_watchdog_reg[9]),
        .O(\n_0_cable_unpull_watchdog[9]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \cable_unpull_watchdog_event[0]_i_1 
       (.I0(\n_0_cable_unpull_watchdog_event_reg[0] ),
        .O(p_0_in[0]));
LUT4 #(
    .INIT(16'h0800)) 
     \cable_unpull_watchdog_event[10]_i_2 
       (.I0(gt0_rxresetdone_i_regrx322),
        .I1(cable_is_pulled),
        .I2(n_0_cable_unpull_reset_reg),
        .I3(cable_pull_watchdog_event1),
        .O(\n_0_cable_unpull_watchdog_event[10]_i_2 ));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \cable_unpull_watchdog_event[10]_i_3 
       (.I0(\n_0_cable_unpull_watchdog_event_reg[8] ),
        .I1(\n_0_cable_unpull_watchdog_event_reg[6] ),
        .I2(\n_0_cable_unpull_watchdog_event[10]_i_4 ),
        .I3(\n_0_cable_unpull_watchdog_event_reg[7] ),
        .I4(\n_0_cable_unpull_watchdog_event_reg[9] ),
        .I5(p_1_in),
        .O(p_0_in[10]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \cable_unpull_watchdog_event[10]_i_4 
       (.I0(\n_0_cable_unpull_watchdog_event_reg[5] ),
        .I1(\n_0_cable_unpull_watchdog_event_reg[3] ),
        .I2(\n_0_cable_unpull_watchdog_event_reg[1] ),
        .I3(\n_0_cable_unpull_watchdog_event_reg[0] ),
        .I4(\n_0_cable_unpull_watchdog_event_reg[2] ),
        .I5(\n_0_cable_unpull_watchdog_event_reg[4] ),
        .O(\n_0_cable_unpull_watchdog_event[10]_i_4 ));
LUT2 #(
    .INIT(4'h6)) 
     \cable_unpull_watchdog_event[1]_i_1 
       (.I0(\n_0_cable_unpull_watchdog_event_reg[0] ),
        .I1(\n_0_cable_unpull_watchdog_event_reg[1] ),
        .O(p_0_in[1]));
LUT3 #(
    .INIT(8'h78)) 
     \cable_unpull_watchdog_event[2]_i_1 
       (.I0(\n_0_cable_unpull_watchdog_event_reg[0] ),
        .I1(\n_0_cable_unpull_watchdog_event_reg[1] ),
        .I2(\n_0_cable_unpull_watchdog_event_reg[2] ),
        .O(p_0_in[2]));
(* SOFT_HLUTNM = "soft_lutpair460" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \cable_unpull_watchdog_event[3]_i_1 
       (.I0(\n_0_cable_unpull_watchdog_event_reg[1] ),
        .I1(\n_0_cable_unpull_watchdog_event_reg[0] ),
        .I2(\n_0_cable_unpull_watchdog_event_reg[2] ),
        .I3(\n_0_cable_unpull_watchdog_event_reg[3] ),
        .O(p_0_in[3]));
(* SOFT_HLUTNM = "soft_lutpair460" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \cable_unpull_watchdog_event[4]_i_1 
       (.I0(\n_0_cable_unpull_watchdog_event_reg[2] ),
        .I1(\n_0_cable_unpull_watchdog_event_reg[0] ),
        .I2(\n_0_cable_unpull_watchdog_event_reg[1] ),
        .I3(\n_0_cable_unpull_watchdog_event_reg[3] ),
        .I4(\n_0_cable_unpull_watchdog_event_reg[4] ),
        .O(p_0_in[4]));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \cable_unpull_watchdog_event[5]_i_1 
       (.I0(\n_0_cable_unpull_watchdog_event_reg[3] ),
        .I1(\n_0_cable_unpull_watchdog_event_reg[1] ),
        .I2(\n_0_cable_unpull_watchdog_event_reg[0] ),
        .I3(\n_0_cable_unpull_watchdog_event_reg[2] ),
        .I4(\n_0_cable_unpull_watchdog_event_reg[4] ),
        .I5(\n_0_cable_unpull_watchdog_event_reg[5] ),
        .O(p_0_in[5]));
LUT2 #(
    .INIT(4'h6)) 
     \cable_unpull_watchdog_event[6]_i_1 
       (.I0(\n_0_cable_unpull_watchdog_event[10]_i_4 ),
        .I1(\n_0_cable_unpull_watchdog_event_reg[6] ),
        .O(p_0_in[6]));
LUT3 #(
    .INIT(8'h78)) 
     \cable_unpull_watchdog_event[7]_i_1 
       (.I0(\n_0_cable_unpull_watchdog_event[10]_i_4 ),
        .I1(\n_0_cable_unpull_watchdog_event_reg[6] ),
        .I2(\n_0_cable_unpull_watchdog_event_reg[7] ),
        .O(p_0_in[7]));
(* SOFT_HLUTNM = "soft_lutpair459" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \cable_unpull_watchdog_event[8]_i_1 
       (.I0(\n_0_cable_unpull_watchdog_event_reg[6] ),
        .I1(\n_0_cable_unpull_watchdog_event[10]_i_4 ),
        .I2(\n_0_cable_unpull_watchdog_event_reg[7] ),
        .I3(\n_0_cable_unpull_watchdog_event_reg[8] ),
        .O(p_0_in[8]));
(* SOFT_HLUTNM = "soft_lutpair459" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \cable_unpull_watchdog_event[9]_i_1 
       (.I0(\n_0_cable_unpull_watchdog_event_reg[7] ),
        .I1(\n_0_cable_unpull_watchdog_event[10]_i_4 ),
        .I2(\n_0_cable_unpull_watchdog_event_reg[6] ),
        .I3(\n_0_cable_unpull_watchdog_event_reg[8] ),
        .I4(\n_0_cable_unpull_watchdog_event_reg[9] ),
        .O(p_0_in[9]));
FDRE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_event_reg[0] 
       (.C(CLK),
        .CE(\n_0_cable_unpull_watchdog_event[10]_i_2 ),
        .D(p_0_in[0]),
        .Q(\n_0_cable_unpull_watchdog_event_reg[0] ),
        .R(n_2_cable_unpull_reset_rising_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_event_reg[10] 
       (.C(CLK),
        .CE(\n_0_cable_unpull_watchdog_event[10]_i_2 ),
        .D(p_0_in[10]),
        .Q(p_1_in),
        .R(n_2_cable_unpull_reset_rising_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_event_reg[1] 
       (.C(CLK),
        .CE(\n_0_cable_unpull_watchdog_event[10]_i_2 ),
        .D(p_0_in[1]),
        .Q(\n_0_cable_unpull_watchdog_event_reg[1] ),
        .R(n_2_cable_unpull_reset_rising_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_event_reg[2] 
       (.C(CLK),
        .CE(\n_0_cable_unpull_watchdog_event[10]_i_2 ),
        .D(p_0_in[2]),
        .Q(\n_0_cable_unpull_watchdog_event_reg[2] ),
        .R(n_2_cable_unpull_reset_rising_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_event_reg[3] 
       (.C(CLK),
        .CE(\n_0_cable_unpull_watchdog_event[10]_i_2 ),
        .D(p_0_in[3]),
        .Q(\n_0_cable_unpull_watchdog_event_reg[3] ),
        .R(n_2_cable_unpull_reset_rising_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_event_reg[4] 
       (.C(CLK),
        .CE(\n_0_cable_unpull_watchdog_event[10]_i_2 ),
        .D(p_0_in[4]),
        .Q(\n_0_cable_unpull_watchdog_event_reg[4] ),
        .R(n_2_cable_unpull_reset_rising_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_event_reg[5] 
       (.C(CLK),
        .CE(\n_0_cable_unpull_watchdog_event[10]_i_2 ),
        .D(p_0_in[5]),
        .Q(\n_0_cable_unpull_watchdog_event_reg[5] ),
        .R(n_2_cable_unpull_reset_rising_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_event_reg[6] 
       (.C(CLK),
        .CE(\n_0_cable_unpull_watchdog_event[10]_i_2 ),
        .D(p_0_in[6]),
        .Q(\n_0_cable_unpull_watchdog_event_reg[6] ),
        .R(n_2_cable_unpull_reset_rising_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_event_reg[7] 
       (.C(CLK),
        .CE(\n_0_cable_unpull_watchdog_event[10]_i_2 ),
        .D(p_0_in[7]),
        .Q(\n_0_cable_unpull_watchdog_event_reg[7] ),
        .R(n_2_cable_unpull_reset_rising_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_event_reg[8] 
       (.C(CLK),
        .CE(\n_0_cable_unpull_watchdog_event[10]_i_2 ),
        .D(p_0_in[8]),
        .Q(\n_0_cable_unpull_watchdog_event_reg[8] ),
        .R(n_2_cable_unpull_reset_rising_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_event_reg[9] 
       (.C(CLK),
        .CE(\n_0_cable_unpull_watchdog_event[10]_i_2 ),
        .D(p_0_in[9]),
        .Q(\n_0_cable_unpull_watchdog_event_reg[9] ),
        .R(n_2_cable_unpull_reset_rising_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_reg[0] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\n_0_cable_unpull_watchdog_reg[0]_i_3 ),
        .Q(cable_unpull_watchdog_reg[0]),
        .R(n_1_cable_unpull_reset_rising_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_reg[10] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\n_0_cable_unpull_watchdog_reg[10]_i_1 ),
        .Q(cable_unpull_watchdog_reg[10]),
        .R(n_1_cable_unpull_reset_rising_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_reg[11] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\n_0_cable_unpull_watchdog_reg[11]_i_1 ),
        .Q(cable_unpull_watchdog_reg[11]),
        .R(n_1_cable_unpull_reset_rising_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_reg[12] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\n_0_cable_unpull_watchdog_reg[12]_i_1 ),
        .Q(cable_unpull_watchdog_reg[12]),
        .R(n_1_cable_unpull_reset_rising_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_reg[13] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\n_0_cable_unpull_watchdog_reg[13]_i_1 ),
        .Q(cable_unpull_watchdog_reg[13]),
        .R(n_1_cable_unpull_reset_rising_rxusrclk2_sync_i));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \cable_unpull_watchdog_reg[13]_i_3_CARRY4 
       (.CI(\n_0_cable_unpull_watchdog_reg[12]_i_3 ),
        .CO({\n_0_cable_unpull_watchdog_reg[16]_i_3 ,\n_0_cable_unpull_watchdog_reg[15]_i_3 ,\n_0_cable_unpull_watchdog_reg[14]_i_3 ,\n_0_cable_unpull_watchdog_reg[13]_i_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\n_0_cable_unpull_watchdog_reg[15]_i_1 ,\n_0_cable_unpull_watchdog_reg[14]_i_1 ,\n_0_cable_unpull_watchdog_reg[13]_i_1 ,\n_0_cable_unpull_watchdog_reg[12]_i_1 }),
        .S({\n_0_cable_unpull_watchdog[15]_i_2 ,\n_0_cable_unpull_watchdog[14]_i_2 ,\n_0_cable_unpull_watchdog[13]_i_2 ,\n_0_cable_unpull_watchdog[12]_i_2 }));
FDRE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_reg[14] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\n_0_cable_unpull_watchdog_reg[14]_i_1 ),
        .Q(cable_unpull_watchdog_reg[14]),
        .R(n_1_cable_unpull_reset_rising_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_reg[15] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\n_0_cable_unpull_watchdog_reg[15]_i_1 ),
        .Q(cable_unpull_watchdog_reg[15]),
        .R(n_1_cable_unpull_reset_rising_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_reg[16] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\n_0_cable_unpull_watchdog_reg[16]_i_1 ),
        .Q(cable_unpull_watchdog_reg[16]),
        .R(n_1_cable_unpull_reset_rising_rxusrclk2_sync_i));
FDSE #(
    .INIT(1'b1)) 
     \cable_unpull_watchdog_reg[17] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\n_0_cable_unpull_watchdog_reg[17]_i_1 ),
        .Q(cable_unpull_watchdog_reg[17]),
        .S(n_1_cable_unpull_reset_rising_rxusrclk2_sync_i));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \cable_unpull_watchdog_reg[17]_i_3_CARRY4 
       (.CI(\n_0_cable_unpull_watchdog_reg[16]_i_3 ),
        .CO({\NLW_cable_unpull_watchdog_reg[17]_i_3_CARRY4_CO_UNCONNECTED [3:2],\n_0_cable_unpull_watchdog_reg[18]_i_3 ,\n_0_cable_unpull_watchdog_reg[17]_i_3 }),
        .CYINIT(1'b0),
        .DI({\NLW_cable_unpull_watchdog_reg[17]_i_3_CARRY4_DI_UNCONNECTED [3],1'b1,1'b1,1'b1}),
        .O({\n_0_cable_unpull_watchdog_reg[19]_i_1 ,\n_0_cable_unpull_watchdog_reg[18]_i_1 ,\n_0_cable_unpull_watchdog_reg[17]_i_1 ,\n_0_cable_unpull_watchdog_reg[16]_i_1 }),
        .S({\n_0_cable_unpull_watchdog[19]_i_2 ,\n_0_cable_unpull_watchdog[18]_i_2 ,\n_0_cable_unpull_watchdog[17]_i_2 ,\n_0_cable_unpull_watchdog[16]_i_2 }));
FDRE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_reg[18] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\n_0_cable_unpull_watchdog_reg[18]_i_1 ),
        .Q(cable_unpull_watchdog_reg[18]),
        .R(n_1_cable_unpull_reset_rising_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_reg[19] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\n_0_cable_unpull_watchdog_reg[19]_i_1 ),
        .Q(cable_unpull_watchdog_reg[19]),
        .R(n_1_cable_unpull_reset_rising_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_reg[1] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\n_0_cable_unpull_watchdog_reg[1]_i_1 ),
        .Q(cable_unpull_watchdog_reg[1]),
        .R(n_1_cable_unpull_reset_rising_rxusrclk2_sync_i));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \cable_unpull_watchdog_reg[1]_i_3_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_cable_unpull_watchdog_reg[4]_i_3 ,\n_0_cable_unpull_watchdog_reg[3]_i_3 ,\n_0_cable_unpull_watchdog_reg[2]_i_3 ,\n_0_cable_unpull_watchdog_reg[1]_i_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\n_0_cable_unpull_watchdog_reg[3]_i_1 ,\n_0_cable_unpull_watchdog_reg[2]_i_1 ,\n_0_cable_unpull_watchdog_reg[1]_i_1 ,\n_0_cable_unpull_watchdog_reg[0]_i_3 }),
        .S({\n_0_cable_unpull_watchdog[3]_i_2 ,\n_0_cable_unpull_watchdog[2]_i_2 ,\n_0_cable_unpull_watchdog[1]_i_2 ,\n_0_cable_unpull_watchdog[0]_i_5 }));
FDRE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_reg[2] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\n_0_cable_unpull_watchdog_reg[2]_i_1 ),
        .Q(cable_unpull_watchdog_reg[2]),
        .R(n_1_cable_unpull_reset_rising_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_reg[3] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\n_0_cable_unpull_watchdog_reg[3]_i_1 ),
        .Q(cable_unpull_watchdog_reg[3]),
        .R(n_1_cable_unpull_reset_rising_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_reg[4] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\n_0_cable_unpull_watchdog_reg[4]_i_1 ),
        .Q(cable_unpull_watchdog_reg[4]),
        .R(n_1_cable_unpull_reset_rising_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_reg[5] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\n_0_cable_unpull_watchdog_reg[5]_i_1 ),
        .Q(cable_unpull_watchdog_reg[5]),
        .R(n_1_cable_unpull_reset_rising_rxusrclk2_sync_i));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \cable_unpull_watchdog_reg[5]_i_3_CARRY4 
       (.CI(\n_0_cable_unpull_watchdog_reg[4]_i_3 ),
        .CO({\n_0_cable_unpull_watchdog_reg[8]_i_3 ,\n_0_cable_unpull_watchdog_reg[7]_i_3 ,\n_0_cable_unpull_watchdog_reg[6]_i_3 ,\n_0_cable_unpull_watchdog_reg[5]_i_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\n_0_cable_unpull_watchdog_reg[7]_i_1 ,\n_0_cable_unpull_watchdog_reg[6]_i_1 ,\n_0_cable_unpull_watchdog_reg[5]_i_1 ,\n_0_cable_unpull_watchdog_reg[4]_i_1 }),
        .S({\n_0_cable_unpull_watchdog[7]_i_2 ,\n_0_cable_unpull_watchdog[6]_i_2 ,\n_0_cable_unpull_watchdog[5]_i_2 ,\n_0_cable_unpull_watchdog[4]_i_2 }));
FDRE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_reg[6] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\n_0_cable_unpull_watchdog_reg[6]_i_1 ),
        .Q(cable_unpull_watchdog_reg[6]),
        .R(n_1_cable_unpull_reset_rising_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_reg[7] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\n_0_cable_unpull_watchdog_reg[7]_i_1 ),
        .Q(cable_unpull_watchdog_reg[7]),
        .R(n_1_cable_unpull_reset_rising_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_reg[8] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\n_0_cable_unpull_watchdog_reg[8]_i_1 ),
        .Q(cable_unpull_watchdog_reg[8]),
        .R(n_1_cable_unpull_reset_rising_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \cable_unpull_watchdog_reg[9] 
       (.C(CLK),
        .CE(cable_unpull_reset1),
        .D(\n_0_cable_unpull_watchdog_reg[9]_i_1 ),
        .Q(cable_unpull_watchdog_reg[9]),
        .R(n_1_cable_unpull_reset_rising_rxusrclk2_sync_i));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \cable_unpull_watchdog_reg[9]_i_3_CARRY4 
       (.CI(\n_0_cable_unpull_watchdog_reg[8]_i_3 ),
        .CO({\n_0_cable_unpull_watchdog_reg[12]_i_3 ,\n_0_cable_unpull_watchdog_reg[11]_i_3 ,\n_0_cable_unpull_watchdog_reg[10]_i_3 ,\n_0_cable_unpull_watchdog_reg[9]_i_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\n_0_cable_unpull_watchdog_reg[11]_i_1 ,\n_0_cable_unpull_watchdog_reg[10]_i_1 ,\n_0_cable_unpull_watchdog_reg[9]_i_1 ,\n_0_cable_unpull_watchdog_reg[8]_i_1 }),
        .S({\n_0_cable_unpull_watchdog[11]_i_2 ,\n_0_cable_unpull_watchdog[10]_i_2 ,\n_0_cable_unpull_watchdog[9]_i_2 ,\n_0_cable_unpull_watchdog[8]_i_2 }));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
     gearboxslipignore_i_1
       (.I0(gearboxslipignorecount_reg__0[3]),
        .I1(gearboxslipignorecount_reg__0[2]),
        .I2(gearboxslipignorecount_reg__0[0]),
        .I3(gearboxslipignorecount_reg__0[1]),
        .I4(gearboxslipignore),
        .I5(SS),
        .O(n_0_gearboxslipignore_i_1));
FDRE #(
    .INIT(1'b0)) 
     gearboxslipignore_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_gearboxslipignore_i_1),
        .Q(gearboxslipignore),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gearboxslipignorecount[0]_i_1 
       (.I0(gearboxslipignorecount_reg__0[0]),
        .O(gearboxslipignorecount0));
LUT2 #(
    .INIT(4'h9)) 
     \gearboxslipignorecount[1]_i_1 
       (.I0(gearboxslipignorecount_reg__0[0]),
        .I1(gearboxslipignorecount_reg__0[1]),
        .O(\n_0_gearboxslipignorecount[1]_i_1 ));
LUT3 #(
    .INIT(8'hE1)) 
     \gearboxslipignorecount[2]_i_1 
       (.I0(gearboxslipignorecount_reg__0[1]),
        .I1(gearboxslipignorecount_reg__0[0]),
        .I2(gearboxslipignorecount_reg__0[2]),
        .O(\n_0_gearboxslipignorecount[2]_i_1 ));
LUT4 #(
    .INIT(16'hFFFE)) 
     \gearboxslipignorecount[3]_i_1 
       (.I0(gearboxslipignorecount_reg__0[3]),
        .I1(gearboxslipignorecount_reg__0[2]),
        .I2(gearboxslipignorecount_reg__0[0]),
        .I3(gearboxslipignorecount_reg__0[1]),
        .O(\n_0_gearboxslipignorecount[3]_i_1 ));
LUT4 #(
    .INIT(16'hFE01)) 
     \gearboxslipignorecount[3]_i_2 
       (.I0(gearboxslipignorecount_reg__0[2]),
        .I1(gearboxslipignorecount_reg__0[0]),
        .I2(gearboxslipignorecount_reg__0[1]),
        .I3(gearboxslipignorecount_reg__0[3]),
        .O(\n_0_gearboxslipignorecount[3]_i_2 ));
FDSE #(
    .INIT(1'b1)) 
     \gearboxslipignorecount_reg[0] 
       (.C(CLK),
        .CE(\n_0_gearboxslipignorecount[3]_i_1 ),
        .D(gearboxslipignorecount0),
        .Q(gearboxslipignorecount_reg__0[0]),
        .S(SS));
FDSE #(
    .INIT(1'b1)) 
     \gearboxslipignorecount_reg[1] 
       (.C(CLK),
        .CE(\n_0_gearboxslipignorecount[3]_i_1 ),
        .D(\n_0_gearboxslipignorecount[1]_i_1 ),
        .Q(gearboxslipignorecount_reg__0[1]),
        .S(SS));
FDSE #(
    .INIT(1'b1)) 
     \gearboxslipignorecount_reg[2] 
       (.C(CLK),
        .CE(\n_0_gearboxslipignorecount[3]_i_1 ),
        .D(\n_0_gearboxslipignorecount[2]_i_1 ),
        .Q(gearboxslipignorecount_reg__0[2]),
        .S(SS));
FDSE #(
    .INIT(1'b1)) 
     \gearboxslipignorecount_reg[3] 
       (.C(CLK),
        .CE(\n_0_gearboxslipignorecount[3]_i_1 ),
        .D(\n_0_gearboxslipignorecount[3]_i_2 ),
        .Q(gearboxslipignorecount_reg__0[3]),
        .S(SS));
LUT6 #(
    .INIT(64'h8888888A88888888)) 
     gtxe2_i_i_1
       (.I0(reset_counter_done),
        .I1(n_0_gtxe2_i_i_4),
        .I2(out[1]),
        .I3(out[2]),
        .I4(out[0]),
        .I5(I1),
        .O(AS));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
     gtxe2_i_i_4
       (.I0(I2),
        .I1(qplllock_clk156),
        .I2(cable_unpull_reset_rising_reg__0),
        .I3(cable_pull_reset_rising_reg__0),
        .I4(signal_detect),
        .I5(gtrxreset_clk156),
        .O(n_0_gtxe2_i_i_4));
LUT1 #(
    .INIT(2'h1)) 
     \rx_sample[3]_i_1 
       (.I0(gearboxslipignore),
        .O(\n_0_rx_sample[3]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \rx_sample_prev_reg[0] 
       (.C(CLK),
        .CE(\n_0_rx_sample[3]_i_1 ),
        .D(rx_sample[0]),
        .Q(rx_sample_prev[0]),
        .R(cable_pull_reset_rising_rxusrclk2));
FDRE #(
    .INIT(1'b0)) 
     \rx_sample_prev_reg[1] 
       (.C(CLK),
        .CE(\n_0_rx_sample[3]_i_1 ),
        .D(rx_sample[1]),
        .Q(rx_sample_prev[1]),
        .R(cable_pull_reset_rising_rxusrclk2));
FDRE #(
    .INIT(1'b0)) 
     \rx_sample_prev_reg[2] 
       (.C(CLK),
        .CE(\n_0_rx_sample[3]_i_1 ),
        .D(rx_sample[2]),
        .Q(rx_sample_prev[2]),
        .R(cable_pull_reset_rising_rxusrclk2));
FDRE #(
    .INIT(1'b0)) 
     \rx_sample_prev_reg[3] 
       (.C(CLK),
        .CE(\n_0_rx_sample[3]_i_1 ),
        .D(rx_sample[3]),
        .Q(rx_sample_prev[3]),
        .R(cable_pull_reset_rising_rxusrclk2));
FDRE #(
    .INIT(1'b0)) 
     \rx_sample_reg[0] 
       (.C(CLK),
        .CE(\n_0_rx_sample[3]_i_1 ),
        .D(D[0]),
        .Q(rx_sample[0]),
        .R(cable_pull_reset_rising_rxusrclk2));
FDRE #(
    .INIT(1'b0)) 
     \rx_sample_reg[1] 
       (.C(CLK),
        .CE(\n_0_rx_sample[3]_i_1 ),
        .D(D[1]),
        .Q(rx_sample[1]),
        .R(cable_pull_reset_rising_rxusrclk2));
FDRE #(
    .INIT(1'b0)) 
     \rx_sample_reg[2] 
       (.C(CLK),
        .CE(\n_0_rx_sample[3]_i_1 ),
        .D(D[2]),
        .Q(rx_sample[2]),
        .R(cable_pull_reset_rising_rxusrclk2));
FDRE #(
    .INIT(1'b0)) 
     \rx_sample_reg[3] 
       (.C(CLK),
        .CE(\n_0_rx_sample[3]_i_1 ),
        .D(D[3]),
        .Q(rx_sample[3]),
        .R(cable_pull_reset_rising_rxusrclk2));
LUT2 #(
    .INIT(4'h2)) 
     ten_gig_eth_pcs_pma_ip_core_i_2
       (.I0(signal_detect),
        .I1(cable_is_pulled),
        .O(O1));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer
   (gt0_rxresetdone_i_regrx322,
    rxusrclk2,
    D);
  output gt0_rxresetdone_i_regrx322;
  input rxusrclk2;
  input [0:0]D;

  wire [0:0]D;
  wire gt0_rxresetdone_i_regrx322;
  wire rxusrclk2;
  wire [3:0]sync1_r;

FDRE data_out_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(sync1_r[3]),
        .Q(gt0_rxresetdone_i_regrx322),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sync1_r_reg[0] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(D),
        .Q(sync1_r[0]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sync1_r_reg[1] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(sync1_r[0]),
        .Q(sync1_r[1]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sync1_r_reg[2] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(sync1_r[1]),
        .Q(sync1_r[2]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sync1_r_reg[3] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(sync1_r[2]),
        .Q(sync1_r[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_0
   (O1,
    master_watchdog0,
    AS,
    clk156,
    I1,
    core_status,
    core_in_testmode,
    clk156_areset,
    signal_detect,
    D);
  output O1;
  output master_watchdog0;
  output [0:0]AS;
  input clk156;
  input I1;
  input [0:0]core_status;
  input core_in_testmode;
  input clk156_areset;
  input signal_detect;
  input [0:0]D;

  wire [0:0]AS;
  wire [0:0]D;
  wire I1;
  wire O1;
  wire clk156;
  wire clk156_areset;
  wire core_in_testmode;
  wire [0:0]core_status;
  wire master_watchdog0;
  wire signal_detect;
  wire [3:0]sync1_r;

FDRE data_out_reg
       (.C(clk156),
        .CE(1'b1),
        .D(sync1_r[3]),
        .Q(O1),
        .R(1'b0));
LUT4 #(
    .INIT(16'hFFF7)) 
     \master_watchdog[0]_i_1 
       (.I0(O1),
        .I1(I1),
        .I2(core_status),
        .I3(core_in_testmode),
        .O(master_watchdog0));
LUT3 #(
    .INIT(8'hDF)) 
     \sync1_r[3]_i_1__0 
       (.I0(O1),
        .I1(clk156_areset),
        .I2(signal_detect),
        .O(AS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sync1_r_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(D),
        .Q(sync1_r[0]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sync1_r_reg[1] 
       (.C(clk156),
        .CE(1'b1),
        .D(sync1_r[0]),
        .Q(sync1_r[1]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sync1_r_reg[2] 
       (.C(clk156),
        .CE(1'b1),
        .D(sync1_r[1]),
        .Q(sync1_r[2]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sync1_r_reg[3] 
       (.C(clk156),
        .CE(1'b1),
        .D(sync1_r[2]),
        .Q(sync1_r[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_1
   (O1,
    resetdone,
    clk156,
    rx_resetdone,
    D);
  output O1;
  output resetdone;
  input clk156;
  input rx_resetdone;
  input [0:0]D;

  wire [0:0]D;
  wire O1;
  wire clk156;
  wire resetdone;
  wire rx_resetdone;
  wire [3:0]sync1_r;

FDRE data_out_reg
       (.C(clk156),
        .CE(1'b1),
        .D(sync1_r[3]),
        .Q(O1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sync1_r_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(D),
        .Q(sync1_r[0]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sync1_r_reg[1] 
       (.C(clk156),
        .CE(1'b1),
        .D(sync1_r[0]),
        .Q(sync1_r[1]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sync1_r_reg[2] 
       (.C(clk156),
        .CE(1'b1),
        .D(sync1_r[1]),
        .Q(sync1_r[2]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sync1_r_reg[3] 
       (.C(clk156),
        .CE(1'b1),
        .D(sync1_r[2]),
        .Q(sync1_r[3]),
        .R(1'b0));
LUT2 #(
    .INIT(4'h8)) 
     ten_gig_eth_pcs_pma_ip_core_i_1
       (.I0(O1),
        .I1(rx_resetdone),
        .O(resetdone));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_13
   (AS,
    dclk,
    dclk_areset,
    signal_detect,
    rx_resetdone);
  output [0:0]AS;
  input dclk;
  input dclk_areset;
  input signal_detect;
  input rx_resetdone;

  wire [0:0]AS;
  wire dclk;
  wire dclk_areset;
  wire rx_resetdone;
  wire rx_resetdone_dclk;
  wire signal_detect;
  wire [3:0]sync1_r;

FDRE data_out_reg
       (.C(dclk),
        .CE(1'b1),
        .D(sync1_r[3]),
        .Q(rx_resetdone_dclk),
        .R(1'b0));
LUT3 #(
    .INIT(8'hDF)) 
     \sync1_r[3]_i_1 
       (.I0(rx_resetdone_dclk),
        .I1(dclk_areset),
        .I2(signal_detect),
        .O(AS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sync1_r_reg[0] 
       (.C(dclk),
        .CE(1'b1),
        .D(rx_resetdone),
        .Q(sync1_r[0]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sync1_r_reg[1] 
       (.C(dclk),
        .CE(1'b1),
        .D(sync1_r[0]),
        .Q(sync1_r[1]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sync1_r_reg[2] 
       (.C(dclk),
        .CE(1'b1),
        .D(sync1_r[1]),
        .Q(sync1_r[2]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sync1_r_reg[3] 
       (.C(dclk),
        .CE(1'b1),
        .D(sync1_r[2]),
        .Q(sync1_r[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_16
   (cable_pull_reset_reg,
    O1,
    clk156,
    cable_pull_reset_reg_reg,
    cable_pull_reset);
  output cable_pull_reset_reg;
  output O1;
  input clk156;
  input cable_pull_reset_reg_reg;
  input cable_pull_reset;

  wire O1;
  wire cable_pull_reset;
  wire cable_pull_reset_reg;
  wire cable_pull_reset_reg_reg;
  wire clk156;
  wire [3:0]sync1_r;

LUT2 #(
    .INIT(4'h2)) 
     cable_pull_reset_rising_i_1
       (.I0(cable_pull_reset_reg),
        .I1(cable_pull_reset_reg_reg),
        .O(O1));
FDRE data_out_reg
       (.C(clk156),
        .CE(1'b1),
        .D(sync1_r[3]),
        .Q(cable_pull_reset_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sync1_r_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(cable_pull_reset),
        .Q(sync1_r[0]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sync1_r_reg[1] 
       (.C(clk156),
        .CE(1'b1),
        .D(sync1_r[0]),
        .Q(sync1_r[1]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sync1_r_reg[2] 
       (.C(clk156),
        .CE(1'b1),
        .D(sync1_r[1]),
        .Q(sync1_r[2]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sync1_r_reg[3] 
       (.C(clk156),
        .CE(1'b1),
        .D(sync1_r[2]),
        .Q(sync1_r[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_18
   (cable_unpull_reset_reg,
    O1,
    clk156,
    cable_unpull_reset_reg_reg,
    I1);
  output cable_unpull_reset_reg;
  output O1;
  input clk156;
  input cable_unpull_reset_reg_reg;
  input I1;

  wire I1;
  wire O1;
  wire cable_unpull_reset_reg;
  wire cable_unpull_reset_reg_reg;
  wire clk156;
  wire [3:0]sync1_r;

LUT2 #(
    .INIT(4'h2)) 
     cable_unpull_reset_rising_i_1
       (.I0(cable_unpull_reset_reg),
        .I1(cable_unpull_reset_reg_reg),
        .O(O1));
FDRE data_out_reg
       (.C(clk156),
        .CE(1'b1),
        .D(sync1_r[3]),
        .Q(cable_unpull_reset_reg),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sync1_r_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(I1),
        .Q(sync1_r[0]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sync1_r_reg[1] 
       (.C(clk156),
        .CE(1'b1),
        .D(sync1_r[0]),
        .Q(sync1_r[1]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sync1_r_reg[2] 
       (.C(clk156),
        .CE(1'b1),
        .D(sync1_r[1]),
        .Q(sync1_r[2]),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sync1_r_reg[3] 
       (.C(clk156),
        .CE(1'b1),
        .D(sync1_r[2]),
        .Q(sync1_r[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst
   (gtrxreset_clk156,
    clk156,
    gtrxreset);
  output gtrxreset_clk156;
  input clk156;
  input gtrxreset;

  wire clk156;
  wire gtrxreset;
  wire gtrxreset_clk156;
  wire [3:0]sync1_r;

FDRE data_out_reg
       (.C(clk156),
        .CE(1'b1),
        .D(sync1_r[3]),
        .Q(gtrxreset_clk156),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtrxreset),
        .Q(sync1_r[0]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[1] 
       (.C(clk156),
        .CE(1'b1),
        .D(sync1_r[0]),
        .PRE(gtrxreset),
        .Q(sync1_r[1]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[2] 
       (.C(clk156),
        .CE(1'b1),
        .D(sync1_r[1]),
        .PRE(gtrxreset),
        .Q(sync1_r[2]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[3] 
       (.C(clk156),
        .CE(1'b1),
        .D(sync1_r[2]),
        .PRE(gtrxreset),
        .Q(sync1_r[3]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_10
   (gtrxreset_rxusrclk2,
    clear,
    O2,
    I1,
    qplllock_rxusrclk2,
    out,
    I2);
  output gtrxreset_rxusrclk2;
  output clear;
  output O2;
  input I1;
  input qplllock_rxusrclk2;
  input [23:0]out;
  input [0:0]I2;

  wire I1;
  wire [0:0]I2;
  wire O2;
  wire clear;
  wire gtrxreset_rxusrclk2;
  wire n_0_gtxe2_i_i_6;
  wire n_0_gtxe2_i_i_7;
  wire n_0_gtxe2_i_i_8;
  wire n_0_gtxe2_i_i_9;
  wire [23:0]out;
  wire qplllock_rxusrclk2;
  wire [3:0]sync1_r;

FDRE data_out_reg
       (.C(I1),
        .CE(1'b1),
        .D(sync1_r[3]),
        .Q(gtrxreset_rxusrclk2),
        .R(1'b0));
LUT4 #(
    .INIT(16'h8000)) 
     gtxe2_i_i_5
       (.I0(n_0_gtxe2_i_i_6),
        .I1(n_0_gtxe2_i_i_7),
        .I2(n_0_gtxe2_i_i_8),
        .I3(n_0_gtxe2_i_i_9),
        .O(O2));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     gtxe2_i_i_6
       (.I0(out[16]),
        .I1(out[17]),
        .I2(out[13]),
        .I3(out[12]),
        .I4(out[15]),
        .I5(out[14]),
        .O(n_0_gtxe2_i_i_6));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     gtxe2_i_i_7
       (.I0(out[22]),
        .I1(out[23]),
        .I2(out[19]),
        .I3(out[18]),
        .I4(out[21]),
        .I5(out[20]),
        .O(n_0_gtxe2_i_i_7));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     gtxe2_i_i_8
       (.I0(out[4]),
        .I1(out[5]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(out[3]),
        .I5(out[2]),
        .O(n_0_gtxe2_i_i_8));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     gtxe2_i_i_9
       (.I0(out[10]),
        .I1(out[11]),
        .I2(out[7]),
        .I3(out[6]),
        .I4(out[9]),
        .I5(out[8]),
        .O(n_0_gtxe2_i_i_9));
LUT2 #(
    .INIT(4'hB)) 
     \rxuserrdy_counter[0]_i_1 
       (.I0(gtrxreset_rxusrclk2),
        .I1(qplllock_rxusrclk2),
        .O(clear));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .PRE(I2),
        .Q(sync1_r[0]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(sync1_r[0]),
        .PRE(I2),
        .Q(sync1_r[1]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(sync1_r[1]),
        .PRE(I2),
        .Q(sync1_r[2]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(sync1_r[2]),
        .PRE(I2),
        .Q(sync1_r[3]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_11
   (pma_resetout_rising_rxusrclk2,
    AS,
    I1,
    pma_resetout,
    pma_resetout_reg);
  output pma_resetout_rising_rxusrclk2;
  output [0:0]AS;
  input I1;
  input pma_resetout;
  input pma_resetout_reg;

  wire [0:0]AS;
  wire I1;
  wire pma_resetout;
  wire pma_resetout_reg;
  wire pma_resetout_rising_rxusrclk2;
  wire [3:0]sync1_r;

FDRE data_out_reg
       (.C(I1),
        .CE(1'b1),
        .D(sync1_r[3]),
        .Q(pma_resetout_rising_rxusrclk2),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     \sync1_r[3]_i_1__3 
       (.I0(pma_resetout),
        .I1(pma_resetout_reg),
        .O(AS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .PRE(AS),
        .Q(sync1_r[0]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(sync1_r[0]),
        .PRE(AS),
        .Q(sync1_r[1]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(sync1_r[1]),
        .PRE(AS),
        .Q(sync1_r[2]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(sync1_r[2]),
        .PRE(AS),
        .Q(sync1_r[3]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_12
   (rxreset322,
    I1,
    AS);
  output rxreset322;
  input I1;
  input [0:0]AS;

  wire [0:0]AS;
  wire I1;
  wire rxreset322;
  wire [3:0]sync1_r;

FDRE data_out_reg
       (.C(I1),
        .CE(1'b1),
        .D(sync1_r[3]),
        .Q(rxreset322),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .PRE(AS),
        .Q(sync1_r[0]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(sync1_r[0]),
        .PRE(AS),
        .Q(sync1_r[1]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(sync1_r[1]),
        .PRE(AS),
        .Q(sync1_r[2]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(sync1_r[2]),
        .PRE(AS),
        .Q(sync1_r[3]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_14
   (txreset322,
    txusrclk,
    AS);
  output txreset322;
  input txusrclk;
  input [0:0]AS;

  wire [0:0]AS;
  wire [3:0]sync1_r;
  wire txreset322;
  wire txusrclk;

FDRE data_out_reg
       (.C(txusrclk),
        .CE(1'b1),
        .D(sync1_r[3]),
        .Q(txreset322),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[0] 
       (.C(txusrclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(AS),
        .Q(sync1_r[0]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[1] 
       (.C(txusrclk),
        .CE(1'b1),
        .D(sync1_r[0]),
        .PRE(AS),
        .Q(sync1_r[1]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[2] 
       (.C(txusrclk),
        .CE(1'b1),
        .D(sync1_r[1]),
        .PRE(AS),
        .Q(sync1_r[2]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[3] 
       (.C(txusrclk),
        .CE(1'b1),
        .D(sync1_r[2]),
        .PRE(AS),
        .Q(sync1_r[3]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_15
   (cable_pull_reset_rising_rxusrclk2,
    O1,
    O2,
    CLK,
    cable_pull_watchdog_event,
    gt0_rxresetdone_i_regrx322,
    cable_is_pulled,
    cable_pull_reset,
    I1,
    AS);
  output cable_pull_reset_rising_rxusrclk2;
  output O1;
  output O2;
  input CLK;
  input [1:0]cable_pull_watchdog_event;
  input gt0_rxresetdone_i_regrx322;
  input cable_is_pulled;
  input cable_pull_reset;
  input I1;
  input [0:0]AS;

  wire [0:0]AS;
  wire CLK;
  wire I1;
  wire O1;
  wire O2;
  wire cable_is_pulled;
  wire cable_pull_reset;
  wire cable_pull_reset_rising_rxusrclk2;
  wire [1:0]cable_pull_watchdog_event;
  wire gt0_rxresetdone_i_regrx322;
  wire [3:0]sync1_r;

LUT5 #(
    .INIT(32'h0000BAAA)) 
     cable_pull_reset_i_1
       (.I0(cable_pull_reset),
        .I1(cable_is_pulled),
        .I2(gt0_rxresetdone_i_regrx322),
        .I3(I1),
        .I4(cable_pull_reset_rising_rxusrclk2),
        .O(O2));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAEAA)) 
     \cable_pull_watchdog[0]_i_1 
       (.I0(cable_pull_reset_rising_rxusrclk2),
        .I1(cable_pull_watchdog_event[1]),
        .I2(cable_pull_watchdog_event[0]),
        .I3(gt0_rxresetdone_i_regrx322),
        .I4(cable_is_pulled),
        .I5(cable_pull_reset),
        .O(O1));
FDRE data_out_reg
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[3]),
        .Q(cable_pull_reset_rising_rxusrclk2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(AS),
        .Q(sync1_r[0]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[0]),
        .PRE(AS),
        .Q(sync1_r[1]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[1]),
        .PRE(AS),
        .Q(sync1_r[2]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[2]),
        .PRE(AS),
        .Q(sync1_r[3]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_17
   (cable_unpull_reset_rising_rxusrclk2,
    O1,
    SR,
    CLK,
    I1,
    Q,
    I2,
    cable_is_pulled,
    gt0_rxresetdone_i_regrx322,
    AS);
  output cable_unpull_reset_rising_rxusrclk2;
  output O1;
  output [0:0]SR;
  input CLK;
  input I1;
  input [0:0]Q;
  input I2;
  input cable_is_pulled;
  input gt0_rxresetdone_i_regrx322;
  input [0:0]AS;

  wire [0:0]AS;
  wire CLK;
  wire I1;
  wire I2;
  wire O1;
  wire [0:0]Q;
  wire [0:0]SR;
  wire cable_is_pulled;
  wire cable_unpull_reset_rising_rxusrclk2;
  wire gt0_rxresetdone_i_regrx322;
  wire [3:0]sync1_r;

(* SOFT_HLUTNM = "soft_lutpair458" *) 
   LUT6 #(
    .INIT(64'hAAFEAAAAAAAAAAAA)) 
     \cable_unpull_watchdog[0]_i_1 
       (.I0(cable_unpull_reset_rising_rxusrclk2),
        .I1(I1),
        .I2(Q),
        .I3(I2),
        .I4(cable_is_pulled),
        .I5(gt0_rxresetdone_i_regrx322),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair458" *) 
   LUT5 #(
    .INIT(32'hAEAAAAAA)) 
     \cable_unpull_watchdog_event[10]_i_1 
       (.I0(cable_unpull_reset_rising_rxusrclk2),
        .I1(I1),
        .I2(I2),
        .I3(cable_is_pulled),
        .I4(gt0_rxresetdone_i_regrx322),
        .O(SR));
FDRE data_out_reg
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[3]),
        .Q(cable_unpull_reset_rising_rxusrclk2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(AS),
        .Q(sync1_r[0]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[0]),
        .PRE(AS),
        .Q(sync1_r[1]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[1]),
        .PRE(AS),
        .Q(sync1_r[2]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(sync1_r[2]),
        .PRE(AS),
        .Q(sync1_r[3]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_4
   (areset_rxusrclk2,
    I1,
    areset);
  output areset_rxusrclk2;
  input I1;
  input areset;

  wire I1;
  wire areset;
  wire areset_rxusrclk2;
  wire [3:0]sync1_r;

FDRE data_out_reg
       (.C(I1),
        .CE(1'b1),
        .D(sync1_r[3]),
        .Q(areset_rxusrclk2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[0] 
       (.C(I1),
        .CE(1'b1),
        .D(1'b0),
        .PRE(areset),
        .Q(sync1_r[0]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[1] 
       (.C(I1),
        .CE(1'b1),
        .D(sync1_r[0]),
        .PRE(areset),
        .Q(sync1_r[1]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[2] 
       (.C(I1),
        .CE(1'b1),
        .D(sync1_r[1]),
        .PRE(areset),
        .Q(sync1_r[2]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[3] 
       (.C(I1),
        .CE(1'b1),
        .D(sync1_r[2]),
        .PRE(areset),
        .Q(sync1_r[3]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_5
   (clk156_areset,
    AS,
    clk156,
    tx_resetdone,
    areset);
  output clk156_areset;
  output [0:0]AS;
  input clk156;
  input tx_resetdone;
  input areset;

  wire [0:0]AS;
  wire areset;
  wire clk156;
  wire clk156_areset;
  wire [3:0]sync1_r;
  wire tx_resetdone;

FDRE data_out_reg
       (.C(clk156),
        .CE(1'b1),
        .D(sync1_r[3]),
        .Q(clk156_areset),
        .R(1'b0));
LUT2 #(
    .INIT(4'hB)) 
     \sync1_r[3]_i_1__2 
       (.I0(clk156_areset),
        .I1(tx_resetdone),
        .O(AS));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(1'b0),
        .PRE(areset),
        .Q(sync1_r[0]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[1] 
       (.C(clk156),
        .CE(1'b1),
        .D(sync1_r[0]),
        .PRE(areset),
        .Q(sync1_r[1]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[2] 
       (.C(clk156),
        .CE(1'b1),
        .D(sync1_r[1]),
        .PRE(areset),
        .Q(sync1_r[2]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[3] 
       (.C(clk156),
        .CE(1'b1),
        .D(sync1_r[2]),
        .PRE(areset),
        .Q(sync1_r[3]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_6
   (AS,
    clk156,
    I1);
  output [0:0]AS;
  input clk156;
  input [0:0]I1;

  wire [0:0]AS;
  wire [0:0]I1;
  wire clk156;
  wire [3:0]sync1_r;

FDRE data_out_reg
       (.C(clk156),
        .CE(1'b1),
        .D(sync1_r[3]),
        .Q(AS),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(1'b0),
        .PRE(I1),
        .Q(sync1_r[0]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[1] 
       (.C(clk156),
        .CE(1'b1),
        .D(sync1_r[0]),
        .PRE(I1),
        .Q(sync1_r[1]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[2] 
       (.C(clk156),
        .CE(1'b1),
        .D(sync1_r[1]),
        .PRE(I1),
        .Q(sync1_r[2]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[3] 
       (.C(clk156),
        .CE(1'b1),
        .D(sync1_r[2]),
        .PRE(I1),
        .Q(sync1_r[3]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_7
   (AS,
    clk156,
    I1);
  output [0:0]AS;
  input clk156;
  input [0:0]I1;

  wire [0:0]AS;
  wire [0:0]I1;
  wire clk156;
  wire [3:0]sync1_r;

FDRE data_out_reg
       (.C(clk156),
        .CE(1'b1),
        .D(sync1_r[3]),
        .Q(AS),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(1'b0),
        .PRE(I1),
        .Q(sync1_r[0]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[1] 
       (.C(clk156),
        .CE(1'b1),
        .D(sync1_r[0]),
        .PRE(I1),
        .Q(sync1_r[1]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[2] 
       (.C(clk156),
        .CE(1'b1),
        .D(sync1_r[1]),
        .PRE(I1),
        .Q(sync1_r[2]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[3] 
       (.C(clk156),
        .CE(1'b1),
        .D(sync1_r[2]),
        .PRE(I1),
        .Q(sync1_r[3]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_8
   (dclk_areset,
    dclk,
    areset);
  output dclk_areset;
  input dclk;
  input areset;

  wire areset;
  wire dclk;
  wire dclk_areset;
  wire [3:0]sync1_r;

FDRE data_out_reg
       (.C(dclk),
        .CE(1'b1),
        .D(sync1_r[3]),
        .Q(dclk_areset),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[0] 
       (.C(dclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(areset),
        .Q(sync1_r[0]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[1] 
       (.C(dclk),
        .CE(1'b1),
        .D(sync1_r[0]),
        .PRE(areset),
        .Q(sync1_r[1]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[2] 
       (.C(dclk),
        .CE(1'b1),
        .D(sync1_r[1]),
        .PRE(areset),
        .Q(sync1_r[2]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[3] 
       (.C(dclk),
        .CE(1'b1),
        .D(sync1_r[2]),
        .PRE(areset),
        .Q(sync1_r[3]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_9
   (dclk_reset,
    dclk,
    AS);
  output dclk_reset;
  input dclk;
  input [0:0]AS;

  wire [0:0]AS;
  wire dclk;
  wire dclk_reset;
  wire [3:0]sync1_r;

FDRE data_out_reg
       (.C(dclk),
        .CE(1'b1),
        .D(sync1_r[3]),
        .Q(dclk_reset),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[0] 
       (.C(dclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(AS),
        .Q(sync1_r[0]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[1] 
       (.C(dclk),
        .CE(1'b1),
        .D(sync1_r[0]),
        .PRE(AS),
        .Q(sync1_r[1]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[2] 
       (.C(dclk),
        .CE(1'b1),
        .D(sync1_r[1]),
        .PRE(AS),
        .Q(sync1_r[2]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDPE #(
    .INIT(1'b1)) 
     \sync1_r_reg[3] 
       (.C(dclk),
        .CE(1'b1),
        .D(sync1_r[2]),
        .PRE(AS),
        .Q(sync1_r[3]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst__parameterized0
   (qplllock_clk156,
    gt0_gttxreset_i,
    clk156,
    reset_counter_done,
    gttxreset,
    pma_resetout,
    pma_resetout_reg,
    AR);
  output qplllock_clk156;
  output gt0_gttxreset_i;
  input clk156;
  input reset_counter_done;
  input gttxreset;
  input pma_resetout;
  input pma_resetout_reg;
  input [0:0]AR;

  wire [0:0]AR;
  wire clk156;
  wire gt0_gttxreset_i;
  wire gttxreset;
  wire pma_resetout;
  wire pma_resetout_reg;
  wire qplllock_clk156;
  wire reset_counter_done;
  wire [3:0]sync1_r;

FDRE data_out_reg
       (.C(clk156),
        .CE(1'b1),
        .D(sync1_r[3]),
        .Q(qplllock_clk156),
        .R(1'b0));
LUT5 #(
    .INIT(32'h8A8AAA8A)) 
     gtxe2_i_i_2
       (.I0(reset_counter_done),
        .I1(gttxreset),
        .I2(qplllock_clk156),
        .I3(pma_resetout),
        .I4(pma_resetout_reg),
        .O(gt0_gttxreset_i));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \sync1_r_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .CLR(AR),
        .D(1'b1),
        .Q(sync1_r[0]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \sync1_r_reg[1] 
       (.C(clk156),
        .CE(1'b1),
        .CLR(AR),
        .D(sync1_r[0]),
        .Q(sync1_r[1]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \sync1_r_reg[2] 
       (.C(clk156),
        .CE(1'b1),
        .CLR(AR),
        .D(sync1_r[1]),
        .Q(sync1_r[2]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \sync1_r_reg[3] 
       (.C(clk156),
        .CE(1'b1),
        .CLR(AR),
        .D(sync1_r[2]),
        .Q(sync1_r[3]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst__parameterized0_2
   (qplllock_rxusrclk2,
    AR,
    rxusrclk2,
    qplllock);
  output qplllock_rxusrclk2;
  output [0:0]AR;
  input rxusrclk2;
  input qplllock;

  wire [0:0]AR;
  wire qplllock;
  wire qplllock_rxusrclk2;
  wire rxusrclk2;
  wire [3:0]sync1_r;

FDRE data_out_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(sync1_r[3]),
        .Q(qplllock_rxusrclk2),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \sync1_r[3]_i_1__1 
       (.I0(qplllock),
        .O(AR));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \sync1_r_reg[0] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .CLR(AR),
        .D(1'b1),
        .Q(sync1_r[0]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \sync1_r_reg[1] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .CLR(AR),
        .D(sync1_r[0]),
        .Q(sync1_r[1]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \sync1_r_reg[2] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .CLR(AR),
        .D(sync1_r[1]),
        .Q(sync1_r[2]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \sync1_r_reg[3] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .CLR(AR),
        .D(sync1_r[2]),
        .Q(sync1_r[3]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst__parameterized0_3
   (qplllock_txusrclk2,
    txusrclk2,
    AR);
  output qplllock_txusrclk2;
  input txusrclk2;
  input [0:0]AR;

  wire [0:0]AR;
  wire qplllock_txusrclk2;
  wire [3:0]sync1_r;
  wire txusrclk2;

FDRE data_out_reg
       (.C(txusrclk2),
        .CE(1'b1),
        .D(sync1_r[3]),
        .Q(qplllock_txusrclk2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \sync1_r_reg[0] 
       (.C(txusrclk2),
        .CE(1'b1),
        .CLR(AR),
        .D(1'b1),
        .Q(sync1_r[0]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \sync1_r_reg[1] 
       (.C(txusrclk2),
        .CE(1'b1),
        .CLR(AR),
        .D(sync1_r[0]),
        .Q(sync1_r[1]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \sync1_r_reg[2] 
       (.C(txusrclk2),
        .CE(1'b1),
        .CLR(AR),
        .D(sync1_r[1]),
        .Q(sync1_r[2]));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDCE #(
    .INIT(1'b0)) 
     \sync1_r_reg[3] 
       (.C(txusrclk2),
        .CE(1'b1),
        .CLR(AR),
        .D(sync1_r[2]),
        .Q(sync1_r[3]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_gtwizard_10gbaser_GT" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_gtwizard_10gbaser_GT
   (drp_drdy_o,
    txn,
    txp,
    D,
    rxclk322,
    txclk322,
    drp_drpdo_o,
    O1,
    gt0_rxbufreset_i0,
    gt0_rxresetdone_reg0,
    gt0_txresetdone_reg0,
    dclk,
    drp_den_i,
    drp_dwe_i,
    AS,
    gt0_gttxreset_i,
    rxn,
    rxp,
    qplloutclk,
    qplloutrefclk,
    gt0_rxbufreset_i,
    SS,
    gt0_clear_rx_prbs_err_count_i,
    gt0_rxuserrdy_i,
    rxusrclk2,
    tx_disable,
    txuserrdy,
    txusrclk,
    txusrclk2,
    drp_di_i,
    loopback_ctrl,
    RXPRBSSEL,
    gt_txc,
    TXPRBSSEL,
    gt_txd,
    drp_daddr_i,
    gt0_rxresetdone_i_regrx322,
    qplllock_rxusrclk2,
    qplllock_txusrclk2,
    pcs_resetout,
    pcs_resetout_reg);
  output drp_drdy_o;
  output txn;
  output txp;
  output [3:0]D;
  output rxclk322;
  output txclk322;
  output [15:0]drp_drpdo_o;
  output [31:0]O1;
  output gt0_rxbufreset_i0;
  output gt0_rxresetdone_reg0;
  output gt0_txresetdone_reg0;
  input dclk;
  input drp_den_i;
  input drp_dwe_i;
  input [0:0]AS;
  input gt0_gttxreset_i;
  input rxn;
  input rxp;
  input qplloutclk;
  input qplloutrefclk;
  input gt0_rxbufreset_i;
  input [0:0]SS;
  input gt0_clear_rx_prbs_err_count_i;
  input gt0_rxuserrdy_i;
  input rxusrclk2;
  input tx_disable;
  input txuserrdy;
  input txusrclk;
  input txusrclk2;
  input [15:0]drp_di_i;
  input [2:0]loopback_ctrl;
  input [0:0]RXPRBSSEL;
  input [7:0]gt_txc;
  input [0:0]TXPRBSSEL;
  input [31:0]gt_txd;
  input [8:0]drp_daddr_i;
  input gt0_rxresetdone_i_regrx322;
  input qplllock_rxusrclk2;
  input qplllock_txusrclk2;
  input pcs_resetout;
  input pcs_resetout_reg;

  wire [0:0]AS;
  wire [3:0]D;
  wire [31:0]O1;
  wire [0:0]RXPRBSSEL;
  wire [0:0]SS;
  wire [0:0]TXPRBSSEL;
  wire dclk;
  wire [8:0]drp_daddr_i;
  wire drp_den_i;
  wire [15:0]drp_di_i;
  wire drp_drdy_o;
  wire [15:0]drp_drpdo_o;
  wire drp_dwe_i;
  wire gt0_clear_rx_prbs_err_count_i;
  wire gt0_gttxreset_i;
  wire gt0_rxbufreset_i;
  wire gt0_rxbufreset_i0;
  wire gt0_rxresetdone_i;
  wire gt0_rxresetdone_i_regrx322;
  wire gt0_rxresetdone_reg0;
  wire gt0_rxuserrdy_i;
  wire gt0_txresetdone_i;
  wire gt0_txresetdone_reg0;
  wire [7:0]gt_txc;
  wire [31:0]gt_txd;
  wire [2:0]loopback_ctrl;
  wire n_0_gtxe2_i_i_3;
  wire n_177_gtxe2_i;
  wire n_178_gtxe2_i;
  wire n_179_gtxe2_i;
  wire n_180_gtxe2_i;
  wire n_181_gtxe2_i;
  wire n_182_gtxe2_i;
  wire n_183_gtxe2_i;
  wire n_184_gtxe2_i;
  wire n_27_gtxe2_i;
  wire n_38_gtxe2_i;
  wire n_39_gtxe2_i;
  wire n_4_gtxe2_i;
  wire n_80_gtxe2_i;
  wire n_81_gtxe2_i;
  wire n_82_gtxe2_i;
  wire n_83_gtxe2_i;
  wire n_84_gtxe2_i;
  wire pcs_resetout;
  wire pcs_resetout_reg;
  wire qplllock_rxusrclk2;
  wire qplllock_txusrclk2;
  wire qplloutclk;
  wire qplloutrefclk;
  wire rxclk322;
  wire rxn;
  wire rxp;
  wire rxusrclk2;
  wire tx_disable;
  wire txclk322;
  wire txn;
  wire txp;
  wire txuserrdy;
  wire txusrclk;
  wire txusrclk2;
  wire NLW_gtxe2_i_CPLLFBCLKLOST_UNCONNECTED;
  wire NLW_gtxe2_i_CPLLLOCK_UNCONNECTED;
  wire NLW_gtxe2_i_CPLLREFCLKLOST_UNCONNECTED;
  wire NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED;
  wire NLW_gtxe2_i_PHYSTATUS_UNCONNECTED;
  wire NLW_gtxe2_i_RXBYTEISALIGNED_UNCONNECTED;
  wire NLW_gtxe2_i_RXBYTEREALIGN_UNCONNECTED;
  wire NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED;
  wire NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED;
  wire NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED;
  wire NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED;
  wire NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED;
  wire NLW_gtxe2_i_RXCOMMADET_UNCONNECTED;
  wire NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED;
  wire NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED;
  wire NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gtxe2_i_RXELECIDLE_UNCONNECTED;
  wire NLW_gtxe2_i_RXOUTCLKFABRIC_UNCONNECTED;
  wire NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED;
  wire NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED;
  wire NLW_gtxe2_i_RXQPISENN_UNCONNECTED;
  wire NLW_gtxe2_i_RXQPISENP_UNCONNECTED;
  wire NLW_gtxe2_i_RXRATEDONE_UNCONNECTED;
  wire NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED;
  wire NLW_gtxe2_i_RXVALID_UNCONNECTED;
  wire NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED;
  wire NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED;
  wire NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED;
  wire NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED;
  wire NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED;
  wire NLW_gtxe2_i_TXQPISENN_UNCONNECTED;
  wire NLW_gtxe2_i_TXQPISENP_UNCONNECTED;
  wire NLW_gtxe2_i_TXRATEDONE_UNCONNECTED;
  wire [15:0]NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED;
  wire [7:0]NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED;
  wire [7:0]NLW_gtxe2_i_RXCHARISK_UNCONNECTED;
  wire [4:0]NLW_gtxe2_i_RXCHBONDO_UNCONNECTED;
  wire [1:0]NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED;
  wire [63:32]NLW_gtxe2_i_RXDATA_UNCONNECTED;
  wire [7:0]NLW_gtxe2_i_RXDISPERR_UNCONNECTED;
  wire [2:2]NLW_gtxe2_i_RXHEADER_UNCONNECTED;
  wire [6:0]NLW_gtxe2_i_RXMONITOROUT_UNCONNECTED;
  wire [7:0]NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED;
  wire [4:0]NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED;
  wire [4:0]NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED;
  wire [2:0]NLW_gtxe2_i_RXSTATUS_UNCONNECTED;
  wire [9:0]NLW_gtxe2_i_TSTOUT_UNCONNECTED;

LUT2 #(
    .INIT(4'h8)) 
     gt0_rxbufreset_i_i_1
       (.I0(n_82_gtxe2_i),
        .I1(gt0_rxresetdone_i_regrx322),
        .O(gt0_rxbufreset_i0));
LUT2 #(
    .INIT(4'h8)) 
     gt0_rxresetdone_reg_i_1
       (.I0(gt0_rxresetdone_i),
        .I1(qplllock_rxusrclk2),
        .O(gt0_rxresetdone_reg0));
LUT2 #(
    .INIT(4'h8)) 
     gt0_txresetdone_reg_i_1
       (.I0(gt0_txresetdone_i),
        .I1(qplllock_txusrclk2),
        .O(gt0_txresetdone_reg0));
(* BOX_TYPE = "PRIMITIVE" *) 
   GTXE2_CHANNEL #(
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0001111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(19),
    .CLK_COR_MIN_LAT(15),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG(24'hBC07DC),
    .CPLL_FBDIV(4),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG(24'h00001E),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DMONITOR_CFG(24'h000A00),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("TRUE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER(80'h00000000000000000000),
    .ES_QUAL_MASK(80'h00000000000000000000),
    .ES_SDATA_MASK(80'h00000000000000000000),
    .ES_VERT_OFFSET(9'b000000000),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(3'b001),
    .IS_CPLLLOCKDETCLK_INVERTED(1'b0),
    .IS_DRPCLK_INVERTED(1'b0),
    .IS_GTGREFCLK_INVERTED(1'b0),
    .IS_RXUSRCLK2_INVERTED(1'b0),
    .IS_RXUSRCLK_INVERTED(1'b0),
    .IS_TXPHDLYTSTCLK_INVERTED(1'b0),
    .IS_TXUSRCLK2_INVERTED(1'b0),
    .IS_TXUSRCLK_INVERTED(1'b0),
    .OUTREFCLK_SEL_INV(2'b11),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD_ATTR(48'h000000000000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PMA_RSV(32'h001E7080),
    .PMA_RSV2(16'h2050),
    .PMA_RSV3(2'b00),
    .PMA_RSV4(32'h00000000),
    .RXBUFRESET_TIME(5'b00001),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(4),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG(72'h0B000023FF10400020),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG(6'b010101),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(9'h030),
    .RXDLY_TAP_CFG(16'h0000),
    .RXGEARBOX_EN("TRUE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_HF_CFG(14'b00000011110000),
    .RXLPM_LF_CFG(14'b00000011110000),
    .RXOOB_CFG(7'b0000110),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00001),
    .RXPHDLY_CFG(24'h084020),
    .RXPH_CFG(24'h000000),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RX_BIAS_CFG(12'b000000000100),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CLK25_DIV(7),
    .RX_CLKMUX_PD(1'b1),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(3'b010),
    .RX_DATA_WIDTH(32),
    .RX_DDI_SEL(6'b000000),
    .RX_DEBUG_CFG(12'b000000000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFE_GAIN_CFG(23'h020FEA),
    .RX_DFE_H2_CFG(12'b000000000000),
    .RX_DFE_H3_CFG(12'b000001000000),
    .RX_DFE_H4_CFG(11'b00011110000),
    .RX_DFE_H5_CFG(11'b00011100000),
    .RX_DFE_KL_CFG(13'b0000011111110),
    .RX_DFE_KL_CFG2(32'h301148AC),
    .RX_DFE_LPM_CFG(16'h0954),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DFE_UT_CFG(17'b10001111000000000),
    .RX_DFE_VP_CFG(17'b00011111100000011),
    .RX_DFE_XYD_CFG(13'b0000000000000),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_INT_DATAWIDTH(1),
    .RX_OS_CFG(13'b0000010000000),
    .RX_SIG_VALID_DLY(10),
    .RX_XCLK_SEL("RXREC"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_CPLLREFCLK_SEL(3'b001),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("X"),
    .SIM_VERSION("4.0"),
    .TERM_RCAL_CFG(5'b10000),
    .TERM_RCAL_OVRD(1'b0),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV(32'h00000000),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h001F),
    .TXDLY_LCFG(9'h030),
    .TXDLY_TAP_CFG(16'h0000),
    .TXGEARBOX_EN("TRUE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00001),
    .TXPHDLY_CFG(24'h084020),
    .TXPH_CFG(16'h0780),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPMARESET_TIME(5'b00001),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_PD(1'b1),
    .TX_DATA_WIDTH(32),
    .TX_DEEMPH0(5'b00000),
    .TX_DEEMPH1(5'b00000),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b110),
    .TX_EIDLE_DEASSERT_DELAY(3'b100),
    .TX_INT_DATAWIDTH(1),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001110),
    .TX_MARGIN_FULL_1(7'b1001001),
    .TX_MARGIN_FULL_2(7'b1000101),
    .TX_MARGIN_FULL_3(7'b1000010),
    .TX_MARGIN_FULL_4(7'b1000000),
    .TX_MARGIN_LOW_0(7'b1000110),
    .TX_MARGIN_LOW_1(7'b1000100),
    .TX_MARGIN_LOW_2(7'b1000010),
    .TX_MARGIN_LOW_3(7'b1000000),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PREDRIVER_MODE(1'b0),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h1832),
    .TX_RXDETECT_REF(3'b100),
    .TX_XCLK_SEL("TXOUT"),
    .UCODEER_CLR(1'b0)) 
     gtxe2_i
       (.CFGRESET(1'b0),
        .CLKRSVD({1'b0,1'b0,1'b0,1'b0}),
        .CPLLFBCLKLOST(NLW_gtxe2_i_CPLLFBCLKLOST_UNCONNECTED),
        .CPLLLOCK(NLW_gtxe2_i_CPLLLOCK_UNCONNECTED),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(1'b1),
        .CPLLREFCLKLOST(NLW_gtxe2_i_CPLLREFCLKLOST_UNCONNECTED),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(1'b0),
        .DMONITOROUT({n_177_gtxe2_i,n_178_gtxe2_i,n_179_gtxe2_i,n_180_gtxe2_i,n_181_gtxe2_i,n_182_gtxe2_i,n_183_gtxe2_i,n_184_gtxe2_i}),
        .DRPADDR(drp_daddr_i),
        .DRPCLK(dclk),
        .DRPDI(drp_di_i),
        .DRPDO(drp_drpdo_o),
        .DRPEN(drp_den_i),
        .DRPRDY(drp_drdy_o),
        .DRPWE(drp_dwe_i),
        .EYESCANDATAERROR(n_4_gtxe2_i),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTREFCLK0(1'b0),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(AS),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(gt0_gttxreset_i),
        .GTXRXN(rxn),
        .GTXRXP(rxp),
        .GTXTXN(txn),
        .GTXTXP(txp),
        .LOOPBACK(loopback_ctrl),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT(NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED[15:0]),
        .PHYSTATUS(NLW_gtxe2_i_PHYSTATUS_UNCONNECTED),
        .PMARSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLCLK(qplloutclk),
        .QPLLREFCLK(qplloutrefclk),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b0),
        .RXBUFRESET(gt0_rxbufreset_i),
        .RXBUFSTATUS({n_82_gtxe2_i,n_83_gtxe2_i,n_84_gtxe2_i}),
        .RXBYTEISALIGNED(NLW_gtxe2_i_RXBYTEISALIGNED_UNCONNECTED),
        .RXBYTEREALIGN(NLW_gtxe2_i_RXBYTEREALIGN_UNCONNECTED),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED),
        .RXCDROVRDEN(1'b0),
        .RXCDRRESET(1'b0),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED),
        .RXCHANISALIGNED(NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED),
        .RXCHANREALIGN(NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED),
        .RXCHARISCOMMA(NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED[7:0]),
        .RXCHARISK(NLW_gtxe2_i_RXCHARISK_UNCONNECTED[7:0]),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO(NLW_gtxe2_i_RXCHBONDO_UNCONNECTED[4:0]),
        .RXCHBONDSLAVE(1'b0),
        .RXCLKCORCNT(NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED[1:0]),
        .RXCOMINITDET(NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED),
        .RXCOMMADET(NLW_gtxe2_i_RXCOMMADET_UNCONNECTED),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED),
        .RXCOMWAKEDET(NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED),
        .RXDATA({NLW_gtxe2_i_RXDATA_UNCONNECTED[63:32],O1[0],O1[1],O1[2],O1[3],O1[4],O1[5],O1[6],O1[7],O1[8],O1[9],O1[10],O1[11],O1[12],O1[13],O1[14],O1[15],O1[16],O1[17],O1[18],O1[19],O1[20],O1[21],O1[22],O1[23],O1[24],O1[25],O1[26],O1[27],O1[28],O1[29],O1[30],O1[31]}),
        .RXDATAVALID(D[2]),
        .RXDDIEN(1'b0),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECM1EN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b1),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEVSEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDFEXYDHOLD(1'b0),
        .RXDFEXYDOVRDEN(1'b0),
        .RXDISPERR(NLW_gtxe2_i_RXDISPERR_UNCONNECTED[7:0]),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED),
        .RXELECIDLE(NLW_gtxe2_i_RXELECIDLE_UNCONNECTED),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXGEARBOXSLIP(SS),
        .RXHEADER({NLW_gtxe2_i_RXHEADER_UNCONNECTED[2],D[0],D[1]}),
        .RXHEADERVALID(D[3]),
        .RXLPMEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT(NLW_gtxe2_i_RXMONITOROUT_UNCONNECTED[6:0]),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXNOTINTABLE(NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED[7:0]),
        .RXOOBRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(rxclk322),
        .RXOUTCLKFABRIC(NLW_gtxe2_i_RXOUTCLKFABRIC_UNCONNECTED),
        .RXOUTCLKPCS(NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(n_0_gtxe2_i_i_3),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED),
        .RXPHALIGNEN(1'b0),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHMONITOR(NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED[4:0]),
        .RXPHOVRDEN(1'b0),
        .RXPHSLIPMONITOR(NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED[4:0]),
        .RXPMARESET(1'b0),
        .RXPOLARITY(1'b0),
        .RXPRBSCNTRESET(gt0_clear_rx_prbs_err_count_i),
        .RXPRBSERR(n_27_gtxe2_i),
        .RXPRBSSEL({RXPRBSSEL,1'b0,1'b0}),
        .RXQPIEN(1'b0),
        .RXQPISENN(NLW_gtxe2_i_RXQPISENN_UNCONNECTED),
        .RXQPISENP(NLW_gtxe2_i_RXQPISENP_UNCONNECTED),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(NLW_gtxe2_i_RXRATEDONE_UNCONNECTED),
        .RXRESETDONE(gt0_rxresetdone_i),
        .RXSLIDE(1'b0),
        .RXSTARTOFSEQ(NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED),
        .RXSTATUS(NLW_gtxe2_i_RXSTATUS_UNCONNECTED[2:0]),
        .RXSYSCLKSEL({1'b1,1'b1}),
        .RXUSERRDY(gt0_rxuserrdy_i),
        .RXUSRCLK(rxusrclk2),
        .RXUSRCLK2(rxusrclk2),
        .RXVALID(NLW_gtxe2_i_RXVALID_UNCONNECTED),
        .SETERRSTATUS(1'b0),
        .TSTIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .TSTOUT(NLW_gtxe2_i_TSTOUT_UNCONNECTED[9:0]),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFDIFFCTRL({1'b1,1'b0,1'b0}),
        .TXBUFSTATUS({n_80_gtxe2_i,n_81_gtxe2_i}),
        .TXCHARDISPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARDISPVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCHARISK({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXCOMFINISH(NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gt_txd[0],gt_txd[1],gt_txd[2],gt_txd[3],gt_txd[4],gt_txd[5],gt_txd[6],gt_txd[7],gt_txd[8],gt_txd[9],gt_txd[10],gt_txd[11],gt_txd[12],gt_txd[13],gt_txd[14],gt_txd[15],gt_txd[16],gt_txd[17],gt_txd[18],gt_txd[19],gt_txd[20],gt_txd[21],gt_txd[22],gt_txd[23],gt_txd[24],gt_txd[25],gt_txd[26],gt_txd[27],gt_txd[28],gt_txd[29],gt_txd[30],gt_txd[31]}),
        .TXDEEMPH(1'b0),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b1,1'b1,1'b1,1'b0}),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXGEARBOXREADY(NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED),
        .TXHEADER({1'b0,gt_txc[0],gt_txc[1]}),
        .TXINHIBIT(tx_disable),
        .TXMAINCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXOUTCLK(txclk322),
        .TXOUTCLKFABRIC(n_38_gtxe2_i),
        .TXOUTCLKPCS(n_39_gtxe2_i),
        .TXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .TXPCSRESET(n_0_gtxe2_i_i_3),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED),
        .TXPHOVRDEN(1'b0),
        .TXPISOPD(1'b0),
        .TXPMARESET(1'b0),
//        .TXPOLARITY(1'b0),
        .TXPOLARITY(1'b1),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({TXPRBSSEL,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSORINV(1'b0),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(NLW_gtxe2_i_TXQPISENN_UNCONNECTED),
        .TXQPISENP(NLW_gtxe2_i_TXQPISENP_UNCONNECTED),
        .TXQPISTRONGPDOWN(1'b0),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE({1'b0,1'b0,1'b0}),
        .TXRATEDONE(NLW_gtxe2_i_TXRATEDONE_UNCONNECTED),
        .TXRESETDONE(gt0_txresetdone_i),
        .TXSEQUENCE({1'b0,gt_txc[7:2]}),
        .TXSTARTSEQ(1'b0),
        .TXSWING(1'b0),
        .TXSYSCLKSEL({1'b1,1'b1}),
        .TXUSERRDY(txuserrdy),
        .TXUSRCLK(txusrclk),
        .TXUSRCLK2(txusrclk2));
LUT2 #(
    .INIT(4'h2)) 
     gtxe2_i_i_3
       (.I0(pcs_resetout),
        .I1(pcs_resetout_reg),
        .O(n_0_gtxe2_i_i_3));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_gtwizard_10gbaser_multi_GT" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_gtwizard_10gbaser_multi_GT
   (drp_drdy_o,
    txn,
    txp,
    D,
    rxclk322,
    txclk322,
    drp_drpdo_o,
    O1,
    gt0_rxbufreset_i0,
    gt0_rxresetdone_reg0,
    gt0_txresetdone_reg0,
    dclk,
    drp_den_i,
    drp_dwe_i,
    AS,
    gt0_gttxreset_i,
    rxn,
    rxp,
    qplloutclk,
    qplloutrefclk,
    gt0_rxbufreset_i,
    SS,
    gt0_clear_rx_prbs_err_count_i,
    gt0_rxuserrdy_i,
    rxusrclk2,
    tx_disable,
    txuserrdy,
    txusrclk,
    txusrclk2,
    drp_di_i,
    loopback_ctrl,
    RXPRBSSEL,
    gt_txc,
    TXPRBSSEL,
    gt_txd,
    drp_daddr_i,
    gt0_rxresetdone_i_regrx322,
    qplllock_rxusrclk2,
    qplllock_txusrclk2,
    pcs_resetout,
    pcs_resetout_reg);
  output drp_drdy_o;
  output txn;
  output txp;
  output [3:0]D;
  output rxclk322;
  output txclk322;
  output [15:0]drp_drpdo_o;
  output [31:0]O1;
  output gt0_rxbufreset_i0;
  output gt0_rxresetdone_reg0;
  output gt0_txresetdone_reg0;
  input dclk;
  input drp_den_i;
  input drp_dwe_i;
  input [0:0]AS;
  input gt0_gttxreset_i;
  input rxn;
  input rxp;
  input qplloutclk;
  input qplloutrefclk;
  input gt0_rxbufreset_i;
  input [0:0]SS;
  input gt0_clear_rx_prbs_err_count_i;
  input gt0_rxuserrdy_i;
  input rxusrclk2;
  input tx_disable;
  input txuserrdy;
  input txusrclk;
  input txusrclk2;
  input [15:0]drp_di_i;
  input [2:0]loopback_ctrl;
  input [0:0]RXPRBSSEL;
  input [7:0]gt_txc;
  input [0:0]TXPRBSSEL;
  input [31:0]gt_txd;
  input [8:0]drp_daddr_i;
  input gt0_rxresetdone_i_regrx322;
  input qplllock_rxusrclk2;
  input qplllock_txusrclk2;
  input pcs_resetout;
  input pcs_resetout_reg;

  wire [0:0]AS;
  wire [3:0]D;
  wire [31:0]O1;
  wire [0:0]RXPRBSSEL;
  wire [0:0]SS;
  wire [0:0]TXPRBSSEL;
  wire dclk;
  wire [8:0]drp_daddr_i;
  wire drp_den_i;
  wire [15:0]drp_di_i;
  wire drp_drdy_o;
  wire [15:0]drp_drpdo_o;
  wire drp_dwe_i;
  wire gt0_clear_rx_prbs_err_count_i;
  wire gt0_gttxreset_i;
  wire gt0_rxbufreset_i;
  wire gt0_rxbufreset_i0;
  wire gt0_rxresetdone_i_regrx322;
  wire gt0_rxresetdone_reg0;
  wire gt0_rxuserrdy_i;
  wire gt0_txresetdone_reg0;
  wire [7:0]gt_txc;
  wire [31:0]gt_txd;
  wire [2:0]loopback_ctrl;
  wire pcs_resetout;
  wire pcs_resetout_reg;
  wire qplllock_rxusrclk2;
  wire qplllock_txusrclk2;
  wire qplloutclk;
  wire qplloutrefclk;
  wire rxclk322;
  wire rxn;
  wire rxp;
  wire rxusrclk2;
  wire tx_disable;
  wire txclk322;
  wire txn;
  wire txp;
  wire txuserrdy;
  wire txusrclk;
  wire txusrclk2;

ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_gtwizard_10gbaser_GT gt0_gtwizard_10gbaser_i
       (.AS(AS),
        .D(D),
        .O1(O1),
        .RXPRBSSEL(RXPRBSSEL),
        .SS(SS),
        .TXPRBSSEL(TXPRBSSEL),
        .dclk(dclk),
        .drp_daddr_i(drp_daddr_i),
        .drp_den_i(drp_den_i),
        .drp_di_i(drp_di_i),
        .drp_drdy_o(drp_drdy_o),
        .drp_drpdo_o(drp_drpdo_o),
        .drp_dwe_i(drp_dwe_i),
        .gt0_clear_rx_prbs_err_count_i(gt0_clear_rx_prbs_err_count_i),
        .gt0_gttxreset_i(gt0_gttxreset_i),
        .gt0_rxbufreset_i(gt0_rxbufreset_i),
        .gt0_rxbufreset_i0(gt0_rxbufreset_i0),
        .gt0_rxresetdone_i_regrx322(gt0_rxresetdone_i_regrx322),
        .gt0_rxresetdone_reg0(gt0_rxresetdone_reg0),
        .gt0_rxuserrdy_i(gt0_rxuserrdy_i),
        .gt0_txresetdone_reg0(gt0_txresetdone_reg0),
        .gt_txc(gt_txc),
        .gt_txd(gt_txd),
        .loopback_ctrl(loopback_ctrl),
        .pcs_resetout(pcs_resetout),
        .pcs_resetout_reg(pcs_resetout_reg),
        .qplllock_rxusrclk2(qplllock_rxusrclk2),
        .qplllock_txusrclk2(qplllock_txusrclk2),
        .qplloutclk(qplloutclk),
        .qplloutrefclk(qplloutrefclk),
        .rxclk322(rxclk322),
        .rxn(rxn),
        .rxp(rxp),
        .rxusrclk2(rxusrclk2),
        .tx_disable(tx_disable),
        .txclk322(txclk322),
        .txn(txn),
        .txp(txp),
        .txuserrdy(txuserrdy),
        .txusrclk(txusrclk),
        .txusrclk2(txusrclk2));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_local_clock_and_reset" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_local_clock_and_reset
   (rxusrclk2,
    clk156_areset,
    AS,
    txreset322,
    dclk_reset,
    rxreset322,
    areset_rxusrclk2,
    pma_resetout_rising_rxusrclk2,
    O1,
    O2,
    gt0_rxuserrdy_i,
    rxclk322,
    sim_speedup_control,
    clk156,
    dclk,
    txusrclk,
    signal_detect,
    qplllock_rxusrclk2,
    tx_resetdone,
    pma_resetout,
    pma_resetout_reg,
    out,
    areset,
    I1,
    rx_resetdone,
    I2);
  output rxusrclk2;
  output clk156_areset;
  output [0:0]AS;
  output txreset322;
  output dclk_reset;
  output rxreset322;
  output areset_rxusrclk2;
  output pma_resetout_rising_rxusrclk2;
  output [0:0]O1;
  output O2;
  output gt0_rxuserrdy_i;
  input rxclk322;
  input sim_speedup_control;
  input clk156;
  input dclk;
  input txusrclk;
  input signal_detect;
  input qplllock_rxusrclk2;
  input tx_resetdone;
  input pma_resetout;
  input pma_resetout_reg;
  input [23:0]out;
  input areset;
  input [0:0]I1;
  input rx_resetdone;
  input [0:0]I2;

  wire [0:0]AS;
  wire [0:0]I1;
  wire [0:0]I2;
  wire [0:0]O1;
  wire O2;
  wire areset;
  wire areset_rxusrclk2;
  wire clk156;
  wire clk156_areset;
  wire dclk;
  wire dclk_areset;
  wire dclk_reset;
  wire dclk_reset_rx_tmp;
  wire gt0_rxuserrdy_i;
  wire gtrxreset_rxusrclk2;
  wire n_0_clk156_reset_rx_sync_i;
  wire \n_0_rxuserrdy_counter[0]_i_4 ;
  wire \n_0_rxuserrdy_counter_reg[0]_i_3 ;
  wire \n_0_rxuserrdy_counter_reg[10]_i_1 ;
  wire \n_0_rxuserrdy_counter_reg[10]_i_2 ;
  wire \n_0_rxuserrdy_counter_reg[11]_i_1 ;
  wire \n_0_rxuserrdy_counter_reg[11]_i_2 ;
  wire \n_0_rxuserrdy_counter_reg[12]_i_1 ;
  wire \n_0_rxuserrdy_counter_reg[12]_i_2 ;
  wire \n_0_rxuserrdy_counter_reg[13]_i_1 ;
  wire \n_0_rxuserrdy_counter_reg[13]_i_2 ;
  wire \n_0_rxuserrdy_counter_reg[14]_i_1 ;
  wire \n_0_rxuserrdy_counter_reg[14]_i_2 ;
  wire \n_0_rxuserrdy_counter_reg[15]_i_1 ;
  wire \n_0_rxuserrdy_counter_reg[15]_i_2 ;
  wire \n_0_rxuserrdy_counter_reg[16]_i_1 ;
  wire \n_0_rxuserrdy_counter_reg[16]_i_2 ;
  wire \n_0_rxuserrdy_counter_reg[17]_i_1 ;
  wire \n_0_rxuserrdy_counter_reg[17]_i_2 ;
  wire \n_0_rxuserrdy_counter_reg[18]_i_1 ;
  wire \n_0_rxuserrdy_counter_reg[18]_i_2 ;
  wire \n_0_rxuserrdy_counter_reg[19]_i_1 ;
  wire \n_0_rxuserrdy_counter_reg[19]_i_2 ;
  wire \n_0_rxuserrdy_counter_reg[1]_i_1 ;
  wire \n_0_rxuserrdy_counter_reg[1]_i_2 ;
  wire \n_0_rxuserrdy_counter_reg[20]_i_1 ;
  wire \n_0_rxuserrdy_counter_reg[20]_i_2 ;
  wire \n_0_rxuserrdy_counter_reg[21]_i_1 ;
  wire \n_0_rxuserrdy_counter_reg[21]_i_2 ;
  wire \n_0_rxuserrdy_counter_reg[22]_i_1 ;
  wire \n_0_rxuserrdy_counter_reg[22]_i_2 ;
  wire \n_0_rxuserrdy_counter_reg[23]_i_1 ;
  wire \n_0_rxuserrdy_counter_reg[2]_i_1 ;
  wire \n_0_rxuserrdy_counter_reg[2]_i_2 ;
  wire \n_0_rxuserrdy_counter_reg[3]_i_1 ;
  wire \n_0_rxuserrdy_counter_reg[3]_i_2 ;
  wire \n_0_rxuserrdy_counter_reg[4]_i_1 ;
  wire \n_0_rxuserrdy_counter_reg[4]_i_2 ;
  wire \n_0_rxuserrdy_counter_reg[5]_i_1 ;
  wire \n_0_rxuserrdy_counter_reg[5]_i_2 ;
  wire \n_0_rxuserrdy_counter_reg[6]_i_1 ;
  wire \n_0_rxuserrdy_counter_reg[6]_i_2 ;
  wire \n_0_rxuserrdy_counter_reg[7]_i_1 ;
  wire \n_0_rxuserrdy_counter_reg[7]_i_2 ;
  wire \n_0_rxuserrdy_counter_reg[8]_i_1 ;
  wire \n_0_rxuserrdy_counter_reg[8]_i_2 ;
  wire \n_0_rxuserrdy_counter_reg[9]_i_1 ;
  wire \n_0_rxuserrdy_counter_reg[9]_i_2 ;
  wire n_0_rxuserrdy_i_1;
  wire n_0_rxuserrdy_i_4;
  wire n_0_sim_speedup_controller_inst;
  wire n_1_clk156_areset_sync_i;
  wire n_1_gtrxreset_rxusrclk2_sync_i;
  wire [23:0]out;
  wire pma_resetout;
  wire pma_resetout_reg;
  wire pma_resetout_rising_rxusrclk2;
  wire qplllock_rxusrclk2;
  wire rx_resetdone;
  wire rxclk322;
  wire rxreset322;
  wire [23:0]rxuserrdy_counter_reg;
  wire rxusrclk2;
  wire sel;
  wire signal_detect;
  wire sim_speedup_control;
  wire tx_resetdone;
  wire txreset322;
  wire txusrclk;
  wire [3:2]\NLW_rxuserrdy_counter_reg[21]_i_2_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_rxuserrdy_counter_reg[21]_i_2_CARRY4_DI_UNCONNECTED ;

ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_4 areset_rxusrclk2_sync_i
       (.I1(rxusrclk2),
        .areset(areset),
        .areset_rxusrclk2(areset_rxusrclk2));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_5 clk156_areset_sync_i
       (.AS(n_1_clk156_areset_sync_i),
        .areset(areset),
        .clk156(clk156),
        .clk156_areset(clk156_areset),
        .tx_resetdone(tx_resetdone));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_6 clk156_reset_rx_sync_i
       (.AS(n_0_clk156_reset_rx_sync_i),
        .I1(I1),
        .clk156(clk156));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_7 clk156_reset_tx_sync_i
       (.AS(AS),
        .I1(n_1_clk156_areset_sync_i),
        .clk156(clk156));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_8 dclk_areset_sync_i
       (.areset(areset),
        .dclk(dclk),
        .dclk_areset(dclk_areset));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_9 dclk_reset_rx_sync_i
       (.AS(dclk_reset_rx_tmp),
        .dclk(dclk),
        .dclk_reset(dclk_reset));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_10 gtrxreset_rxusrclk2_sync_i
       (.I1(rxusrclk2),
        .I2(I2),
        .O2(O2),
        .clear(n_1_gtrxreset_rxusrclk2_sync_i),
        .gtrxreset_rxusrclk2(gtrxreset_rxusrclk2),
        .out(out),
        .qplllock_rxusrclk2(qplllock_rxusrclk2));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_11 pma_resetout_rising_rxusrclk2_sync_i
       (.AS(O1),
        .I1(rxusrclk2),
        .pma_resetout(pma_resetout),
        .pma_resetout_reg(pma_resetout_reg),
        .pma_resetout_rising_rxusrclk2(pma_resetout_rising_rxusrclk2));
(* BOX_TYPE = "PRIMITIVE" *) 
   BUFH rx322clk_bufh_i
       (.I(rxclk322),
        .O(rxusrclk2));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_12 rxreset322_sync_i
       (.AS(n_0_clk156_reset_rx_sync_i),
        .I1(rxusrclk2),
        .rxreset322(rxreset322));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_13 rxresetdone_dclk_sync_i
       (.AS(dclk_reset_rx_tmp),
        .dclk(dclk),
        .dclk_areset(dclk_areset),
        .rx_resetdone(rx_resetdone),
        .signal_detect(signal_detect));
LUT1 #(
    .INIT(2'h1)) 
     \rxuserrdy_counter[0]_i_4 
       (.I0(rxuserrdy_counter_reg[0]),
        .O(\n_0_rxuserrdy_counter[0]_i_4 ));
FDRE #(
    .INIT(1'b0)) 
     \rxuserrdy_counter_reg[0] 
       (.C(rxusrclk2),
        .CE(sel),
        .D(\n_0_rxuserrdy_counter_reg[0]_i_3 ),
        .Q(rxuserrdy_counter_reg[0]),
        .R(n_1_gtrxreset_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \rxuserrdy_counter_reg[10] 
       (.C(rxusrclk2),
        .CE(sel),
        .D(\n_0_rxuserrdy_counter_reg[10]_i_1 ),
        .Q(rxuserrdy_counter_reg[10]),
        .R(n_1_gtrxreset_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \rxuserrdy_counter_reg[11] 
       (.C(rxusrclk2),
        .CE(sel),
        .D(\n_0_rxuserrdy_counter_reg[11]_i_1 ),
        .Q(rxuserrdy_counter_reg[11]),
        .R(n_1_gtrxreset_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \rxuserrdy_counter_reg[12] 
       (.C(rxusrclk2),
        .CE(sel),
        .D(\n_0_rxuserrdy_counter_reg[12]_i_1 ),
        .Q(rxuserrdy_counter_reg[12]),
        .R(n_1_gtrxreset_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \rxuserrdy_counter_reg[13] 
       (.C(rxusrclk2),
        .CE(sel),
        .D(\n_0_rxuserrdy_counter_reg[13]_i_1 ),
        .Q(rxuserrdy_counter_reg[13]),
        .R(n_1_gtrxreset_rxusrclk2_sync_i));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \rxuserrdy_counter_reg[13]_i_2_CARRY4 
       (.CI(\n_0_rxuserrdy_counter_reg[12]_i_2 ),
        .CO({\n_0_rxuserrdy_counter_reg[16]_i_2 ,\n_0_rxuserrdy_counter_reg[15]_i_2 ,\n_0_rxuserrdy_counter_reg[14]_i_2 ,\n_0_rxuserrdy_counter_reg[13]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_rxuserrdy_counter_reg[15]_i_1 ,\n_0_rxuserrdy_counter_reg[14]_i_1 ,\n_0_rxuserrdy_counter_reg[13]_i_1 ,\n_0_rxuserrdy_counter_reg[12]_i_1 }),
        .S(rxuserrdy_counter_reg[15:12]));
FDRE #(
    .INIT(1'b0)) 
     \rxuserrdy_counter_reg[14] 
       (.C(rxusrclk2),
        .CE(sel),
        .D(\n_0_rxuserrdy_counter_reg[14]_i_1 ),
        .Q(rxuserrdy_counter_reg[14]),
        .R(n_1_gtrxreset_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \rxuserrdy_counter_reg[15] 
       (.C(rxusrclk2),
        .CE(sel),
        .D(\n_0_rxuserrdy_counter_reg[15]_i_1 ),
        .Q(rxuserrdy_counter_reg[15]),
        .R(n_1_gtrxreset_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \rxuserrdy_counter_reg[16] 
       (.C(rxusrclk2),
        .CE(sel),
        .D(\n_0_rxuserrdy_counter_reg[16]_i_1 ),
        .Q(rxuserrdy_counter_reg[16]),
        .R(n_1_gtrxreset_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \rxuserrdy_counter_reg[17] 
       (.C(rxusrclk2),
        .CE(sel),
        .D(\n_0_rxuserrdy_counter_reg[17]_i_1 ),
        .Q(rxuserrdy_counter_reg[17]),
        .R(n_1_gtrxreset_rxusrclk2_sync_i));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \rxuserrdy_counter_reg[17]_i_2_CARRY4 
       (.CI(\n_0_rxuserrdy_counter_reg[16]_i_2 ),
        .CO({\n_0_rxuserrdy_counter_reg[20]_i_2 ,\n_0_rxuserrdy_counter_reg[19]_i_2 ,\n_0_rxuserrdy_counter_reg[18]_i_2 ,\n_0_rxuserrdy_counter_reg[17]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_rxuserrdy_counter_reg[19]_i_1 ,\n_0_rxuserrdy_counter_reg[18]_i_1 ,\n_0_rxuserrdy_counter_reg[17]_i_1 ,\n_0_rxuserrdy_counter_reg[16]_i_1 }),
        .S(rxuserrdy_counter_reg[19:16]));
FDRE #(
    .INIT(1'b0)) 
     \rxuserrdy_counter_reg[18] 
       (.C(rxusrclk2),
        .CE(sel),
        .D(\n_0_rxuserrdy_counter_reg[18]_i_1 ),
        .Q(rxuserrdy_counter_reg[18]),
        .R(n_1_gtrxreset_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \rxuserrdy_counter_reg[19] 
       (.C(rxusrclk2),
        .CE(sel),
        .D(\n_0_rxuserrdy_counter_reg[19]_i_1 ),
        .Q(rxuserrdy_counter_reg[19]),
        .R(n_1_gtrxreset_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \rxuserrdy_counter_reg[1] 
       (.C(rxusrclk2),
        .CE(sel),
        .D(\n_0_rxuserrdy_counter_reg[1]_i_1 ),
        .Q(rxuserrdy_counter_reg[1]),
        .R(n_1_gtrxreset_rxusrclk2_sync_i));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \rxuserrdy_counter_reg[1]_i_2_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_rxuserrdy_counter_reg[4]_i_2 ,\n_0_rxuserrdy_counter_reg[3]_i_2 ,\n_0_rxuserrdy_counter_reg[2]_i_2 ,\n_0_rxuserrdy_counter_reg[1]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_0_rxuserrdy_counter_reg[3]_i_1 ,\n_0_rxuserrdy_counter_reg[2]_i_1 ,\n_0_rxuserrdy_counter_reg[1]_i_1 ,\n_0_rxuserrdy_counter_reg[0]_i_3 }),
        .S({rxuserrdy_counter_reg[3:1],\n_0_rxuserrdy_counter[0]_i_4 }));
FDRE #(
    .INIT(1'b0)) 
     \rxuserrdy_counter_reg[20] 
       (.C(rxusrclk2),
        .CE(sel),
        .D(\n_0_rxuserrdy_counter_reg[20]_i_1 ),
        .Q(rxuserrdy_counter_reg[20]),
        .R(n_1_gtrxreset_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \rxuserrdy_counter_reg[21] 
       (.C(rxusrclk2),
        .CE(sel),
        .D(\n_0_rxuserrdy_counter_reg[21]_i_1 ),
        .Q(rxuserrdy_counter_reg[21]),
        .R(n_1_gtrxreset_rxusrclk2_sync_i));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \rxuserrdy_counter_reg[21]_i_2_CARRY4 
       (.CI(\n_0_rxuserrdy_counter_reg[20]_i_2 ),
        .CO({\NLW_rxuserrdy_counter_reg[21]_i_2_CARRY4_CO_UNCONNECTED [3:2],\n_0_rxuserrdy_counter_reg[22]_i_2 ,\n_0_rxuserrdy_counter_reg[21]_i_2 }),
        .CYINIT(1'b0),
        .DI({\NLW_rxuserrdy_counter_reg[21]_i_2_CARRY4_DI_UNCONNECTED [3],1'b0,1'b0,1'b0}),
        .O({\n_0_rxuserrdy_counter_reg[23]_i_1 ,\n_0_rxuserrdy_counter_reg[22]_i_1 ,\n_0_rxuserrdy_counter_reg[21]_i_1 ,\n_0_rxuserrdy_counter_reg[20]_i_1 }),
        .S(rxuserrdy_counter_reg[23:20]));
FDRE #(
    .INIT(1'b0)) 
     \rxuserrdy_counter_reg[22] 
       (.C(rxusrclk2),
        .CE(sel),
        .D(\n_0_rxuserrdy_counter_reg[22]_i_1 ),
        .Q(rxuserrdy_counter_reg[22]),
        .R(n_1_gtrxreset_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \rxuserrdy_counter_reg[23] 
       (.C(rxusrclk2),
        .CE(sel),
        .D(\n_0_rxuserrdy_counter_reg[23]_i_1 ),
        .Q(rxuserrdy_counter_reg[23]),
        .R(n_1_gtrxreset_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \rxuserrdy_counter_reg[2] 
       (.C(rxusrclk2),
        .CE(sel),
        .D(\n_0_rxuserrdy_counter_reg[2]_i_1 ),
        .Q(rxuserrdy_counter_reg[2]),
        .R(n_1_gtrxreset_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \rxuserrdy_counter_reg[3] 
       (.C(rxusrclk2),
        .CE(sel),
        .D(\n_0_rxuserrdy_counter_reg[3]_i_1 ),
        .Q(rxuserrdy_counter_reg[3]),
        .R(n_1_gtrxreset_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \rxuserrdy_counter_reg[4] 
       (.C(rxusrclk2),
        .CE(sel),
        .D(\n_0_rxuserrdy_counter_reg[4]_i_1 ),
        .Q(rxuserrdy_counter_reg[4]),
        .R(n_1_gtrxreset_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \rxuserrdy_counter_reg[5] 
       (.C(rxusrclk2),
        .CE(sel),
        .D(\n_0_rxuserrdy_counter_reg[5]_i_1 ),
        .Q(rxuserrdy_counter_reg[5]),
        .R(n_1_gtrxreset_rxusrclk2_sync_i));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \rxuserrdy_counter_reg[5]_i_2_CARRY4 
       (.CI(\n_0_rxuserrdy_counter_reg[4]_i_2 ),
        .CO({\n_0_rxuserrdy_counter_reg[8]_i_2 ,\n_0_rxuserrdy_counter_reg[7]_i_2 ,\n_0_rxuserrdy_counter_reg[6]_i_2 ,\n_0_rxuserrdy_counter_reg[5]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_rxuserrdy_counter_reg[7]_i_1 ,\n_0_rxuserrdy_counter_reg[6]_i_1 ,\n_0_rxuserrdy_counter_reg[5]_i_1 ,\n_0_rxuserrdy_counter_reg[4]_i_1 }),
        .S(rxuserrdy_counter_reg[7:4]));
FDRE #(
    .INIT(1'b0)) 
     \rxuserrdy_counter_reg[6] 
       (.C(rxusrclk2),
        .CE(sel),
        .D(\n_0_rxuserrdy_counter_reg[6]_i_1 ),
        .Q(rxuserrdy_counter_reg[6]),
        .R(n_1_gtrxreset_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \rxuserrdy_counter_reg[7] 
       (.C(rxusrclk2),
        .CE(sel),
        .D(\n_0_rxuserrdy_counter_reg[7]_i_1 ),
        .Q(rxuserrdy_counter_reg[7]),
        .R(n_1_gtrxreset_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \rxuserrdy_counter_reg[8] 
       (.C(rxusrclk2),
        .CE(sel),
        .D(\n_0_rxuserrdy_counter_reg[8]_i_1 ),
        .Q(rxuserrdy_counter_reg[8]),
        .R(n_1_gtrxreset_rxusrclk2_sync_i));
FDRE #(
    .INIT(1'b0)) 
     \rxuserrdy_counter_reg[9] 
       (.C(rxusrclk2),
        .CE(sel),
        .D(\n_0_rxuserrdy_counter_reg[9]_i_1 ),
        .Q(rxuserrdy_counter_reg[9]),
        .R(n_1_gtrxreset_rxusrclk2_sync_i));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \rxuserrdy_counter_reg[9]_i_2_CARRY4 
       (.CI(\n_0_rxuserrdy_counter_reg[8]_i_2 ),
        .CO({\n_0_rxuserrdy_counter_reg[12]_i_2 ,\n_0_rxuserrdy_counter_reg[11]_i_2 ,\n_0_rxuserrdy_counter_reg[10]_i_2 ,\n_0_rxuserrdy_counter_reg[9]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_rxuserrdy_counter_reg[11]_i_1 ,\n_0_rxuserrdy_counter_reg[10]_i_1 ,\n_0_rxuserrdy_counter_reg[9]_i_1 ,\n_0_rxuserrdy_counter_reg[8]_i_1 }),
        .S(rxuserrdy_counter_reg[11:8]));
LUT3 #(
    .INIT(8'h0E)) 
     rxuserrdy_i_1
       (.I0(gt0_rxuserrdy_i),
        .I1(n_0_sim_speedup_controller_inst),
        .I2(gtrxreset_rxusrclk2),
        .O(n_0_rxuserrdy_i_1));
LUT3 #(
    .INIT(8'h01)) 
     rxuserrdy_i_4
       (.I0(rxuserrdy_counter_reg[23]),
        .I1(rxuserrdy_counter_reg[22]),
        .I2(rxuserrdy_counter_reg[21]),
        .O(n_0_rxuserrdy_i_4));
FDRE rxuserrdy_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(n_0_rxuserrdy_i_1),
        .Q(gt0_rxuserrdy_i),
        .R(1'b0));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_sim_speedup_controller sim_speedup_controller_inst
       (.CO(n_0_sim_speedup_controller_inst),
        .S(n_0_rxuserrdy_i_4),
        .clk156(clk156),
        .out(rxuserrdy_counter_reg[20:0]),
        .sel(sel),
        .sim_speedup_control(sim_speedup_control));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_14 txreset322_sync_i
       (.AS(AS),
        .txreset322(txreset322),
        .txusrclk(txusrclk));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_ip_sim_speedup_controller" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_sim_speedup_controller
   (CO,
    sel,
    sim_speedup_control,
    clk156,
    S,
    out);
  output [0:0]CO;
  output sel;
  input sim_speedup_control;
  input clk156;
  input [0:0]S;
  input [20:0]out;

  wire [0:0]CO;
  wire [0:0]S;
  wire clk156;
  wire control_reg;
  wire control_reg1;
  wire control_rising;
  wire load_sim_speedup_value;
  wire load_sim_value_control;
  wire load_sim_value_control_del;
  wire n_0_control_rising_i_1;
  wire n_0_rxuserrdy_i_10;
  wire n_0_rxuserrdy_i_11;
  wire n_0_rxuserrdy_i_5;
  wire n_0_rxuserrdy_i_6;
  wire n_0_rxuserrdy_i_7;
  wire n_0_rxuserrdy_i_8;
  wire n_0_rxuserrdy_i_9;
  wire n_0_rxuserrdy_reg_i_3;
  wire n_1_rxuserrdy_reg_i_2;
  wire n_1_rxuserrdy_reg_i_3;
  wire n_2_rxuserrdy_reg_i_2;
  wire n_2_rxuserrdy_reg_i_3;
  wire n_3_rxuserrdy_reg_i_2;
  wire n_3_rxuserrdy_reg_i_3;
  wire [20:0]out;
  wire sel;
  wire sim_speedup_control;
  wire [3:0]NLW_rxuserrdy_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_rxuserrdy_reg_i_3_O_UNCONNECTED;

FDRE #(
    .INIT(1'b1)) 
     control_reg1_reg
       (.C(clk156),
        .CE(1'b1),
        .D(control_reg),
        .Q(control_reg1),
        .R(1'b0));
FDRE #(
    .INIT(1'b1)) 
     control_reg_reg
       (.C(clk156),
        .CE(1'b1),
        .D(sim_speedup_control),
        .Q(control_reg),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     control_rising_i_1
       (.I0(control_reg),
        .I1(control_reg1),
        .O(n_0_control_rising_i_1));
FDRE #(
    .INIT(1'b0)) 
     control_rising_reg
       (.C(clk156),
        .CE(1'b1),
        .D(n_0_control_rising_i_1),
        .Q(control_rising),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   LDCE #(
    .INIT(1'b0),
    .IS_CLR_INVERTED(1'b0),
    .IS_G_INVERTED(1'b0)) 
     load_sim_speedup_value_reg
       (.CLR(1'b0),
        .D(load_sim_value_control_del),
        .G(load_sim_value_control),
        .GE(1'b1),
        .Q(load_sim_speedup_value));
LUT1 #(
    .INIT(2'h1)) 
     \rxuserrdy_counter[0]_i_2 
       (.I0(CO),
        .O(sel));
LUT4 #(
    .INIT(16'h0180)) 
     rxuserrdy_i_10
       (.I0(out[3]),
        .I1(load_sim_speedup_value),
        .I2(out[4]),
        .I3(out[5]),
        .O(n_0_rxuserrdy_i_10));
LUT4 #(
    .INIT(16'h1800)) 
     rxuserrdy_i_11
       (.I0(out[0]),
        .I1(load_sim_speedup_value),
        .I2(out[2]),
        .I3(out[1]),
        .O(n_0_rxuserrdy_i_11));
LUT4 #(
    .INIT(16'h0006)) 
     rxuserrdy_i_5
       (.I0(load_sim_speedup_value),
        .I1(out[20]),
        .I2(out[18]),
        .I3(out[19]),
        .O(n_0_rxuserrdy_i_5));
LUT4 #(
    .INIT(16'h0024)) 
     rxuserrdy_i_6
       (.I0(out[16]),
        .I1(load_sim_speedup_value),
        .I2(out[15]),
        .I3(out[17]),
        .O(n_0_rxuserrdy_i_6));
LUT4 #(
    .INIT(16'h0006)) 
     rxuserrdy_i_7
       (.I0(load_sim_speedup_value),
        .I1(out[13]),
        .I2(out[12]),
        .I3(out[14]),
        .O(n_0_rxuserrdy_i_7));
LUT4 #(
    .INIT(16'h0900)) 
     rxuserrdy_i_8
       (.I0(out[9]),
        .I1(load_sim_speedup_value),
        .I2(out[11]),
        .I3(out[10]),
        .O(n_0_rxuserrdy_i_8));
LUT4 #(
    .INIT(16'h0006)) 
     rxuserrdy_i_9
       (.I0(load_sim_speedup_value),
        .I1(out[7]),
        .I2(out[6]),
        .I3(out[8]),
        .O(n_0_rxuserrdy_i_9));
CARRY4 rxuserrdy_reg_i_2
       (.CI(n_0_rxuserrdy_reg_i_3),
        .CO({CO,n_1_rxuserrdy_reg_i_2,n_2_rxuserrdy_reg_i_2,n_3_rxuserrdy_reg_i_2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_rxuserrdy_reg_i_2_O_UNCONNECTED[3:0]),
        .S({S,n_0_rxuserrdy_i_5,n_0_rxuserrdy_i_6,n_0_rxuserrdy_i_7}));
CARRY4 rxuserrdy_reg_i_3
       (.CI(1'b0),
        .CO({n_0_rxuserrdy_reg_i_3,n_1_rxuserrdy_reg_i_3,n_2_rxuserrdy_reg_i_3,n_3_rxuserrdy_reg_i_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_rxuserrdy_reg_i_3_O_UNCONNECTED[3:0]),
        .S({n_0_rxuserrdy_i_8,n_0_rxuserrdy_i_9,n_0_rxuserrdy_i_10,n_0_rxuserrdy_i_11}));
(* BOX_TYPE = "PRIMITIVE" *) 
   LUT1 #(
    .INIT(2'h2)) 
     simple_delay_inst
       (.I0(load_sim_value_control),
        .O(load_sim_value_control_del));
LUT2 #(
    .INIT(4'h8)) 
     simple_delay_inst_i_1
       (.I0(control_rising),
        .I1(sim_speedup_control),
        .O(load_sim_value_control));
endmodule

(* c_has_mdio = "TRUE" *) (* c_has_fec = "FALSE" *) (* c_has_an = "FALSE" *) 
(* c_is_kr = "FALSE" *) (* c_gttype = "0" *) (* c_data_width = "32" *) 
(* c_1588 = "0" *) (* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0
   (reset,
    areset_clk156,
    txreset322,
    rxreset322,
    dclk_reset,
    pma_resetout,
    pcs_resetout,
    clk156,
    txusrclk2,
    rxusrclk2,
    dclk,
    sim_speedup_control,
    xgmii_txd,
    xgmii_txc,
    xgmii_rxd,
    xgmii_rxc,
    mdc,
    mdio_in,
    mdio_out,
    mdio_tri,
    prtad,
    pma_pmd_type,
    configuration_vector,
    status_vector,
    core_status,
    resetdone,
    gt_txd,
    gt_txc,
    gt_rxd,
    gt_rxc,
    gt_slip,
    drp_req,
    drp_gnt,
    drp_den,
    drp_dwe,
    drp_daddr,
    drp_di,
    drp_drdy,
    drp_drpdo,
    signal_detect,
    tx_fault,
    tx_disable,
    is_eval,
    tx_prbs31_en,
    rx_prbs31_en,
    core_in_testmode,
    clear_rx_prbs_err_count,
    loopback_ctrl,
    an_enable,
    coeff_minus_1,
    coeff_plus_1,
    coeff_zero,
    txdiffctrl,
    training_enable,
    training_addr,
    training_rnw,
    training_wrdata,
    training_ipif_cs,
    training_drp_cs,
    training_rddata,
    training_rdack,
    training_wrack,
    lfreset,
    systemtimer_s_field,
    systemtimer_ns_field,
    correction_timer,
    rxphy_s_field,
    rxphy_ns_field,
    rxphy_correction_timer,
    rxphy_ts_align,
    gt_rxstartofseq);
  input reset;
  input areset_clk156;
  input txreset322;
  input rxreset322;
  input dclk_reset;
  output pma_resetout;
  output pcs_resetout;
  input clk156;
  input txusrclk2;
  input rxusrclk2;
  input dclk;
  input sim_speedup_control;
  input [63:0]xgmii_txd;
  input [7:0]xgmii_txc;
  output [63:0]xgmii_rxd;
  output [7:0]xgmii_rxc;
  input mdc;
  input mdio_in;
  output mdio_out;
  output mdio_tri;
  input [4:0]prtad;
  input [2:0]pma_pmd_type;
  input [535:0]configuration_vector;
  output [447:0]status_vector;
  output [7:0]core_status;
  input resetdone;
  output [31:0]gt_txd;
  output [7:0]gt_txc;
  input [31:0]gt_rxd;
  input [7:0]gt_rxc;
  output gt_slip;
  output drp_req;
  input drp_gnt;
  output drp_den;
  output drp_dwe;
  output [15:0]drp_daddr;
  output [15:0]drp_di;
  input drp_drdy;
  input [15:0]drp_drpdo;
  input signal_detect;
  input tx_fault;
  output tx_disable;
  output is_eval;
  output tx_prbs31_en;
  output rx_prbs31_en;
  output core_in_testmode;
  output clear_rx_prbs_err_count;
  output [2:0]loopback_ctrl;
  input an_enable;
  output [4:0]coeff_minus_1;
  output [4:0]coeff_plus_1;
  output [6:0]coeff_zero;
  output [4:0]txdiffctrl;
  input training_enable;
  input [20:0]training_addr;
  input training_rnw;
  input [15:0]training_wrdata;
  input training_ipif_cs;
  input training_drp_cs;
  output [15:0]training_rddata;
  output training_rdack;
  output training_wrack;
  input lfreset;
  input [47:0]systemtimer_s_field;
  input [31:0]systemtimer_ns_field;
  input [63:0]correction_timer;
  output [47:0]rxphy_s_field;
  output [35:0]rxphy_ns_field;
  output [63:0]rxphy_correction_timer;
  output rxphy_ts_align;
  input gt_rxstartofseq;

  wire \<const0> ;
  wire areset_clk156;
  wire clear_rx_prbs_err_count;
  wire clk156;
  wire core_in_testmode;
  wire [0:0]\^core_status ;
  wire dclk;
  wire dclk_reset;
  wire [15:0]drp_daddr;
  wire drp_den;
  wire [15:0]drp_di;
  wire drp_drdy;
  wire [15:0]drp_drpdo;
  wire drp_dwe;
  wire drp_gnt;
  wire drp_req;
  wire [7:0]gt_rxc;
  wire [31:0]gt_rxd;
  wire gt_slip;
  wire [7:0]gt_txc;
  wire [31:0]gt_txd;
  wire [1:1]\^loopback_ctrl ;
  wire mdc;
  wire mdio_in;
  wire mdio_out;
  wire mdio_tri;
  wire pcs_resetout;
  wire [2:0]pma_pmd_type;
  wire pma_resetout;
  wire [4:0]prtad;
  wire reset;
  wire resetdone;
  wire rx_prbs31_en;
  wire rxphy_ts_align;
  wire rxreset322;
  wire rxusrclk2;
  wire signal_detect;
  wire sim_speedup_control;
  wire tx_disable;
  wire tx_fault;
  wire tx_prbs31_en;
  wire txreset322;
  wire txusrclk2;
  wire [7:0]xgmii_rxc;
  wire [63:0]xgmii_rxd;
  wire [7:0]xgmii_txc;
  wire [63:0]xgmii_txd;

  assign coeff_minus_1[4] = \<const0> ;
  assign coeff_minus_1[3] = \<const0> ;
  assign coeff_minus_1[2] = \<const0> ;
  assign coeff_minus_1[1] = \<const0> ;
  assign coeff_minus_1[0] = \<const0> ;
  assign coeff_plus_1[4] = \<const0> ;
  assign coeff_plus_1[3] = \<const0> ;
  assign coeff_plus_1[2] = \<const0> ;
  assign coeff_plus_1[1] = \<const0> ;
  assign coeff_plus_1[0] = \<const0> ;
  assign coeff_zero[6] = \<const0> ;
  assign coeff_zero[5] = \<const0> ;
  assign coeff_zero[4] = \<const0> ;
  assign coeff_zero[3] = \<const0> ;
  assign coeff_zero[2] = \<const0> ;
  assign coeff_zero[1] = \<const0> ;
  assign coeff_zero[0] = \<const0> ;
  assign core_status[7] = \<const0> ;
  assign core_status[6] = \<const0> ;
  assign core_status[5] = \<const0> ;
  assign core_status[4] = \<const0> ;
  assign core_status[3] = \<const0> ;
  assign core_status[2] = \<const0> ;
  assign core_status[1] = \<const0> ;
  assign core_status[0] = \^core_status [0];
  assign is_eval = \<const0> ;
  assign loopback_ctrl[2] = \<const0> ;
  assign loopback_ctrl[1] = \^loopback_ctrl [1];
  assign loopback_ctrl[0] = \<const0> ;
  assign rxphy_correction_timer[63] = \<const0> ;
  assign rxphy_correction_timer[62] = \<const0> ;
  assign rxphy_correction_timer[61] = \<const0> ;
  assign rxphy_correction_timer[60] = \<const0> ;
  assign rxphy_correction_timer[59] = \<const0> ;
  assign rxphy_correction_timer[58] = \<const0> ;
  assign rxphy_correction_timer[57] = \<const0> ;
  assign rxphy_correction_timer[56] = \<const0> ;
  assign rxphy_correction_timer[55] = \<const0> ;
  assign rxphy_correction_timer[54] = \<const0> ;
  assign rxphy_correction_timer[53] = \<const0> ;
  assign rxphy_correction_timer[52] = \<const0> ;
  assign rxphy_correction_timer[51] = \<const0> ;
  assign rxphy_correction_timer[50] = \<const0> ;
  assign rxphy_correction_timer[49] = \<const0> ;
  assign rxphy_correction_timer[48] = \<const0> ;
  assign rxphy_correction_timer[47] = \<const0> ;
  assign rxphy_correction_timer[46] = \<const0> ;
  assign rxphy_correction_timer[45] = \<const0> ;
  assign rxphy_correction_timer[44] = \<const0> ;
  assign rxphy_correction_timer[43] = \<const0> ;
  assign rxphy_correction_timer[42] = \<const0> ;
  assign rxphy_correction_timer[41] = \<const0> ;
  assign rxphy_correction_timer[40] = \<const0> ;
  assign rxphy_correction_timer[39] = \<const0> ;
  assign rxphy_correction_timer[38] = \<const0> ;
  assign rxphy_correction_timer[37] = \<const0> ;
  assign rxphy_correction_timer[36] = \<const0> ;
  assign rxphy_correction_timer[35] = \<const0> ;
  assign rxphy_correction_timer[34] = \<const0> ;
  assign rxphy_correction_timer[33] = \<const0> ;
  assign rxphy_correction_timer[32] = \<const0> ;
  assign rxphy_correction_timer[31] = \<const0> ;
  assign rxphy_correction_timer[30] = \<const0> ;
  assign rxphy_correction_timer[29] = \<const0> ;
  assign rxphy_correction_timer[28] = \<const0> ;
  assign rxphy_correction_timer[27] = \<const0> ;
  assign rxphy_correction_timer[26] = \<const0> ;
  assign rxphy_correction_timer[25] = \<const0> ;
  assign rxphy_correction_timer[24] = \<const0> ;
  assign rxphy_correction_timer[23] = \<const0> ;
  assign rxphy_correction_timer[22] = \<const0> ;
  assign rxphy_correction_timer[21] = \<const0> ;
  assign rxphy_correction_timer[20] = \<const0> ;
  assign rxphy_correction_timer[19] = \<const0> ;
  assign rxphy_correction_timer[18] = \<const0> ;
  assign rxphy_correction_timer[17] = \<const0> ;
  assign rxphy_correction_timer[16] = \<const0> ;
  assign rxphy_correction_timer[15] = \<const0> ;
  assign rxphy_correction_timer[14] = \<const0> ;
  assign rxphy_correction_timer[13] = \<const0> ;
  assign rxphy_correction_timer[12] = \<const0> ;
  assign rxphy_correction_timer[11] = \<const0> ;
  assign rxphy_correction_timer[10] = \<const0> ;
  assign rxphy_correction_timer[9] = \<const0> ;
  assign rxphy_correction_timer[8] = \<const0> ;
  assign rxphy_correction_timer[7] = \<const0> ;
  assign rxphy_correction_timer[6] = \<const0> ;
  assign rxphy_correction_timer[5] = \<const0> ;
  assign rxphy_correction_timer[4] = \<const0> ;
  assign rxphy_correction_timer[3] = \<const0> ;
  assign rxphy_correction_timer[2] = \<const0> ;
  assign rxphy_correction_timer[1] = \<const0> ;
  assign rxphy_correction_timer[0] = \<const0> ;
  assign rxphy_ns_field[35] = \<const0> ;
  assign rxphy_ns_field[34] = \<const0> ;
  assign rxphy_ns_field[33] = \<const0> ;
  assign rxphy_ns_field[32] = \<const0> ;
  assign rxphy_ns_field[31] = \<const0> ;
  assign rxphy_ns_field[30] = \<const0> ;
  assign rxphy_ns_field[29] = \<const0> ;
  assign rxphy_ns_field[28] = \<const0> ;
  assign rxphy_ns_field[27] = \<const0> ;
  assign rxphy_ns_field[26] = \<const0> ;
  assign rxphy_ns_field[25] = \<const0> ;
  assign rxphy_ns_field[24] = \<const0> ;
  assign rxphy_ns_field[23] = \<const0> ;
  assign rxphy_ns_field[22] = \<const0> ;
  assign rxphy_ns_field[21] = \<const0> ;
  assign rxphy_ns_field[20] = \<const0> ;
  assign rxphy_ns_field[19] = \<const0> ;
  assign rxphy_ns_field[18] = \<const0> ;
  assign rxphy_ns_field[17] = \<const0> ;
  assign rxphy_ns_field[16] = \<const0> ;
  assign rxphy_ns_field[15] = \<const0> ;
  assign rxphy_ns_field[14] = \<const0> ;
  assign rxphy_ns_field[13] = \<const0> ;
  assign rxphy_ns_field[12] = \<const0> ;
  assign rxphy_ns_field[11] = \<const0> ;
  assign rxphy_ns_field[10] = \<const0> ;
  assign rxphy_ns_field[9] = \<const0> ;
  assign rxphy_ns_field[8] = \<const0> ;
  assign rxphy_ns_field[7] = \<const0> ;
  assign rxphy_ns_field[6] = \<const0> ;
  assign rxphy_ns_field[5] = \<const0> ;
  assign rxphy_ns_field[4] = \<const0> ;
  assign rxphy_ns_field[3] = \<const0> ;
  assign rxphy_ns_field[2] = \<const0> ;
  assign rxphy_ns_field[1] = \<const0> ;
  assign rxphy_ns_field[0] = \<const0> ;
  assign rxphy_s_field[47] = \<const0> ;
  assign rxphy_s_field[46] = \<const0> ;
  assign rxphy_s_field[45] = \<const0> ;
  assign rxphy_s_field[44] = \<const0> ;
  assign rxphy_s_field[43] = \<const0> ;
  assign rxphy_s_field[42] = \<const0> ;
  assign rxphy_s_field[41] = \<const0> ;
  assign rxphy_s_field[40] = \<const0> ;
  assign rxphy_s_field[39] = \<const0> ;
  assign rxphy_s_field[38] = \<const0> ;
  assign rxphy_s_field[37] = \<const0> ;
  assign rxphy_s_field[36] = \<const0> ;
  assign rxphy_s_field[35] = \<const0> ;
  assign rxphy_s_field[34] = \<const0> ;
  assign rxphy_s_field[33] = \<const0> ;
  assign rxphy_s_field[32] = \<const0> ;
  assign rxphy_s_field[31] = \<const0> ;
  assign rxphy_s_field[30] = \<const0> ;
  assign rxphy_s_field[29] = \<const0> ;
  assign rxphy_s_field[28] = \<const0> ;
  assign rxphy_s_field[27] = \<const0> ;
  assign rxphy_s_field[26] = \<const0> ;
  assign rxphy_s_field[25] = \<const0> ;
  assign rxphy_s_field[24] = \<const0> ;
  assign rxphy_s_field[23] = \<const0> ;
  assign rxphy_s_field[22] = \<const0> ;
  assign rxphy_s_field[21] = \<const0> ;
  assign rxphy_s_field[20] = \<const0> ;
  assign rxphy_s_field[19] = \<const0> ;
  assign rxphy_s_field[18] = \<const0> ;
  assign rxphy_s_field[17] = \<const0> ;
  assign rxphy_s_field[16] = \<const0> ;
  assign rxphy_s_field[15] = \<const0> ;
  assign rxphy_s_field[14] = \<const0> ;
  assign rxphy_s_field[13] = \<const0> ;
  assign rxphy_s_field[12] = \<const0> ;
  assign rxphy_s_field[11] = \<const0> ;
  assign rxphy_s_field[10] = \<const0> ;
  assign rxphy_s_field[9] = \<const0> ;
  assign rxphy_s_field[8] = \<const0> ;
  assign rxphy_s_field[7] = \<const0> ;
  assign rxphy_s_field[6] = \<const0> ;
  assign rxphy_s_field[5] = \<const0> ;
  assign rxphy_s_field[4] = \<const0> ;
  assign rxphy_s_field[3] = \<const0> ;
  assign rxphy_s_field[2] = \<const0> ;
  assign rxphy_s_field[1] = \<const0> ;
  assign rxphy_s_field[0] = \<const0> ;
  assign status_vector[447] = \<const0> ;
  assign status_vector[446] = \<const0> ;
  assign status_vector[445] = \<const0> ;
  assign status_vector[444] = \<const0> ;
  assign status_vector[443] = \<const0> ;
  assign status_vector[442] = \<const0> ;
  assign status_vector[441] = \<const0> ;
  assign status_vector[440] = \<const0> ;
  assign status_vector[439] = \<const0> ;
  assign status_vector[438] = \<const0> ;
  assign status_vector[437] = \<const0> ;
  assign status_vector[436] = \<const0> ;
  assign status_vector[435] = \<const0> ;
  assign status_vector[434] = \<const0> ;
  assign status_vector[433] = \<const0> ;
  assign status_vector[432] = \<const0> ;
  assign status_vector[431] = \<const0> ;
  assign status_vector[430] = \<const0> ;
  assign status_vector[429] = \<const0> ;
  assign status_vector[428] = \<const0> ;
  assign status_vector[427] = \<const0> ;
  assign status_vector[426] = \<const0> ;
  assign status_vector[425] = \<const0> ;
  assign status_vector[424] = \<const0> ;
  assign status_vector[423] = \<const0> ;
  assign status_vector[422] = \<const0> ;
  assign status_vector[421] = \<const0> ;
  assign status_vector[420] = \<const0> ;
  assign status_vector[419] = \<const0> ;
  assign status_vector[418] = \<const0> ;
  assign status_vector[417] = \<const0> ;
  assign status_vector[416] = \<const0> ;
  assign status_vector[415] = \<const0> ;
  assign status_vector[414] = \<const0> ;
  assign status_vector[413] = \<const0> ;
  assign status_vector[412] = \<const0> ;
  assign status_vector[411] = \<const0> ;
  assign status_vector[410] = \<const0> ;
  assign status_vector[409] = \<const0> ;
  assign status_vector[408] = \<const0> ;
  assign status_vector[407] = \<const0> ;
  assign status_vector[406] = \<const0> ;
  assign status_vector[405] = \<const0> ;
  assign status_vector[404] = \<const0> ;
  assign status_vector[403] = \<const0> ;
  assign status_vector[402] = \<const0> ;
  assign status_vector[401] = \<const0> ;
  assign status_vector[400] = \<const0> ;
  assign status_vector[399] = \<const0> ;
  assign status_vector[398] = \<const0> ;
  assign status_vector[397] = \<const0> ;
  assign status_vector[396] = \<const0> ;
  assign status_vector[395] = \<const0> ;
  assign status_vector[394] = \<const0> ;
  assign status_vector[393] = \<const0> ;
  assign status_vector[392] = \<const0> ;
  assign status_vector[391] = \<const0> ;
  assign status_vector[390] = \<const0> ;
  assign status_vector[389] = \<const0> ;
  assign status_vector[388] = \<const0> ;
  assign status_vector[387] = \<const0> ;
  assign status_vector[386] = \<const0> ;
  assign status_vector[385] = \<const0> ;
  assign status_vector[384] = \<const0> ;
  assign status_vector[383] = \<const0> ;
  assign status_vector[382] = \<const0> ;
  assign status_vector[381] = \<const0> ;
  assign status_vector[380] = \<const0> ;
  assign status_vector[379] = \<const0> ;
  assign status_vector[378] = \<const0> ;
  assign status_vector[377] = \<const0> ;
  assign status_vector[376] = \<const0> ;
  assign status_vector[375] = \<const0> ;
  assign status_vector[374] = \<const0> ;
  assign status_vector[373] = \<const0> ;
  assign status_vector[372] = \<const0> ;
  assign status_vector[371] = \<const0> ;
  assign status_vector[370] = \<const0> ;
  assign status_vector[369] = \<const0> ;
  assign status_vector[368] = \<const0> ;
  assign status_vector[367] = \<const0> ;
  assign status_vector[366] = \<const0> ;
  assign status_vector[365] = \<const0> ;
  assign status_vector[364] = \<const0> ;
  assign status_vector[363] = \<const0> ;
  assign status_vector[362] = \<const0> ;
  assign status_vector[361] = \<const0> ;
  assign status_vector[360] = \<const0> ;
  assign status_vector[359] = \<const0> ;
  assign status_vector[358] = \<const0> ;
  assign status_vector[357] = \<const0> ;
  assign status_vector[356] = \<const0> ;
  assign status_vector[355] = \<const0> ;
  assign status_vector[354] = \<const0> ;
  assign status_vector[353] = \<const0> ;
  assign status_vector[352] = \<const0> ;
  assign status_vector[351] = \<const0> ;
  assign status_vector[350] = \<const0> ;
  assign status_vector[349] = \<const0> ;
  assign status_vector[348] = \<const0> ;
  assign status_vector[347] = \<const0> ;
  assign status_vector[346] = \<const0> ;
  assign status_vector[345] = \<const0> ;
  assign status_vector[344] = \<const0> ;
  assign status_vector[343] = \<const0> ;
  assign status_vector[342] = \<const0> ;
  assign status_vector[341] = \<const0> ;
  assign status_vector[340] = \<const0> ;
  assign status_vector[339] = \<const0> ;
  assign status_vector[338] = \<const0> ;
  assign status_vector[337] = \<const0> ;
  assign status_vector[336] = \<const0> ;
  assign status_vector[335] = \<const0> ;
  assign status_vector[334] = \<const0> ;
  assign status_vector[333] = \<const0> ;
  assign status_vector[332] = \<const0> ;
  assign status_vector[331] = \<const0> ;
  assign status_vector[330] = \<const0> ;
  assign status_vector[329] = \<const0> ;
  assign status_vector[328] = \<const0> ;
  assign status_vector[327] = \<const0> ;
  assign status_vector[326] = \<const0> ;
  assign status_vector[325] = \<const0> ;
  assign status_vector[324] = \<const0> ;
  assign status_vector[323] = \<const0> ;
  assign status_vector[322] = \<const0> ;
  assign status_vector[321] = \<const0> ;
  assign status_vector[320] = \<const0> ;
  assign status_vector[319] = \<const0> ;
  assign status_vector[318] = \<const0> ;
  assign status_vector[317] = \<const0> ;
  assign status_vector[316] = \<const0> ;
  assign status_vector[315] = \<const0> ;
  assign status_vector[314] = \<const0> ;
  assign status_vector[313] = \<const0> ;
  assign status_vector[312] = \<const0> ;
  assign status_vector[311] = \<const0> ;
  assign status_vector[310] = \<const0> ;
  assign status_vector[309] = \<const0> ;
  assign status_vector[308] = \<const0> ;
  assign status_vector[307] = \<const0> ;
  assign status_vector[306] = \<const0> ;
  assign status_vector[305] = \<const0> ;
  assign status_vector[304] = \<const0> ;
  assign status_vector[303] = \<const0> ;
  assign status_vector[302] = \<const0> ;
  assign status_vector[301] = \<const0> ;
  assign status_vector[300] = \<const0> ;
  assign status_vector[299] = \<const0> ;
  assign status_vector[298] = \<const0> ;
  assign status_vector[297] = \<const0> ;
  assign status_vector[296] = \<const0> ;
  assign status_vector[295] = \<const0> ;
  assign status_vector[294] = \<const0> ;
  assign status_vector[293] = \<const0> ;
  assign status_vector[292] = \<const0> ;
  assign status_vector[291] = \<const0> ;
  assign status_vector[290] = \<const0> ;
  assign status_vector[289] = \<const0> ;
  assign status_vector[288] = \<const0> ;
  assign status_vector[287] = \<const0> ;
  assign status_vector[286] = \<const0> ;
  assign status_vector[285] = \<const0> ;
  assign status_vector[284] = \<const0> ;
  assign status_vector[283] = \<const0> ;
  assign status_vector[282] = \<const0> ;
  assign status_vector[281] = \<const0> ;
  assign status_vector[280] = \<const0> ;
  assign status_vector[279] = \<const0> ;
  assign status_vector[278] = \<const0> ;
  assign status_vector[277] = \<const0> ;
  assign status_vector[276] = \<const0> ;
  assign status_vector[275] = \<const0> ;
  assign status_vector[274] = \<const0> ;
  assign status_vector[273] = \<const0> ;
  assign status_vector[272] = \<const0> ;
  assign status_vector[271] = \<const0> ;
  assign status_vector[270] = \<const0> ;
  assign status_vector[269] = \<const0> ;
  assign status_vector[268] = \<const0> ;
  assign status_vector[267] = \<const0> ;
  assign status_vector[266] = \<const0> ;
  assign status_vector[265] = \<const0> ;
  assign status_vector[264] = \<const0> ;
  assign status_vector[263] = \<const0> ;
  assign status_vector[262] = \<const0> ;
  assign status_vector[261] = \<const0> ;
  assign status_vector[260] = \<const0> ;
  assign status_vector[259] = \<const0> ;
  assign status_vector[258] = \<const0> ;
  assign status_vector[257] = \<const0> ;
  assign status_vector[256] = \<const0> ;
  assign status_vector[255] = \<const0> ;
  assign status_vector[254] = \<const0> ;
  assign status_vector[253] = \<const0> ;
  assign status_vector[252] = \<const0> ;
  assign status_vector[251] = \<const0> ;
  assign status_vector[250] = \<const0> ;
  assign status_vector[249] = \<const0> ;
  assign status_vector[248] = \<const0> ;
  assign status_vector[247] = \<const0> ;
  assign status_vector[246] = \<const0> ;
  assign status_vector[245] = \<const0> ;
  assign status_vector[244] = \<const0> ;
  assign status_vector[243] = \<const0> ;
  assign status_vector[242] = \<const0> ;
  assign status_vector[241] = \<const0> ;
  assign status_vector[240] = \<const0> ;
  assign status_vector[239] = \<const0> ;
  assign status_vector[238] = \<const0> ;
  assign status_vector[237] = \<const0> ;
  assign status_vector[236] = \<const0> ;
  assign status_vector[235] = \<const0> ;
  assign status_vector[234] = \<const0> ;
  assign status_vector[233] = \<const0> ;
  assign status_vector[232] = \<const0> ;
  assign status_vector[231] = \<const0> ;
  assign status_vector[230] = \<const0> ;
  assign status_vector[229] = \<const0> ;
  assign status_vector[228] = \<const0> ;
  assign status_vector[227] = \<const0> ;
  assign status_vector[226] = \<const0> ;
  assign status_vector[225] = \<const0> ;
  assign status_vector[224] = \<const0> ;
  assign status_vector[223] = \<const0> ;
  assign status_vector[222] = \<const0> ;
  assign status_vector[221] = \<const0> ;
  assign status_vector[220] = \<const0> ;
  assign status_vector[219] = \<const0> ;
  assign status_vector[218] = \<const0> ;
  assign status_vector[217] = \<const0> ;
  assign status_vector[216] = \<const0> ;
  assign status_vector[215] = \<const0> ;
  assign status_vector[214] = \<const0> ;
  assign status_vector[213] = \<const0> ;
  assign status_vector[212] = \<const0> ;
  assign status_vector[211] = \<const0> ;
  assign status_vector[210] = \<const0> ;
  assign status_vector[209] = \<const0> ;
  assign status_vector[208] = \<const0> ;
  assign status_vector[207] = \<const0> ;
  assign status_vector[206] = \<const0> ;
  assign status_vector[205] = \<const0> ;
  assign status_vector[204] = \<const0> ;
  assign status_vector[203] = \<const0> ;
  assign status_vector[202] = \<const0> ;
  assign status_vector[201] = \<const0> ;
  assign status_vector[200] = \<const0> ;
  assign status_vector[199] = \<const0> ;
  assign status_vector[198] = \<const0> ;
  assign status_vector[197] = \<const0> ;
  assign status_vector[196] = \<const0> ;
  assign status_vector[195] = \<const0> ;
  assign status_vector[194] = \<const0> ;
  assign status_vector[193] = \<const0> ;
  assign status_vector[192] = \<const0> ;
  assign status_vector[191] = \<const0> ;
  assign status_vector[190] = \<const0> ;
  assign status_vector[189] = \<const0> ;
  assign status_vector[188] = \<const0> ;
  assign status_vector[187] = \<const0> ;
  assign status_vector[186] = \<const0> ;
  assign status_vector[185] = \<const0> ;
  assign status_vector[184] = \<const0> ;
  assign status_vector[183] = \<const0> ;
  assign status_vector[182] = \<const0> ;
  assign status_vector[181] = \<const0> ;
  assign status_vector[180] = \<const0> ;
  assign status_vector[179] = \<const0> ;
  assign status_vector[178] = \<const0> ;
  assign status_vector[177] = \<const0> ;
  assign status_vector[176] = \<const0> ;
  assign status_vector[175] = \<const0> ;
  assign status_vector[174] = \<const0> ;
  assign status_vector[173] = \<const0> ;
  assign status_vector[172] = \<const0> ;
  assign status_vector[171] = \<const0> ;
  assign status_vector[170] = \<const0> ;
  assign status_vector[169] = \<const0> ;
  assign status_vector[168] = \<const0> ;
  assign status_vector[167] = \<const0> ;
  assign status_vector[166] = \<const0> ;
  assign status_vector[165] = \<const0> ;
  assign status_vector[164] = \<const0> ;
  assign status_vector[163] = \<const0> ;
  assign status_vector[162] = \<const0> ;
  assign status_vector[161] = \<const0> ;
  assign status_vector[160] = \<const0> ;
  assign status_vector[159] = \<const0> ;
  assign status_vector[158] = \<const0> ;
  assign status_vector[157] = \<const0> ;
  assign status_vector[156] = \<const0> ;
  assign status_vector[155] = \<const0> ;
  assign status_vector[154] = \<const0> ;
  assign status_vector[153] = \<const0> ;
  assign status_vector[152] = \<const0> ;
  assign status_vector[151] = \<const0> ;
  assign status_vector[150] = \<const0> ;
  assign status_vector[149] = \<const0> ;
  assign status_vector[148] = \<const0> ;
  assign status_vector[147] = \<const0> ;
  assign status_vector[146] = \<const0> ;
  assign status_vector[145] = \<const0> ;
  assign status_vector[144] = \<const0> ;
  assign status_vector[143] = \<const0> ;
  assign status_vector[142] = \<const0> ;
  assign status_vector[141] = \<const0> ;
  assign status_vector[140] = \<const0> ;
  assign status_vector[139] = \<const0> ;
  assign status_vector[138] = \<const0> ;
  assign status_vector[137] = \<const0> ;
  assign status_vector[136] = \<const0> ;
  assign status_vector[135] = \<const0> ;
  assign status_vector[134] = \<const0> ;
  assign status_vector[133] = \<const0> ;
  assign status_vector[132] = \<const0> ;
  assign status_vector[131] = \<const0> ;
  assign status_vector[130] = \<const0> ;
  assign status_vector[129] = \<const0> ;
  assign status_vector[128] = \<const0> ;
  assign status_vector[127] = \<const0> ;
  assign status_vector[126] = \<const0> ;
  assign status_vector[125] = \<const0> ;
  assign status_vector[124] = \<const0> ;
  assign status_vector[123] = \<const0> ;
  assign status_vector[122] = \<const0> ;
  assign status_vector[121] = \<const0> ;
  assign status_vector[120] = \<const0> ;
  assign status_vector[119] = \<const0> ;
  assign status_vector[118] = \<const0> ;
  assign status_vector[117] = \<const0> ;
  assign status_vector[116] = \<const0> ;
  assign status_vector[115] = \<const0> ;
  assign status_vector[114] = \<const0> ;
  assign status_vector[113] = \<const0> ;
  assign status_vector[112] = \<const0> ;
  assign status_vector[111] = \<const0> ;
  assign status_vector[110] = \<const0> ;
  assign status_vector[109] = \<const0> ;
  assign status_vector[108] = \<const0> ;
  assign status_vector[107] = \<const0> ;
  assign status_vector[106] = \<const0> ;
  assign status_vector[105] = \<const0> ;
  assign status_vector[104] = \<const0> ;
  assign status_vector[103] = \<const0> ;
  assign status_vector[102] = \<const0> ;
  assign status_vector[101] = \<const0> ;
  assign status_vector[100] = \<const0> ;
  assign status_vector[99] = \<const0> ;
  assign status_vector[98] = \<const0> ;
  assign status_vector[97] = \<const0> ;
  assign status_vector[96] = \<const0> ;
  assign status_vector[95] = \<const0> ;
  assign status_vector[94] = \<const0> ;
  assign status_vector[93] = \<const0> ;
  assign status_vector[92] = \<const0> ;
  assign status_vector[91] = \<const0> ;
  assign status_vector[90] = \<const0> ;
  assign status_vector[89] = \<const0> ;
  assign status_vector[88] = \<const0> ;
  assign status_vector[87] = \<const0> ;
  assign status_vector[86] = \<const0> ;
  assign status_vector[85] = \<const0> ;
  assign status_vector[84] = \<const0> ;
  assign status_vector[83] = \<const0> ;
  assign status_vector[82] = \<const0> ;
  assign status_vector[81] = \<const0> ;
  assign status_vector[80] = \<const0> ;
  assign status_vector[79] = \<const0> ;
  assign status_vector[78] = \<const0> ;
  assign status_vector[77] = \<const0> ;
  assign status_vector[76] = \<const0> ;
  assign status_vector[75] = \<const0> ;
  assign status_vector[74] = \<const0> ;
  assign status_vector[73] = \<const0> ;
  assign status_vector[72] = \<const0> ;
  assign status_vector[71] = \<const0> ;
  assign status_vector[70] = \<const0> ;
  assign status_vector[69] = \<const0> ;
  assign status_vector[68] = \<const0> ;
  assign status_vector[67] = \<const0> ;
  assign status_vector[66] = \<const0> ;
  assign status_vector[65] = \<const0> ;
  assign status_vector[64] = \<const0> ;
  assign status_vector[63] = \<const0> ;
  assign status_vector[62] = \<const0> ;
  assign status_vector[61] = \<const0> ;
  assign status_vector[60] = \<const0> ;
  assign status_vector[59] = \<const0> ;
  assign status_vector[58] = \<const0> ;
  assign status_vector[57] = \<const0> ;
  assign status_vector[56] = \<const0> ;
  assign status_vector[55] = \<const0> ;
  assign status_vector[54] = \<const0> ;
  assign status_vector[53] = \<const0> ;
  assign status_vector[52] = \<const0> ;
  assign status_vector[51] = \<const0> ;
  assign status_vector[50] = \<const0> ;
  assign status_vector[49] = \<const0> ;
  assign status_vector[48] = \<const0> ;
  assign status_vector[47] = \<const0> ;
  assign status_vector[46] = \<const0> ;
  assign status_vector[45] = \<const0> ;
  assign status_vector[44] = \<const0> ;
  assign status_vector[43] = \<const0> ;
  assign status_vector[42] = \<const0> ;
  assign status_vector[41] = \<const0> ;
  assign status_vector[40] = \<const0> ;
  assign status_vector[39] = \<const0> ;
  assign status_vector[38] = \<const0> ;
  assign status_vector[37] = \<const0> ;
  assign status_vector[36] = \<const0> ;
  assign status_vector[35] = \<const0> ;
  assign status_vector[34] = \<const0> ;
  assign status_vector[33] = \<const0> ;
  assign status_vector[32] = \<const0> ;
  assign status_vector[31] = \<const0> ;
  assign status_vector[30] = \<const0> ;
  assign status_vector[29] = \<const0> ;
  assign status_vector[28] = \<const0> ;
  assign status_vector[27] = \<const0> ;
  assign status_vector[26] = \<const0> ;
  assign status_vector[25] = \<const0> ;
  assign status_vector[24] = \<const0> ;
  assign status_vector[23] = \<const0> ;
  assign status_vector[22] = \<const0> ;
  assign status_vector[21] = \<const0> ;
  assign status_vector[20] = \<const0> ;
  assign status_vector[19] = \<const0> ;
  assign status_vector[18] = \<const0> ;
  assign status_vector[17] = \<const0> ;
  assign status_vector[16] = \<const0> ;
  assign status_vector[15] = \<const0> ;
  assign status_vector[14] = \<const0> ;
  assign status_vector[13] = \<const0> ;
  assign status_vector[12] = \<const0> ;
  assign status_vector[11] = \<const0> ;
  assign status_vector[10] = \<const0> ;
  assign status_vector[9] = \<const0> ;
  assign status_vector[8] = \<const0> ;
  assign status_vector[7] = \<const0> ;
  assign status_vector[6] = \<const0> ;
  assign status_vector[5] = \<const0> ;
  assign status_vector[4] = \<const0> ;
  assign status_vector[3] = \<const0> ;
  assign status_vector[2] = \<const0> ;
  assign status_vector[1] = \<const0> ;
  assign status_vector[0] = \<const0> ;
  assign training_rdack = \<const0> ;
  assign training_rddata[15] = \<const0> ;
  assign training_rddata[14] = \<const0> ;
  assign training_rddata[13] = \<const0> ;
  assign training_rddata[12] = \<const0> ;
  assign training_rddata[11] = \<const0> ;
  assign training_rddata[10] = \<const0> ;
  assign training_rddata[9] = \<const0> ;
  assign training_rddata[8] = \<const0> ;
  assign training_rddata[7] = \<const0> ;
  assign training_rddata[6] = \<const0> ;
  assign training_rddata[5] = \<const0> ;
  assign training_rddata[4] = \<const0> ;
  assign training_rddata[3] = \<const0> ;
  assign training_rddata[2] = \<const0> ;
  assign training_rddata[1] = \<const0> ;
  assign training_rddata[0] = \<const0> ;
  assign training_wrack = \<const0> ;
  assign txdiffctrl[4] = \<const0> ;
  assign txdiffctrl[3] = \<const0> ;
  assign txdiffctrl[2] = \<const0> ;
  assign txdiffctrl[1] = \<const0> ;
  assign txdiffctrl[0] = \<const0> ;
GND GND
       (.G(\<const0> ));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_wrapper ten_gig_eth_pcs_pma_inst
       (.O1(pcs_resetout),
        .O2(pma_resetout),
        .areset_clk156(areset_clk156),
        .clear_rx_prbs_err_count(clear_rx_prbs_err_count),
        .clk156(clk156),
        .core_in_testmode(core_in_testmode),
        .core_status(\^core_status ),
        .dclk(dclk),
        .dclk_reset(dclk_reset),
        .drp_daddr(drp_daddr),
        .drp_den(drp_den),
        .drp_di(drp_di),
        .drp_drdy(drp_drdy),
        .drp_drpdo(drp_drpdo),
        .drp_dwe(drp_dwe),
        .drp_gnt(drp_gnt),
        .drp_req(drp_req),
        .gt_rxc(gt_rxc[3:0]),
        .gt_rxd(gt_rxd),
        .gt_slip(gt_slip),
        .gt_txc(gt_txc),
        .gt_txd(gt_txd),
        .loopback_ctrl(\^loopback_ctrl ),
        .mdc(mdc),
        .mdio_in(mdio_in),
        .mdio_out(mdio_out),
        .mdio_tri(mdio_tri),
        .pma_pmd_type(pma_pmd_type),
        .prtad(prtad),
        .reset(reset),
        .resetdone(resetdone),
        .rx_prbs31_en(rx_prbs31_en),
        .rxphy_ts_align(rxphy_ts_align),
        .rxreset322(rxreset322),
        .rxusrclk2(rxusrclk2),
        .signal_detect(signal_detect),
        .tx_disable(tx_disable),
        .tx_prbs31_en(tx_prbs31_en),
        .txreset322(txreset322),
        .txusrclk2(txusrclk2),
        .xgmii_rxc(xgmii_rxc),
        .xgmii_rxd(xgmii_rxd),
        .xgmii_txc(xgmii_txc),
        .xgmii_txd(xgmii_txd));
endmodule

(* DowngradeIPIdentifiedWarnings = "yes" *) (* KEEP_HIERARCHY = "true" *) (* WIDTH = "66" *) 
(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_asynch_fifo" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_asynch_fifo
   (wr_clk,
    wr_clk_en,
    wr_reset,
    wr_en,
    wr_data,
    rd_clk,
    rd_clk_en,
    rd_reset,
    rd_en,
    full,
    empty,
    rd_data,
    fifo_wr_addr,
    fifo_rd_addr,
    status);
  input wr_clk;
  input wr_clk_en;
  input wr_reset;
  input wr_en;
  input [65:0]wr_data;
  input rd_clk;
  input rd_clk_en;
  input rd_reset;
  input rd_en;
  output full;
  output empty;
  output [65:0]rd_data;
  output [4:0]fifo_wr_addr;
  output [4:0]fifo_rd_addr;
  output [4:0]status;

  wire \<const0> ;
  wire S0;
  wire S00_out;
  wire S01_out;
  wire S02_out;
  wire S03_out;
  wire S04_out;
  wire S05_out;
  wire S06_out;
  wire S07_out;
  wire S08_out;
  wire empty_allow0;
  wire emptyg;
  wire full;
  wire fullg;
  wire n_0_empty_int_i_1;
  wire n_0_empty_int_reg;
  wire n_0_emuxcy3;
  wire n_0_fmuxcy3;
  wire n_0_full_int_i_1;
  wire \n_0_rd_addr_reg[0] ;
  wire \n_0_rd_addr_reg[1] ;
  wire \n_0_rd_addr_reg[2] ;
  wire \n_0_rd_addr_reg[3] ;
  wire \n_0_rd_addr_reg[4] ;
  wire \n_0_rd_gray_reg[0] ;
  wire \n_0_rd_nextgray_reg[0] ;
  wire \n_0_wr_addr_reg[0] ;
  wire \n_0_wr_addr_reg[1] ;
  wire \n_0_wr_addr_reg[2] ;
  wire \n_0_wr_addr_reg[3] ;
  wire \n_0_wr_addr_reg[4] ;
  wire \n_0_wr_nextgray_reg[0] ;
  wire p_0_in23_in;
  wire p_0_in27_in;
  wire p_0_in32_in;
  wire p_0_in37_in;
  wire p_0_in46_in;
  wire p_0_in51_in;
  wire p_0_in56_in;
  wire p_0_in61_in;
  wire [4:0]p_0_in__0;
  wire [4:0]p_0_in__1;
  wire p_3_in49_in;
  wire p_3_in54_in;
  wire p_3_in59_in;
  wire p_3_in64_in;
  wire [3:0]p_4_out;
  wire [4:0]rag_writesync;
  wire [4:0]rag_writesync0;
  wire [4:0]rag_writesync1;
  wire [4:0]rag_writesync2;
  wire ram_wr_en;
  wire rd_clk;
  wire rd_clk_en;
  wire [65:0]rd_data;
  wire rd_en;
  wire [4:0]rd_lastgray;
  wire [4:0]rd_lastgray_wrclk;
  wire [4:0]rd_lastgray_wrclk0;
  wire [4:0]rd_lastgray_wrclk1;
  wire [4:0]rd_lastgray_wrclk2;
  wire rd_nextgray0;
  wire rd_nextgray018_out;
  wire rd_nextgray020_out;
  wire rd_nextgray022_out;
  wire rd_reset;
  wire [4:0]rd_truegray;
  wire wr_clk;
  wire wr_clk_en;
  wire [65:0]wr_data;
  wire wr_en;
  wire [4:0]wr_gray;
  wire [4:0]wr_gray_rdclk;
  wire [4:0]wr_gray_rdclk0;
  wire [4:0]wr_gray_rdclk1;
  wire [4:0]wr_gray_rdclk2;
  wire wr_reset;
  wire [2:0]NLW_emuxcy0_CARRY4_CO_UNCONNECTED;
  wire [3:0]NLW_emuxcy0_CARRY4_O_UNCONNECTED;
  wire [3:1]NLW_emuxcy4_CARRY4_CO_UNCONNECTED;
  wire [3:1]NLW_emuxcy4_CARRY4_DI_UNCONNECTED;
  wire [3:0]NLW_emuxcy4_CARRY4_O_UNCONNECTED;
  wire [3:1]NLW_emuxcy4_CARRY4_S_UNCONNECTED;
  wire [2:0]NLW_fmuxcy0_CARRY4_CO_UNCONNECTED;
  wire [3:0]NLW_fmuxcy0_CARRY4_O_UNCONNECTED;
  wire [3:1]NLW_fmuxcy4_CARRY4_CO_UNCONNECTED;
  wire [3:1]NLW_fmuxcy4_CARRY4_DI_UNCONNECTED;
  wire [3:0]NLW_fmuxcy4_CARRY4_O_UNCONNECTED;
  wire [3:1]NLW_fmuxcy4_CARRY4_S_UNCONNECTED;

  assign empty = \<const0> ;
  assign fifo_rd_addr[4] = \<const0> ;
  assign fifo_rd_addr[3] = \<const0> ;
  assign fifo_rd_addr[2] = \<const0> ;
  assign fifo_rd_addr[1] = \<const0> ;
  assign fifo_rd_addr[0] = \<const0> ;
  assign fifo_wr_addr[4] = \<const0> ;
  assign fifo_wr_addr[3] = \<const0> ;
  assign fifo_wr_addr[2] = \<const0> ;
  assign fifo_wr_addr[1] = \<const0> ;
  assign fifo_wr_addr[0] = \<const0> ;
  assign status[4] = \<const0> ;
  assign status[3] = \<const0> ;
  assign status[2] = \<const0> ;
  assign status[1] = \<const0> ;
  assign status[0] = \<const0> ;
GND GND
       (.G(\<const0> ));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_dp_ram dp_ram_i
       (.E(ram_wr_en),
        .I1(full),
        .I2(n_0_empty_int_reg),
        .I3({\n_0_wr_addr_reg[4] ,\n_0_wr_addr_reg[3] ,\n_0_wr_addr_reg[2] ,\n_0_wr_addr_reg[1] ,\n_0_wr_addr_reg[0] }),
        .Q({\n_0_rd_addr_reg[4] ,\n_0_rd_addr_reg[3] ,\n_0_rd_addr_reg[2] ,\n_0_rd_addr_reg[1] ,\n_0_rd_addr_reg[0] }),
        .rd_clk(rd_clk),
        .rd_clk_en(rd_clk_en),
        .rd_data(rd_data),
        .rd_en(rd_en),
        .wr_clk(wr_clk),
        .wr_clk_en(wr_clk_en),
        .wr_data(wr_data),
        .wr_en(wr_en));
LUT4 #(
    .INIT(16'hA8CC)) 
     empty_int_i_1
       (.I0(emptyg),
        .I1(n_0_empty_int_reg),
        .I2(rd_en),
        .I3(rd_clk_en),
        .O(n_0_empty_int_i_1));
FDSE empty_int_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(n_0_empty_int_i_1),
        .Q(n_0_empty_int_reg),
        .S(rd_reset));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 emuxcy0_CARRY4
       (.CI(1'b0),
        .CO({n_0_emuxcy3,NLW_emuxcy0_CARRY4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(NLW_emuxcy0_CARRY4_O_UNCONNECTED[3:0]),
        .S({S05_out,S06_out,S07_out,S08_out}));
LUT4 #(
    .INIT(16'h9A95)) 
     emuxcy0_i_1
       (.I0(wr_gray_rdclk[0]),
        .I1(\n_0_rd_gray_reg[0] ),
        .I2(n_0_empty_int_reg),
        .I3(\n_0_rd_nextgray_reg[0] ),
        .O(S08_out));
LUT4 #(
    .INIT(16'h9A95)) 
     emuxcy1_i_1
       (.I0(wr_gray_rdclk[1]),
        .I1(p_3_in64_in),
        .I2(n_0_empty_int_reg),
        .I3(p_0_in61_in),
        .O(S07_out));
LUT4 #(
    .INIT(16'h9A95)) 
     emuxcy2_i_1
       (.I0(wr_gray_rdclk[2]),
        .I1(p_3_in59_in),
        .I2(n_0_empty_int_reg),
        .I3(p_0_in56_in),
        .O(S06_out));
LUT4 #(
    .INIT(16'h9A95)) 
     emuxcy3_i_1
       (.I0(wr_gray_rdclk[3]),
        .I1(p_3_in54_in),
        .I2(n_0_empty_int_reg),
        .I3(p_0_in51_in),
        .O(S05_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 emuxcy4_CARRY4
       (.CI(n_0_emuxcy3),
        .CO({NLW_emuxcy4_CARRY4_CO_UNCONNECTED[3:1],emptyg}),
        .CYINIT(1'b0),
        .DI({NLW_emuxcy4_CARRY4_DI_UNCONNECTED[3:1],\<const0> }),
        .O(NLW_emuxcy4_CARRY4_O_UNCONNECTED[3:0]),
        .S({NLW_emuxcy4_CARRY4_S_UNCONNECTED[3:1],S04_out}));
LUT4 #(
    .INIT(16'h9A95)) 
     emuxcy4_i_1
       (.I0(wr_gray_rdclk[4]),
        .I1(p_3_in49_in),
        .I2(n_0_empty_int_reg),
        .I3(p_0_in46_in),
        .O(S04_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 fmuxcy0_CARRY4
       (.CI(1'b0),
        .CO({n_0_fmuxcy3,NLW_fmuxcy0_CARRY4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(NLW_fmuxcy0_CARRY4_O_UNCONNECTED[3:0]),
        .S({S00_out,S01_out,S02_out,S03_out}));
LUT4 #(
    .INIT(16'h9A95)) 
     fmuxcy0_i_1
       (.I0(rd_lastgray_wrclk[0]),
        .I1(wr_gray[0]),
        .I2(full),
        .I3(\n_0_wr_nextgray_reg[0] ),
        .O(S03_out));
LUT4 #(
    .INIT(16'hA959)) 
     fmuxcy1_i_1
       (.I0(rd_lastgray_wrclk[1]),
        .I1(p_0_in37_in),
        .I2(full),
        .I3(wr_gray[1]),
        .O(S02_out));
LUT4 #(
    .INIT(16'hA959)) 
     fmuxcy2_i_1
       (.I0(rd_lastgray_wrclk[2]),
        .I1(p_0_in32_in),
        .I2(full),
        .I3(wr_gray[2]),
        .O(S01_out));
LUT4 #(
    .INIT(16'hA959)) 
     fmuxcy3_i_1
       (.I0(rd_lastgray_wrclk[3]),
        .I1(p_0_in27_in),
        .I2(full),
        .I3(wr_gray[3]),
        .O(S00_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 fmuxcy4_CARRY4
       (.CI(n_0_fmuxcy3),
        .CO({NLW_fmuxcy4_CARRY4_CO_UNCONNECTED[3:1],fullg}),
        .CYINIT(1'b0),
        .DI({NLW_fmuxcy4_CARRY4_DI_UNCONNECTED[3:1],\<const0> }),
        .O(NLW_fmuxcy4_CARRY4_O_UNCONNECTED[3:0]),
        .S({NLW_fmuxcy4_CARRY4_S_UNCONNECTED[3:1],S0}));
LUT4 #(
    .INIT(16'hA959)) 
     fmuxcy4_i_1
       (.I0(rd_lastgray_wrclk[4]),
        .I1(p_0_in23_in),
        .I2(full),
        .I3(wr_gray[4]),
        .O(S0));
LUT4 #(
    .INIT(16'hA8A0)) 
     full_int_i_1
       (.I0(fullg),
        .I1(wr_en),
        .I2(full),
        .I3(wr_clk_en),
        .O(n_0_full_int_i_1));
FDRE #(
    .INIT(1'b0)) 
     full_int_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(n_0_full_int_i_1),
        .Q(full),
        .R(wr_reset));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync0_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_truegray[0]),
        .Q(rag_writesync0[0]),
        .R(wr_reset));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync0_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_truegray[1]),
        .Q(rag_writesync0[1]),
        .R(wr_reset));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync0_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_truegray[2]),
        .Q(rag_writesync0[2]),
        .R(wr_reset));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync0_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_truegray[3]),
        .Q(rag_writesync0[3]),
        .R(wr_reset));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync0_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_truegray[4]),
        .Q(rag_writesync0[4]),
        .R(wr_reset));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync1_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync0[0]),
        .Q(rag_writesync1[0]),
        .R(wr_reset));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync1_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync0[1]),
        .Q(rag_writesync1[1]),
        .R(wr_reset));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync1_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync0[2]),
        .Q(rag_writesync1[2]),
        .R(wr_reset));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync1_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync0[3]),
        .Q(rag_writesync1[3]),
        .R(wr_reset));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync1_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync0[4]),
        .Q(rag_writesync1[4]),
        .R(wr_reset));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync2_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync1[0]),
        .Q(rag_writesync2[0]),
        .R(wr_reset));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync2_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync1[1]),
        .Q(rag_writesync2[1]),
        .R(wr_reset));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync2_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync1[2]),
        .Q(rag_writesync2[2]),
        .R(wr_reset));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync2_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync1[3]),
        .Q(rag_writesync2[3]),
        .R(wr_reset));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync2_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync1[4]),
        .Q(rag_writesync2[4]),
        .R(wr_reset));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync2[0]),
        .Q(rag_writesync[0]),
        .R(wr_reset));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync2[1]),
        .Q(rag_writesync[1]),
        .R(wr_reset));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync2[2]),
        .Q(rag_writesync[2]),
        .R(wr_reset));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync2[3]),
        .Q(rag_writesync[3]),
        .R(wr_reset));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync2[4]),
        .Q(rag_writesync[4]),
        .R(wr_reset));
LUT1 #(
    .INIT(2'h1)) 
     \rd_addr[0]_i_1 
       (.I0(\n_0_rd_addr_reg[0] ),
        .O(p_0_in__1[0]));
LUT2 #(
    .INIT(4'h6)) 
     \rd_addr[1]_i_1 
       (.I0(\n_0_rd_addr_reg[0] ),
        .I1(\n_0_rd_addr_reg[1] ),
        .O(p_0_in__1[1]));
LUT3 #(
    .INIT(8'h78)) 
     \rd_addr[2]_i_1 
       (.I0(\n_0_rd_addr_reg[0] ),
        .I1(\n_0_rd_addr_reg[1] ),
        .I2(\n_0_rd_addr_reg[2] ),
        .O(p_0_in__1[2]));
(* SOFT_HLUTNM = "soft_lutpair0" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \rd_addr[3]_i_1 
       (.I0(\n_0_rd_addr_reg[1] ),
        .I1(\n_0_rd_addr_reg[0] ),
        .I2(\n_0_rd_addr_reg[2] ),
        .I3(\n_0_rd_addr_reg[3] ),
        .O(p_0_in__1[3]));
(* SOFT_HLUTNM = "soft_lutpair0" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \rd_addr[4]_i_1 
       (.I0(\n_0_rd_addr_reg[2] ),
        .I1(\n_0_rd_addr_reg[0] ),
        .I2(\n_0_rd_addr_reg[1] ),
        .I3(\n_0_rd_addr_reg[3] ),
        .I4(\n_0_rd_addr_reg[4] ),
        .O(p_0_in__1[4]));
FDRE \rd_addr_reg[0] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_0_in__1[0]),
        .Q(\n_0_rd_addr_reg[0] ),
        .R(rd_reset));
FDRE \rd_addr_reg[1] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_0_in__1[1]),
        .Q(\n_0_rd_addr_reg[1] ),
        .R(rd_reset));
FDRE \rd_addr_reg[2] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_0_in__1[2]),
        .Q(\n_0_rd_addr_reg[2] ),
        .R(rd_reset));
FDRE \rd_addr_reg[3] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_0_in__1[3]),
        .Q(\n_0_rd_addr_reg[3] ),
        .R(rd_reset));
FDRE \rd_addr_reg[4] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_0_in__1[4]),
        .Q(\n_0_rd_addr_reg[4] ),
        .R(rd_reset));
FDSE \rd_gray_reg[0] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(\n_0_rd_nextgray_reg[0] ),
        .Q(\n_0_rd_gray_reg[0] ),
        .S(rd_reset));
FDRE \rd_gray_reg[1] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_0_in61_in),
        .Q(p_3_in64_in),
        .R(rd_reset));
FDRE \rd_gray_reg[2] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_0_in56_in),
        .Q(p_3_in59_in),
        .R(rd_reset));
FDRE \rd_gray_reg[3] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_0_in51_in),
        .Q(p_3_in54_in),
        .R(rd_reset));
FDSE \rd_gray_reg[4] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_0_in46_in),
        .Q(p_3_in49_in),
        .S(rd_reset));
FDSE \rd_lastgray_reg[0] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(\n_0_rd_gray_reg[0] ),
        .Q(rd_lastgray[0]),
        .S(rd_reset));
FDSE \rd_lastgray_reg[1] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_3_in64_in),
        .Q(rd_lastgray[1]),
        .S(rd_reset));
FDRE \rd_lastgray_reg[2] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_3_in59_in),
        .Q(rd_lastgray[2]),
        .R(rd_reset));
FDRE \rd_lastgray_reg[3] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_3_in54_in),
        .Q(rd_lastgray[3]),
        .R(rd_reset));
FDSE \rd_lastgray_reg[4] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_3_in49_in),
        .Q(rd_lastgray[4]),
        .S(rd_reset));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk0_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray[0]),
        .Q(rd_lastgray_wrclk0[0]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk0_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray[1]),
        .Q(rd_lastgray_wrclk0[1]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk0_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray[2]),
        .Q(rd_lastgray_wrclk0[2]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk0_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray[3]),
        .Q(rd_lastgray_wrclk0[3]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk0_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray[4]),
        .Q(rd_lastgray_wrclk0[4]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk1_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk0[0]),
        .Q(rd_lastgray_wrclk1[0]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk1_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk0[1]),
        .Q(rd_lastgray_wrclk1[1]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk1_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk0[2]),
        .Q(rd_lastgray_wrclk1[2]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk1_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk0[3]),
        .Q(rd_lastgray_wrclk1[3]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk1_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk0[4]),
        .Q(rd_lastgray_wrclk1[4]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk2_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk1[0]),
        .Q(rd_lastgray_wrclk2[0]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk2_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk1[1]),
        .Q(rd_lastgray_wrclk2[1]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk2_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk1[2]),
        .Q(rd_lastgray_wrclk2[2]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk2_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk1[3]),
        .Q(rd_lastgray_wrclk2[3]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk2_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk1[4]),
        .Q(rd_lastgray_wrclk2[4]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk2[0]),
        .Q(rd_lastgray_wrclk[0]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk2[1]),
        .Q(rd_lastgray_wrclk[1]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk2[2]),
        .Q(rd_lastgray_wrclk[2]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk2[3]),
        .Q(rd_lastgray_wrclk[3]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk2[4]),
        .Q(rd_lastgray_wrclk[4]),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'h40)) 
     \rd_nextgray[4]_i_1 
       (.I0(n_0_empty_int_reg),
        .I1(rd_en),
        .I2(rd_clk_en),
        .O(empty_allow0));
FDRE \rd_nextgray_reg[0] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(rd_nextgray0),
        .Q(\n_0_rd_nextgray_reg[0] ),
        .R(rd_reset));
FDRE \rd_nextgray_reg[1] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(rd_nextgray018_out),
        .Q(p_0_in61_in),
        .R(rd_reset));
FDRE \rd_nextgray_reg[2] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(rd_nextgray020_out),
        .Q(p_0_in56_in),
        .R(rd_reset));
FDRE \rd_nextgray_reg[3] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(rd_nextgray022_out),
        .Q(p_0_in51_in),
        .R(rd_reset));
FDSE \rd_nextgray_reg[4] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(\n_0_rd_addr_reg[4] ),
        .Q(p_0_in46_in),
        .S(rd_reset));
LUT2 #(
    .INIT(4'h6)) 
     \rd_truegray[0]_i_1 
       (.I0(\n_0_rd_addr_reg[1] ),
        .I1(\n_0_rd_addr_reg[0] ),
        .O(rd_nextgray0));
LUT2 #(
    .INIT(4'h6)) 
     \rd_truegray[1]_i_1 
       (.I0(\n_0_rd_addr_reg[2] ),
        .I1(\n_0_rd_addr_reg[1] ),
        .O(rd_nextgray018_out));
LUT2 #(
    .INIT(4'h6)) 
     \rd_truegray[2]_i_1 
       (.I0(\n_0_rd_addr_reg[3] ),
        .I1(\n_0_rd_addr_reg[2] ),
        .O(rd_nextgray020_out));
LUT2 #(
    .INIT(4'h6)) 
     \rd_truegray[3]_i_1 
       (.I0(\n_0_rd_addr_reg[4] ),
        .I1(\n_0_rd_addr_reg[3] ),
        .O(rd_nextgray022_out));
FDRE \rd_truegray_reg[0] 
       (.C(rd_clk),
        .CE(rd_clk_en),
        .D(rd_nextgray0),
        .Q(rd_truegray[0]),
        .R(rd_reset));
FDRE \rd_truegray_reg[1] 
       (.C(rd_clk),
        .CE(rd_clk_en),
        .D(rd_nextgray018_out),
        .Q(rd_truegray[1]),
        .R(rd_reset));
FDRE \rd_truegray_reg[2] 
       (.C(rd_clk),
        .CE(rd_clk_en),
        .D(rd_nextgray020_out),
        .Q(rd_truegray[2]),
        .R(rd_reset));
FDRE \rd_truegray_reg[3] 
       (.C(rd_clk),
        .CE(rd_clk_en),
        .D(rd_nextgray022_out),
        .Q(rd_truegray[3]),
        .R(rd_reset));
FDRE \rd_truegray_reg[4] 
       (.C(rd_clk),
        .CE(rd_clk_en),
        .D(\n_0_rd_addr_reg[4] ),
        .Q(rd_truegray[4]),
        .R(rd_reset));
(* SOFT_HLUTNM = "soft_lutpair3" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \wr_addr[0]_i_1 
       (.I0(\n_0_wr_addr_reg[0] ),
        .O(p_0_in__0[0]));
(* SOFT_HLUTNM = "soft_lutpair3" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \wr_addr[1]_i_1 
       (.I0(\n_0_wr_addr_reg[0] ),
        .I1(\n_0_wr_addr_reg[1] ),
        .O(p_0_in__0[1]));
(* SOFT_HLUTNM = "soft_lutpair2" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \wr_addr[2]_i_1 
       (.I0(\n_0_wr_addr_reg[0] ),
        .I1(\n_0_wr_addr_reg[1] ),
        .I2(\n_0_wr_addr_reg[2] ),
        .O(p_0_in__0[2]));
(* SOFT_HLUTNM = "soft_lutpair1" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \wr_addr[3]_i_1 
       (.I0(\n_0_wr_addr_reg[1] ),
        .I1(\n_0_wr_addr_reg[0] ),
        .I2(\n_0_wr_addr_reg[2] ),
        .I3(\n_0_wr_addr_reg[3] ),
        .O(p_0_in__0[3]));
(* SOFT_HLUTNM = "soft_lutpair1" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \wr_addr[4]_i_1 
       (.I0(\n_0_wr_addr_reg[2] ),
        .I1(\n_0_wr_addr_reg[0] ),
        .I2(\n_0_wr_addr_reg[1] ),
        .I3(\n_0_wr_addr_reg[3] ),
        .I4(\n_0_wr_addr_reg[4] ),
        .O(p_0_in__0[4]));
FDRE \wr_addr_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_0_in__0[0]),
        .Q(\n_0_wr_addr_reg[0] ),
        .R(wr_reset));
FDRE \wr_addr_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_0_in__0[1]),
        .Q(\n_0_wr_addr_reg[1] ),
        .R(wr_reset));
FDRE \wr_addr_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_0_in__0[2]),
        .Q(\n_0_wr_addr_reg[2] ),
        .R(wr_reset));
FDRE \wr_addr_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_0_in__0[3]),
        .Q(\n_0_wr_addr_reg[3] ),
        .R(wr_reset));
FDRE \wr_addr_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_0_in__0[4]),
        .Q(\n_0_wr_addr_reg[4] ),
        .R(wr_reset));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk0_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray[0]),
        .Q(wr_gray_rdclk0[0]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk0_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray[1]),
        .Q(wr_gray_rdclk0[1]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk0_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray[2]),
        .Q(wr_gray_rdclk0[2]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk0_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray[3]),
        .Q(wr_gray_rdclk0[3]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk0_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray[4]),
        .Q(wr_gray_rdclk0[4]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk1_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk0[0]),
        .Q(wr_gray_rdclk1[0]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk1_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk0[1]),
        .Q(wr_gray_rdclk1[1]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk1_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk0[2]),
        .Q(wr_gray_rdclk1[2]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk1_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk0[3]),
        .Q(wr_gray_rdclk1[3]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk1_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk0[4]),
        .Q(wr_gray_rdclk1[4]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk2_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk1[0]),
        .Q(wr_gray_rdclk2[0]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk2_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk1[1]),
        .Q(wr_gray_rdclk2[1]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk2_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk1[2]),
        .Q(wr_gray_rdclk2[2]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk2_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk1[3]),
        .Q(wr_gray_rdclk2[3]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk2_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk1[4]),
        .Q(wr_gray_rdclk2[4]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk2[0]),
        .Q(wr_gray_rdclk[0]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk2[1]),
        .Q(wr_gray_rdclk[1]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk2[2]),
        .Q(wr_gray_rdclk[2]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk2[3]),
        .Q(wr_gray_rdclk[3]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk2[4]),
        .Q(wr_gray_rdclk[4]),
        .R(\<const0> ));
FDSE \wr_gray_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\n_0_wr_nextgray_reg[0] ),
        .Q(wr_gray[0]),
        .S(wr_reset));
FDRE \wr_gray_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_0_in37_in),
        .Q(wr_gray[1]),
        .R(wr_reset));
FDRE \wr_gray_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_0_in32_in),
        .Q(wr_gray[2]),
        .R(wr_reset));
FDRE \wr_gray_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_0_in27_in),
        .Q(wr_gray[3]),
        .R(wr_reset));
FDSE \wr_gray_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_0_in23_in),
        .Q(wr_gray[4]),
        .S(wr_reset));
(* SOFT_HLUTNM = "soft_lutpair2" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \wr_nextgray[0]_i_1 
       (.I0(\n_0_wr_addr_reg[1] ),
        .I1(\n_0_wr_addr_reg[0] ),
        .O(p_4_out[0]));
LUT2 #(
    .INIT(4'h6)) 
     \wr_nextgray[1]_i_1 
       (.I0(\n_0_wr_addr_reg[2] ),
        .I1(\n_0_wr_addr_reg[1] ),
        .O(p_4_out[1]));
(* SOFT_HLUTNM = "soft_lutpair4" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \wr_nextgray[2]_i_1 
       (.I0(\n_0_wr_addr_reg[3] ),
        .I1(\n_0_wr_addr_reg[2] ),
        .O(p_4_out[2]));
(* SOFT_HLUTNM = "soft_lutpair4" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \wr_nextgray[3]_i_1 
       (.I0(\n_0_wr_addr_reg[4] ),
        .I1(\n_0_wr_addr_reg[3] ),
        .O(p_4_out[3]));
FDRE \wr_nextgray_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_4_out[0]),
        .Q(\n_0_wr_nextgray_reg[0] ),
        .R(wr_reset));
FDRE \wr_nextgray_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_4_out[1]),
        .Q(p_0_in37_in),
        .R(wr_reset));
FDRE \wr_nextgray_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_4_out[2]),
        .Q(p_0_in32_in),
        .R(wr_reset));
FDRE \wr_nextgray_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_4_out[3]),
        .Q(p_0_in27_in),
        .R(wr_reset));
FDSE \wr_nextgray_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\n_0_wr_addr_reg[4] ),
        .Q(p_0_in23_in),
        .S(wr_reset));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_asynch_fifo" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* KEEP_HIERARCHY = "true" *) 
(* WIDTH = "72" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_asynch_fifo__parameterized0
   (wr_clk,
    wr_clk_en,
    wr_reset,
    wr_en,
    wr_data,
    rd_clk,
    rd_clk_en,
    rd_reset,
    rd_en,
    full,
    empty,
    rd_data,
    fifo_wr_addr,
    fifo_rd_addr,
    status);
  input wr_clk;
  input wr_clk_en;
  input wr_reset;
  input wr_en;
  input [71:0]wr_data;
  input rd_clk;
  input rd_clk_en;
  input rd_reset;
  input rd_en;
  output full;
  output empty;
  output [71:0]rd_data;
  output [4:0]fifo_wr_addr;
  output [4:0]fifo_rd_addr;
  output [4:0]status;

  wire \<const0> ;
  wire S0;
  wire S00_out;
  wire S01_out;
  wire S02_out;
  wire S03_out;
  wire S04_out;
  wire S05_out;
  wire S06_out;
  wire S07_out;
  wire S08_out;
  wire S2;
  wire empty;
  wire empty_allow0;
  wire emptyg;
  wire fullg;
  wire n_0_empty_int_i_1;
  wire n_0_emuxcy3;
  wire n_0_fmuxcy3;
  wire n_0_full_int_i_1;
  wire n_0_full_int_reg;
  wire \n_0_rd_addr_reg[0] ;
  wire \n_0_rd_addr_reg[1] ;
  wire \n_0_rd_addr_reg[2] ;
  wire \n_0_rd_addr_reg[3] ;
  wire \n_0_rd_addr_reg[4] ;
  wire \n_0_rd_gray_reg[0] ;
  wire \n_0_rd_nextgray_reg[0] ;
  wire \n_0_status[4]_i_10 ;
  wire \n_0_status[4]_i_3 ;
  wire \n_0_status[4]_i_4 ;
  wire \n_0_status[4]_i_5 ;
  wire \n_0_status[4]_i_6 ;
  wire \n_0_status[4]_i_7 ;
  wire \n_0_status[4]_i_8 ;
  wire \n_0_status[4]_i_9 ;
  wire \n_0_wr_addr_reg[0] ;
  wire \n_0_wr_addr_reg[1] ;
  wire \n_0_wr_addr_reg[2] ;
  wire \n_0_wr_addr_reg[3] ;
  wire \n_0_wr_addr_reg[4] ;
  wire \n_0_wr_nextgray_reg[0] ;
  wire p_0_in23_in;
  wire p_0_in27_in;
  wire p_0_in32_in;
  wire p_0_in37_in;
  wire p_0_in46_in;
  wire p_0_in51_in;
  wire p_0_in56_in;
  wire p_0_in61_in;
  wire [4:0]p_0_in__0;
  wire [4:0]p_0_in__1;
  wire p_3_in49_in;
  wire p_3_in54_in;
  wire p_3_in59_in;
  wire p_3_in64_in;
  wire [3:0]p_4_out;
  wire [4:0]rag_writesync;
  wire [4:0]rag_writesync0;
  wire [4:0]rag_writesync1;
  wire [4:0]rag_writesync2;
  wire ram_wr_en;
  wire rd_clk;
  wire rd_clk_en;
  wire [71:0]rd_data;
  wire rd_en;
  wire [4:0]rd_lastgray;
  wire [4:0]rd_lastgray_wrclk;
  wire [4:0]rd_lastgray_wrclk0;
  wire [4:0]rd_lastgray_wrclk1;
  wire [4:0]rd_lastgray_wrclk2;
  wire rd_nextgray0;
  wire rd_nextgray018_out;
  wire rd_nextgray020_out;
  wire rd_nextgray022_out;
  wire rd_reset;
  wire [4:0]rd_truegray;
  wire [4:4]\^status ;
  wire [4:4]status0;
  wire [4:0]wr_addr_pipe;
  wire [4:0]wr_addr_pipe0;
  wire [4:0]wr_addr_pipe1;
  wire wr_clk;
  wire wr_clk_en;
  wire [71:0]wr_data;
  wire wr_en;
  wire [4:0]wr_gray;
  wire [4:0]wr_gray_rdclk;
  wire [4:0]wr_gray_rdclk0;
  wire [4:0]wr_gray_rdclk1;
  wire [4:0]wr_gray_rdclk2;
  wire wr_reset;
  wire [2:0]NLW_emuxcy0_CARRY4_CO_UNCONNECTED;
  wire [3:0]NLW_emuxcy0_CARRY4_O_UNCONNECTED;
  wire [3:1]NLW_emuxcy4_CARRY4_CO_UNCONNECTED;
  wire [3:1]NLW_emuxcy4_CARRY4_DI_UNCONNECTED;
  wire [3:0]NLW_emuxcy4_CARRY4_O_UNCONNECTED;
  wire [3:1]NLW_emuxcy4_CARRY4_S_UNCONNECTED;
  wire [2:0]NLW_fmuxcy0_CARRY4_CO_UNCONNECTED;
  wire [3:0]NLW_fmuxcy0_CARRY4_O_UNCONNECTED;
  wire [3:1]NLW_fmuxcy4_CARRY4_CO_UNCONNECTED;
  wire [3:1]NLW_fmuxcy4_CARRY4_DI_UNCONNECTED;
  wire [3:0]NLW_fmuxcy4_CARRY4_O_UNCONNECTED;
  wire [3:1]NLW_fmuxcy4_CARRY4_S_UNCONNECTED;

  assign fifo_rd_addr[4] = \<const0> ;
  assign fifo_rd_addr[3] = \<const0> ;
  assign fifo_rd_addr[2] = \<const0> ;
  assign fifo_rd_addr[1] = \<const0> ;
  assign fifo_rd_addr[0] = \<const0> ;
  assign fifo_wr_addr[4] = \<const0> ;
  assign fifo_wr_addr[3] = \<const0> ;
  assign fifo_wr_addr[2] = \<const0> ;
  assign fifo_wr_addr[1] = \<const0> ;
  assign fifo_wr_addr[0] = \<const0> ;
  assign full = \<const0> ;
  assign status[4] = \^status [4];
  assign status[3] = \<const0> ;
  assign status[2] = \<const0> ;
  assign status[1] = \<const0> ;
  assign status[0] = \<const0> ;
GND GND
       (.G(\<const0> ));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_dp_ram__parameterized0 dp_ram_i
       (.E(ram_wr_en),
        .I1(n_0_full_int_reg),
        .I2(empty),
        .I3({\n_0_wr_addr_reg[4] ,\n_0_wr_addr_reg[3] ,\n_0_wr_addr_reg[2] ,\n_0_wr_addr_reg[1] ,\n_0_wr_addr_reg[0] }),
        .Q({\n_0_rd_addr_reg[4] ,\n_0_rd_addr_reg[3] ,\n_0_rd_addr_reg[2] ,\n_0_rd_addr_reg[1] ,\n_0_rd_addr_reg[0] }),
        .rd_clk(rd_clk),
        .rd_clk_en(rd_clk_en),
        .rd_data(rd_data),
        .rd_en(rd_en),
        .wr_clk(wr_clk),
        .wr_clk_en(wr_clk_en),
        .wr_data(wr_data),
        .wr_en(wr_en));
LUT4 #(
    .INIT(16'hA8CC)) 
     empty_int_i_1
       (.I0(emptyg),
        .I1(empty),
        .I2(rd_en),
        .I3(rd_clk_en),
        .O(n_0_empty_int_i_1));
FDSE empty_int_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(n_0_empty_int_i_1),
        .Q(empty),
        .S(rd_reset));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 emuxcy0_CARRY4
       (.CI(1'b0),
        .CO({n_0_emuxcy3,NLW_emuxcy0_CARRY4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(NLW_emuxcy0_CARRY4_O_UNCONNECTED[3:0]),
        .S({S05_out,S06_out,S07_out,S08_out}));
LUT4 #(
    .INIT(16'h9A95)) 
     emuxcy0_i_1
       (.I0(wr_gray_rdclk[0]),
        .I1(\n_0_rd_gray_reg[0] ),
        .I2(empty),
        .I3(\n_0_rd_nextgray_reg[0] ),
        .O(S08_out));
LUT4 #(
    .INIT(16'h9A95)) 
     emuxcy1_i_1
       (.I0(wr_gray_rdclk[1]),
        .I1(p_3_in64_in),
        .I2(empty),
        .I3(p_0_in61_in),
        .O(S07_out));
LUT4 #(
    .INIT(16'h9A95)) 
     emuxcy2_i_1
       (.I0(wr_gray_rdclk[2]),
        .I1(p_3_in59_in),
        .I2(empty),
        .I3(p_0_in56_in),
        .O(S06_out));
LUT4 #(
    .INIT(16'h9A95)) 
     emuxcy3_i_1
       (.I0(wr_gray_rdclk[3]),
        .I1(p_3_in54_in),
        .I2(empty),
        .I3(p_0_in51_in),
        .O(S05_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 emuxcy4_CARRY4
       (.CI(n_0_emuxcy3),
        .CO({NLW_emuxcy4_CARRY4_CO_UNCONNECTED[3:1],emptyg}),
        .CYINIT(1'b0),
        .DI({NLW_emuxcy4_CARRY4_DI_UNCONNECTED[3:1],\<const0> }),
        .O(NLW_emuxcy4_CARRY4_O_UNCONNECTED[3:0]),
        .S({NLW_emuxcy4_CARRY4_S_UNCONNECTED[3:1],S04_out}));
LUT4 #(
    .INIT(16'h9A95)) 
     emuxcy4_i_1
       (.I0(wr_gray_rdclk[4]),
        .I1(p_3_in49_in),
        .I2(empty),
        .I3(p_0_in46_in),
        .O(S04_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 fmuxcy0_CARRY4
       (.CI(1'b0),
        .CO({n_0_fmuxcy3,NLW_fmuxcy0_CARRY4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O(NLW_fmuxcy0_CARRY4_O_UNCONNECTED[3:0]),
        .S({S00_out,S01_out,S02_out,S03_out}));
LUT4 #(
    .INIT(16'h9A95)) 
     fmuxcy0_i_1
       (.I0(rd_lastgray_wrclk[0]),
        .I1(wr_gray[0]),
        .I2(n_0_full_int_reg),
        .I3(\n_0_wr_nextgray_reg[0] ),
        .O(S03_out));
LUT4 #(
    .INIT(16'hA959)) 
     fmuxcy1_i_1
       (.I0(rd_lastgray_wrclk[1]),
        .I1(p_0_in37_in),
        .I2(n_0_full_int_reg),
        .I3(wr_gray[1]),
        .O(S02_out));
LUT4 #(
    .INIT(16'hA959)) 
     fmuxcy2_i_1
       (.I0(rd_lastgray_wrclk[2]),
        .I1(p_0_in32_in),
        .I2(n_0_full_int_reg),
        .I3(wr_gray[2]),
        .O(S01_out));
LUT4 #(
    .INIT(16'hA959)) 
     fmuxcy3_i_1
       (.I0(rd_lastgray_wrclk[3]),
        .I1(p_0_in27_in),
        .I2(n_0_full_int_reg),
        .I3(wr_gray[3]),
        .O(S00_out));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 fmuxcy4_CARRY4
       (.CI(n_0_fmuxcy3),
        .CO({NLW_fmuxcy4_CARRY4_CO_UNCONNECTED[3:1],fullg}),
        .CYINIT(1'b0),
        .DI({NLW_fmuxcy4_CARRY4_DI_UNCONNECTED[3:1],\<const0> }),
        .O(NLW_fmuxcy4_CARRY4_O_UNCONNECTED[3:0]),
        .S({NLW_fmuxcy4_CARRY4_S_UNCONNECTED[3:1],S0}));
LUT4 #(
    .INIT(16'hA959)) 
     fmuxcy4_i_1
       (.I0(rd_lastgray_wrclk[4]),
        .I1(p_0_in23_in),
        .I2(n_0_full_int_reg),
        .I3(wr_gray[4]),
        .O(S0));
LUT4 #(
    .INIT(16'hA8A0)) 
     full_int_i_1
       (.I0(fullg),
        .I1(wr_en),
        .I2(n_0_full_int_reg),
        .I3(wr_clk_en),
        .O(n_0_full_int_i_1));
FDRE #(
    .INIT(1'b0)) 
     full_int_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(n_0_full_int_i_1),
        .Q(n_0_full_int_reg),
        .R(wr_reset));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync0_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_truegray[0]),
        .Q(rag_writesync0[0]),
        .R(wr_reset));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync0_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_truegray[1]),
        .Q(rag_writesync0[1]),
        .R(wr_reset));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync0_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_truegray[2]),
        .Q(rag_writesync0[2]),
        .R(wr_reset));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync0_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_truegray[3]),
        .Q(rag_writesync0[3]),
        .R(wr_reset));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync0_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_truegray[4]),
        .Q(rag_writesync0[4]),
        .R(wr_reset));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync1_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync0[0]),
        .Q(rag_writesync1[0]),
        .R(wr_reset));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync1_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync0[1]),
        .Q(rag_writesync1[1]),
        .R(wr_reset));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync1_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync0[2]),
        .Q(rag_writesync1[2]),
        .R(wr_reset));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync1_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync0[3]),
        .Q(rag_writesync1[3]),
        .R(wr_reset));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync1_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync0[4]),
        .Q(rag_writesync1[4]),
        .R(wr_reset));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync2_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync1[0]),
        .Q(rag_writesync2[0]),
        .R(wr_reset));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync2_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync1[1]),
        .Q(rag_writesync2[1]),
        .R(wr_reset));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync2_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync1[2]),
        .Q(rag_writesync2[2]),
        .R(wr_reset));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync2_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync1[3]),
        .Q(rag_writesync2[3]),
        .R(wr_reset));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync2_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync1[4]),
        .Q(rag_writesync2[4]),
        .R(wr_reset));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync2[0]),
        .Q(rag_writesync[0]),
        .R(wr_reset));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync2[1]),
        .Q(rag_writesync[1]),
        .R(wr_reset));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync2[2]),
        .Q(rag_writesync[2]),
        .R(wr_reset));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync2[3]),
        .Q(rag_writesync[3]),
        .R(wr_reset));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rag_writesync_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rag_writesync2[4]),
        .Q(rag_writesync[4]),
        .R(wr_reset));
(* SOFT_HLUTNM = "soft_lutpair414" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \rd_addr[0]_i_1 
       (.I0(\n_0_rd_addr_reg[0] ),
        .O(p_0_in__1[0]));
(* SOFT_HLUTNM = "soft_lutpair414" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \rd_addr[1]_i_1 
       (.I0(\n_0_rd_addr_reg[0] ),
        .I1(\n_0_rd_addr_reg[1] ),
        .O(p_0_in__1[1]));
(* SOFT_HLUTNM = "soft_lutpair412" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \rd_addr[2]_i_1 
       (.I0(\n_0_rd_addr_reg[0] ),
        .I1(\n_0_rd_addr_reg[1] ),
        .I2(\n_0_rd_addr_reg[2] ),
        .O(p_0_in__1[2]));
(* SOFT_HLUTNM = "soft_lutpair410" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \rd_addr[3]_i_1 
       (.I0(\n_0_rd_addr_reg[1] ),
        .I1(\n_0_rd_addr_reg[0] ),
        .I2(\n_0_rd_addr_reg[2] ),
        .I3(\n_0_rd_addr_reg[3] ),
        .O(p_0_in__1[3]));
(* SOFT_HLUTNM = "soft_lutpair410" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \rd_addr[4]_i_1 
       (.I0(\n_0_rd_addr_reg[2] ),
        .I1(\n_0_rd_addr_reg[0] ),
        .I2(\n_0_rd_addr_reg[1] ),
        .I3(\n_0_rd_addr_reg[3] ),
        .I4(\n_0_rd_addr_reg[4] ),
        .O(p_0_in__1[4]));
FDRE \rd_addr_reg[0] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_0_in__1[0]),
        .Q(\n_0_rd_addr_reg[0] ),
        .R(rd_reset));
FDRE \rd_addr_reg[1] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_0_in__1[1]),
        .Q(\n_0_rd_addr_reg[1] ),
        .R(rd_reset));
FDRE \rd_addr_reg[2] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_0_in__1[2]),
        .Q(\n_0_rd_addr_reg[2] ),
        .R(rd_reset));
FDRE \rd_addr_reg[3] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_0_in__1[3]),
        .Q(\n_0_rd_addr_reg[3] ),
        .R(rd_reset));
FDRE \rd_addr_reg[4] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_0_in__1[4]),
        .Q(\n_0_rd_addr_reg[4] ),
        .R(rd_reset));
FDSE \rd_gray_reg[0] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(\n_0_rd_nextgray_reg[0] ),
        .Q(\n_0_rd_gray_reg[0] ),
        .S(rd_reset));
FDRE \rd_gray_reg[1] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_0_in61_in),
        .Q(p_3_in64_in),
        .R(rd_reset));
FDRE \rd_gray_reg[2] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_0_in56_in),
        .Q(p_3_in59_in),
        .R(rd_reset));
FDRE \rd_gray_reg[3] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_0_in51_in),
        .Q(p_3_in54_in),
        .R(rd_reset));
FDSE \rd_gray_reg[4] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_0_in46_in),
        .Q(p_3_in49_in),
        .S(rd_reset));
FDSE \rd_lastgray_reg[0] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(\n_0_rd_gray_reg[0] ),
        .Q(rd_lastgray[0]),
        .S(rd_reset));
FDSE \rd_lastgray_reg[1] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_3_in64_in),
        .Q(rd_lastgray[1]),
        .S(rd_reset));
FDRE \rd_lastgray_reg[2] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_3_in59_in),
        .Q(rd_lastgray[2]),
        .R(rd_reset));
FDRE \rd_lastgray_reg[3] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_3_in54_in),
        .Q(rd_lastgray[3]),
        .R(rd_reset));
FDSE \rd_lastgray_reg[4] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(p_3_in49_in),
        .Q(rd_lastgray[4]),
        .S(rd_reset));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk0_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray[0]),
        .Q(rd_lastgray_wrclk0[0]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk0_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray[1]),
        .Q(rd_lastgray_wrclk0[1]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk0_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray[2]),
        .Q(rd_lastgray_wrclk0[2]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk0_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray[3]),
        .Q(rd_lastgray_wrclk0[3]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk0_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray[4]),
        .Q(rd_lastgray_wrclk0[4]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk1_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk0[0]),
        .Q(rd_lastgray_wrclk1[0]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk1_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk0[1]),
        .Q(rd_lastgray_wrclk1[1]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk1_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk0[2]),
        .Q(rd_lastgray_wrclk1[2]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk1_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk0[3]),
        .Q(rd_lastgray_wrclk1[3]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk1_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk0[4]),
        .Q(rd_lastgray_wrclk1[4]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk2_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk1[0]),
        .Q(rd_lastgray_wrclk2[0]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk2_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk1[1]),
        .Q(rd_lastgray_wrclk2[1]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk2_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk1[2]),
        .Q(rd_lastgray_wrclk2[2]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk2_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk1[3]),
        .Q(rd_lastgray_wrclk2[3]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk2_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk1[4]),
        .Q(rd_lastgray_wrclk2[4]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk2[0]),
        .Q(rd_lastgray_wrclk[0]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk2[1]),
        .Q(rd_lastgray_wrclk[1]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk2[2]),
        .Q(rd_lastgray_wrclk[2]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk2[3]),
        .Q(rd_lastgray_wrclk[3]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \rd_lastgray_wrclk_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rd_lastgray_wrclk2[4]),
        .Q(rd_lastgray_wrclk[4]),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'h40)) 
     \rd_nextgray[4]_i_1 
       (.I0(empty),
        .I1(rd_en),
        .I2(rd_clk_en),
        .O(empty_allow0));
FDRE \rd_nextgray_reg[0] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(rd_nextgray0),
        .Q(\n_0_rd_nextgray_reg[0] ),
        .R(rd_reset));
FDRE \rd_nextgray_reg[1] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(rd_nextgray018_out),
        .Q(p_0_in61_in),
        .R(rd_reset));
FDRE \rd_nextgray_reg[2] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(rd_nextgray020_out),
        .Q(p_0_in56_in),
        .R(rd_reset));
FDRE \rd_nextgray_reg[3] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(rd_nextgray022_out),
        .Q(p_0_in51_in),
        .R(rd_reset));
FDSE \rd_nextgray_reg[4] 
       (.C(rd_clk),
        .CE(empty_allow0),
        .D(\n_0_rd_addr_reg[4] ),
        .Q(p_0_in46_in),
        .S(rd_reset));
(* SOFT_HLUTNM = "soft_lutpair412" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \rd_truegray[0]_i_1 
       (.I0(\n_0_rd_addr_reg[1] ),
        .I1(\n_0_rd_addr_reg[0] ),
        .O(rd_nextgray0));
LUT2 #(
    .INIT(4'h6)) 
     \rd_truegray[1]_i_1 
       (.I0(\n_0_rd_addr_reg[2] ),
        .I1(\n_0_rd_addr_reg[1] ),
        .O(rd_nextgray018_out));
(* SOFT_HLUTNM = "soft_lutpair413" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \rd_truegray[2]_i_1 
       (.I0(\n_0_rd_addr_reg[3] ),
        .I1(\n_0_rd_addr_reg[2] ),
        .O(rd_nextgray020_out));
(* SOFT_HLUTNM = "soft_lutpair413" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \rd_truegray[3]_i_1 
       (.I0(\n_0_rd_addr_reg[4] ),
        .I1(\n_0_rd_addr_reg[3] ),
        .O(rd_nextgray022_out));
FDRE \rd_truegray_reg[0] 
       (.C(rd_clk),
        .CE(rd_clk_en),
        .D(rd_nextgray0),
        .Q(rd_truegray[0]),
        .R(rd_reset));
FDRE \rd_truegray_reg[1] 
       (.C(rd_clk),
        .CE(rd_clk_en),
        .D(rd_nextgray018_out),
        .Q(rd_truegray[1]),
        .R(rd_reset));
FDRE \rd_truegray_reg[2] 
       (.C(rd_clk),
        .CE(rd_clk_en),
        .D(rd_nextgray020_out),
        .Q(rd_truegray[2]),
        .R(rd_reset));
FDRE \rd_truegray_reg[3] 
       (.C(rd_clk),
        .CE(rd_clk_en),
        .D(rd_nextgray022_out),
        .Q(rd_truegray[3]),
        .R(rd_reset));
FDRE \rd_truegray_reg[4] 
       (.C(rd_clk),
        .CE(rd_clk_en),
        .D(\n_0_rd_addr_reg[4] ),
        .Q(rd_truegray[4]),
        .R(rd_reset));
LUT1 #(
    .INIT(2'h1)) 
     \status[4]_i_1 
       (.I0(n_0_full_int_reg),
        .O(S2));
LUT6 #(
    .INIT(64'h5115700715510770)) 
     \status[4]_i_10 
       (.I0(wr_addr_pipe[1]),
        .I1(wr_addr_pipe[0]),
        .I2(\n_0_status[4]_i_3 ),
        .I3(rag_writesync[2]),
        .I4(rag_writesync[0]),
        .I5(rag_writesync[1]),
        .O(\n_0_status[4]_i_10 ));
LUT6 #(
    .INIT(64'h22A3BBBBDD5C4444)) 
     \status[4]_i_2 
       (.I0(wr_addr_pipe[3]),
        .I1(\n_0_status[4]_i_3 ),
        .I2(rag_writesync[2]),
        .I3(\n_0_status[4]_i_4 ),
        .I4(\n_0_status[4]_i_5 ),
        .I5(\n_0_status[4]_i_6 ),
        .O(status0));
LUT2 #(
    .INIT(4'h6)) 
     \status[4]_i_3 
       (.I0(rag_writesync[3]),
        .I1(rag_writesync[4]),
        .O(\n_0_status[4]_i_3 ));
LUT5 #(
    .INIT(32'h0000F900)) 
     \status[4]_i_4 
       (.I0(rag_writesync[1]),
        .I1(\n_0_status[4]_i_7 ),
        .I2(\n_0_status[4]_i_8 ),
        .I3(\n_0_status[4]_i_9 ),
        .I4(wr_addr_pipe[2]),
        .O(\n_0_status[4]_i_4 ));
LUT2 #(
    .INIT(4'hB)) 
     \status[4]_i_5 
       (.I0(\n_0_status[4]_i_10 ),
        .I1(wr_addr_pipe[2]),
        .O(\n_0_status[4]_i_5 ));
LUT2 #(
    .INIT(4'h6)) 
     \status[4]_i_6 
       (.I0(rag_writesync[4]),
        .I1(wr_addr_pipe[4]),
        .O(\n_0_status[4]_i_6 ));
LUT3 #(
    .INIT(8'h69)) 
     \status[4]_i_7 
       (.I0(rag_writesync[2]),
        .I1(rag_writesync[4]),
        .I2(rag_writesync[3]),
        .O(\n_0_status[4]_i_7 ));
LUT6 #(
    .INIT(64'h0110100110010110)) 
     \status[4]_i_8 
       (.I0(wr_addr_pipe[1]),
        .I1(wr_addr_pipe[0]),
        .I2(\n_0_status[4]_i_3 ),
        .I3(rag_writesync[2]),
        .I4(rag_writesync[0]),
        .I5(rag_writesync[1]),
        .O(\n_0_status[4]_i_8 ));
LUT5 #(
    .INIT(32'h373B3B37)) 
     \status[4]_i_9 
       (.I0(\n_0_status[4]_i_7 ),
        .I1(wr_addr_pipe[1]),
        .I2(wr_addr_pipe[0]),
        .I3(rag_writesync[0]),
        .I4(rag_writesync[1]),
        .O(\n_0_status[4]_i_9 ));
FDRE \status_reg[4] 
       (.C(wr_clk),
        .CE(S2),
        .D(status0),
        .Q(\^status ),
        .R(wr_reset));
LUT1 #(
    .INIT(2'h1)) 
     \wr_addr[0]_i_1 
       (.I0(\n_0_wr_addr_reg[0] ),
        .O(p_0_in__0[0]));
LUT2 #(
    .INIT(4'h6)) 
     \wr_addr[1]_i_1 
       (.I0(\n_0_wr_addr_reg[0] ),
        .I1(\n_0_wr_addr_reg[1] ),
        .O(p_0_in__0[1]));
LUT3 #(
    .INIT(8'h78)) 
     \wr_addr[2]_i_1 
       (.I0(\n_0_wr_addr_reg[0] ),
        .I1(\n_0_wr_addr_reg[1] ),
        .I2(\n_0_wr_addr_reg[2] ),
        .O(p_0_in__0[2]));
(* SOFT_HLUTNM = "soft_lutpair411" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \wr_addr[3]_i_1 
       (.I0(\n_0_wr_addr_reg[1] ),
        .I1(\n_0_wr_addr_reg[0] ),
        .I2(\n_0_wr_addr_reg[2] ),
        .I3(\n_0_wr_addr_reg[3] ),
        .O(p_0_in__0[3]));
(* SOFT_HLUTNM = "soft_lutpair411" *) 
   LUT5 #(
    .INIT(32'h7FFF8000)) 
     \wr_addr[4]_i_1 
       (.I0(\n_0_wr_addr_reg[2] ),
        .I1(\n_0_wr_addr_reg[0] ),
        .I2(\n_0_wr_addr_reg[1] ),
        .I3(\n_0_wr_addr_reg[3] ),
        .I4(\n_0_wr_addr_reg[4] ),
        .O(p_0_in__0[4]));
FDRE \wr_addr_pipe0_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\n_0_wr_addr_reg[0] ),
        .Q(wr_addr_pipe0[0]),
        .R(wr_reset));
FDRE \wr_addr_pipe0_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\n_0_wr_addr_reg[1] ),
        .Q(wr_addr_pipe0[1]),
        .R(wr_reset));
FDRE \wr_addr_pipe0_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\n_0_wr_addr_reg[2] ),
        .Q(wr_addr_pipe0[2]),
        .R(wr_reset));
FDRE \wr_addr_pipe0_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\n_0_wr_addr_reg[3] ),
        .Q(wr_addr_pipe0[3]),
        .R(wr_reset));
FDRE \wr_addr_pipe0_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\n_0_wr_addr_reg[4] ),
        .Q(wr_addr_pipe0[4]),
        .R(wr_reset));
FDRE \wr_addr_pipe1_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_addr_pipe0[0]),
        .Q(wr_addr_pipe1[0]),
        .R(wr_reset));
FDRE \wr_addr_pipe1_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_addr_pipe0[1]),
        .Q(wr_addr_pipe1[1]),
        .R(wr_reset));
FDRE \wr_addr_pipe1_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_addr_pipe0[2]),
        .Q(wr_addr_pipe1[2]),
        .R(wr_reset));
FDRE \wr_addr_pipe1_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_addr_pipe0[3]),
        .Q(wr_addr_pipe1[3]),
        .R(wr_reset));
FDRE \wr_addr_pipe1_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_addr_pipe0[4]),
        .Q(wr_addr_pipe1[4]),
        .R(wr_reset));
FDRE \wr_addr_pipe_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_addr_pipe1[0]),
        .Q(wr_addr_pipe[0]),
        .R(wr_reset));
FDRE \wr_addr_pipe_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_addr_pipe1[1]),
        .Q(wr_addr_pipe[1]),
        .R(wr_reset));
FDRE \wr_addr_pipe_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_addr_pipe1[2]),
        .Q(wr_addr_pipe[2]),
        .R(wr_reset));
FDRE \wr_addr_pipe_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_addr_pipe1[3]),
        .Q(wr_addr_pipe[3]),
        .R(wr_reset));
FDRE \wr_addr_pipe_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(wr_addr_pipe1[4]),
        .Q(wr_addr_pipe[4]),
        .R(wr_reset));
FDRE \wr_addr_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_0_in__0[0]),
        .Q(\n_0_wr_addr_reg[0] ),
        .R(wr_reset));
FDRE \wr_addr_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_0_in__0[1]),
        .Q(\n_0_wr_addr_reg[1] ),
        .R(wr_reset));
FDRE \wr_addr_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_0_in__0[2]),
        .Q(\n_0_wr_addr_reg[2] ),
        .R(wr_reset));
FDRE \wr_addr_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_0_in__0[3]),
        .Q(\n_0_wr_addr_reg[3] ),
        .R(wr_reset));
FDRE \wr_addr_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_0_in__0[4]),
        .Q(\n_0_wr_addr_reg[4] ),
        .R(wr_reset));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk0_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray[0]),
        .Q(wr_gray_rdclk0[0]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk0_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray[1]),
        .Q(wr_gray_rdclk0[1]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk0_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray[2]),
        .Q(wr_gray_rdclk0[2]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk0_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray[3]),
        .Q(wr_gray_rdclk0[3]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk0_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray[4]),
        .Q(wr_gray_rdclk0[4]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk1_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk0[0]),
        .Q(wr_gray_rdclk1[0]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk1_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk0[1]),
        .Q(wr_gray_rdclk1[1]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk1_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk0[2]),
        .Q(wr_gray_rdclk1[2]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk1_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk0[3]),
        .Q(wr_gray_rdclk1[3]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk1_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk0[4]),
        .Q(wr_gray_rdclk1[4]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk2_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk1[0]),
        .Q(wr_gray_rdclk2[0]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk2_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk1[1]),
        .Q(wr_gray_rdclk2[1]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk2_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk1[2]),
        .Q(wr_gray_rdclk2[2]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk2_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk1[3]),
        .Q(wr_gray_rdclk2[3]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk2_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk1[4]),
        .Q(wr_gray_rdclk2[4]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk2[0]),
        .Q(wr_gray_rdclk[0]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk2[1]),
        .Q(wr_gray_rdclk[1]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk2[2]),
        .Q(wr_gray_rdclk[2]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk2[3]),
        .Q(wr_gray_rdclk[3]),
        .R(\<const0> ));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE \wr_gray_rdclk_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(wr_gray_rdclk2[4]),
        .Q(wr_gray_rdclk[4]),
        .R(\<const0> ));
FDSE \wr_gray_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\n_0_wr_nextgray_reg[0] ),
        .Q(wr_gray[0]),
        .S(wr_reset));
FDRE \wr_gray_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_0_in37_in),
        .Q(wr_gray[1]),
        .R(wr_reset));
FDRE \wr_gray_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_0_in32_in),
        .Q(wr_gray[2]),
        .R(wr_reset));
FDRE \wr_gray_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_0_in27_in),
        .Q(wr_gray[3]),
        .R(wr_reset));
FDSE \wr_gray_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_0_in23_in),
        .Q(wr_gray[4]),
        .S(wr_reset));
LUT2 #(
    .INIT(4'h6)) 
     \wr_nextgray[0]_i_1 
       (.I0(\n_0_wr_addr_reg[1] ),
        .I1(\n_0_wr_addr_reg[0] ),
        .O(p_4_out[0]));
LUT2 #(
    .INIT(4'h6)) 
     \wr_nextgray[1]_i_1 
       (.I0(\n_0_wr_addr_reg[2] ),
        .I1(\n_0_wr_addr_reg[1] ),
        .O(p_4_out[1]));
LUT2 #(
    .INIT(4'h6)) 
     \wr_nextgray[2]_i_1 
       (.I0(\n_0_wr_addr_reg[3] ),
        .I1(\n_0_wr_addr_reg[2] ),
        .O(p_4_out[2]));
LUT2 #(
    .INIT(4'h6)) 
     \wr_nextgray[3]_i_1 
       (.I0(\n_0_wr_addr_reg[4] ),
        .I1(\n_0_wr_addr_reg[3] ),
        .O(p_4_out[3]));
FDRE \wr_nextgray_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_4_out[0]),
        .Q(\n_0_wr_nextgray_reg[0] ),
        .R(wr_reset));
FDRE \wr_nextgray_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_4_out[1]),
        .Q(p_0_in37_in),
        .R(wr_reset));
FDRE \wr_nextgray_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_4_out[2]),
        .Q(p_0_in32_in),
        .R(wr_reset));
FDRE \wr_nextgray_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(p_4_out[3]),
        .Q(p_0_in27_in),
        .R(wr_reset));
FDSE \wr_nextgray_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en),
        .D(\n_0_wr_addr_reg[4] ),
        .Q(p_0_in23_in),
        .S(wr_reset));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_baser_gen" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_baser_gen__parameterized0
   (SR,
    drp_den,
    drp_daddr,
    drp_di,
    rxphy_ts_align,
    O1,
    core_status,
    mdio_out,
    mdio_tri,
    loopback_ctrl,
    drp_req,
    drp_dwe,
    rx_prbs31_en,
    tx_disable,
    tx_prbs31_en,
    gt_txd,
    gt_txc,
    gt_slip,
    clear_rx_prbs_err_count,
    core_in_testmode,
    xgmii_rxd,
    xgmii_rxc,
    txreset322,
    reset,
    pma_pmd_type,
    prtad,
    clk156,
    txusrclk2,
    rxusrclk2,
    signal_detect,
    rxreset322,
    areset_clk156,
    drp_drpdo,
    dclk,
    drp_drdy,
    drp_gnt,
    dclk_reset,
    mdc,
    mdio_in,
    resetdone,
    xgmii_txd,
    xgmii_txc,
    gt_rxc,
    gt_rxd);
  output [0:0]SR;
  output drp_den;
  output [15:0]drp_daddr;
  output [15:0]drp_di;
  output rxphy_ts_align;
  output O1;
  output [0:0]core_status;
  output mdio_out;
  output mdio_tri;
  output [0:0]loopback_ctrl;
  output drp_req;
  output drp_dwe;
  output rx_prbs31_en;
  output tx_disable;
  output tx_prbs31_en;
  output [31:0]gt_txd;
  output [7:0]gt_txc;
  output gt_slip;
  output clear_rx_prbs_err_count;
  output core_in_testmode;
  output [63:0]xgmii_rxd;
  output [7:0]xgmii_rxc;
  input txreset322;
  input reset;
  input [2:0]pma_pmd_type;
  input [4:0]prtad;
  input clk156;
  input txusrclk2;
  input rxusrclk2;
  input signal_detect;
  input rxreset322;
  input areset_clk156;
  input [15:0]drp_drpdo;
  input dclk;
  input drp_drdy;
  input drp_gnt;
  input dclk_reset;
  input mdc;
  input mdio_in;
  input resetdone;
  input [63:0]xgmii_txd;
  input [7:0]xgmii_txc;
  input [3:0]gt_rxc;
  input [31:0]gt_rxd;

  wire O1;
  wire [0:0]SR;
  wire areset_clk156;
  wire clear_rx_prbs_err_count;
  wire clk156;
  wire core_in_testmode;
  wire [0:0]core_status;
  wire dclk;
  wire dclk_reset;
  wire [15:0]drp_daddr;
  wire drp_den;
  wire [15:0]drp_di;
  wire drp_drdy;
  wire [15:0]drp_drpdo;
  wire drp_dwe;
  wire drp_gnt;
  wire drp_req;
  wire [3:0]gt_rxc;
  wire [31:0]gt_rxd;
  wire gt_slip;
  wire [7:0]gt_txc;
  wire [31:0]gt_txd;
  wire [0:0]loopback_ctrl;
  wire mdc;
  wire mdio_in;
  wire mdio_out;
  wire mdio_tri;
  wire [2:0]pma_pmd_type;
  wire [4:0]prtad;
  wire reset;
  wire resetdone;
  wire rx_prbs31_en;
  wire rxphy_ts_align;
  wire rxreset322;
  wire rxusrclk2;
  wire signal_detect;
  wire tx_disable;
  wire tx_prbs31_en;
  wire txreset322;
  wire txusrclk2;
  wire [7:0]xgmii_rxc;
  wire [63:0]xgmii_rxd;
  wire [7:0]xgmii_txc;
  wire [63:0]xgmii_txd;

ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_baser_top ten_gig_eth_pcs_pma_inst
       (.O1(SR),
        .O2(O1),
        .areset_clk156(areset_clk156),
        .clear_rx_prbs_err_count(clear_rx_prbs_err_count),
        .clk156(clk156),
        .core_in_testmode(core_in_testmode),
        .core_status(core_status),
        .dclk(dclk),
        .dclk_reset(dclk_reset),
        .drp_daddr(drp_daddr),
        .drp_den(drp_den),
        .drp_di(drp_di),
        .drp_drdy(drp_drdy),
        .drp_drpdo(drp_drpdo),
        .drp_dwe(drp_dwe),
        .drp_gnt(drp_gnt),
        .drp_req(drp_req),
        .gt_rxc(gt_rxc),
        .gt_rxd(gt_rxd),
        .gt_slip(gt_slip),
        .gt_txc(gt_txc),
        .gt_txd(gt_txd),
        .loopback_ctrl(loopback_ctrl),
        .mdc(mdc),
        .mdio_in(mdio_in),
        .mdio_out(mdio_out),
        .mdio_tri(mdio_tri),
        .pma_pmd_type(pma_pmd_type),
        .prtad(prtad),
        .reset(reset),
        .resetdone(resetdone),
        .rx_prbs31_en(rx_prbs31_en),
        .rxphy_ts_align(rxphy_ts_align),
        .rxreset322(rxreset322),
        .rxusrclk2(rxusrclk2),
        .signal_detect(signal_detect),
        .tx_disable(tx_disable),
        .tx_prbs31_en(tx_prbs31_en),
        .txreset322(txreset322),
        .txusrclk2(txusrclk2),
        .xgmii_rxc(xgmii_rxc),
        .xgmii_rxd(xgmii_rxd),
        .xgmii_txc(xgmii_txc),
        .xgmii_txd(xgmii_txd));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_baser_top" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_baser_top
   (O1,
    drp_den,
    drp_daddr,
    drp_di,
    rxphy_ts_align,
    O2,
    core_status,
    mdio_out,
    mdio_tri,
    loopback_ctrl,
    drp_req,
    drp_dwe,
    rx_prbs31_en,
    tx_disable,
    tx_prbs31_en,
    gt_txd,
    gt_txc,
    gt_slip,
    clear_rx_prbs_err_count,
    core_in_testmode,
    xgmii_rxd,
    xgmii_rxc,
    txreset322,
    reset,
    pma_pmd_type,
    prtad,
    clk156,
    txusrclk2,
    rxusrclk2,
    signal_detect,
    rxreset322,
    areset_clk156,
    drp_drpdo,
    dclk,
    drp_drdy,
    drp_gnt,
    dclk_reset,
    mdc,
    mdio_in,
    resetdone,
    xgmii_txd,
    xgmii_txc,
    gt_rxc,
    gt_rxd);
  output O1;
  output drp_den;
  output [15:0]drp_daddr;
  output [15:0]drp_di;
  output rxphy_ts_align;
  output O2;
  output [0:0]core_status;
  output mdio_out;
  output mdio_tri;
  output [0:0]loopback_ctrl;
  output drp_req;
  output drp_dwe;
  output rx_prbs31_en;
  output tx_disable;
  output tx_prbs31_en;
  output [31:0]gt_txd;
  output [7:0]gt_txc;
  output gt_slip;
  output clear_rx_prbs_err_count;
  output core_in_testmode;
  output [63:0]xgmii_rxd;
  output [7:0]xgmii_rxc;
  input txreset322;
  input reset;
  input [2:0]pma_pmd_type;
  input [4:0]prtad;
  input clk156;
  input txusrclk2;
  input rxusrclk2;
  input signal_detect;
  input rxreset322;
  input areset_clk156;
  input [15:0]drp_drpdo;
  input dclk;
  input drp_drdy;
  input drp_gnt;
  input dclk_reset;
  input mdc;
  input mdio_in;
  input resetdone;
  input [63:0]xgmii_txd;
  input [7:0]xgmii_txc;
  input [3:0]gt_rxc;
  input [31:0]gt_rxd;

  wire O1;
  wire O2;
  wire areset_clk156;
  wire b_lock;
  wire ber_count_inc;
  wire clear_rx_prbs_err_count;
  wire clear_rx_prbs_err_count0;
  wire clear_test_pattern_err_count;
  wire clear_test_pattern_err_count_reg;
  wire clear_test_pattern_error_count;
  wire clk156;
  wire core_in_testmode;
  wire [0:0]core_status;
  wire dclk;
  wire dclk_reset;
  wire [15:0]drp_daddr;
  wire drp_den;
  wire [15:0]drp_di;
  wire drp_drdy;
  wire [15:0]drp_drpdo;
  wire drp_dwe;
  wire drp_gnt;
  wire drp_req;
(* RTL_KEEP = "true" *)   wire eq_rxusrclk2_en156;
  wire err_block_count_inc;
  wire [3:0]gt_rxc;
  wire [31:0]gt_rxd;
  wire gt_slip;
  wire gt_slip_int;
  wire gt_slip_reg__0;
  wire [7:0]gt_txc;
  wire [6:0]gt_txc_mux;
  wire [31:0]gt_txd;
  wire [31:0]gt_txd_mux;
  wire hiber;
  wire [0:0]loopback_ctrl;
  wire mcp1_gt_slip_int_reg;
  wire [65:0]mcp1_rx_66_raw;
  wire mdc;
  wire mdio_in;
  wire mdio_out;
  wire mdio_tri;
  wire n_0_gt_slip_i_1;
  wire n_0_mcp1_ignore_next_mismatch_i_10;
  wire n_0_mcp1_ignore_next_mismatch_i_11;
  wire n_0_mcp1_ignore_next_mismatch_i_7;
  wire n_0_mcp1_ignore_next_mismatch_i_8;
  wire \n_10_G_7SERIES_RXRATECOUNTER.rxratecounter_i ;
  wire n_10_pcs_top_i;
  wire \n_11_G_7SERIES_RXRATECOUNTER.rxratecounter_i ;
  wire \n_12_G_7SERIES_RXRATECOUNTER.rxratecounter_i ;
  wire \n_13_G_7SERIES_RXRATECOUNTER.rxratecounter_i ;
  wire n_146_pcs_top_i;
  wire n_147_pcs_top_i;
  wire n_148_pcs_top_i;
  wire n_149_pcs_top_i;
  wire \n_14_G_7SERIES_RXRATECOUNTER.rxratecounter_i ;
  wire n_150_pcs_top_i;
  wire n_151_pcs_top_i;
  wire n_152_pcs_top_i;
  wire n_153_pcs_top_i;
  wire n_154_pcs_top_i;
  wire n_155_pcs_top_i;
  wire n_156_pcs_top_i;
  wire \n_15_G_7SERIES_RXRATECOUNTER.rxratecounter_i ;
  wire n_165_pcs_top_i;
  wire n_166_pcs_top_i;
  wire n_167_pcs_top_i;
  wire n_168_pcs_top_i;
  wire n_169_pcs_top_i;
  wire \n_16_G_7SERIES_RXRATECOUNTER.rxratecounter_i ;
  wire n_170_pcs_top_i;
  wire n_171_pcs_top_i;
  wire n_172_management_inst;
  wire n_172_pcs_top_i;
  wire n_173_management_inst;
  wire n_173_pcs_top_i;
  wire n_174_pcs_top_i;
  wire n_175_pcs_top_i;
  wire n_176_pcs_top_i;
  wire \n_17_G_7SERIES_RXRATECOUNTER.rxratecounter_i ;
  wire n_1_clk156_txusrclk2_resyncs_i;
  wire n_1_pcs_top_i;
  wire \n_2_G_7SERIES_RXRATECOUNTER.rxratecounter_i ;
  wire \n_3_G_7SERIES_RXRATECOUNTER.rxratecounter_i ;
  wire n_3_clk156_rxusrclk2_resyncs_i;
  wire \n_4_G_7SERIES_RXRATECOUNTER.rxratecounter_i ;
  wire n_4_clk156_rxusrclk2_resyncs_i;
  wire \n_5_G_7SERIES_RXRATECOUNTER.rxratecounter_i ;
  wire \n_6_G_7SERIES_RXRATECOUNTER.rxratecounter_i ;
  wire \n_7_G_7SERIES_RXRATECOUNTER.rxratecounter_i ;
  wire n_81_pcs_top_i;
  wire \n_8_G_7SERIES_RXRATECOUNTER.rxratecounter_i ;
  wire \n_9_G_7SERIES_RXRATECOUNTER.rxratecounter_i ;
  wire pcs_ber_count_control_core_int;
  wire pcs_error_block_count_control_core_int;
  wire pcs_hi_ber_core_int;
  wire pcs_loopback_core_int;
  wire pcs_reset_core_reg;
  wire pcs_rx_link_up_core_reg;
  wire pcs_rx_link_up_core_sync_int;
  wire pcs_rxreset;
  wire pcs_rxreset_int;
  wire pcs_test_pattern_error_count_control_core_int;
  wire [57:0]pcs_test_pattern_seedA_core_int;
  wire [57:0]pcs_test_pattern_seedB_core_int;
  wire pma_pmd_reset_clear_core_intr;
  wire pma_pmd_status_tx_fault_core_int;
  wire [2:0]pma_pmd_type;
  wire prbs31_rx_enable_core_int;
  wire prbs31_rx_enable_core_reg;
  wire prbs31_tx_enable_core_int;
  wire prbs31_tx_enable_core_reg;
  wire [4:0]prtad;
  wire reset;
  wire resetdone;
  wire [33:0]rx_34_gt;
  wire rx_66_out_reg0;
  wire [65:0]rx_66_raw_int;
  wire [64:62]\rx_pcs_i/rx_66_enc ;
  wire [2:2]\rx_pcs_i/rx_decoder_i/DecodeWord ;
  wire [2:2]\rx_pcs_i/rx_decoder_i/DecodeWord0 ;
  wire [2:2]\rx_pcs_i/rx_decoder_i/DecodeWord1 ;
  wire [2:2]\rx_pcs_i/rx_decoder_i/DecodeWord6 ;
  wire rx_prbs31_en;
  wire rx_test_mode_int;
  wire rx_test_mode_int_reg;
  wire rx_test_patt_sel_int;
  wire rx_test_pattern_enable_core_int;
  wire [7:0]rx_xgmii_ctrl_int;
  wire [63:0]rx_xgmii_data_int;
  wire rxdatavalid;
  wire rxheadervalid;
  wire rxphy_ts_align;
  wire rxreset322;
  wire rxusrclk2;
  wire rxusrclk2_en156;
  wire signal_detect;
  wire signal_detect_sync;
  wire test_data_patt_sel_int;
  wire test_patt_sel_int;
  wire [15:0]timer_125us_cycles_core_int;
  wire [65:0]tx_66_scr_int;
  wire tx_disable;
  wire tx_disable_int;
  wire \tx_pcs_i/pcs_scramble_i/new_tx_test_seed ;
  wire [0:0]\tx_pcs_i/tx_66_enc_fsm ;
  wire [0:0]\tx_pcs_i/tx_test_patt_seed_sel ;
  wire tx_prbs31_en;
  wire tx_test_pattern_enable_core_int;
  wire txreset322;
  wire [5:0]txsequence;
  wire txusrclk2;
  wire [7:0]xgmii_rxc;
  wire [63:0]xgmii_rxd;
  wire [7:0]xgmii_txc;
(* DONT_TOUCH *) (* equivalent_register_removal = "no" *)   wire [7:0]xgmii_txc_reg;
(* DONT_TOUCH *) (* equivalent_register_removal = "no" *)   wire [7:0]xgmii_txc_reg2;
  wire [63:0]xgmii_txd;
(* DONT_TOUCH *) (* equivalent_register_removal = "no" *)   wire [63:0]xgmii_txd_reg;
(* DONT_TOUCH *) (* equivalent_register_removal = "no" *)   wire [63:0]xgmii_txd_reg2;

ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_rxratecounter \G_7SERIES_RXRATECOUNTER.rxratecounter_i 
       (.D(rx_66_raw_int),
        .DecodeWord(\rx_pcs_i/rx_decoder_i/DecodeWord ),
        .DecodeWord0(\rx_pcs_i/rx_decoder_i/DecodeWord0 ),
        .DecodeWord1(\rx_pcs_i/rx_decoder_i/DecodeWord1 ),
        .DecodeWord6(\rx_pcs_i/rx_decoder_i/DecodeWord6 ),
        .E(\n_2_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .I1(n_1_pcs_top_i),
        .I2(rx_66_out_reg0),
        .O1(eq_rxusrclk2_en156),
        .O10(\n_15_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .O11(\n_16_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .O12(\n_17_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .O2({\n_3_G_7SERIES_RXRATECOUNTER.rxratecounter_i ,\n_4_G_7SERIES_RXRATECOUNTER.rxratecounter_i }),
        .O3({\n_5_G_7SERIES_RXRATECOUNTER.rxratecounter_i ,\n_6_G_7SERIES_RXRATECOUNTER.rxratecounter_i }),
        .O4({\n_7_G_7SERIES_RXRATECOUNTER.rxratecounter_i ,\n_8_G_7SERIES_RXRATECOUNTER.rxratecounter_i }),
        .O5(\n_9_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .O6(\n_10_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .O7(\n_11_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .O8(\n_12_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .O9(\n_14_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .Q(rx_34_gt),
        .SR(\n_13_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .rxdatavalid(rxdatavalid),
        .rxheadervalid(rxheadervalid),
        .rxusrclk2(rxusrclk2),
        .rxusrclk2_en156(rxusrclk2_en156));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_txratefifo \G_7SERIES_TXFIFO.txratefifo_i 
       (.D(gt_txd_mux),
        .I1(n_1_clk156_txusrclk2_resyncs_i),
        .O1(gt_txc_mux[1:0]),
        .Q({txsequence[5],gt_txc_mux[6:5],txsequence[2:0]}),
        .clk156(clk156),
        .fifo_full(pma_pmd_status_tx_fault_core_int),
        .reset(reset),
        .tx_66_fifo(tx_66_scr_int),
        .txreset322(txreset322),
        .txusrclk2(txusrclk2));
FDRE clear_rx_prbs_err_count_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(clear_rx_prbs_err_count0),
        .Q(clear_rx_prbs_err_count),
        .R(1'b0));
FDRE clear_test_pattern_err_count_reg_reg
       (.C(clk156),
        .CE(1'b1),
        .D(clear_test_pattern_err_count),
        .Q(clear_test_pattern_err_count_reg),
        .R(1'b0));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer clk156_rxusrclk2_resets_resyncs_i
       (.pcs_reset_core_reg(pcs_reset_core_reg),
        .pcs_rxreset_int(pcs_rxreset_int),
        .rxreset(pcs_rxreset),
        .rxreset322(rxreset322),
        .rxusrclk2(rxusrclk2));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_resyncs_en clk156_rxusrclk2_resyncs2_i
       (.clear_test_pattern_err_count_reg(clear_test_pattern_err_count_reg),
        .clear_test_pattern_error_count(clear_test_pattern_error_count),
        .rxusrclk2(rxusrclk2),
        .rxusrclk2_en156(rxusrclk2_en156));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_coherent_resyncs_en__parameterized0 clk156_rxusrclk2_resyncs_i
       (.E(\n_8_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .O1(n_4_clk156_rxusrclk2_resyncs_i),
        .clear_rx_prbs_err_count0(clear_rx_prbs_err_count0),
        .clear_test_pattern_error_count(clear_test_pattern_error_count),
        .data_pattern_select_core(test_data_patt_sel_int),
        .out({rx_prbs31_en,rx_test_mode_int,rx_test_patt_sel_int,n_3_clk156_rxusrclk2_resyncs_i}),
        .pcs_rxreset_int(pcs_rxreset_int),
        .prbs31_rx_enable_core_reg(prbs31_rx_enable_core_reg),
        .rx_test_pattern_enable_core(rx_test_pattern_enable_core_int),
        .rxreset322(rxreset322),
        .rxusrclk2(rxusrclk2),
        .rxusrclk2_en156(rxusrclk2_en156),
        .test_pattern_select_core(test_patt_sel_int));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_resyncs__parameterized0 clk156_txusrclk2_resyncs_i
       (.O1(n_1_clk156_txusrclk2_resyncs_i),
        .pcs_loopback_core_int(pcs_loopback_core_int),
        .prbs31_tx_enable_core_reg(prbs31_tx_enable_core_reg),
        .tx_prbs31_en(tx_prbs31_en),
        .txusrclk2(txusrclk2));
LUT2 #(
    .INIT(4'h2)) 
     gt_slip_i_1
       (.I0(mcp1_gt_slip_int_reg),
        .I1(gt_slip_reg__0),
        .O(n_0_gt_slip_i_1));
FDRE gt_slip_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(n_0_gt_slip_i_1),
        .Q(gt_slip),
        .R(1'b0));
FDRE gt_slip_reg_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(mcp1_gt_slip_int_reg),
        .Q(gt_slip_reg__0),
        .R(1'b0));
FDRE \gt_txc_reg[0] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(gt_txc_mux[0]),
        .Q(gt_txc[0]),
        .R(1'b0));
FDRE \gt_txc_reg[1] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(gt_txc_mux[1]),
        .Q(gt_txc[1]),
        .R(1'b0));
FDRE \gt_txc_reg[2] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(txsequence[0]),
        .Q(gt_txc[2]),
        .R(1'b0));
FDRE \gt_txc_reg[3] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(txsequence[1]),
        .Q(gt_txc[3]),
        .R(1'b0));
FDRE \gt_txc_reg[4] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(txsequence[2]),
        .Q(gt_txc[4]),
        .R(1'b0));
FDRE \gt_txc_reg[5] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(gt_txc_mux[5]),
        .Q(gt_txc[5]),
        .R(1'b0));
FDRE \gt_txc_reg[6] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(gt_txc_mux[6]),
        .Q(gt_txc[6]),
        .R(1'b0));
FDRE \gt_txc_reg[7] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(txsequence[5]),
        .Q(gt_txc[7]),
        .R(1'b0));
FDRE \gt_txd_reg[0] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(gt_txd_mux[0]),
        .Q(gt_txd[0]),
        .R(1'b0));
FDRE \gt_txd_reg[10] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(gt_txd_mux[10]),
        .Q(gt_txd[10]),
        .R(1'b0));
FDRE \gt_txd_reg[11] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(gt_txd_mux[11]),
        .Q(gt_txd[11]),
        .R(1'b0));
FDRE \gt_txd_reg[12] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(gt_txd_mux[12]),
        .Q(gt_txd[12]),
        .R(1'b0));
FDRE \gt_txd_reg[13] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(gt_txd_mux[13]),
        .Q(gt_txd[13]),
        .R(1'b0));
FDRE \gt_txd_reg[14] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(gt_txd_mux[14]),
        .Q(gt_txd[14]),
        .R(1'b0));
FDRE \gt_txd_reg[15] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(gt_txd_mux[15]),
        .Q(gt_txd[15]),
        .R(1'b0));
FDRE \gt_txd_reg[16] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(gt_txd_mux[16]),
        .Q(gt_txd[16]),
        .R(1'b0));
FDRE \gt_txd_reg[17] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(gt_txd_mux[17]),
        .Q(gt_txd[17]),
        .R(1'b0));
FDRE \gt_txd_reg[18] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(gt_txd_mux[18]),
        .Q(gt_txd[18]),
        .R(1'b0));
FDRE \gt_txd_reg[19] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(gt_txd_mux[19]),
        .Q(gt_txd[19]),
        .R(1'b0));
FDRE \gt_txd_reg[1] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(gt_txd_mux[1]),
        .Q(gt_txd[1]),
        .R(1'b0));
FDRE \gt_txd_reg[20] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(gt_txd_mux[20]),
        .Q(gt_txd[20]),
        .R(1'b0));
FDRE \gt_txd_reg[21] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(gt_txd_mux[21]),
        .Q(gt_txd[21]),
        .R(1'b0));
FDRE \gt_txd_reg[22] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(gt_txd_mux[22]),
        .Q(gt_txd[22]),
        .R(1'b0));
FDRE \gt_txd_reg[23] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(gt_txd_mux[23]),
        .Q(gt_txd[23]),
        .R(1'b0));
FDRE \gt_txd_reg[24] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(gt_txd_mux[24]),
        .Q(gt_txd[24]),
        .R(1'b0));
FDRE \gt_txd_reg[25] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(gt_txd_mux[25]),
        .Q(gt_txd[25]),
        .R(1'b0));
FDRE \gt_txd_reg[26] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(gt_txd_mux[26]),
        .Q(gt_txd[26]),
        .R(1'b0));
FDRE \gt_txd_reg[27] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(gt_txd_mux[27]),
        .Q(gt_txd[27]),
        .R(1'b0));
FDRE \gt_txd_reg[28] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(gt_txd_mux[28]),
        .Q(gt_txd[28]),
        .R(1'b0));
FDRE \gt_txd_reg[29] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(gt_txd_mux[29]),
        .Q(gt_txd[29]),
        .R(1'b0));
FDRE \gt_txd_reg[2] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(gt_txd_mux[2]),
        .Q(gt_txd[2]),
        .R(1'b0));
FDRE \gt_txd_reg[30] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(gt_txd_mux[30]),
        .Q(gt_txd[30]),
        .R(1'b0));
FDRE \gt_txd_reg[31] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(gt_txd_mux[31]),
        .Q(gt_txd[31]),
        .R(1'b0));
FDRE \gt_txd_reg[3] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(gt_txd_mux[3]),
        .Q(gt_txd[3]),
        .R(1'b0));
FDRE \gt_txd_reg[4] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(gt_txd_mux[4]),
        .Q(gt_txd[4]),
        .R(1'b0));
FDRE \gt_txd_reg[5] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(gt_txd_mux[5]),
        .Q(gt_txd[5]),
        .R(1'b0));
FDRE \gt_txd_reg[6] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(gt_txd_mux[6]),
        .Q(gt_txd[6]),
        .R(1'b0));
FDRE \gt_txd_reg[7] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(gt_txd_mux[7]),
        .Q(gt_txd[7]),
        .R(1'b0));
FDRE \gt_txd_reg[8] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(gt_txd_mux[8]),
        .Q(gt_txd[8]),
        .R(1'b0));
FDRE \gt_txd_reg[9] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(gt_txd_mux[9]),
        .Q(gt_txd[9]),
        .R(1'b0));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_management_top management_inst
       (.I1(\tx_pcs_i/tx_test_patt_seed_sel ),
        .I2(\tx_pcs_i/tx_66_enc_fsm ),
        .I3(pcs_error_block_count_control_core_int),
        .I4(pcs_test_pattern_error_count_control_core_int),
        .O1({tx_test_pattern_enable_core_int,rx_test_pattern_enable_core_int,test_patt_sel_int,test_data_patt_sel_int}),
        .O2(n_172_management_inst),
        .O3(n_173_management_inst),
        .O4(O2),
        .Q(timer_125us_cycles_core_int),
        .SR(O1),
        .areset_clk156(areset_clk156),
        .clear_test_pattern_err_count(clear_test_pattern_err_count),
        .clk156(clk156),
        .core_in_testmode(core_in_testmode),
        .core_status(core_status),
        .counter_out(pcs_ber_count_control_core_int),
        .dclk(dclk),
        .dclk_reset(dclk_reset),
        .drp_daddr(drp_daddr),
        .drp_den(drp_den),
        .drp_di(drp_di),
        .drp_drdy(drp_drdy),
        .drp_drpdo(drp_drpdo),
        .drp_dwe(drp_dwe),
        .drp_gnt(drp_gnt),
        .drp_req(drp_req),
        .global_pmd_rx_signal_detect_core_i(signal_detect_sync),
        .loopback_ctrl(loopback_ctrl),
        .mdc(mdc),
        .mdio_in(mdio_in),
        .mdio_out(mdio_out),
        .mdio_tri(mdio_tri),
        .new_tx_test_seed(\tx_pcs_i/pcs_scramble_i/new_tx_test_seed ),
        .pcs_hi_ber_core_i(pcs_hi_ber_core_int),
        .pcs_loopback_core_int(pcs_loopback_core_int),
        .pcs_rx_link_up_core_sync_int(pcs_rx_link_up_core_sync_int),
        .pcs_test_pattern_seedA_core_int(pcs_test_pattern_seedA_core_int),
        .pcs_test_pattern_seedB_core_int(pcs_test_pattern_seedB_core_int),
        .pma_pmd_reset_clear_core_intr(pma_pmd_reset_clear_core_intr),
        .pma_pmd_status_tx_fault_core_int(pma_pmd_status_tx_fault_core_int),
        .pma_pmd_type(pma_pmd_type),
        .prbs31_rx_enable_core_int(prbs31_rx_enable_core_int),
        .prbs31_rx_enable_core_reg(prbs31_rx_enable_core_reg),
        .prbs31_tx_enable_core_int(prbs31_tx_enable_core_int),
        .prtad(prtad),
        .reset(reset),
        .resetdone(resetdone),
        .tx_66_fifo(tx_66_scr_int[0]),
        .tx_disable_int(tx_disable_int));
(* SHREG_EXTRACT = "no" *) 
   FDRE mcp1_gt_slip_int_reg_reg
       (.C(rxusrclk2),
        .CE(\n_8_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(gt_slip_int),
        .Q(mcp1_gt_slip_int_reg),
        .R(1'b0));
LUT3 #(
    .INIT(8'h69)) 
     mcp1_ignore_next_mismatch_i_10
       (.I0(mcp1_rx_66_raw[7]),
        .I1(mcp1_rx_66_raw[26]),
        .I2(mcp1_rx_66_raw[65]),
        .O(n_0_mcp1_ignore_next_mismatch_i_10));
LUT5 #(
    .INIT(32'h00000069)) 
     mcp1_ignore_next_mismatch_i_11
       (.I0(mcp1_rx_66_raw[5]),
        .I1(mcp1_rx_66_raw[24]),
        .I2(mcp1_rx_66_raw[63]),
        .I3(\rx_pcs_i/rx_66_enc [62]),
        .I4(\rx_pcs_i/rx_66_enc [64]),
        .O(n_0_mcp1_ignore_next_mismatch_i_11));
LUT3 #(
    .INIT(8'h96)) 
     mcp1_ignore_next_mismatch_i_7
       (.I0(mcp1_rx_66_raw[65]),
        .I1(mcp1_rx_66_raw[26]),
        .I2(mcp1_rx_66_raw[7]),
        .O(n_0_mcp1_ignore_next_mismatch_i_7));
LUT5 #(
    .INIT(32'h96000000)) 
     mcp1_ignore_next_mismatch_i_8
       (.I0(mcp1_rx_66_raw[5]),
        .I1(mcp1_rx_66_raw[24]),
        .I2(mcp1_rx_66_raw[63]),
        .I3(\rx_pcs_i/rx_66_enc [62]),
        .I4(\rx_pcs_i/rx_66_enc [64]),
        .O(n_0_mcp1_ignore_next_mismatch_i_8));
FDRE \mcp1_rx_66_raw_reg[0] 
       (.C(rxusrclk2),
        .CE(\n_10_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[0]),
        .Q(mcp1_rx_66_raw[0]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[10] 
       (.C(rxusrclk2),
        .CE(\n_10_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[10]),
        .Q(mcp1_rx_66_raw[10]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[11] 
       (.C(rxusrclk2),
        .CE(\n_10_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[11]),
        .Q(mcp1_rx_66_raw[11]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[12] 
       (.C(rxusrclk2),
        .CE(\n_10_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[12]),
        .Q(mcp1_rx_66_raw[12]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[13] 
       (.C(rxusrclk2),
        .CE(\n_10_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[13]),
        .Q(mcp1_rx_66_raw[13]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[14] 
       (.C(rxusrclk2),
        .CE(\n_10_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[14]),
        .Q(mcp1_rx_66_raw[14]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[15] 
       (.C(rxusrclk2),
        .CE(\n_10_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[15]),
        .Q(mcp1_rx_66_raw[15]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[16] 
       (.C(rxusrclk2),
        .CE(\n_10_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[16]),
        .Q(mcp1_rx_66_raw[16]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[17] 
       (.C(rxusrclk2),
        .CE(\n_10_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[17]),
        .Q(mcp1_rx_66_raw[17]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[18] 
       (.C(rxusrclk2),
        .CE(\n_10_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[18]),
        .Q(mcp1_rx_66_raw[18]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[19] 
       (.C(rxusrclk2),
        .CE(\n_10_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[19]),
        .Q(mcp1_rx_66_raw[19]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[1] 
       (.C(rxusrclk2),
        .CE(\n_10_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[1]),
        .Q(mcp1_rx_66_raw[1]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[20] 
       (.C(rxusrclk2),
        .CE(\n_10_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[20]),
        .Q(mcp1_rx_66_raw[20]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[21] 
       (.C(rxusrclk2),
        .CE(\n_10_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[21]),
        .Q(mcp1_rx_66_raw[21]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[22] 
       (.C(rxusrclk2),
        .CE(\n_10_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[22]),
        .Q(mcp1_rx_66_raw[22]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[23] 
       (.C(rxusrclk2),
        .CE(\n_10_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[23]),
        .Q(mcp1_rx_66_raw[23]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[24] 
       (.C(rxusrclk2),
        .CE(\n_10_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[24]),
        .Q(mcp1_rx_66_raw[24]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[25] 
       (.C(rxusrclk2),
        .CE(\n_10_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[25]),
        .Q(mcp1_rx_66_raw[25]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[26] 
       (.C(rxusrclk2),
        .CE(\n_10_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[26]),
        .Q(mcp1_rx_66_raw[26]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[27] 
       (.C(rxusrclk2),
        .CE(\n_10_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[27]),
        .Q(mcp1_rx_66_raw[27]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[28] 
       (.C(rxusrclk2),
        .CE(\n_10_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[28]),
        .Q(mcp1_rx_66_raw[28]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[29] 
       (.C(rxusrclk2),
        .CE(\n_10_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[29]),
        .Q(mcp1_rx_66_raw[29]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[2] 
       (.C(rxusrclk2),
        .CE(\n_10_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[2]),
        .Q(mcp1_rx_66_raw[2]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[30] 
       (.C(rxusrclk2),
        .CE(\n_10_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[30]),
        .Q(mcp1_rx_66_raw[30]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[31] 
       (.C(rxusrclk2),
        .CE(\n_10_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[31]),
        .Q(mcp1_rx_66_raw[31]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[32] 
       (.C(rxusrclk2),
        .CE(\n_10_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[32]),
        .Q(mcp1_rx_66_raw[32]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[33] 
       (.C(rxusrclk2),
        .CE(\n_10_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[33]),
        .Q(mcp1_rx_66_raw[33]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[34] 
       (.C(rxusrclk2),
        .CE(\n_10_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[34]),
        .Q(mcp1_rx_66_raw[34]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[35] 
       (.C(rxusrclk2),
        .CE(\n_10_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[35]),
        .Q(mcp1_rx_66_raw[35]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[36] 
       (.C(rxusrclk2),
        .CE(\n_10_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[36]),
        .Q(mcp1_rx_66_raw[36]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[37] 
       (.C(rxusrclk2),
        .CE(\n_10_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[37]),
        .Q(mcp1_rx_66_raw[37]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[38] 
       (.C(rxusrclk2),
        .CE(\n_10_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[38]),
        .Q(mcp1_rx_66_raw[38]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[39] 
       (.C(rxusrclk2),
        .CE(\n_10_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[39]),
        .Q(mcp1_rx_66_raw[39]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[3] 
       (.C(rxusrclk2),
        .CE(\n_10_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[3]),
        .Q(mcp1_rx_66_raw[3]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[40] 
       (.C(rxusrclk2),
        .CE(\n_10_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[40]),
        .Q(mcp1_rx_66_raw[40]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[41] 
       (.C(rxusrclk2),
        .CE(\n_10_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[41]),
        .Q(mcp1_rx_66_raw[41]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[42] 
       (.C(rxusrclk2),
        .CE(\n_10_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[42]),
        .Q(mcp1_rx_66_raw[42]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[43] 
       (.C(rxusrclk2),
        .CE(\n_10_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[43]),
        .Q(mcp1_rx_66_raw[43]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[44] 
       (.C(rxusrclk2),
        .CE(\n_10_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[44]),
        .Q(mcp1_rx_66_raw[44]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[45] 
       (.C(rxusrclk2),
        .CE(\n_10_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[45]),
        .Q(mcp1_rx_66_raw[45]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[46] 
       (.C(rxusrclk2),
        .CE(\n_10_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[46]),
        .Q(mcp1_rx_66_raw[46]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[47] 
       (.C(rxusrclk2),
        .CE(\n_10_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[47]),
        .Q(mcp1_rx_66_raw[47]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[48] 
       (.C(rxusrclk2),
        .CE(\n_10_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[48]),
        .Q(mcp1_rx_66_raw[48]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[49] 
       (.C(rxusrclk2),
        .CE(\n_8_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[49]),
        .Q(mcp1_rx_66_raw[49]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[4] 
       (.C(rxusrclk2),
        .CE(\n_10_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[4]),
        .Q(mcp1_rx_66_raw[4]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[50] 
       (.C(rxusrclk2),
        .CE(\n_8_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[50]),
        .Q(mcp1_rx_66_raw[50]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[51] 
       (.C(rxusrclk2),
        .CE(\n_8_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[51]),
        .Q(mcp1_rx_66_raw[51]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[52] 
       (.C(rxusrclk2),
        .CE(\n_8_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[52]),
        .Q(mcp1_rx_66_raw[52]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[53] 
       (.C(rxusrclk2),
        .CE(\n_8_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[53]),
        .Q(mcp1_rx_66_raw[53]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[54] 
       (.C(rxusrclk2),
        .CE(\n_8_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[54]),
        .Q(mcp1_rx_66_raw[54]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[55] 
       (.C(rxusrclk2),
        .CE(\n_8_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[55]),
        .Q(mcp1_rx_66_raw[55]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[56] 
       (.C(rxusrclk2),
        .CE(\n_8_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[56]),
        .Q(mcp1_rx_66_raw[56]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[57] 
       (.C(rxusrclk2),
        .CE(\n_8_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[57]),
        .Q(mcp1_rx_66_raw[57]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[58] 
       (.C(rxusrclk2),
        .CE(\n_8_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[58]),
        .Q(mcp1_rx_66_raw[58]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[59] 
       (.C(rxusrclk2),
        .CE(\n_8_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[59]),
        .Q(mcp1_rx_66_raw[59]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[5] 
       (.C(rxusrclk2),
        .CE(\n_10_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[5]),
        .Q(mcp1_rx_66_raw[5]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[60] 
       (.C(rxusrclk2),
        .CE(\n_8_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[60]),
        .Q(mcp1_rx_66_raw[60]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[61] 
       (.C(rxusrclk2),
        .CE(\n_8_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[61]),
        .Q(mcp1_rx_66_raw[61]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[62] 
       (.C(rxusrclk2),
        .CE(\n_8_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[62]),
        .Q(mcp1_rx_66_raw[62]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[63] 
       (.C(rxusrclk2),
        .CE(\n_8_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[63]),
        .Q(mcp1_rx_66_raw[63]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[64] 
       (.C(rxusrclk2),
        .CE(\n_8_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[64]),
        .Q(mcp1_rx_66_raw[64]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[65] 
       (.C(rxusrclk2),
        .CE(\n_8_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[65]),
        .Q(mcp1_rx_66_raw[65]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[6] 
       (.C(rxusrclk2),
        .CE(\n_10_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[6]),
        .Q(mcp1_rx_66_raw[6]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[7] 
       (.C(rxusrclk2),
        .CE(\n_10_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[7]),
        .Q(mcp1_rx_66_raw[7]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[8] 
       (.C(rxusrclk2),
        .CE(\n_10_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[8]),
        .Q(mcp1_rx_66_raw[8]),
        .R(1'b0));
FDRE \mcp1_rx_66_raw_reg[9] 
       (.C(rxusrclk2),
        .CE(\n_10_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .D(rx_66_raw_int[9]),
        .Q(mcp1_rx_66_raw[9]),
        .R(1'b0));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_rxusrclk2_clk156_counter_resync norm_err_block_counter_i
       (.I1(\n_11_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .clk156(clk156),
        .counter_out(pcs_error_block_count_control_core_int),
        .err_block_count_inc(err_block_count_inc),
        .rx_test_mode_int_reg(rx_test_mode_int_reg),
        .rxreset322(rxreset322),
        .rxusrclk2(rxusrclk2));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_rxusrclk2_clk156_counter_resync_19 pcs_ber_counter_i
       (.I1(\n_11_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .ber_count_inc(ber_count_inc),
        .clk156(clk156),
        .counter_out(pcs_ber_count_control_core_int),
        .rxreset322(rxreset322),
        .rxusrclk2(rxusrclk2));
FDRE pcs_reset_core_reg_reg
       (.C(clk156),
        .CE(1'b1),
        .D(O1),
        .Q(pcs_reset_core_reg),
        .R(1'b0));
FDRE pcs_rx_link_up_core_reg_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(n_10_pcs_top_i),
        .Q(pcs_rx_link_up_core_reg),
        .R(1'b0));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_pcs_top pcs_top_i
       (.D(xgmii_txc_reg),
        .E({\n_7_G_7SERIES_RXRATECOUNTER.rxratecounter_i ,\n_3_G_7SERIES_RXRATECOUNTER.rxratecounter_i }),
        .I1({tx_test_pattern_enable_core_int,test_patt_sel_int}),
        .I10(xgmii_txd_reg),
        .I11(\n_2_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .I12(\n_17_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .I13(\n_14_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .I14(\n_15_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .I15(\n_16_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .I16(\n_8_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .I17(\n_4_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .I18(\n_9_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .I19(O1),
        .I2(mcp1_rx_66_raw),
        .I3(\n_12_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .I4(\n_11_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .I5(n_172_management_inst),
        .I6(n_173_management_inst),
        .I7({n_0_mcp1_ignore_next_mismatch_i_10,n_0_mcp1_ignore_next_mismatch_i_11}),
        .I8(n_4_clk156_rxusrclk2_resyncs_i),
        .I9({\n_5_G_7SERIES_RXRATECOUNTER.rxratecounter_i ,\n_6_G_7SERIES_RXRATECOUNTER.rxratecounter_i }),
        .O1(n_1_pcs_top_i),
        .O10(n_81_pcs_top_i),
        .O11(rx_xgmii_data_int),
        .O12(n_146_pcs_top_i),
        .O13(n_147_pcs_top_i),
        .O14(n_148_pcs_top_i),
        .O15(n_149_pcs_top_i),
        .O16(n_150_pcs_top_i),
        .O17(n_151_pcs_top_i),
        .O18(n_152_pcs_top_i),
        .O19(n_153_pcs_top_i),
        .O2(\tx_pcs_i/tx_test_patt_seed_sel ),
        .O20(n_154_pcs_top_i),
        .O21(n_155_pcs_top_i),
        .O22(n_156_pcs_top_i),
        .O23(rx_xgmii_ctrl_int),
        .O24(n_165_pcs_top_i),
        .O25(n_166_pcs_top_i),
        .O26(n_167_pcs_top_i),
        .O27(n_168_pcs_top_i),
        .O28(n_169_pcs_top_i),
        .O29(n_170_pcs_top_i),
        .O3({\rx_pcs_i/rx_66_enc [64],\rx_pcs_i/rx_66_enc [62]}),
        .O30(n_171_pcs_top_i),
        .O31(n_172_pcs_top_i),
        .O32(n_173_pcs_top_i),
        .O33(n_174_pcs_top_i),
        .O34(n_175_pcs_top_i),
        .O35(n_176_pcs_top_i),
        .O4(n_10_pcs_top_i),
        .O5(\tx_pcs_i/tx_66_enc_fsm ),
        .O6(\rx_pcs_i/rx_decoder_i/DecodeWord ),
        .O7(\rx_pcs_i/rx_decoder_i/DecodeWord0 ),
        .O8(\rx_pcs_i/rx_decoder_i/DecodeWord1 ),
        .O9(\rx_pcs_i/rx_decoder_i/DecodeWord6 ),
        .Q(timer_125us_cycles_core_int),
        .S({n_0_mcp1_ignore_next_mismatch_i_7,n_0_mcp1_ignore_next_mismatch_i_8}),
        .SR(\n_13_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .b_lock(b_lock),
        .ber_count_inc(ber_count_inc),
        .clk156(clk156),
        .err_block_count_inc(err_block_count_inc),
        .gt_slip_int(gt_slip_int),
        .hiber(hiber),
        .new_tx_test_seed(\tx_pcs_i/pcs_scramble_i/new_tx_test_seed ),
        .out({rx_test_mode_int,rx_test_patt_sel_int,n_3_clk156_rxusrclk2_resyncs_i}),
        .pcs_test_pattern_seedA_core_int(pcs_test_pattern_seedA_core_int),
        .pcs_test_pattern_seedB_core_int(pcs_test_pattern_seedB_core_int),
        .reset(reset),
        .rxreset(pcs_rxreset),
        .rxusrclk2(rxusrclk2),
        .rxusrclk2_en156(rxusrclk2_en156),
        .signal_detect(signal_detect),
        .tx_66_fifo(tx_66_scr_int[65:1]));
FDRE pma_pmd_reset_clear_core_intr_reg
       (.C(clk156),
        .CE(1'b1),
        .D(resetdone),
        .Q(pma_pmd_reset_clear_core_intr),
        .R(1'b0));
FDRE prbs31_rx_enable_core_reg_reg
       (.C(clk156),
        .CE(1'b1),
        .D(prbs31_rx_enable_core_int),
        .Q(prbs31_rx_enable_core_reg),
        .R(1'b0));
FDRE prbs31_tx_enable_core_reg_reg
       (.C(clk156),
        .CE(1'b1),
        .D(prbs31_tx_enable_core_int),
        .Q(prbs31_tx_enable_core_reg),
        .R(1'b0));
FDRE \rx_34_gt_reg[0] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt_rxc[0]),
        .Q(rx_34_gt[0]),
        .R(1'b0));
FDRE \rx_34_gt_reg[10] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt_rxd[8]),
        .Q(rx_34_gt[10]),
        .R(1'b0));
FDRE \rx_34_gt_reg[11] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt_rxd[9]),
        .Q(rx_34_gt[11]),
        .R(1'b0));
FDRE \rx_34_gt_reg[12] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt_rxd[10]),
        .Q(rx_34_gt[12]),
        .R(1'b0));
FDRE \rx_34_gt_reg[13] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt_rxd[11]),
        .Q(rx_34_gt[13]),
        .R(1'b0));
FDRE \rx_34_gt_reg[14] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt_rxd[12]),
        .Q(rx_34_gt[14]),
        .R(1'b0));
FDRE \rx_34_gt_reg[15] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt_rxd[13]),
        .Q(rx_34_gt[15]),
        .R(1'b0));
FDRE \rx_34_gt_reg[16] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt_rxd[14]),
        .Q(rx_34_gt[16]),
        .R(1'b0));
FDRE \rx_34_gt_reg[17] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt_rxd[15]),
        .Q(rx_34_gt[17]),
        .R(1'b0));
FDRE \rx_34_gt_reg[18] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt_rxd[16]),
        .Q(rx_34_gt[18]),
        .R(1'b0));
FDRE \rx_34_gt_reg[19] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt_rxd[17]),
        .Q(rx_34_gt[19]),
        .R(1'b0));
FDRE \rx_34_gt_reg[1] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt_rxc[1]),
        .Q(rx_34_gt[1]),
        .R(1'b0));
FDRE \rx_34_gt_reg[20] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt_rxd[18]),
        .Q(rx_34_gt[20]),
        .R(1'b0));
FDRE \rx_34_gt_reg[21] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt_rxd[19]),
        .Q(rx_34_gt[21]),
        .R(1'b0));
FDRE \rx_34_gt_reg[22] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt_rxd[20]),
        .Q(rx_34_gt[22]),
        .R(1'b0));
FDRE \rx_34_gt_reg[23] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt_rxd[21]),
        .Q(rx_34_gt[23]),
        .R(1'b0));
FDRE \rx_34_gt_reg[24] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt_rxd[22]),
        .Q(rx_34_gt[24]),
        .R(1'b0));
FDRE \rx_34_gt_reg[25] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt_rxd[23]),
        .Q(rx_34_gt[25]),
        .R(1'b0));
FDRE \rx_34_gt_reg[26] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt_rxd[24]),
        .Q(rx_34_gt[26]),
        .R(1'b0));
FDRE \rx_34_gt_reg[27] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt_rxd[25]),
        .Q(rx_34_gt[27]),
        .R(1'b0));
FDRE \rx_34_gt_reg[28] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt_rxd[26]),
        .Q(rx_34_gt[28]),
        .R(1'b0));
FDRE \rx_34_gt_reg[29] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt_rxd[27]),
        .Q(rx_34_gt[29]),
        .R(1'b0));
FDRE \rx_34_gt_reg[2] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt_rxd[0]),
        .Q(rx_34_gt[2]),
        .R(1'b0));
FDRE \rx_34_gt_reg[30] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt_rxd[28]),
        .Q(rx_34_gt[30]),
        .R(1'b0));
FDRE \rx_34_gt_reg[31] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt_rxd[29]),
        .Q(rx_34_gt[31]),
        .R(1'b0));
FDRE \rx_34_gt_reg[32] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt_rxd[30]),
        .Q(rx_34_gt[32]),
        .R(1'b0));
FDRE \rx_34_gt_reg[33] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt_rxd[31]),
        .Q(rx_34_gt[33]),
        .R(1'b0));
FDRE \rx_34_gt_reg[3] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt_rxd[1]),
        .Q(rx_34_gt[3]),
        .R(1'b0));
FDRE \rx_34_gt_reg[4] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt_rxd[2]),
        .Q(rx_34_gt[4]),
        .R(1'b0));
FDRE \rx_34_gt_reg[5] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt_rxd[3]),
        .Q(rx_34_gt[5]),
        .R(1'b0));
FDRE \rx_34_gt_reg[6] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt_rxd[4]),
        .Q(rx_34_gt[6]),
        .R(1'b0));
FDRE \rx_34_gt_reg[7] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt_rxd[5]),
        .Q(rx_34_gt[7]),
        .R(1'b0));
FDRE \rx_34_gt_reg[8] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt_rxd[6]),
        .Q(rx_34_gt[8]),
        .R(1'b0));
FDRE \rx_34_gt_reg[9] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt_rxd[7]),
        .Q(rx_34_gt[9]),
        .R(1'b0));
LUT2 #(
    .INIT(4'h8)) 
     \rx_66_out[33]_i_1 
       (.I0(rxdatavalid),
        .I1(rxheadervalid),
        .O(rx_66_out_reg0));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_elastic_buffer_wrapper rx_elastic_buffer_i
       (.D(rx_xgmii_data_int),
        .I1(n_169_pcs_top_i),
        .I10(n_175_pcs_top_i),
        .I11(n_173_pcs_top_i),
        .I12(n_156_pcs_top_i),
        .I13(n_155_pcs_top_i),
        .I14(n_154_pcs_top_i),
        .I15(n_153_pcs_top_i),
        .I16(n_152_pcs_top_i),
        .I17(n_151_pcs_top_i),
        .I18(n_171_pcs_top_i),
        .I19(n_170_pcs_top_i),
        .I2(n_167_pcs_top_i),
        .I20(n_168_pcs_top_i),
        .I21(n_166_pcs_top_i),
        .I22(n_176_pcs_top_i),
        .I23(n_174_pcs_top_i),
        .I24(n_172_pcs_top_i),
        .I25(eq_rxusrclk2_en156),
        .I26(rx_xgmii_ctrl_int),
        .I27(xgmii_txc_reg2),
        .I3(n_150_pcs_top_i),
        .I4(n_149_pcs_top_i),
        .I5(n_148_pcs_top_i),
        .I6(n_147_pcs_top_i),
        .I7(n_146_pcs_top_i),
        .I8(n_81_pcs_top_i),
        .I9(n_165_pcs_top_i),
        .clk156(clk156),
        .out(xgmii_txd_reg2),
        .pcs_loopback_core_int(pcs_loopback_core_int),
        .reset(reset),
        .rxphy_ts_align(rxphy_ts_align),
        .rxreset322(rxreset322),
        .rxusrclk2(rxusrclk2),
        .xgmii_rxc(xgmii_rxc),
        .xgmii_rxd(xgmii_rxd));
FDRE rx_test_mode_int_reg_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rx_test_mode_int),
        .Q(rx_test_mode_int_reg),
        .R(1'b0));
FDRE rxdatavalid_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt_rxc[2]),
        .Q(rxdatavalid),
        .R(1'b0));
FDRE rxheadervalid_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(gt_rxc[3]),
        .Q(rxheadervalid),
        .R(1'b0));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_resyncs rxusrclk2_clk156_resyncs_i
       (.b_lock(b_lock),
        .clk156(clk156),
        .core_status(core_status),
        .hiber(hiber),
        .pcs_hi_ber_core_int(pcs_hi_ber_core_int),
        .pcs_rx_link_up_core_reg(pcs_rx_link_up_core_reg),
        .pcs_rx_link_up_core_sync_int(pcs_rx_link_up_core_sync_int));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_20 synch_4
       (.tx_disable(tx_disable),
        .tx_disable_int(tx_disable_int),
        .txusrclk2(txusrclk2));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_21 synch_5
       (.clk156(clk156),
        .signal_detect(signal_detect),
        .signal_detect_sync(signal_detect_sync));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_rxusrclk2_clk156_counter_resync_22 test_err_block_counter_i
       (.I1(\n_11_G_7SERIES_RXRATECOUNTER.rxratecounter_i ),
        .clk156(clk156),
        .counter_out(pcs_test_pattern_error_count_control_core_int),
        .err_block_count_inc(err_block_count_inc),
        .out(rx_prbs31_en),
        .rx_test_mode_int_reg(rx_test_mode_int_reg),
        .rxreset322(rxreset322),
        .rxusrclk2(rxusrclk2));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txc_reg2_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txc[0]),
        .Q(xgmii_txc_reg2[0]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txc_reg2_reg[1] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txc[1]),
        .Q(xgmii_txc_reg2[1]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txc_reg2_reg[2] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txc[2]),
        .Q(xgmii_txc_reg2[2]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txc_reg2_reg[3] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txc[3]),
        .Q(xgmii_txc_reg2[3]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txc_reg2_reg[4] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txc[4]),
        .Q(xgmii_txc_reg2[4]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txc_reg2_reg[5] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txc[5]),
        .Q(xgmii_txc_reg2[5]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txc_reg2_reg[6] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txc[6]),
        .Q(xgmii_txc_reg2[6]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txc_reg2_reg[7] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txc[7]),
        .Q(xgmii_txc_reg2[7]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txc_reg_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txc[0]),
        .Q(xgmii_txc_reg[0]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txc_reg_reg[1] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txc[1]),
        .Q(xgmii_txc_reg[1]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txc_reg_reg[2] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txc[2]),
        .Q(xgmii_txc_reg[2]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txc_reg_reg[3] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txc[3]),
        .Q(xgmii_txc_reg[3]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txc_reg_reg[4] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txc[4]),
        .Q(xgmii_txc_reg[4]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txc_reg_reg[5] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txc[5]),
        .Q(xgmii_txc_reg[5]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txc_reg_reg[6] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txc[6]),
        .Q(xgmii_txc_reg[6]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txc_reg_reg[7] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txc[7]),
        .Q(xgmii_txc_reg[7]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[0]),
        .Q(xgmii_txd_reg2[0]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[10] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[10]),
        .Q(xgmii_txd_reg2[10]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[11] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[11]),
        .Q(xgmii_txd_reg2[11]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[12] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[12]),
        .Q(xgmii_txd_reg2[12]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[13] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[13]),
        .Q(xgmii_txd_reg2[13]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[14] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[14]),
        .Q(xgmii_txd_reg2[14]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[15] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[15]),
        .Q(xgmii_txd_reg2[15]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[16] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[16]),
        .Q(xgmii_txd_reg2[16]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[17] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[17]),
        .Q(xgmii_txd_reg2[17]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[18] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[18]),
        .Q(xgmii_txd_reg2[18]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[19] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[19]),
        .Q(xgmii_txd_reg2[19]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[1] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[1]),
        .Q(xgmii_txd_reg2[1]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[20] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[20]),
        .Q(xgmii_txd_reg2[20]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[21] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[21]),
        .Q(xgmii_txd_reg2[21]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[22] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[22]),
        .Q(xgmii_txd_reg2[22]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[23] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[23]),
        .Q(xgmii_txd_reg2[23]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[24] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[24]),
        .Q(xgmii_txd_reg2[24]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[25] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[25]),
        .Q(xgmii_txd_reg2[25]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[26] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[26]),
        .Q(xgmii_txd_reg2[26]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[27] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[27]),
        .Q(xgmii_txd_reg2[27]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[28] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[28]),
        .Q(xgmii_txd_reg2[28]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[29] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[29]),
        .Q(xgmii_txd_reg2[29]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[2] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[2]),
        .Q(xgmii_txd_reg2[2]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[30] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[30]),
        .Q(xgmii_txd_reg2[30]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[31] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[31]),
        .Q(xgmii_txd_reg2[31]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[32] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[32]),
        .Q(xgmii_txd_reg2[32]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[33] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[33]),
        .Q(xgmii_txd_reg2[33]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[34] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[34]),
        .Q(xgmii_txd_reg2[34]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[35] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[35]),
        .Q(xgmii_txd_reg2[35]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[36] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[36]),
        .Q(xgmii_txd_reg2[36]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[37] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[37]),
        .Q(xgmii_txd_reg2[37]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[38] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[38]),
        .Q(xgmii_txd_reg2[38]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[39] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[39]),
        .Q(xgmii_txd_reg2[39]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[3] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[3]),
        .Q(xgmii_txd_reg2[3]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[40] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[40]),
        .Q(xgmii_txd_reg2[40]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[41] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[41]),
        .Q(xgmii_txd_reg2[41]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[42] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[42]),
        .Q(xgmii_txd_reg2[42]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[43] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[43]),
        .Q(xgmii_txd_reg2[43]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[44] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[44]),
        .Q(xgmii_txd_reg2[44]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[45] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[45]),
        .Q(xgmii_txd_reg2[45]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[46] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[46]),
        .Q(xgmii_txd_reg2[46]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[47] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[47]),
        .Q(xgmii_txd_reg2[47]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[48] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[48]),
        .Q(xgmii_txd_reg2[48]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[49] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[49]),
        .Q(xgmii_txd_reg2[49]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[4] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[4]),
        .Q(xgmii_txd_reg2[4]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[50] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[50]),
        .Q(xgmii_txd_reg2[50]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[51] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[51]),
        .Q(xgmii_txd_reg2[51]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[52] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[52]),
        .Q(xgmii_txd_reg2[52]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[53] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[53]),
        .Q(xgmii_txd_reg2[53]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[54] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[54]),
        .Q(xgmii_txd_reg2[54]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[55] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[55]),
        .Q(xgmii_txd_reg2[55]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[56] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[56]),
        .Q(xgmii_txd_reg2[56]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[57] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[57]),
        .Q(xgmii_txd_reg2[57]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[58] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[58]),
        .Q(xgmii_txd_reg2[58]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[59] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[59]),
        .Q(xgmii_txd_reg2[59]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[5] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[5]),
        .Q(xgmii_txd_reg2[5]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[60] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[60]),
        .Q(xgmii_txd_reg2[60]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[61] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[61]),
        .Q(xgmii_txd_reg2[61]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[62] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[62]),
        .Q(xgmii_txd_reg2[62]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[63] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[63]),
        .Q(xgmii_txd_reg2[63]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[6] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[6]),
        .Q(xgmii_txd_reg2[6]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[7] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[7]),
        .Q(xgmii_txd_reg2[7]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[8] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[8]),
        .Q(xgmii_txd_reg2[8]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg2_reg[9] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[9]),
        .Q(xgmii_txd_reg2[9]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[0]),
        .Q(xgmii_txd_reg[0]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[10] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[10]),
        .Q(xgmii_txd_reg[10]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[11] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[11]),
        .Q(xgmii_txd_reg[11]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[12] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[12]),
        .Q(xgmii_txd_reg[12]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[13] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[13]),
        .Q(xgmii_txd_reg[13]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[14] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[14]),
        .Q(xgmii_txd_reg[14]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[15] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[15]),
        .Q(xgmii_txd_reg[15]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[16] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[16]),
        .Q(xgmii_txd_reg[16]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[17] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[17]),
        .Q(xgmii_txd_reg[17]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[18] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[18]),
        .Q(xgmii_txd_reg[18]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[19] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[19]),
        .Q(xgmii_txd_reg[19]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[1] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[1]),
        .Q(xgmii_txd_reg[1]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[20] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[20]),
        .Q(xgmii_txd_reg[20]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[21] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[21]),
        .Q(xgmii_txd_reg[21]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[22] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[22]),
        .Q(xgmii_txd_reg[22]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[23] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[23]),
        .Q(xgmii_txd_reg[23]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[24] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[24]),
        .Q(xgmii_txd_reg[24]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[25] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[25]),
        .Q(xgmii_txd_reg[25]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[26] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[26]),
        .Q(xgmii_txd_reg[26]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[27] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[27]),
        .Q(xgmii_txd_reg[27]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[28] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[28]),
        .Q(xgmii_txd_reg[28]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[29] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[29]),
        .Q(xgmii_txd_reg[29]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[2] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[2]),
        .Q(xgmii_txd_reg[2]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[30] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[30]),
        .Q(xgmii_txd_reg[30]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[31] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[31]),
        .Q(xgmii_txd_reg[31]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[32] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[32]),
        .Q(xgmii_txd_reg[32]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[33] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[33]),
        .Q(xgmii_txd_reg[33]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[34] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[34]),
        .Q(xgmii_txd_reg[34]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[35] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[35]),
        .Q(xgmii_txd_reg[35]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[36] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[36]),
        .Q(xgmii_txd_reg[36]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[37] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[37]),
        .Q(xgmii_txd_reg[37]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[38] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[38]),
        .Q(xgmii_txd_reg[38]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[39] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[39]),
        .Q(xgmii_txd_reg[39]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[3] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[3]),
        .Q(xgmii_txd_reg[3]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[40] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[40]),
        .Q(xgmii_txd_reg[40]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[41] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[41]),
        .Q(xgmii_txd_reg[41]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[42] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[42]),
        .Q(xgmii_txd_reg[42]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[43] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[43]),
        .Q(xgmii_txd_reg[43]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[44] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[44]),
        .Q(xgmii_txd_reg[44]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[45] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[45]),
        .Q(xgmii_txd_reg[45]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[46] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[46]),
        .Q(xgmii_txd_reg[46]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[47] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[47]),
        .Q(xgmii_txd_reg[47]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[48] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[48]),
        .Q(xgmii_txd_reg[48]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[49] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[49]),
        .Q(xgmii_txd_reg[49]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[4] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[4]),
        .Q(xgmii_txd_reg[4]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[50] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[50]),
        .Q(xgmii_txd_reg[50]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[51] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[51]),
        .Q(xgmii_txd_reg[51]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[52] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[52]),
        .Q(xgmii_txd_reg[52]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[53] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[53]),
        .Q(xgmii_txd_reg[53]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[54] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[54]),
        .Q(xgmii_txd_reg[54]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[55] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[55]),
        .Q(xgmii_txd_reg[55]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[56] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[56]),
        .Q(xgmii_txd_reg[56]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[57] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[57]),
        .Q(xgmii_txd_reg[57]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[58] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[58]),
        .Q(xgmii_txd_reg[58]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[59] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[59]),
        .Q(xgmii_txd_reg[59]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[5] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[5]),
        .Q(xgmii_txd_reg[5]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[60] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[60]),
        .Q(xgmii_txd_reg[60]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[61] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[61]),
        .Q(xgmii_txd_reg[61]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[62] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[62]),
        .Q(xgmii_txd_reg[62]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[63] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[63]),
        .Q(xgmii_txd_reg[63]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[6] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[6]),
        .Q(xgmii_txd_reg[6]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[7] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[7]),
        .Q(xgmii_txd_reg[7]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[8] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[8]),
        .Q(xgmii_txd_reg[8]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \xgmii_txd_reg_reg[9] 
       (.C(clk156),
        .CE(1'b1),
        .D(xgmii_txd[9]),
        .Q(xgmii_txd_reg[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_coherent_resyncs_en" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_coherent_resyncs_en
   (out,
    rxusrclk2,
    Q,
    rxusrclk2_en156,
    I9,
    E);
  output [15:0]out;
  input rxusrclk2;
  input [15:0]Q;
  input rxusrclk2_en156;
  input [0:0]I9;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]I9;
  wire [15:0]Q;
  wire [1:1]comp_res;
(* RTL_KEEP = "true" *)   wire [15:0]d4;
(* RTL_KEEP = "true" *)   wire [15:0]d5;
  wire \n_0_comp_res[0]_i_3 ;
  wire \n_0_comp_res[0]_i_4 ;
  wire \n_0_comp_res[0]_i_5 ;
  wire \n_0_comp_res[0]_i_6 ;
  wire \n_0_comp_res[0]_i_7 ;
  wire \n_0_comp_res[0]_i_8 ;
  wire \n_0_comp_res_reg[0]_i_2 ;
  wire \n_1_comp_res_reg[0]_i_2 ;
  wire \n_2_comp_res_reg[0]_i_2 ;
  wire \n_3_comp_res_reg[0]_i_1 ;
  wire \n_3_comp_res_reg[0]_i_2 ;
(* RTL_KEEP = "true" *)   wire [15:0]outreg;
  wire [15:0]outreg_in;
  wire [1:0]p_0_in__0;
  wire rxusrclk2;
  wire rxusrclk2_en156;
  wire [3:2]\NLW_comp_res_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_comp_res_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_comp_res_reg[0]_i_2_O_UNCONNECTED ;

  assign out[15:0] = outreg;
LUT2 #(
    .INIT(4'h9)) 
     \comp_res[0]_i_3 
       (.I0(d5[15]),
        .I1(d4[15]),
        .O(\n_0_comp_res[0]_i_3 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \comp_res[0]_i_4 
       (.I0(d5[13]),
        .I1(d4[13]),
        .I2(d5[12]),
        .I3(d4[12]),
        .I4(d4[14]),
        .I5(d5[14]),
        .O(\n_0_comp_res[0]_i_4 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \comp_res[0]_i_5 
       (.I0(d5[11]),
        .I1(d4[11]),
        .I2(d5[9]),
        .I3(d4[9]),
        .I4(d4[10]),
        .I5(d5[10]),
        .O(\n_0_comp_res[0]_i_5 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \comp_res[0]_i_6 
       (.I0(d5[8]),
        .I1(d4[8]),
        .I2(d5[6]),
        .I3(d4[6]),
        .I4(d4[7]),
        .I5(d5[7]),
        .O(\n_0_comp_res[0]_i_6 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \comp_res[0]_i_7 
       (.I0(d5[5]),
        .I1(d4[5]),
        .I2(d5[4]),
        .I3(d4[4]),
        .I4(d4[3]),
        .I5(d5[3]),
        .O(\n_0_comp_res[0]_i_7 ));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     \comp_res[0]_i_8 
       (.I0(d5[1]),
        .I1(d4[1]),
        .I2(d5[0]),
        .I3(d4[0]),
        .I4(d4[2]),
        .I5(d5[2]),
        .O(\n_0_comp_res[0]_i_8 ));
FDRE \comp_res_reg[0] 
       (.C(rxusrclk2),
        .CE(E),
        .D(p_0_in__0[0]),
        .Q(p_0_in__0[1]),
        .R(1'b0));
CARRY4 \comp_res_reg[0]_i_1 
       (.CI(\n_0_comp_res_reg[0]_i_2 ),
        .CO({\NLW_comp_res_reg[0]_i_1_CO_UNCONNECTED [3:2],p_0_in__0[0],\n_3_comp_res_reg[0]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_comp_res_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\n_0_comp_res[0]_i_3 ,\n_0_comp_res[0]_i_4 }));
CARRY4 \comp_res_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\n_0_comp_res_reg[0]_i_2 ,\n_1_comp_res_reg[0]_i_2 ,\n_2_comp_res_reg[0]_i_2 ,\n_3_comp_res_reg[0]_i_2 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_comp_res_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\n_0_comp_res[0]_i_5 ,\n_0_comp_res[0]_i_6 ,\n_0_comp_res[0]_i_7 ,\n_0_comp_res[0]_i_8 }));
FDRE \comp_res_reg[1] 
       (.C(rxusrclk2),
        .CE(E),
        .D(p_0_in__0[1]),
        .Q(comp_res),
        .R(1'b0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \d5_reg[0] 
       (.C(rxusrclk2),
        .CE(I9),
        .D(d4[0]),
        .Q(d5[0]),
        .R(1'b0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \d5_reg[10] 
       (.C(rxusrclk2),
        .CE(I9),
        .D(d4[10]),
        .Q(d5[10]),
        .R(1'b0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \d5_reg[11] 
       (.C(rxusrclk2),
        .CE(I9),
        .D(d4[11]),
        .Q(d5[11]),
        .R(1'b0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \d5_reg[12] 
       (.C(rxusrclk2),
        .CE(I9),
        .D(d4[12]),
        .Q(d5[12]),
        .R(1'b0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \d5_reg[13] 
       (.C(rxusrclk2),
        .CE(I9),
        .D(d4[13]),
        .Q(d5[13]),
        .R(1'b0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \d5_reg[14] 
       (.C(rxusrclk2),
        .CE(I9),
        .D(d4[14]),
        .Q(d5[14]),
        .R(1'b0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \d5_reg[15] 
       (.C(rxusrclk2),
        .CE(I9),
        .D(d4[15]),
        .Q(d5[15]),
        .R(1'b0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \d5_reg[1] 
       (.C(rxusrclk2),
        .CE(I9),
        .D(d4[1]),
        .Q(d5[1]),
        .R(1'b0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \d5_reg[2] 
       (.C(rxusrclk2),
        .CE(I9),
        .D(d4[2]),
        .Q(d5[2]),
        .R(1'b0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \d5_reg[3] 
       (.C(rxusrclk2),
        .CE(I9),
        .D(d4[3]),
        .Q(d5[3]),
        .R(1'b0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \d5_reg[4] 
       (.C(rxusrclk2),
        .CE(I9),
        .D(d4[4]),
        .Q(d5[4]),
        .R(1'b0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \d5_reg[5] 
       (.C(rxusrclk2),
        .CE(I9),
        .D(d4[5]),
        .Q(d5[5]),
        .R(1'b0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \d5_reg[6] 
       (.C(rxusrclk2),
        .CE(I9),
        .D(d4[6]),
        .Q(d5[6]),
        .R(1'b0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \d5_reg[7] 
       (.C(rxusrclk2),
        .CE(I9),
        .D(d4[7]),
        .Q(d5[7]),
        .R(1'b0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \d5_reg[8] 
       (.C(rxusrclk2),
        .CE(I9),
        .D(d4[8]),
        .Q(d5[8]),
        .R(1'b0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \d5_reg[9] 
       (.C(rxusrclk2),
        .CE(I9),
        .D(d4[9]),
        .Q(d5[9]),
        .R(1'b0));
LUT4 #(
    .INIT(16'hBF80)) 
     \outreg[0]_i_1 
       (.I0(d5[0]),
        .I1(comp_res),
        .I2(p_0_in__0[1]),
        .I3(outreg[0]),
        .O(outreg_in[0]));
LUT4 #(
    .INIT(16'hBF80)) 
     \outreg[10]_i_1 
       (.I0(d5[10]),
        .I1(comp_res),
        .I2(p_0_in__0[1]),
        .I3(outreg[10]),
        .O(outreg_in[10]));
LUT4 #(
    .INIT(16'hBF80)) 
     \outreg[11]_i_1 
       (.I0(d5[11]),
        .I1(comp_res),
        .I2(p_0_in__0[1]),
        .I3(outreg[11]),
        .O(outreg_in[11]));
LUT4 #(
    .INIT(16'hBF80)) 
     \outreg[12]_i_1 
       (.I0(d5[12]),
        .I1(comp_res),
        .I2(p_0_in__0[1]),
        .I3(outreg[12]),
        .O(outreg_in[12]));
LUT4 #(
    .INIT(16'hBF80)) 
     \outreg[13]_i_1 
       (.I0(d5[13]),
        .I1(comp_res),
        .I2(p_0_in__0[1]),
        .I3(outreg[13]),
        .O(outreg_in[13]));
LUT4 #(
    .INIT(16'hBF80)) 
     \outreg[14]_i_1 
       (.I0(d5[14]),
        .I1(comp_res),
        .I2(p_0_in__0[1]),
        .I3(outreg[14]),
        .O(outreg_in[14]));
LUT4 #(
    .INIT(16'hBF80)) 
     \outreg[15]_i_1 
       (.I0(d5[15]),
        .I1(comp_res),
        .I2(p_0_in__0[1]),
        .I3(outreg[15]),
        .O(outreg_in[15]));
LUT4 #(
    .INIT(16'hBF80)) 
     \outreg[1]_i_1 
       (.I0(d5[1]),
        .I1(comp_res),
        .I2(p_0_in__0[1]),
        .I3(outreg[1]),
        .O(outreg_in[1]));
LUT4 #(
    .INIT(16'hBF80)) 
     \outreg[2]_i_1 
       (.I0(d5[2]),
        .I1(comp_res),
        .I2(p_0_in__0[1]),
        .I3(outreg[2]),
        .O(outreg_in[2]));
LUT4 #(
    .INIT(16'hBF80)) 
     \outreg[3]_i_1 
       (.I0(d5[3]),
        .I1(comp_res),
        .I2(p_0_in__0[1]),
        .I3(outreg[3]),
        .O(outreg_in[3]));
LUT4 #(
    .INIT(16'hBF80)) 
     \outreg[4]_i_1 
       (.I0(d5[4]),
        .I1(comp_res),
        .I2(p_0_in__0[1]),
        .I3(outreg[4]),
        .O(outreg_in[4]));
LUT4 #(
    .INIT(16'hBF80)) 
     \outreg[5]_i_1 
       (.I0(d5[5]),
        .I1(comp_res),
        .I2(p_0_in__0[1]),
        .I3(outreg[5]),
        .O(outreg_in[5]));
LUT4 #(
    .INIT(16'hBF80)) 
     \outreg[6]_i_1 
       (.I0(d5[6]),
        .I1(comp_res),
        .I2(p_0_in__0[1]),
        .I3(outreg[6]),
        .O(outreg_in[6]));
LUT4 #(
    .INIT(16'hBF80)) 
     \outreg[7]_i_1 
       (.I0(d5[7]),
        .I1(comp_res),
        .I2(p_0_in__0[1]),
        .I3(outreg[7]),
        .O(outreg_in[7]));
LUT4 #(
    .INIT(16'hBF80)) 
     \outreg[8]_i_1 
       (.I0(d5[8]),
        .I1(comp_res),
        .I2(p_0_in__0[1]),
        .I3(outreg[8]),
        .O(outreg_in[8]));
LUT4 #(
    .INIT(16'hBF80)) 
     \outreg[9]_i_1 
       (.I0(d5[9]),
        .I1(comp_res),
        .I2(p_0_in__0[1]),
        .I3(outreg[9]),
        .O(outreg_in[9]));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \outreg_reg[0] 
       (.C(rxusrclk2),
        .CE(I9),
        .D(outreg_in[0]),
        .Q(outreg[0]),
        .R(1'b0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \outreg_reg[10] 
       (.C(rxusrclk2),
        .CE(I9),
        .D(outreg_in[10]),
        .Q(outreg[10]),
        .R(1'b0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \outreg_reg[11] 
       (.C(rxusrclk2),
        .CE(I9),
        .D(outreg_in[11]),
        .Q(outreg[11]),
        .R(1'b0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \outreg_reg[12] 
       (.C(rxusrclk2),
        .CE(I9),
        .D(outreg_in[12]),
        .Q(outreg[12]),
        .R(1'b0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \outreg_reg[13] 
       (.C(rxusrclk2),
        .CE(I9),
        .D(outreg_in[13]),
        .Q(outreg[13]),
        .R(1'b0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \outreg_reg[14] 
       (.C(rxusrclk2),
        .CE(I9),
        .D(outreg_in[14]),
        .Q(outreg[14]),
        .R(1'b0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \outreg_reg[15] 
       (.C(rxusrclk2),
        .CE(I9),
        .D(outreg_in[15]),
        .Q(outreg[15]),
        .R(1'b0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \outreg_reg[1] 
       (.C(rxusrclk2),
        .CE(I9),
        .D(outreg_in[1]),
        .Q(outreg[1]),
        .R(1'b0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \outreg_reg[2] 
       (.C(rxusrclk2),
        .CE(I9),
        .D(outreg_in[2]),
        .Q(outreg[2]),
        .R(1'b0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \outreg_reg[3] 
       (.C(rxusrclk2),
        .CE(I9),
        .D(outreg_in[3]),
        .Q(outreg[3]),
        .R(1'b0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \outreg_reg[4] 
       (.C(rxusrclk2),
        .CE(I9),
        .D(outreg_in[4]),
        .Q(outreg[4]),
        .R(1'b0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \outreg_reg[5] 
       (.C(rxusrclk2),
        .CE(I9),
        .D(outreg_in[5]),
        .Q(outreg[5]),
        .R(1'b0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \outreg_reg[6] 
       (.C(rxusrclk2),
        .CE(I9),
        .D(outreg_in[6]),
        .Q(outreg[6]),
        .R(1'b0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \outreg_reg[7] 
       (.C(rxusrclk2),
        .CE(I9),
        .D(outreg_in[7]),
        .Q(outreg[7]),
        .R(1'b0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \outreg_reg[8] 
       (.C(rxusrclk2),
        .CE(I9),
        .D(outreg_in[8]),
        .Q(outreg[8]),
        .R(1'b0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \outreg_reg[9] 
       (.C(rxusrclk2),
        .CE(I9),
        .D(outreg_in[9]),
        .Q(outreg[9]),
        .R(1'b0));
(* KEEP_HIERARCHY = "true" *) 
   ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_enable__21 \resynch[0].synchc_inst 
       (.clk(rxusrclk2),
        .d(Q[0]),
        .en(rxusrclk2_en156),
        .q(d4[0]));
(* KEEP_HIERARCHY = "true" *) 
   ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_enable__31 \resynch[10].synchc_inst 
       (.clk(rxusrclk2),
        .d(Q[10]),
        .en(rxusrclk2_en156),
        .q(d4[10]));
(* KEEP_HIERARCHY = "true" *) 
   ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_enable__32 \resynch[11].synchc_inst 
       (.clk(rxusrclk2),
        .d(Q[11]),
        .en(rxusrclk2_en156),
        .q(d4[11]));
(* KEEP_HIERARCHY = "true" *) 
   ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_enable__33 \resynch[12].synchc_inst 
       (.clk(rxusrclk2),
        .d(Q[12]),
        .en(rxusrclk2_en156),
        .q(d4[12]));
(* KEEP_HIERARCHY = "true" *) 
   ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_enable__34 \resynch[13].synchc_inst 
       (.clk(rxusrclk2),
        .d(Q[13]),
        .en(rxusrclk2_en156),
        .q(d4[13]));
(* KEEP_HIERARCHY = "true" *) 
   ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_enable__35 \resynch[14].synchc_inst 
       (.clk(rxusrclk2),
        .d(Q[14]),
        .en(rxusrclk2_en156),
        .q(d4[14]));
(* KEEP_HIERARCHY = "true" *) 
   ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_enable__36 \resynch[15].synchc_inst 
       (.clk(rxusrclk2),
        .d(Q[15]),
        .en(rxusrclk2_en156),
        .q(d4[15]));
(* KEEP_HIERARCHY = "true" *) 
   ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_enable__22 \resynch[1].synchc_inst 
       (.clk(rxusrclk2),
        .d(Q[1]),
        .en(rxusrclk2_en156),
        .q(d4[1]));
(* KEEP_HIERARCHY = "true" *) 
   ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_enable__23 \resynch[2].synchc_inst 
       (.clk(rxusrclk2),
        .d(Q[2]),
        .en(rxusrclk2_en156),
        .q(d4[2]));
(* KEEP_HIERARCHY = "true" *) 
   ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_enable__24 \resynch[3].synchc_inst 
       (.clk(rxusrclk2),
        .d(Q[3]),
        .en(rxusrclk2_en156),
        .q(d4[3]));
(* KEEP_HIERARCHY = "true" *) 
   ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_enable__25 \resynch[4].synchc_inst 
       (.clk(rxusrclk2),
        .d(Q[4]),
        .en(rxusrclk2_en156),
        .q(d4[4]));
(* KEEP_HIERARCHY = "true" *) 
   ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_enable__26 \resynch[5].synchc_inst 
       (.clk(rxusrclk2),
        .d(Q[5]),
        .en(rxusrclk2_en156),
        .q(d4[5]));
(* KEEP_HIERARCHY = "true" *) 
   ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_enable__27 \resynch[6].synchc_inst 
       (.clk(rxusrclk2),
        .d(Q[6]),
        .en(rxusrclk2_en156),
        .q(d4[6]));
(* KEEP_HIERARCHY = "true" *) 
   ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_enable__28 \resynch[7].synchc_inst 
       (.clk(rxusrclk2),
        .d(Q[7]),
        .en(rxusrclk2_en156),
        .q(d4[7]));
(* KEEP_HIERARCHY = "true" *) 
   ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_enable__29 \resynch[8].synchc_inst 
       (.clk(rxusrclk2),
        .d(Q[8]),
        .en(rxusrclk2_en156),
        .q(d4[8]));
(* KEEP_HIERARCHY = "true" *) 
   ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_enable__30 \resynch[9].synchc_inst 
       (.clk(rxusrclk2),
        .d(Q[9]),
        .en(rxusrclk2_en156),
        .q(d4[9]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_coherent_resyncs_en" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_coherent_resyncs_en__parameterized0
   (out,
    O1,
    clear_rx_prbs_err_count0,
    rxusrclk2,
    data_pattern_select_core,
    rxusrclk2_en156,
    test_pattern_select_core,
    rx_test_pattern_enable_core,
    prbs31_rx_enable_core_reg,
    clear_test_pattern_error_count,
    pcs_rxreset_int,
    rxreset322,
    E);
  output [3:0]out;
  output O1;
  output clear_rx_prbs_err_count0;
  input rxusrclk2;
  input data_pattern_select_core;
  input rxusrclk2_en156;
  input test_pattern_select_core;
  input rx_test_pattern_enable_core;
  input prbs31_rx_enable_core_reg;
  input clear_test_pattern_error_count;
  input pcs_rxreset_int;
  input rxreset322;
  input [0:0]E;

  wire [0:0]E;
  wire O1;
  wire clear_rx_prbs_err_count0;
  wire clear_test_pattern_error_count;
  wire [1:0]comp_res;
(* RTL_KEEP = "true" *)   wire [3:0]d4;
(* RTL_KEEP = "true" *)   wire [3:0]d5;
  wire data_pattern_select_core;
  wire \n_0_comp_res[0]_i_2 ;
(* RTL_KEEP = "true" *)   wire [3:0]outreg;
  wire [3:0]outreg_in;
  wire pcs_rxreset_int;
  wire prbs31_rx_enable_core_reg;
  wire rx_test_pattern_enable_core;
  wire rxreset322;
  wire rxusrclk2;
  wire rxusrclk2_en156;
  wire stable;
  wire test_pattern_select_core;

  assign out[3:0] = outreg;
LUT5 #(
    .INIT(32'h00000020)) 
     clear_rx_prbs_err_count_i_1
       (.I0(outreg[3]),
        .I1(outreg[2]),
        .I2(clear_test_pattern_error_count),
        .I3(pcs_rxreset_int),
        .I4(rxreset322),
        .O(clear_rx_prbs_err_count0));
LUT5 #(
    .INIT(32'h00009009)) 
     \comp_res[0]_i_1 
       (.I0(d5[1]),
        .I1(d4[1]),
        .I2(d5[0]),
        .I3(d4[0]),
        .I4(\n_0_comp_res[0]_i_2 ),
        .O(stable));
LUT4 #(
    .INIT(16'h6FF6)) 
     \comp_res[0]_i_2 
       (.I0(d4[3]),
        .I1(d5[3]),
        .I2(d4[2]),
        .I3(d5[2]),
        .O(\n_0_comp_res[0]_i_2 ));
FDRE \comp_res_reg[0] 
       (.C(rxusrclk2),
        .CE(E),
        .D(stable),
        .Q(comp_res[0]),
        .R(1'b0));
FDRE \comp_res_reg[1] 
       (.C(rxusrclk2),
        .CE(E),
        .D(comp_res[0]),
        .Q(comp_res[1]),
        .R(1'b0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \d5_reg[0] 
       (.C(rxusrclk2),
        .CE(E),
        .D(d4[0]),
        .Q(d5[0]),
        .R(1'b0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \d5_reg[1] 
       (.C(rxusrclk2),
        .CE(E),
        .D(d4[1]),
        .Q(d5[1]),
        .R(1'b0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \d5_reg[2] 
       (.C(rxusrclk2),
        .CE(E),
        .D(d4[2]),
        .Q(d5[2]),
        .R(1'b0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \d5_reg[3] 
       (.C(rxusrclk2),
        .CE(E),
        .D(d4[3]),
        .Q(d5[3]),
        .R(1'b0));
LUT2 #(
    .INIT(4'h1)) 
     mcp1_ignore_next_mismatch_i_27
       (.I0(outreg[0]),
        .I1(outreg[1]),
        .O(O1));
LUT4 #(
    .INIT(16'hEA2A)) 
     \outreg[0]_i_1__0 
       (.I0(outreg[0]),
        .I1(comp_res[1]),
        .I2(comp_res[0]),
        .I3(d5[0]),
        .O(outreg_in[0]));
LUT4 #(
    .INIT(16'hEA2A)) 
     \outreg[1]_i_1__0 
       (.I0(outreg[1]),
        .I1(comp_res[1]),
        .I2(comp_res[0]),
        .I3(d5[1]),
        .O(outreg_in[1]));
LUT4 #(
    .INIT(16'hEA2A)) 
     \outreg[2]_i_1__0 
       (.I0(outreg[2]),
        .I1(comp_res[1]),
        .I2(comp_res[0]),
        .I3(d5[2]),
        .O(outreg_in[2]));
LUT4 #(
    .INIT(16'hEA2A)) 
     \outreg[3]_i_1__0 
       (.I0(outreg[3]),
        .I1(comp_res[1]),
        .I2(comp_res[0]),
        .I3(d5[3]),
        .O(outreg_in[3]));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \outreg_reg[0] 
       (.C(rxusrclk2),
        .CE(E),
        .D(outreg_in[0]),
        .Q(outreg[0]),
        .R(1'b0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \outreg_reg[1] 
       (.C(rxusrclk2),
        .CE(E),
        .D(outreg_in[1]),
        .Q(outreg[1]),
        .R(1'b0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \outreg_reg[2] 
       (.C(rxusrclk2),
        .CE(E),
        .D(outreg_in[2]),
        .Q(outreg[2]),
        .R(1'b0));
(* KEEP = "yes" *) 
   FDRE #(
    .INIT(1'b0)) 
     \outreg_reg[3] 
       (.C(rxusrclk2),
        .CE(E),
        .D(outreg_in[3]),
        .Q(outreg[3]),
        .R(1'b0));
(* KEEP_HIERARCHY = "true" *) 
   ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_enable__37 \resynch[0].synchc_inst 
       (.clk(rxusrclk2),
        .d(data_pattern_select_core),
        .en(rxusrclk2_en156),
        .q(d4[0]));
(* KEEP_HIERARCHY = "true" *) 
   ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_enable__38 \resynch[1].synchc_inst 
       (.clk(rxusrclk2),
        .d(test_pattern_select_core),
        .en(rxusrclk2_en156),
        .q(d4[1]));
(* KEEP_HIERARCHY = "true" *) 
   ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_enable__39 \resynch[2].synchc_inst 
       (.clk(rxusrclk2),
        .d(rx_test_pattern_enable_core),
        .en(rxusrclk2_en156),
        .q(d4[2]));
(* KEEP_HIERARCHY = "true" *) 
   ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_enable__40 \resynch[3].synchc_inst 
       (.clk(rxusrclk2),
        .d(prbs31_rx_enable_core_reg),
        .en(rxusrclk2_en156),
        .q(d4[3]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_common_ieee_registers" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_common_ieee_registers
   (O1,
    SR,
    regs_rdack,
    regs_wrack,
    loopback_ctrl,
    O3,
    tx_disable_int,
    O2,
    O4,
    reg_1_9_we,
    O5,
    E,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    pcs_test_pattern_seedB_core_int,
    pcs_test_pattern_seedA_core_int,
    O13,
    O14,
    O15,
    tx_66_fifo,
    core_in_testmode,
    clear_test_pattern_err_count,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    O24,
    O25,
    D,
    prbs31_rx_enable_core_int,
    prbs31_tx_enable_core_int,
    rddata_out,
    global_pmd_rx_signal_detect_core_i,
    clk156,
    core_status,
    pcs_hi_ber_core_i,
    pcs_rx_link_up_core_sync_int,
    I1,
    reg_3_33_re,
    I2,
    rdack0,
    wrack0,
    I3,
    I4,
    I5,
    I6,
    I7,
    reset,
    Q,
    I8,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    pma_pmd_type,
    pma_pmd_status_tx_fault_core_int,
    state,
    new_tx_test_seed,
    I15,
    I16,
    prbs31_rx_enable_core_reg,
    I17,
    I18,
    I19,
    I20,
    out,
    pma_pmd_reset_clear_core_intr,
    resetdone,
    I22,
    I23,
    I24,
    I25,
    I26,
    I27,
    I28,
    I29,
    I30,
    I31,
    I32,
    I33,
    I34,
    I35);
  output O1;
  output [0:0]SR;
  output regs_rdack;
  output regs_wrack;
  output [0:0]loopback_ctrl;
  output O3;
  output tx_disable_int;
  output O2;
  output O4;
  output reg_1_9_we;
  output O5;
  output [0:0]E;
  output [0:0]O6;
  output O7;
  output O8;
  output O9;
  output [0:0]O10;
  output [0:0]O11;
  output [15:0]O12;
  output [57:0]pcs_test_pattern_seedB_core_int;
  output [57:0]pcs_test_pattern_seedA_core_int;
  output [3:0]O13;
  output O14;
  output O15;
  output [0:0]tx_66_fifo;
  output core_in_testmode;
  output clear_test_pattern_err_count;
  output O16;
  output O17;
  output [0:0]O18;
  output [0:0]O19;
  output O20;
  output [0:0]O21;
  output O22;
  output O23;
  output O24;
  output O25;
  output [15:0]D;
  output prbs31_rx_enable_core_int;
  output prbs31_tx_enable_core_int;
  output [15:0]rddata_out;
  input global_pmd_rx_signal_detect_core_i;
  input clk156;
  input [0:0]core_status;
  input pcs_hi_ber_core_i;
  input pcs_rx_link_up_core_sync_int;
  input I1;
  input reg_3_33_re;
  input I2;
  input rdack0;
  input wrack0;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input reset;
  input [20:0]Q;
  input I8;
  input [3:0]I9;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input [2:0]pma_pmd_type;
  input pma_pmd_status_tx_fault_core_int;
  input [2:0]state;
  input new_tx_test_seed;
  input [0:0]I15;
  input [0:0]I16;
  input prbs31_rx_enable_core_reg;
  input I17;
  input I18;
  input I19;
  input [15:0]I20;
  input [15:0]out;
  input pma_pmd_reset_clear_core_intr;
  input resetdone;
  input [7:0]I22;
  input [5:0]I23;
  input [15:0]I24;
  input [14:0]I25;
  input [15:0]I26;
  input [9:0]I27;
  input [15:0]I28;
  input [14:0]I29;
  input [14:0]I30;
  input [8:0]I31;
  input [5:0]I32;
  input [15:0]I33;
  input [15:0]I34;
  input I35;

  wire [15:0]D;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire [0:0]I15;
  wire [0:0]I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire [15:0]I20;
  wire [7:0]I22;
  wire [5:0]I23;
  wire [15:0]I24;
  wire [14:0]I25;
  wire [15:0]I26;
  wire [9:0]I27;
  wire [15:0]I28;
  wire [14:0]I29;
  wire I3;
  wire [14:0]I30;
  wire [8:0]I31;
  wire [5:0]I32;
  wire [15:0]I33;
  wire [15:0]I34;
  wire I35;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire [3:0]I9;
  wire O1;
  wire [0:0]O10;
  wire [0:0]O11;
  wire [15:0]O12;
  wire [3:0]O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire [0:0]O18;
  wire [0:0]O19;
  wire O2;
  wire O20;
  wire [0:0]O21;
  wire O22;
  wire O23;
  wire O24;
  wire O25;
  wire O3;
  wire O4;
  wire O5;
  wire [0:0]O6;
  wire O7;
  wire O8;
  wire O9;
  wire [20:0]Q;
  wire [0:0]SR;
  wire clear_test_pattern_err_count;
  wire clk156;
  wire core_in_testmode;
  wire [0:0]core_status;
  wire global_pmd_rx_signal_detect_core_i;
  wire [0:0]loopback_ctrl;
  wire \n_0_rddata_out[0]_i_12 ;
  wire \n_0_rddata_out[0]_i_13 ;
  wire \n_0_rddata_out[0]_i_6 ;
  wire \n_0_rddata_out[11]_i_7 ;
  wire \n_0_rddata_out[12]_i_10 ;
  wire \n_0_rddata_out[12]_i_3 ;
  wire \n_0_rddata_out[12]_i_5 ;
  wire \n_0_rddata_out[12]_i_6 ;
  wire \n_0_rddata_out[13]_i_11 ;
  wire \n_0_rddata_out[13]_i_12 ;
  wire \n_0_rddata_out[13]_i_13 ;
  wire \n_0_rddata_out[13]_i_5 ;
  wire \n_0_rddata_out[13]_i_6 ;
  wire \n_0_rddata_out[13]_i_9 ;
  wire \n_0_rddata_out[14]_i_1 ;
  wire \n_0_rddata_out[14]_i_10 ;
  wire \n_0_rddata_out[14]_i_13 ;
  wire \n_0_rddata_out[14]_i_5 ;
  wire \n_0_rddata_out[14]_i_6 ;
  wire \n_0_rddata_out[15]_i_11 ;
  wire \n_0_rddata_out[15]_i_14 ;
  wire \n_0_rddata_out[15]_i_15 ;
  wire \n_0_rddata_out[15]_i_3 ;
  wire \n_0_rddata_out[1]_i_11 ;
  wire \n_0_rddata_out[1]_i_12 ;
  wire \n_0_rddata_out[1]_i_2 ;
  wire \n_0_rddata_out[2]_i_14 ;
  wire \n_0_rddata_out[3]_i_13 ;
  wire \n_0_rddata_out[3]_i_14 ;
  wire \n_0_rddata_out[3]_i_15 ;
  wire \n_0_rddata_out[3]_i_17 ;
  wire \n_0_rddata_out[3]_i_6 ;
  wire \n_0_rddata_out[3]_i_8 ;
  wire \n_0_rddata_out[4]_i_12 ;
  wire \n_0_rddata_out[4]_i_5 ;
  wire \n_0_rddata_out[4]_i_9 ;
  wire \n_0_rddata_out[5]_i_8 ;
  wire \n_0_rddata_out[6]_i_3 ;
  wire \n_0_rddata_out[6]_i_7 ;
  wire \n_0_rddata_out[6]_i_8 ;
  wire \n_0_rddata_out[7]_i_11 ;
  wire \n_0_rddata_out[7]_i_12 ;
  wire \n_0_rddata_out[7]_i_15 ;
  wire \n_0_rddata_out[7]_i_4 ;
  wire \n_0_rddata_out[9]_i_10 ;
  wire n_0_reg_1_10_0;
  wire n_0_reg_1_1_2;
  wire n_0_reg_3_0_11;
  wire n_0_reg_3_1_2;
  wire n_0_reg_3_32_0;
  wire n_0_reg_3_32_1;
  wire n_0_reg_3_32_12;
  wire n_0_reg_3_33_13_8;
  wire n_0_reg_3_33_7_0;
  wire n_0_reg_3_34_all;
  wire n_0_reg_3_35_all;
  wire n_0_reg_3_37_9_0;
  wire n_0_reg_3_38_all;
  wire n_0_reg_3_39_all;
  wire n_10_reg_1_0_15;
  wire n_10_reg_3_0_15;
  wire n_10_reg_3_43_all;
  wire n_11_reg_1_0_15;
  wire n_11_reg_3_0_15;
  wire n_11_reg_3_43_all;
  wire n_12_reg_1_0_15;
  wire n_12_reg_3_0_15;
  wire n_12_reg_3_43_all;
  wire n_13_reg_3_0_15;
  wire n_13_reg_3_37_9_0;
  wire n_13_reg_3_43_all;
  wire n_14_reg_1_0_15;
  wire n_14_reg_3_37_9_0;
  wire n_14_reg_3_41_9_0;
  wire n_14_reg_3_43_all;
  wire n_15_reg_3_41_9_0;
  wire n_15_reg_3_43_all;
  wire n_16_reg_3_41_9_0;
  wire n_16_reg_3_43_all;
  wire n_17_reg_3_35_all;
  wire n_17_reg_3_38_all;
  wire n_17_reg_3_41_9_0;
  wire n_17_reg_3_43_all;
  wire n_18_reg_3_0_15;
  wire n_18_reg_3_35_all;
  wire n_18_reg_3_38_all;
  wire n_18_reg_3_39_all;
  wire n_18_reg_3_43_all;
  wire n_19_reg_3_0_15;
  wire n_19_reg_3_34_all;
  wire n_19_reg_3_35_all;
  wire n_19_reg_3_38_all;
  wire n_19_reg_3_39_all;
  wire n_19_reg_3_65535_all;
  wire n_1_reg_1_0_0;
  wire n_1_reg_1_8_10;
  wire n_1_reg_1_8_11;
  wire n_1_reg_1_9_0;
  wire n_1_reg_3_0_11;
  wire n_1_reg_3_0_15;
  wire n_1_reg_3_1_2;
  wire n_1_reg_3_32_0;
  wire n_1_reg_3_32_1;
  wire n_1_reg_3_32_12;
  wire n_1_reg_3_33_13_8;
  wire n_1_reg_3_33_14;
  wire n_1_reg_3_33_7_0;
  wire n_1_reg_3_34_all;
  wire n_1_reg_3_36_all;
  wire n_1_reg_3_39_all;
  wire n_1_reg_3_40_all;
  wire n_1_reg_3_41_9_0;
  wire n_1_reg_3_42_5_0;
  wire n_1_reg_3_65535_all;
  wire n_1_reg_3_8_10;
  wire n_1_reg_3_8_11;
  wire n_20_reg_3_34_all;
  wire n_20_reg_3_36_all;
  wire n_20_reg_3_38_all;
  wire n_20_reg_3_39_all;
  wire n_20_reg_3_65535_all;
  wire n_21_reg_3_39_all;
  wire n_21_reg_3_40_all;
  wire n_21_reg_3_65535_all;
  wire n_22_reg_3_0_15;
  wire n_22_reg_3_34_all;
  wire n_22_reg_3_39_all;
  wire n_22_reg_3_40_all;
  wire n_22_reg_3_65535_all;
  wire n_23_reg_3_0_15;
  wire n_23_reg_3_34_all;
  wire n_23_reg_3_40_all;
  wire n_23_reg_3_65535_all;
  wire n_24_reg_3_0_15;
  wire n_24_reg_3_34_all;
  wire n_24_reg_3_40_all;
  wire n_24_reg_3_65535_all;
  wire n_25_reg_3_0_15;
  wire n_25_reg_3_34_all;
  wire n_25_reg_3_40_all;
  wire n_26_reg_3_0_15;
  wire n_26_reg_3_34_all;
  wire n_26_reg_3_40_all;
  wire n_27_reg_3_0_15;
  wire n_27_reg_3_40_all;
  wire n_27_reg_3_42_5_0;
  wire n_28_reg_3_0_15;
  wire n_28_reg_3_40_all;
  wire n_28_reg_3_42_5_0;
  wire n_29_reg_3_0_15;
  wire n_2_reg_1_0_15;
  wire n_2_reg_3_33_13_8;
  wire n_2_reg_3_33_7_0;
  wire n_2_reg_3_34_all;
  wire n_2_reg_3_36_all;
  wire n_2_reg_3_37_9_0;
  wire n_2_reg_3_40_all;
  wire n_2_reg_3_41_9_0;
  wire n_2_reg_3_42_5_0;
  wire n_2_reg_3_43_all;
  wire n_2_reg_3_65535_all;
  wire n_2_reg_3_8_11;
  wire n_3_reg_1_0_15;
  wire n_3_reg_1_8_11;
  wire n_3_reg_3_0_11;
  wire n_3_reg_3_33_13_8;
  wire n_3_reg_3_33_15;
  wire n_3_reg_3_33_7_0;
  wire n_3_reg_3_36_all;
  wire n_3_reg_3_40_all;
  wire n_3_reg_3_41_9_0;
  wire n_3_reg_3_43_all;
  wire n_4_reg_1_0_15;
  wire n_4_reg_1_8_11;
  wire n_4_reg_3_0_11;
  wire n_4_reg_3_33_13_8;
  wire n_4_reg_3_33_7_0;
  wire n_4_reg_3_40_all;
  wire n_4_reg_3_43_all;
  wire n_5_reg_1_0_15;
  wire n_5_reg_3_0_15;
  wire n_5_reg_3_33_13_8;
  wire n_5_reg_3_33_7_0;
  wire n_5_reg_3_43_all;
  wire n_6_reg_1_0_15;
  wire n_6_reg_1_8_11;
  wire n_6_reg_3_33_7_0;
  wire n_6_reg_3_43_all;
  wire n_7_reg_1_0_15;
  wire n_7_reg_3_0_15;
  wire n_7_reg_3_33_7_0;
  wire n_7_reg_3_43_all;
  wire n_8_reg_1_0_15;
  wire n_8_reg_3_0_15;
  wire n_8_reg_3_43_all;
  wire n_9_reg_1_0_15;
  wire n_9_reg_3_0_15;
  wire n_9_reg_3_43_all;
  wire new_tx_test_seed;
  wire [15:0]out;
  wire p_0_in;
  wire p_0_in1_in;
  wire p_0_in5_in;
  wire p_1_in;
  wire p_1_in2_in;
  wire pcs_hi_ber_core_i;
  wire pcs_rx_link_up_core_sync_int;
  wire [57:0]pcs_test_pattern_seedA_core_int;
  wire [57:0]pcs_test_pattern_seedB_core_int;
  wire pma_pmd_reset_clear_core_intr;
  wire pma_pmd_status_tx_fault_core_int;
  wire [2:0]pma_pmd_type;
  wire prbs31_rx_enable_core_int;
  wire prbs31_rx_enable_core_reg;
  wire prbs31_tx_enable_core_int;
  wire rdack0;
  wire [15:0]rddata_out;
  wire re_prev;
  wire re_prev_0;
  wire reg_1_9_we;
  wire reg_3_0_15_we;
  wire [14:14]reg_3_33;
  wire reg_3_33_re;
  wire reg_3_38_we;
  wire regs_rdack;
  wire regs_wrack;
  wire reset;
  wire resetdone;
  wire [2:0]state;
  wire [0:0]tx_66_fifo;
  wire tx_disable_int;
  wire wrack0;

FDRE #(
    .INIT(1'b0)) 
     rdack_reg
       (.C(clk156),
        .CE(1'b1),
        .D(rdack0),
        .Q(regs_rdack),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair62" *) 
   LUT2 #(
    .INIT(4'h7)) 
     \rddata_out[0]_i_12 
       (.I0(Q[5]),
        .I1(Q[1]),
        .O(\n_0_rddata_out[0]_i_12 ));
(* SOFT_HLUTNM = "soft_lutpair62" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \rddata_out[0]_i_13 
       (.I0(Q[5]),
        .I1(Q[1]),
        .O(\n_0_rddata_out[0]_i_13 ));
(* SOFT_HLUTNM = "soft_lutpair48" *) 
   LUT5 #(
    .INIT(32'h6AFFEAEB)) 
     \rddata_out[0]_i_6 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(Q[1]),
        .O(\n_0_rddata_out[0]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair61" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \rddata_out[11]_i_7 
       (.I0(Q[5]),
        .I1(Q[3]),
        .O(\n_0_rddata_out[11]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair57" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \rddata_out[12]_i_10 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .O(\n_0_rddata_out[12]_i_10 ));
(* SOFT_HLUTNM = "soft_lutpair47" *) 
   LUT5 #(
    .INIT(32'h00008002)) 
     \rddata_out[12]_i_3 
       (.I0(\n_0_rddata_out[12]_i_5 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\n_0_rddata_out[12]_i_6 ),
        .O(\n_0_rddata_out[12]_i_3 ));
LUT6 #(
    .INIT(64'h8100000000000081)) 
     \rddata_out[12]_i_5 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[14]),
        .I4(Q[15]),
        .I5(Q[13]),
        .O(\n_0_rddata_out[12]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair49" *) 
   LUT5 #(
    .INIT(32'h7FFFFFFE)) 
     \rddata_out[12]_i_6 
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(Q[7]),
        .O(\n_0_rddata_out[12]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair60" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \rddata_out[13]_i_11 
       (.I0(Q[4]),
        .I1(Q[0]),
        .O(\n_0_rddata_out[13]_i_11 ));
LUT6 #(
    .INIT(64'h7EFFFFFFFFFFFF7E)) 
     \rddata_out[13]_i_12 
       (.I0(Q[10]),
        .I1(Q[9]),
        .I2(Q[11]),
        .I3(Q[4]),
        .I4(Q[6]),
        .I5(Q[7]),
        .O(\n_0_rddata_out[13]_i_12 ));
(* SOFT_HLUTNM = "soft_lutpair58" *) 
   LUT3 #(
    .INIT(8'h7E)) 
     \rddata_out[13]_i_13 
       (.I0(Q[12]),
        .I1(Q[13]),
        .I2(Q[11]),
        .O(\n_0_rddata_out[13]_i_13 ));
LUT3 #(
    .INIT(8'h7F)) 
     \rddata_out[13]_i_5 
       (.I0(Q[14]),
        .I1(Q[15]),
        .I2(Q[13]),
        .O(\n_0_rddata_out[13]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair58" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \rddata_out[13]_i_6 
       (.I0(Q[13]),
        .I1(Q[14]),
        .I2(Q[15]),
        .O(\n_0_rddata_out[13]_i_6 ));
LUT5 #(
    .INIT(32'hFFFFBFFE)) 
     \rddata_out[13]_i_9 
       (.I0(\n_0_rddata_out[13]_i_12 ),
        .I1(Q[7]),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\n_0_rddata_out[13]_i_13 ),
        .O(\n_0_rddata_out[13]_i_9 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFBBFFFFF)) 
     \rddata_out[14]_i_1 
       (.I0(O9),
        .I1(Q[16]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(I35),
        .I5(state[2]),
        .O(\n_0_rddata_out[14]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair47" *) 
   LUT3 #(
    .INIT(8'h7F)) 
     \rddata_out[14]_i_10 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\n_0_rddata_out[14]_i_10 ));
(* SOFT_HLUTNM = "soft_lutpair61" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \rddata_out[14]_i_13 
       (.I0(Q[0]),
        .I1(Q[5]),
        .O(\n_0_rddata_out[14]_i_13 ));
LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFF)) 
     \rddata_out[14]_i_5 
       (.I0(\n_0_rddata_out[14]_i_10 ),
        .I1(Q[9]),
        .I2(Q[8]),
        .I3(Q[12]),
        .I4(Q[13]),
        .I5(n_21_reg_3_65535_all),
        .O(\n_0_rddata_out[14]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair54" *) 
   LUT4 #(
    .INIT(16'h7FFF)) 
     \rddata_out[14]_i_6 
       (.I0(Q[7]),
        .I1(Q[4]),
        .I2(Q[6]),
        .I3(Q[5]),
        .O(\n_0_rddata_out[14]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair51" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \rddata_out[15]_i_11 
       (.I0(Q[15]),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[12]),
        .O(\n_0_rddata_out[15]_i_11 ));
(* SOFT_HLUTNM = "soft_lutpair50" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \rddata_out[15]_i_14 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[3]),
        .O(\n_0_rddata_out[15]_i_14 ));
(* SOFT_HLUTNM = "soft_lutpair56" *) 
   LUT3 #(
    .INIT(8'hEF)) 
     \rddata_out[15]_i_15 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\n_0_rddata_out[15]_i_15 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \rddata_out[15]_i_3 
       (.I0(n_3_reg_3_0_11),
        .I1(n_4_reg_1_8_11),
        .I2(\n_0_rddata_out[15]_i_11 ),
        .I3(Q[11]),
        .I4(Q[10]),
        .I5(Q[9]),
        .O(\n_0_rddata_out[15]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair48" *) 
   LUT5 #(
    .INIT(32'h7FFFC0EE)) 
     \rddata_out[1]_i_11 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[5]),
        .I4(Q[4]),
        .O(\n_0_rddata_out[1]_i_11 ));
(* SOFT_HLUTNM = "soft_lutpair60" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \rddata_out[1]_i_12 
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\n_0_rddata_out[1]_i_12 ));
(* SOFT_HLUTNM = "soft_lutpair52" *) 
   LUT3 #(
    .INIT(8'h2A)) 
     \rddata_out[1]_i_2 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(Q[3]),
        .O(\n_0_rddata_out[1]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair55" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \rddata_out[2]_i_14 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[8]),
        .I3(Q[9]),
        .O(\n_0_rddata_out[2]_i_14 ));
(* SOFT_HLUTNM = "soft_lutpair55" *) 
   LUT2 #(
    .INIT(4'h7)) 
     \rddata_out[3]_i_13 
       (.I0(Q[4]),
        .I1(Q[6]),
        .O(\n_0_rddata_out[3]_i_13 ));
(* SOFT_HLUTNM = "soft_lutpair57" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \rddata_out[3]_i_14 
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(\n_0_rddata_out[3]_i_14 ));
(* SOFT_HLUTNM = "soft_lutpair59" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \rddata_out[3]_i_15 
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(\n_0_rddata_out[3]_i_15 ));
LUT2 #(
    .INIT(4'hE)) 
     \rddata_out[3]_i_17 
       (.I0(Q[4]),
        .I1(Q[6]),
        .O(\n_0_rddata_out[3]_i_17 ));
LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFE)) 
     \rddata_out[3]_i_6 
       (.I0(\n_0_rddata_out[4]_i_9 ),
        .I1(Q[12]),
        .I2(Q[13]),
        .I3(Q[14]),
        .I4(Q[11]),
        .I5(Q[10]),
        .O(\n_0_rddata_out[3]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair59" *) 
   LUT2 #(
    .INIT(4'h7)) 
     \rddata_out[3]_i_8 
       (.I0(Q[2]),
        .I1(Q[5]),
        .O(\n_0_rddata_out[3]_i_8 ));
(* SOFT_HLUTNM = "soft_lutpair53" *) 
   LUT5 #(
    .INIT(32'h7FFFFFFE)) 
     \rddata_out[4]_i_12 
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(Q[12]),
        .O(\n_0_rddata_out[4]_i_12 ));
LUT5 #(
    .INIT(32'hBFFFFFFB)) 
     \rddata_out[4]_i_5 
       (.I0(\n_0_rddata_out[4]_i_12 ),
        .I1(Q[5]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(Q[8]),
        .O(\n_0_rddata_out[4]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair54" *) 
   LUT3 #(
    .INIT(8'h7E)) 
     \rddata_out[4]_i_9 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[8]),
        .O(\n_0_rddata_out[4]_i_9 ));
(* SOFT_HLUTNM = "soft_lutpair56" *) 
   LUT3 #(
    .INIT(8'h41)) 
     \rddata_out[5]_i_8 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .O(\n_0_rddata_out[5]_i_8 ));
(* SOFT_HLUTNM = "soft_lutpair49" *) 
   LUT3 #(
    .INIT(8'h7E)) 
     \rddata_out[6]_i_3 
       (.I0(Q[10]),
        .I1(Q[9]),
        .I2(Q[8]),
        .O(\n_0_rddata_out[6]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair51" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \rddata_out[6]_i_7 
       (.I0(Q[12]),
        .I1(Q[14]),
        .I2(Q[13]),
        .I3(Q[15]),
        .I4(\n_0_rddata_out[9]_i_10 ),
        .O(\n_0_rddata_out[6]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair52" *) 
   LUT5 #(
    .INIT(32'h7EEEFFFE)) 
     \rddata_out[6]_i_8 
       (.I0(Q[4]),
        .I1(Q[6]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[5]),
        .O(\n_0_rddata_out[6]_i_8 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \rddata_out[7]_i_11 
       (.I0(\n_0_rddata_out[7]_i_15 ),
        .I1(\n_0_rddata_out[13]_i_6 ),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(Q[7]),
        .I5(Q[6]),
        .O(\n_0_rddata_out[7]_i_11 ));
LUT2 #(
    .INIT(4'h8)) 
     \rddata_out[7]_i_12 
       (.I0(pma_pmd_type[2]),
        .I1(pma_pmd_type[1]),
        .O(\n_0_rddata_out[7]_i_12 ));
(* SOFT_HLUTNM = "soft_lutpair53" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \rddata_out[7]_i_15 
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(Q[12]),
        .O(\n_0_rddata_out[7]_i_15 ));
(* SOFT_HLUTNM = "soft_lutpair50" *) 
   LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     \rddata_out[7]_i_4 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[5]),
        .O(\n_0_rddata_out[7]_i_4 ));
LUT4 #(
    .INIT(16'hFFFE)) 
     \rddata_out[9]_i_10 
       (.I0(Q[9]),
        .I1(Q[10]),
        .I2(Q[11]),
        .I3(n_4_reg_1_8_11),
        .O(\n_0_rddata_out[9]_i_10 ));
FDRE #(
    .INIT(1'b0)) 
     \rddata_out_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(n_3_reg_1_0_15),
        .Q(rddata_out[0]),
        .R(\n_0_rddata_out[14]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \rddata_out_reg[10] 
       (.C(clk156),
        .CE(1'b1),
        .D(n_1_reg_1_8_10),
        .Q(rddata_out[10]),
        .R(\n_0_rddata_out[14]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \rddata_out_reg[11] 
       (.C(clk156),
        .CE(1'b1),
        .D(n_10_reg_3_0_15),
        .Q(rddata_out[11]),
        .R(\n_0_rddata_out[14]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \rddata_out_reg[12] 
       (.C(clk156),
        .CE(1'b1),
        .D(n_2_reg_1_0_15),
        .Q(rddata_out[12]),
        .R(\n_0_rddata_out[14]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \rddata_out_reg[13] 
       (.C(clk156),
        .CE(1'b1),
        .D(n_4_reg_1_0_15),
        .Q(rddata_out[13]),
        .R(\n_0_rddata_out[14]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \rddata_out_reg[14] 
       (.C(clk156),
        .CE(1'b1),
        .D(n_3_reg_3_40_all),
        .Q(rddata_out[14]),
        .R(\n_0_rddata_out[14]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \rddata_out_reg[15] 
       (.C(clk156),
        .CE(1'b1),
        .D(n_22_reg_3_0_15),
        .Q(rddata_out[15]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rddata_out_reg[1] 
       (.C(clk156),
        .CE(1'b1),
        .D(n_1_reg_3_41_9_0),
        .Q(rddata_out[1]),
        .R(\n_0_rddata_out[14]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \rddata_out_reg[2] 
       (.C(clk156),
        .CE(1'b1),
        .D(n_8_reg_3_0_15),
        .Q(rddata_out[2]),
        .R(\n_0_rddata_out[14]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \rddata_out_reg[3] 
       (.C(clk156),
        .CE(1'b1),
        .D(n_1_reg_3_40_all),
        .Q(rddata_out[3]),
        .R(\n_0_rddata_out[14]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \rddata_out_reg[4] 
       (.C(clk156),
        .CE(1'b1),
        .D(n_0_reg_3_37_9_0),
        .Q(rddata_out[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rddata_out_reg[5] 
       (.C(clk156),
        .CE(1'b1),
        .D(n_2_reg_3_40_all),
        .Q(rddata_out[5]),
        .R(\n_0_rddata_out[14]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \rddata_out_reg[6] 
       (.C(clk156),
        .CE(1'b1),
        .D(n_19_reg_3_65535_all),
        .Q(rddata_out[6]),
        .R(\n_0_rddata_out[14]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \rddata_out_reg[7] 
       (.C(clk156),
        .CE(1'b1),
        .D(n_9_reg_3_0_15),
        .Q(rddata_out[7]),
        .R(\n_0_rddata_out[14]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \rddata_out_reg[8] 
       (.C(clk156),
        .CE(1'b1),
        .D(n_7_reg_3_0_15),
        .Q(rddata_out[8]),
        .R(\n_0_rddata_out[14]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \rddata_out_reg[9] 
       (.C(clk156),
        .CE(1'b1),
        .D(n_0_reg_3_34_all),
        .Q(rddata_out[9]),
        .R(\n_0_rddata_out[14]_i_1 ));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register reg_1_0_0
       (.I1(O1),
        .I3(I3),
        .O1(n_1_reg_1_0_0),
        .Q(Q[3:0]),
        .clk156(clk156),
        .loopback_ctrl(loopback_ctrl),
        .tx_disable_int(tx_disable_int));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register_39 reg_1_0_11
       (.I1(O1),
        .I4(I4),
        .O3(O3),
        .clk156(clk156));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized0 reg_1_0_15
       (.I1(n_1_reg_1_9_0),
        .I10(n_2_reg_3_41_9_0),
        .I11(n_1_reg_3_33_13_8),
        .I12(n_26_reg_3_0_15),
        .I13(\n_0_rddata_out[13]_i_5 ),
        .I14(\n_0_rddata_out[13]_i_6 ),
        .I15(\n_0_rddata_out[15]_i_3 ),
        .I16(\n_0_rddata_out[7]_i_11 ),
        .I17(\n_0_rddata_out[1]_i_12 ),
        .I18(n_2_reg_3_36_all),
        .I19(\n_0_rddata_out[3]_i_15 ),
        .I2(n_3_reg_1_8_11),
        .I20(n_0_reg_3_1_2),
        .I21(\n_0_rddata_out[9]_i_10 ),
        .I22(\n_0_rddata_out[15]_i_11 ),
        .I23(n_3_reg_3_0_11),
        .I3(\n_0_rddata_out[12]_i_3 ),
        .I4(n_1_reg_3_32_12),
        .I5(n_1_reg_1_0_0),
        .I6(I6),
        .I7(I7),
        .I8(n_0_reg_1_10_0),
        .I9(\n_0_rddata_out[6]_i_7 ),
        .O1(O4),
        .O10(n_10_reg_1_0_15),
        .O11(n_11_reg_1_0_15),
        .O12(O12[13]),
        .O13(n_12_reg_1_0_15),
        .O14(O1),
        .O15(n_14_reg_1_0_15),
        .O2(n_2_reg_1_0_15),
        .O3(n_3_reg_1_0_15),
        .O4(n_4_reg_1_0_15),
        .O5(n_5_reg_1_0_15),
        .O6(n_6_reg_1_0_15),
        .O7(n_7_reg_1_0_15),
        .O8(n_8_reg_1_0_15),
        .O9(n_9_reg_1_0_15),
        .Q({Q[17:16],Q[14:11],Q[7:0]}),
        .clk156(clk156),
        .pma_pmd_type(pma_pmd_type),
        .reg_1_9_we(reg_1_9_we),
        .reset(reset));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized3 reg_1_10_0
       (.I1(O1),
        .O1(n_0_reg_1_10_0),
        .Q(Q[3:0]),
        .clk156(clk156),
        .global_pmd_rx_signal_detect_core_i(global_pmd_rx_signal_detect_core_i),
        .pma_pmd_type(pma_pmd_type[0]));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized1 reg_1_1_2
       (.I1(n_6_reg_1_0_15),
        .I2(\n_0_rddata_out[7]_i_15 ),
        .I3(\n_0_rddata_out[2]_i_14 ),
        .I4(O4),
        .I5(n_4_reg_1_8_11),
        .I6(n_3_reg_1_8_11),
        .I7(I7),
        .I8(I8),
        .O1(n_0_reg_1_1_2),
        .Q({Q[17],Q[15],Q[3:0]}),
        .clk156(clk156),
        .global_pmd_rx_signal_detect_core_i(global_pmd_rx_signal_detect_core_i),
        .pma_pmd_type(pma_pmd_type[2]),
        .reset(reset));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized2 reg_1_8_10
       (.I1(n_1_reg_1_8_11),
        .I2(n_5_reg_1_0_15),
        .I3(n_27_reg_3_0_15),
        .I4(n_19_reg_3_39_all),
        .O1(n_1_reg_1_8_10),
        .Q(Q[3]),
        .clk156(clk156),
        .p_1_in2_in(p_1_in2_in));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized2_40 reg_1_8_11
       (.I1(I1),
        .I2(O4),
        .I3(\n_0_rddata_out[7]_i_12 ),
        .O1(n_1_reg_1_8_11),
        .O2(n_3_reg_1_8_11),
        .O24(O24),
        .O3(n_4_reg_1_8_11),
        .O4(O9),
        .O5(n_6_reg_1_8_11),
        .Q({Q[20:17],Q[15:0]}),
        .clk156(clk156),
        .p_0_in1_in(p_0_in1_in),
        .p_1_in2_in(p_1_in2_in),
        .pma_pmd_status_tx_fault_core_int(pma_pmd_status_tx_fault_core_int),
        .pma_pmd_type(pma_pmd_type[0]),
        .reset(reset));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register_41 reg_1_9_0
       (.I1(O1),
        .I10(I10),
        .I2(n_4_reg_1_8_11),
        .I5(I5),
        .O1(n_1_reg_1_9_0),
        .Q(Q[3:1]),
        .clk156(clk156),
        .tx_disable_int(tx_disable_int));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register_42 reg_3_0_11
       (.I1(SR),
        .I2(n_12_reg_3_0_15),
        .I3(n_0_reg_3_1_2),
        .I4(O5),
        .I7(I7),
        .O1(n_0_reg_3_0_11),
        .O2(n_1_reg_3_0_11),
        .O3(n_3_reg_3_0_11),
        .O4(n_4_reg_3_0_11),
        .Q({Q[17:16],Q[7:0]}),
        .clk156(clk156),
        .p_0_in(p_0_in),
        .pcs_test_pattern_seedB_core_int(pcs_test_pattern_seedB_core_int[43]),
        .reg_3_0_15_we(reg_3_0_15_we));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register_43 reg_3_0_14
       (.I1(SR),
        .I2(n_11_reg_3_0_15),
        .O1(O2),
        .Q(O13[2]),
        .clk156(clk156),
        .core_in_testmode(core_in_testmode),
        .prbs31_rx_enable_core_reg(prbs31_rx_enable_core_reg));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized0_44 reg_3_0_15
       (.D(n_1_reg_3_0_15),
        .E(E),
        .I1(n_17_reg_3_38_all),
        .I10(n_6_reg_3_43_all),
        .I11(I11),
        .I12(n_0_reg_1_1_2),
        .I13(n_2_reg_3_8_11),
        .I14(\n_0_rddata_out[7]_i_4 ),
        .I15(n_9_reg_1_0_15),
        .I16(n_6_reg_1_8_11),
        .I17(n_22_reg_3_34_all),
        .I18(O3),
        .I19(n_5_reg_1_0_15),
        .I2(n_2_reg_3_43_all),
        .I20(O2),
        .I21(n_0_reg_3_0_11),
        .I22(I2),
        .I23(I10),
        .I24(n_0_reg_3_39_all),
        .I25(n_27_reg_3_42_5_0),
        .I26(O5),
        .I27(n_20_reg_3_65535_all),
        .I28(\n_0_rddata_out[15]_i_3 ),
        .I29(I19),
        .I3(n_13_reg_3_37_9_0),
        .I30(n_12_reg_1_0_15),
        .I31({O12[11:10],O12[8:7],O12[2:1]}),
        .I32(n_3_reg_3_33_13_8),
        .I33(\n_0_rddata_out[4]_i_5 ),
        .I34(\n_0_rddata_out[1]_i_11 ),
        .I35(n_1_reg_3_1_2),
        .I36(\n_0_rddata_out[13]_i_5 ),
        .I37(\n_0_rddata_out[13]_i_6 ),
        .I38(n_24_reg_3_34_all),
        .I39(n_14_reg_3_41_9_0),
        .I4(n_26_reg_3_34_all),
        .I40(n_1_reg_3_8_10),
        .I41(n_1_reg_3_39_all),
        .I42(n_24_reg_3_65535_all),
        .I43(\n_0_rddata_out[12]_i_6 ),
        .I44(\n_0_rddata_out[13]_i_9 ),
        .I45(n_17_reg_3_35_all),
        .I46(\n_0_rddata_out[3]_i_14 ),
        .I47(n_3_reg_3_36_all),
        .I48(n_0_reg_3_1_2),
        .I5(n_11_reg_1_0_15),
        .I6(n_2_reg_3_33_7_0),
        .I7(I7),
        .I8(n_23_reg_3_34_all),
        .I9(I9),
        .O1(SR),
        .O10(n_12_reg_3_0_15),
        .O11(n_18_reg_3_0_15),
        .O12(n_19_reg_3_0_15),
        .O13(reg_3_38_we),
        .O14(O21),
        .O15(n_22_reg_3_0_15),
        .O16(O16),
        .O17(O17),
        .O18(O18),
        .O19(O19),
        .O2(n_5_reg_3_0_15),
        .O20(n_23_reg_3_0_15),
        .O21(n_24_reg_3_0_15),
        .O22(n_25_reg_3_0_15),
        .O23(n_26_reg_3_0_15),
        .O24(n_27_reg_3_0_15),
        .O25(n_28_reg_3_0_15),
        .O26(n_29_reg_3_0_15),
        .O3(O11),
        .O4(n_7_reg_3_0_15),
        .O5(n_8_reg_3_0_15),
        .O6(n_9_reg_3_0_15),
        .O7(O7),
        .O8(n_10_reg_3_0_15),
        .O9(n_11_reg_3_0_15),
        .Q({Q[17:11],Q[8:0]}),
        .SR(n_13_reg_3_0_15),
        .clear_test_pattern_err_count(clear_test_pattern_err_count),
        .clk156(clk156),
        .p_0_in1_in(p_0_in1_in),
        .p_0_in5_in(p_0_in5_in),
        .pcs_test_pattern_seedB_core_int({pcs_test_pattern_seedB_core_int[57],pcs_test_pattern_seedB_core_int[47]}),
        .pma_pmd_reset_clear_core_intr(pma_pmd_reset_clear_core_intr),
        .re_prev(re_prev_0),
        .re_prev_0(re_prev),
        .reg_3_0_15_we(reg_3_0_15_we),
        .reg_3_33_re(reg_3_33_re),
        .reset(reset),
        .resetdone(resetdone),
        .state(state[2:1]));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized1_45 reg_3_1_2
       (.I1(O5),
        .I2(n_4_reg_3_0_11),
        .I3(n_0_reg_3_32_12),
        .I4(SR),
        .I7(I7),
        .I8(I8),
        .O1(n_0_reg_3_1_2),
        .O2(n_1_reg_3_1_2),
        .Q({Q[17],Q[5:1]}),
        .clk156(clk156));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized3_46 reg_3_32_0
       (.I1(SR),
        .I2(\n_0_rddata_out[0]_i_13 ),
        .O1(n_0_reg_3_32_0),
        .O2(n_1_reg_3_32_0),
        .Q(Q[3:2]),
        .clk156(clk156),
        .core_status(core_status),
        .pcs_test_pattern_seedA_core_int(pcs_test_pattern_seedA_core_int[32]),
        .pcs_test_pattern_seedB_core_int(pcs_test_pattern_seedB_core_int[32]));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized3_47 reg_3_32_1
       (.I1(SR),
        .O1(n_0_reg_3_32_1),
        .O2(n_1_reg_3_32_1),
        .clk156(clk156),
        .pcs_hi_ber_core_i(pcs_hi_ber_core_i),
        .re_prev(re_prev),
        .reg_3_33(reg_3_33),
        .reg_3_33_re(reg_3_33_re));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized3_48 reg_3_32_12
       (.I1(SR),
        .I2(n_25_reg_3_34_all),
        .I3(n_23_reg_3_65535_all),
        .O1(n_0_reg_3_32_12),
        .O2(n_1_reg_3_32_12),
        .Q(Q[2:0]),
        .clk156(clk156),
        .pcs_rx_link_up_core_sync_int(pcs_rx_link_up_core_sync_int));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized4 reg_3_33_13_8
       (.I1(\n_0_rddata_out[4]_i_5 ),
        .I2(n_0_reg_3_1_2),
        .I23(I23),
        .I3(n_18_reg_3_38_all),
        .I4(\n_0_rddata_out[14]_i_13 ),
        .I5(n_20_reg_3_65535_all),
        .I6(\n_0_rddata_out[15]_i_14 ),
        .I7(\n_0_rddata_out[15]_i_15 ),
        .I8({n_11_reg_3_43_all,n_13_reg_3_43_all,n_14_reg_3_43_all,n_15_reg_3_43_all}),
        .O1(n_0_reg_3_33_13_8),
        .O12(O12[9]),
        .O2(n_1_reg_3_33_13_8),
        .O3(n_2_reg_3_33_13_8),
        .O4(n_3_reg_3_33_13_8),
        .O5({n_4_reg_3_33_13_8,n_5_reg_3_33_13_8}),
        .Q({Q[15:14],Q[5:1]}),
        .SR(n_19_reg_3_0_15),
        .clk156(clk156),
        .pcs_test_pattern_seedA_core_int({pcs_test_pattern_seedA_core_int[29],pcs_test_pattern_seedA_core_int[27]}),
        .pcs_test_pattern_seedB_core_int({pcs_test_pattern_seedB_core_int[45],pcs_test_pattern_seedB_core_int[29]}));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized2_49 reg_3_33_14
       (.I1(n_1_reg_3_32_1),
        .I2(\n_0_rddata_out[14]_i_13 ),
        .I3(n_20_reg_3_65535_all),
        .I4(\n_0_rddata_out[15]_i_14 ),
        .I5(\n_0_rddata_out[15]_i_15 ),
        .I6(n_10_reg_3_43_all),
        .O1(n_1_reg_3_33_14),
        .Q(Q[4:3]),
        .clk156(clk156),
        .pcs_test_pattern_seedA_core_int(pcs_test_pattern_seedA_core_int[30]),
        .pcs_test_pattern_seedB_core_int(pcs_test_pattern_seedB_core_int[30]),
        .reg_3_33(reg_3_33));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized1_50 reg_3_33_15
       (.I1(O9),
        .I2(\n_0_rddata_out[15]_i_14 ),
        .I3(\n_0_rddata_out[15]_i_15 ),
        .I4(n_9_reg_3_43_all),
        .I5(n_0_reg_3_32_0),
        .I6(SR),
        .O1(O5),
        .O17(O17),
        .O2(n_3_reg_3_33_15),
        .Q(Q[17:2]),
        .clk156(clk156),
        .pcs_test_pattern_seedA_core_int(pcs_test_pattern_seedA_core_int[31]),
        .re_prev(re_prev),
        .reg_3_33_re(reg_3_33_re));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized5 reg_3_33_7_0
       (.I1(n_2_reg_3_65535_all),
        .I2(\n_0_rddata_out[3]_i_13 ),
        .I22(I22),
        .I3(\n_0_rddata_out[3]_i_14 ),
        .I4(n_29_reg_3_0_15),
        .I5(\n_0_rddata_out[6]_i_3 ),
        .I6(\n_0_rddata_out[4]_i_9 ),
        .I7(n_17_reg_3_41_9_0),
        .I8(\n_0_rddata_out[3]_i_17 ),
        .I9(n_16_reg_3_43_all),
        .O1(n_0_reg_3_33_7_0),
        .O2(n_1_reg_3_33_7_0),
        .O3(n_2_reg_3_33_7_0),
        .O4(n_3_reg_3_33_7_0),
        .O5({n_4_reg_3_33_7_0,n_5_reg_3_33_7_0,n_6_reg_3_33_7_0,n_7_reg_3_33_7_0}),
        .Q({Q[5],Q[3:1]}),
        .SR(n_18_reg_3_0_15),
        .clk156(clk156));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized6 reg_3_34_all
       (.I1(n_28_reg_3_0_15),
        .I10(n_18_reg_3_39_all),
        .I11(I11),
        .I12(n_23_reg_3_40_all),
        .I13(I13),
        .I14(n_24_reg_3_40_all),
        .I15(\n_0_rddata_out[11]_i_7 ),
        .I16(pcs_test_pattern_seedA_core_int[43]),
        .I17(n_28_reg_3_40_all),
        .I18(SR),
        .I2(n_0_reg_3_33_13_8),
        .I24(I24),
        .I3(n_11_reg_1_0_15),
        .I4(n_27_reg_3_40_all),
        .I5(n_2_reg_3_37_9_0),
        .I6(\n_0_rddata_out[3]_i_6 ),
        .I7({n_1_reg_3_42_5_0,n_2_reg_3_42_5_0,O13[3]}),
        .I8(n_0_reg_3_39_all),
        .I9(n_1_reg_3_0_11),
        .O1(n_0_reg_3_34_all),
        .O10(n_26_reg_3_34_all),
        .O2(n_1_reg_3_34_all),
        .O23(O23),
        .O3(n_2_reg_3_34_all),
        .O4(n_19_reg_3_34_all),
        .O5(n_20_reg_3_34_all),
        .O6(n_22_reg_3_34_all),
        .O7(n_23_reg_3_34_all),
        .O8(n_24_reg_3_34_all),
        .O9(n_25_reg_3_34_all),
        .Q(Q[7:0]),
        .clk156(clk156),
        .pcs_test_pattern_seedA_core_int(pcs_test_pattern_seedA_core_int[15:0]),
        .pcs_test_pattern_seedB_core_int({pcs_test_pattern_seedB_core_int[12:11],pcs_test_pattern_seedB_core_int[9:3]}));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized6_51 reg_3_35_all
       (.D({I25,n_1_reg_3_0_15}),
        .E(E),
        .I1({pcs_test_pattern_seedA_core_int[57],pcs_test_pattern_seedA_core_int[55]}),
        .I2(n_17_reg_3_43_all),
        .I3(SR),
        .O1(n_0_reg_3_35_all),
        .O2(n_17_reg_3_35_all),
        .O3(n_18_reg_3_35_all),
        .O4(n_19_reg_3_35_all),
        .Q(Q[3:0]),
        .clk156(clk156),
        .pcs_test_pattern_seedA_core_int(pcs_test_pattern_seedA_core_int[31:16]),
        .pcs_test_pattern_seedB_core_int({pcs_test_pattern_seedB_core_int[28],pcs_test_pattern_seedB_core_int[25],pcs_test_pattern_seedB_core_int[23]}));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized6_52 reg_3_36_all
       (.I1(\n_0_rddata_out[13]_i_11 ),
        .I11(I11),
        .I13(I13),
        .I2(pcs_test_pattern_seedA_core_int[15]),
        .I26(I26),
        .I3(n_12_reg_3_43_all),
        .I4(SR),
        .O1(n_1_reg_3_36_all),
        .O2(n_2_reg_3_36_all),
        .O22(O22),
        .O3(n_3_reg_3_36_all),
        .O4(n_20_reg_3_36_all),
        .Q({Q[17:16],Q[7:0]}),
        .clk156(clk156),
        .pcs_test_pattern_seedA_core_int(pcs_test_pattern_seedA_core_int[47:32]),
        .pcs_test_pattern_seedB_core_int({pcs_test_pattern_seedB_core_int[44],pcs_test_pattern_seedB_core_int[15]}));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized7 reg_3_37_9_0
       (.D(n_0_reg_3_37_9_0),
        .I1(n_1_reg_3_33_7_0),
        .I10(I10),
        .I11(n_4_reg_3_43_all),
        .I12(n_22_reg_3_39_all),
        .I13(I13),
        .I14(SR),
        .I2(n_1_reg_3_65535_all),
        .I27(I27),
        .I3(\n_0_rddata_out[4]_i_5 ),
        .I4(n_19_reg_3_34_all),
        .I5(n_22_reg_3_40_all),
        .I6(n_1_reg_3_36_all),
        .I7(O5),
        .I8(n_3_reg_3_41_9_0),
        .I9(n_15_reg_3_41_9_0),
        .O1(n_2_reg_3_37_9_0),
        .O2(n_13_reg_3_37_9_0),
        .O20(O20),
        .O3(n_14_reg_3_37_9_0),
        .Q({Q[5],Q[3:1]}),
        .clk156(clk156),
        .pcs_test_pattern_seedA_core_int(pcs_test_pattern_seedA_core_int[57:48]),
        .pcs_test_pattern_seedB_core_int({pcs_test_pattern_seedB_core_int[53:52],pcs_test_pattern_seedB_core_int[24],pcs_test_pattern_seedB_core_int[22]}));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized6_53 reg_3_38_all
       (.E(reg_3_38_we),
        .I1(\n_0_rddata_out[13]_i_11 ),
        .I2(O13[1]),
        .I28(I28),
        .I3(SR),
        .O1(n_0_reg_3_38_all),
        .O2(n_17_reg_3_38_all),
        .O3(n_18_reg_3_38_all),
        .O4(n_19_reg_3_38_all),
        .O5(n_20_reg_3_38_all),
        .Q(Q[5:1]),
        .clk156(clk156),
        .pcs_test_pattern_seedA_core_int({pcs_test_pattern_seedA_core_int[46:45],pcs_test_pattern_seedA_core_int[14:13],pcs_test_pattern_seedA_core_int[10],pcs_test_pattern_seedA_core_int[1]}),
        .pcs_test_pattern_seedB_core_int(pcs_test_pattern_seedB_core_int[15:0]));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized6_54 reg_3_39_all
       (.D({I29,n_5_reg_3_0_15}),
        .E(O11),
        .I1(n_3_reg_3_33_15),
        .I2(n_2_reg_3_33_13_8),
        .I3(n_26_reg_3_40_all),
        .I4(n_0_reg_3_38_all),
        .I5(n_3_reg_3_43_all),
        .I6(n_18_reg_3_43_all),
        .I7(n_16_reg_3_41_9_0),
        .I8(n_18_reg_3_35_all),
        .I9(SR),
        .O1(n_0_reg_3_39_all),
        .O2(n_1_reg_3_39_all),
        .O3(n_18_reg_3_39_all),
        .O4(n_19_reg_3_39_all),
        .O5(n_20_reg_3_39_all),
        .O6(n_21_reg_3_39_all),
        .O7(n_22_reg_3_39_all),
        .Q({Q[17:16],Q[5:0]}),
        .clk156(clk156),
        .pcs_test_pattern_seedA_core_int(pcs_test_pattern_seedA_core_int[20:19]),
        .pcs_test_pattern_seedB_core_int(pcs_test_pattern_seedB_core_int[31:16]));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized6_55 reg_3_40_all
       (.E(O10),
        .I1(n_20_reg_3_34_all),
        .I10(n_7_reg_1_0_15),
        .I11(O5),
        .I12(n_2_reg_3_34_all),
        .I13(I13),
        .I14(n_23_reg_3_0_15),
        .I15(n_14_reg_3_37_9_0),
        .I16(\n_0_rddata_out[4]_i_5 ),
        .I17(n_22_reg_3_65535_all),
        .I18(I18),
        .I19(n_1_reg_3_33_14),
        .I2(n_20_reg_3_39_all),
        .I20(\n_0_rddata_out[13]_i_6 ),
        .I21(\n_0_rddata_out[13]_i_5 ),
        .I22(n_26_reg_3_0_15),
        .I23(O2),
        .I24(n_19_reg_3_38_all),
        .I25(n_0_reg_3_1_2),
        .I26(\n_0_rddata_out[3]_i_8 ),
        .I27(n_20_reg_3_38_all),
        .I28(n_0_reg_3_32_1),
        .I29(SR),
        .I3(n_0_reg_3_33_7_0),
        .I30(I30),
        .I4(\n_0_rddata_out[3]_i_6 ),
        .I5(n_10_reg_1_0_15),
        .I6(n_5_reg_1_0_15),
        .I7(\n_0_rddata_out[14]_i_5 ),
        .I8(\n_0_rddata_out[14]_i_6 ),
        .I9(I9[0]),
        .O1(n_1_reg_3_40_all),
        .O10(n_26_reg_3_40_all),
        .O11(n_27_reg_3_40_all),
        .O12(O12[14]),
        .O13(n_28_reg_3_40_all),
        .O2(n_2_reg_3_40_all),
        .O3(n_3_reg_3_40_all),
        .O4(n_4_reg_3_40_all),
        .O5(n_21_reg_3_40_all),
        .O6(n_22_reg_3_40_all),
        .O7(n_23_reg_3_40_all),
        .O8(n_24_reg_3_40_all),
        .O9(n_25_reg_3_40_all),
        .Q({Q[16],Q[11:10],Q[7:0]}),
        .clk156(clk156),
        .pcs_test_pattern_seedA_core_int(pcs_test_pattern_seedA_core_int[42:33]),
        .pcs_test_pattern_seedB_core_int(pcs_test_pattern_seedB_core_int[47:32]),
        .pma_pmd_type(pma_pmd_type[2:1]));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized7_56 reg_3_41_9_0
       (.E(O6),
        .I1(\n_0_rddata_out[1]_i_2 ),
        .I10(I10),
        .I11(\n_0_rddata_out[13]_i_6 ),
        .I12(\n_0_rddata_out[0]_i_6 ),
        .I13(I13),
        .I14(n_25_reg_3_0_15),
        .I15(n_0_reg_3_35_all),
        .I16(\n_0_rddata_out[3]_i_14 ),
        .I17(n_28_reg_3_42_5_0),
        .I18(n_1_reg_3_32_0),
        .I19(n_4_reg_3_40_all),
        .I2(n_25_reg_3_40_all),
        .I20(n_7_reg_3_43_all),
        .I21({n_6_reg_3_33_7_0,n_7_reg_3_33_7_0}),
        .I22(n_8_reg_3_43_all),
        .I23(SR),
        .I3(n_24_reg_3_0_15),
        .I31(I31),
        .I4(n_8_reg_1_0_15),
        .I5(n_0_reg_3_39_all),
        .I6(O5),
        .I7(n_21_reg_3_40_all),
        .I8(\n_0_rddata_out[13]_i_5 ),
        .I9(I9[0]),
        .O1(n_1_reg_3_41_9_0),
        .O12(O12[0]),
        .O2(n_2_reg_3_41_9_0),
        .O3(n_3_reg_3_41_9_0),
        .O4(n_14_reg_3_41_9_0),
        .O5(n_15_reg_3_41_9_0),
        .O6(n_16_reg_3_41_9_0),
        .O7(n_17_reg_3_41_9_0),
        .Q({Q[5],Q[3:0]}),
        .clk156(clk156),
        .pcs_test_pattern_seedA_core_int({pcs_test_pattern_seedA_core_int[51:48],pcs_test_pattern_seedA_core_int[24],pcs_test_pattern_seedA_core_int[22]}),
        .pcs_test_pattern_seedB_core_int(pcs_test_pattern_seedB_core_int[57:48]));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized8 reg_3_42_5_0
       (.D(D),
        .E(O21),
        .I1(Q[3:1]),
        .I15(I15),
        .I16(I16),
        .I2(\n_0_rddata_out[0]_i_12 ),
        .I20(I20),
        .I3(SR),
        .I32(I32),
        .O1(n_27_reg_3_42_5_0),
        .O14(O14),
        .O15(O15),
        .O2(n_28_reg_3_42_5_0),
        .Q({n_1_reg_3_42_5_0,n_2_reg_3_42_5_0,O13}),
        .clk156(clk156),
        .new_tx_test_seed(new_tx_test_seed),
        .out(out),
        .pcs_test_pattern_seedA_core_int(pcs_test_pattern_seedA_core_int[0]),
        .pcs_test_pattern_seedB_core_int(pcs_test_pattern_seedB_core_int[0]),
        .prbs31_rx_enable_core_int(prbs31_rx_enable_core_int),
        .prbs31_tx_enable_core_int(prbs31_tx_enable_core_int),
        .tx_66_fifo(tx_66_fifo));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized9 reg_3_43_all
       (.I1(\n_0_rddata_out[15]_i_15 ),
        .I2(I2),
        .I3(\n_0_rddata_out[15]_i_14 ),
        .I33(I33),
        .I4(n_21_reg_3_39_all),
        .I5(n_4_reg_3_33_7_0),
        .O1(n_2_reg_3_43_all),
        .O13(O13[2]),
        .O2(n_3_reg_3_43_all),
        .O25(O25),
        .O3(n_4_reg_3_43_all),
        .O4(n_5_reg_3_43_all),
        .O5(n_5_reg_3_33_13_8),
        .O6(n_6_reg_3_43_all),
        .O7(n_7_reg_3_43_all),
        .O8(n_8_reg_3_43_all),
        .O9({n_9_reg_3_43_all,n_10_reg_3_43_all,n_11_reg_3_43_all,n_12_reg_3_43_all,n_13_reg_3_43_all,n_14_reg_3_43_all,n_15_reg_3_43_all,n_16_reg_3_43_all,n_17_reg_3_43_all,n_18_reg_3_43_all}),
        .Q({Q[17:16],Q[7:0]}),
        .SR(n_13_reg_3_0_15),
        .clk156(clk156),
        .pcs_test_pattern_seedA_core_int({pcs_test_pattern_seedA_core_int[26],pcs_test_pattern_seedA_core_int[18:16]}),
        .pcs_test_pattern_seedB_core_int({pcs_test_pattern_seedB_core_int[18:16],pcs_test_pattern_seedB_core_int[2]}),
        .re_prev(re_prev_0));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized10 reg_3_65535_all
       (.I1(O9),
        .I10(n_3_reg_3_33_7_0),
        .I11(n_5_reg_3_33_7_0),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(\n_0_rddata_out[5]_i_8 ),
        .I16(n_4_reg_3_33_13_8),
        .I17(\n_0_rddata_out[12]_i_10 ),
        .I18(n_19_reg_3_35_all),
        .I19(\n_0_rddata_out[4]_i_5 ),
        .I2(\n_0_rddata_out[3]_i_17 ),
        .I20(n_23_reg_3_0_15),
        .I21(n_20_reg_3_36_all),
        .I22(\n_0_rddata_out[13]_i_9 ),
        .I23(SR),
        .I3(\n_0_rddata_out[3]_i_14 ),
        .I34(I34),
        .I4(\n_0_rddata_out[6]_i_3 ),
        .I5(n_29_reg_3_0_15),
        .I6(n_1_reg_3_34_all),
        .I7(n_14_reg_1_0_15),
        .I8(\n_0_rddata_out[6]_i_7 ),
        .I9(\n_0_rddata_out[6]_i_8 ),
        .O1(n_1_reg_3_65535_all),
        .O12(O12),
        .O2(n_2_reg_3_65535_all),
        .O3(n_19_reg_3_65535_all),
        .O4(n_20_reg_3_65535_all),
        .O5(n_21_reg_3_65535_all),
        .O6(n_22_reg_3_65535_all),
        .O7(n_23_reg_3_65535_all),
        .O8(O8),
        .O9(n_24_reg_3_65535_all),
        .Q(Q[17:0]),
        .clk156(clk156),
        .p_0_in5_in(p_0_in5_in));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized2_57 reg_3_8_10
       (.I1(n_1_reg_3_8_11),
        .O1(n_1_reg_3_8_10),
        .Q(Q[7:4]),
        .clk156(clk156),
        .p_1_in(p_1_in));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized2_58 reg_3_8_11
       (.I1(SR),
        .I17(I17),
        .I2(O5),
        .I3(n_5_reg_3_43_all),
        .I7(I7),
        .O1(n_1_reg_3_8_11),
        .O2(n_2_reg_3_8_11),
        .Q({Q[17],Q[7:0]}),
        .clk156(clk156),
        .p_0_in(p_0_in),
        .p_1_in(p_1_in),
        .pcs_rx_link_up_core_sync_int(pcs_rx_link_up_core_sync_int));
FDRE #(
    .INIT(1'b0)) 
     wrack_reg
       (.C(clk156),
        .CE(1'b1),
        .D(wrack0),
        .Q(regs_wrack),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_dp_ram" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_dp_ram
   (E,
    rd_data,
    wr_clk_en,
    I1,
    wr_en,
    rd_en,
    rd_clk_en,
    I2,
    rd_clk,
    wr_clk,
    wr_data,
    Q,
    I3);
  output [0:0]E;
  output [65:0]rd_data;
  input wr_clk_en;
  input I1;
  input wr_en;
  input rd_en;
  input rd_clk_en;
  input I2;
  input rd_clk;
  input wr_clk;
  input [65:0]wr_data;
  input [4:0]Q;
  input [4:0]I3;

  wire [0:0]E;
  wire I1;
  wire I2;
  wire [4:0]I3;
  wire [4:0]Q;
  wire \n_0_rd_data[65]_i_1 ;
  wire rd_clk;
  wire rd_clk_en;
  wire [65:0]rd_data;
  wire [65:0]rd_data_unreg;
  wire rd_en;
  wire wr_clk;
  wire wr_clk_en;
  wire [65:0]wr_data;
  wire wr_en;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_36_41_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_42_47_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_48_53_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_54_59_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_60_65_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_6_11_DOD_UNCONNECTED;

LUT3 #(
    .INIT(8'h08)) 
     \rd_data[65]_i_1 
       (.I0(rd_en),
        .I1(rd_clk_en),
        .I2(I2),
        .O(\n_0_rd_data[65]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[0] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[0]),
        .Q(rd_data[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[10] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[10]),
        .Q(rd_data[10]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[11] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[11]),
        .Q(rd_data[11]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[12] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[12]),
        .Q(rd_data[12]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[13] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[13]),
        .Q(rd_data[13]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[14] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[14]),
        .Q(rd_data[14]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[15] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[15]),
        .Q(rd_data[15]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[16] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[16]),
        .Q(rd_data[16]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[17] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[17]),
        .Q(rd_data[17]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[18] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[18]),
        .Q(rd_data[18]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[19] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[19]),
        .Q(rd_data[19]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[1] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[1]),
        .Q(rd_data[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[20] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[20]),
        .Q(rd_data[20]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[21] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[21]),
        .Q(rd_data[21]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[22] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[22]),
        .Q(rd_data[22]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[23] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[23]),
        .Q(rd_data[23]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[24] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[24]),
        .Q(rd_data[24]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[25] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[25]),
        .Q(rd_data[25]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[26] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[26]),
        .Q(rd_data[26]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[27] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[27]),
        .Q(rd_data[27]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[28] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[28]),
        .Q(rd_data[28]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[29] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[29]),
        .Q(rd_data[29]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[2] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[2]),
        .Q(rd_data[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[30] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[30]),
        .Q(rd_data[30]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[31] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[31]),
        .Q(rd_data[31]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[32] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[32]),
        .Q(rd_data[32]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[33] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[33]),
        .Q(rd_data[33]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[34] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[34]),
        .Q(rd_data[34]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[35] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[35]),
        .Q(rd_data[35]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[36] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[36]),
        .Q(rd_data[36]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[37] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[37]),
        .Q(rd_data[37]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[38] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[38]),
        .Q(rd_data[38]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[39] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[39]),
        .Q(rd_data[39]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[3] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[3]),
        .Q(rd_data[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[40] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[40]),
        .Q(rd_data[40]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[41] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[41]),
        .Q(rd_data[41]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[42] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[42]),
        .Q(rd_data[42]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[43] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[43]),
        .Q(rd_data[43]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[44] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[44]),
        .Q(rd_data[44]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[45] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[45]),
        .Q(rd_data[45]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[46] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[46]),
        .Q(rd_data[46]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[47] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[47]),
        .Q(rd_data[47]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[48] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[48]),
        .Q(rd_data[48]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[49] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[49]),
        .Q(rd_data[49]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[4] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[4]),
        .Q(rd_data[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[50] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[50]),
        .Q(rd_data[50]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[51] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[51]),
        .Q(rd_data[51]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[52] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[52]),
        .Q(rd_data[52]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[53] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[53]),
        .Q(rd_data[53]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[54] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[54]),
        .Q(rd_data[54]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[55] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[55]),
        .Q(rd_data[55]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[56] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[56]),
        .Q(rd_data[56]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[57] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[57]),
        .Q(rd_data[57]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[58] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[58]),
        .Q(rd_data[58]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[59] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[59]),
        .Q(rd_data[59]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[5] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[5]),
        .Q(rd_data[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[60] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[60]),
        .Q(rd_data[60]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[61] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[61]),
        .Q(rd_data[61]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[62] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[62]),
        .Q(rd_data[62]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[63] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[63]),
        .Q(rd_data[63]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[64] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[64]),
        .Q(rd_data[64]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[65] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[65]),
        .Q(rd_data[65]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[6] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[6]),
        .Q(rd_data[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[7] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[7]),
        .Q(rd_data[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[8] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[8]),
        .Q(rd_data[8]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[9] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[65]_i_1 ),
        .D(rd_data_unreg[9]),
        .Q(rd_data[9]),
        .R(1'b0));
RAM32M ten_gig_disti_ram_reg_0_31_0_5
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(I3),
        .DIA(wr_data[1:0]),
        .DIB(wr_data[3:2]),
        .DIC(wr_data[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_unreg[1:0]),
        .DOB(rd_data_unreg[3:2]),
        .DOC(rd_data_unreg[5:4]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
LUT3 #(
    .INIT(8'h20)) 
     ten_gig_disti_ram_reg_0_31_0_5_i_1
       (.I0(wr_clk_en),
        .I1(I1),
        .I2(wr_en),
        .O(E));
RAM32M ten_gig_disti_ram_reg_0_31_12_17
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(I3),
        .DIA(wr_data[13:12]),
        .DIB(wr_data[15:14]),
        .DIC(wr_data[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_unreg[13:12]),
        .DOB(rd_data_unreg[15:14]),
        .DOC(rd_data_unreg[17:16]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
RAM32M ten_gig_disti_ram_reg_0_31_18_23
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(I3),
        .DIA(wr_data[19:18]),
        .DIB(wr_data[21:20]),
        .DIC(wr_data[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_unreg[19:18]),
        .DOB(rd_data_unreg[21:20]),
        .DOC(rd_data_unreg[23:22]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
RAM32M ten_gig_disti_ram_reg_0_31_24_29
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(I3),
        .DIA(wr_data[25:24]),
        .DIB(wr_data[27:26]),
        .DIC(wr_data[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_unreg[25:24]),
        .DOB(rd_data_unreg[27:26]),
        .DOC(rd_data_unreg[29:28]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
RAM32M ten_gig_disti_ram_reg_0_31_30_35
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(I3),
        .DIA(wr_data[31:30]),
        .DIB(wr_data[33:32]),
        .DIC(wr_data[35:34]),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_unreg[31:30]),
        .DOB(rd_data_unreg[33:32]),
        .DOC(rd_data_unreg[35:34]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
RAM32M ten_gig_disti_ram_reg_0_31_36_41
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(I3),
        .DIA(wr_data[37:36]),
        .DIB(wr_data[39:38]),
        .DIC(wr_data[41:40]),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_unreg[37:36]),
        .DOB(rd_data_unreg[39:38]),
        .DOC(rd_data_unreg[41:40]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_36_41_DOD_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
RAM32M ten_gig_disti_ram_reg_0_31_42_47
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(I3),
        .DIA(wr_data[43:42]),
        .DIB(wr_data[45:44]),
        .DIC(wr_data[47:46]),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_unreg[43:42]),
        .DOB(rd_data_unreg[45:44]),
        .DOC(rd_data_unreg[47:46]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_42_47_DOD_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
RAM32M ten_gig_disti_ram_reg_0_31_48_53
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(I3),
        .DIA(wr_data[49:48]),
        .DIB(wr_data[51:50]),
        .DIC(wr_data[53:52]),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_unreg[49:48]),
        .DOB(rd_data_unreg[51:50]),
        .DOC(rd_data_unreg[53:52]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_48_53_DOD_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
RAM32M ten_gig_disti_ram_reg_0_31_54_59
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(I3),
        .DIA(wr_data[55:54]),
        .DIB(wr_data[57:56]),
        .DIC(wr_data[59:58]),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_unreg[55:54]),
        .DOB(rd_data_unreg[57:56]),
        .DOC(rd_data_unreg[59:58]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_54_59_DOD_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
RAM32M ten_gig_disti_ram_reg_0_31_60_65
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(I3),
        .DIA(wr_data[61:60]),
        .DIB(wr_data[63:62]),
        .DIC(wr_data[65:64]),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_unreg[61:60]),
        .DOB(rd_data_unreg[63:62]),
        .DOC(rd_data_unreg[65:64]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_60_65_DOD_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
RAM32M ten_gig_disti_ram_reg_0_31_6_11
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(I3),
        .DIA(wr_data[7:6]),
        .DIB(wr_data[9:8]),
        .DIC(wr_data[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_unreg[7:6]),
        .DOB(rd_data_unreg[9:8]),
        .DOC(rd_data_unreg[11:10]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_dp_ram" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_dp_ram__parameterized0
   (E,
    rd_data,
    wr_clk_en,
    I1,
    wr_en,
    rd_en,
    rd_clk_en,
    I2,
    rd_clk,
    wr_clk,
    wr_data,
    Q,
    I3);
  output [0:0]E;
  output [71:0]rd_data;
  input wr_clk_en;
  input I1;
  input wr_en;
  input rd_en;
  input rd_clk_en;
  input I2;
  input rd_clk;
  input wr_clk;
  input [71:0]wr_data;
  input [4:0]Q;
  input [4:0]I3;

  wire [0:0]E;
  wire I1;
  wire I2;
  wire [4:0]I3;
  wire [4:0]Q;
  wire \n_0_rd_data[71]_i_1 ;
  wire rd_clk;
  wire rd_clk_en;
  wire [71:0]rd_data;
  wire [71:0]rd_data_unreg;
  wire rd_en;
  wire wr_clk;
  wire wr_clk_en;
  wire [71:0]wr_data;
  wire wr_en;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_36_41_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_42_47_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_48_53_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_54_59_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_60_65_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_66_71_DOD_UNCONNECTED;
  wire [1:0]NLW_ten_gig_disti_ram_reg_0_31_6_11_DOD_UNCONNECTED;

LUT3 #(
    .INIT(8'h08)) 
     \rd_data[71]_i_1 
       (.I0(rd_en),
        .I1(rd_clk_en),
        .I2(I2),
        .O(\n_0_rd_data[71]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[0] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[0]),
        .Q(rd_data[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[10] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[10]),
        .Q(rd_data[10]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[11] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[11]),
        .Q(rd_data[11]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[12] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[12]),
        .Q(rd_data[12]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[13] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[13]),
        .Q(rd_data[13]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[14] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[14]),
        .Q(rd_data[14]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[15] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[15]),
        .Q(rd_data[15]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[16] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[16]),
        .Q(rd_data[16]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[17] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[17]),
        .Q(rd_data[17]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[18] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[18]),
        .Q(rd_data[18]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[19] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[19]),
        .Q(rd_data[19]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[1] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[1]),
        .Q(rd_data[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[20] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[20]),
        .Q(rd_data[20]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[21] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[21]),
        .Q(rd_data[21]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[22] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[22]),
        .Q(rd_data[22]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[23] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[23]),
        .Q(rd_data[23]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[24] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[24]),
        .Q(rd_data[24]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[25] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[25]),
        .Q(rd_data[25]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[26] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[26]),
        .Q(rd_data[26]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[27] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[27]),
        .Q(rd_data[27]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[28] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[28]),
        .Q(rd_data[28]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[29] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[29]),
        .Q(rd_data[29]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[2] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[2]),
        .Q(rd_data[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[30] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[30]),
        .Q(rd_data[30]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[31] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[31]),
        .Q(rd_data[31]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[32] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[32]),
        .Q(rd_data[32]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[33] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[33]),
        .Q(rd_data[33]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[34] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[34]),
        .Q(rd_data[34]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[35] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[35]),
        .Q(rd_data[35]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[36] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[36]),
        .Q(rd_data[36]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[37] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[37]),
        .Q(rd_data[37]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[38] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[38]),
        .Q(rd_data[38]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[39] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[39]),
        .Q(rd_data[39]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[3] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[3]),
        .Q(rd_data[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[40] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[40]),
        .Q(rd_data[40]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[41] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[41]),
        .Q(rd_data[41]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[42] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[42]),
        .Q(rd_data[42]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[43] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[43]),
        .Q(rd_data[43]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[44] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[44]),
        .Q(rd_data[44]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[45] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[45]),
        .Q(rd_data[45]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[46] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[46]),
        .Q(rd_data[46]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[47] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[47]),
        .Q(rd_data[47]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[48] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[48]),
        .Q(rd_data[48]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[49] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[49]),
        .Q(rd_data[49]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[4] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[4]),
        .Q(rd_data[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[50] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[50]),
        .Q(rd_data[50]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[51] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[51]),
        .Q(rd_data[51]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[52] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[52]),
        .Q(rd_data[52]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[53] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[53]),
        .Q(rd_data[53]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[54] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[54]),
        .Q(rd_data[54]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[55] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[55]),
        .Q(rd_data[55]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[56] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[56]),
        .Q(rd_data[56]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[57] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[57]),
        .Q(rd_data[57]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[58] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[58]),
        .Q(rd_data[58]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[59] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[59]),
        .Q(rd_data[59]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[5] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[5]),
        .Q(rd_data[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[60] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[60]),
        .Q(rd_data[60]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[61] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[61]),
        .Q(rd_data[61]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[62] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[62]),
        .Q(rd_data[62]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[63] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[63]),
        .Q(rd_data[63]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[64] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[64]),
        .Q(rd_data[64]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[65] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[65]),
        .Q(rd_data[65]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[66] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[66]),
        .Q(rd_data[66]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[67] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[67]),
        .Q(rd_data[67]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[68] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[68]),
        .Q(rd_data[68]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[69] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[69]),
        .Q(rd_data[69]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[6] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[6]),
        .Q(rd_data[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[70] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[70]),
        .Q(rd_data[70]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[71] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[71]),
        .Q(rd_data[71]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[7] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[7]),
        .Q(rd_data[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[8] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[8]),
        .Q(rd_data[8]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \rd_data_reg[9] 
       (.C(rd_clk),
        .CE(\n_0_rd_data[71]_i_1 ),
        .D(rd_data_unreg[9]),
        .Q(rd_data[9]),
        .R(1'b0));
RAM32M ten_gig_disti_ram_reg_0_31_0_5
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(I3),
        .DIA(wr_data[1:0]),
        .DIB(wr_data[3:2]),
        .DIC(wr_data[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_unreg[1:0]),
        .DOB(rd_data_unreg[3:2]),
        .DOC(rd_data_unreg[5:4]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
LUT3 #(
    .INIT(8'h20)) 
     ten_gig_disti_ram_reg_0_31_0_5_i_1
       (.I0(wr_clk_en),
        .I1(I1),
        .I2(wr_en),
        .O(E));
RAM32M ten_gig_disti_ram_reg_0_31_12_17
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(I3),
        .DIA(wr_data[13:12]),
        .DIB(wr_data[15:14]),
        .DIC(wr_data[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_unreg[13:12]),
        .DOB(rd_data_unreg[15:14]),
        .DOC(rd_data_unreg[17:16]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
RAM32M ten_gig_disti_ram_reg_0_31_18_23
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(I3),
        .DIA(wr_data[19:18]),
        .DIB(wr_data[21:20]),
        .DIC(wr_data[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_unreg[19:18]),
        .DOB(rd_data_unreg[21:20]),
        .DOC(rd_data_unreg[23:22]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
RAM32M ten_gig_disti_ram_reg_0_31_24_29
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(I3),
        .DIA(wr_data[25:24]),
        .DIB(wr_data[27:26]),
        .DIC(wr_data[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_unreg[25:24]),
        .DOB(rd_data_unreg[27:26]),
        .DOC(rd_data_unreg[29:28]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
RAM32M ten_gig_disti_ram_reg_0_31_30_35
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(I3),
        .DIA(wr_data[31:30]),
        .DIB(wr_data[33:32]),
        .DIC(wr_data[35:34]),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_unreg[31:30]),
        .DOB(rd_data_unreg[33:32]),
        .DOC(rd_data_unreg[35:34]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
RAM32M ten_gig_disti_ram_reg_0_31_36_41
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(I3),
        .DIA(wr_data[37:36]),
        .DIB(wr_data[39:38]),
        .DIC(wr_data[41:40]),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_unreg[37:36]),
        .DOB(rd_data_unreg[39:38]),
        .DOC(rd_data_unreg[41:40]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_36_41_DOD_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
RAM32M ten_gig_disti_ram_reg_0_31_42_47
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(I3),
        .DIA(wr_data[43:42]),
        .DIB(wr_data[45:44]),
        .DIC(wr_data[47:46]),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_unreg[43:42]),
        .DOB(rd_data_unreg[45:44]),
        .DOC(rd_data_unreg[47:46]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_42_47_DOD_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
RAM32M ten_gig_disti_ram_reg_0_31_48_53
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(I3),
        .DIA(wr_data[49:48]),
        .DIB(wr_data[51:50]),
        .DIC(wr_data[53:52]),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_unreg[49:48]),
        .DOB(rd_data_unreg[51:50]),
        .DOC(rd_data_unreg[53:52]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_48_53_DOD_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
RAM32M ten_gig_disti_ram_reg_0_31_54_59
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(I3),
        .DIA(wr_data[55:54]),
        .DIB(wr_data[57:56]),
        .DIC(wr_data[59:58]),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_unreg[55:54]),
        .DOB(rd_data_unreg[57:56]),
        .DOC(rd_data_unreg[59:58]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_54_59_DOD_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
RAM32M ten_gig_disti_ram_reg_0_31_60_65
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(I3),
        .DIA(wr_data[61:60]),
        .DIB(wr_data[63:62]),
        .DIC(wr_data[65:64]),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_unreg[61:60]),
        .DOB(rd_data_unreg[63:62]),
        .DOC(rd_data_unreg[65:64]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_60_65_DOD_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
RAM32M ten_gig_disti_ram_reg_0_31_66_71
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(I3),
        .DIA(wr_data[67:66]),
        .DIB(wr_data[69:68]),
        .DIC(wr_data[71:70]),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_unreg[67:66]),
        .DOB(rd_data_unreg[69:68]),
        .DOC(rd_data_unreg[71:70]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_66_71_DOD_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
RAM32M ten_gig_disti_ram_reg_0_31_6_11
       (.ADDRA(Q),
        .ADDRB(Q),
        .ADDRC(Q),
        .ADDRD(I3),
        .DIA(wr_data[7:6]),
        .DIB(wr_data[9:8]),
        .DIC(wr_data[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(rd_data_unreg[7:6]),
        .DOB(rd_data_unreg[9:8]),
        .DOC(rd_data_unreg[11:10]),
        .DOD(NLW_ten_gig_disti_ram_reg_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_drp_ipif" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_drp_ipif
   (toggle_reg,
    control_reg,
    drp_ack,
    drp_den,
    drp_daddr,
    drp_di,
    Q,
    drp_req,
    drp_dwe,
    dclk,
    drp_cs,
    clk156,
    drp_drdy,
    I1,
    state,
    dclk_reset,
    drp_drpdo,
    drp_gnt,
    D,
    I2);
  output toggle_reg;
  output control_reg;
  output drp_ack;
  output drp_den;
  output [15:0]drp_daddr;
  output [15:0]drp_di;
  output [15:0]Q;
  output drp_req;
  output drp_dwe;
  input dclk;
  input drp_cs;
  input clk156;
  input drp_drdy;
  input I1;
  input [1:0]state;
  input dclk_reset;
  input [15:0]drp_drpdo;
  input drp_gnt;
  input [16:0]D;
  input [15:0]I2;

  wire [16:0]D;
  wire I1;
  wire [15:0]I2;
  wire [15:0]Q;
  wire clk156;
  wire control_reg;
  wire dclk;
  wire dclk_reset;
  wire drp_ack;
  wire drp_cs;
  wire [15:0]drp_daddr;
  wire drp_den;
  wire [15:0]drp_di;
  wire drp_drdy;
  wire [15:0]drp_drpdo;
  wire drp_dwe;
  wire drp_gnt;
  wire drp_req;
  wire [15:0]ipif_addr_dclk;
  wire ipif_cs_dclk_reg;
  wire [15:0]ipif_rddata_dclk;
  wire ipif_rddata_dclk0;
  wire ipif_rnw_dclk;
  wire [15:0]ipif_wrdata_dclk;
  wire \n_0_state[0]_i_1 ;
  wire \n_0_state[1]_i_1 ;
  wire n_10_synch_1;
  wire n_11_synch_1;
  wire n_12_synch_1;
  wire n_13_synch_1;
  wire n_14_synch_1;
  wire n_15_synch_1;
  wire n_16_synch_1;
  wire n_17_synch_1;
  wire n_18_synch_1;
  wire n_19_synch_1;
  wire n_20_synch_1;
  wire n_21_synch_1;
  wire n_22_synch_1;
  wire n_23_synch_1;
  wire n_24_synch_1;
  wire n_25_synch_1;
  wire n_26_synch_1;
  wire n_27_synch_1;
  wire n_28_synch_1;
  wire n_29_synch_1;
  wire n_2_synch_1;
  wire n_30_synch_1;
  wire n_31_synch_1;
  wire n_32_synch_1;
  wire n_33_synch_1;
  wire n_34_synch_1;
  wire n_35_synch_1;
  wire n_36_synch_1;
  wire n_3_synch_1;
  wire n_4_synch_1;
  wire n_5_synch_1;
  wire n_6_synch_1;
  wire n_7_synch_1;
  wire n_8_synch_1;
  wire n_9_synch_1;
  wire [1:0]state;
  wire [1:0]state_0;
  wire toggle_reg;

(* SOFT_HLUTNM = "soft_lutpair13" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \drp_daddr[0]_INST_0 
       (.I0(state_0[1]),
        .I1(ipif_addr_dclk[0]),
        .O(drp_daddr[0]));
(* SOFT_HLUTNM = "soft_lutpair18" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \drp_daddr[10]_INST_0 
       (.I0(state_0[1]),
        .I1(ipif_addr_dclk[10]),
        .O(drp_daddr[10]));
(* SOFT_HLUTNM = "soft_lutpair18" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \drp_daddr[11]_INST_0 
       (.I0(state_0[1]),
        .I1(ipif_addr_dclk[11]),
        .O(drp_daddr[11]));
(* SOFT_HLUTNM = "soft_lutpair19" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \drp_daddr[12]_INST_0 
       (.I0(state_0[1]),
        .I1(ipif_addr_dclk[12]),
        .O(drp_daddr[12]));
(* SOFT_HLUTNM = "soft_lutpair19" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \drp_daddr[13]_INST_0 
       (.I0(state_0[1]),
        .I1(ipif_addr_dclk[13]),
        .O(drp_daddr[13]));
(* SOFT_HLUTNM = "soft_lutpair20" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \drp_daddr[14]_INST_0 
       (.I0(state_0[1]),
        .I1(ipif_addr_dclk[14]),
        .O(drp_daddr[14]));
(* SOFT_HLUTNM = "soft_lutpair20" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \drp_daddr[15]_INST_0 
       (.I0(state_0[1]),
        .I1(ipif_addr_dclk[15]),
        .O(drp_daddr[15]));
(* SOFT_HLUTNM = "soft_lutpair14" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \drp_daddr[1]_INST_0 
       (.I0(state_0[1]),
        .I1(ipif_addr_dclk[1]),
        .O(drp_daddr[1]));
(* SOFT_HLUTNM = "soft_lutpair13" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \drp_daddr[2]_INST_0 
       (.I0(state_0[1]),
        .I1(ipif_addr_dclk[2]),
        .O(drp_daddr[2]));
(* SOFT_HLUTNM = "soft_lutpair14" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \drp_daddr[3]_INST_0 
       (.I0(state_0[1]),
        .I1(ipif_addr_dclk[3]),
        .O(drp_daddr[3]));
(* SOFT_HLUTNM = "soft_lutpair15" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \drp_daddr[4]_INST_0 
       (.I0(state_0[1]),
        .I1(ipif_addr_dclk[4]),
        .O(drp_daddr[4]));
(* SOFT_HLUTNM = "soft_lutpair15" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \drp_daddr[5]_INST_0 
       (.I0(state_0[1]),
        .I1(ipif_addr_dclk[5]),
        .O(drp_daddr[5]));
(* SOFT_HLUTNM = "soft_lutpair16" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \drp_daddr[6]_INST_0 
       (.I0(state_0[1]),
        .I1(ipif_addr_dclk[6]),
        .O(drp_daddr[6]));
(* SOFT_HLUTNM = "soft_lutpair16" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \drp_daddr[7]_INST_0 
       (.I0(state_0[1]),
        .I1(ipif_addr_dclk[7]),
        .O(drp_daddr[7]));
(* SOFT_HLUTNM = "soft_lutpair17" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \drp_daddr[8]_INST_0 
       (.I0(state_0[1]),
        .I1(ipif_addr_dclk[8]),
        .O(drp_daddr[8]));
(* SOFT_HLUTNM = "soft_lutpair17" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \drp_daddr[9]_INST_0 
       (.I0(state_0[1]),
        .I1(ipif_addr_dclk[9]),
        .O(drp_daddr[9]));
(* SOFT_HLUTNM = "soft_lutpair11" *) 
   LUT2 #(
    .INIT(4'h2)) 
     drp_den_INST_0
       (.I0(state_0[1]),
        .I1(state_0[0]),
        .O(drp_den));
(* SOFT_HLUTNM = "soft_lutpair21" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \drp_di[0]_INST_0 
       (.I0(state_0[1]),
        .I1(ipif_wrdata_dclk[0]),
        .O(drp_di[0]));
(* SOFT_HLUTNM = "soft_lutpair26" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \drp_di[10]_INST_0 
       (.I0(state_0[1]),
        .I1(ipif_wrdata_dclk[10]),
        .O(drp_di[10]));
(* SOFT_HLUTNM = "soft_lutpair26" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \drp_di[11]_INST_0 
       (.I0(state_0[1]),
        .I1(ipif_wrdata_dclk[11]),
        .O(drp_di[11]));
(* SOFT_HLUTNM = "soft_lutpair27" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \drp_di[12]_INST_0 
       (.I0(state_0[1]),
        .I1(ipif_wrdata_dclk[12]),
        .O(drp_di[12]));
(* SOFT_HLUTNM = "soft_lutpair27" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \drp_di[13]_INST_0 
       (.I0(state_0[1]),
        .I1(ipif_wrdata_dclk[13]),
        .O(drp_di[13]));
(* SOFT_HLUTNM = "soft_lutpair28" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \drp_di[14]_INST_0 
       (.I0(state_0[1]),
        .I1(ipif_wrdata_dclk[14]),
        .O(drp_di[14]));
(* SOFT_HLUTNM = "soft_lutpair28" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \drp_di[15]_INST_0 
       (.I0(state_0[1]),
        .I1(ipif_wrdata_dclk[15]),
        .O(drp_di[15]));
(* SOFT_HLUTNM = "soft_lutpair22" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \drp_di[1]_INST_0 
       (.I0(state_0[1]),
        .I1(ipif_wrdata_dclk[1]),
        .O(drp_di[1]));
(* SOFT_HLUTNM = "soft_lutpair21" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \drp_di[2]_INST_0 
       (.I0(state_0[1]),
        .I1(ipif_wrdata_dclk[2]),
        .O(drp_di[2]));
(* SOFT_HLUTNM = "soft_lutpair22" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \drp_di[3]_INST_0 
       (.I0(state_0[1]),
        .I1(ipif_wrdata_dclk[3]),
        .O(drp_di[3]));
(* SOFT_HLUTNM = "soft_lutpair23" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \drp_di[4]_INST_0 
       (.I0(state_0[1]),
        .I1(ipif_wrdata_dclk[4]),
        .O(drp_di[4]));
(* SOFT_HLUTNM = "soft_lutpair23" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \drp_di[5]_INST_0 
       (.I0(state_0[1]),
        .I1(ipif_wrdata_dclk[5]),
        .O(drp_di[5]));
(* SOFT_HLUTNM = "soft_lutpair24" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \drp_di[6]_INST_0 
       (.I0(state_0[1]),
        .I1(ipif_wrdata_dclk[6]),
        .O(drp_di[6]));
(* SOFT_HLUTNM = "soft_lutpair24" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \drp_di[7]_INST_0 
       (.I0(state_0[1]),
        .I1(ipif_wrdata_dclk[7]),
        .O(drp_di[7]));
(* SOFT_HLUTNM = "soft_lutpair25" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \drp_di[8]_INST_0 
       (.I0(state_0[1]),
        .I1(ipif_wrdata_dclk[8]),
        .O(drp_di[8]));
(* SOFT_HLUTNM = "soft_lutpair25" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \drp_di[9]_INST_0 
       (.I0(state_0[1]),
        .I1(ipif_wrdata_dclk[9]),
        .O(drp_di[9]));
(* SOFT_HLUTNM = "soft_lutpair12" *) 
   LUT3 #(
    .INIT(8'h04)) 
     drp_dwe_INST_0
       (.I0(state_0[0]),
        .I1(state_0[1]),
        .I2(ipif_rnw_dclk),
        .O(drp_dwe));
(* SOFT_HLUTNM = "soft_lutpair12" *) 
   LUT2 #(
    .INIT(4'hE)) 
     drp_req_INST_0
       (.I0(state_0[0]),
        .I1(state_0[1]),
        .O(drp_req));
FDRE #(
    .INIT(1'b0)) 
     \ipif_addr_dclk_reg[0] 
       (.C(dclk),
        .CE(n_2_synch_1),
        .D(n_20_synch_1),
        .Q(ipif_addr_dclk[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \ipif_addr_dclk_reg[10] 
       (.C(dclk),
        .CE(n_2_synch_1),
        .D(n_10_synch_1),
        .Q(ipif_addr_dclk[10]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \ipif_addr_dclk_reg[11] 
       (.C(dclk),
        .CE(n_2_synch_1),
        .D(n_9_synch_1),
        .Q(ipif_addr_dclk[11]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \ipif_addr_dclk_reg[12] 
       (.C(dclk),
        .CE(n_2_synch_1),
        .D(n_8_synch_1),
        .Q(ipif_addr_dclk[12]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \ipif_addr_dclk_reg[13] 
       (.C(dclk),
        .CE(n_2_synch_1),
        .D(n_7_synch_1),
        .Q(ipif_addr_dclk[13]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \ipif_addr_dclk_reg[14] 
       (.C(dclk),
        .CE(n_2_synch_1),
        .D(n_6_synch_1),
        .Q(ipif_addr_dclk[14]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \ipif_addr_dclk_reg[15] 
       (.C(dclk),
        .CE(n_2_synch_1),
        .D(n_5_synch_1),
        .Q(ipif_addr_dclk[15]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \ipif_addr_dclk_reg[1] 
       (.C(dclk),
        .CE(n_2_synch_1),
        .D(n_19_synch_1),
        .Q(ipif_addr_dclk[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \ipif_addr_dclk_reg[2] 
       (.C(dclk),
        .CE(n_2_synch_1),
        .D(n_18_synch_1),
        .Q(ipif_addr_dclk[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \ipif_addr_dclk_reg[3] 
       (.C(dclk),
        .CE(n_2_synch_1),
        .D(n_17_synch_1),
        .Q(ipif_addr_dclk[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \ipif_addr_dclk_reg[4] 
       (.C(dclk),
        .CE(n_2_synch_1),
        .D(n_16_synch_1),
        .Q(ipif_addr_dclk[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \ipif_addr_dclk_reg[5] 
       (.C(dclk),
        .CE(n_2_synch_1),
        .D(n_15_synch_1),
        .Q(ipif_addr_dclk[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \ipif_addr_dclk_reg[6] 
       (.C(dclk),
        .CE(n_2_synch_1),
        .D(n_14_synch_1),
        .Q(ipif_addr_dclk[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \ipif_addr_dclk_reg[7] 
       (.C(dclk),
        .CE(n_2_synch_1),
        .D(n_13_synch_1),
        .Q(ipif_addr_dclk[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \ipif_addr_dclk_reg[8] 
       (.C(dclk),
        .CE(n_2_synch_1),
        .D(n_12_synch_1),
        .Q(ipif_addr_dclk[8]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \ipif_addr_dclk_reg[9] 
       (.C(dclk),
        .CE(n_2_synch_1),
        .D(n_11_synch_1),
        .Q(ipif_addr_dclk[9]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     ipif_cs_dclk_reg_reg
       (.C(dclk),
        .CE(1'b1),
        .D(n_3_synch_1),
        .Q(ipif_cs_dclk_reg),
        .R(1'b0));
LUT2 #(
    .INIT(4'h8)) 
     \ipif_rddata_dclk[15]_i_1 
       (.I0(drp_drdy),
        .I1(ipif_rnw_dclk),
        .O(ipif_rddata_dclk0));
FDRE #(
    .INIT(1'b0)) 
     \ipif_rddata_dclk_reg[0] 
       (.C(dclk),
        .CE(ipif_rddata_dclk0),
        .D(drp_drpdo[0]),
        .Q(ipif_rddata_dclk[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \ipif_rddata_dclk_reg[10] 
       (.C(dclk),
        .CE(ipif_rddata_dclk0),
        .D(drp_drpdo[10]),
        .Q(ipif_rddata_dclk[10]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \ipif_rddata_dclk_reg[11] 
       (.C(dclk),
        .CE(ipif_rddata_dclk0),
        .D(drp_drpdo[11]),
        .Q(ipif_rddata_dclk[11]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \ipif_rddata_dclk_reg[12] 
       (.C(dclk),
        .CE(ipif_rddata_dclk0),
        .D(drp_drpdo[12]),
        .Q(ipif_rddata_dclk[12]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \ipif_rddata_dclk_reg[13] 
       (.C(dclk),
        .CE(ipif_rddata_dclk0),
        .D(drp_drpdo[13]),
        .Q(ipif_rddata_dclk[13]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \ipif_rddata_dclk_reg[14] 
       (.C(dclk),
        .CE(ipif_rddata_dclk0),
        .D(drp_drpdo[14]),
        .Q(ipif_rddata_dclk[14]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \ipif_rddata_dclk_reg[15] 
       (.C(dclk),
        .CE(ipif_rddata_dclk0),
        .D(drp_drpdo[15]),
        .Q(ipif_rddata_dclk[15]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \ipif_rddata_dclk_reg[1] 
       (.C(dclk),
        .CE(ipif_rddata_dclk0),
        .D(drp_drpdo[1]),
        .Q(ipif_rddata_dclk[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \ipif_rddata_dclk_reg[2] 
       (.C(dclk),
        .CE(ipif_rddata_dclk0),
        .D(drp_drpdo[2]),
        .Q(ipif_rddata_dclk[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \ipif_rddata_dclk_reg[3] 
       (.C(dclk),
        .CE(ipif_rddata_dclk0),
        .D(drp_drpdo[3]),
        .Q(ipif_rddata_dclk[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \ipif_rddata_dclk_reg[4] 
       (.C(dclk),
        .CE(ipif_rddata_dclk0),
        .D(drp_drpdo[4]),
        .Q(ipif_rddata_dclk[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \ipif_rddata_dclk_reg[5] 
       (.C(dclk),
        .CE(ipif_rddata_dclk0),
        .D(drp_drpdo[5]),
        .Q(ipif_rddata_dclk[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \ipif_rddata_dclk_reg[6] 
       (.C(dclk),
        .CE(ipif_rddata_dclk0),
        .D(drp_drpdo[6]),
        .Q(ipif_rddata_dclk[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \ipif_rddata_dclk_reg[7] 
       (.C(dclk),
        .CE(ipif_rddata_dclk0),
        .D(drp_drpdo[7]),
        .Q(ipif_rddata_dclk[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \ipif_rddata_dclk_reg[8] 
       (.C(dclk),
        .CE(ipif_rddata_dclk0),
        .D(drp_drpdo[8]),
        .Q(ipif_rddata_dclk[8]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \ipif_rddata_dclk_reg[9] 
       (.C(dclk),
        .CE(ipif_rddata_dclk0),
        .D(drp_drpdo[9]),
        .Q(ipif_rddata_dclk[9]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     ipif_rnw_dclk_reg
       (.C(dclk),
        .CE(n_2_synch_1),
        .D(n_4_synch_1),
        .Q(ipif_rnw_dclk),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \ipif_wrdata_dclk_reg[0] 
       (.C(dclk),
        .CE(n_2_synch_1),
        .D(n_36_synch_1),
        .Q(ipif_wrdata_dclk[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \ipif_wrdata_dclk_reg[10] 
       (.C(dclk),
        .CE(n_2_synch_1),
        .D(n_26_synch_1),
        .Q(ipif_wrdata_dclk[10]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \ipif_wrdata_dclk_reg[11] 
       (.C(dclk),
        .CE(n_2_synch_1),
        .D(n_25_synch_1),
        .Q(ipif_wrdata_dclk[11]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \ipif_wrdata_dclk_reg[12] 
       (.C(dclk),
        .CE(n_2_synch_1),
        .D(n_24_synch_1),
        .Q(ipif_wrdata_dclk[12]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \ipif_wrdata_dclk_reg[13] 
       (.C(dclk),
        .CE(n_2_synch_1),
        .D(n_23_synch_1),
        .Q(ipif_wrdata_dclk[13]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \ipif_wrdata_dclk_reg[14] 
       (.C(dclk),
        .CE(n_2_synch_1),
        .D(n_22_synch_1),
        .Q(ipif_wrdata_dclk[14]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \ipif_wrdata_dclk_reg[15] 
       (.C(dclk),
        .CE(n_2_synch_1),
        .D(n_21_synch_1),
        .Q(ipif_wrdata_dclk[15]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \ipif_wrdata_dclk_reg[1] 
       (.C(dclk),
        .CE(n_2_synch_1),
        .D(n_35_synch_1),
        .Q(ipif_wrdata_dclk[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \ipif_wrdata_dclk_reg[2] 
       (.C(dclk),
        .CE(n_2_synch_1),
        .D(n_34_synch_1),
        .Q(ipif_wrdata_dclk[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \ipif_wrdata_dclk_reg[3] 
       (.C(dclk),
        .CE(n_2_synch_1),
        .D(n_33_synch_1),
        .Q(ipif_wrdata_dclk[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \ipif_wrdata_dclk_reg[4] 
       (.C(dclk),
        .CE(n_2_synch_1),
        .D(n_32_synch_1),
        .Q(ipif_wrdata_dclk[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \ipif_wrdata_dclk_reg[5] 
       (.C(dclk),
        .CE(n_2_synch_1),
        .D(n_31_synch_1),
        .Q(ipif_wrdata_dclk[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \ipif_wrdata_dclk_reg[6] 
       (.C(dclk),
        .CE(n_2_synch_1),
        .D(n_30_synch_1),
        .Q(ipif_wrdata_dclk[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \ipif_wrdata_dclk_reg[7] 
       (.C(dclk),
        .CE(n_2_synch_1),
        .D(n_29_synch_1),
        .Q(ipif_wrdata_dclk[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \ipif_wrdata_dclk_reg[8] 
       (.C(dclk),
        .CE(n_2_synch_1),
        .D(n_28_synch_1),
        .Q(ipif_wrdata_dclk[8]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \ipif_wrdata_dclk_reg[9] 
       (.C(dclk),
        .CE(n_2_synch_1),
        .D(n_27_synch_1),
        .Q(ipif_wrdata_dclk[9]),
        .R(1'b0));
LUT6 #(
    .INIT(64'h000000003734F7F4)) 
     \state[0]_i_1 
       (.I0(drp_gnt),
        .I1(state_0[0]),
        .I2(state_0[1]),
        .I3(n_2_synch_1),
        .I4(drp_drdy),
        .I5(dclk_reset),
        .O(\n_0_state[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair11" *) 
   LUT5 #(
    .INIT(32'h000038F8)) 
     \state[1]_i_1 
       (.I0(drp_gnt),
        .I1(state_0[0]),
        .I2(state_0[1]),
        .I3(drp_drdy),
        .I4(dclk_reset),
        .O(\n_0_state[1]_i_1 ));
FDRE \state_reg[0] 
       (.C(dclk),
        .CE(1'b1),
        .D(\n_0_state[0]_i_1 ),
        .Q(state_0[0]),
        .R(1'b0));
FDRE \state_reg[1] 
       (.C(dclk),
        .CE(1'b1),
        .D(\n_0_state[1]_i_1 ),
        .Q(state_0[1]),
        .R(1'b0));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_toggle_synchronizer synch_1
       (.D(D),
        .E(n_2_synch_1),
        .I1(I1),
        .I2(I2),
        .O1(n_3_synch_1),
        .O2({n_21_synch_1,n_22_synch_1,n_23_synch_1,n_24_synch_1,n_25_synch_1,n_26_synch_1,n_27_synch_1,n_28_synch_1,n_29_synch_1,n_30_synch_1,n_31_synch_1,n_32_synch_1,n_33_synch_1,n_34_synch_1,n_35_synch_1,n_36_synch_1}),
        .Q({n_4_synch_1,n_5_synch_1,n_6_synch_1,n_7_synch_1,n_8_synch_1,n_9_synch_1,n_10_synch_1,n_11_synch_1,n_12_synch_1,n_13_synch_1,n_14_synch_1,n_15_synch_1,n_16_synch_1,n_17_synch_1,n_18_synch_1,n_19_synch_1,n_20_synch_1}),
        .clk156(clk156),
        .control_reg(control_reg),
        .dclk(dclk),
        .dclk_reset(dclk_reset),
        .drp_cs(drp_cs),
        .ipif_cs_dclk_reg(ipif_cs_dclk_reg),
        .state(state),
        .toggle_reg(toggle_reg));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_toggle_synchronizer__parameterized0 synch_2
       (.I1(ipif_rddata_dclk),
        .Q(Q),
        .clk156(clk156),
        .dclk(dclk),
        .drp_ack(drp_ack),
        .drp_drdy(drp_drdy));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_elastic_buffer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_elastic_buffer
   (rxphy_ts_align,
    xgmii_rxd,
    xgmii_rxc,
    I1,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    I21,
    I22,
    I23,
    I24,
    rxusrclk2,
    I25,
    rxreset322,
    clk156,
    reset,
    D,
    I26,
    out,
    pcs_loopback_core_int,
    I27);
  output rxphy_ts_align;
  output [63:0]xgmii_rxd;
  output [7:0]xgmii_rxc;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input I17;
  input I18;
  input I19;
  input I20;
  input I21;
  input I22;
  input I23;
  input I24;
  input rxusrclk2;
  input I25;
  input rxreset322;
  input clk156;
  input reset;
  input [63:0]D;
  input [7:0]I26;
  input [63:0]out;
  input pcs_loopback_core_int;
  input [7:0]I27;

  wire [63:0]D;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire [7:0]I26;
  wire [7:0]I27;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire can_insert_rd;
  wire can_insert_wra;
  wire can_insert_wra2;
  wire can_insert_wra_comb;
  wire clk156;
  wire empty;
  wire [71:0]fifo_rd_data;
  wire [71:0]fifo_wr_data;
  wire n_0_can_insert_wra_comb_i_1;
  wire n_0_can_insert_wra_i_1;
  wire n_1_idle_insert_i;
  wire n_72_idle_delete_i;
  wire n_74_asynch_fifo_i;
  wire n_75_asynch_fifo_i;
  wire n_76_asynch_fifo_i;
  wire n_77_asynch_fifo_i;
  wire n_78_asynch_fifo_i;
  wire n_79_asynch_fifo_i;
  wire n_80_asynch_fifo_i;
  wire n_81_asynch_fifo_i;
  wire n_82_asynch_fifo_i;
  wire n_83_asynch_fifo_i;
  wire [63:0]out;
  wire p_0_in;
  wire pcs_loopback_core_int;
  wire q;
  wire reset;
  wire rxphy_ts_align;
  wire rxreset322;
  wire rxusrclk2;
  wire [7:0]xgmii_rxc;
  wire [63:0]xgmii_rxd;
  wire NLW_asynch_fifo_i_full_UNCONNECTED;
  wire [3:0]NLW_asynch_fifo_i_status_UNCONNECTED;

(* DowngradeIPIdentifiedWarnings = "yes" *) 
   (* KEEP_HIERARCHY = "true" *) 
   (* WIDTH = "72" *) 
   ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_asynch_fifo__parameterized0 asynch_fifo_i
       (.empty(empty),
        .fifo_rd_addr({n_79_asynch_fifo_i,n_80_asynch_fifo_i,n_81_asynch_fifo_i,n_82_asynch_fifo_i,n_83_asynch_fifo_i}),
        .fifo_wr_addr({n_74_asynch_fifo_i,n_75_asynch_fifo_i,n_76_asynch_fifo_i,n_77_asynch_fifo_i,n_78_asynch_fifo_i}),
        .full(NLW_asynch_fifo_i_full_UNCONNECTED),
        .rd_clk(clk156),
        .rd_clk_en(1'b1),
        .rd_data(fifo_rd_data),
        .rd_en(n_1_idle_insert_i),
        .rd_reset(reset),
        .status({p_0_in,NLW_asynch_fifo_i_status_UNCONNECTED[3:0]}),
        .wr_clk(rxusrclk2),
        .wr_clk_en(I25),
        .wr_data(fifo_wr_data),
        .wr_en(n_72_idle_delete_i),
        .wr_reset(rxreset322));
FDRE can_insert_rd_reg
       (.C(clk156),
        .CE(1'b1),
        .D(q),
        .Q(can_insert_rd),
        .R(reset));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_28 can_insert_synch
       (.can_insert_wra_comb(can_insert_wra_comb),
        .clk156(clk156),
        .q(q));
FDRE can_insert_wra2_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(can_insert_wra),
        .Q(can_insert_wra2),
        .R(rxreset322));
LUT2 #(
    .INIT(4'hE)) 
     can_insert_wra_comb_i_1
       (.I0(can_insert_wra),
        .I1(can_insert_wra2),
        .O(n_0_can_insert_wra_comb_i_1));
FDRE can_insert_wra_comb_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(n_0_can_insert_wra_comb_i_1),
        .Q(can_insert_wra_comb),
        .R(rxreset322));
LUT1 #(
    .INIT(2'h1)) 
     can_insert_wra_i_1
       (.I0(p_0_in),
        .O(n_0_can_insert_wra_i_1));
FDRE can_insert_wra_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(n_0_can_insert_wra_i_1),
        .Q(can_insert_wra),
        .R(rxreset322));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_idle_delete idle_delete_i
       (.D(D),
        .I1(I1),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I17(I17),
        .I18(I18),
        .I19(I19),
        .I2(I2),
        .I20(I20),
        .I21(I21),
        .I22(I22),
        .I23(I23),
        .I24(I24),
        .I25(I25),
        .I26(I26),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(n_72_idle_delete_i),
        .rxreset322(rxreset322),
        .rxusrclk2(rxusrclk2),
        .status(p_0_in),
        .wr_data(fifo_wr_data));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_idle_insert idle_insert_i
       (.I27(I27),
        .O1(n_1_idle_insert_i),
        .can_insert_rd(can_insert_rd),
        .clk156(clk156),
        .empty(empty),
        .out(out),
        .pcs_loopback_core_int(pcs_loopback_core_int),
        .rd_data(fifo_rd_data),
        .reset(reset),
        .rxphy_ts_align(rxphy_ts_align),
        .xgmii_rxc(xgmii_rxc),
        .xgmii_rxd(xgmii_rxd));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_elastic_buffer_wrapper" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_elastic_buffer_wrapper
   (rxphy_ts_align,
    xgmii_rxd,
    xgmii_rxc,
    I1,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    I21,
    I22,
    I23,
    I24,
    rxusrclk2,
    I25,
    rxreset322,
    clk156,
    reset,
    D,
    I26,
    out,
    pcs_loopback_core_int,
    I27);
  output rxphy_ts_align;
  output [63:0]xgmii_rxd;
  output [7:0]xgmii_rxc;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input I17;
  input I18;
  input I19;
  input I20;
  input I21;
  input I22;
  input I23;
  input I24;
  input rxusrclk2;
  input I25;
  input rxreset322;
  input clk156;
  input reset;
  input [63:0]D;
  input [7:0]I26;
  input [63:0]out;
  input pcs_loopback_core_int;
  input [7:0]I27;

  wire [63:0]D;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire [7:0]I26;
  wire [7:0]I27;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire clk156;
  wire [63:0]out;
  wire pcs_loopback_core_int;
  wire reset;
  wire rxphy_ts_align;
  wire rxreset322;
  wire rxusrclk2;
  wire [7:0]xgmii_rxc;
  wire [63:0]xgmii_rxd;

ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_elastic_buffer rx_elastic_buffer_i
       (.D(D),
        .I1(I1),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I17(I17),
        .I18(I18),
        .I19(I19),
        .I2(I2),
        .I20(I20),
        .I21(I21),
        .I22(I22),
        .I23(I23),
        .I24(I24),
        .I25(I25),
        .I26(I26),
        .I27(I27),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .clk156(clk156),
        .out(out),
        .pcs_loopback_core_int(pcs_loopback_core_int),
        .reset(reset),
        .rxphy_ts_align(rxphy_ts_align),
        .rxreset322(rxreset322),
        .rxusrclk2(rxusrclk2),
        .xgmii_rxc(xgmii_rxc),
        .xgmii_rxd(xgmii_rxd));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_g_register" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register
   (loopback_ctrl,
    O1,
    I1,
    I3,
    clk156,
    Q,
    tx_disable_int);
  output [0:0]loopback_ctrl;
  output O1;
  input I1;
  input I3;
  input clk156;
  input [3:0]Q;
  input tx_disable_int;

  wire I1;
  wire I3;
  wire O1;
  wire [3:0]Q;
  wire clk156;
  wire [0:0]loopback_ctrl;
  wire tx_disable_int;

FDRE #(
    .INIT(1'b0)) 
     \q_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(I3),
        .Q(loopback_ctrl),
        .R(I1));
LUT6 #(
    .INIT(64'h000F003200030032)) 
     \rddata_out[0]_i_2 
       (.I0(loopback_ctrl),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(tx_disable_int),
        .O(O1));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_g_register" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register_39
   (O3,
    I1,
    I4,
    clk156);
  output O3;
  input I1;
  input I4;
  input clk156;

  wire I1;
  wire I4;
  wire O3;
  wire clk156;

FDRE #(
    .INIT(1'b0)) 
     \q_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(I4),
        .Q(O3),
        .R(I1));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_g_register" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register_41
   (tx_disable_int,
    O1,
    I1,
    I5,
    clk156,
    I10,
    Q,
    I2);
  output tx_disable_int;
  output O1;
  input I1;
  input I5;
  input clk156;
  input I10;
  input [2:0]Q;
  input I2;

  wire I1;
  wire I10;
  wire I2;
  wire I5;
  wire O1;
  wire [2:0]Q;
  wire clk156;
  wire tx_disable_int;

LUT5 #(
    .INIT(32'h00000004)) 
     \q[0]_i_3 
       (.I0(I10),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(I2),
        .O(O1));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(I5),
        .Q(tx_disable_int),
        .R(I1));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_g_register" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register_42
   (O1,
    O2,
    reg_3_0_15_we,
    O3,
    O4,
    I1,
    I2,
    clk156,
    I3,
    Q,
    p_0_in,
    pcs_test_pattern_seedB_core_int,
    I4,
    I7);
  output O1;
  output O2;
  output reg_3_0_15_we;
  output O3;
  output O4;
  input I1;
  input I2;
  input clk156;
  input I3;
  input [9:0]Q;
  input p_0_in;
  input [0:0]pcs_test_pattern_seedB_core_int;
  input I4;
  input I7;

  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I7;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire [9:0]Q;
  wire clk156;
  wire p_0_in;
  wire [0:0]pcs_test_pattern_seedB_core_int;
  wire reg_3_0_15_we;

LUT6 #(
    .INIT(64'h0000000010000000)) 
     \q[0]_i_2__0 
       (.I0(I4),
        .I1(O3),
        .I2(I7),
        .I3(Q[9]),
        .I4(Q[8]),
        .I5(O4),
        .O(reg_3_0_15_we));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(I2),
        .Q(O1),
        .R(I1));
LUT6 #(
    .INIT(64'hAAEFBBEFEEEFFFEF)) 
     \rddata_out[11]_i_5 
       (.I0(I3),
        .I1(Q[5]),
        .I2(O1),
        .I3(Q[3]),
        .I4(p_0_in),
        .I5(pcs_test_pattern_seedB_core_int),
        .O(O2));
LUT3 #(
    .INIT(8'hFE)) 
     \rddata_out[15]_i_9 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(O3));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     re_prev_i_4__1
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(Q[5]),
        .O(O4));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_g_register" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register_43
   (O1,
    core_in_testmode,
    I1,
    I2,
    clk156,
    prbs31_rx_enable_core_reg,
    Q);
  output O1;
  output core_in_testmode;
  input I1;
  input I2;
  input clk156;
  input prbs31_rx_enable_core_reg;
  input [0:0]Q;

  wire I1;
  wire I2;
  wire O1;
  wire [0:0]Q;
  wire clk156;
  wire core_in_testmode;
  wire prbs31_rx_enable_core_reg;

LUT3 #(
    .INIT(8'hFE)) 
     core_in_testmode_INST_0
       (.I0(O1),
        .I1(prbs31_rx_enable_core_reg),
        .I2(Q),
        .O(core_in_testmode));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(I2),
        .Q(O1),
        .R(I1));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_g_register" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized0
   (O1,
    reg_1_9_we,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O13,
    O14,
    O15,
    I6,
    clk156,
    I7,
    reset,
    Q,
    I1,
    I2,
    I3,
    I4,
    I5,
    I8,
    I9,
    I10,
    I11,
    I12,
    O12,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    pma_pmd_type,
    I20,
    I21,
    I22,
    I23);
  output O1;
  output reg_1_9_we;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output O13;
  output O14;
  output O15;
  input I6;
  input clk156;
  input I7;
  input reset;
  input [13:0]Q;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input [0:0]O12;
  input I13;
  input I14;
  input I15;
  input I16;
  input I17;
  input I18;
  input I19;
  input [2:0]pma_pmd_type;
  input I20;
  input I21;
  input I22;
  input I23;

  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire [0:0]O12;
  wire O13;
  wire O14;
  wire O15;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [13:0]Q;
  wire clk156;
  wire \n_0_rddata_out[12]_i_2 ;
  wire \n_0_rddata_out[1]_i_13 ;
  wire \n_0_rddata_out[3]_i_16 ;
  wire \n_0_rddata_out[6]_i_13 ;
  wire [2:0]pma_pmd_type;
  wire reg_1_9_we;
  wire reset;

(* SOFT_HLUTNM = "soft_lutpair37" *) 
   LUT2 #(
    .INIT(4'hE)) 
     pma_resetout_INST_0
       (.I0(reset),
        .I1(O1),
        .O(O14));
LUT6 #(
    .INIT(64'h0000000002000000)) 
     \q[0]_i_2__1 
       (.I0(I7),
        .I1(reset),
        .I2(O1),
        .I3(Q[12]),
        .I4(I1),
        .I5(I2),
        .O(reg_1_9_we));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(I6),
        .Q(O1),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00001011FFFFFFFF)) 
     \rddata_out[0]_i_1 
       (.I0(O1),
        .I1(Q[13]),
        .I2(I5),
        .I3(I8),
        .I4(I9),
        .I5(I10),
        .O(O3));
LUT6 #(
    .INIT(64'h80020000FFFFFFFF)) 
     \rddata_out[12]_i_1 
       (.I0(\n_0_rddata_out[12]_i_2 ),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(I3),
        .I5(I4),
        .O(O2));
LUT6 #(
    .INIT(64'h0200000000000002)) 
     \rddata_out[12]_i_2 
       (.I0(Q[3]),
        .I1(Q[13]),
        .I2(O1),
        .I3(Q[8]),
        .I4(Q[10]),
        .I5(Q[9]),
        .O(\n_0_rddata_out[12]_i_2 ));
LUT6 #(
    .INIT(64'hAAAAAEAAAEAEAEAE)) 
     \rddata_out[13]_i_1 
       (.I0(O5),
        .I1(I11),
        .I2(I12),
        .I3(O12),
        .I4(I13),
        .I5(I14),
        .O(O4));
(* SOFT_HLUTNM = "soft_lutpair36" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \rddata_out[13]_i_2 
       (.I0(Q[13]),
        .I1(I15),
        .I2(O1),
        .O(O5));
(* SOFT_HLUTNM = "soft_lutpair36" *) 
   LUT3 #(
    .INIT(8'hEF)) 
     \rddata_out[14]_i_7 
       (.I0(O1),
        .I1(Q[13]),
        .I2(Q[3]),
        .O(O7));
LUT6 #(
    .INIT(64'h00000000FFFB00FB)) 
     \rddata_out[15]_i_5 
       (.I0(I23),
        .I1(Q[3]),
        .I2(I9),
        .I3(O1),
        .I4(I15),
        .I5(Q[13]),
        .O(O13));
(* SOFT_HLUTNM = "soft_lutpair35" *) 
   LUT3 #(
    .INIT(8'hEF)) 
     \rddata_out[1]_i_13 
       (.I0(O1),
        .I1(Q[13]),
        .I2(Q[0]),
        .O(\n_0_rddata_out[1]_i_13 ));
LUT6 #(
    .INIT(64'hFFFEFEFEFFFEFFFE)) 
     \rddata_out[1]_i_6 
       (.I0(I16),
        .I1(I17),
        .I2(\n_0_rddata_out[1]_i_13 ),
        .I3(I18),
        .I4(I19),
        .I5(pma_pmd_type[1]),
        .O(O8));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \rddata_out[2]_i_12 
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(O1),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(O6));
(* SOFT_HLUTNM = "soft_lutpair37" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \rddata_out[3]_i_16 
       (.I0(Q[13]),
        .I1(O1),
        .O(\n_0_rddata_out[3]_i_16 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
     \rddata_out[3]_i_7 
       (.I0(I21),
        .I1(I22),
        .I2(I19),
        .I3(Q[1]),
        .I4(\n_0_rddata_out[3]_i_16 ),
        .I5(Q[0]),
        .O(O10));
(* SOFT_HLUTNM = "soft_lutpair35" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \rddata_out[6]_i_13 
       (.I0(O1),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\n_0_rddata_out[6]_i_13 ));
LUT6 #(
    .INIT(64'hFEEEFFEEFFEEFFEE)) 
     \rddata_out[6]_i_6 
       (.I0(\n_0_rddata_out[6]_i_13 ),
        .I1(Q[13]),
        .I2(pma_pmd_type[0]),
        .I3(Q[3]),
        .I4(pma_pmd_type[1]),
        .I5(pma_pmd_type[2]),
        .O(O15));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \rddata_out[7]_i_5 
       (.I0(I16),
        .I1(Q[5]),
        .I2(O1),
        .I3(Q[13]),
        .I4(Q[4]),
        .I5(I20),
        .O(O9));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
     \rddata_out[9]_i_5 
       (.I0(I21),
        .I1(I23),
        .I2(Q[3]),
        .I3(Q[13]),
        .I4(O1),
        .I5(I22),
        .O(O11));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_g_register" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized0_44
   (p_0_in5_in,
    D,
    E,
    O7,
    O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    O8,
    O9,
    O10,
    SR,
    clear_test_pattern_err_count,
    O16,
    O18,
    O19,
    O11,
    O12,
    O13,
    O14,
    O15,
    O20,
    O21,
    O22,
    O23,
    O24,
    O25,
    O26,
    clk156,
    I9,
    I1,
    I2,
    Q,
    I11,
    I7,
    I3,
    I4,
    I5,
    I6,
    I8,
    I10,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    p_0_in1_in,
    I18,
    I19,
    reg_3_0_15_we,
    state,
    I20,
    I21,
    re_prev,
    I22,
    I23,
    O17,
    reg_3_33_re,
    re_prev_0,
    I24,
    I25,
    I26,
    I27,
    I28,
    I29,
    I30,
    I31,
    I32,
    I33,
    I34,
    I35,
    I36,
    I37,
    I38,
    I39,
    I40,
    I41,
    I42,
    I43,
    I44,
    I45,
    pcs_test_pattern_seedB_core_int,
    I46,
    reset,
    I47,
    I48,
    pma_pmd_reset_clear_core_intr,
    resetdone);
  output p_0_in5_in;
  output [0:0]D;
  output [0:0]E;
  output O7;
  output O1;
  output [0:0]O2;
  output [0:0]O3;
  output O4;
  output O5;
  output O6;
  output O8;
  output O9;
  output O10;
  output [0:0]SR;
  output clear_test_pattern_err_count;
  output O16;
  output [0:0]O18;
  output [0:0]O19;
  output [0:0]O11;
  output [0:0]O12;
  output [0:0]O13;
  output [0:0]O14;
  output [0:0]O15;
  output O20;
  output O21;
  output O22;
  output O23;
  output O24;
  output O25;
  output O26;
  input clk156;
  input [3:0]I9;
  input I1;
  input I2;
  input [15:0]Q;
  input I11;
  input I7;
  input I3;
  input I4;
  input I5;
  input I6;
  input I8;
  input I10;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input I17;
  input p_0_in1_in;
  input I18;
  input I19;
  input reg_3_0_15_we;
  input [1:0]state;
  input I20;
  input I21;
  input re_prev;
  input I22;
  input I23;
  input O17;
  input reg_3_33_re;
  input re_prev_0;
  input I24;
  input I25;
  input I26;
  input I27;
  input I28;
  input I29;
  input I30;
  input [5:0]I31;
  input I32;
  input I33;
  input I34;
  input I35;
  input I36;
  input I37;
  input I38;
  input I39;
  input I40;
  input I41;
  input I42;
  input I43;
  input I44;
  input I45;
  input [1:0]pcs_test_pattern_seedB_core_int;
  input I46;
  input reset;
  input I47;
  input I48;
  input pma_pmd_reset_clear_core_intr;
  input resetdone;

  wire [0:0]D;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire I26;
  wire I27;
  wire I28;
  wire I29;
  wire I3;
  wire I30;
  wire [5:0]I31;
  wire I32;
  wire I33;
  wire I34;
  wire I35;
  wire I36;
  wire I37;
  wire I38;
  wire I39;
  wire I4;
  wire I40;
  wire I41;
  wire I42;
  wire I43;
  wire I44;
  wire I45;
  wire I46;
  wire I47;
  wire I48;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire [3:0]I9;
  wire O1;
  wire O10;
  wire [0:0]O11;
  wire [0:0]O12;
  wire [0:0]O13;
  wire [0:0]O14;
  wire [0:0]O15;
  wire O16;
  wire O17;
  wire [0:0]O18;
  wire [0:0]O19;
  wire [0:0]O2;
  wire O20;
  wire O21;
  wire O22;
  wire O23;
  wire O24;
  wire O25;
  wire O26;
  wire [0:0]O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [15:0]Q;
  wire [0:0]SR;
  wire clear_test_pattern_err_count;
  wire clk156;
  wire \n_0_q[0]_i_1__7 ;
  wire \n_0_q[15]_i_6 ;
  wire \n_0_q[15]_i_6__1 ;
  wire \n_0_rddata_out[10]_i_4 ;
  wire \n_0_rddata_out[11]_i_2 ;
  wire \n_0_rddata_out[15]_i_2 ;
  wire \n_0_rddata_out[15]_i_6 ;
  wire \n_0_rddata_out[2]_i_2 ;
  wire \n_0_rddata_out[7]_i_2 ;
  wire \n_0_rddata_out[8]_i_2 ;
  wire p_0_in1_in;
  wire p_0_in5_in;
  wire [1:0]pcs_test_pattern_seedB_core_int;
  wire pma_pmd_reset_clear_core_intr;
  wire re_prev;
  wire re_prev_0;
  wire reg_3_0_15_we;
  wire reg_3_33_re;
  wire reset;
  wire resetdone;
  wire [1:0]state;

(* SOFT_HLUTNM = "soft_lutpair38" *) 
   LUT2 #(
    .INIT(4'hE)) 
     clear_test_pattern_err_count_reg_i_1
       (.I0(O1),
        .I1(I22),
        .O(clear_test_pattern_err_count));
(* SOFT_HLUTNM = "soft_lutpair41" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \pcs_ber_count[5]_i_1 
       (.I0(O1),
        .I1(reg_3_33_re),
        .O(O18));
(* SOFT_HLUTNM = "soft_lutpair41" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \pcs_error_block_count[7]_i_1 
       (.I0(O1),
        .I1(reg_3_33_re),
        .O(O19));
LUT2 #(
    .INIT(4'hE)) 
     pcs_resetout_INST_0
       (.I0(p_0_in5_in),
        .I1(reset),
        .O(O1));
LUT2 #(
    .INIT(4'hE)) 
     \pcs_test_pattern_error_count[0]_i_1 
       (.I0(O1),
        .I1(I22),
        .O(O16));
(* SOFT_HLUTNM = "soft_lutpair42" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[0]_i_1__12 
       (.I0(E),
        .I1(I9[0]),
        .O(D));
(* SOFT_HLUTNM = "soft_lutpair42" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[0]_i_1__15 
       (.I0(O3),
        .I1(I9[0]),
        .O(O2));
LUT6 #(
    .INIT(64'hDDFDDDDD00200000)) 
     \q[0]_i_1__22 
       (.I0(reg_3_0_15_we),
        .I1(O1),
        .I2(state[1]),
        .I3(state[0]),
        .I4(I9[2]),
        .I5(I20),
        .O(O9));
LUT6 #(
    .INIT(64'hDDFDDDDD00200000)) 
     \q[0]_i_1__23 
       (.I0(reg_3_0_15_we),
        .I1(O1),
        .I2(state[1]),
        .I3(state[0]),
        .I4(I9[1]),
        .I5(I21),
        .O(O10));
LUT6 #(
    .INIT(64'hE2220000E222E222)) 
     \q[0]_i_1__7 
       (.I0(p_0_in5_in),
        .I1(reg_3_0_15_we),
        .I2(I7),
        .I3(I9[3]),
        .I4(pma_pmd_reset_clear_core_intr),
        .I5(resetdone),
        .O(\n_0_q[0]_i_1__7 ));
(* SOFT_HLUTNM = "soft_lutpair38" *) 
   LUT3 #(
    .INIT(8'hBA)) 
     \q[15]_i_1 
       (.I0(O1),
        .I1(re_prev),
        .I2(I22),
        .O(SR));
LUT6 #(
    .INIT(64'h0000000000020000)) 
     \q[15]_i_1__0 
       (.I0(Q[1]),
        .I1(I23),
        .I2(O1),
        .I3(state[0]),
        .I4(state[1]),
        .I5(O17),
        .O(E));
LUT1 #(
    .INIT(2'h1)) 
     \q[15]_i_1__1 
       (.I0(O7),
        .O(O13));
LUT6 #(
    .INIT(64'h0000000000000100)) 
     \q[15]_i_1__6 
       (.I0(I26),
        .I1(I24),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(I27),
        .I5(\n_0_q[15]_i_6 ),
        .O(O3));
LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
     \q[15]_i_3__4 
       (.I0(I1),
        .I1(I2),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\n_0_q[15]_i_6__1 ),
        .I5(I11),
        .O(O7));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
     \q[15]_i_6 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(O1),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[4]),
        .O(\n_0_q[15]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFF7FFFFFFFFFF)) 
     \q[15]_i_6__1 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(O1),
        .I5(I7),
        .O(\n_0_q[15]_i_6__1 ));
(* SOFT_HLUTNM = "soft_lutpair39" *) 
   LUT3 #(
    .INIT(8'hBA)) 
     \q[5]_i_1__0 
       (.I0(O1),
        .I1(re_prev_0),
        .I2(reg_3_33_re),
        .O(O12));
LUT6 #(
    .INIT(64'h0000000000000200)) 
     \q[5]_i_1__4 
       (.I0(I11),
        .I1(I24),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(I25),
        .I5(\n_0_q[15]_i_6 ),
        .O(O14));
(* SOFT_HLUTNM = "soft_lutpair39" *) 
   LUT3 #(
    .INIT(8'hBA)) 
     \q[7]_i_1__0 
       (.I0(O1),
        .I1(re_prev_0),
        .I2(reg_3_33_re),
        .O(O11));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_q[0]_i_1__7 ),
        .Q(p_0_in5_in),
        .R(1'b0));
LUT6 #(
    .INIT(64'hEFFFFFFEFFFFFFFE)) 
     \rddata_out[10]_i_2 
       (.I0(\n_0_rddata_out[10]_i_4 ),
        .I1(I40),
        .I2(Q[12]),
        .I3(Q[13]),
        .I4(Q[11]),
        .I5(I31[4]),
        .O(O24));
LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFEF)) 
     \rddata_out[10]_i_4 
       (.I0(I43),
        .I1(p_0_in5_in),
        .I2(Q[15]),
        .I3(Q[10]),
        .I4(Q[11]),
        .I5(Q[9]),
        .O(\n_0_rddata_out[10]_i_4 ));
LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
     \rddata_out[11]_i_1 
       (.I0(\n_0_rddata_out[11]_i_2 ),
        .I1(I17),
        .I2(p_0_in1_in),
        .I3(Q[3]),
        .I4(I18),
        .I5(I19),
        .O(O8));
LUT5 #(
    .INIT(32'hBFFFFFFA)) 
     \rddata_out[11]_i_2 
       (.I0(O23),
        .I1(I31[5]),
        .I2(Q[11]),
        .I3(Q[13]),
        .I4(Q[12]),
        .O(\n_0_rddata_out[11]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair40" *) 
   LUT3 #(
    .INIT(8'hFB)) 
     \rddata_out[13]_i_4 
       (.I0(I44),
        .I1(Q[15]),
        .I2(p_0_in5_in),
        .O(O23));
LUT6 #(
    .INIT(64'h00000000BAFF0000)) 
     \rddata_out[15]_i_1 
       (.I0(\n_0_rddata_out[15]_i_2 ),
        .I1(I28),
        .I2(p_0_in5_in),
        .I3(Q[15]),
        .I4(I29),
        .I5(I30),
        .O(O15));
LUT5 #(
    .INIT(32'h0000AAEA)) 
     \rddata_out[15]_i_2 
       (.I0(\n_0_rddata_out[15]_i_6 ),
        .I1(Q[5]),
        .I2(Q[0]),
        .I3(I41),
        .I4(I42),
        .O(\n_0_rddata_out[15]_i_2 ));
LUT6 #(
    .INIT(64'h000C0F00000F000A)) 
     \rddata_out[15]_i_6 
       (.I0(p_0_in5_in),
        .I1(pcs_test_pattern_seedB_core_int[0]),
        .I2(I47),
        .I3(I48),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\n_0_rddata_out[15]_i_6 ));
LUT6 #(
    .INIT(64'h1000000100000001)) 
     \rddata_out[1]_i_5 
       (.I0(O22),
        .I1(I34),
        .I2(Q[12]),
        .I3(Q[13]),
        .I4(Q[11]),
        .I5(I31[0]),
        .O(O21));
LUT6 #(
    .INIT(64'h55454545FFFFFFFF)) 
     \rddata_out[2]_i_1 
       (.I0(\n_0_rddata_out[2]_i_2 ),
        .I1(I6),
        .I2(I8),
        .I3(I10),
        .I4(Q[1]),
        .I5(I12),
        .O(O5));
LUT6 #(
    .INIT(64'hEFFFFFFEFFFFFFFE)) 
     \rddata_out[2]_i_2 
       (.I0(O22),
        .I1(I35),
        .I2(Q[12]),
        .I3(Q[13]),
        .I4(Q[11]),
        .I5(I31[1]),
        .O(\n_0_rddata_out[2]_i_2 ));
LUT4 #(
    .INIT(16'hFF7E)) 
     \rddata_out[2]_i_7 
       (.I0(Q[4]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\n_0_rddata_out[10]_i_4 ),
        .O(O22));
(* SOFT_HLUTNM = "soft_lutpair40" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \rddata_out[6]_i_4 
       (.I0(p_0_in5_in),
        .I1(Q[15]),
        .O(O26));
LUT6 #(
    .INIT(64'h045504550455FFFF)) 
     \rddata_out[7]_i_1 
       (.I0(\n_0_rddata_out[7]_i_2 ),
        .I1(I13),
        .I2(Q[4]),
        .I3(I14),
        .I4(I15),
        .I5(I16),
        .O(O6));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBAA)) 
     \rddata_out[7]_i_2 
       (.I0(O23),
        .I1(I31[2]),
        .I2(I36),
        .I3(I37),
        .I4(I38),
        .I5(I39),
        .O(\n_0_rddata_out[7]_i_2 ));
LUT5 #(
    .INIT(32'h4540FFFF)) 
     \rddata_out[8]_i_1 
       (.I0(\n_0_rddata_out[8]_i_2 ),
        .I1(I3),
        .I2(Q[0]),
        .I3(I4),
        .I4(I5),
        .O(O4));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFA)) 
     \rddata_out[8]_i_2 
       (.I0(O20),
        .I1(I31[3]),
        .I2(Q[12]),
        .I3(Q[13]),
        .I4(I32),
        .I5(I33),
        .O(\n_0_rddata_out[8]_i_2 ));
LUT6 #(
    .INIT(64'hAAAAAABABABABABA)) 
     \rddata_out[9]_i_3 
       (.I0(O20),
        .I1(I45),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(pcs_test_pattern_seedB_core_int[1]),
        .I5(Q[3]),
        .O(O25));
LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFE)) 
     \rddata_out[9]_i_7 
       (.I0(Q[4]),
        .I1(I46),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(O26),
        .O(O20));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_g_register" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized1
   (O1,
    clk156,
    I1,
    Q,
    pma_pmd_type,
    I2,
    I3,
    global_pmd_rx_signal_detect_core_i,
    reset,
    I4,
    I8,
    I5,
    I7,
    I6);
  output O1;
  input clk156;
  input I1;
  input [5:0]Q;
  input [0:0]pma_pmd_type;
  input I2;
  input I3;
  input global_pmd_rx_signal_detect_core_i;
  input reset;
  input I4;
  input I8;
  input I5;
  input I7;
  input I6;

  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire O1;
  wire [5:0]Q;
  wire clk156;
  wire global_pmd_rx_signal_detect_core_i;
  wire \n_0_q[0]_i_1__21 ;
  wire \n_0_rddata_out[2]_i_11 ;
  wire n_0_re_prev_i_2__0;
  wire n_0_re_prev_i_3__0;
  wire [0:0]pma_pmd_type;
  wire q0;
  wire re_prev;
  wire reg_1_1_re;
  wire reset;

LUT6 #(
    .INIT(64'h101010F010101010)) 
     \q[0]_i_1__21 
       (.I0(re_prev),
        .I1(n_0_re_prev_i_2__0),
        .I2(global_pmd_rx_signal_detect_core_i),
        .I3(reset),
        .I4(I4),
        .I5(q0),
        .O(\n_0_q[0]_i_1__21 ));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_q[0]_i_1__21 ),
        .Q(q0),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7C7F)) 
     \rddata_out[2]_i_11 
       (.I0(pma_pmd_type),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(q0),
        .I4(I2),
        .I5(I3),
        .O(\n_0_rddata_out[2]_i_11 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
     \rddata_out[2]_i_6 
       (.I0(\n_0_rddata_out[2]_i_11 ),
        .I1(I1),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(O1));
LUT1 #(
    .INIT(2'h1)) 
     re_prev_i_1__0
       (.I0(n_0_re_prev_i_2__0),
        .O(reg_1_1_re));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     re_prev_i_2__0
       (.I0(I8),
        .I1(I5),
        .I2(Q[1]),
        .I3(n_0_re_prev_i_3__0),
        .I4(I7),
        .I5(I6),
        .O(n_0_re_prev_i_2__0));
LUT2 #(
    .INIT(4'hE)) 
     re_prev_i_3__0
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(n_0_re_prev_i_3__0));
FDRE re_prev_reg
       (.C(clk156),
        .CE(1'b1),
        .D(reg_1_1_re),
        .Q(re_prev),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_g_register" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized10
   (O8,
    O1,
    O2,
    O12,
    O3,
    O4,
    O5,
    O6,
    O7,
    O9,
    Q,
    I12,
    I13,
    I1,
    I14,
    p_0_in5_in,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    I21,
    I22,
    I23,
    I34,
    clk156);
  output O8;
  output O1;
  output O2;
  output [15:0]O12;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O9;
  input [17:0]Q;
  input I12;
  input I13;
  input I1;
  input I14;
  input p_0_in5_in;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input [0:0]I11;
  input I15;
  input [0:0]I16;
  input I17;
  input I18;
  input I19;
  input I20;
  input I21;
  input I22;
  input I23;
  input [15:0]I34;
  input clk156;

  wire I1;
  wire I10;
  wire [0:0]I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire [0:0]I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I3;
  wire [15:0]I34;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire [15:0]O12;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [17:0]Q;
  wire clk156;
  wire \n_0_q[15]_i_4__4 ;
  wire \n_0_q[15]_i_5__2 ;
  wire \n_0_q[15]_i_6__3 ;
  wire \n_0_q[15]_i_7__0 ;
  wire \n_0_rddata_out[12]_i_9 ;
  wire \n_0_rddata_out[4]_i_10 ;
  wire \n_0_rddata_out[6]_i_2 ;
  wire p_0_in5_in;
  wire reg_3_65535_we;

LUT1 #(
    .INIT(2'h1)) 
     \q[15]_i_1__4 
       (.I0(O8),
        .O(reg_3_65535_we));
LUT6 #(
    .INIT(64'hFFFFFFFFEFFFFFFF)) 
     \q[15]_i_3__5 
       (.I0(\n_0_q[15]_i_4__4 ),
        .I1(\n_0_q[15]_i_5__2 ),
        .I2(Q[12]),
        .I3(Q[13]),
        .I4(Q[11]),
        .I5(\n_0_q[15]_i_6__3 ),
        .O(O8));
LUT6 #(
    .INIT(64'hFFFFFFFFFDFFFFFF)) 
     \q[15]_i_4__4 
       (.I0(Q[17]),
        .I1(I12),
        .I2(I13),
        .I3(Q[5]),
        .I4(Q[16]),
        .I5(I1),
        .O(\n_0_q[15]_i_4__4 ));
LUT2 #(
    .INIT(4'h7)) 
     \q[15]_i_5__1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(O4));
LUT2 #(
    .INIT(4'h7)) 
     \q[15]_i_5__2 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\n_0_q[15]_i_5__2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFDFFFFFFF)) 
     \q[15]_i_6__3 
       (.I0(\n_0_q[15]_i_7__0 ),
        .I1(O4),
        .I2(Q[0]),
        .I3(Q[9]),
        .I4(Q[10]),
        .I5(O5),
        .O(\n_0_q[15]_i_6__3 ));
LUT3 #(
    .INIT(8'h80)) 
     \q[15]_i_7__0 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(Q[7]),
        .O(\n_0_q[15]_i_7__0 ));
FDSE #(
    .INIT(1'b1)) 
     \q_reg[0] 
       (.C(clk156),
        .CE(reg_3_65535_we),
        .D(I34[0]),
        .Q(O12[0]),
        .S(I23));
FDSE #(
    .INIT(1'b1)) 
     \q_reg[10] 
       (.C(clk156),
        .CE(reg_3_65535_we),
        .D(I34[10]),
        .Q(O12[10]),
        .S(I23));
FDSE #(
    .INIT(1'b1)) 
     \q_reg[11] 
       (.C(clk156),
        .CE(reg_3_65535_we),
        .D(I34[11]),
        .Q(O12[11]),
        .S(I23));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[12] 
       (.C(clk156),
        .CE(reg_3_65535_we),
        .D(I34[12]),
        .Q(O12[12]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[13] 
       (.C(clk156),
        .CE(reg_3_65535_we),
        .D(I34[13]),
        .Q(O12[13]),
        .R(I23));
FDSE #(
    .INIT(1'b1)) 
     \q_reg[14] 
       (.C(clk156),
        .CE(reg_3_65535_we),
        .D(I34[14]),
        .Q(O12[14]),
        .S(I23));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[15] 
       (.C(clk156),
        .CE(reg_3_65535_we),
        .D(I34[15]),
        .Q(O12[15]),
        .R(I23));
FDSE #(
    .INIT(1'b1)) 
     \q_reg[1] 
       (.C(clk156),
        .CE(reg_3_65535_we),
        .D(I34[1]),
        .Q(O12[1]),
        .S(I23));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[2] 
       (.C(clk156),
        .CE(reg_3_65535_we),
        .D(I34[2]),
        .Q(O12[2]),
        .R(I23));
FDSE #(
    .INIT(1'b1)) 
     \q_reg[3] 
       (.C(clk156),
        .CE(reg_3_65535_we),
        .D(I34[3]),
        .Q(O12[3]),
        .S(I23));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[4] 
       (.C(clk156),
        .CE(reg_3_65535_we),
        .D(I34[4]),
        .Q(O12[4]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[5] 
       (.C(clk156),
        .CE(reg_3_65535_we),
        .D(I34[5]),
        .Q(O12[5]),
        .R(I23));
FDSE #(
    .INIT(1'b1)) 
     \q_reg[6] 
       (.C(clk156),
        .CE(reg_3_65535_we),
        .D(I34[6]),
        .Q(O12[6]),
        .S(I23));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[7] 
       (.C(clk156),
        .CE(reg_3_65535_we),
        .D(I34[7]),
        .Q(O12[7]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[8] 
       (.C(clk156),
        .CE(reg_3_65535_we),
        .D(I34[8]),
        .Q(O12[8]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[9] 
       (.C(clk156),
        .CE(reg_3_65535_we),
        .D(I34[9]),
        .Q(O12[9]),
        .R(I23));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAAFB)) 
     \rddata_out[12]_i_8 
       (.I0(\n_0_rddata_out[12]_i_9 ),
        .I1(I16),
        .I2(I17),
        .I3(I18),
        .I4(I19),
        .I5(I20),
        .O(O7));
LUT4 #(
    .INIT(16'hFF7C)) 
     \rddata_out[12]_i_9 
       (.I0(O12[12]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(I21),
        .O(\n_0_rddata_out[12]_i_9 ));
(* SOFT_HLUTNM = "soft_lutpair45" *) 
   LUT2 #(
    .INIT(4'h7)) 
     \rddata_out[14]_i_11 
       (.I0(Q[15]),
        .I1(Q[14]),
        .O(O5));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7EFE)) 
     \rddata_out[15]_i_8 
       (.I0(Q[14]),
        .I1(Q[15]),
        .I2(Q[13]),
        .I3(O12[15]),
        .I4(p_0_in5_in),
        .I5(I22),
        .O(O9));
LUT6 #(
    .INIT(64'h8383838300008300)) 
     \rddata_out[3]_i_12 
       (.I0(O12[3]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(Q[5]),
        .I4(I2),
        .I5(Q[2]),
        .O(O2));
LUT6 #(
    .INIT(64'h8100000000008181)) 
     \rddata_out[4]_i_10 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(I3),
        .I3(O12[4]),
        .I4(Q[14]),
        .I5(Q[15]),
        .O(\n_0_rddata_out[4]_i_10 ));
LUT6 #(
    .INIT(64'h0000000008000000)) 
     \rddata_out[4]_i_4 
       (.I0(\n_0_rddata_out[4]_i_10 ),
        .I1(I14),
        .I2(p_0_in5_in),
        .I3(Q[16]),
        .I4(Q[17]),
        .I5(I1),
        .O(O1));
LUT6 #(
    .INIT(64'hFFFF7CFF7C7C7C7C)) 
     \rddata_out[5]_i_6 
       (.I0(O12[5]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(I11),
        .I4(Q[3]),
        .I5(I15),
        .O(O6));
LUT6 #(
    .INIT(64'h020002000200FFFF)) 
     \rddata_out[6]_i_1 
       (.I0(\n_0_rddata_out[6]_i_2 ),
        .I1(I4),
        .I2(I5),
        .I3(I6),
        .I4(I7),
        .I5(I8),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair45" *) 
   LUT5 #(
    .INIT(32'h00000091)) 
     \rddata_out[6]_i_2 
       (.I0(Q[15]),
        .I1(Q[14]),
        .I2(O12[6]),
        .I3(I9),
        .I4(I10),
        .O(\n_0_rddata_out[6]_i_2 ));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_g_register" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized1_45
   (O1,
    O2,
    clk156,
    I7,
    I1,
    Q,
    I2,
    I8,
    I3,
    I4);
  output O1;
  output O2;
  input clk156;
  input I7;
  input I1;
  input [5:0]Q;
  input I2;
  input I8;
  input I3;
  input I4;

  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I7;
  wire I8;
  wire O1;
  wire O2;
  wire [5:0]Q;
  wire clk156;
  wire \n_0_q[0]_i_1__16 ;
  wire n_0_re_prev_i_1__2;
  wire q0;
  wire re_prev;

LUT5 #(
    .INIT(32'h20F02020)) 
     \q[0]_i_1__16 
       (.I0(n_0_re_prev_i_1__2),
        .I1(re_prev),
        .I2(I3),
        .I3(I4),
        .I4(q0),
        .O(\n_0_q[0]_i_1__16 ));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_q[0]_i_1__16 ),
        .Q(q0),
        .R(1'b0));
LUT6 #(
    .INIT(64'h7BFB7BFBBBBABBBB)) 
     \rddata_out[2]_i_8 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(q0),
        .I5(Q[1]),
        .O(O2));
LUT6 #(
    .INIT(64'h0000000000000100)) 
     re_prev_i_1__2
       (.I0(I7),
        .I1(I1),
        .I2(O1),
        .I3(Q[5]),
        .I4(I2),
        .I5(I8),
        .O(n_0_re_prev_i_1__2));
LUT2 #(
    .INIT(4'hE)) 
     re_prev_i_3__1
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(O1));
FDRE re_prev_reg
       (.C(clk156),
        .CE(1'b1),
        .D(n_0_re_prev_i_1__2),
        .Q(re_prev),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_g_register" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized1_50
   (re_prev,
    O17,
    O1,
    O2,
    reg_3_33_re,
    clk156,
    Q,
    I1,
    I2,
    I3,
    I4,
    pcs_test_pattern_seedA_core_int,
    I5,
    I6);
  output re_prev;
  output O17;
  output O1;
  output O2;
  input reg_3_33_re;
  input clk156;
  input [15:0]Q;
  input I1;
  input I2;
  input I3;
  input [0:0]I4;
  input [0:0]pcs_test_pattern_seedA_core_int;
  input I5;
  input I6;

  wire I1;
  wire I2;
  wire I3;
  wire [0:0]I4;
  wire I5;
  wire I6;
  wire O1;
  wire O17;
  wire O2;
  wire [15:0]Q;
  wire clk156;
  wire \n_0_q[0]_i_1__9 ;
  wire \n_0_q[15]_i_5__3 ;
  wire \n_0_q[15]_i_6__0 ;
  wire \n_0_q[15]_i_7 ;
  wire \n_0_q[15]_i_8 ;
  wire [0:0]pcs_test_pattern_seedA_core_int;
  wire q0;
  wire re_prev;
  wire reg_3_33_re;

LUT5 #(
    .INIT(32'h00A088A8)) 
     \q[0]_i_1__9 
       (.I0(I5),
        .I1(q0),
        .I2(reg_3_33_re),
        .I3(re_prev),
        .I4(I6),
        .O(\n_0_q[0]_i_1__9 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \q[15]_i_3__2 
       (.I0(I1),
        .I1(\n_0_q[15]_i_7 ),
        .I2(\n_0_q[15]_i_8 ),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(Q[7]),
        .O(O1));
LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
     \q[15]_i_4 
       (.I0(\n_0_q[15]_i_5__3 ),
        .I1(\n_0_q[15]_i_6__0 ),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(Q[3]),
        .I5(O1),
        .O(O17));
LUT3 #(
    .INIT(8'h01)) 
     \q[15]_i_5__3 
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[5]),
        .O(\n_0_q[15]_i_5__3 ));
LUT2 #(
    .INIT(4'h1)) 
     \q[15]_i_6__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\n_0_q[15]_i_6__0 ));
LUT3 #(
    .INIT(8'hFE)) 
     \q[15]_i_7 
       (.I0(Q[11]),
        .I1(Q[9]),
        .I2(Q[10]),
        .O(\n_0_q[15]_i_7 ));
LUT2 #(
    .INIT(4'hE)) 
     \q[15]_i_8 
       (.I0(Q[13]),
        .I1(Q[12]),
        .O(\n_0_q[15]_i_8 ));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_q[0]_i_1__9 ),
        .Q(q0),
        .R(1'b0));
LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
     \rddata_out[15]_i_13 
       (.I0(I2),
        .I1(q0),
        .I2(I3),
        .I3(I4),
        .I4(Q[1]),
        .I5(pcs_test_pattern_seedA_core_int),
        .O(O2));
FDRE re_prev_reg
       (.C(clk156),
        .CE(1'b1),
        .D(reg_3_33_re),
        .Q(re_prev),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_g_register" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized2
   (p_1_in2_in,
    O1,
    I1,
    clk156,
    Q,
    I2,
    I3,
    I4);
  output p_1_in2_in;
  output O1;
  input I1;
  input clk156;
  input [0:0]Q;
  input I2;
  input I3;
  input I4;

  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O1;
  wire [0:0]Q;
  wire clk156;
  wire p_1_in2_in;

FDRE #(
    .INIT(1'b0)) 
     \q_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(I1),
        .Q(p_1_in2_in),
        .R(1'b0));
LUT5 #(
    .INIT(32'h808080FF)) 
     \rddata_out[10]_i_1 
       (.I0(Q),
        .I1(p_1_in2_in),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .O(O1));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_g_register" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized2_40
   (p_0_in1_in,
    O1,
    O24,
    O2,
    O3,
    O4,
    O5,
    I1,
    clk156,
    p_1_in2_in,
    I2,
    reset,
    pma_pmd_status_tx_fault_core_int,
    Q,
    I3,
    pma_pmd_type);
  output p_0_in1_in;
  output O1;
  output O24;
  output O2;
  output O3;
  output O4;
  output O5;
  input I1;
  input clk156;
  input p_1_in2_in;
  input I2;
  input reset;
  input pma_pmd_status_tx_fault_core_int;
  input [19:0]Q;
  input I3;
  input [0:0]pma_pmd_type;

  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire O2;
  wire O24;
  wire O3;
  wire O4;
  wire O5;
  wire [19:0]Q;
  wire clk156;
  wire \n_0_q[0]_i_1__18 ;
  wire n_0_re_prev_i_5;
  wire n_0_re_prev_i_6;
  wire p_0_in1_in;
  wire p_1_in2_in;
  wire pma_pmd_status_tx_fault_core_int;
  wire [0:0]pma_pmd_type;
  wire \reg_1_8_10/re_prev ;
  wire reset;

LUT5 #(
    .INIT(32'h000000D0)) 
     \q[0]_i_1__17 
       (.I0(I1),
        .I1(\reg_1_8_10/re_prev ),
        .I2(p_1_in2_in),
        .I3(I2),
        .I4(reset),
        .O(O1));
LUT6 #(
    .INIT(64'h202020FD202020F0)) 
     \q[0]_i_1__18 
       (.I0(I1),
        .I1(\reg_1_8_10/re_prev ),
        .I2(pma_pmd_status_tx_fault_core_int),
        .I3(reset),
        .I4(I2),
        .I5(p_0_in1_in),
        .O(\n_0_q[0]_i_1__18 ));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_q[0]_i_1__18 ),
        .Q(p_0_in1_in),
        .R(1'b0));
LUT3 #(
    .INIT(8'hFE)) 
     \rddata_out[14]_i_3 
       (.I0(Q[19]),
        .I1(Q[18]),
        .I2(Q[17]),
        .O(O4));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \rddata_out[15]_i_10 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(Q[8]),
        .O(O3));
LUT6 #(
    .INIT(64'hF0FF1F1FFFFF1F1F)) 
     \rddata_out[7]_i_6 
       (.I0(p_0_in1_in),
        .I1(p_1_in2_in),
        .I2(Q[0]),
        .I3(I3),
        .I4(Q[3]),
        .I5(pma_pmd_type),
        .O(O5));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     re_prev_i_2__2
       (.I0(O2),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(O3),
        .O(O24));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     re_prev_i_4__0
       (.I0(n_0_re_prev_i_5),
        .I1(Q[16]),
        .I2(Q[15]),
        .I3(n_0_re_prev_i_6),
        .I4(O4),
        .O(O2));
LUT3 #(
    .INIT(8'hFE)) 
     re_prev_i_5
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(Q[9]),
        .O(n_0_re_prev_i_5));
LUT3 #(
    .INIT(8'hFE)) 
     re_prev_i_6
       (.I0(Q[12]),
        .I1(Q[14]),
        .I2(Q[13]),
        .O(n_0_re_prev_i_6));
FDRE re_prev_reg
       (.C(clk156),
        .CE(1'b1),
        .D(I1),
        .Q(\reg_1_8_10/re_prev ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_g_register" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized2_49
   (reg_3_33,
    O1,
    I1,
    clk156,
    I2,
    I3,
    pcs_test_pattern_seedB_core_int,
    Q,
    I4,
    I5,
    I6,
    pcs_test_pattern_seedA_core_int);
  output [0:0]reg_3_33;
  output O1;
  input I1;
  input clk156;
  input I2;
  input I3;
  input [0:0]pcs_test_pattern_seedB_core_int;
  input [1:0]Q;
  input I4;
  input I5;
  input [0:0]I6;
  input [0:0]pcs_test_pattern_seedA_core_int;

  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire [0:0]I6;
  wire O1;
  wire [1:0]Q;
  wire clk156;
  wire \n_0_rddata_out[14]_i_14 ;
  wire [0:0]pcs_test_pattern_seedA_core_int;
  wire [0:0]pcs_test_pattern_seedB_core_int;
  wire [0:0]reg_3_33;

FDRE #(
    .INIT(1'b0)) 
     \q_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(I1),
        .Q(reg_3_33),
        .R(1'b0));
LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
     \rddata_out[14]_i_14 
       (.I0(I4),
        .I1(reg_3_33),
        .I2(I5),
        .I3(I6),
        .I4(Q[0]),
        .I5(pcs_test_pattern_seedA_core_int),
        .O(\n_0_rddata_out[14]_i_14 ));
LUT6 #(
    .INIT(64'h8A8A888888888A88)) 
     \rddata_out[14]_i_9 
       (.I0(I2),
        .I1(\n_0_rddata_out[14]_i_14 ),
        .I2(I3),
        .I3(pcs_test_pattern_seedB_core_int),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(O1));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_g_register" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized2_57
   (p_1_in,
    O1,
    I1,
    clk156,
    Q);
  output p_1_in;
  output O1;
  input I1;
  input clk156;
  input [3:0]Q;

  wire I1;
  wire O1;
  wire [3:0]Q;
  wire clk156;
  wire p_1_in;

FDRE #(
    .INIT(1'b0)) 
     \q_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(I1),
        .Q(p_1_in),
        .R(1'b0));
LUT5 #(
    .INIT(32'h5FFFFFF1)) 
     \rddata_out[10]_i_5 
       (.I0(Q[1]),
        .I1(p_1_in),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(O1));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_g_register" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized2_58
   (p_0_in,
    O1,
    O2,
    clk156,
    Q,
    p_1_in,
    I1,
    pcs_rx_link_up_core_sync_int,
    I17,
    I2,
    I7,
    I3);
  output p_0_in;
  output O1;
  output O2;
  input clk156;
  input [8:0]Q;
  input p_1_in;
  input I1;
  input pcs_rx_link_up_core_sync_int;
  input I17;
  input I2;
  input I7;
  input I3;

  wire I1;
  wire I17;
  wire I2;
  wire I3;
  wire I7;
  wire O1;
  wire O2;
  wire [8:0]Q;
  wire clk156;
  wire \n_0_q[0]_i_1__19 ;
  wire \n_0_rddata_out[7]_i_9 ;
  wire n_0_re_prev_i_2;
  wire n_0_re_prev_i_4;
  wire p_0_in;
  wire p_1_in;
  wire pcs_rx_link_up_core_sync_int;
  wire \reg_3_8_10/re_prev ;
  wire reg_3_8_re;

LUT4 #(
    .INIT(16'h0E00)) 
     \q[0]_i_1__19 
       (.I0(\reg_3_8_10/re_prev ),
        .I1(n_0_re_prev_i_2),
        .I2(I1),
        .I3(p_0_in),
        .O(\n_0_q[0]_i_1__19 ));
(* SOFT_HLUTNM = "soft_lutpair46" *) 
   LUT5 #(
    .INIT(32'h01EF010F)) 
     \q[0]_i_1__20 
       (.I0(\reg_3_8_10/re_prev ),
        .I1(n_0_re_prev_i_2),
        .I2(pcs_rx_link_up_core_sync_int),
        .I3(I1),
        .I4(p_1_in),
        .O(O1));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_q[0]_i_1__19 ),
        .Q(p_0_in),
        .R(1'b0));
LUT5 #(
    .INIT(32'h00001110)) 
     \rddata_out[7]_i_9 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(p_0_in),
        .I3(p_1_in),
        .I4(Q[3]),
        .O(\n_0_rddata_out[7]_i_9 ));
MUXF7 \rddata_out_reg[7]_i_3 
       (.I0(\n_0_rddata_out[7]_i_9 ),
        .I1(I3),
        .O(O2),
        .S(Q[5]));
(* SOFT_HLUTNM = "soft_lutpair46" *) 
   LUT1 #(
    .INIT(2'h1)) 
     re_prev_i_1
       (.I0(n_0_re_prev_i_2),
        .O(reg_3_8_re));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     re_prev_i_2
       (.I0(I17),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(n_0_re_prev_i_4),
        .I5(I2),
        .O(n_0_re_prev_i_2));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
     re_prev_i_4
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(I7),
        .O(n_0_re_prev_i_4));
FDRE re_prev_reg
       (.C(clk156),
        .CE(1'b1),
        .D(reg_3_8_re),
        .Q(\reg_3_8_10/re_prev ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_g_register" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized3
   (O1,
    I1,
    global_pmd_rx_signal_detect_core_i,
    clk156,
    pma_pmd_type,
    Q);
  output O1;
  input I1;
  input global_pmd_rx_signal_detect_core_i;
  input clk156;
  input [0:0]pma_pmd_type;
  input [3:0]Q;

  wire I1;
  wire O1;
  wire [3:0]Q;
  wire clk156;
  wire global_pmd_rx_signal_detect_core_i;
  wire \n_0_q_reg[0] ;
  wire [0:0]pma_pmd_type;

FDRE #(
    .INIT(1'b0)) 
     \q_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(global_pmd_rx_signal_detect_core_i),
        .Q(\n_0_q_reg[0] ),
        .R(I1));
LUT6 #(
    .INIT(64'hFFFFF0FF7F7FFFFF)) 
     \rddata_out[0]_i_3 
       (.I0(pma_pmd_type),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\n_0_q_reg[0] ),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(O1));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_g_register" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized3_46
   (O1,
    O2,
    I1,
    core_status,
    clk156,
    I2,
    pcs_test_pattern_seedB_core_int,
    Q,
    pcs_test_pattern_seedA_core_int);
  output O1;
  output O2;
  input I1;
  input [0:0]core_status;
  input clk156;
  input I2;
  input [0:0]pcs_test_pattern_seedB_core_int;
  input [1:0]Q;
  input [0:0]pcs_test_pattern_seedA_core_int;

  wire I1;
  wire I2;
  wire O1;
  wire O2;
  wire [1:0]Q;
  wire clk156;
  wire [0:0]core_status;
  wire [0:0]pcs_test_pattern_seedA_core_int;
  wire [0:0]pcs_test_pattern_seedB_core_int;

FDRE #(
    .INIT(1'b0)) 
     \q_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(core_status),
        .Q(O1),
        .R(I1));
LUT6 #(
    .INIT(64'hF3FFF333F3BBF3BB)) 
     \rddata_out[0]_i_9 
       (.I0(O1),
        .I1(I2),
        .I2(pcs_test_pattern_seedB_core_int),
        .I3(Q[1]),
        .I4(pcs_test_pattern_seedA_core_int),
        .I5(Q[0]),
        .O(O2));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_g_register" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized3_47
   (O1,
    O2,
    I1,
    pcs_hi_ber_core_i,
    clk156,
    reg_3_33_re,
    re_prev,
    reg_3_33);
  output O1;
  output O2;
  input I1;
  input pcs_hi_ber_core_i;
  input clk156;
  input reg_3_33_re;
  input re_prev;
  input [0:0]reg_3_33;

  wire I1;
  wire O1;
  wire O2;
  wire clk156;
  wire pcs_hi_ber_core_i;
  wire re_prev;
  wire [0:0]reg_3_33;
  wire reg_3_33_re;

LUT5 #(
    .INIT(32'h08FB08AA)) 
     \q[0]_i_1__8 
       (.I0(O1),
        .I1(reg_3_33_re),
        .I2(re_prev),
        .I3(I1),
        .I4(reg_3_33),
        .O(O2));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(pcs_hi_ber_core_i),
        .Q(O1),
        .R(I1));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_g_register" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized3_48
   (O1,
    O2,
    I1,
    pcs_rx_link_up_core_sync_int,
    clk156,
    Q,
    I2,
    I3);
  output O1;
  output O2;
  input I1;
  input pcs_rx_link_up_core_sync_int;
  input clk156;
  input [2:0]Q;
  input I2;
  input I3;

  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire O2;
  wire [2:0]Q;
  wire clk156;
  wire pcs_rx_link_up_core_sync_int;

FDRE #(
    .INIT(1'b0)) 
     \q_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(pcs_rx_link_up_core_sync_int),
        .Q(O1),
        .R(I1));
LUT6 #(
    .INIT(64'hFFFFFFFF55010000)) 
     \rddata_out[12]_i_4 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(O1),
        .I3(Q[1]),
        .I4(I2),
        .I5(I3),
        .O(O2));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_g_register" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized4
   (O1,
    O2,
    O3,
    O4,
    O5,
    I1,
    Q,
    O12,
    I2,
    pcs_test_pattern_seedB_core_int,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    pcs_test_pattern_seedA_core_int,
    SR,
    I23,
    clk156);
  output O1;
  output O2;
  output O3;
  output O4;
  output [1:0]O5;
  input I1;
  input [6:0]Q;
  input [0:0]O12;
  input I2;
  input [1:0]pcs_test_pattern_seedB_core_int;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input [3:0]I8;
  input [1:0]pcs_test_pattern_seedA_core_int;
  input [0:0]SR;
  input [5:0]I23;
  input clk156;

  wire I1;
  wire I2;
  wire [5:0]I23;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire [3:0]I8;
  wire O1;
  wire [0:0]O12;
  wire O2;
  wire O3;
  wire O4;
  wire [1:0]O5;
  wire [6:0]Q;
  wire [0:0]SR;
  wire clk156;
  wire \n_0_q_reg[0] ;
  wire \n_0_q_reg[1] ;
  wire \n_0_q_reg[3] ;
  wire \n_0_q_reg[5] ;
  wire \n_0_rddata_out[13]_i_10 ;
  wire \n_0_rddata_out[13]_i_7 ;
  wire \n_0_rddata_out[9]_i_9 ;
  wire [1:0]pcs_test_pattern_seedA_core_int;
  wire [1:0]pcs_test_pattern_seedB_core_int;

FDRE #(
    .INIT(1'b0)) 
     \q_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(I23[0]),
        .Q(\n_0_q_reg[0] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[1] 
       (.C(clk156),
        .CE(1'b1),
        .D(I23[1]),
        .Q(\n_0_q_reg[1] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[2] 
       (.C(clk156),
        .CE(1'b1),
        .D(I23[2]),
        .Q(O5[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[3] 
       (.C(clk156),
        .CE(1'b1),
        .D(I23[3]),
        .Q(\n_0_q_reg[3] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[4] 
       (.C(clk156),
        .CE(1'b1),
        .D(I23[4]),
        .Q(O5[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[5] 
       (.C(clk156),
        .CE(1'b1),
        .D(I23[5]),
        .Q(\n_0_q_reg[5] ),
        .R(SR));
LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
     \rddata_out[11]_i_8 
       (.I0(I6),
        .I1(\n_0_q_reg[3] ),
        .I2(I7),
        .I3(I8[2]),
        .I4(Q[2]),
        .I5(pcs_test_pattern_seedA_core_int[0]),
        .O(O3));
LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
     \rddata_out[13]_i_10 
       (.I0(I6),
        .I1(\n_0_q_reg[5] ),
        .I2(I7),
        .I3(I8[3]),
        .I4(Q[2]),
        .I5(pcs_test_pattern_seedA_core_int[1]),
        .O(\n_0_rddata_out[13]_i_10 ));
LUT6 #(
    .INIT(64'hBEABAEABAAAAAAAA)) 
     \rddata_out[13]_i_3 
       (.I0(\n_0_rddata_out[13]_i_7 ),
        .I1(I2),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(pcs_test_pattern_seedB_core_int[1]),
        .I5(I3),
        .O(O2));
LUT6 #(
    .INIT(64'h8A8A888888888A88)) 
     \rddata_out[13]_i_7 
       (.I0(I4),
        .I1(\n_0_rddata_out[13]_i_10 ),
        .I2(I5),
        .I3(pcs_test_pattern_seedB_core_int[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\n_0_rddata_out[13]_i_7 ));
LUT5 #(
    .INIT(32'h50015A01)) 
     \rddata_out[8]_i_5 
       (.I0(Q[0]),
        .I1(\n_0_q_reg[0] ),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(I8[0]),
        .O(O4));
LUT5 #(
    .INIT(32'h10010001)) 
     \rddata_out[9]_i_4 
       (.I0(I1),
        .I1(\n_0_rddata_out[9]_i_9 ),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(O12),
        .O(O1));
LUT5 #(
    .INIT(32'h50015A01)) 
     \rddata_out[9]_i_9 
       (.I0(Q[0]),
        .I1(\n_0_q_reg[1] ),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(I8[1]),
        .O(\n_0_rddata_out[9]_i_9 ));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_g_register" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized5
   (O1,
    O2,
    O3,
    O4,
    O5,
    I1,
    I2,
    I3,
    I4,
    I5,
    Q,
    I6,
    I7,
    I8,
    I9,
    SR,
    I22,
    clk156);
  output O1;
  output O2;
  output O3;
  output O4;
  output [3:0]O5;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input [3:0]Q;
  input I6;
  input I7;
  input I8;
  input [0:0]I9;
  input [0:0]SR;
  input [7:0]I22;
  input clk156;

  wire I1;
  wire I2;
  wire [7:0]I22;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire [0:0]I9;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire [3:0]O5;
  wire [3:0]Q;
  wire [0:0]SR;
  wire clk156;
  wire \n_0_q_reg[2] ;
  wire \n_0_q_reg[3] ;
  wire \n_0_q_reg[4] ;
  wire \n_0_q_reg[6] ;
  wire \n_0_rddata_out[3]_i_11 ;

FDRE #(
    .INIT(1'b0)) 
     \q_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(I22[0]),
        .Q(O5[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[1] 
       (.C(clk156),
        .CE(1'b1),
        .D(I22[1]),
        .Q(O5[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[2] 
       (.C(clk156),
        .CE(1'b1),
        .D(I22[2]),
        .Q(\n_0_q_reg[2] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[3] 
       (.C(clk156),
        .CE(1'b1),
        .D(I22[3]),
        .Q(\n_0_q_reg[3] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[4] 
       (.C(clk156),
        .CE(1'b1),
        .D(I22[4]),
        .Q(\n_0_q_reg[4] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[5] 
       (.C(clk156),
        .CE(1'b1),
        .D(I22[5]),
        .Q(O5[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[6] 
       (.C(clk156),
        .CE(1'b1),
        .D(I22[6]),
        .Q(\n_0_q_reg[6] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[7] 
       (.C(clk156),
        .CE(1'b1),
        .D(I22[7]),
        .Q(O5[3]),
        .R(SR));
LUT6 #(
    .INIT(64'h0100000055555555)) 
     \rddata_out[2]_i_3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\n_0_q_reg[2] ),
        .I4(Q[3]),
        .I5(I7),
        .O(O3));
LUT6 #(
    .INIT(64'hDF1F0F1FDF1C0C1C)) 
     \rddata_out[3]_i_11 
       (.I0(I8),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(\n_0_q_reg[3] ),
        .O(\n_0_rddata_out[3]_i_11 ));
LUT6 #(
    .INIT(64'h0000000000000888)) 
     \rddata_out[3]_i_5 
       (.I0(\n_0_rddata_out[3]_i_11 ),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O(O1));
LUT5 #(
    .INIT(32'h0000F3FE)) 
     \rddata_out[4]_i_3 
       (.I0(\n_0_q_reg[4] ),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(I6),
        .O(O2));
LUT6 #(
    .INIT(64'h000CC1C1030FC0C0)) 
     \rddata_out[6]_i_9 
       (.I0(\n_0_q_reg[6] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(I9),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(O4));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_g_register" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized6
   (O1,
    O2,
    O3,
    pcs_test_pattern_seedA_core_int,
    O4,
    O5,
    O23,
    O6,
    O7,
    O8,
    O9,
    O10,
    I1,
    I2,
    I3,
    I4,
    Q,
    I5,
    I6,
    I7,
    pcs_test_pattern_seedB_core_int,
    I13,
    I8,
    I11,
    I9,
    I10,
    I12,
    I14,
    I15,
    I16,
    I17,
    I18,
    I24,
    clk156);
  output O1;
  output O2;
  output O3;
  output [15:0]pcs_test_pattern_seedA_core_int;
  output O4;
  output O5;
  output O23;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  input I1;
  input I2;
  input I3;
  input I4;
  input [7:0]Q;
  input I5;
  input I6;
  input [2:0]I7;
  input [8:0]pcs_test_pattern_seedB_core_int;
  input I13;
  input I8;
  input I11;
  input I9;
  input I10;
  input I12;
  input I14;
  input I15;
  input [0:0]I16;
  input I17;
  input I18;
  input [15:0]I24;
  input clk156;

  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire [0:0]I16;
  wire I17;
  wire I18;
  wire I2;
  wire [15:0]I24;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire [2:0]I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O2;
  wire O23;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [7:0]Q;
  wire clk156;
  wire \n_0_q[15]_i_4__1 ;
  wire \n_0_rddata_out[11]_i_4 ;
  wire \n_0_rddata_out[6]_i_10 ;
  wire \n_0_rddata_out[9]_i_2 ;
  wire [15:0]pcs_test_pattern_seedA_core_int;
  wire [8:0]pcs_test_pattern_seedB_core_int;
  wire reg_3_34_we;

LUT1 #(
    .INIT(2'h1)) 
     \q[15]_i_1__3 
       (.I0(O23),
        .O(reg_3_34_we));
LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
     \q[15]_i_3__0 
       (.I0(I13),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(I8),
        .I4(\n_0_q[15]_i_4__1 ),
        .I5(I11),
        .O(O23));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \q[15]_i_4__1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(Q[4]),
        .O(\n_0_q[15]_i_4__1 ));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[0] 
       (.C(clk156),
        .CE(reg_3_34_we),
        .D(I24[0]),
        .Q(pcs_test_pattern_seedA_core_int[0]),
        .R(I18));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[10] 
       (.C(clk156),
        .CE(reg_3_34_we),
        .D(I24[10]),
        .Q(pcs_test_pattern_seedA_core_int[10]),
        .R(I18));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[11] 
       (.C(clk156),
        .CE(reg_3_34_we),
        .D(I24[11]),
        .Q(pcs_test_pattern_seedA_core_int[11]),
        .R(I18));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[12] 
       (.C(clk156),
        .CE(reg_3_34_we),
        .D(I24[12]),
        .Q(pcs_test_pattern_seedA_core_int[12]),
        .R(I18));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[13] 
       (.C(clk156),
        .CE(reg_3_34_we),
        .D(I24[13]),
        .Q(pcs_test_pattern_seedA_core_int[13]),
        .R(I18));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[14] 
       (.C(clk156),
        .CE(reg_3_34_we),
        .D(I24[14]),
        .Q(pcs_test_pattern_seedA_core_int[14]),
        .R(I18));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[15] 
       (.C(clk156),
        .CE(reg_3_34_we),
        .D(I24[15]),
        .Q(pcs_test_pattern_seedA_core_int[15]),
        .R(I18));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[1] 
       (.C(clk156),
        .CE(reg_3_34_we),
        .D(I24[1]),
        .Q(pcs_test_pattern_seedA_core_int[1]),
        .R(I18));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[2] 
       (.C(clk156),
        .CE(reg_3_34_we),
        .D(I24[2]),
        .Q(pcs_test_pattern_seedA_core_int[2]),
        .R(I18));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[3] 
       (.C(clk156),
        .CE(reg_3_34_we),
        .D(I24[3]),
        .Q(pcs_test_pattern_seedA_core_int[3]),
        .R(I18));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[4] 
       (.C(clk156),
        .CE(reg_3_34_we),
        .D(I24[4]),
        .Q(pcs_test_pattern_seedA_core_int[4]),
        .R(I18));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[5] 
       (.C(clk156),
        .CE(reg_3_34_we),
        .D(I24[5]),
        .Q(pcs_test_pattern_seedA_core_int[5]),
        .R(I18));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[6] 
       (.C(clk156),
        .CE(reg_3_34_we),
        .D(I24[6]),
        .Q(pcs_test_pattern_seedA_core_int[6]),
        .R(I18));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[7] 
       (.C(clk156),
        .CE(reg_3_34_we),
        .D(I24[7]),
        .Q(pcs_test_pattern_seedA_core_int[7]),
        .R(I18));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[8] 
       (.C(clk156),
        .CE(reg_3_34_we),
        .D(I24[8]),
        .Q(pcs_test_pattern_seedA_core_int[8]),
        .R(I18));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[9] 
       (.C(clk156),
        .CE(reg_3_34_we),
        .D(I24[9]),
        .Q(pcs_test_pattern_seedA_core_int[9]),
        .R(I18));
LUT6 #(
    .INIT(64'h00FF454500004545)) 
     \rddata_out[11]_i_3 
       (.I0(Q[4]),
        .I1(\n_0_rddata_out[11]_i_4 ),
        .I2(I9),
        .I3(I10),
        .I4(Q[0]),
        .I5(Q[5]),
        .O(O6));
LUT6 #(
    .INIT(64'hA808A0A0A8080000)) 
     \rddata_out[11]_i_4 
       (.I0(I15),
        .I1(pcs_test_pattern_seedA_core_int[11]),
        .I2(Q[2]),
        .I3(pcs_test_pattern_seedB_core_int[7]),
        .I4(Q[1]),
        .I5(I16),
        .O(\n_0_rddata_out[11]_i_4 ));
LUT5 #(
    .INIT(32'h999DDD9D)) 
     \rddata_out[12]_i_7 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(pcs_test_pattern_seedA_core_int[12]),
        .I3(Q[2]),
        .I4(pcs_test_pattern_seedB_core_int[8]),
        .O(O9));
LUT5 #(
    .INIT(32'h7E7F5555)) 
     \rddata_out[2]_i_4 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(pcs_test_pattern_seedA_core_int[2]),
        .I4(Q[5]),
        .O(O7));
LUT6 #(
    .INIT(64'h33E200E200000000)) 
     \rddata_out[3]_i_3 
       (.I0(pcs_test_pattern_seedA_core_int[3]),
        .I1(Q[3]),
        .I2(I7[0]),
        .I3(Q[2]),
        .I4(pcs_test_pattern_seedB_core_int[0]),
        .I5(Q[1]),
        .O(O5));
LUT6 #(
    .INIT(64'h33E200E200000000)) 
     \rddata_out[4]_i_6 
       (.I0(pcs_test_pattern_seedA_core_int[4]),
        .I1(Q[3]),
        .I2(I7[1]),
        .I3(Q[2]),
        .I4(pcs_test_pattern_seedB_core_int[1]),
        .I5(Q[1]),
        .O(O4));
LUT6 #(
    .INIT(64'h33E200E200000000)) 
     \rddata_out[5]_i_4 
       (.I0(pcs_test_pattern_seedA_core_int[5]),
        .I1(Q[3]),
        .I2(I7[2]),
        .I3(Q[2]),
        .I4(pcs_test_pattern_seedB_core_int[2]),
        .I5(Q[1]),
        .O(O3));
LUT6 #(
    .INIT(64'h00CAFFFFFFFFFFFF)) 
     \rddata_out[6]_i_10 
       (.I0(pcs_test_pattern_seedA_core_int[6]),
        .I1(pcs_test_pattern_seedB_core_int[3]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[1]),
        .O(\n_0_rddata_out[6]_i_10 ));
LUT6 #(
    .INIT(64'h000000000202F202)) 
     \rddata_out[6]_i_5 
       (.I0(\n_0_rddata_out[6]_i_10 ),
        .I1(I4),
        .I2(Q[0]),
        .I3(Q[5]),
        .I4(I5),
        .I5(I6),
        .O(O2));
LUT6 #(
    .INIT(64'h00000000DDDFFFDF)) 
     \rddata_out[7]_i_7 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(pcs_test_pattern_seedA_core_int[7]),
        .I3(Q[2]),
        .I4(pcs_test_pattern_seedB_core_int[4]),
        .I5(I12),
        .O(O8));
LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
     \rddata_out[8]_i_4 
       (.I0(pcs_test_pattern_seedA_core_int[8]),
        .I1(Q[2]),
        .I2(pcs_test_pattern_seedB_core_int[5]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(I17),
        .O(O10));
LUT4 #(
    .INIT(16'h10FF)) 
     \rddata_out[9]_i_1 
       (.I0(\n_0_rddata_out[9]_i_2 ),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .O(O1));
LUT6 #(
    .INIT(64'h00000000DDDFFFDF)) 
     \rddata_out[9]_i_2 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(pcs_test_pattern_seedA_core_int[9]),
        .I3(Q[2]),
        .I4(pcs_test_pattern_seedB_core_int[6]),
        .I5(I14),
        .O(\n_0_rddata_out[9]_i_2 ));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_g_register" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized6_51
   (O1,
    pcs_test_pattern_seedA_core_int,
    O2,
    O3,
    O4,
    I1,
    Q,
    pcs_test_pattern_seedB_core_int,
    I2,
    I3,
    E,
    D,
    clk156);
  output O1;
  output [15:0]pcs_test_pattern_seedA_core_int;
  output O2;
  output O3;
  output O4;
  input [1:0]I1;
  input [3:0]Q;
  input [2:0]pcs_test_pattern_seedB_core_int;
  input [0:0]I2;
  input I3;
  input [0:0]E;
  input [15:0]D;
  input clk156;

  wire [15:0]D;
  wire [0:0]E;
  wire [1:0]I1;
  wire [0:0]I2;
  wire I3;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire [3:0]Q;
  wire clk156;
  wire [15:0]pcs_test_pattern_seedA_core_int;
  wire [2:0]pcs_test_pattern_seedB_core_int;

FDRE #(
    .INIT(1'b0)) 
     \q_reg[0] 
       (.C(clk156),
        .CE(E),
        .D(D[0]),
        .Q(pcs_test_pattern_seedA_core_int[0]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[10] 
       (.C(clk156),
        .CE(E),
        .D(D[10]),
        .Q(pcs_test_pattern_seedA_core_int[10]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[11] 
       (.C(clk156),
        .CE(E),
        .D(D[11]),
        .Q(pcs_test_pattern_seedA_core_int[11]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[12] 
       (.C(clk156),
        .CE(E),
        .D(D[12]),
        .Q(pcs_test_pattern_seedA_core_int[12]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[13] 
       (.C(clk156),
        .CE(E),
        .D(D[13]),
        .Q(pcs_test_pattern_seedA_core_int[13]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[14] 
       (.C(clk156),
        .CE(E),
        .D(D[14]),
        .Q(pcs_test_pattern_seedA_core_int[14]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[15] 
       (.C(clk156),
        .CE(E),
        .D(D[15]),
        .Q(pcs_test_pattern_seedA_core_int[15]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[1] 
       (.C(clk156),
        .CE(E),
        .D(D[1]),
        .Q(pcs_test_pattern_seedA_core_int[1]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[2] 
       (.C(clk156),
        .CE(E),
        .D(D[2]),
        .Q(pcs_test_pattern_seedA_core_int[2]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[3] 
       (.C(clk156),
        .CE(E),
        .D(D[3]),
        .Q(pcs_test_pattern_seedA_core_int[3]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[4] 
       (.C(clk156),
        .CE(E),
        .D(D[4]),
        .Q(pcs_test_pattern_seedA_core_int[4]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[5] 
       (.C(clk156),
        .CE(E),
        .D(D[5]),
        .Q(pcs_test_pattern_seedA_core_int[5]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[6] 
       (.C(clk156),
        .CE(E),
        .D(D[6]),
        .Q(pcs_test_pattern_seedA_core_int[6]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[7] 
       (.C(clk156),
        .CE(E),
        .D(D[7]),
        .Q(pcs_test_pattern_seedA_core_int[7]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[8] 
       (.C(clk156),
        .CE(E),
        .D(D[8]),
        .Q(pcs_test_pattern_seedA_core_int[8]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[9] 
       (.C(clk156),
        .CE(E),
        .D(D[9]),
        .Q(pcs_test_pattern_seedA_core_int[9]),
        .R(I3));
LUT6 #(
    .INIT(64'hCCFFC8FFC0FFC8FF)) 
     \rddata_out[12]_i_11 
       (.I0(pcs_test_pattern_seedA_core_int[12]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(pcs_test_pattern_seedB_core_int[2]),
        .O(O4));
LUT5 #(
    .INIT(32'hF4040404)) 
     \rddata_out[5]_i_9 
       (.I0(Q[2]),
        .I1(pcs_test_pattern_seedA_core_int[5]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(I2),
        .O(O3));
LUT6 #(
    .INIT(64'hF0FC000C00AF00AF)) 
     \rddata_out[7]_i_14 
       (.I0(pcs_test_pattern_seedA_core_int[7]),
        .I1(I1[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(pcs_test_pattern_seedB_core_int[0]),
        .I5(Q[2]),
        .O(O1));
LUT6 #(
    .INIT(64'hC000C000CFAFC0AF)) 
     \rddata_out[9]_i_8 
       (.I0(pcs_test_pattern_seedA_core_int[9]),
        .I1(pcs_test_pattern_seedB_core_int[1]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(I1[1]),
        .I5(Q[3]),
        .O(O2));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_g_register" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized6_52
   (O22,
    O1,
    O2,
    O3,
    pcs_test_pattern_seedA_core_int,
    O4,
    I13,
    Q,
    I11,
    I1,
    I2,
    pcs_test_pattern_seedB_core_int,
    I3,
    I4,
    I26,
    clk156);
  output O22;
  output O1;
  output O2;
  output O3;
  output [15:0]pcs_test_pattern_seedA_core_int;
  output O4;
  input I13;
  input [9:0]Q;
  input I11;
  input I1;
  input [0:0]I2;
  input [1:0]pcs_test_pattern_seedB_core_int;
  input [0:0]I3;
  input I4;
  input [15:0]I26;
  input clk156;

  wire I1;
  wire I11;
  wire I13;
  wire [0:0]I2;
  wire [15:0]I26;
  wire [0:0]I3;
  wire I4;
  wire O1;
  wire O2;
  wire O22;
  wire O3;
  wire O4;
  wire [9:0]Q;
  wire clk156;
  wire [15:0]pcs_test_pattern_seedA_core_int;
  wire [1:0]pcs_test_pattern_seedB_core_int;
  wire reg_3_36_we;

LUT1 #(
    .INIT(2'h1)) 
     \q[15]_i_1__2 
       (.I0(O22),
        .O(reg_3_36_we));
LUT6 #(
    .INIT(64'hFFFFFFBFFFFFFFFF)) 
     \q[15]_i_3 
       (.I0(I13),
        .I1(Q[2]),
        .I2(Q[5]),
        .I3(Q[0]),
        .I4(O1),
        .I5(I11),
        .O(O22));
LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
     \q[15]_i_4__0 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(O2),
        .I4(Q[9]),
        .I5(Q[8]),
        .O(O1));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[0] 
       (.C(clk156),
        .CE(reg_3_36_we),
        .D(I26[0]),
        .Q(pcs_test_pattern_seedA_core_int[0]),
        .R(I4));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[10] 
       (.C(clk156),
        .CE(reg_3_36_we),
        .D(I26[10]),
        .Q(pcs_test_pattern_seedA_core_int[10]),
        .R(I4));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[11] 
       (.C(clk156),
        .CE(reg_3_36_we),
        .D(I26[11]),
        .Q(pcs_test_pattern_seedA_core_int[11]),
        .R(I4));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[12] 
       (.C(clk156),
        .CE(reg_3_36_we),
        .D(I26[12]),
        .Q(pcs_test_pattern_seedA_core_int[12]),
        .R(I4));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[13] 
       (.C(clk156),
        .CE(reg_3_36_we),
        .D(I26[13]),
        .Q(pcs_test_pattern_seedA_core_int[13]),
        .R(I4));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[14] 
       (.C(clk156),
        .CE(reg_3_36_we),
        .D(I26[14]),
        .Q(pcs_test_pattern_seedA_core_int[14]),
        .R(I4));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[15] 
       (.C(clk156),
        .CE(reg_3_36_we),
        .D(I26[15]),
        .Q(pcs_test_pattern_seedA_core_int[15]),
        .R(I4));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[1] 
       (.C(clk156),
        .CE(reg_3_36_we),
        .D(I26[1]),
        .Q(pcs_test_pattern_seedA_core_int[1]),
        .R(I4));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[2] 
       (.C(clk156),
        .CE(reg_3_36_we),
        .D(I26[2]),
        .Q(pcs_test_pattern_seedA_core_int[2]),
        .R(I4));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[3] 
       (.C(clk156),
        .CE(reg_3_36_we),
        .D(I26[3]),
        .Q(pcs_test_pattern_seedA_core_int[3]),
        .R(I4));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[4] 
       (.C(clk156),
        .CE(reg_3_36_we),
        .D(I26[4]),
        .Q(pcs_test_pattern_seedA_core_int[4]),
        .R(I4));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[5] 
       (.C(clk156),
        .CE(reg_3_36_we),
        .D(I26[5]),
        .Q(pcs_test_pattern_seedA_core_int[5]),
        .R(I4));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[6] 
       (.C(clk156),
        .CE(reg_3_36_we),
        .D(I26[6]),
        .Q(pcs_test_pattern_seedA_core_int[6]),
        .R(I4));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[7] 
       (.C(clk156),
        .CE(reg_3_36_we),
        .D(I26[7]),
        .Q(pcs_test_pattern_seedA_core_int[7]),
        .R(I4));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[8] 
       (.C(clk156),
        .CE(reg_3_36_we),
        .D(I26[8]),
        .Q(pcs_test_pattern_seedA_core_int[8]),
        .R(I4));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[9] 
       (.C(clk156),
        .CE(reg_3_36_we),
        .D(I26[9]),
        .Q(pcs_test_pattern_seedA_core_int[9]),
        .R(I4));
LUT6 #(
    .INIT(64'h0000D0DC0C0CD0DC)) 
     \rddata_out[12]_i_12 
       (.I0(pcs_test_pattern_seedA_core_int[12]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(pcs_test_pattern_seedB_core_int[1]),
        .I4(Q[1]),
        .I5(I3),
        .O(O4));
LUT6 #(
    .INIT(64'hCCDDCFCCFFDDCFCC)) 
     \rddata_out[15]_i_12 
       (.I0(pcs_test_pattern_seedA_core_int[15]),
        .I1(I1),
        .I2(I2),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(pcs_test_pattern_seedB_core_int[0]),
        .O(O3));
LUT2 #(
    .INIT(4'hE)) 
     \rddata_out[1]_i_14 
       (.I0(Q[3]),
        .I1(Q[1]),
        .O(O2));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_g_register" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized6_53
   (O1,
    pcs_test_pattern_seedB_core_int,
    O2,
    O3,
    O4,
    O5,
    Q,
    pcs_test_pattern_seedA_core_int,
    I1,
    I2,
    I3,
    E,
    I28,
    clk156);
  output O1;
  output [15:0]pcs_test_pattern_seedB_core_int;
  output O2;
  output O3;
  output O4;
  output O5;
  input [4:0]Q;
  input [5:0]pcs_test_pattern_seedA_core_int;
  input I1;
  input [0:0]I2;
  input I3;
  input [0:0]E;
  input [15:0]I28;
  input clk156;

  wire [0:0]E;
  wire I1;
  wire [0:0]I2;
  wire [15:0]I28;
  wire I3;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire [4:0]Q;
  wire clk156;
  wire [5:0]pcs_test_pattern_seedA_core_int;
  wire [15:0]pcs_test_pattern_seedB_core_int;

LUT2 #(
    .INIT(4'hE)) 
     \q[15]_i_4__3 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(O2));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[0] 
       (.C(clk156),
        .CE(E),
        .D(I28[0]),
        .Q(pcs_test_pattern_seedB_core_int[0]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[10] 
       (.C(clk156),
        .CE(E),
        .D(I28[10]),
        .Q(pcs_test_pattern_seedB_core_int[10]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[11] 
       (.C(clk156),
        .CE(E),
        .D(I28[11]),
        .Q(pcs_test_pattern_seedB_core_int[11]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[12] 
       (.C(clk156),
        .CE(E),
        .D(I28[12]),
        .Q(pcs_test_pattern_seedB_core_int[12]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[13] 
       (.C(clk156),
        .CE(E),
        .D(I28[13]),
        .Q(pcs_test_pattern_seedB_core_int[13]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[14] 
       (.C(clk156),
        .CE(E),
        .D(I28[14]),
        .Q(pcs_test_pattern_seedB_core_int[14]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[15] 
       (.C(clk156),
        .CE(E),
        .D(I28[15]),
        .Q(pcs_test_pattern_seedB_core_int[15]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[1] 
       (.C(clk156),
        .CE(E),
        .D(I28[1]),
        .Q(pcs_test_pattern_seedB_core_int[1]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[2] 
       (.C(clk156),
        .CE(E),
        .D(I28[2]),
        .Q(pcs_test_pattern_seedB_core_int[2]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[3] 
       (.C(clk156),
        .CE(E),
        .D(I28[3]),
        .Q(pcs_test_pattern_seedB_core_int[3]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[4] 
       (.C(clk156),
        .CE(E),
        .D(I28[4]),
        .Q(pcs_test_pattern_seedB_core_int[4]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[5] 
       (.C(clk156),
        .CE(E),
        .D(I28[5]),
        .Q(pcs_test_pattern_seedB_core_int[5]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[6] 
       (.C(clk156),
        .CE(E),
        .D(I28[6]),
        .Q(pcs_test_pattern_seedB_core_int[6]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[7] 
       (.C(clk156),
        .CE(E),
        .D(I28[7]),
        .Q(pcs_test_pattern_seedB_core_int[7]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[8] 
       (.C(clk156),
        .CE(E),
        .D(I28[8]),
        .Q(pcs_test_pattern_seedB_core_int[8]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[9] 
       (.C(clk156),
        .CE(E),
        .D(I28[9]),
        .Q(pcs_test_pattern_seedB_core_int[9]),
        .R(I3));
LUT6 #(
    .INIT(64'h0000B800FFFFFFFF)) 
     \rddata_out[10]_i_8 
       (.I0(pcs_test_pattern_seedB_core_int[10]),
        .I1(Q[1]),
        .I2(pcs_test_pattern_seedA_core_int[1]),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(O1));
LUT6 #(
    .INIT(64'h00000000AACCF0FF)) 
     \rddata_out[13]_i_8 
       (.I0(pcs_test_pattern_seedB_core_int[13]),
        .I1(pcs_test_pattern_seedA_core_int[2]),
        .I2(pcs_test_pattern_seedA_core_int[4]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(I1),
        .O(O3));
LUT6 #(
    .INIT(64'hFFFFFFFF55330F00)) 
     \rddata_out[14]_i_12 
       (.I0(pcs_test_pattern_seedB_core_int[14]),
        .I1(pcs_test_pattern_seedA_core_int[3]),
        .I2(pcs_test_pattern_seedA_core_int[5]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(I1),
        .O(O4));
LUT5 #(
    .INIT(32'hCF44CF77)) 
     \rddata_out[1]_i_10 
       (.I0(pcs_test_pattern_seedB_core_int[1]),
        .I1(Q[1]),
        .I2(I2),
        .I3(Q[2]),
        .I4(pcs_test_pattern_seedA_core_int[0]),
        .O(O5));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_g_register" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized6_54
   (O1,
    O2,
    pcs_test_pattern_seedB_core_int,
    O3,
    O4,
    O5,
    O6,
    O7,
    Q,
    I1,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    pcs_test_pattern_seedA_core_int,
    I8,
    I9,
    E,
    D,
    clk156);
  output O1;
  output O2;
  output [15:0]pcs_test_pattern_seedB_core_int;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  input [7:0]Q;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input [0:0]I6;
  input I7;
  input [1:0]pcs_test_pattern_seedA_core_int;
  input I8;
  input I9;
  input [0:0]E;
  input [15:0]D;
  input clk156;

  wire [15:0]D;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire [0:0]I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire [7:0]Q;
  wire clk156;
  wire \n_0_rddata_out[10]_i_6 ;
  wire \n_0_rddata_out[3]_i_9 ;
  wire [1:0]pcs_test_pattern_seedA_core_int;
  wire [15:0]pcs_test_pattern_seedB_core_int;

LUT3 #(
    .INIT(8'h7F)) 
     \q[15]_i_4__5 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[5]),
        .O(O1));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[0] 
       (.C(clk156),
        .CE(E),
        .D(D[0]),
        .Q(pcs_test_pattern_seedB_core_int[0]),
        .R(I9));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[10] 
       (.C(clk156),
        .CE(E),
        .D(D[10]),
        .Q(pcs_test_pattern_seedB_core_int[10]),
        .R(I9));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[11] 
       (.C(clk156),
        .CE(E),
        .D(D[11]),
        .Q(pcs_test_pattern_seedB_core_int[11]),
        .R(I9));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[12] 
       (.C(clk156),
        .CE(E),
        .D(D[12]),
        .Q(pcs_test_pattern_seedB_core_int[12]),
        .R(I9));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[13] 
       (.C(clk156),
        .CE(E),
        .D(D[13]),
        .Q(pcs_test_pattern_seedB_core_int[13]),
        .R(I9));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[14] 
       (.C(clk156),
        .CE(E),
        .D(D[14]),
        .Q(pcs_test_pattern_seedB_core_int[14]),
        .R(I9));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[15] 
       (.C(clk156),
        .CE(E),
        .D(D[15]),
        .Q(pcs_test_pattern_seedB_core_int[15]),
        .R(I9));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[1] 
       (.C(clk156),
        .CE(E),
        .D(D[1]),
        .Q(pcs_test_pattern_seedB_core_int[1]),
        .R(I9));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[2] 
       (.C(clk156),
        .CE(E),
        .D(D[2]),
        .Q(pcs_test_pattern_seedB_core_int[2]),
        .R(I9));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[3] 
       (.C(clk156),
        .CE(E),
        .D(D[3]),
        .Q(pcs_test_pattern_seedB_core_int[3]),
        .R(I9));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[4] 
       (.C(clk156),
        .CE(E),
        .D(D[4]),
        .Q(pcs_test_pattern_seedB_core_int[4]),
        .R(I9));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[5] 
       (.C(clk156),
        .CE(E),
        .D(D[5]),
        .Q(pcs_test_pattern_seedB_core_int[5]),
        .R(I9));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[6] 
       (.C(clk156),
        .CE(E),
        .D(D[6]),
        .Q(pcs_test_pattern_seedB_core_int[6]),
        .R(I9));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[7] 
       (.C(clk156),
        .CE(E),
        .D(D[7]),
        .Q(pcs_test_pattern_seedB_core_int[7]),
        .R(I9));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[8] 
       (.C(clk156),
        .CE(E),
        .D(D[8]),
        .Q(pcs_test_pattern_seedB_core_int[8]),
        .R(I9));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[9] 
       (.C(clk156),
        .CE(E),
        .D(D[9]),
        .Q(pcs_test_pattern_seedB_core_int[9]),
        .R(I9));
LUT6 #(
    .INIT(64'hCFDFCFD0CFDFCFDF)) 
     \rddata_out[10]_i_3 
       (.I0(Q[5]),
        .I1(\n_0_rddata_out[10]_i_6 ),
        .I2(Q[0]),
        .I3(Q[4]),
        .I4(I3),
        .I5(I4),
        .O(O4));
LUT6 #(
    .INIT(64'h0000000067FFFFFF)) 
     \rddata_out[10]_i_6 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(pcs_test_pattern_seedB_core_int[10]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(I5),
        .O(\n_0_rddata_out[10]_i_6 ));
LUT6 #(
    .INIT(64'h0000000067FFFFFF)) 
     \rddata_out[11]_i_6 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(pcs_test_pattern_seedB_core_int[11]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(I2),
        .O(O3));
LUT6 #(
    .INIT(64'h0000000077FFFF7F)) 
     \rddata_out[15]_i_7 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(pcs_test_pattern_seedB_core_int[15]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(I1),
        .O(O2));
LUT6 #(
    .INIT(64'h000000002AAA0000)) 
     \rddata_out[3]_i_4 
       (.I0(\n_0_rddata_out[3]_i_9 ),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(I6),
        .I4(Q[0]),
        .I5(I7),
        .O(O5));
LUT6 #(
    .INIT(64'h00AA00AA2A002AAA)) 
     \rddata_out[3]_i_9 
       (.I0(Q[5]),
        .I1(pcs_test_pattern_seedB_core_int[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(pcs_test_pattern_seedA_core_int[0]),
        .I5(Q[3]),
        .O(\n_0_rddata_out[3]_i_9 ));
LUT5 #(
    .INIT(32'h880F8800)) 
     \rddata_out[4]_i_13 
       (.I0(Q[1]),
        .I1(pcs_test_pattern_seedB_core_int[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(pcs_test_pattern_seedA_core_int[1]),
        .O(O6));
LUT6 #(
    .INIT(64'hFFFFFFFFAF8F8F8F)) 
     \rddata_out[5]_i_7 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(pcs_test_pattern_seedB_core_int[5]),
        .I4(Q[1]),
        .I5(I8),
        .O(O7));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_g_register" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized6_55
   (E,
    O1,
    O2,
    O3,
    O4,
    pcs_test_pattern_seedB_core_int,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O13,
    I9,
    I1,
    I2,
    I3,
    I4,
    I5,
    Q,
    pma_pmd_type,
    I6,
    I7,
    I8,
    I10,
    pcs_test_pattern_seedA_core_int,
    I18,
    I13,
    I11,
    I12,
    I14,
    I15,
    I16,
    I17,
    I19,
    I20,
    I21,
    O12,
    I22,
    I23,
    I24,
    I25,
    I26,
    I27,
    I28,
    I29,
    I30,
    clk156);
  output [0:0]E;
  output O1;
  output O2;
  output O3;
  output O4;
  output [15:0]pcs_test_pattern_seedB_core_int;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output O13;
  input [0:0]I9;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input [10:0]Q;
  input [1:0]pma_pmd_type;
  input I6;
  input I7;
  input I8;
  input I10;
  input [9:0]pcs_test_pattern_seedA_core_int;
  input I18;
  input I13;
  input I11;
  input I12;
  input I14;
  input I15;
  input I16;
  input I17;
  input I19;
  input I20;
  input I21;
  input [0:0]O12;
  input I22;
  input I23;
  input I24;
  input I25;
  input I26;
  input I27;
  input I28;
  input I29;
  input [14:0]I30;
  input clk156;

  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire I26;
  wire I27;
  wire I28;
  wire I29;
  wire I3;
  wire [14:0]I30;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire [0:0]I9;
  wire O1;
  wire O10;
  wire O11;
  wire [0:0]O12;
  wire O13;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [10:0]Q;
  wire clk156;
  wire \n_0_q[0]_i_1__14 ;
  wire \n_0_q[15]_i_6__2 ;
  wire \n_0_rddata_out[14]_i_4 ;
  wire \n_0_rddata_out[14]_i_8 ;
  wire \n_0_rddata_out[1]_i_9 ;
  wire \n_0_rddata_out[3]_i_2 ;
  wire \n_0_rddata_out[5]_i_2 ;
  wire \n_0_rddata_out[5]_i_3 ;
  wire [9:0]pcs_test_pattern_seedA_core_int;
  wire [15:0]pcs_test_pattern_seedB_core_int;
  wire [1:0]pma_pmd_type;

LUT2 #(
    .INIT(4'h8)) 
     \q[0]_i_1__14 
       (.I0(E),
        .I1(I9),
        .O(\n_0_q[0]_i_1__14 ));
LUT6 #(
    .INIT(64'h0000000000000002)) 
     \q[15]_i_1__5 
       (.I0(I18),
        .I1(O5),
        .I2(Q[0]),
        .I3(I13),
        .I4(\n_0_q[15]_i_6__2 ),
        .I5(I11),
        .O(E));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \q[15]_i_4__2 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[4]),
        .O(O5));
LUT3 #(
    .INIT(8'h7F)) 
     \q[15]_i_6__2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[10]),
        .O(\n_0_q[15]_i_6__2 ));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[0] 
       (.C(clk156),
        .CE(E),
        .D(\n_0_q[0]_i_1__14 ),
        .Q(pcs_test_pattern_seedB_core_int[0]),
        .R(I29));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[10] 
       (.C(clk156),
        .CE(E),
        .D(I30[9]),
        .Q(pcs_test_pattern_seedB_core_int[10]),
        .R(I29));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[11] 
       (.C(clk156),
        .CE(E),
        .D(I30[10]),
        .Q(pcs_test_pattern_seedB_core_int[11]),
        .R(I29));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[12] 
       (.C(clk156),
        .CE(E),
        .D(I30[11]),
        .Q(pcs_test_pattern_seedB_core_int[12]),
        .R(I29));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[13] 
       (.C(clk156),
        .CE(E),
        .D(I30[12]),
        .Q(pcs_test_pattern_seedB_core_int[13]),
        .R(I29));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[14] 
       (.C(clk156),
        .CE(E),
        .D(I30[13]),
        .Q(pcs_test_pattern_seedB_core_int[14]),
        .R(I29));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[15] 
       (.C(clk156),
        .CE(E),
        .D(I30[14]),
        .Q(pcs_test_pattern_seedB_core_int[15]),
        .R(I29));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[1] 
       (.C(clk156),
        .CE(E),
        .D(I30[0]),
        .Q(pcs_test_pattern_seedB_core_int[1]),
        .R(I29));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[2] 
       (.C(clk156),
        .CE(E),
        .D(I30[1]),
        .Q(pcs_test_pattern_seedB_core_int[2]),
        .R(I29));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[3] 
       (.C(clk156),
        .CE(E),
        .D(I30[2]),
        .Q(pcs_test_pattern_seedB_core_int[3]),
        .R(I29));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[4] 
       (.C(clk156),
        .CE(E),
        .D(I30[3]),
        .Q(pcs_test_pattern_seedB_core_int[4]),
        .R(I29));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[5] 
       (.C(clk156),
        .CE(E),
        .D(I30[4]),
        .Q(pcs_test_pattern_seedB_core_int[5]),
        .R(I29));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[6] 
       (.C(clk156),
        .CE(E),
        .D(I30[5]),
        .Q(pcs_test_pattern_seedB_core_int[6]),
        .R(I29));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[7] 
       (.C(clk156),
        .CE(E),
        .D(I30[6]),
        .Q(pcs_test_pattern_seedB_core_int[7]),
        .R(I29));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[8] 
       (.C(clk156),
        .CE(E),
        .D(I30[7]),
        .Q(pcs_test_pattern_seedB_core_int[8]),
        .R(I29));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[9] 
       (.C(clk156),
        .CE(E),
        .D(I30[8]),
        .Q(pcs_test_pattern_seedB_core_int[9]),
        .R(I29));
LUT6 #(
    .INIT(64'h5151505005555555)) 
     \rddata_out[10]_i_7 
       (.I0(Q[1]),
        .I1(pcs_test_pattern_seedB_core_int[10]),
        .I2(Q[2]),
        .I3(pcs_test_pattern_seedA_core_int[9]),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(O10));
LUT6 #(
    .INIT(64'hAAAAAAAAABAAAAAA)) 
     \rddata_out[14]_i_2 
       (.I0(\n_0_rddata_out[14]_i_4 ),
        .I1(I7),
        .I2(I8),
        .I3(Q[9]),
        .I4(Q[8]),
        .I5(I10),
        .O(O3));
LUT6 #(
    .INIT(64'h000000000EEE0E0E)) 
     \rddata_out[14]_i_4 
       (.I0(\n_0_rddata_out[14]_i_8 ),
        .I1(I19),
        .I2(I20),
        .I3(I21),
        .I4(O12),
        .I5(I22),
        .O(\n_0_rddata_out[14]_i_4 ));
LUT6 #(
    .INIT(64'h000A0F000000000C)) 
     \rddata_out[14]_i_8 
       (.I0(pcs_test_pattern_seedB_core_int[14]),
        .I1(I23),
        .I2(I24),
        .I3(I25),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\n_0_rddata_out[14]_i_8 ));
LUT6 #(
    .INIT(64'h55555555303FFFFF)) 
     \rddata_out[1]_i_9 
       (.I0(pcs_test_pattern_seedB_core_int[1]),
        .I1(pcs_test_pattern_seedA_core_int[0]),
        .I2(Q[2]),
        .I3(I28),
        .I4(Q[5]),
        .I5(Q[3]),
        .O(\n_0_rddata_out[1]_i_9 ));
LUT5 #(
    .INIT(32'h22F2FFFF)) 
     \rddata_out[2]_i_13 
       (.I0(Q[3]),
        .I1(pcs_test_pattern_seedB_core_int[2]),
        .I2(Q[2]),
        .I3(pcs_test_pattern_seedA_core_int[1]),
        .I4(Q[5]),
        .O(O4));
LUT6 #(
    .INIT(64'h00000E00FFFFFFFF)) 
     \rddata_out[3]_i_1 
       (.I0(\n_0_rddata_out[3]_i_2 ),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O(O1));
LUT6 #(
    .INIT(64'hAAAAAAAAEAFFEAEA)) 
     \rddata_out[3]_i_2 
       (.I0(Q[0]),
        .I1(pcs_test_pattern_seedB_core_int[3]),
        .I2(Q[3]),
        .I3(I26),
        .I4(pcs_test_pattern_seedA_core_int[2]),
        .I5(Q[1]),
        .O(\n_0_rddata_out[3]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF0000F888)) 
     \rddata_out[4]_i_7 
       (.I0(Q[3]),
        .I1(pcs_test_pattern_seedB_core_int[4]),
        .I2(pcs_test_pattern_seedA_core_int[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(O6));
LUT5 #(
    .INIT(32'hAEEEAAAA)) 
     \rddata_out[5]_i_1 
       (.I0(\n_0_rddata_out[5]_i_2 ),
        .I1(Q[3]),
        .I2(pma_pmd_type[0]),
        .I3(pma_pmd_type[1]),
        .I4(I6),
        .O(O2));
LUT6 #(
    .INIT(64'h000000000000000E)) 
     \rddata_out[5]_i_2 
       (.I0(\n_0_rddata_out[5]_i_3 ),
        .I1(I12),
        .I2(I14),
        .I3(I15),
        .I4(I16),
        .I5(I17),
        .O(\n_0_rddata_out[5]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF0000F888)) 
     \rddata_out[5]_i_3 
       (.I0(Q[3]),
        .I1(pcs_test_pattern_seedB_core_int[5]),
        .I2(pcs_test_pattern_seedA_core_int[4]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\n_0_rddata_out[5]_i_3 ));
LUT6 #(
    .INIT(64'h0000044404440444)) 
     \rddata_out[6]_i_11 
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(pcs_test_pattern_seedB_core_int[6]),
        .I4(Q[2]),
        .I5(pcs_test_pattern_seedA_core_int[5]),
        .O(O11));
LUT6 #(
    .INIT(64'hFFFFFFFF0000F888)) 
     \rddata_out[7]_i_13 
       (.I0(Q[3]),
        .I1(pcs_test_pattern_seedB_core_int[7]),
        .I2(pcs_test_pattern_seedA_core_int[6]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(O7));
LUT4 #(
    .INIT(16'hF888)) 
     \rddata_out[8]_i_7 
       (.I0(pcs_test_pattern_seedB_core_int[8]),
        .I1(Q[3]),
        .I2(pcs_test_pattern_seedA_core_int[7]),
        .I3(Q[2]),
        .O(O13));
LUT6 #(
    .INIT(64'hFFFFFFFF0000F888)) 
     \rddata_out[9]_i_6 
       (.I0(Q[3]),
        .I1(pcs_test_pattern_seedB_core_int[9]),
        .I2(pcs_test_pattern_seedA_core_int[8]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(O8));
MUXF7 \rddata_out_reg[1]_i_4 
       (.I0(\n_0_rddata_out[1]_i_9 ),
        .I1(I27),
        .O(O9),
        .S(Q[1]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_g_register" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized7
   (D,
    O20,
    O1,
    pcs_test_pattern_seedA_core_int,
    O2,
    O3,
    I1,
    I2,
    I3,
    I4,
    I5,
    I10,
    I6,
    Q,
    I13,
    I7,
    pcs_test_pattern_seedB_core_int,
    I8,
    I9,
    I11,
    I12,
    I14,
    I27,
    clk156);
  output [0:0]D;
  output O20;
  output O1;
  output [9:0]pcs_test_pattern_seedA_core_int;
  output O2;
  output O3;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input I10;
  input I6;
  input [3:0]Q;
  input I13;
  input I7;
  input [3:0]pcs_test_pattern_seedB_core_int;
  input I8;
  input I9;
  input I11;
  input I12;
  input I14;
  input [9:0]I27;
  input clk156;

  wire [0:0]D;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I2;
  wire [9:0]I27;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O20;
  wire O3;
  wire [3:0]Q;
  wire clk156;
  wire \n_0_rddata_out[4]_i_2 ;
  wire [9:0]pcs_test_pattern_seedA_core_int;
  wire [3:0]pcs_test_pattern_seedB_core_int;
  wire reg_3_37_we;

LUT1 #(
    .INIT(2'h1)) 
     \q[9]_i_1__0 
       (.I0(O20),
        .O(reg_3_37_we));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
     \q[9]_i_3 
       (.I0(I10),
        .I1(I6),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(I13),
        .I5(I7),
        .O(O20));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[0] 
       (.C(clk156),
        .CE(reg_3_37_we),
        .D(I27[0]),
        .Q(pcs_test_pattern_seedA_core_int[0]),
        .R(I14));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[1] 
       (.C(clk156),
        .CE(reg_3_37_we),
        .D(I27[1]),
        .Q(pcs_test_pattern_seedA_core_int[1]),
        .R(I14));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[2] 
       (.C(clk156),
        .CE(reg_3_37_we),
        .D(I27[2]),
        .Q(pcs_test_pattern_seedA_core_int[2]),
        .R(I14));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[3] 
       (.C(clk156),
        .CE(reg_3_37_we),
        .D(I27[3]),
        .Q(pcs_test_pattern_seedA_core_int[3]),
        .R(I14));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[4] 
       (.C(clk156),
        .CE(reg_3_37_we),
        .D(I27[4]),
        .Q(pcs_test_pattern_seedA_core_int[4]),
        .R(I14));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[5] 
       (.C(clk156),
        .CE(reg_3_37_we),
        .D(I27[5]),
        .Q(pcs_test_pattern_seedA_core_int[5]),
        .R(I14));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[6] 
       (.C(clk156),
        .CE(reg_3_37_we),
        .D(I27[6]),
        .Q(pcs_test_pattern_seedA_core_int[6]),
        .R(I14));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[7] 
       (.C(clk156),
        .CE(reg_3_37_we),
        .D(I27[7]),
        .Q(pcs_test_pattern_seedA_core_int[7]),
        .R(I14));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[8] 
       (.C(clk156),
        .CE(reg_3_37_we),
        .D(I27[8]),
        .Q(pcs_test_pattern_seedA_core_int[8]),
        .R(I14));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[9] 
       (.C(clk156),
        .CE(reg_3_37_we),
        .D(I27[9]),
        .Q(pcs_test_pattern_seedA_core_int[9]),
        .R(I14));
LUT6 #(
    .INIT(64'h0040004000400000)) 
     \rddata_out[4]_i_1 
       (.I0(\n_0_rddata_out[4]_i_2 ),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O(D));
LUT6 #(
    .INIT(64'h00000000BABAFFBA)) 
     \rddata_out[4]_i_2 
       (.I0(Q[0]),
        .I1(pcs_test_pattern_seedA_core_int[4]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(pcs_test_pattern_seedB_core_int[2]),
        .I5(I11),
        .O(\n_0_rddata_out[4]_i_2 ));
LUT6 #(
    .INIT(64'h00000000BABAFFBA)) 
     \rddata_out[5]_i_5 
       (.I0(Q[0]),
        .I1(pcs_test_pattern_seedA_core_int[5]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(pcs_test_pattern_seedB_core_int[3]),
        .I5(I12),
        .O(O3));
LUT6 #(
    .INIT(64'h0000000031FDFDFD)) 
     \rddata_out[6]_i_12 
       (.I0(pcs_test_pattern_seedA_core_int[6]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(pcs_test_pattern_seedB_core_int[0]),
        .I5(I8),
        .O(O1));
LUT6 #(
    .INIT(64'hFFFFFFFFCE020202)) 
     \rddata_out[8]_i_3 
       (.I0(pcs_test_pattern_seedA_core_int[8]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(pcs_test_pattern_seedB_core_int[1]),
        .I4(Q[1]),
        .I5(I9),
        .O(O2));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_g_register" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized7_56
   (E,
    O1,
    O2,
    O3,
    pcs_test_pattern_seedB_core_int,
    O4,
    O5,
    O6,
    O7,
    I9,
    I1,
    Q,
    I2,
    I3,
    I4,
    I13,
    I5,
    I6,
    I7,
    I10,
    O12,
    I8,
    I11,
    I12,
    I14,
    pcs_test_pattern_seedA_core_int,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    I21,
    I22,
    I23,
    I31,
    clk156);
  output [0:0]E;
  output O1;
  output O2;
  output O3;
  output [9:0]pcs_test_pattern_seedB_core_int;
  output O4;
  output O5;
  output O6;
  output O7;
  input [0:0]I9;
  input I1;
  input [4:0]Q;
  input I2;
  input I3;
  input I4;
  input I13;
  input I5;
  input I6;
  input I7;
  input I10;
  input [0:0]O12;
  input I8;
  input I11;
  input I12;
  input I14;
  input [5:0]pcs_test_pattern_seedA_core_int;
  input I15;
  input I16;
  input I17;
  input I18;
  input I19;
  input I20;
  input [1:0]I21;
  input I22;
  input I23;
  input [8:0]I31;
  input clk156;

  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire [1:0]I21;
  wire I22;
  wire I23;
  wire I3;
  wire [8:0]I31;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire [0:0]I9;
  wire O1;
  wire [0:0]O12;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire [4:0]Q;
  wire clk156;
  wire \n_0_q[0]_i_1__13 ;
  wire \n_0_rddata_out[0]_i_10 ;
  wire \n_0_rddata_out[0]_i_5 ;
  wire \n_0_rddata_out[1]_i_7 ;
  wire \n_0_rddata_out_reg[0]_i_7 ;
  wire \n_0_rddata_out_reg[1]_i_3 ;
  wire [5:0]pcs_test_pattern_seedA_core_int;
  wire [9:0]pcs_test_pattern_seedB_core_int;

LUT2 #(
    .INIT(4'h8)) 
     \q[0]_i_1__13 
       (.I0(E),
        .I1(I9),
        .O(\n_0_q[0]_i_1__13 ));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     \q[9]_i_1__1 
       (.I0(I13),
        .I1(I5),
        .I2(I6),
        .I3(I7),
        .I4(Q[3]),
        .I5(I10),
        .O(E));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[0] 
       (.C(clk156),
        .CE(E),
        .D(\n_0_q[0]_i_1__13 ),
        .Q(pcs_test_pattern_seedB_core_int[0]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[1] 
       (.C(clk156),
        .CE(E),
        .D(I31[0]),
        .Q(pcs_test_pattern_seedB_core_int[1]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[2] 
       (.C(clk156),
        .CE(E),
        .D(I31[1]),
        .Q(pcs_test_pattern_seedB_core_int[2]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[3] 
       (.C(clk156),
        .CE(E),
        .D(I31[2]),
        .Q(pcs_test_pattern_seedB_core_int[3]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[4] 
       (.C(clk156),
        .CE(E),
        .D(I31[3]),
        .Q(pcs_test_pattern_seedB_core_int[4]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[5] 
       (.C(clk156),
        .CE(E),
        .D(I31[4]),
        .Q(pcs_test_pattern_seedB_core_int[5]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[6] 
       (.C(clk156),
        .CE(E),
        .D(I31[5]),
        .Q(pcs_test_pattern_seedB_core_int[6]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[7] 
       (.C(clk156),
        .CE(E),
        .D(I31[6]),
        .Q(pcs_test_pattern_seedB_core_int[7]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[8] 
       (.C(clk156),
        .CE(E),
        .D(I31[7]),
        .Q(pcs_test_pattern_seedB_core_int[8]),
        .R(I23));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[9] 
       (.C(clk156),
        .CE(E),
        .D(I31[8]),
        .Q(pcs_test_pattern_seedB_core_int[9]),
        .R(I23));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \rddata_out[0]_i_10 
       (.I0(pcs_test_pattern_seedB_core_int[0]),
        .I1(Q[3]),
        .I2(pcs_test_pattern_seedA_core_int[2]),
        .I3(Q[2]),
        .I4(I21[0]),
        .O(\n_0_rddata_out[0]_i_10 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBAA)) 
     \rddata_out[0]_i_4 
       (.I0(\n_0_rddata_out[0]_i_5 ),
        .I1(O12),
        .I2(I8),
        .I3(I11),
        .I4(I12),
        .I5(I14),
        .O(O2));
LUT6 #(
    .INIT(64'h57FF570057FF57FF)) 
     \rddata_out[0]_i_5 
       (.I0(Q[4]),
        .I1(I16),
        .I2(\n_0_rddata_out_reg[0]_i_7 ),
        .I3(Q[0]),
        .I4(I17),
        .I5(I18),
        .O(\n_0_rddata_out[0]_i_5 ));
LUT6 #(
    .INIT(64'hD0DF0000FFFFFFFF)) 
     \rddata_out[1]_i_1 
       (.I0(I1),
        .I1(\n_0_rddata_out_reg[1]_i_3 ),
        .I2(Q[0]),
        .I3(I2),
        .I4(I3),
        .I5(I4),
        .O(O1));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \rddata_out[1]_i_7 
       (.I0(pcs_test_pattern_seedB_core_int[1]),
        .I1(Q[3]),
        .I2(pcs_test_pattern_seedA_core_int[3]),
        .I3(Q[2]),
        .I4(I21[1]),
        .O(\n_0_rddata_out[1]_i_7 ));
LUT6 #(
    .INIT(64'h0777FFFF07770000)) 
     \rddata_out[2]_i_9 
       (.I0(pcs_test_pattern_seedB_core_int[2]),
        .I1(Q[3]),
        .I2(pcs_test_pattern_seedA_core_int[4]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(I19),
        .O(O7));
LUT5 #(
    .INIT(32'h0000DD0D)) 
     \rddata_out[3]_i_10 
       (.I0(Q[3]),
        .I1(pcs_test_pattern_seedB_core_int[3]),
        .I2(Q[2]),
        .I3(pcs_test_pattern_seedA_core_int[5]),
        .I4(Q[1]),
        .O(O6));
LUT5 #(
    .INIT(32'hEE00EEF3)) 
     \rddata_out[6]_i_14 
       (.I0(pcs_test_pattern_seedB_core_int[6]),
        .I1(Q[1]),
        .I2(pcs_test_pattern_seedA_core_int[0]),
        .I3(Q[3]),
        .I4(Q[2]),
        .O(O3));
LUT5 #(
    .INIT(32'h00005700)) 
     \rddata_out[7]_i_8 
       (.I0(Q[3]),
        .I1(pcs_test_pattern_seedB_core_int[7]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(I15),
        .O(O4));
LUT5 #(
    .INIT(32'hEE00EEF3)) 
     \rddata_out[8]_i_6 
       (.I0(pcs_test_pattern_seedB_core_int[8]),
        .I1(Q[1]),
        .I2(pcs_test_pattern_seedA_core_int[1]),
        .I3(Q[3]),
        .I4(Q[2]),
        .O(O5));
MUXF7 \rddata_out_reg[0]_i_7 
       (.I0(\n_0_rddata_out[0]_i_10 ),
        .I1(I22),
        .O(\n_0_rddata_out_reg[0]_i_7 ),
        .S(Q[1]));
MUXF7 \rddata_out_reg[1]_i_3 
       (.I0(\n_0_rddata_out[1]_i_7 ),
        .I1(I20),
        .O(\n_0_rddata_out_reg[1]_i_3 ),
        .S(Q[1]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_g_register" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized8
   (O14,
    Q,
    O15,
    tx_66_fifo,
    D,
    prbs31_rx_enable_core_int,
    prbs31_tx_enable_core_int,
    O1,
    O2,
    new_tx_test_seed,
    I15,
    I16,
    I20,
    out,
    I1,
    pcs_test_pattern_seedA_core_int,
    pcs_test_pattern_seedB_core_int,
    I2,
    I3,
    E,
    I32,
    clk156);
  output O14;
  output [5:0]Q;
  output O15;
  output [0:0]tx_66_fifo;
  output [15:0]D;
  output prbs31_rx_enable_core_int;
  output prbs31_tx_enable_core_int;
  output O1;
  output O2;
  input new_tx_test_seed;
  input [0:0]I15;
  input [0:0]I16;
  input [15:0]I20;
  input [15:0]out;
  input [2:0]I1;
  input [0:0]pcs_test_pattern_seedA_core_int;
  input [0:0]pcs_test_pattern_seedB_core_int;
  input I2;
  input I3;
  input [0:0]E;
  input [5:0]I32;
  input clk156;

  wire [15:0]D;
  wire [0:0]E;
  wire [2:0]I1;
  wire [0:0]I15;
  wire [0:0]I16;
  wire I2;
  wire [15:0]I20;
  wire I3;
  wire [5:0]I32;
  wire O1;
  wire O14;
  wire O15;
  wire O2;
  wire [5:0]Q;
  wire clk156;
  wire new_tx_test_seed;
  wire [15:0]out;
  wire [0:0]pcs_test_pattern_seedA_core_int;
  wire [0:0]pcs_test_pattern_seedB_core_int;
  wire prbs31_rx_enable_core_int;
  wire prbs31_tx_enable_core_int;
  wire [0:0]tx_66_fifo;

LUT3 #(
    .INIT(8'h2E)) 
     asynch_fifo_i_i_66
       (.I0(I16),
        .I1(Q[3]),
        .I2(Q[1]),
        .O(tx_66_fifo));
(* SOFT_HLUTNM = "soft_lutpair43" *) 
   LUT4 #(
    .INIT(16'h4004)) 
     asynch_fifo_i_i_80
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(I15),
        .O(O15));
(* SOFT_HLUTNM = "soft_lutpair44" *) 
   LUT2 #(
    .INIT(4'h2)) 
     prbs31_rx_enable_core_reg_i_1
       (.I0(Q[5]),
        .I1(Q[2]),
        .O(prbs31_rx_enable_core_int));
LUT2 #(
    .INIT(4'h2)) 
     prbs31_tx_enable_core_reg_i_1
       (.I0(Q[4]),
        .I1(Q[3]),
        .O(prbs31_tx_enable_core_int));
LUT4 #(
    .INIT(16'hFB08)) 
     \prbs_err_count[0]_i_1 
       (.I0(I20[0]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(out[0]),
        .O(D[0]));
LUT4 #(
    .INIT(16'hFB08)) 
     \prbs_err_count[10]_i_1 
       (.I0(I20[10]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(out[10]),
        .O(D[10]));
LUT4 #(
    .INIT(16'hFB08)) 
     \prbs_err_count[11]_i_1 
       (.I0(I20[11]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(out[11]),
        .O(D[11]));
LUT4 #(
    .INIT(16'hFB08)) 
     \prbs_err_count[12]_i_1 
       (.I0(I20[12]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(out[12]),
        .O(D[12]));
LUT4 #(
    .INIT(16'hFB08)) 
     \prbs_err_count[13]_i_1 
       (.I0(I20[13]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(out[13]),
        .O(D[13]));
LUT4 #(
    .INIT(16'hFB08)) 
     \prbs_err_count[14]_i_1 
       (.I0(I20[14]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(out[14]),
        .O(D[14]));
(* SOFT_HLUTNM = "soft_lutpair44" *) 
   LUT4 #(
    .INIT(16'hFB08)) 
     \prbs_err_count[15]_i_1 
       (.I0(I20[15]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(out[15]),
        .O(D[15]));
LUT4 #(
    .INIT(16'hFB08)) 
     \prbs_err_count[1]_i_1 
       (.I0(I20[1]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(out[1]),
        .O(D[1]));
LUT4 #(
    .INIT(16'hFB08)) 
     \prbs_err_count[2]_i_1 
       (.I0(I20[2]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(out[2]),
        .O(D[2]));
LUT4 #(
    .INIT(16'hFB08)) 
     \prbs_err_count[3]_i_1 
       (.I0(I20[3]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(out[3]),
        .O(D[3]));
LUT4 #(
    .INIT(16'hFB08)) 
     \prbs_err_count[4]_i_1 
       (.I0(I20[4]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(out[4]),
        .O(D[4]));
LUT4 #(
    .INIT(16'hFB08)) 
     \prbs_err_count[5]_i_1 
       (.I0(I20[5]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(out[5]),
        .O(D[5]));
LUT4 #(
    .INIT(16'hFB08)) 
     \prbs_err_count[6]_i_1 
       (.I0(I20[6]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(out[6]),
        .O(D[6]));
LUT4 #(
    .INIT(16'hFB08)) 
     \prbs_err_count[7]_i_1 
       (.I0(I20[7]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(out[7]),
        .O(D[7]));
LUT4 #(
    .INIT(16'hFB08)) 
     \prbs_err_count[8]_i_1 
       (.I0(I20[8]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(out[8]),
        .O(D[8]));
LUT4 #(
    .INIT(16'hFB08)) 
     \prbs_err_count[9]_i_1 
       (.I0(I20[9]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(out[9]),
        .O(D[9]));
LUT2 #(
    .INIT(4'hB)) 
     \q[5]_i_4 
       (.I0(I1[1]),
        .I1(I1[0]),
        .O(O1));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[0] 
       (.C(clk156),
        .CE(E),
        .D(I32[0]),
        .Q(Q[0]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[1] 
       (.C(clk156),
        .CE(E),
        .D(I32[1]),
        .Q(Q[1]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[2] 
       (.C(clk156),
        .CE(E),
        .D(I32[2]),
        .Q(Q[2]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[3] 
       (.C(clk156),
        .CE(E),
        .D(I32[3]),
        .Q(Q[3]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[4] 
       (.C(clk156),
        .CE(E),
        .D(I32[4]),
        .Q(Q[4]),
        .R(I3));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[5] 
       (.C(clk156),
        .CE(E),
        .D(I32[5]),
        .Q(Q[5]),
        .R(I3));
LUT6 #(
    .INIT(64'h00000000FF550F33)) 
     \rddata_out[0]_i_8 
       (.I0(Q[0]),
        .I1(pcs_test_pattern_seedA_core_int),
        .I2(pcs_test_pattern_seedB_core_int),
        .I3(I1[1]),
        .I4(I1[2]),
        .I5(I2),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair43" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \scr_reg[57]_i_2 
       (.I0(Q[3]),
        .I1(new_tx_test_seed),
        .O(O14));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_g_register" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_register__parameterized9
   (re_prev,
    O25,
    O1,
    O2,
    O3,
    O4,
    O6,
    O7,
    O8,
    O9,
    I2,
    clk156,
    Q,
    I1,
    pcs_test_pattern_seedA_core_int,
    I3,
    O5,
    I4,
    I5,
    pcs_test_pattern_seedB_core_int,
    O13,
    SR,
    I33);
  output re_prev;
  output O25;
  output O1;
  output O2;
  output O3;
  output O4;
  output O6;
  output O7;
  output O8;
  output [9:0]O9;
  input I2;
  input clk156;
  input [9:0]Q;
  input I1;
  input [3:0]pcs_test_pattern_seedA_core_int;
  input I3;
  input [0:0]O5;
  input I4;
  input [0:0]I5;
  input [3:0]pcs_test_pattern_seedB_core_int;
  input [0:0]O13;
  input [0:0]SR;
  input [15:0]I33;

  wire I1;
  wire I2;
  wire I3;
  wire [15:0]I33;
  wire I4;
  wire [0:0]I5;
  wire O1;
  wire [0:0]O13;
  wire O2;
  wire O25;
  wire O3;
  wire O4;
  wire [0:0]O5;
  wire O6;
  wire O7;
  wire O8;
  wire [9:0]O9;
  wire [9:0]Q;
  wire [0:0]SR;
  wire clk156;
  wire \n_0_q_reg[0] ;
  wire \n_0_q_reg[10] ;
  wire \n_0_q_reg[1] ;
  wire \n_0_q_reg[2] ;
  wire \n_0_q_reg[4] ;
  wire \n_0_q_reg[7] ;
  wire \n_0_rddata_out[2]_i_10 ;
  wire n_0_re_prev_i_3;
  wire [3:0]pcs_test_pattern_seedA_core_int;
  wire [3:0]pcs_test_pattern_seedB_core_int;
  wire re_prev;

LUT2 #(
    .INIT(4'hE)) 
     \q[15]_i_5__0 
       (.I0(Q[7]),
        .I1(Q[6]),
        .O(O1));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(I33[0]),
        .Q(\n_0_q_reg[0] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[10] 
       (.C(clk156),
        .CE(1'b1),
        .D(I33[10]),
        .Q(\n_0_q_reg[10] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[11] 
       (.C(clk156),
        .CE(1'b1),
        .D(I33[11]),
        .Q(O9[5]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[12] 
       (.C(clk156),
        .CE(1'b1),
        .D(I33[12]),
        .Q(O9[6]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[13] 
       (.C(clk156),
        .CE(1'b1),
        .D(I33[13]),
        .Q(O9[7]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[14] 
       (.C(clk156),
        .CE(1'b1),
        .D(I33[14]),
        .Q(O9[8]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[15] 
       (.C(clk156),
        .CE(1'b1),
        .D(I33[15]),
        .Q(O9[9]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[1] 
       (.C(clk156),
        .CE(1'b1),
        .D(I33[1]),
        .Q(\n_0_q_reg[1] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[2] 
       (.C(clk156),
        .CE(1'b1),
        .D(I33[2]),
        .Q(\n_0_q_reg[2] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[3] 
       (.C(clk156),
        .CE(1'b1),
        .D(I33[3]),
        .Q(O9[0]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[4] 
       (.C(clk156),
        .CE(1'b1),
        .D(I33[4]),
        .Q(\n_0_q_reg[4] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[5] 
       (.C(clk156),
        .CE(1'b1),
        .D(I33[5]),
        .Q(O9[1]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[6] 
       (.C(clk156),
        .CE(1'b1),
        .D(I33[6]),
        .Q(O9[2]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[7] 
       (.C(clk156),
        .CE(1'b1),
        .D(I33[7]),
        .Q(\n_0_q_reg[7] ),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[8] 
       (.C(clk156),
        .CE(1'b1),
        .D(I33[8]),
        .Q(O9[3]),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[9] 
       (.C(clk156),
        .CE(1'b1),
        .D(I33[9]),
        .Q(O9[4]),
        .R(SR));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \rddata_out[0]_i_11 
       (.I0(\n_0_q_reg[0] ),
        .I1(Q[3]),
        .I2(pcs_test_pattern_seedB_core_int[1]),
        .I3(Q[2]),
        .I4(pcs_test_pattern_seedA_core_int[0]),
        .O(O8));
LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
     \rddata_out[10]_i_9 
       (.I0(I1),
        .I1(\n_0_q_reg[10] ),
        .I2(Q[3]),
        .I3(pcs_test_pattern_seedA_core_int[3]),
        .I4(I3),
        .I5(O5),
        .O(O2));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \rddata_out[1]_i_8 
       (.I0(\n_0_q_reg[1] ),
        .I1(Q[3]),
        .I2(pcs_test_pattern_seedB_core_int[2]),
        .I3(Q[2]),
        .I4(pcs_test_pattern_seedA_core_int[1]),
        .O(O7));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \rddata_out[2]_i_10 
       (.I0(\n_0_q_reg[2] ),
        .I1(Q[3]),
        .I2(pcs_test_pattern_seedB_core_int[3]),
        .I3(Q[2]),
        .I4(pcs_test_pattern_seedA_core_int[2]),
        .O(\n_0_rddata_out[2]_i_10 ));
LUT6 #(
    .INIT(64'h88BBB8888888B888)) 
     \rddata_out[2]_i_5 
       (.I0(\n_0_rddata_out[2]_i_10 ),
        .I1(Q[0]),
        .I2(pcs_test_pattern_seedB_core_int[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(O13),
        .O(O6));
LUT6 #(
    .INIT(64'hFFFFFFFFF080FFFF)) 
     \rddata_out[4]_i_8 
       (.I0(\n_0_q_reg[4] ),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(I4),
        .O(O3));
LUT5 #(
    .INIT(32'h2323FFFC)) 
     \rddata_out[7]_i_10 
       (.I0(\n_0_q_reg[7] ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(I5),
        .I4(Q[3]),
        .O(O4));
LUT6 #(
    .INIT(64'hFDFFFFFFFFFFFFFF)) 
     re_prev_i_2__3
       (.I0(Q[9]),
        .I1(O1),
        .I2(n_0_re_prev_i_3),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(Q[8]),
        .O(O25));
LUT2 #(
    .INIT(4'hE)) 
     re_prev_i_3
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(n_0_re_prev_i_3));
FDRE re_prev_reg
       (.C(clk156),
        .CE(1'b1),
        .D(I2),
        .Q(re_prev),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_g_resyncs" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_resyncs
   (core_status,
    pcs_hi_ber_core_int,
    pcs_rx_link_up_core_sync_int,
    b_lock,
    hiber,
    pcs_rx_link_up_core_reg,
    clk156);
  output [0:0]core_status;
  output pcs_hi_ber_core_int;
  output pcs_rx_link_up_core_sync_int;
  input b_lock;
  input hiber;
  input pcs_rx_link_up_core_reg;
  input clk156;

  wire b_lock;
  wire clk156;
  wire [0:0]core_status;
  wire hiber;
  wire pcs_hi_ber_core_int;
  wire pcs_rx_link_up_core_reg;
  wire pcs_rx_link_up_core_sync_int;

ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_25 \resynch[0].synch_inst 
       (.b_lock(b_lock),
        .clk156(clk156),
        .core_status(core_status));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_26 \resynch[1].synch_inst 
       (.clk156(clk156),
        .hiber(hiber),
        .pcs_hi_ber_core_int(pcs_hi_ber_core_int));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_27 \resynch[2].synch_inst 
       (.clk156(clk156),
        .pcs_rx_link_up_core_reg(pcs_rx_link_up_core_reg),
        .pcs_rx_link_up_core_sync_int(pcs_rx_link_up_core_sync_int));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_g_resyncs" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_resyncs__parameterized0
   (tx_prbs31_en,
    O1,
    prbs31_tx_enable_core_reg,
    pcs_loopback_core_int,
    txusrclk2);
  output tx_prbs31_en;
  output O1;
  input prbs31_tx_enable_core_reg;
  input pcs_loopback_core_int;
  input txusrclk2;

  wire O1;
  wire pcs_loopback_core_int;
  wire prbs31_tx_enable_core_reg;
  wire tx_prbs31_en;
  wire txusrclk2;

ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_61 \resynch[0].synch_inst 
       (.prbs31_tx_enable_core_reg(prbs31_tx_enable_core_reg),
        .tx_prbs31_en(tx_prbs31_en),
        .txusrclk2(txusrclk2));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_62 \resynch[1].synch_inst 
       (.O1(O1),
        .pcs_loopback_core_int(pcs_loopback_core_int),
        .txusrclk2(txusrclk2));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_g_resyncs_en" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_g_resyncs_en
   (clear_test_pattern_error_count,
    rxusrclk2,
    clear_test_pattern_err_count_reg,
    rxusrclk2_en156);
  output clear_test_pattern_error_count;
  input rxusrclk2;
  input clear_test_pattern_err_count_reg;
  input rxusrclk2_en156;

  wire clear_test_pattern_err_count_reg;
  wire clear_test_pattern_error_count;
  wire rxusrclk2;
  wire rxusrclk2_en156;

(* KEEP_HIERARCHY = "true" *) 
   ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_enable \resynch[0].synch_inst 
       (.clk(rxusrclk2),
        .d(clear_test_pattern_err_count_reg),
        .en(rxusrclk2_en156),
        .q(clear_test_pattern_error_count));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_idle_delete" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_idle_delete
   (wr_data,
    O1,
    I1,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    I21,
    I22,
    I23,
    I24,
    rxreset322,
    I25,
    rxusrclk2,
    D,
    I26,
    status);
  output [71:0]wr_data;
  output O1;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input I17;
  input I18;
  input I19;
  input I20;
  input I21;
  input I22;
  input I23;
  input I24;
  input rxreset322;
  input I25;
  input rxusrclk2;
  input [63:0]D;
  input [7:0]I26;
  input [0:0]status;

  wire [63:0]D;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire [7:0]I26;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire [1:0]input_is_idle_comb;
  wire [1:0]input_is_seq_comb;
  wire [7:4]mcp1_ctrl_delay;
  wire [7:0]mcp1_ctrl_pipe;
  wire [63:32]mcp1_data_delay;
  wire [63:0]mcp1_data_pipe;
  wire mcp1_input_was_idle;
  wire mcp1_input_was_seq;
  wire [2:0]mcp1_state;
  wire \n_0_mcp1_fifo_ctrl_out[0]_i_1 ;
  wire \n_0_mcp1_fifo_ctrl_out[1]_i_1 ;
  wire \n_0_mcp1_fifo_ctrl_out[2]_i_1 ;
  wire \n_0_mcp1_fifo_ctrl_out[3]_i_1 ;
  wire \n_0_mcp1_fifo_ctrl_out[4]_i_1 ;
  wire \n_0_mcp1_fifo_ctrl_out[5]_i_1 ;
  wire \n_0_mcp1_fifo_ctrl_out[6]_i_1 ;
  wire \n_0_mcp1_fifo_ctrl_out[7]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[0]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[10]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[11]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[12]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[13]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[14]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[15]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[16]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[17]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[18]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[19]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[1]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[20]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[21]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[22]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[23]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[24]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[25]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[26]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[27]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[28]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[29]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[2]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[30]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[31]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[32]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[33]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[34]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[35]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[36]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[37]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[38]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[39]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[3]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[40]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[41]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[42]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[43]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[44]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[45]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[46]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[47]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[48]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[49]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[4]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[50]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[51]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[52]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[53]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[54]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[55]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[56]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[57]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[58]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[59]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[5]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[60]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[61]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[62]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[63]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[6]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[7]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[8]_i_1 ;
  wire \n_0_mcp1_fifo_data_out[9]_i_1 ;
  wire \n_0_mcp1_input_is_idle_reg[0] ;
  wire \n_0_mcp1_input_is_idle_reg[1] ;
  wire \n_0_mcp1_input_is_seq_reg[0] ;
  wire \n_0_mcp1_input_is_seq_reg[1] ;
  wire \n_0_mcp1_state[1]_i_2__0 ;
  wire \n_0_mcp1_state[2]_i_2 ;
  wire \n_0_mcp1_state[2]_i_3 ;
  wire \n_0_mcp1_state[2]_i_4 ;
  wire [2:0]next_state;
  wire rxreset322;
  wire rxusrclk2;
  wire [0:0]status;
  wire [71:0]wr_data;

LUT3 #(
    .INIT(8'hEB)) 
     asynch_fifo_i_i_1__0
       (.I0(mcp1_state[2]),
        .I1(mcp1_state[1]),
        .I2(mcp1_state[0]),
        .O(O1));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_idle_detect_30 idle_detect_i0
       (.D(input_is_idle_comb[0]),
        .I1(I1),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(I9));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_idle_detect_31 idle_detect_i1
       (.D(input_is_idle_comb[1]),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I17(I17),
        .I18(I18));
FDSE \mcp1_ctrl_delay_reg[4] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(mcp1_ctrl_pipe[4]),
        .Q(mcp1_ctrl_delay[4]),
        .S(rxreset322));
FDRE \mcp1_ctrl_delay_reg[5] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(mcp1_ctrl_pipe[5]),
        .Q(mcp1_ctrl_delay[5]),
        .R(rxreset322));
FDRE \mcp1_ctrl_delay_reg[6] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(mcp1_ctrl_pipe[6]),
        .Q(mcp1_ctrl_delay[6]),
        .R(rxreset322));
FDRE \mcp1_ctrl_delay_reg[7] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(mcp1_ctrl_pipe[7]),
        .Q(mcp1_ctrl_delay[7]),
        .R(rxreset322));
FDSE \mcp1_ctrl_pipe_reg[0] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(I26[0]),
        .Q(mcp1_ctrl_pipe[0]),
        .S(rxreset322));
FDRE \mcp1_ctrl_pipe_reg[1] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(I26[1]),
        .Q(mcp1_ctrl_pipe[1]),
        .R(rxreset322));
FDRE \mcp1_ctrl_pipe_reg[2] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(I26[2]),
        .Q(mcp1_ctrl_pipe[2]),
        .R(rxreset322));
FDRE \mcp1_ctrl_pipe_reg[3] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(I26[3]),
        .Q(mcp1_ctrl_pipe[3]),
        .R(rxreset322));
FDSE \mcp1_ctrl_pipe_reg[4] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(I26[4]),
        .Q(mcp1_ctrl_pipe[4]),
        .S(rxreset322));
FDRE \mcp1_ctrl_pipe_reg[5] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(I26[5]),
        .Q(mcp1_ctrl_pipe[5]),
        .R(rxreset322));
FDRE \mcp1_ctrl_pipe_reg[6] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(I26[6]),
        .Q(mcp1_ctrl_pipe[6]),
        .R(rxreset322));
FDRE \mcp1_ctrl_pipe_reg[7] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(I26[7]),
        .Q(mcp1_ctrl_pipe[7]),
        .R(rxreset322));
FDRE \mcp1_data_delay_reg[32] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(mcp1_data_pipe[32]),
        .Q(mcp1_data_delay[32]),
        .R(rxreset322));
FDRE \mcp1_data_delay_reg[33] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(mcp1_data_pipe[33]),
        .Q(mcp1_data_delay[33]),
        .R(rxreset322));
FDSE \mcp1_data_delay_reg[34] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(mcp1_data_pipe[34]),
        .Q(mcp1_data_delay[34]),
        .S(rxreset322));
FDSE \mcp1_data_delay_reg[35] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(mcp1_data_pipe[35]),
        .Q(mcp1_data_delay[35]),
        .S(rxreset322));
FDSE \mcp1_data_delay_reg[36] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(mcp1_data_pipe[36]),
        .Q(mcp1_data_delay[36]),
        .S(rxreset322));
FDRE \mcp1_data_delay_reg[37] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(mcp1_data_pipe[37]),
        .Q(mcp1_data_delay[37]),
        .R(rxreset322));
FDRE \mcp1_data_delay_reg[38] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(mcp1_data_pipe[38]),
        .Q(mcp1_data_delay[38]),
        .R(rxreset322));
FDSE \mcp1_data_delay_reg[39] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(mcp1_data_pipe[39]),
        .Q(mcp1_data_delay[39]),
        .S(rxreset322));
FDRE \mcp1_data_delay_reg[40] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(mcp1_data_pipe[40]),
        .Q(mcp1_data_delay[40]),
        .R(rxreset322));
FDRE \mcp1_data_delay_reg[41] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(mcp1_data_pipe[41]),
        .Q(mcp1_data_delay[41]),
        .R(rxreset322));
FDRE \mcp1_data_delay_reg[42] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(mcp1_data_pipe[42]),
        .Q(mcp1_data_delay[42]),
        .R(rxreset322));
FDRE \mcp1_data_delay_reg[43] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(mcp1_data_pipe[43]),
        .Q(mcp1_data_delay[43]),
        .R(rxreset322));
FDRE \mcp1_data_delay_reg[44] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(mcp1_data_pipe[44]),
        .Q(mcp1_data_delay[44]),
        .R(rxreset322));
FDRE \mcp1_data_delay_reg[45] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(mcp1_data_pipe[45]),
        .Q(mcp1_data_delay[45]),
        .R(rxreset322));
FDRE \mcp1_data_delay_reg[46] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(mcp1_data_pipe[46]),
        .Q(mcp1_data_delay[46]),
        .R(rxreset322));
FDRE \mcp1_data_delay_reg[47] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(mcp1_data_pipe[47]),
        .Q(mcp1_data_delay[47]),
        .R(rxreset322));
FDRE \mcp1_data_delay_reg[48] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(mcp1_data_pipe[48]),
        .Q(mcp1_data_delay[48]),
        .R(rxreset322));
FDRE \mcp1_data_delay_reg[49] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(mcp1_data_pipe[49]),
        .Q(mcp1_data_delay[49]),
        .R(rxreset322));
FDRE \mcp1_data_delay_reg[50] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(mcp1_data_pipe[50]),
        .Q(mcp1_data_delay[50]),
        .R(rxreset322));
FDRE \mcp1_data_delay_reg[51] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(mcp1_data_pipe[51]),
        .Q(mcp1_data_delay[51]),
        .R(rxreset322));
FDRE \mcp1_data_delay_reg[52] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(mcp1_data_pipe[52]),
        .Q(mcp1_data_delay[52]),
        .R(rxreset322));
FDRE \mcp1_data_delay_reg[53] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(mcp1_data_pipe[53]),
        .Q(mcp1_data_delay[53]),
        .R(rxreset322));
FDRE \mcp1_data_delay_reg[54] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(mcp1_data_pipe[54]),
        .Q(mcp1_data_delay[54]),
        .R(rxreset322));
FDRE \mcp1_data_delay_reg[55] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(mcp1_data_pipe[55]),
        .Q(mcp1_data_delay[55]),
        .R(rxreset322));
FDSE \mcp1_data_delay_reg[56] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(mcp1_data_pipe[56]),
        .Q(mcp1_data_delay[56]),
        .S(rxreset322));
FDRE \mcp1_data_delay_reg[57] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(mcp1_data_pipe[57]),
        .Q(mcp1_data_delay[57]),
        .R(rxreset322));
FDRE \mcp1_data_delay_reg[58] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(mcp1_data_pipe[58]),
        .Q(mcp1_data_delay[58]),
        .R(rxreset322));
FDRE \mcp1_data_delay_reg[59] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(mcp1_data_pipe[59]),
        .Q(mcp1_data_delay[59]),
        .R(rxreset322));
FDRE \mcp1_data_delay_reg[60] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(mcp1_data_pipe[60]),
        .Q(mcp1_data_delay[60]),
        .R(rxreset322));
FDRE \mcp1_data_delay_reg[61] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(mcp1_data_pipe[61]),
        .Q(mcp1_data_delay[61]),
        .R(rxreset322));
FDRE \mcp1_data_delay_reg[62] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(mcp1_data_pipe[62]),
        .Q(mcp1_data_delay[62]),
        .R(rxreset322));
FDRE \mcp1_data_delay_reg[63] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(mcp1_data_pipe[63]),
        .Q(mcp1_data_delay[63]),
        .R(rxreset322));
FDRE \mcp1_data_pipe_reg[0] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[0]),
        .Q(mcp1_data_pipe[0]),
        .R(rxreset322));
FDRE \mcp1_data_pipe_reg[10] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[10]),
        .Q(mcp1_data_pipe[10]),
        .R(rxreset322));
FDRE \mcp1_data_pipe_reg[11] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[11]),
        .Q(mcp1_data_pipe[11]),
        .R(rxreset322));
FDRE \mcp1_data_pipe_reg[12] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[12]),
        .Q(mcp1_data_pipe[12]),
        .R(rxreset322));
FDRE \mcp1_data_pipe_reg[13] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[13]),
        .Q(mcp1_data_pipe[13]),
        .R(rxreset322));
FDRE \mcp1_data_pipe_reg[14] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[14]),
        .Q(mcp1_data_pipe[14]),
        .R(rxreset322));
FDRE \mcp1_data_pipe_reg[15] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[15]),
        .Q(mcp1_data_pipe[15]),
        .R(rxreset322));
FDRE \mcp1_data_pipe_reg[16] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[16]),
        .Q(mcp1_data_pipe[16]),
        .R(rxreset322));
FDRE \mcp1_data_pipe_reg[17] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[17]),
        .Q(mcp1_data_pipe[17]),
        .R(rxreset322));
FDRE \mcp1_data_pipe_reg[18] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[18]),
        .Q(mcp1_data_pipe[18]),
        .R(rxreset322));
FDRE \mcp1_data_pipe_reg[19] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[19]),
        .Q(mcp1_data_pipe[19]),
        .R(rxreset322));
FDRE \mcp1_data_pipe_reg[1] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[1]),
        .Q(mcp1_data_pipe[1]),
        .R(rxreset322));
FDRE \mcp1_data_pipe_reg[20] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[20]),
        .Q(mcp1_data_pipe[20]),
        .R(rxreset322));
FDRE \mcp1_data_pipe_reg[21] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[21]),
        .Q(mcp1_data_pipe[21]),
        .R(rxreset322));
FDRE \mcp1_data_pipe_reg[22] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[22]),
        .Q(mcp1_data_pipe[22]),
        .R(rxreset322));
FDRE \mcp1_data_pipe_reg[23] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[23]),
        .Q(mcp1_data_pipe[23]),
        .R(rxreset322));
FDSE \mcp1_data_pipe_reg[24] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[24]),
        .Q(mcp1_data_pipe[24]),
        .S(rxreset322));
FDRE \mcp1_data_pipe_reg[25] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[25]),
        .Q(mcp1_data_pipe[25]),
        .R(rxreset322));
FDRE \mcp1_data_pipe_reg[26] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[26]),
        .Q(mcp1_data_pipe[26]),
        .R(rxreset322));
FDRE \mcp1_data_pipe_reg[27] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[27]),
        .Q(mcp1_data_pipe[27]),
        .R(rxreset322));
FDRE \mcp1_data_pipe_reg[28] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[28]),
        .Q(mcp1_data_pipe[28]),
        .R(rxreset322));
FDRE \mcp1_data_pipe_reg[29] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[29]),
        .Q(mcp1_data_pipe[29]),
        .R(rxreset322));
FDSE \mcp1_data_pipe_reg[2] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[2]),
        .Q(mcp1_data_pipe[2]),
        .S(rxreset322));
FDRE \mcp1_data_pipe_reg[30] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[30]),
        .Q(mcp1_data_pipe[30]),
        .R(rxreset322));
FDRE \mcp1_data_pipe_reg[31] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[31]),
        .Q(mcp1_data_pipe[31]),
        .R(rxreset322));
FDRE \mcp1_data_pipe_reg[32] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[32]),
        .Q(mcp1_data_pipe[32]),
        .R(rxreset322));
FDRE \mcp1_data_pipe_reg[33] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[33]),
        .Q(mcp1_data_pipe[33]),
        .R(rxreset322));
FDSE \mcp1_data_pipe_reg[34] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[34]),
        .Q(mcp1_data_pipe[34]),
        .S(rxreset322));
FDSE \mcp1_data_pipe_reg[35] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[35]),
        .Q(mcp1_data_pipe[35]),
        .S(rxreset322));
FDSE \mcp1_data_pipe_reg[36] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[36]),
        .Q(mcp1_data_pipe[36]),
        .S(rxreset322));
FDRE \mcp1_data_pipe_reg[37] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[37]),
        .Q(mcp1_data_pipe[37]),
        .R(rxreset322));
FDRE \mcp1_data_pipe_reg[38] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[38]),
        .Q(mcp1_data_pipe[38]),
        .R(rxreset322));
FDSE \mcp1_data_pipe_reg[39] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[39]),
        .Q(mcp1_data_pipe[39]),
        .S(rxreset322));
FDSE \mcp1_data_pipe_reg[3] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[3]),
        .Q(mcp1_data_pipe[3]),
        .S(rxreset322));
FDRE \mcp1_data_pipe_reg[40] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[40]),
        .Q(mcp1_data_pipe[40]),
        .R(rxreset322));
FDRE \mcp1_data_pipe_reg[41] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[41]),
        .Q(mcp1_data_pipe[41]),
        .R(rxreset322));
FDRE \mcp1_data_pipe_reg[42] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[42]),
        .Q(mcp1_data_pipe[42]),
        .R(rxreset322));
FDRE \mcp1_data_pipe_reg[43] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[43]),
        .Q(mcp1_data_pipe[43]),
        .R(rxreset322));
FDRE \mcp1_data_pipe_reg[44] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[44]),
        .Q(mcp1_data_pipe[44]),
        .R(rxreset322));
FDRE \mcp1_data_pipe_reg[45] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[45]),
        .Q(mcp1_data_pipe[45]),
        .R(rxreset322));
FDRE \mcp1_data_pipe_reg[46] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[46]),
        .Q(mcp1_data_pipe[46]),
        .R(rxreset322));
FDRE \mcp1_data_pipe_reg[47] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[47]),
        .Q(mcp1_data_pipe[47]),
        .R(rxreset322));
FDRE \mcp1_data_pipe_reg[48] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[48]),
        .Q(mcp1_data_pipe[48]),
        .R(rxreset322));
FDRE \mcp1_data_pipe_reg[49] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[49]),
        .Q(mcp1_data_pipe[49]),
        .R(rxreset322));
FDSE \mcp1_data_pipe_reg[4] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[4]),
        .Q(mcp1_data_pipe[4]),
        .S(rxreset322));
FDRE \mcp1_data_pipe_reg[50] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[50]),
        .Q(mcp1_data_pipe[50]),
        .R(rxreset322));
FDRE \mcp1_data_pipe_reg[51] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[51]),
        .Q(mcp1_data_pipe[51]),
        .R(rxreset322));
FDRE \mcp1_data_pipe_reg[52] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[52]),
        .Q(mcp1_data_pipe[52]),
        .R(rxreset322));
FDRE \mcp1_data_pipe_reg[53] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[53]),
        .Q(mcp1_data_pipe[53]),
        .R(rxreset322));
FDRE \mcp1_data_pipe_reg[54] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[54]),
        .Q(mcp1_data_pipe[54]),
        .R(rxreset322));
FDRE \mcp1_data_pipe_reg[55] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[55]),
        .Q(mcp1_data_pipe[55]),
        .R(rxreset322));
FDSE \mcp1_data_pipe_reg[56] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[56]),
        .Q(mcp1_data_pipe[56]),
        .S(rxreset322));
FDRE \mcp1_data_pipe_reg[57] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[57]),
        .Q(mcp1_data_pipe[57]),
        .R(rxreset322));
FDRE \mcp1_data_pipe_reg[58] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[58]),
        .Q(mcp1_data_pipe[58]),
        .R(rxreset322));
FDRE \mcp1_data_pipe_reg[59] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[59]),
        .Q(mcp1_data_pipe[59]),
        .R(rxreset322));
FDRE \mcp1_data_pipe_reg[5] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[5]),
        .Q(mcp1_data_pipe[5]),
        .R(rxreset322));
FDRE \mcp1_data_pipe_reg[60] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[60]),
        .Q(mcp1_data_pipe[60]),
        .R(rxreset322));
FDRE \mcp1_data_pipe_reg[61] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[61]),
        .Q(mcp1_data_pipe[61]),
        .R(rxreset322));
FDRE \mcp1_data_pipe_reg[62] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[62]),
        .Q(mcp1_data_pipe[62]),
        .R(rxreset322));
FDRE \mcp1_data_pipe_reg[63] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[63]),
        .Q(mcp1_data_pipe[63]),
        .R(rxreset322));
FDRE \mcp1_data_pipe_reg[6] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[6]),
        .Q(mcp1_data_pipe[6]),
        .R(rxreset322));
FDSE \mcp1_data_pipe_reg[7] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[7]),
        .Q(mcp1_data_pipe[7]),
        .S(rxreset322));
FDRE \mcp1_data_pipe_reg[8] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[8]),
        .Q(mcp1_data_pipe[8]),
        .R(rxreset322));
FDRE \mcp1_data_pipe_reg[9] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(D[9]),
        .Q(mcp1_data_pipe[9]),
        .R(rxreset322));
LUT6 #(
    .INIT(64'hFFFF0B3CF4C30000)) 
     \mcp1_fifo_ctrl_out[0]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(mcp1_ctrl_pipe[0]),
        .I5(mcp1_ctrl_delay[4]),
        .O(\n_0_mcp1_fifo_ctrl_out[0]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF0B3CF4C30000)) 
     \mcp1_fifo_ctrl_out[1]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(mcp1_ctrl_pipe[1]),
        .I5(mcp1_ctrl_delay[5]),
        .O(\n_0_mcp1_fifo_ctrl_out[1]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF0B3CF4C30000)) 
     \mcp1_fifo_ctrl_out[2]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(mcp1_ctrl_pipe[2]),
        .I5(mcp1_ctrl_delay[6]),
        .O(\n_0_mcp1_fifo_ctrl_out[2]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF0B3CF4C30000)) 
     \mcp1_fifo_ctrl_out[3]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(mcp1_ctrl_pipe[3]),
        .I5(mcp1_ctrl_delay[7]),
        .O(\n_0_mcp1_fifo_ctrl_out[3]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC4303BC0000)) 
     \mcp1_fifo_ctrl_out[4]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[1]),
        .I3(mcp1_state[2]),
        .I4(mcp1_ctrl_pipe[0]),
        .I5(mcp1_ctrl_pipe[4]),
        .O(\n_0_mcp1_fifo_ctrl_out[4]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC4303BC0000)) 
     \mcp1_fifo_ctrl_out[5]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[1]),
        .I3(mcp1_state[2]),
        .I4(mcp1_ctrl_pipe[1]),
        .I5(mcp1_ctrl_pipe[5]),
        .O(\n_0_mcp1_fifo_ctrl_out[5]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC4303BC0000)) 
     \mcp1_fifo_ctrl_out[6]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[1]),
        .I3(mcp1_state[2]),
        .I4(mcp1_ctrl_pipe[2]),
        .I5(mcp1_ctrl_pipe[6]),
        .O(\n_0_mcp1_fifo_ctrl_out[6]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC4303BC0000)) 
     \mcp1_fifo_ctrl_out[7]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[1]),
        .I3(mcp1_state[2]),
        .I4(mcp1_ctrl_pipe[3]),
        .I5(mcp1_ctrl_pipe[7]),
        .O(\n_0_mcp1_fifo_ctrl_out[7]_i_1 ));
FDSE \mcp1_fifo_ctrl_out_reg[0] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_ctrl_out[0]_i_1 ),
        .Q(wr_data[64]),
        .S(rxreset322));
FDRE \mcp1_fifo_ctrl_out_reg[1] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_ctrl_out[1]_i_1 ),
        .Q(wr_data[65]),
        .R(rxreset322));
FDRE \mcp1_fifo_ctrl_out_reg[2] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_ctrl_out[2]_i_1 ),
        .Q(wr_data[66]),
        .R(rxreset322));
FDRE \mcp1_fifo_ctrl_out_reg[3] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_ctrl_out[3]_i_1 ),
        .Q(wr_data[67]),
        .R(rxreset322));
FDSE \mcp1_fifo_ctrl_out_reg[4] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_ctrl_out[4]_i_1 ),
        .Q(wr_data[68]),
        .S(rxreset322));
FDRE \mcp1_fifo_ctrl_out_reg[5] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_ctrl_out[5]_i_1 ),
        .Q(wr_data[69]),
        .R(rxreset322));
FDRE \mcp1_fifo_ctrl_out_reg[6] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_ctrl_out[6]_i_1 ),
        .Q(wr_data[70]),
        .R(rxreset322));
FDRE \mcp1_fifo_ctrl_out_reg[7] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_ctrl_out[7]_i_1 ),
        .Q(wr_data[71]),
        .R(rxreset322));
LUT6 #(
    .INIT(64'hFFFF0B3CF4C30000)) 
     \mcp1_fifo_data_out[0]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(mcp1_data_pipe[0]),
        .I5(mcp1_data_delay[32]),
        .O(\n_0_mcp1_fifo_data_out[0]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF0B3CF4C30000)) 
     \mcp1_fifo_data_out[10]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(mcp1_data_pipe[10]),
        .I5(mcp1_data_delay[42]),
        .O(\n_0_mcp1_fifo_data_out[10]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF0B3CF4C30000)) 
     \mcp1_fifo_data_out[11]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(mcp1_data_pipe[11]),
        .I5(mcp1_data_delay[43]),
        .O(\n_0_mcp1_fifo_data_out[11]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF0B3CF4C30000)) 
     \mcp1_fifo_data_out[12]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(mcp1_data_pipe[12]),
        .I5(mcp1_data_delay[44]),
        .O(\n_0_mcp1_fifo_data_out[12]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF0B3CF4C30000)) 
     \mcp1_fifo_data_out[13]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(mcp1_data_pipe[13]),
        .I5(mcp1_data_delay[45]),
        .O(\n_0_mcp1_fifo_data_out[13]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF0B3CF4C30000)) 
     \mcp1_fifo_data_out[14]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(mcp1_data_pipe[14]),
        .I5(mcp1_data_delay[46]),
        .O(\n_0_mcp1_fifo_data_out[14]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF0B3CF4C30000)) 
     \mcp1_fifo_data_out[15]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(mcp1_data_pipe[15]),
        .I5(mcp1_data_delay[47]),
        .O(\n_0_mcp1_fifo_data_out[15]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF0B3CF4C30000)) 
     \mcp1_fifo_data_out[16]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(mcp1_data_pipe[16]),
        .I5(mcp1_data_delay[48]),
        .O(\n_0_mcp1_fifo_data_out[16]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF0B3CF4C30000)) 
     \mcp1_fifo_data_out[17]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(mcp1_data_pipe[17]),
        .I5(mcp1_data_delay[49]),
        .O(\n_0_mcp1_fifo_data_out[17]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF0B3CF4C30000)) 
     \mcp1_fifo_data_out[18]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(mcp1_data_pipe[18]),
        .I5(mcp1_data_delay[50]),
        .O(\n_0_mcp1_fifo_data_out[18]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF0B3CF4C30000)) 
     \mcp1_fifo_data_out[19]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(mcp1_data_pipe[19]),
        .I5(mcp1_data_delay[51]),
        .O(\n_0_mcp1_fifo_data_out[19]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF0B3CF4C30000)) 
     \mcp1_fifo_data_out[1]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(mcp1_data_pipe[1]),
        .I5(mcp1_data_delay[33]),
        .O(\n_0_mcp1_fifo_data_out[1]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF0B3CF4C30000)) 
     \mcp1_fifo_data_out[20]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(mcp1_data_pipe[20]),
        .I5(mcp1_data_delay[52]),
        .O(\n_0_mcp1_fifo_data_out[20]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF0B3CF4C30000)) 
     \mcp1_fifo_data_out[21]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(mcp1_data_pipe[21]),
        .I5(mcp1_data_delay[53]),
        .O(\n_0_mcp1_fifo_data_out[21]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF0B3CF4C30000)) 
     \mcp1_fifo_data_out[22]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(mcp1_data_pipe[22]),
        .I5(mcp1_data_delay[54]),
        .O(\n_0_mcp1_fifo_data_out[22]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF0B3CF4C30000)) 
     \mcp1_fifo_data_out[23]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(mcp1_data_pipe[23]),
        .I5(mcp1_data_delay[55]),
        .O(\n_0_mcp1_fifo_data_out[23]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF0B3CF4C30000)) 
     \mcp1_fifo_data_out[24]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(mcp1_data_pipe[24]),
        .I5(mcp1_data_delay[56]),
        .O(\n_0_mcp1_fifo_data_out[24]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF0B3CF4C30000)) 
     \mcp1_fifo_data_out[25]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(mcp1_data_pipe[25]),
        .I5(mcp1_data_delay[57]),
        .O(\n_0_mcp1_fifo_data_out[25]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF0B3CF4C30000)) 
     \mcp1_fifo_data_out[26]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(mcp1_data_pipe[26]),
        .I5(mcp1_data_delay[58]),
        .O(\n_0_mcp1_fifo_data_out[26]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF0B3CF4C30000)) 
     \mcp1_fifo_data_out[27]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(mcp1_data_pipe[27]),
        .I5(mcp1_data_delay[59]),
        .O(\n_0_mcp1_fifo_data_out[27]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF0B3CF4C30000)) 
     \mcp1_fifo_data_out[28]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(mcp1_data_pipe[28]),
        .I5(mcp1_data_delay[60]),
        .O(\n_0_mcp1_fifo_data_out[28]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF0B3CF4C30000)) 
     \mcp1_fifo_data_out[29]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(mcp1_data_pipe[29]),
        .I5(mcp1_data_delay[61]),
        .O(\n_0_mcp1_fifo_data_out[29]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF0B3CF4C30000)) 
     \mcp1_fifo_data_out[2]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(mcp1_data_pipe[2]),
        .I5(mcp1_data_delay[34]),
        .O(\n_0_mcp1_fifo_data_out[2]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF0B3CF4C30000)) 
     \mcp1_fifo_data_out[30]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(mcp1_data_pipe[30]),
        .I5(mcp1_data_delay[62]),
        .O(\n_0_mcp1_fifo_data_out[30]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF0B3CF4C30000)) 
     \mcp1_fifo_data_out[31]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(mcp1_data_pipe[31]),
        .I5(mcp1_data_delay[63]),
        .O(\n_0_mcp1_fifo_data_out[31]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC4303BC0000)) 
     \mcp1_fifo_data_out[32]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[1]),
        .I3(mcp1_state[2]),
        .I4(mcp1_data_pipe[0]),
        .I5(mcp1_data_pipe[32]),
        .O(\n_0_mcp1_fifo_data_out[32]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC4303BC0000)) 
     \mcp1_fifo_data_out[33]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[1]),
        .I3(mcp1_state[2]),
        .I4(mcp1_data_pipe[1]),
        .I5(mcp1_data_pipe[33]),
        .O(\n_0_mcp1_fifo_data_out[33]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC4303BC0000)) 
     \mcp1_fifo_data_out[34]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[1]),
        .I3(mcp1_state[2]),
        .I4(mcp1_data_pipe[2]),
        .I5(mcp1_data_pipe[34]),
        .O(\n_0_mcp1_fifo_data_out[34]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC4303BC0000)) 
     \mcp1_fifo_data_out[35]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[1]),
        .I3(mcp1_state[2]),
        .I4(mcp1_data_pipe[3]),
        .I5(mcp1_data_pipe[35]),
        .O(\n_0_mcp1_fifo_data_out[35]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC4303BC0000)) 
     \mcp1_fifo_data_out[36]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[1]),
        .I3(mcp1_state[2]),
        .I4(mcp1_data_pipe[4]),
        .I5(mcp1_data_pipe[36]),
        .O(\n_0_mcp1_fifo_data_out[36]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC4303BC0000)) 
     \mcp1_fifo_data_out[37]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[1]),
        .I3(mcp1_state[2]),
        .I4(mcp1_data_pipe[5]),
        .I5(mcp1_data_pipe[37]),
        .O(\n_0_mcp1_fifo_data_out[37]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC4303BC0000)) 
     \mcp1_fifo_data_out[38]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[1]),
        .I3(mcp1_state[2]),
        .I4(mcp1_data_pipe[6]),
        .I5(mcp1_data_pipe[38]),
        .O(\n_0_mcp1_fifo_data_out[38]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC4303BC0000)) 
     \mcp1_fifo_data_out[39]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[1]),
        .I3(mcp1_state[2]),
        .I4(mcp1_data_pipe[7]),
        .I5(mcp1_data_pipe[39]),
        .O(\n_0_mcp1_fifo_data_out[39]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF0B3CF4C30000)) 
     \mcp1_fifo_data_out[3]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(mcp1_data_pipe[3]),
        .I5(mcp1_data_delay[35]),
        .O(\n_0_mcp1_fifo_data_out[3]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC4303BC0000)) 
     \mcp1_fifo_data_out[40]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[1]),
        .I3(mcp1_state[2]),
        .I4(mcp1_data_pipe[8]),
        .I5(mcp1_data_pipe[40]),
        .O(\n_0_mcp1_fifo_data_out[40]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC4303BC0000)) 
     \mcp1_fifo_data_out[41]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[1]),
        .I3(mcp1_state[2]),
        .I4(mcp1_data_pipe[9]),
        .I5(mcp1_data_pipe[41]),
        .O(\n_0_mcp1_fifo_data_out[41]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC4303BC0000)) 
     \mcp1_fifo_data_out[42]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[1]),
        .I3(mcp1_state[2]),
        .I4(mcp1_data_pipe[10]),
        .I5(mcp1_data_pipe[42]),
        .O(\n_0_mcp1_fifo_data_out[42]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC4303BC0000)) 
     \mcp1_fifo_data_out[43]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[1]),
        .I3(mcp1_state[2]),
        .I4(mcp1_data_pipe[11]),
        .I5(mcp1_data_pipe[43]),
        .O(\n_0_mcp1_fifo_data_out[43]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC4303BC0000)) 
     \mcp1_fifo_data_out[44]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[1]),
        .I3(mcp1_state[2]),
        .I4(mcp1_data_pipe[12]),
        .I5(mcp1_data_pipe[44]),
        .O(\n_0_mcp1_fifo_data_out[44]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC4303BC0000)) 
     \mcp1_fifo_data_out[45]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[1]),
        .I3(mcp1_state[2]),
        .I4(mcp1_data_pipe[13]),
        .I5(mcp1_data_pipe[45]),
        .O(\n_0_mcp1_fifo_data_out[45]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC4303BC0000)) 
     \mcp1_fifo_data_out[46]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[1]),
        .I3(mcp1_state[2]),
        .I4(mcp1_data_pipe[14]),
        .I5(mcp1_data_pipe[46]),
        .O(\n_0_mcp1_fifo_data_out[46]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC4303BC0000)) 
     \mcp1_fifo_data_out[47]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[1]),
        .I3(mcp1_state[2]),
        .I4(mcp1_data_pipe[15]),
        .I5(mcp1_data_pipe[47]),
        .O(\n_0_mcp1_fifo_data_out[47]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC4303BC0000)) 
     \mcp1_fifo_data_out[48]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[1]),
        .I3(mcp1_state[2]),
        .I4(mcp1_data_pipe[16]),
        .I5(mcp1_data_pipe[48]),
        .O(\n_0_mcp1_fifo_data_out[48]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC4303BC0000)) 
     \mcp1_fifo_data_out[49]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[1]),
        .I3(mcp1_state[2]),
        .I4(mcp1_data_pipe[17]),
        .I5(mcp1_data_pipe[49]),
        .O(\n_0_mcp1_fifo_data_out[49]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF0B3CF4C30000)) 
     \mcp1_fifo_data_out[4]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(mcp1_data_pipe[4]),
        .I5(mcp1_data_delay[36]),
        .O(\n_0_mcp1_fifo_data_out[4]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC4303BC0000)) 
     \mcp1_fifo_data_out[50]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[1]),
        .I3(mcp1_state[2]),
        .I4(mcp1_data_pipe[18]),
        .I5(mcp1_data_pipe[50]),
        .O(\n_0_mcp1_fifo_data_out[50]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC4303BC0000)) 
     \mcp1_fifo_data_out[51]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[1]),
        .I3(mcp1_state[2]),
        .I4(mcp1_data_pipe[19]),
        .I5(mcp1_data_pipe[51]),
        .O(\n_0_mcp1_fifo_data_out[51]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC4303BC0000)) 
     \mcp1_fifo_data_out[52]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[1]),
        .I3(mcp1_state[2]),
        .I4(mcp1_data_pipe[20]),
        .I5(mcp1_data_pipe[52]),
        .O(\n_0_mcp1_fifo_data_out[52]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC4303BC0000)) 
     \mcp1_fifo_data_out[53]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[1]),
        .I3(mcp1_state[2]),
        .I4(mcp1_data_pipe[21]),
        .I5(mcp1_data_pipe[53]),
        .O(\n_0_mcp1_fifo_data_out[53]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC4303BC0000)) 
     \mcp1_fifo_data_out[54]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[1]),
        .I3(mcp1_state[2]),
        .I4(mcp1_data_pipe[22]),
        .I5(mcp1_data_pipe[54]),
        .O(\n_0_mcp1_fifo_data_out[54]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC4303BC0000)) 
     \mcp1_fifo_data_out[55]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[1]),
        .I3(mcp1_state[2]),
        .I4(mcp1_data_pipe[23]),
        .I5(mcp1_data_pipe[55]),
        .O(\n_0_mcp1_fifo_data_out[55]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC4303BC0000)) 
     \mcp1_fifo_data_out[56]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[1]),
        .I3(mcp1_state[2]),
        .I4(mcp1_data_pipe[24]),
        .I5(mcp1_data_pipe[56]),
        .O(\n_0_mcp1_fifo_data_out[56]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC4303BC0000)) 
     \mcp1_fifo_data_out[57]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[1]),
        .I3(mcp1_state[2]),
        .I4(mcp1_data_pipe[25]),
        .I5(mcp1_data_pipe[57]),
        .O(\n_0_mcp1_fifo_data_out[57]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC4303BC0000)) 
     \mcp1_fifo_data_out[58]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[1]),
        .I3(mcp1_state[2]),
        .I4(mcp1_data_pipe[26]),
        .I5(mcp1_data_pipe[58]),
        .O(\n_0_mcp1_fifo_data_out[58]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC4303BC0000)) 
     \mcp1_fifo_data_out[59]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[1]),
        .I3(mcp1_state[2]),
        .I4(mcp1_data_pipe[27]),
        .I5(mcp1_data_pipe[59]),
        .O(\n_0_mcp1_fifo_data_out[59]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF0B3CF4C30000)) 
     \mcp1_fifo_data_out[5]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(mcp1_data_pipe[5]),
        .I5(mcp1_data_delay[37]),
        .O(\n_0_mcp1_fifo_data_out[5]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC4303BC0000)) 
     \mcp1_fifo_data_out[60]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[1]),
        .I3(mcp1_state[2]),
        .I4(mcp1_data_pipe[28]),
        .I5(mcp1_data_pipe[60]),
        .O(\n_0_mcp1_fifo_data_out[60]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC4303BC0000)) 
     \mcp1_fifo_data_out[61]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[1]),
        .I3(mcp1_state[2]),
        .I4(mcp1_data_pipe[29]),
        .I5(mcp1_data_pipe[61]),
        .O(\n_0_mcp1_fifo_data_out[61]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC4303BC0000)) 
     \mcp1_fifo_data_out[62]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[1]),
        .I3(mcp1_state[2]),
        .I4(mcp1_data_pipe[30]),
        .I5(mcp1_data_pipe[62]),
        .O(\n_0_mcp1_fifo_data_out[62]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFC4303BC0000)) 
     \mcp1_fifo_data_out[63]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[1]),
        .I3(mcp1_state[2]),
        .I4(mcp1_data_pipe[31]),
        .I5(mcp1_data_pipe[63]),
        .O(\n_0_mcp1_fifo_data_out[63]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF0B3CF4C30000)) 
     \mcp1_fifo_data_out[6]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(mcp1_data_pipe[6]),
        .I5(mcp1_data_delay[38]),
        .O(\n_0_mcp1_fifo_data_out[6]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF0B3CF4C30000)) 
     \mcp1_fifo_data_out[7]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(mcp1_data_pipe[7]),
        .I5(mcp1_data_delay[39]),
        .O(\n_0_mcp1_fifo_data_out[7]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF0B3CF4C30000)) 
     \mcp1_fifo_data_out[8]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(mcp1_data_pipe[8]),
        .I5(mcp1_data_delay[40]),
        .O(\n_0_mcp1_fifo_data_out[8]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF0B3CF4C30000)) 
     \mcp1_fifo_data_out[9]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(mcp1_data_pipe[9]),
        .I5(mcp1_data_delay[41]),
        .O(\n_0_mcp1_fifo_data_out[9]_i_1 ));
FDRE \mcp1_fifo_data_out_reg[0] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[0]_i_1 ),
        .Q(wr_data[0]),
        .R(rxreset322));
FDRE \mcp1_fifo_data_out_reg[10] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[10]_i_1 ),
        .Q(wr_data[10]),
        .R(rxreset322));
FDRE \mcp1_fifo_data_out_reg[11] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[11]_i_1 ),
        .Q(wr_data[11]),
        .R(rxreset322));
FDRE \mcp1_fifo_data_out_reg[12] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[12]_i_1 ),
        .Q(wr_data[12]),
        .R(rxreset322));
FDRE \mcp1_fifo_data_out_reg[13] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[13]_i_1 ),
        .Q(wr_data[13]),
        .R(rxreset322));
FDRE \mcp1_fifo_data_out_reg[14] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[14]_i_1 ),
        .Q(wr_data[14]),
        .R(rxreset322));
FDRE \mcp1_fifo_data_out_reg[15] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[15]_i_1 ),
        .Q(wr_data[15]),
        .R(rxreset322));
FDRE \mcp1_fifo_data_out_reg[16] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[16]_i_1 ),
        .Q(wr_data[16]),
        .R(rxreset322));
FDRE \mcp1_fifo_data_out_reg[17] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[17]_i_1 ),
        .Q(wr_data[17]),
        .R(rxreset322));
FDRE \mcp1_fifo_data_out_reg[18] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[18]_i_1 ),
        .Q(wr_data[18]),
        .R(rxreset322));
FDRE \mcp1_fifo_data_out_reg[19] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[19]_i_1 ),
        .Q(wr_data[19]),
        .R(rxreset322));
FDRE \mcp1_fifo_data_out_reg[1] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[1]_i_1 ),
        .Q(wr_data[1]),
        .R(rxreset322));
FDRE \mcp1_fifo_data_out_reg[20] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[20]_i_1 ),
        .Q(wr_data[20]),
        .R(rxreset322));
FDRE \mcp1_fifo_data_out_reg[21] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[21]_i_1 ),
        .Q(wr_data[21]),
        .R(rxreset322));
FDRE \mcp1_fifo_data_out_reg[22] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[22]_i_1 ),
        .Q(wr_data[22]),
        .R(rxreset322));
FDRE \mcp1_fifo_data_out_reg[23] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[23]_i_1 ),
        .Q(wr_data[23]),
        .R(rxreset322));
FDSE \mcp1_fifo_data_out_reg[24] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[24]_i_1 ),
        .Q(wr_data[24]),
        .S(rxreset322));
FDRE \mcp1_fifo_data_out_reg[25] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[25]_i_1 ),
        .Q(wr_data[25]),
        .R(rxreset322));
FDRE \mcp1_fifo_data_out_reg[26] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[26]_i_1 ),
        .Q(wr_data[26]),
        .R(rxreset322));
FDRE \mcp1_fifo_data_out_reg[27] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[27]_i_1 ),
        .Q(wr_data[27]),
        .R(rxreset322));
FDRE \mcp1_fifo_data_out_reg[28] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[28]_i_1 ),
        .Q(wr_data[28]),
        .R(rxreset322));
FDRE \mcp1_fifo_data_out_reg[29] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[29]_i_1 ),
        .Q(wr_data[29]),
        .R(rxreset322));
FDSE \mcp1_fifo_data_out_reg[2] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[2]_i_1 ),
        .Q(wr_data[2]),
        .S(rxreset322));
FDRE \mcp1_fifo_data_out_reg[30] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[30]_i_1 ),
        .Q(wr_data[30]),
        .R(rxreset322));
FDRE \mcp1_fifo_data_out_reg[31] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[31]_i_1 ),
        .Q(wr_data[31]),
        .R(rxreset322));
FDRE \mcp1_fifo_data_out_reg[32] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[32]_i_1 ),
        .Q(wr_data[32]),
        .R(rxreset322));
FDRE \mcp1_fifo_data_out_reg[33] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[33]_i_1 ),
        .Q(wr_data[33]),
        .R(rxreset322));
FDSE \mcp1_fifo_data_out_reg[34] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[34]_i_1 ),
        .Q(wr_data[34]),
        .S(rxreset322));
FDSE \mcp1_fifo_data_out_reg[35] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[35]_i_1 ),
        .Q(wr_data[35]),
        .S(rxreset322));
FDSE \mcp1_fifo_data_out_reg[36] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[36]_i_1 ),
        .Q(wr_data[36]),
        .S(rxreset322));
FDRE \mcp1_fifo_data_out_reg[37] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[37]_i_1 ),
        .Q(wr_data[37]),
        .R(rxreset322));
FDRE \mcp1_fifo_data_out_reg[38] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[38]_i_1 ),
        .Q(wr_data[38]),
        .R(rxreset322));
FDSE \mcp1_fifo_data_out_reg[39] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[39]_i_1 ),
        .Q(wr_data[39]),
        .S(rxreset322));
FDSE \mcp1_fifo_data_out_reg[3] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[3]_i_1 ),
        .Q(wr_data[3]),
        .S(rxreset322));
FDRE \mcp1_fifo_data_out_reg[40] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[40]_i_1 ),
        .Q(wr_data[40]),
        .R(rxreset322));
FDRE \mcp1_fifo_data_out_reg[41] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[41]_i_1 ),
        .Q(wr_data[41]),
        .R(rxreset322));
FDRE \mcp1_fifo_data_out_reg[42] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[42]_i_1 ),
        .Q(wr_data[42]),
        .R(rxreset322));
FDRE \mcp1_fifo_data_out_reg[43] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[43]_i_1 ),
        .Q(wr_data[43]),
        .R(rxreset322));
FDRE \mcp1_fifo_data_out_reg[44] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[44]_i_1 ),
        .Q(wr_data[44]),
        .R(rxreset322));
FDRE \mcp1_fifo_data_out_reg[45] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[45]_i_1 ),
        .Q(wr_data[45]),
        .R(rxreset322));
FDRE \mcp1_fifo_data_out_reg[46] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[46]_i_1 ),
        .Q(wr_data[46]),
        .R(rxreset322));
FDRE \mcp1_fifo_data_out_reg[47] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[47]_i_1 ),
        .Q(wr_data[47]),
        .R(rxreset322));
FDRE \mcp1_fifo_data_out_reg[48] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[48]_i_1 ),
        .Q(wr_data[48]),
        .R(rxreset322));
FDRE \mcp1_fifo_data_out_reg[49] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[49]_i_1 ),
        .Q(wr_data[49]),
        .R(rxreset322));
FDSE \mcp1_fifo_data_out_reg[4] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[4]_i_1 ),
        .Q(wr_data[4]),
        .S(rxreset322));
FDRE \mcp1_fifo_data_out_reg[50] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[50]_i_1 ),
        .Q(wr_data[50]),
        .R(rxreset322));
FDRE \mcp1_fifo_data_out_reg[51] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[51]_i_1 ),
        .Q(wr_data[51]),
        .R(rxreset322));
FDRE \mcp1_fifo_data_out_reg[52] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[52]_i_1 ),
        .Q(wr_data[52]),
        .R(rxreset322));
FDRE \mcp1_fifo_data_out_reg[53] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[53]_i_1 ),
        .Q(wr_data[53]),
        .R(rxreset322));
FDRE \mcp1_fifo_data_out_reg[54] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[54]_i_1 ),
        .Q(wr_data[54]),
        .R(rxreset322));
FDRE \mcp1_fifo_data_out_reg[55] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[55]_i_1 ),
        .Q(wr_data[55]),
        .R(rxreset322));
FDSE \mcp1_fifo_data_out_reg[56] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[56]_i_1 ),
        .Q(wr_data[56]),
        .S(rxreset322));
FDRE \mcp1_fifo_data_out_reg[57] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[57]_i_1 ),
        .Q(wr_data[57]),
        .R(rxreset322));
FDRE \mcp1_fifo_data_out_reg[58] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[58]_i_1 ),
        .Q(wr_data[58]),
        .R(rxreset322));
FDRE \mcp1_fifo_data_out_reg[59] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[59]_i_1 ),
        .Q(wr_data[59]),
        .R(rxreset322));
FDRE \mcp1_fifo_data_out_reg[5] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[5]_i_1 ),
        .Q(wr_data[5]),
        .R(rxreset322));
FDRE \mcp1_fifo_data_out_reg[60] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[60]_i_1 ),
        .Q(wr_data[60]),
        .R(rxreset322));
FDRE \mcp1_fifo_data_out_reg[61] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[61]_i_1 ),
        .Q(wr_data[61]),
        .R(rxreset322));
FDRE \mcp1_fifo_data_out_reg[62] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[62]_i_1 ),
        .Q(wr_data[62]),
        .R(rxreset322));
FDRE \mcp1_fifo_data_out_reg[63] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[63]_i_1 ),
        .Q(wr_data[63]),
        .R(rxreset322));
FDRE \mcp1_fifo_data_out_reg[6] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[6]_i_1 ),
        .Q(wr_data[6]),
        .R(rxreset322));
FDSE \mcp1_fifo_data_out_reg[7] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[7]_i_1 ),
        .Q(wr_data[7]),
        .S(rxreset322));
FDRE \mcp1_fifo_data_out_reg[8] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[8]_i_1 ),
        .Q(wr_data[8]),
        .R(rxreset322));
FDRE \mcp1_fifo_data_out_reg[9] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_fifo_data_out[9]_i_1 ),
        .Q(wr_data[9]),
        .R(rxreset322));
FDRE \mcp1_input_is_idle_reg[0] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(input_is_idle_comb[0]),
        .Q(\n_0_mcp1_input_is_idle_reg[0] ),
        .R(rxreset322));
FDRE \mcp1_input_is_idle_reg[1] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(input_is_idle_comb[1]),
        .Q(\n_0_mcp1_input_is_idle_reg[1] ),
        .R(rxreset322));
FDSE \mcp1_input_is_seq_reg[0] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(input_is_seq_comb[0]),
        .Q(\n_0_mcp1_input_is_seq_reg[0] ),
        .S(rxreset322));
FDSE \mcp1_input_is_seq_reg[1] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(input_is_seq_comb[1]),
        .Q(\n_0_mcp1_input_is_seq_reg[1] ),
        .S(rxreset322));
FDRE mcp1_input_was_idle_reg
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_input_is_idle_reg[1] ),
        .Q(mcp1_input_was_idle),
        .R(rxreset322));
FDRE mcp1_input_was_seq_reg
       (.C(rxusrclk2),
        .CE(I25),
        .D(\n_0_mcp1_input_is_seq_reg[1] ),
        .Q(mcp1_input_was_seq),
        .R(rxreset322));
LUT6 #(
    .INIT(64'hCC08CC08CC0BCC08)) 
     \mcp1_state[0]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_4 ),
        .I1(mcp1_state[2]),
        .I2(mcp1_state[1]),
        .I3(mcp1_state[0]),
        .I4(\n_0_mcp1_state[2]_i_2 ),
        .I5(\n_0_mcp1_state[2]_i_3 ),
        .O(next_state[0]));
LUT6 #(
    .INIT(64'hCCCCCCCC0000888B)) 
     \mcp1_state[1]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_4 ),
        .I1(mcp1_state[2]),
        .I2(\n_0_mcp1_state[1]_i_2__0 ),
        .I3(\n_0_mcp1_state[2]_i_2 ),
        .I4(mcp1_state[0]),
        .I5(mcp1_state[1]),
        .O(next_state[1]));
LUT2 #(
    .INIT(4'h7)) 
     \mcp1_state[1]_i_2__0 
       (.I0(I25),
        .I1(status),
        .O(\n_0_mcp1_state[1]_i_2__0 ));
LUT6 #(
    .INIT(64'hFFAFF0F0FFAFFCF0)) 
     \mcp1_state[2]_i_1 
       (.I0(\n_0_mcp1_state[2]_i_2 ),
        .I1(\n_0_mcp1_state[2]_i_3 ),
        .I2(mcp1_state[1]),
        .I3(mcp1_state[2]),
        .I4(mcp1_state[0]),
        .I5(\n_0_mcp1_state[2]_i_4 ),
        .O(next_state[2]));
LUT4 #(
    .INIT(16'h0777)) 
     \mcp1_state[2]_i_2 
       (.I0(mcp1_input_was_seq),
        .I1(\n_0_mcp1_input_is_seq_reg[0] ),
        .I2(mcp1_input_was_idle),
        .I3(\n_0_mcp1_input_is_idle_reg[0] ),
        .O(\n_0_mcp1_state[2]_i_2 ));
LUT6 #(
    .INIT(64'h77777FFF7FFF7FFF)) 
     \mcp1_state[2]_i_3 
       (.I0(status),
        .I1(I25),
        .I2(\n_0_mcp1_input_is_idle_reg[0] ),
        .I3(\n_0_mcp1_input_is_idle_reg[1] ),
        .I4(\n_0_mcp1_input_is_seq_reg[0] ),
        .I5(\n_0_mcp1_input_is_seq_reg[1] ),
        .O(\n_0_mcp1_state[2]_i_3 ));
LUT6 #(
    .INIT(64'h0080888800800080)) 
     \mcp1_state[2]_i_4 
       (.I0(status),
        .I1(I25),
        .I2(\n_0_mcp1_input_is_idle_reg[1] ),
        .I3(\n_0_mcp1_input_is_idle_reg[0] ),
        .I4(\n_0_mcp1_input_is_seq_reg[0] ),
        .I5(\n_0_mcp1_input_is_seq_reg[1] ),
        .O(\n_0_mcp1_state[2]_i_4 ));
FDRE \mcp1_state_reg[0] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(next_state[0]),
        .Q(mcp1_state[0]),
        .R(rxreset322));
FDRE \mcp1_state_reg[1] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(next_state[1]),
        .Q(mcp1_state[1]),
        .R(rxreset322));
FDRE \mcp1_state_reg[2] 
       (.C(rxusrclk2),
        .CE(I25),
        .D(next_state[2]),
        .Q(mcp1_state[2]),
        .R(rxreset322));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_seq_detect seq_detect_i0
       (.D(input_is_seq_comb[0]),
        .I19(I19),
        .I20(I20),
        .I21(I21));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_seq_detect_32 seq_detect_i1
       (.D(input_is_seq_comb[1]),
        .I22(I22),
        .I23(I23),
        .I24(I24));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_idle_detect" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_idle_detect
   (p_2_in0_in,
    I1,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9);
  output p_2_in0_in;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;

  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire n_0_muxcy_i3;
  wire n_0_muxcy_i7;
  wire p_2_in0_in;
  wire [2:0]NLW_muxcy_i0_CARRY4_CO_UNCONNECTED;
  wire [3:0]NLW_muxcy_i0_CARRY4_O_UNCONNECTED;
  wire [2:0]NLW_muxcy_i4_CARRY4_CO_UNCONNECTED;
  wire [3:0]NLW_muxcy_i4_CARRY4_O_UNCONNECTED;
  wire [3:1]NLW_muxcy_i8_CARRY4_CO_UNCONNECTED;
  wire [3:1]NLW_muxcy_i8_CARRY4_DI_UNCONNECTED;
  wire [3:0]NLW_muxcy_i8_CARRY4_O_UNCONNECTED;
  wire [3:1]NLW_muxcy_i8_CARRY4_S_UNCONNECTED;

(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 muxcy_i0_CARRY4
       (.CI(1'b0),
        .CO({n_0_muxcy_i3,NLW_muxcy_i0_CARRY4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_muxcy_i0_CARRY4_O_UNCONNECTED[3:0]),
        .S({I4,I3,I2,I1}));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 muxcy_i4_CARRY4
       (.CI(n_0_muxcy_i3),
        .CO({n_0_muxcy_i7,NLW_muxcy_i4_CARRY4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_muxcy_i4_CARRY4_O_UNCONNECTED[3:0]),
        .S({I8,I7,I6,I5}));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 muxcy_i8_CARRY4
       (.CI(n_0_muxcy_i7),
        .CO({NLW_muxcy_i8_CARRY4_CO_UNCONNECTED[3:1],p_2_in0_in}),
        .CYINIT(1'b0),
        .DI({NLW_muxcy_i8_CARRY4_DI_UNCONNECTED[3:1],1'b0}),
        .O(NLW_muxcy_i8_CARRY4_O_UNCONNECTED[3:0]),
        .S({NLW_muxcy_i8_CARRY4_S_UNCONNECTED[3:1],I9}));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_idle_detect" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_idle_detect_29
   (p_2_in,
    I1,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9);
  output p_2_in;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;

  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire n_0_muxcy_i3;
  wire n_0_muxcy_i7;
  wire p_2_in;
  wire [2:0]NLW_muxcy_i0_CARRY4_CO_UNCONNECTED;
  wire [3:0]NLW_muxcy_i0_CARRY4_O_UNCONNECTED;
  wire [2:0]NLW_muxcy_i4_CARRY4_CO_UNCONNECTED;
  wire [3:0]NLW_muxcy_i4_CARRY4_O_UNCONNECTED;
  wire [3:1]NLW_muxcy_i8_CARRY4_CO_UNCONNECTED;
  wire [3:1]NLW_muxcy_i8_CARRY4_DI_UNCONNECTED;
  wire [3:0]NLW_muxcy_i8_CARRY4_O_UNCONNECTED;
  wire [3:1]NLW_muxcy_i8_CARRY4_S_UNCONNECTED;

(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 muxcy_i0_CARRY4
       (.CI(1'b0),
        .CO({n_0_muxcy_i3,NLW_muxcy_i0_CARRY4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_muxcy_i0_CARRY4_O_UNCONNECTED[3:0]),
        .S({I4,I3,I2,I1}));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 muxcy_i4_CARRY4
       (.CI(n_0_muxcy_i3),
        .CO({n_0_muxcy_i7,NLW_muxcy_i4_CARRY4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_muxcy_i4_CARRY4_O_UNCONNECTED[3:0]),
        .S({I8,I7,I6,I5}));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 muxcy_i8_CARRY4
       (.CI(n_0_muxcy_i7),
        .CO({NLW_muxcy_i8_CARRY4_CO_UNCONNECTED[3:1],p_2_in}),
        .CYINIT(1'b0),
        .DI({NLW_muxcy_i8_CARRY4_DI_UNCONNECTED[3:1],1'b0}),
        .O(NLW_muxcy_i8_CARRY4_O_UNCONNECTED[3:0]),
        .S({NLW_muxcy_i8_CARRY4_S_UNCONNECTED[3:1],I9}));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_idle_detect" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_idle_detect_30
   (D,
    I1,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9);
  output [0:0]D;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;

  wire [0:0]D;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire n_0_muxcy_i3;
  wire n_0_muxcy_i7;
  wire [2:0]NLW_muxcy_i0_CARRY4_CO_UNCONNECTED;
  wire [3:0]NLW_muxcy_i0_CARRY4_O_UNCONNECTED;
  wire [2:0]NLW_muxcy_i4_CARRY4_CO_UNCONNECTED;
  wire [3:0]NLW_muxcy_i4_CARRY4_O_UNCONNECTED;
  wire [3:1]NLW_muxcy_i8_CARRY4_CO_UNCONNECTED;
  wire [3:1]NLW_muxcy_i8_CARRY4_DI_UNCONNECTED;
  wire [3:0]NLW_muxcy_i8_CARRY4_O_UNCONNECTED;
  wire [3:1]NLW_muxcy_i8_CARRY4_S_UNCONNECTED;

(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 muxcy_i0_CARRY4
       (.CI(1'b0),
        .CO({n_0_muxcy_i3,NLW_muxcy_i0_CARRY4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_muxcy_i0_CARRY4_O_UNCONNECTED[3:0]),
        .S({I4,I3,I2,I1}));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 muxcy_i4_CARRY4
       (.CI(n_0_muxcy_i3),
        .CO({n_0_muxcy_i7,NLW_muxcy_i4_CARRY4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_muxcy_i4_CARRY4_O_UNCONNECTED[3:0]),
        .S({I8,I7,I6,I5}));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 muxcy_i8_CARRY4
       (.CI(n_0_muxcy_i7),
        .CO({NLW_muxcy_i8_CARRY4_CO_UNCONNECTED[3:1],D}),
        .CYINIT(1'b0),
        .DI({NLW_muxcy_i8_CARRY4_DI_UNCONNECTED[3:1],1'b0}),
        .O(NLW_muxcy_i8_CARRY4_O_UNCONNECTED[3:0]),
        .S({NLW_muxcy_i8_CARRY4_S_UNCONNECTED[3:1],I9}));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_idle_detect" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_idle_detect_31
   (D,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18);
  output [0:0]D;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input I17;
  input I18;

  wire [0:0]D;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire n_0_muxcy_i3;
  wire n_0_muxcy_i7;
  wire [2:0]NLW_muxcy_i0_CARRY4_CO_UNCONNECTED;
  wire [3:0]NLW_muxcy_i0_CARRY4_O_UNCONNECTED;
  wire [2:0]NLW_muxcy_i4_CARRY4_CO_UNCONNECTED;
  wire [3:0]NLW_muxcy_i4_CARRY4_O_UNCONNECTED;
  wire [3:1]NLW_muxcy_i8_CARRY4_CO_UNCONNECTED;
  wire [3:1]NLW_muxcy_i8_CARRY4_DI_UNCONNECTED;
  wire [3:0]NLW_muxcy_i8_CARRY4_O_UNCONNECTED;
  wire [3:1]NLW_muxcy_i8_CARRY4_S_UNCONNECTED;

(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 muxcy_i0_CARRY4
       (.CI(1'b0),
        .CO({n_0_muxcy_i3,NLW_muxcy_i0_CARRY4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_muxcy_i0_CARRY4_O_UNCONNECTED[3:0]),
        .S({I13,I12,I11,I10}));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 muxcy_i4_CARRY4
       (.CI(n_0_muxcy_i3),
        .CO({n_0_muxcy_i7,NLW_muxcy_i4_CARRY4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_muxcy_i4_CARRY4_O_UNCONNECTED[3:0]),
        .S({I17,I16,I15,I14}));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 muxcy_i8_CARRY4
       (.CI(n_0_muxcy_i7),
        .CO({NLW_muxcy_i8_CARRY4_CO_UNCONNECTED[3:1],D}),
        .CYINIT(1'b0),
        .DI({NLW_muxcy_i8_CARRY4_DI_UNCONNECTED[3:1],1'b0}),
        .O(NLW_muxcy_i8_CARRY4_O_UNCONNECTED[3:0]),
        .S({NLW_muxcy_i8_CARRY4_S_UNCONNECTED[3:1],I18}));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_idle_insert" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_idle_insert
   (rxphy_ts_align,
    O1,
    xgmii_rxd,
    xgmii_rxc,
    reset,
    clk156,
    rd_data,
    can_insert_rd,
    empty,
    out,
    pcs_loopback_core_int,
    I27);
  output rxphy_ts_align;
  output O1;
  output [63:0]xgmii_rxd;
  output [7:0]xgmii_rxc;
  input reset;
  input clk156;
  input [71:0]rd_data;
  input can_insert_rd;
  input empty;
  input [63:0]out;
  input pcs_loopback_core_int;
  input [7:0]I27;

  wire [7:0]I27;
  wire O1;
  wire can_insert_rd;
  wire clk156;
  wire data_out1;
  wire empty;
  wire [7:4]fifo_ctrl_delay;
  wire [63:32]fifo_data_delay;
  wire [0:0]jam_idle;
  wire local_fault;
  wire n_0_asynch_fifo_i_i_3__0;
  wire \n_0_ctrl_out[0]_i_1 ;
  wire \n_0_ctrl_out[1]_i_1 ;
  wire \n_0_ctrl_out[2]_i_1 ;
  wire \n_0_ctrl_out[3]_i_1 ;
  wire \n_0_ctrl_out[4]_i_1 ;
  wire \n_0_ctrl_out[5]_i_1 ;
  wire \n_0_ctrl_out[5]_i_2 ;
  wire \n_0_ctrl_out[6]_i_1 ;
  wire \n_0_ctrl_out[6]_i_2 ;
  wire \n_0_ctrl_out[7]_i_1 ;
  wire \n_0_ctrl_out[7]_i_2 ;
  wire \n_0_data_out[0]_i_1 ;
  wire \n_0_data_out[10]_i_1 ;
  wire \n_0_data_out[11]_i_1 ;
  wire \n_0_data_out[12]_i_1 ;
  wire \n_0_data_out[13]_i_1 ;
  wire \n_0_data_out[14]_i_1 ;
  wire \n_0_data_out[15]_i_1 ;
  wire \n_0_data_out[16]_i_1 ;
  wire \n_0_data_out[17]_i_1 ;
  wire \n_0_data_out[18]_i_1 ;
  wire \n_0_data_out[19]_i_1 ;
  wire \n_0_data_out[1]_i_1 ;
  wire \n_0_data_out[20]_i_1 ;
  wire \n_0_data_out[21]_i_1 ;
  wire \n_0_data_out[22]_i_1 ;
  wire \n_0_data_out[23]_i_1 ;
  wire \n_0_data_out[24]_i_1 ;
  wire \n_0_data_out[25]_i_1 ;
  wire \n_0_data_out[26]_i_1 ;
  wire \n_0_data_out[26]_i_2 ;
  wire \n_0_data_out[27]_i_1 ;
  wire \n_0_data_out[28]_i_1 ;
  wire \n_0_data_out[29]_i_1 ;
  wire \n_0_data_out[2]_i_1 ;
  wire \n_0_data_out[30]_i_1 ;
  wire \n_0_data_out[31]_i_1 ;
  wire \n_0_data_out[31]_i_2 ;
  wire \n_0_data_out[31]_i_3 ;
  wire \n_0_data_out[31]_i_4 ;
  wire \n_0_data_out[32]_i_1 ;
  wire \n_0_data_out[33]_i_1 ;
  wire \n_0_data_out[33]_i_2 ;
  wire \n_0_data_out[34]_i_1 ;
  wire \n_0_data_out[34]_i_2 ;
  wire \n_0_data_out[35]_i_1 ;
  wire \n_0_data_out[35]_i_2 ;
  wire \n_0_data_out[36]_i_1 ;
  wire \n_0_data_out[36]_i_2 ;
  wire \n_0_data_out[37]_i_1 ;
  wire \n_0_data_out[37]_i_2 ;
  wire \n_0_data_out[38]_i_1 ;
  wire \n_0_data_out[38]_i_2 ;
  wire \n_0_data_out[39]_i_1 ;
  wire \n_0_data_out[39]_i_3 ;
  wire \n_0_data_out[39]_i_4 ;
  wire \n_0_data_out[3]_i_1 ;
  wire \n_0_data_out[40]_i_1 ;
  wire \n_0_data_out[41]_i_1 ;
  wire \n_0_data_out[41]_i_2 ;
  wire \n_0_data_out[42]_i_1 ;
  wire \n_0_data_out[42]_i_2 ;
  wire \n_0_data_out[43]_i_1 ;
  wire \n_0_data_out[43]_i_2 ;
  wire \n_0_data_out[44]_i_1 ;
  wire \n_0_data_out[44]_i_2 ;
  wire \n_0_data_out[45]_i_1 ;
  wire \n_0_data_out[45]_i_2 ;
  wire \n_0_data_out[46]_i_1 ;
  wire \n_0_data_out[46]_i_2 ;
  wire \n_0_data_out[47]_i_1 ;
  wire \n_0_data_out[47]_i_2 ;
  wire \n_0_data_out[48]_i_1 ;
  wire \n_0_data_out[48]_i_2 ;
  wire \n_0_data_out[48]_i_3 ;
  wire \n_0_data_out[48]_i_4 ;
  wire \n_0_data_out[49]_i_1 ;
  wire \n_0_data_out[49]_i_2 ;
  wire \n_0_data_out[4]_i_1 ;
  wire \n_0_data_out[50]_i_1 ;
  wire \n_0_data_out[50]_i_2 ;
  wire \n_0_data_out[51]_i_1 ;
  wire \n_0_data_out[51]_i_2 ;
  wire \n_0_data_out[52]_i_1 ;
  wire \n_0_data_out[52]_i_2 ;
  wire \n_0_data_out[53]_i_1 ;
  wire \n_0_data_out[53]_i_2 ;
  wire \n_0_data_out[54]_i_1 ;
  wire \n_0_data_out[54]_i_2 ;
  wire \n_0_data_out[55]_i_1 ;
  wire \n_0_data_out[55]_i_2 ;
  wire \n_0_data_out[56]_i_1 ;
  wire \n_0_data_out[56]_i_2 ;
  wire \n_0_data_out[57]_i_1 ;
  wire \n_0_data_out[57]_i_2 ;
  wire \n_0_data_out[58]_i_1 ;
  wire \n_0_data_out[58]_i_2 ;
  wire \n_0_data_out[58]_i_3 ;
  wire \n_0_data_out[59]_i_1 ;
  wire \n_0_data_out[59]_i_2 ;
  wire \n_0_data_out[5]_i_1 ;
  wire \n_0_data_out[60]_i_1 ;
  wire \n_0_data_out[60]_i_2 ;
  wire \n_0_data_out[61]_i_1 ;
  wire \n_0_data_out[61]_i_2 ;
  wire \n_0_data_out[62]_i_1 ;
  wire \n_0_data_out[62]_i_2 ;
  wire \n_0_data_out[63]_i_1 ;
  wire \n_0_data_out[63]_i_2 ;
  wire \n_0_data_out[63]_i_3 ;
  wire \n_0_data_out[6]_i_1 ;
  wire \n_0_data_out[7]_i_1 ;
  wire \n_0_data_out[8]_i_1 ;
  wire \n_0_data_out[9]_i_1 ;
  wire n_0_local_fault_i_1;
  wire n_0_muxcy_i0_i_1__3;
  wire n_0_muxcy_i0_i_1__4;
  wire n_0_muxcy_i1_i_1__3;
  wire n_0_muxcy_i1_i_1__4;
  wire n_0_muxcy_i2_i_1__3;
  wire n_0_muxcy_i2_i_1__4;
  wire n_0_muxcy_i3_i_1__1;
  wire n_0_muxcy_i3_i_1__2;
  wire n_0_muxcy_i4_i_1__1;
  wire n_0_muxcy_i4_i_1__2;
  wire n_0_muxcy_i5_i_1__1;
  wire n_0_muxcy_i5_i_1__2;
  wire n_0_muxcy_i6_i_1__1;
  wire n_0_muxcy_i6_i_1__2;
  wire n_0_muxcy_i7_i_1__1;
  wire n_0_muxcy_i7_i_1__2;
  wire n_0_muxcy_i8_i_1__1;
  wire n_0_muxcy_i8_i_1__2;
  wire \n_0_state[0]_i_1 ;
  wire \n_0_state[0]_i_2 ;
  wire \n_0_state[0]_i_3__1 ;
  wire \n_0_state[0]_i_4__0 ;
  wire \n_0_state[0]_i_5 ;
  wire \n_0_state[1]_i_1 ;
  wire \n_0_state[1]_i_2 ;
  wire \n_0_state[2]_i_1 ;
  wire \n_0_state[2]_i_3 ;
  wire \n_0_state[2]_i_4 ;
  wire \n_0_state[2]_i_5 ;
  wire next_state0;
  wire [63:0]out;
  wire p_2_in;
  wire p_2_in0_in;
  wire pcs_loopback_core_int;
  wire [71:0]rd_data;
  wire reset;
  wire rxphy_ts_align;
  wire [2:0]state;
  wire twist1_out;
  wire [7:0]xgmii_rxc;
  wire [7:0]xgmii_rxc_ebuff;
  wire [63:0]xgmii_rxd;
  wire [63:0]xgmii_rxd_ebuff;

(* SOFT_HLUTNM = "soft_lutpair415" *) 
   LUT5 #(
    .INIT(32'h0000FBDD)) 
     asynch_fifo_i_i_2__0
       (.I0(state[1]),
        .I1(state[0]),
        .I2(n_0_asynch_fifo_i_i_3__0),
        .I3(state[2]),
        .I4(local_fault),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair416" *) 
   LUT5 #(
    .INIT(32'hFF1FFFFF)) 
     asynch_fifo_i_i_3__0
       (.I0(\n_0_state[0]_i_3__1 ),
        .I1(p_2_in0_in),
        .I2(state[0]),
        .I3(state[1]),
        .I4(can_insert_rd),
        .O(n_0_asynch_fifo_i_i_3__0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE2)) 
     \ctrl_out[0]_i_1 
       (.I0(rd_data[64]),
        .I1(twist1_out),
        .I2(fifo_ctrl_delay[4]),
        .I3(data_out1),
        .I4(empty),
        .I5(jam_idle),
        .O(\n_0_ctrl_out[0]_i_1 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAFAEE)) 
     \ctrl_out[1]_i_1 
       (.I0(\n_0_data_out[26]_i_2 ),
        .I1(rd_data[65]),
        .I2(fifo_ctrl_delay[5]),
        .I3(twist1_out),
        .I4(local_fault),
        .I5(reset),
        .O(\n_0_ctrl_out[1]_i_1 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAFAEE)) 
     \ctrl_out[2]_i_1 
       (.I0(\n_0_data_out[26]_i_2 ),
        .I1(rd_data[66]),
        .I2(fifo_ctrl_delay[6]),
        .I3(twist1_out),
        .I4(local_fault),
        .I5(reset),
        .O(\n_0_ctrl_out[2]_i_1 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAFAEE)) 
     \ctrl_out[3]_i_1 
       (.I0(\n_0_data_out[26]_i_2 ),
        .I1(rd_data[67]),
        .I2(fifo_ctrl_delay[7]),
        .I3(twist1_out),
        .I4(local_fault),
        .I5(reset),
        .O(\n_0_ctrl_out[3]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFF8FFF888)) 
     \ctrl_out[4]_i_1 
       (.I0(\n_0_data_out[39]_i_4 ),
        .I1(\n_0_data_out[63]_i_2 ),
        .I2(rd_data[64]),
        .I3(twist1_out),
        .I4(rd_data[68]),
        .I5(\n_0_data_out[34]_i_2 ),
        .O(\n_0_ctrl_out[4]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
     \ctrl_out[5]_i_1 
       (.I0(reset),
        .I1(state[0]),
        .I2(state[2]),
        .I3(local_fault),
        .I4(\n_0_data_out[58]_i_2 ),
        .I5(\n_0_ctrl_out[5]_i_2 ),
        .O(\n_0_ctrl_out[5]_i_1 ));
LUT6 #(
    .INIT(64'h000000000000FCEE)) 
     \ctrl_out[5]_i_2 
       (.I0(rd_data[69]),
        .I1(empty),
        .I2(rd_data[65]),
        .I3(twist1_out),
        .I4(local_fault),
        .I5(reset),
        .O(\n_0_ctrl_out[5]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
     \ctrl_out[6]_i_1 
       (.I0(reset),
        .I1(state[0]),
        .I2(state[2]),
        .I3(local_fault),
        .I4(\n_0_data_out[58]_i_2 ),
        .I5(\n_0_ctrl_out[6]_i_2 ),
        .O(\n_0_ctrl_out[6]_i_1 ));
LUT6 #(
    .INIT(64'h000000000000FCEE)) 
     \ctrl_out[6]_i_2 
       (.I0(rd_data[70]),
        .I1(empty),
        .I2(rd_data[66]),
        .I3(twist1_out),
        .I4(local_fault),
        .I5(reset),
        .O(\n_0_ctrl_out[6]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
     \ctrl_out[7]_i_1 
       (.I0(reset),
        .I1(state[0]),
        .I2(state[2]),
        .I3(local_fault),
        .I4(\n_0_data_out[58]_i_2 ),
        .I5(\n_0_ctrl_out[7]_i_2 ),
        .O(\n_0_ctrl_out[7]_i_1 ));
LUT6 #(
    .INIT(64'h000000000000FCEE)) 
     \ctrl_out[7]_i_2 
       (.I0(rd_data[71]),
        .I1(empty),
        .I2(rd_data[67]),
        .I3(twist1_out),
        .I4(local_fault),
        .I5(reset),
        .O(\n_0_ctrl_out[7]_i_2 ));
FDRE \ctrl_out_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_ctrl_out[0]_i_1 ),
        .Q(xgmii_rxc_ebuff[0]),
        .R(1'b0));
FDRE \ctrl_out_reg[1] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_ctrl_out[1]_i_1 ),
        .Q(xgmii_rxc_ebuff[1]),
        .R(1'b0));
FDRE \ctrl_out_reg[2] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_ctrl_out[2]_i_1 ),
        .Q(xgmii_rxc_ebuff[2]),
        .R(1'b0));
FDRE \ctrl_out_reg[3] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_ctrl_out[3]_i_1 ),
        .Q(xgmii_rxc_ebuff[3]),
        .R(1'b0));
FDRE \ctrl_out_reg[4] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_ctrl_out[4]_i_1 ),
        .Q(xgmii_rxc_ebuff[4]),
        .R(1'b0));
FDRE \ctrl_out_reg[5] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_ctrl_out[5]_i_1 ),
        .Q(xgmii_rxc_ebuff[5]),
        .R(1'b0));
FDRE \ctrl_out_reg[6] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_ctrl_out[6]_i_1 ),
        .Q(xgmii_rxc_ebuff[6]),
        .R(1'b0));
FDRE \ctrl_out_reg[7] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_ctrl_out[7]_i_1 ),
        .Q(xgmii_rxc_ebuff[7]),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00AA00AA00FA00EE)) 
     \data_out[0]_i_1 
       (.I0(jam_idle),
        .I1(rd_data[0]),
        .I2(fifo_data_delay[32]),
        .I3(data_out1),
        .I4(twist1_out),
        .I5(empty),
        .O(\n_0_data_out[0]_i_1 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAFAEE)) 
     \data_out[10]_i_1 
       (.I0(\n_0_data_out[26]_i_2 ),
        .I1(rd_data[10]),
        .I2(fifo_data_delay[42]),
        .I3(twist1_out),
        .I4(local_fault),
        .I5(reset),
        .O(\n_0_data_out[10]_i_1 ));
LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
     \data_out[11]_i_1 
       (.I0(\n_0_data_out[31]_i_2 ),
        .I1(\n_0_data_out[31]_i_3 ),
        .I2(rd_data[11]),
        .I3(fifo_data_delay[43]),
        .I4(\n_0_data_out[31]_i_4 ),
        .I5(jam_idle),
        .O(\n_0_data_out[11]_i_1 ));
LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
     \data_out[12]_i_1 
       (.I0(\n_0_data_out[31]_i_2 ),
        .I1(\n_0_data_out[31]_i_3 ),
        .I2(rd_data[12]),
        .I3(fifo_data_delay[44]),
        .I4(\n_0_data_out[31]_i_4 ),
        .I5(jam_idle),
        .O(\n_0_data_out[12]_i_1 ));
LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
     \data_out[13]_i_1 
       (.I0(\n_0_data_out[31]_i_2 ),
        .I1(\n_0_data_out[31]_i_3 ),
        .I2(rd_data[13]),
        .I3(fifo_data_delay[45]),
        .I4(\n_0_data_out[31]_i_4 ),
        .I5(jam_idle),
        .O(\n_0_data_out[13]_i_1 ));
LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
     \data_out[14]_i_1 
       (.I0(\n_0_data_out[31]_i_2 ),
        .I1(\n_0_data_out[31]_i_3 ),
        .I2(rd_data[14]),
        .I3(fifo_data_delay[46]),
        .I4(\n_0_data_out[31]_i_4 ),
        .I5(jam_idle),
        .O(\n_0_data_out[14]_i_1 ));
LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
     \data_out[15]_i_1 
       (.I0(\n_0_data_out[31]_i_2 ),
        .I1(\n_0_data_out[31]_i_3 ),
        .I2(rd_data[15]),
        .I3(fifo_data_delay[47]),
        .I4(\n_0_data_out[31]_i_4 ),
        .I5(jam_idle),
        .O(\n_0_data_out[15]_i_1 ));
LUT6 #(
    .INIT(64'h00AA00AA00FA00EE)) 
     \data_out[16]_i_1 
       (.I0(jam_idle),
        .I1(rd_data[16]),
        .I2(fifo_data_delay[48]),
        .I3(data_out1),
        .I4(twist1_out),
        .I5(empty),
        .O(\n_0_data_out[16]_i_1 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAFAEE)) 
     \data_out[17]_i_1 
       (.I0(\n_0_data_out[26]_i_2 ),
        .I1(rd_data[17]),
        .I2(fifo_data_delay[49]),
        .I3(twist1_out),
        .I4(local_fault),
        .I5(reset),
        .O(\n_0_data_out[17]_i_1 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAFAEE)) 
     \data_out[18]_i_1 
       (.I0(\n_0_data_out[26]_i_2 ),
        .I1(rd_data[18]),
        .I2(fifo_data_delay[50]),
        .I3(twist1_out),
        .I4(local_fault),
        .I5(reset),
        .O(\n_0_data_out[18]_i_1 ));
LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
     \data_out[19]_i_1 
       (.I0(\n_0_data_out[31]_i_2 ),
        .I1(\n_0_data_out[31]_i_3 ),
        .I2(rd_data[19]),
        .I3(fifo_data_delay[51]),
        .I4(\n_0_data_out[31]_i_4 ),
        .I5(jam_idle),
        .O(\n_0_data_out[19]_i_1 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAFAEE)) 
     \data_out[1]_i_1 
       (.I0(\n_0_data_out[26]_i_2 ),
        .I1(rd_data[1]),
        .I2(fifo_data_delay[33]),
        .I3(twist1_out),
        .I4(local_fault),
        .I5(reset),
        .O(\n_0_data_out[1]_i_1 ));
LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
     \data_out[20]_i_1 
       (.I0(\n_0_data_out[31]_i_2 ),
        .I1(\n_0_data_out[31]_i_3 ),
        .I2(rd_data[20]),
        .I3(fifo_data_delay[52]),
        .I4(\n_0_data_out[31]_i_4 ),
        .I5(jam_idle),
        .O(\n_0_data_out[20]_i_1 ));
LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
     \data_out[21]_i_1 
       (.I0(\n_0_data_out[31]_i_2 ),
        .I1(\n_0_data_out[31]_i_3 ),
        .I2(rd_data[21]),
        .I3(fifo_data_delay[53]),
        .I4(\n_0_data_out[31]_i_4 ),
        .I5(jam_idle),
        .O(\n_0_data_out[21]_i_1 ));
LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
     \data_out[22]_i_1 
       (.I0(\n_0_data_out[31]_i_2 ),
        .I1(\n_0_data_out[31]_i_3 ),
        .I2(rd_data[22]),
        .I3(fifo_data_delay[54]),
        .I4(\n_0_data_out[31]_i_4 ),
        .I5(jam_idle),
        .O(\n_0_data_out[22]_i_1 ));
LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
     \data_out[23]_i_1 
       (.I0(\n_0_data_out[31]_i_2 ),
        .I1(\n_0_data_out[31]_i_3 ),
        .I2(rd_data[23]),
        .I3(fifo_data_delay[55]),
        .I4(\n_0_data_out[31]_i_4 ),
        .I5(jam_idle),
        .O(\n_0_data_out[23]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5404)) 
     \data_out[24]_i_1 
       (.I0(empty),
        .I1(rd_data[24]),
        .I2(twist1_out),
        .I3(fifo_data_delay[56]),
        .I4(jam_idle),
        .I5(data_out1),
        .O(\n_0_data_out[24]_i_1 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAFAEE)) 
     \data_out[25]_i_1 
       (.I0(\n_0_data_out[26]_i_2 ),
        .I1(rd_data[25]),
        .I2(fifo_data_delay[57]),
        .I3(twist1_out),
        .I4(local_fault),
        .I5(reset),
        .O(\n_0_data_out[25]_i_1 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAFAEE)) 
     \data_out[26]_i_1 
       (.I0(\n_0_data_out[26]_i_2 ),
        .I1(rd_data[26]),
        .I2(fifo_data_delay[58]),
        .I3(twist1_out),
        .I4(local_fault),
        .I5(reset),
        .O(\n_0_data_out[26]_i_1 ));
LUT6 #(
    .INIT(64'h000000FF00000014)) 
     \data_out[26]_i_2 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(state[0]),
        .I3(reset),
        .I4(local_fault),
        .I5(empty),
        .O(\n_0_data_out[26]_i_2 ));
LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
     \data_out[27]_i_1 
       (.I0(\n_0_data_out[31]_i_2 ),
        .I1(\n_0_data_out[31]_i_3 ),
        .I2(rd_data[27]),
        .I3(fifo_data_delay[59]),
        .I4(\n_0_data_out[31]_i_4 ),
        .I5(jam_idle),
        .O(\n_0_data_out[27]_i_1 ));
LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
     \data_out[28]_i_1 
       (.I0(\n_0_data_out[31]_i_2 ),
        .I1(\n_0_data_out[31]_i_3 ),
        .I2(rd_data[28]),
        .I3(fifo_data_delay[60]),
        .I4(\n_0_data_out[31]_i_4 ),
        .I5(jam_idle),
        .O(\n_0_data_out[28]_i_1 ));
LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
     \data_out[29]_i_1 
       (.I0(\n_0_data_out[31]_i_2 ),
        .I1(\n_0_data_out[31]_i_3 ),
        .I2(rd_data[29]),
        .I3(fifo_data_delay[61]),
        .I4(\n_0_data_out[31]_i_4 ),
        .I5(jam_idle),
        .O(\n_0_data_out[29]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE2)) 
     \data_out[2]_i_1 
       (.I0(rd_data[2]),
        .I1(twist1_out),
        .I2(fifo_data_delay[34]),
        .I3(data_out1),
        .I4(empty),
        .I5(jam_idle),
        .O(\n_0_data_out[2]_i_1 ));
LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
     \data_out[30]_i_1 
       (.I0(\n_0_data_out[31]_i_2 ),
        .I1(\n_0_data_out[31]_i_3 ),
        .I2(rd_data[30]),
        .I3(fifo_data_delay[62]),
        .I4(\n_0_data_out[31]_i_4 ),
        .I5(jam_idle),
        .O(\n_0_data_out[30]_i_1 ));
LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
     \data_out[31]_i_1 
       (.I0(\n_0_data_out[31]_i_2 ),
        .I1(\n_0_data_out[31]_i_3 ),
        .I2(rd_data[31]),
        .I3(fifo_data_delay[63]),
        .I4(\n_0_data_out[31]_i_4 ),
        .I5(jam_idle),
        .O(\n_0_data_out[31]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair421" *) 
   LUT3 #(
    .INIT(8'h02)) 
     \data_out[31]_i_2 
       (.I0(empty),
        .I1(local_fault),
        .I2(reset),
        .O(\n_0_data_out[31]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair418" *) 
   LUT5 #(
    .INIT(32'h11010001)) 
     \data_out[31]_i_3 
       (.I0(reset),
        .I1(local_fault),
        .I2(state[0]),
        .I3(state[1]),
        .I4(state[2]),
        .O(\n_0_data_out[31]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair418" *) 
   LUT5 #(
    .INIT(32'h0000002E)) 
     \data_out[31]_i_4 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[2]),
        .I3(local_fault),
        .I4(reset),
        .O(\n_0_data_out[31]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair415" *) 
   LUT4 #(
    .INIT(16'h0110)) 
     \data_out[31]_i_5 
       (.I0(local_fault),
        .I1(state[1]),
        .I2(state[2]),
        .I3(state[0]),
        .O(jam_idle));
LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
     \data_out[32]_i_1 
       (.I0(\n_0_data_out[48]_i_2 ),
        .I1(\n_0_data_out[58]_i_2 ),
        .I2(\n_0_data_out[48]_i_3 ),
        .I3(rd_data[0]),
        .I4(\n_0_data_out[48]_i_4 ),
        .I5(rd_data[32]),
        .O(\n_0_data_out[32]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
     \data_out[33]_i_1 
       (.I0(reset),
        .I1(state[0]),
        .I2(state[2]),
        .I3(local_fault),
        .I4(\n_0_data_out[58]_i_2 ),
        .I5(\n_0_data_out[33]_i_2 ),
        .O(\n_0_data_out[33]_i_1 ));
LUT6 #(
    .INIT(64'h000000000000FCEE)) 
     \data_out[33]_i_2 
       (.I0(rd_data[33]),
        .I1(empty),
        .I2(rd_data[1]),
        .I3(twist1_out),
        .I4(local_fault),
        .I5(reset),
        .O(\n_0_data_out[33]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFF8FFF888)) 
     \data_out[34]_i_1 
       (.I0(\n_0_data_out[39]_i_4 ),
        .I1(\n_0_data_out[63]_i_2 ),
        .I2(rd_data[2]),
        .I3(twist1_out),
        .I4(rd_data[34]),
        .I5(\n_0_data_out[34]_i_2 ),
        .O(\n_0_data_out[34]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair420" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \data_out[34]_i_2 
       (.I0(local_fault),
        .I1(reset),
        .I2(empty),
        .O(\n_0_data_out[34]_i_2 ));
LUT6 #(
    .INIT(64'hF0F0F8FFF8FFF8FF)) 
     \data_out[35]_i_1 
       (.I0(rd_data[3]),
        .I1(twist1_out),
        .I2(data_out1),
        .I3(\n_0_data_out[35]_i_2 ),
        .I4(\n_0_data_out[63]_i_2 ),
        .I5(\n_0_data_out[39]_i_4 ),
        .O(\n_0_data_out[35]_i_1 ));
LUT6 #(
    .INIT(64'h000000000074FFFF)) 
     \data_out[35]_i_2 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(local_fault),
        .I4(rd_data[35]),
        .I5(empty),
        .O(\n_0_data_out[35]_i_2 ));
LUT6 #(
    .INIT(64'hF0F0F8FFF8FFF8FF)) 
     \data_out[36]_i_1 
       (.I0(rd_data[4]),
        .I1(twist1_out),
        .I2(data_out1),
        .I3(\n_0_data_out[36]_i_2 ),
        .I4(\n_0_data_out[63]_i_2 ),
        .I5(\n_0_data_out[39]_i_4 ),
        .O(\n_0_data_out[36]_i_1 ));
LUT6 #(
    .INIT(64'h000000000074FFFF)) 
     \data_out[36]_i_2 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(local_fault),
        .I4(rd_data[36]),
        .I5(empty),
        .O(\n_0_data_out[36]_i_2 ));
LUT5 #(
    .INIT(32'h0000FFFD)) 
     \data_out[37]_i_1 
       (.I0(\n_0_data_out[63]_i_2 ),
        .I1(local_fault),
        .I2(state[2]),
        .I3(state[0]),
        .I4(\n_0_data_out[37]_i_2 ),
        .O(\n_0_data_out[37]_i_1 ));
LUT6 #(
    .INIT(64'hFFF1FFF0FFF1FFF3)) 
     \data_out[37]_i_2 
       (.I0(rd_data[5]),
        .I1(empty),
        .I2(local_fault),
        .I3(reset),
        .I4(twist1_out),
        .I5(rd_data[37]),
        .O(\n_0_data_out[37]_i_2 ));
LUT5 #(
    .INIT(32'h0000FFFD)) 
     \data_out[38]_i_1 
       (.I0(\n_0_data_out[63]_i_2 ),
        .I1(local_fault),
        .I2(state[2]),
        .I3(state[0]),
        .I4(\n_0_data_out[38]_i_2 ),
        .O(\n_0_data_out[38]_i_1 ));
LUT6 #(
    .INIT(64'hFFF1FFF0FFF1FFF3)) 
     \data_out[38]_i_2 
       (.I0(rd_data[6]),
        .I1(empty),
        .I2(local_fault),
        .I3(reset),
        .I4(twist1_out),
        .I5(rd_data[38]),
        .O(\n_0_data_out[38]_i_2 ));
LUT6 #(
    .INIT(64'hF0F0F8FFF8FFF8FF)) 
     \data_out[39]_i_1 
       (.I0(rd_data[7]),
        .I1(twist1_out),
        .I2(data_out1),
        .I3(\n_0_data_out[39]_i_3 ),
        .I4(\n_0_data_out[63]_i_2 ),
        .I5(\n_0_data_out[39]_i_4 ),
        .O(\n_0_data_out[39]_i_1 ));
LUT2 #(
    .INIT(4'hE)) 
     \data_out[39]_i_2 
       (.I0(reset),
        .I1(local_fault),
        .O(data_out1));
LUT6 #(
    .INIT(64'h000000000074FFFF)) 
     \data_out[39]_i_3 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(local_fault),
        .I4(rd_data[39]),
        .I5(empty),
        .O(\n_0_data_out[39]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair417" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \data_out[39]_i_4 
       (.I0(local_fault),
        .I1(state[2]),
        .I2(state[0]),
        .O(\n_0_data_out[39]_i_4 ));
LUT6 #(
    .INIT(64'hCCCCCCCCFFFEEEFE)) 
     \data_out[3]_i_1 
       (.I0(empty),
        .I1(data_out1),
        .I2(rd_data[3]),
        .I3(twist1_out),
        .I4(fifo_data_delay[35]),
        .I5(jam_idle),
        .O(\n_0_data_out[3]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
     \data_out[40]_i_1 
       (.I0(\n_0_data_out[48]_i_2 ),
        .I1(\n_0_data_out[58]_i_2 ),
        .I2(\n_0_data_out[48]_i_3 ),
        .I3(rd_data[8]),
        .I4(\n_0_data_out[48]_i_4 ),
        .I5(rd_data[40]),
        .O(\n_0_data_out[40]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
     \data_out[41]_i_1 
       (.I0(reset),
        .I1(state[0]),
        .I2(state[2]),
        .I3(local_fault),
        .I4(\n_0_data_out[58]_i_2 ),
        .I5(\n_0_data_out[41]_i_2 ),
        .O(\n_0_data_out[41]_i_1 ));
LUT6 #(
    .INIT(64'h000000000000FCEE)) 
     \data_out[41]_i_2 
       (.I0(rd_data[41]),
        .I1(empty),
        .I2(rd_data[9]),
        .I3(twist1_out),
        .I4(local_fault),
        .I5(reset),
        .O(\n_0_data_out[41]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
     \data_out[42]_i_1 
       (.I0(reset),
        .I1(state[0]),
        .I2(state[2]),
        .I3(local_fault),
        .I4(\n_0_data_out[58]_i_2 ),
        .I5(\n_0_data_out[42]_i_2 ),
        .O(\n_0_data_out[42]_i_1 ));
LUT6 #(
    .INIT(64'h000000000000FCEE)) 
     \data_out[42]_i_2 
       (.I0(rd_data[42]),
        .I1(empty),
        .I2(rd_data[10]),
        .I3(twist1_out),
        .I4(local_fault),
        .I5(reset),
        .O(\n_0_data_out[42]_i_2 ));
LUT5 #(
    .INIT(32'h0000FFFD)) 
     \data_out[43]_i_1 
       (.I0(\n_0_data_out[63]_i_2 ),
        .I1(local_fault),
        .I2(state[2]),
        .I3(state[0]),
        .I4(\n_0_data_out[43]_i_2 ),
        .O(\n_0_data_out[43]_i_1 ));
LUT6 #(
    .INIT(64'hFFF1FFF0FFF1FFF3)) 
     \data_out[43]_i_2 
       (.I0(rd_data[11]),
        .I1(empty),
        .I2(local_fault),
        .I3(reset),
        .I4(twist1_out),
        .I5(rd_data[43]),
        .O(\n_0_data_out[43]_i_2 ));
LUT5 #(
    .INIT(32'h0000FFFD)) 
     \data_out[44]_i_1 
       (.I0(\n_0_data_out[63]_i_2 ),
        .I1(local_fault),
        .I2(state[2]),
        .I3(state[0]),
        .I4(\n_0_data_out[44]_i_2 ),
        .O(\n_0_data_out[44]_i_1 ));
LUT6 #(
    .INIT(64'hFFF1FFF0FFF1FFF3)) 
     \data_out[44]_i_2 
       (.I0(rd_data[12]),
        .I1(empty),
        .I2(local_fault),
        .I3(reset),
        .I4(twist1_out),
        .I5(rd_data[44]),
        .O(\n_0_data_out[44]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair417" *) 
   LUT5 #(
    .INIT(32'h0000FFFD)) 
     \data_out[45]_i_1 
       (.I0(\n_0_data_out[63]_i_2 ),
        .I1(local_fault),
        .I2(state[2]),
        .I3(state[0]),
        .I4(\n_0_data_out[45]_i_2 ),
        .O(\n_0_data_out[45]_i_1 ));
LUT6 #(
    .INIT(64'hFFF1FFF0FFF1FFF3)) 
     \data_out[45]_i_2 
       (.I0(rd_data[13]),
        .I1(empty),
        .I2(local_fault),
        .I3(reset),
        .I4(twist1_out),
        .I5(rd_data[45]),
        .O(\n_0_data_out[45]_i_2 ));
LUT5 #(
    .INIT(32'h0000FFFD)) 
     \data_out[46]_i_1 
       (.I0(\n_0_data_out[63]_i_2 ),
        .I1(local_fault),
        .I2(state[2]),
        .I3(state[0]),
        .I4(\n_0_data_out[46]_i_2 ),
        .O(\n_0_data_out[46]_i_1 ));
LUT6 #(
    .INIT(64'hFFF1FFF0FFF1FFF3)) 
     \data_out[46]_i_2 
       (.I0(rd_data[14]),
        .I1(empty),
        .I2(local_fault),
        .I3(reset),
        .I4(twist1_out),
        .I5(rd_data[46]),
        .O(\n_0_data_out[46]_i_2 ));
LUT5 #(
    .INIT(32'h0000FFFD)) 
     \data_out[47]_i_1 
       (.I0(\n_0_data_out[63]_i_2 ),
        .I1(local_fault),
        .I2(state[2]),
        .I3(state[0]),
        .I4(\n_0_data_out[47]_i_2 ),
        .O(\n_0_data_out[47]_i_1 ));
LUT6 #(
    .INIT(64'hFFF1FFF0FFF1FFF3)) 
     \data_out[47]_i_2 
       (.I0(rd_data[15]),
        .I1(empty),
        .I2(local_fault),
        .I3(reset),
        .I4(twist1_out),
        .I5(rd_data[47]),
        .O(\n_0_data_out[47]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
     \data_out[48]_i_1 
       (.I0(\n_0_data_out[48]_i_2 ),
        .I1(\n_0_data_out[58]_i_2 ),
        .I2(\n_0_data_out[48]_i_3 ),
        .I3(rd_data[16]),
        .I4(\n_0_data_out[48]_i_4 ),
        .I5(rd_data[48]),
        .O(\n_0_data_out[48]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair421" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \data_out[48]_i_2 
       (.I0(reset),
        .I1(state[0]),
        .I2(state[2]),
        .I3(local_fault),
        .O(\n_0_data_out[48]_i_2 ));
LUT6 #(
    .INIT(64'h0000000001110100)) 
     \data_out[48]_i_3 
       (.I0(reset),
        .I1(local_fault),
        .I2(state[2]),
        .I3(state[1]),
        .I4(state[0]),
        .I5(empty),
        .O(\n_0_data_out[48]_i_3 ));
LUT6 #(
    .INIT(64'h000000000000008B)) 
     \data_out[48]_i_4 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(local_fault),
        .I4(reset),
        .I5(empty),
        .O(\n_0_data_out[48]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
     \data_out[49]_i_1 
       (.I0(reset),
        .I1(state[0]),
        .I2(state[2]),
        .I3(local_fault),
        .I4(\n_0_data_out[58]_i_2 ),
        .I5(\n_0_data_out[49]_i_2 ),
        .O(\n_0_data_out[49]_i_1 ));
LUT6 #(
    .INIT(64'h000000000000FCEE)) 
     \data_out[49]_i_2 
       (.I0(rd_data[49]),
        .I1(empty),
        .I2(rd_data[17]),
        .I3(twist1_out),
        .I4(local_fault),
        .I5(reset),
        .O(\n_0_data_out[49]_i_2 ));
LUT6 #(
    .INIT(64'hCCCCCCCCFFFEEEFE)) 
     \data_out[4]_i_1 
       (.I0(empty),
        .I1(data_out1),
        .I2(rd_data[4]),
        .I3(twist1_out),
        .I4(fifo_data_delay[36]),
        .I5(jam_idle),
        .O(\n_0_data_out[4]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
     \data_out[50]_i_1 
       (.I0(reset),
        .I1(state[0]),
        .I2(state[2]),
        .I3(local_fault),
        .I4(\n_0_data_out[58]_i_2 ),
        .I5(\n_0_data_out[50]_i_2 ),
        .O(\n_0_data_out[50]_i_1 ));
LUT6 #(
    .INIT(64'h000000000000FCEE)) 
     \data_out[50]_i_2 
       (.I0(rd_data[50]),
        .I1(empty),
        .I2(rd_data[18]),
        .I3(twist1_out),
        .I4(local_fault),
        .I5(reset),
        .O(\n_0_data_out[50]_i_2 ));
LUT5 #(
    .INIT(32'h0000FFFD)) 
     \data_out[51]_i_1 
       (.I0(\n_0_data_out[63]_i_2 ),
        .I1(local_fault),
        .I2(state[2]),
        .I3(state[0]),
        .I4(\n_0_data_out[51]_i_2 ),
        .O(\n_0_data_out[51]_i_1 ));
LUT6 #(
    .INIT(64'hFFF1FFF0FFF1FFF3)) 
     \data_out[51]_i_2 
       (.I0(rd_data[19]),
        .I1(empty),
        .I2(local_fault),
        .I3(reset),
        .I4(twist1_out),
        .I5(rd_data[51]),
        .O(\n_0_data_out[51]_i_2 ));
LUT5 #(
    .INIT(32'h0000FFFD)) 
     \data_out[52]_i_1 
       (.I0(\n_0_data_out[63]_i_2 ),
        .I1(local_fault),
        .I2(state[2]),
        .I3(state[0]),
        .I4(\n_0_data_out[52]_i_2 ),
        .O(\n_0_data_out[52]_i_1 ));
LUT6 #(
    .INIT(64'hFFF1FFF0FFF1FFF3)) 
     \data_out[52]_i_2 
       (.I0(rd_data[20]),
        .I1(empty),
        .I2(local_fault),
        .I3(reset),
        .I4(twist1_out),
        .I5(rd_data[52]),
        .O(\n_0_data_out[52]_i_2 ));
LUT5 #(
    .INIT(32'h0000FFFD)) 
     \data_out[53]_i_1 
       (.I0(\n_0_data_out[63]_i_2 ),
        .I1(local_fault),
        .I2(state[2]),
        .I3(state[0]),
        .I4(\n_0_data_out[53]_i_2 ),
        .O(\n_0_data_out[53]_i_1 ));
LUT6 #(
    .INIT(64'hFFF1FFF0FFF1FFF3)) 
     \data_out[53]_i_2 
       (.I0(rd_data[21]),
        .I1(empty),
        .I2(local_fault),
        .I3(reset),
        .I4(twist1_out),
        .I5(rd_data[53]),
        .O(\n_0_data_out[53]_i_2 ));
LUT5 #(
    .INIT(32'h0000FFFD)) 
     \data_out[54]_i_1 
       (.I0(\n_0_data_out[63]_i_2 ),
        .I1(local_fault),
        .I2(state[2]),
        .I3(state[0]),
        .I4(\n_0_data_out[54]_i_2 ),
        .O(\n_0_data_out[54]_i_1 ));
LUT6 #(
    .INIT(64'hFFF1FFF0FFF1FFF3)) 
     \data_out[54]_i_2 
       (.I0(rd_data[22]),
        .I1(empty),
        .I2(local_fault),
        .I3(reset),
        .I4(twist1_out),
        .I5(rd_data[54]),
        .O(\n_0_data_out[54]_i_2 ));
LUT5 #(
    .INIT(32'h0000FFFD)) 
     \data_out[55]_i_1 
       (.I0(\n_0_data_out[63]_i_2 ),
        .I1(local_fault),
        .I2(state[2]),
        .I3(state[0]),
        .I4(\n_0_data_out[55]_i_2 ),
        .O(\n_0_data_out[55]_i_1 ));
LUT6 #(
    .INIT(64'hFFF1FFF0FFF1FFF3)) 
     \data_out[55]_i_2 
       (.I0(rd_data[23]),
        .I1(empty),
        .I2(local_fault),
        .I3(reset),
        .I4(twist1_out),
        .I5(rd_data[55]),
        .O(\n_0_data_out[55]_i_2 ));
LUT5 #(
    .INIT(32'hFFFF0100)) 
     \data_out[56]_i_1 
       (.I0(local_fault),
        .I1(state[2]),
        .I2(state[0]),
        .I3(\n_0_data_out[63]_i_2 ),
        .I4(\n_0_data_out[56]_i_2 ),
        .O(\n_0_data_out[56]_i_1 ));
LUT6 #(
    .INIT(64'hEFEFEFEEEEEEEFEE)) 
     \data_out[56]_i_2 
       (.I0(local_fault),
        .I1(reset),
        .I2(empty),
        .I3(rd_data[56]),
        .I4(twist1_out),
        .I5(rd_data[24]),
        .O(\n_0_data_out[56]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
     \data_out[57]_i_1 
       (.I0(reset),
        .I1(state[0]),
        .I2(state[2]),
        .I3(local_fault),
        .I4(\n_0_data_out[58]_i_2 ),
        .I5(\n_0_data_out[57]_i_2 ),
        .O(\n_0_data_out[57]_i_1 ));
LUT6 #(
    .INIT(64'h000000000000FCEE)) 
     \data_out[57]_i_2 
       (.I0(rd_data[57]),
        .I1(empty),
        .I2(rd_data[25]),
        .I3(twist1_out),
        .I4(local_fault),
        .I5(reset),
        .O(\n_0_data_out[57]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
     \data_out[58]_i_1 
       (.I0(reset),
        .I1(state[0]),
        .I2(state[2]),
        .I3(local_fault),
        .I4(\n_0_data_out[58]_i_2 ),
        .I5(\n_0_data_out[58]_i_3 ),
        .O(\n_0_data_out[58]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair416" *) 
   LUT4 #(
    .INIT(16'hFEAA)) 
     \data_out[58]_i_2 
       (.I0(state[1]),
        .I1(\n_0_state[0]_i_3__1 ),
        .I2(p_2_in0_in),
        .I3(can_insert_rd),
        .O(\n_0_data_out[58]_i_2 ));
LUT6 #(
    .INIT(64'h000000000000FCEE)) 
     \data_out[58]_i_3 
       (.I0(rd_data[58]),
        .I1(empty),
        .I2(rd_data[26]),
        .I3(twist1_out),
        .I4(local_fault),
        .I5(reset),
        .O(\n_0_data_out[58]_i_3 ));
LUT5 #(
    .INIT(32'h0000FFFD)) 
     \data_out[59]_i_1 
       (.I0(\n_0_data_out[63]_i_2 ),
        .I1(local_fault),
        .I2(state[2]),
        .I3(state[0]),
        .I4(\n_0_data_out[59]_i_2 ),
        .O(\n_0_data_out[59]_i_1 ));
LUT6 #(
    .INIT(64'hFFF1FFF0FFF1FFF3)) 
     \data_out[59]_i_2 
       (.I0(rd_data[27]),
        .I1(empty),
        .I2(local_fault),
        .I3(reset),
        .I4(twist1_out),
        .I5(rd_data[59]),
        .O(\n_0_data_out[59]_i_2 ));
LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
     \data_out[5]_i_1 
       (.I0(\n_0_data_out[31]_i_2 ),
        .I1(\n_0_data_out[31]_i_3 ),
        .I2(rd_data[5]),
        .I3(fifo_data_delay[37]),
        .I4(\n_0_data_out[31]_i_4 ),
        .I5(jam_idle),
        .O(\n_0_data_out[5]_i_1 ));
LUT5 #(
    .INIT(32'h0000FFFD)) 
     \data_out[60]_i_1 
       (.I0(\n_0_data_out[63]_i_2 ),
        .I1(local_fault),
        .I2(state[2]),
        .I3(state[0]),
        .I4(\n_0_data_out[60]_i_2 ),
        .O(\n_0_data_out[60]_i_1 ));
LUT6 #(
    .INIT(64'hFFF1FFF0FFF1FFF3)) 
     \data_out[60]_i_2 
       (.I0(rd_data[28]),
        .I1(empty),
        .I2(local_fault),
        .I3(reset),
        .I4(twist1_out),
        .I5(rd_data[60]),
        .O(\n_0_data_out[60]_i_2 ));
LUT5 #(
    .INIT(32'h0000FFFD)) 
     \data_out[61]_i_1 
       (.I0(\n_0_data_out[63]_i_2 ),
        .I1(local_fault),
        .I2(state[2]),
        .I3(state[0]),
        .I4(\n_0_data_out[61]_i_2 ),
        .O(\n_0_data_out[61]_i_1 ));
LUT6 #(
    .INIT(64'hFFF1FFF0FFF1FFF3)) 
     \data_out[61]_i_2 
       (.I0(rd_data[29]),
        .I1(empty),
        .I2(local_fault),
        .I3(reset),
        .I4(twist1_out),
        .I5(rd_data[61]),
        .O(\n_0_data_out[61]_i_2 ));
LUT5 #(
    .INIT(32'h0000FFFD)) 
     \data_out[62]_i_1 
       (.I0(\n_0_data_out[63]_i_2 ),
        .I1(local_fault),
        .I2(state[2]),
        .I3(state[0]),
        .I4(\n_0_data_out[62]_i_2 ),
        .O(\n_0_data_out[62]_i_1 ));
LUT6 #(
    .INIT(64'hFFF1FFF0FFF1FFF3)) 
     \data_out[62]_i_2 
       (.I0(rd_data[30]),
        .I1(empty),
        .I2(local_fault),
        .I3(reset),
        .I4(twist1_out),
        .I5(rd_data[62]),
        .O(\n_0_data_out[62]_i_2 ));
LUT5 #(
    .INIT(32'h0000FFFD)) 
     \data_out[63]_i_1 
       (.I0(\n_0_data_out[63]_i_2 ),
        .I1(local_fault),
        .I2(state[2]),
        .I3(state[0]),
        .I4(\n_0_data_out[63]_i_3 ),
        .O(\n_0_data_out[63]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair419" *) 
   LUT4 #(
    .INIT(16'hFFE0)) 
     \data_out[63]_i_2 
       (.I0(\n_0_state[0]_i_3__1 ),
        .I1(p_2_in0_in),
        .I2(can_insert_rd),
        .I3(state[1]),
        .O(\n_0_data_out[63]_i_2 ));
LUT6 #(
    .INIT(64'hFFF1FFF0FFF1FFF3)) 
     \data_out[63]_i_3 
       (.I0(rd_data[31]),
        .I1(empty),
        .I2(local_fault),
        .I3(reset),
        .I4(twist1_out),
        .I5(rd_data[63]),
        .O(\n_0_data_out[63]_i_3 ));
LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
     \data_out[6]_i_1 
       (.I0(\n_0_data_out[31]_i_2 ),
        .I1(\n_0_data_out[31]_i_3 ),
        .I2(rd_data[6]),
        .I3(fifo_data_delay[38]),
        .I4(\n_0_data_out[31]_i_4 ),
        .I5(jam_idle),
        .O(\n_0_data_out[6]_i_1 ));
LUT6 #(
    .INIT(64'hCCCCCCCCFFFEEEFE)) 
     \data_out[7]_i_1 
       (.I0(empty),
        .I1(data_out1),
        .I2(rd_data[7]),
        .I3(twist1_out),
        .I4(fifo_data_delay[39]),
        .I5(jam_idle),
        .O(\n_0_data_out[7]_i_1 ));
LUT6 #(
    .INIT(64'h00AA00AA00FA00EE)) 
     \data_out[8]_i_1 
       (.I0(jam_idle),
        .I1(rd_data[8]),
        .I2(fifo_data_delay[40]),
        .I3(data_out1),
        .I4(twist1_out),
        .I5(empty),
        .O(\n_0_data_out[8]_i_1 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAFAEE)) 
     \data_out[9]_i_1 
       (.I0(\n_0_data_out[26]_i_2 ),
        .I1(rd_data[9]),
        .I2(fifo_data_delay[41]),
        .I3(twist1_out),
        .I4(local_fault),
        .I5(reset),
        .O(\n_0_data_out[9]_i_1 ));
FDRE \data_out_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[0]_i_1 ),
        .Q(xgmii_rxd_ebuff[0]),
        .R(1'b0));
FDRE \data_out_reg[10] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[10]_i_1 ),
        .Q(xgmii_rxd_ebuff[10]),
        .R(1'b0));
FDRE \data_out_reg[11] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[11]_i_1 ),
        .Q(xgmii_rxd_ebuff[11]),
        .R(1'b0));
FDRE \data_out_reg[12] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[12]_i_1 ),
        .Q(xgmii_rxd_ebuff[12]),
        .R(1'b0));
FDRE \data_out_reg[13] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[13]_i_1 ),
        .Q(xgmii_rxd_ebuff[13]),
        .R(1'b0));
FDRE \data_out_reg[14] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[14]_i_1 ),
        .Q(xgmii_rxd_ebuff[14]),
        .R(1'b0));
FDRE \data_out_reg[15] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[15]_i_1 ),
        .Q(xgmii_rxd_ebuff[15]),
        .R(1'b0));
FDRE \data_out_reg[16] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[16]_i_1 ),
        .Q(xgmii_rxd_ebuff[16]),
        .R(1'b0));
FDRE \data_out_reg[17] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[17]_i_1 ),
        .Q(xgmii_rxd_ebuff[17]),
        .R(1'b0));
FDRE \data_out_reg[18] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[18]_i_1 ),
        .Q(xgmii_rxd_ebuff[18]),
        .R(1'b0));
FDRE \data_out_reg[19] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[19]_i_1 ),
        .Q(xgmii_rxd_ebuff[19]),
        .R(1'b0));
FDRE \data_out_reg[1] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[1]_i_1 ),
        .Q(xgmii_rxd_ebuff[1]),
        .R(1'b0));
FDRE \data_out_reg[20] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[20]_i_1 ),
        .Q(xgmii_rxd_ebuff[20]),
        .R(1'b0));
FDRE \data_out_reg[21] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[21]_i_1 ),
        .Q(xgmii_rxd_ebuff[21]),
        .R(1'b0));
FDRE \data_out_reg[22] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[22]_i_1 ),
        .Q(xgmii_rxd_ebuff[22]),
        .R(1'b0));
FDRE \data_out_reg[23] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[23]_i_1 ),
        .Q(xgmii_rxd_ebuff[23]),
        .R(1'b0));
FDRE \data_out_reg[24] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[24]_i_1 ),
        .Q(xgmii_rxd_ebuff[24]),
        .R(1'b0));
FDRE \data_out_reg[25] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[25]_i_1 ),
        .Q(xgmii_rxd_ebuff[25]),
        .R(1'b0));
FDRE \data_out_reg[26] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[26]_i_1 ),
        .Q(xgmii_rxd_ebuff[26]),
        .R(1'b0));
FDRE \data_out_reg[27] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[27]_i_1 ),
        .Q(xgmii_rxd_ebuff[27]),
        .R(1'b0));
FDRE \data_out_reg[28] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[28]_i_1 ),
        .Q(xgmii_rxd_ebuff[28]),
        .R(1'b0));
FDRE \data_out_reg[29] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[29]_i_1 ),
        .Q(xgmii_rxd_ebuff[29]),
        .R(1'b0));
FDRE \data_out_reg[2] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[2]_i_1 ),
        .Q(xgmii_rxd_ebuff[2]),
        .R(1'b0));
FDRE \data_out_reg[30] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[30]_i_1 ),
        .Q(xgmii_rxd_ebuff[30]),
        .R(1'b0));
FDRE \data_out_reg[31] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[31]_i_1 ),
        .Q(xgmii_rxd_ebuff[31]),
        .R(1'b0));
FDRE \data_out_reg[32] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[32]_i_1 ),
        .Q(xgmii_rxd_ebuff[32]),
        .R(1'b0));
FDRE \data_out_reg[33] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[33]_i_1 ),
        .Q(xgmii_rxd_ebuff[33]),
        .R(1'b0));
FDRE \data_out_reg[34] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[34]_i_1 ),
        .Q(xgmii_rxd_ebuff[34]),
        .R(1'b0));
FDRE \data_out_reg[35] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[35]_i_1 ),
        .Q(xgmii_rxd_ebuff[35]),
        .R(1'b0));
FDRE \data_out_reg[36] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[36]_i_1 ),
        .Q(xgmii_rxd_ebuff[36]),
        .R(1'b0));
FDRE \data_out_reg[37] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[37]_i_1 ),
        .Q(xgmii_rxd_ebuff[37]),
        .R(1'b0));
FDRE \data_out_reg[38] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[38]_i_1 ),
        .Q(xgmii_rxd_ebuff[38]),
        .R(1'b0));
FDRE \data_out_reg[39] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[39]_i_1 ),
        .Q(xgmii_rxd_ebuff[39]),
        .R(1'b0));
FDRE \data_out_reg[3] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[3]_i_1 ),
        .Q(xgmii_rxd_ebuff[3]),
        .R(1'b0));
FDRE \data_out_reg[40] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[40]_i_1 ),
        .Q(xgmii_rxd_ebuff[40]),
        .R(1'b0));
FDRE \data_out_reg[41] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[41]_i_1 ),
        .Q(xgmii_rxd_ebuff[41]),
        .R(1'b0));
FDRE \data_out_reg[42] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[42]_i_1 ),
        .Q(xgmii_rxd_ebuff[42]),
        .R(1'b0));
FDRE \data_out_reg[43] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[43]_i_1 ),
        .Q(xgmii_rxd_ebuff[43]),
        .R(1'b0));
FDRE \data_out_reg[44] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[44]_i_1 ),
        .Q(xgmii_rxd_ebuff[44]),
        .R(1'b0));
FDRE \data_out_reg[45] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[45]_i_1 ),
        .Q(xgmii_rxd_ebuff[45]),
        .R(1'b0));
FDRE \data_out_reg[46] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[46]_i_1 ),
        .Q(xgmii_rxd_ebuff[46]),
        .R(1'b0));
FDRE \data_out_reg[47] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[47]_i_1 ),
        .Q(xgmii_rxd_ebuff[47]),
        .R(1'b0));
FDRE \data_out_reg[48] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[48]_i_1 ),
        .Q(xgmii_rxd_ebuff[48]),
        .R(1'b0));
FDRE \data_out_reg[49] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[49]_i_1 ),
        .Q(xgmii_rxd_ebuff[49]),
        .R(1'b0));
FDRE \data_out_reg[4] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[4]_i_1 ),
        .Q(xgmii_rxd_ebuff[4]),
        .R(1'b0));
FDRE \data_out_reg[50] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[50]_i_1 ),
        .Q(xgmii_rxd_ebuff[50]),
        .R(1'b0));
FDRE \data_out_reg[51] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[51]_i_1 ),
        .Q(xgmii_rxd_ebuff[51]),
        .R(1'b0));
FDRE \data_out_reg[52] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[52]_i_1 ),
        .Q(xgmii_rxd_ebuff[52]),
        .R(1'b0));
FDRE \data_out_reg[53] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[53]_i_1 ),
        .Q(xgmii_rxd_ebuff[53]),
        .R(1'b0));
FDRE \data_out_reg[54] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[54]_i_1 ),
        .Q(xgmii_rxd_ebuff[54]),
        .R(1'b0));
FDRE \data_out_reg[55] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[55]_i_1 ),
        .Q(xgmii_rxd_ebuff[55]),
        .R(1'b0));
FDRE \data_out_reg[56] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[56]_i_1 ),
        .Q(xgmii_rxd_ebuff[56]),
        .R(1'b0));
FDRE \data_out_reg[57] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[57]_i_1 ),
        .Q(xgmii_rxd_ebuff[57]),
        .R(1'b0));
FDRE \data_out_reg[58] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[58]_i_1 ),
        .Q(xgmii_rxd_ebuff[58]),
        .R(1'b0));
FDRE \data_out_reg[59] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[59]_i_1 ),
        .Q(xgmii_rxd_ebuff[59]),
        .R(1'b0));
FDRE \data_out_reg[5] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[5]_i_1 ),
        .Q(xgmii_rxd_ebuff[5]),
        .R(1'b0));
FDRE \data_out_reg[60] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[60]_i_1 ),
        .Q(xgmii_rxd_ebuff[60]),
        .R(1'b0));
FDRE \data_out_reg[61] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[61]_i_1 ),
        .Q(xgmii_rxd_ebuff[61]),
        .R(1'b0));
FDRE \data_out_reg[62] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[62]_i_1 ),
        .Q(xgmii_rxd_ebuff[62]),
        .R(1'b0));
FDRE \data_out_reg[63] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[63]_i_1 ),
        .Q(xgmii_rxd_ebuff[63]),
        .R(1'b0));
FDRE \data_out_reg[6] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[6]_i_1 ),
        .Q(xgmii_rxd_ebuff[6]),
        .R(1'b0));
FDRE \data_out_reg[7] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[7]_i_1 ),
        .Q(xgmii_rxd_ebuff[7]),
        .R(1'b0));
FDRE \data_out_reg[8] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[8]_i_1 ),
        .Q(xgmii_rxd_ebuff[8]),
        .R(1'b0));
FDRE \data_out_reg[9] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_data_out[9]_i_1 ),
        .Q(xgmii_rxd_ebuff[9]),
        .R(1'b0));
FDSE \fifo_ctrl_delay_reg[4] 
       (.C(clk156),
        .CE(1'b1),
        .D(rd_data[68]),
        .Q(fifo_ctrl_delay[4]),
        .S(reset));
FDRE \fifo_ctrl_delay_reg[5] 
       (.C(clk156),
        .CE(1'b1),
        .D(rd_data[69]),
        .Q(fifo_ctrl_delay[5]),
        .R(reset));
FDRE \fifo_ctrl_delay_reg[6] 
       (.C(clk156),
        .CE(1'b1),
        .D(rd_data[70]),
        .Q(fifo_ctrl_delay[6]),
        .R(reset));
FDRE \fifo_ctrl_delay_reg[7] 
       (.C(clk156),
        .CE(1'b1),
        .D(rd_data[71]),
        .Q(fifo_ctrl_delay[7]),
        .R(reset));
FDRE \fifo_data_delay_reg[32] 
       (.C(clk156),
        .CE(1'b1),
        .D(rd_data[32]),
        .Q(fifo_data_delay[32]),
        .R(reset));
FDRE \fifo_data_delay_reg[33] 
       (.C(clk156),
        .CE(1'b1),
        .D(rd_data[33]),
        .Q(fifo_data_delay[33]),
        .R(reset));
FDSE \fifo_data_delay_reg[34] 
       (.C(clk156),
        .CE(1'b1),
        .D(rd_data[34]),
        .Q(fifo_data_delay[34]),
        .S(reset));
FDSE \fifo_data_delay_reg[35] 
       (.C(clk156),
        .CE(1'b1),
        .D(rd_data[35]),
        .Q(fifo_data_delay[35]),
        .S(reset));
FDSE \fifo_data_delay_reg[36] 
       (.C(clk156),
        .CE(1'b1),
        .D(rd_data[36]),
        .Q(fifo_data_delay[36]),
        .S(reset));
FDRE \fifo_data_delay_reg[37] 
       (.C(clk156),
        .CE(1'b1),
        .D(rd_data[37]),
        .Q(fifo_data_delay[37]),
        .R(reset));
FDRE \fifo_data_delay_reg[38] 
       (.C(clk156),
        .CE(1'b1),
        .D(rd_data[38]),
        .Q(fifo_data_delay[38]),
        .R(reset));
FDSE \fifo_data_delay_reg[39] 
       (.C(clk156),
        .CE(1'b1),
        .D(rd_data[39]),
        .Q(fifo_data_delay[39]),
        .S(reset));
FDRE \fifo_data_delay_reg[40] 
       (.C(clk156),
        .CE(1'b1),
        .D(rd_data[40]),
        .Q(fifo_data_delay[40]),
        .R(reset));
FDRE \fifo_data_delay_reg[41] 
       (.C(clk156),
        .CE(1'b1),
        .D(rd_data[41]),
        .Q(fifo_data_delay[41]),
        .R(reset));
FDRE \fifo_data_delay_reg[42] 
       (.C(clk156),
        .CE(1'b1),
        .D(rd_data[42]),
        .Q(fifo_data_delay[42]),
        .R(reset));
FDRE \fifo_data_delay_reg[43] 
       (.C(clk156),
        .CE(1'b1),
        .D(rd_data[43]),
        .Q(fifo_data_delay[43]),
        .R(reset));
FDRE \fifo_data_delay_reg[44] 
       (.C(clk156),
        .CE(1'b1),
        .D(rd_data[44]),
        .Q(fifo_data_delay[44]),
        .R(reset));
FDRE \fifo_data_delay_reg[45] 
       (.C(clk156),
        .CE(1'b1),
        .D(rd_data[45]),
        .Q(fifo_data_delay[45]),
        .R(reset));
FDRE \fifo_data_delay_reg[46] 
       (.C(clk156),
        .CE(1'b1),
        .D(rd_data[46]),
        .Q(fifo_data_delay[46]),
        .R(reset));
FDRE \fifo_data_delay_reg[47] 
       (.C(clk156),
        .CE(1'b1),
        .D(rd_data[47]),
        .Q(fifo_data_delay[47]),
        .R(reset));
FDRE \fifo_data_delay_reg[48] 
       (.C(clk156),
        .CE(1'b1),
        .D(rd_data[48]),
        .Q(fifo_data_delay[48]),
        .R(reset));
FDRE \fifo_data_delay_reg[49] 
       (.C(clk156),
        .CE(1'b1),
        .D(rd_data[49]),
        .Q(fifo_data_delay[49]),
        .R(reset));
FDRE \fifo_data_delay_reg[50] 
       (.C(clk156),
        .CE(1'b1),
        .D(rd_data[50]),
        .Q(fifo_data_delay[50]),
        .R(reset));
FDRE \fifo_data_delay_reg[51] 
       (.C(clk156),
        .CE(1'b1),
        .D(rd_data[51]),
        .Q(fifo_data_delay[51]),
        .R(reset));
FDRE \fifo_data_delay_reg[52] 
       (.C(clk156),
        .CE(1'b1),
        .D(rd_data[52]),
        .Q(fifo_data_delay[52]),
        .R(reset));
FDRE \fifo_data_delay_reg[53] 
       (.C(clk156),
        .CE(1'b1),
        .D(rd_data[53]),
        .Q(fifo_data_delay[53]),
        .R(reset));
FDRE \fifo_data_delay_reg[54] 
       (.C(clk156),
        .CE(1'b1),
        .D(rd_data[54]),
        .Q(fifo_data_delay[54]),
        .R(reset));
FDRE \fifo_data_delay_reg[55] 
       (.C(clk156),
        .CE(1'b1),
        .D(rd_data[55]),
        .Q(fifo_data_delay[55]),
        .R(reset));
FDSE \fifo_data_delay_reg[56] 
       (.C(clk156),
        .CE(1'b1),
        .D(rd_data[56]),
        .Q(fifo_data_delay[56]),
        .S(reset));
FDRE \fifo_data_delay_reg[57] 
       (.C(clk156),
        .CE(1'b1),
        .D(rd_data[57]),
        .Q(fifo_data_delay[57]),
        .R(reset));
FDRE \fifo_data_delay_reg[58] 
       (.C(clk156),
        .CE(1'b1),
        .D(rd_data[58]),
        .Q(fifo_data_delay[58]),
        .R(reset));
FDRE \fifo_data_delay_reg[59] 
       (.C(clk156),
        .CE(1'b1),
        .D(rd_data[59]),
        .Q(fifo_data_delay[59]),
        .R(reset));
FDRE \fifo_data_delay_reg[60] 
       (.C(clk156),
        .CE(1'b1),
        .D(rd_data[60]),
        .Q(fifo_data_delay[60]),
        .R(reset));
FDRE \fifo_data_delay_reg[61] 
       (.C(clk156),
        .CE(1'b1),
        .D(rd_data[61]),
        .Q(fifo_data_delay[61]),
        .R(reset));
FDRE \fifo_data_delay_reg[62] 
       (.C(clk156),
        .CE(1'b1),
        .D(rd_data[62]),
        .Q(fifo_data_delay[62]),
        .R(reset));
FDRE \fifo_data_delay_reg[63] 
       (.C(clk156),
        .CE(1'b1),
        .D(rd_data[63]),
        .Q(fifo_data_delay[63]),
        .R(reset));
LUT4 #(
    .INIT(16'h0074)) 
     fifo_rd_twist_i_1
       (.I0(state[2]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(local_fault),
        .O(twist1_out));
FDRE fifo_rd_twist_reg
       (.C(clk156),
        .CE(1'b1),
        .D(twist1_out),
        .Q(rxphy_ts_align),
        .R(reset));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_idle_detect idle_detect_i0
       (.I1(n_0_muxcy_i0_i_1__3),
        .I2(n_0_muxcy_i1_i_1__3),
        .I3(n_0_muxcy_i2_i_1__3),
        .I4(n_0_muxcy_i3_i_1__1),
        .I5(n_0_muxcy_i4_i_1__1),
        .I6(n_0_muxcy_i5_i_1__1),
        .I7(n_0_muxcy_i6_i_1__1),
        .I8(n_0_muxcy_i7_i_1__1),
        .I9(n_0_muxcy_i8_i_1__1),
        .p_2_in0_in(p_2_in0_in));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_idle_detect_29 idle_detect_i1
       (.I1(n_0_muxcy_i0_i_1__4),
        .I2(n_0_muxcy_i1_i_1__4),
        .I3(n_0_muxcy_i2_i_1__4),
        .I4(n_0_muxcy_i3_i_1__2),
        .I5(n_0_muxcy_i4_i_1__2),
        .I6(n_0_muxcy_i5_i_1__2),
        .I7(n_0_muxcy_i6_i_1__2),
        .I8(n_0_muxcy_i7_i_1__2),
        .I9(n_0_muxcy_i8_i_1__2),
        .p_2_in(p_2_in));
(* SOFT_HLUTNM = "soft_lutpair420" *) 
   LUT4 #(
    .INIT(16'hFFF8)) 
     local_fault_i_1
       (.I0(local_fault),
        .I1(can_insert_rd),
        .I2(empty),
        .I3(reset),
        .O(n_0_local_fault_i_1));
FDRE local_fault_reg
       (.C(clk156),
        .CE(1'b1),
        .D(n_0_local_fault_i_1),
        .Q(local_fault),
        .R(1'b0));
LUT4 #(
    .INIT(16'h0800)) 
     muxcy_i0_i_1__3
       (.I0(rd_data[1]),
        .I1(rd_data[0]),
        .I2(rd_data[3]),
        .I3(rd_data[2]),
        .O(n_0_muxcy_i0_i_1__3));
LUT4 #(
    .INIT(16'h0800)) 
     muxcy_i0_i_1__4
       (.I0(rd_data[33]),
        .I1(rd_data[32]),
        .I2(rd_data[35]),
        .I3(rd_data[34]),
        .O(n_0_muxcy_i0_i_1__4));
LUT4 #(
    .INIT(16'h0001)) 
     muxcy_i1_i_1__3
       (.I0(rd_data[5]),
        .I1(rd_data[4]),
        .I2(rd_data[7]),
        .I3(rd_data[6]),
        .O(n_0_muxcy_i1_i_1__3));
LUT4 #(
    .INIT(16'h0001)) 
     muxcy_i1_i_1__4
       (.I0(rd_data[37]),
        .I1(rd_data[36]),
        .I2(rd_data[39]),
        .I3(rd_data[38]),
        .O(n_0_muxcy_i1_i_1__4));
LUT4 #(
    .INIT(16'h0800)) 
     muxcy_i2_i_1__3
       (.I0(rd_data[9]),
        .I1(rd_data[8]),
        .I2(rd_data[11]),
        .I3(rd_data[10]),
        .O(n_0_muxcy_i2_i_1__3));
LUT4 #(
    .INIT(16'h0800)) 
     muxcy_i2_i_1__4
       (.I0(rd_data[41]),
        .I1(rd_data[40]),
        .I2(rd_data[43]),
        .I3(rd_data[42]),
        .O(n_0_muxcy_i2_i_1__4));
LUT4 #(
    .INIT(16'h0001)) 
     muxcy_i3_i_1__1
       (.I0(rd_data[13]),
        .I1(rd_data[12]),
        .I2(rd_data[15]),
        .I3(rd_data[14]),
        .O(n_0_muxcy_i3_i_1__1));
LUT4 #(
    .INIT(16'h0001)) 
     muxcy_i3_i_1__2
       (.I0(rd_data[45]),
        .I1(rd_data[44]),
        .I2(rd_data[47]),
        .I3(rd_data[46]),
        .O(n_0_muxcy_i3_i_1__2));
LUT4 #(
    .INIT(16'h0800)) 
     muxcy_i4_i_1__1
       (.I0(rd_data[17]),
        .I1(rd_data[16]),
        .I2(rd_data[19]),
        .I3(rd_data[18]),
        .O(n_0_muxcy_i4_i_1__1));
LUT4 #(
    .INIT(16'h0800)) 
     muxcy_i4_i_1__2
       (.I0(rd_data[49]),
        .I1(rd_data[48]),
        .I2(rd_data[51]),
        .I3(rd_data[50]),
        .O(n_0_muxcy_i4_i_1__2));
LUT4 #(
    .INIT(16'h0001)) 
     muxcy_i5_i_1__1
       (.I0(rd_data[21]),
        .I1(rd_data[20]),
        .I2(rd_data[23]),
        .I3(rd_data[22]),
        .O(n_0_muxcy_i5_i_1__1));
LUT4 #(
    .INIT(16'h0001)) 
     muxcy_i5_i_1__2
       (.I0(rd_data[53]),
        .I1(rd_data[52]),
        .I2(rd_data[55]),
        .I3(rd_data[54]),
        .O(n_0_muxcy_i5_i_1__2));
LUT4 #(
    .INIT(16'h0800)) 
     muxcy_i6_i_1__1
       (.I0(rd_data[25]),
        .I1(rd_data[24]),
        .I2(rd_data[27]),
        .I3(rd_data[26]),
        .O(n_0_muxcy_i6_i_1__1));
LUT4 #(
    .INIT(16'h0800)) 
     muxcy_i6_i_1__2
       (.I0(rd_data[57]),
        .I1(rd_data[56]),
        .I2(rd_data[59]),
        .I3(rd_data[58]),
        .O(n_0_muxcy_i6_i_1__2));
LUT4 #(
    .INIT(16'h0001)) 
     muxcy_i7_i_1__1
       (.I0(rd_data[29]),
        .I1(rd_data[28]),
        .I2(rd_data[31]),
        .I3(rd_data[30]),
        .O(n_0_muxcy_i7_i_1__1));
LUT4 #(
    .INIT(16'h0001)) 
     muxcy_i7_i_1__2
       (.I0(rd_data[61]),
        .I1(rd_data[60]),
        .I2(rd_data[63]),
        .I3(rd_data[62]),
        .O(n_0_muxcy_i7_i_1__2));
LUT4 #(
    .INIT(16'h8000)) 
     muxcy_i8_i_1__1
       (.I0(rd_data[65]),
        .I1(rd_data[64]),
        .I2(rd_data[67]),
        .I3(rd_data[66]),
        .O(n_0_muxcy_i8_i_1__1));
LUT4 #(
    .INIT(16'h8000)) 
     muxcy_i8_i_1__2
       (.I0(rd_data[69]),
        .I1(rd_data[68]),
        .I2(rd_data[71]),
        .I3(rd_data[70]),
        .O(n_0_muxcy_i8_i_1__2));
LUT6 #(
    .INIT(64'hC0C0C0D0F3F3F3F2)) 
     \state[0]_i_1 
       (.I0(next_state0),
        .I1(\n_0_state[0]_i_2 ),
        .I2(state[0]),
        .I3(\n_0_state[0]_i_3__1 ),
        .I4(p_2_in0_in),
        .I5(state[2]),
        .O(\n_0_state[0]_i_1 ));
LUT2 #(
    .INIT(4'hB)) 
     \state[0]_i_2 
       (.I0(state[1]),
        .I1(can_insert_rd),
        .O(\n_0_state[0]_i_2 ));
LUT2 #(
    .INIT(4'h8)) 
     \state[0]_i_3__1 
       (.I0(\n_0_state[0]_i_4__0 ),
        .I1(\n_0_state[0]_i_5 ),
        .O(\n_0_state[0]_i_3__1 ));
LUT6 #(
    .INIT(64'h0000000000100000)) 
     \state[0]_i_4__0 
       (.I0(rd_data[67]),
        .I1(rd_data[66]),
        .I2(rd_data[7]),
        .I3(rd_data[6]),
        .I4(rd_data[64]),
        .I5(rd_data[65]),
        .O(\n_0_state[0]_i_4__0 ));
LUT6 #(
    .INIT(64'h0000000000004000)) 
     \state[0]_i_5 
       (.I0(rd_data[5]),
        .I1(rd_data[4]),
        .I2(rd_data[2]),
        .I3(rd_data[3]),
        .I4(rd_data[0]),
        .I5(rd_data[1]),
        .O(\n_0_state[0]_i_5 ));
LUT5 #(
    .INIT(32'hBAAAAAAA)) 
     \state[1]_i_1 
       (.I0(\n_0_state[1]_i_2 ),
        .I1(\n_0_state[2]_i_3 ),
        .I2(state[0]),
        .I3(can_insert_rd),
        .I4(next_state0),
        .O(\n_0_state[1]_i_1 ));
LUT6 #(
    .INIT(64'hC0C2C0C2C0C2C0C0)) 
     \state[1]_i_2 
       (.I0(can_insert_rd),
        .I1(state[1]),
        .I2(state[2]),
        .I3(state[0]),
        .I4(p_2_in0_in),
        .I5(\n_0_state[0]_i_3__1 ),
        .O(\n_0_state[1]_i_2 ));
LUT6 #(
    .INIT(64'hF8F8F8F888F8F8F8)) 
     \state[2]_i_1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(can_insert_rd),
        .I4(next_state0),
        .I5(\n_0_state[2]_i_3 ),
        .O(\n_0_state[2]_i_1 ));
LUT3 #(
    .INIT(8'hF8)) 
     \state[2]_i_2 
       (.I0(\n_0_state[2]_i_4 ),
        .I1(\n_0_state[2]_i_5 ),
        .I2(p_2_in),
        .O(next_state0));
(* SOFT_HLUTNM = "soft_lutpair419" *) 
   LUT3 #(
    .INIT(8'hFB)) 
     \state[2]_i_3 
       (.I0(p_2_in0_in),
        .I1(state[2]),
        .I2(\n_0_state[0]_i_3__1 ),
        .O(\n_0_state[2]_i_3 ));
LUT6 #(
    .INIT(64'h0000000000040000)) 
     \state[2]_i_4 
       (.I0(rd_data[38]),
        .I1(rd_data[39]),
        .I2(rd_data[70]),
        .I3(rd_data[71]),
        .I4(rd_data[68]),
        .I5(rd_data[69]),
        .O(\n_0_state[2]_i_4 ));
LUT6 #(
    .INIT(64'h0010000000000000)) 
     \state[2]_i_5 
       (.I0(rd_data[33]),
        .I1(rd_data[32]),
        .I2(rd_data[36]),
        .I3(rd_data[37]),
        .I4(rd_data[34]),
        .I5(rd_data[35]),
        .O(\n_0_state[2]_i_5 ));
FDRE \state_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_state[0]_i_1 ),
        .Q(state[0]),
        .R(reset));
FDRE \state_reg[1] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_state[1]_i_1 ),
        .Q(state[1]),
        .R(reset));
FDRE \state_reg[2] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_state[2]_i_1 ),
        .Q(state[2]),
        .R(reset));
(* SOFT_HLUTNM = "soft_lutpair454" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxc[0]_INST_0 
       (.I0(I27[0]),
        .I1(xgmii_rxc_ebuff[0]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxc[0]));
(* SOFT_HLUTNM = "soft_lutpair455" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxc[1]_INST_0 
       (.I0(I27[1]),
        .I1(xgmii_rxc_ebuff[1]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxc[1]));
(* SOFT_HLUTNM = "soft_lutpair456" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxc[2]_INST_0 
       (.I0(I27[2]),
        .I1(xgmii_rxc_ebuff[2]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxc[2]));
(* SOFT_HLUTNM = "soft_lutpair455" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxc[3]_INST_0 
       (.I0(I27[3]),
        .I1(xgmii_rxc_ebuff[3]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxc[3]));
(* SOFT_HLUTNM = "soft_lutpair457" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxc[4]_INST_0 
       (.I0(I27[4]),
        .I1(xgmii_rxc_ebuff[4]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxc[4]));
(* SOFT_HLUTNM = "soft_lutpair457" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxc[5]_INST_0 
       (.I0(I27[5]),
        .I1(xgmii_rxc_ebuff[5]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxc[5]));
(* SOFT_HLUTNM = "soft_lutpair456" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxc[6]_INST_0 
       (.I0(I27[6]),
        .I1(xgmii_rxc_ebuff[6]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxc[6]));
(* SOFT_HLUTNM = "soft_lutpair452" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxc[7]_INST_0 
       (.I0(I27[7]),
        .I1(xgmii_rxc_ebuff[7]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxc[7]));
(* SOFT_HLUTNM = "soft_lutpair422" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[0]_INST_0 
       (.I0(out[0]),
        .I1(xgmii_rxd_ebuff[0]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[0]));
(* SOFT_HLUTNM = "soft_lutpair428" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[10]_INST_0 
       (.I0(out[10]),
        .I1(xgmii_rxd_ebuff[10]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[10]));
(* SOFT_HLUTNM = "soft_lutpair429" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[11]_INST_0 
       (.I0(out[11]),
        .I1(xgmii_rxd_ebuff[11]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[11]));
(* SOFT_HLUTNM = "soft_lutpair429" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[12]_INST_0 
       (.I0(out[12]),
        .I1(xgmii_rxd_ebuff[12]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[12]));
(* SOFT_HLUTNM = "soft_lutpair430" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[13]_INST_0 
       (.I0(out[13]),
        .I1(xgmii_rxd_ebuff[13]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[13]));
(* SOFT_HLUTNM = "soft_lutpair430" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[14]_INST_0 
       (.I0(out[14]),
        .I1(xgmii_rxd_ebuff[14]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[14]));
(* SOFT_HLUTNM = "soft_lutpair431" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[15]_INST_0 
       (.I0(out[15]),
        .I1(xgmii_rxd_ebuff[15]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[15]));
(* SOFT_HLUTNM = "soft_lutpair431" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[16]_INST_0 
       (.I0(out[16]),
        .I1(xgmii_rxd_ebuff[16]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[16]));
(* SOFT_HLUTNM = "soft_lutpair432" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[17]_INST_0 
       (.I0(out[17]),
        .I1(xgmii_rxd_ebuff[17]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[17]));
(* SOFT_HLUTNM = "soft_lutpair432" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[18]_INST_0 
       (.I0(out[18]),
        .I1(xgmii_rxd_ebuff[18]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[18]));
(* SOFT_HLUTNM = "soft_lutpair433" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[19]_INST_0 
       (.I0(out[19]),
        .I1(xgmii_rxd_ebuff[19]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[19]));
(* SOFT_HLUTNM = "soft_lutpair423" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[1]_INST_0 
       (.I0(out[1]),
        .I1(xgmii_rxd_ebuff[1]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[1]));
(* SOFT_HLUTNM = "soft_lutpair433" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[20]_INST_0 
       (.I0(out[20]),
        .I1(xgmii_rxd_ebuff[20]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[20]));
(* SOFT_HLUTNM = "soft_lutpair434" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[21]_INST_0 
       (.I0(out[21]),
        .I1(xgmii_rxd_ebuff[21]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[21]));
(* SOFT_HLUTNM = "soft_lutpair434" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[22]_INST_0 
       (.I0(out[22]),
        .I1(xgmii_rxd_ebuff[22]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[22]));
(* SOFT_HLUTNM = "soft_lutpair435" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[23]_INST_0 
       (.I0(out[23]),
        .I1(xgmii_rxd_ebuff[23]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[23]));
(* SOFT_HLUTNM = "soft_lutpair435" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[24]_INST_0 
       (.I0(out[24]),
        .I1(xgmii_rxd_ebuff[24]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[24]));
(* SOFT_HLUTNM = "soft_lutpair436" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[25]_INST_0 
       (.I0(out[25]),
        .I1(xgmii_rxd_ebuff[25]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[25]));
(* SOFT_HLUTNM = "soft_lutpair436" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[26]_INST_0 
       (.I0(out[26]),
        .I1(xgmii_rxd_ebuff[26]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[26]));
(* SOFT_HLUTNM = "soft_lutpair437" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[27]_INST_0 
       (.I0(out[27]),
        .I1(xgmii_rxd_ebuff[27]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[27]));
(* SOFT_HLUTNM = "soft_lutpair437" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[28]_INST_0 
       (.I0(out[28]),
        .I1(xgmii_rxd_ebuff[28]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[28]));
(* SOFT_HLUTNM = "soft_lutpair422" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[29]_INST_0 
       (.I0(out[29]),
        .I1(xgmii_rxd_ebuff[29]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[29]));
(* SOFT_HLUTNM = "soft_lutpair424" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[2]_INST_0 
       (.I0(out[2]),
        .I1(xgmii_rxd_ebuff[2]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[2]));
(* SOFT_HLUTNM = "soft_lutpair438" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[30]_INST_0 
       (.I0(out[30]),
        .I1(xgmii_rxd_ebuff[30]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[30]));
(* SOFT_HLUTNM = "soft_lutpair439" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[31]_INST_0 
       (.I0(out[31]),
        .I1(xgmii_rxd_ebuff[31]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[31]));
(* SOFT_HLUTNM = "soft_lutpair439" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[32]_INST_0 
       (.I0(out[32]),
        .I1(xgmii_rxd_ebuff[32]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[32]));
(* SOFT_HLUTNM = "soft_lutpair440" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[33]_INST_0 
       (.I0(out[33]),
        .I1(xgmii_rxd_ebuff[33]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[33]));
(* SOFT_HLUTNM = "soft_lutpair423" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[34]_INST_0 
       (.I0(out[34]),
        .I1(xgmii_rxd_ebuff[34]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[34]));
(* SOFT_HLUTNM = "soft_lutpair424" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[35]_INST_0 
       (.I0(out[35]),
        .I1(xgmii_rxd_ebuff[35]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[35]));
(* SOFT_HLUTNM = "soft_lutpair438" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[36]_INST_0 
       (.I0(out[36]),
        .I1(xgmii_rxd_ebuff[36]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[36]));
(* SOFT_HLUTNM = "soft_lutpair440" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[37]_INST_0 
       (.I0(out[37]),
        .I1(xgmii_rxd_ebuff[37]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[37]));
(* SOFT_HLUTNM = "soft_lutpair441" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[38]_INST_0 
       (.I0(out[38]),
        .I1(xgmii_rxd_ebuff[38]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[38]));
(* SOFT_HLUTNM = "soft_lutpair442" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[39]_INST_0 
       (.I0(out[39]),
        .I1(xgmii_rxd_ebuff[39]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[39]));
(* SOFT_HLUTNM = "soft_lutpair425" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[3]_INST_0 
       (.I0(out[3]),
        .I1(xgmii_rxd_ebuff[3]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[3]));
(* SOFT_HLUTNM = "soft_lutpair443" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[40]_INST_0 
       (.I0(out[40]),
        .I1(xgmii_rxd_ebuff[40]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[40]));
(* SOFT_HLUTNM = "soft_lutpair444" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[41]_INST_0 
       (.I0(out[41]),
        .I1(xgmii_rxd_ebuff[41]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[41]));
(* SOFT_HLUTNM = "soft_lutpair444" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[42]_INST_0 
       (.I0(out[42]),
        .I1(xgmii_rxd_ebuff[42]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[42]));
(* SOFT_HLUTNM = "soft_lutpair445" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[43]_INST_0 
       (.I0(out[43]),
        .I1(xgmii_rxd_ebuff[43]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[43]));
(* SOFT_HLUTNM = "soft_lutpair445" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[44]_INST_0 
       (.I0(out[44]),
        .I1(xgmii_rxd_ebuff[44]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[44]));
(* SOFT_HLUTNM = "soft_lutpair446" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[45]_INST_0 
       (.I0(out[45]),
        .I1(xgmii_rxd_ebuff[45]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[45]));
(* SOFT_HLUTNM = "soft_lutpair446" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[46]_INST_0 
       (.I0(out[46]),
        .I1(xgmii_rxd_ebuff[46]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[46]));
(* SOFT_HLUTNM = "soft_lutpair447" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[47]_INST_0 
       (.I0(out[47]),
        .I1(xgmii_rxd_ebuff[47]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[47]));
(* SOFT_HLUTNM = "soft_lutpair447" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[48]_INST_0 
       (.I0(out[48]),
        .I1(xgmii_rxd_ebuff[48]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[48]));
(* SOFT_HLUTNM = "soft_lutpair448" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[49]_INST_0 
       (.I0(out[49]),
        .I1(xgmii_rxd_ebuff[49]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[49]));
(* SOFT_HLUTNM = "soft_lutpair425" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[4]_INST_0 
       (.I0(out[4]),
        .I1(xgmii_rxd_ebuff[4]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[4]));
(* SOFT_HLUTNM = "soft_lutpair448" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[50]_INST_0 
       (.I0(out[50]),
        .I1(xgmii_rxd_ebuff[50]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[50]));
(* SOFT_HLUTNM = "soft_lutpair441" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[51]_INST_0 
       (.I0(out[51]),
        .I1(xgmii_rxd_ebuff[51]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[51]));
(* SOFT_HLUTNM = "soft_lutpair449" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[52]_INST_0 
       (.I0(out[52]),
        .I1(xgmii_rxd_ebuff[52]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[52]));
(* SOFT_HLUTNM = "soft_lutpair442" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[53]_INST_0 
       (.I0(out[53]),
        .I1(xgmii_rxd_ebuff[53]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[53]));
(* SOFT_HLUTNM = "soft_lutpair443" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[54]_INST_0 
       (.I0(out[54]),
        .I1(xgmii_rxd_ebuff[54]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[54]));
(* SOFT_HLUTNM = "soft_lutpair449" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[55]_INST_0 
       (.I0(out[55]),
        .I1(xgmii_rxd_ebuff[55]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[55]));
(* SOFT_HLUTNM = "soft_lutpair450" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[56]_INST_0 
       (.I0(out[56]),
        .I1(xgmii_rxd_ebuff[56]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[56]));
(* SOFT_HLUTNM = "soft_lutpair451" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[57]_INST_0 
       (.I0(out[57]),
        .I1(xgmii_rxd_ebuff[57]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[57]));
(* SOFT_HLUTNM = "soft_lutpair452" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[58]_INST_0 
       (.I0(out[58]),
        .I1(xgmii_rxd_ebuff[58]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[58]));
(* SOFT_HLUTNM = "soft_lutpair453" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[59]_INST_0 
       (.I0(out[59]),
        .I1(xgmii_rxd_ebuff[59]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[59]));
(* SOFT_HLUTNM = "soft_lutpair426" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[5]_INST_0 
       (.I0(out[5]),
        .I1(xgmii_rxd_ebuff[5]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[5]));
(* SOFT_HLUTNM = "soft_lutpair453" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[60]_INST_0 
       (.I0(out[60]),
        .I1(xgmii_rxd_ebuff[60]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[60]));
(* SOFT_HLUTNM = "soft_lutpair454" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[61]_INST_0 
       (.I0(out[61]),
        .I1(xgmii_rxd_ebuff[61]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[61]));
(* SOFT_HLUTNM = "soft_lutpair450" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[62]_INST_0 
       (.I0(out[62]),
        .I1(xgmii_rxd_ebuff[62]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[62]));
(* SOFT_HLUTNM = "soft_lutpair451" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[63]_INST_0 
       (.I0(out[63]),
        .I1(xgmii_rxd_ebuff[63]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[63]));
(* SOFT_HLUTNM = "soft_lutpair426" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[6]_INST_0 
       (.I0(out[6]),
        .I1(xgmii_rxd_ebuff[6]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[6]));
(* SOFT_HLUTNM = "soft_lutpair427" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[7]_INST_0 
       (.I0(out[7]),
        .I1(xgmii_rxd_ebuff[7]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[7]));
(* SOFT_HLUTNM = "soft_lutpair427" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[8]_INST_0 
       (.I0(out[8]),
        .I1(xgmii_rxd_ebuff[8]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[8]));
(* SOFT_HLUTNM = "soft_lutpair428" *) 
   LUT3 #(
    .INIT(8'hAC)) 
     \xgmii_rxd[9]_INST_0 
       (.I0(out[9]),
        .I1(xgmii_rxd_ebuff[9]),
        .I2(pcs_loopback_core_int),
        .O(xgmii_rxd[9]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_ieee_counters" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_ieee_counters
   (out,
    Q,
    O1,
    counter_out,
    I3,
    I4,
    SR,
    clk156,
    I1,
    I2);
  output [15:0]out;
  output [5:0]Q;
  output [7:0]O1;
  input counter_out;
  input I3;
  input I4;
  input [0:0]SR;
  input clk156;
  input [0:0]I1;
  input I2;

  wire [0:0]I1;
  wire I2;
  wire I3;
  wire I4;
  wire [7:0]O1;
  wire [5:0]Q;
  wire [0:0]SR;
  wire clk156;
  wire counter_out;
  wire \n_0_pcs_ber_count[5]_i_4 ;
  wire \n_0_pcs_error_block_count[7]_i_4 ;
  wire \n_0_pcs_test_pattern_error_count[0]_i_4 ;
  wire \n_0_pcs_test_pattern_error_count[0]_i_5 ;
  wire \n_0_pcs_test_pattern_error_count[0]_i_6 ;
  wire \n_0_pcs_test_pattern_error_count[0]_i_7 ;
  wire \n_0_pcs_test_pattern_error_count_reg[0]_i_3 ;
  wire \n_0_pcs_test_pattern_error_count_reg[10]_i_1 ;
  wire \n_0_pcs_test_pattern_error_count_reg[10]_i_2 ;
  wire \n_0_pcs_test_pattern_error_count_reg[11]_i_1 ;
  wire \n_0_pcs_test_pattern_error_count_reg[11]_i_2 ;
  wire \n_0_pcs_test_pattern_error_count_reg[12]_i_1 ;
  wire \n_0_pcs_test_pattern_error_count_reg[12]_i_2 ;
  wire \n_0_pcs_test_pattern_error_count_reg[13]_i_1 ;
  wire \n_0_pcs_test_pattern_error_count_reg[13]_i_2 ;
  wire \n_0_pcs_test_pattern_error_count_reg[14]_i_1 ;
  wire \n_0_pcs_test_pattern_error_count_reg[14]_i_2 ;
  wire \n_0_pcs_test_pattern_error_count_reg[15]_i_1 ;
  wire \n_0_pcs_test_pattern_error_count_reg[1]_i_1 ;
  wire \n_0_pcs_test_pattern_error_count_reg[1]_i_2 ;
  wire \n_0_pcs_test_pattern_error_count_reg[2]_i_1 ;
  wire \n_0_pcs_test_pattern_error_count_reg[2]_i_2 ;
  wire \n_0_pcs_test_pattern_error_count_reg[3]_i_1 ;
  wire \n_0_pcs_test_pattern_error_count_reg[3]_i_2 ;
  wire \n_0_pcs_test_pattern_error_count_reg[4]_i_1 ;
  wire \n_0_pcs_test_pattern_error_count_reg[4]_i_2 ;
  wire \n_0_pcs_test_pattern_error_count_reg[5]_i_1 ;
  wire \n_0_pcs_test_pattern_error_count_reg[5]_i_2 ;
  wire \n_0_pcs_test_pattern_error_count_reg[6]_i_1 ;
  wire \n_0_pcs_test_pattern_error_count_reg[6]_i_2 ;
  wire \n_0_pcs_test_pattern_error_count_reg[7]_i_1 ;
  wire \n_0_pcs_test_pattern_error_count_reg[7]_i_2 ;
  wire \n_0_pcs_test_pattern_error_count_reg[8]_i_1 ;
  wire \n_0_pcs_test_pattern_error_count_reg[8]_i_2 ;
  wire \n_0_pcs_test_pattern_error_count_reg[9]_i_1 ;
  wire \n_0_pcs_test_pattern_error_count_reg[9]_i_2 ;
  wire [15:0]out;
  wire [5:0]p_0_in;
  wire [7:0]p_0_in__0;
  wire pcs_ber_count0;
  wire pcs_error_block_count0;
  wire pcs_test_pattern_error_count0;
  wire [3:2]\NLW_pcs_test_pattern_error_count_reg[13]_i_2_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_pcs_test_pattern_error_count_reg[13]_i_2_CARRY4_DI_UNCONNECTED ;

(* SOFT_HLUTNM = "soft_lutpair34" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \pcs_ber_count[0]_i_1 
       (.I0(Q[0]),
        .O(p_0_in[0]));
(* SOFT_HLUTNM = "soft_lutpair34" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \pcs_ber_count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in[1]));
(* SOFT_HLUTNM = "soft_lutpair31" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \pcs_ber_count[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(p_0_in[2]));
(* SOFT_HLUTNM = "soft_lutpair31" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \pcs_ber_count[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(p_0_in[3]));
(* SOFT_HLUTNM = "soft_lutpair29" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \pcs_ber_count[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(p_0_in[4]));
LUT3 #(
    .INIT(8'h2A)) 
     \pcs_ber_count[5]_i_2 
       (.I0(counter_out),
        .I1(\n_0_pcs_ber_count[5]_i_4 ),
        .I2(Q[5]),
        .O(pcs_ber_count0));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \pcs_ber_count[5]_i_3 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(p_0_in[5]));
(* SOFT_HLUTNM = "soft_lutpair29" *) 
   LUT5 #(
    .INIT(32'h80000000)) 
     \pcs_ber_count[5]_i_4 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\n_0_pcs_ber_count[5]_i_4 ));
FDRE \pcs_ber_count_reg[0] 
       (.C(clk156),
        .CE(pcs_ber_count0),
        .D(p_0_in[0]),
        .Q(Q[0]),
        .R(SR));
FDRE \pcs_ber_count_reg[1] 
       (.C(clk156),
        .CE(pcs_ber_count0),
        .D(p_0_in[1]),
        .Q(Q[1]),
        .R(SR));
FDRE \pcs_ber_count_reg[2] 
       (.C(clk156),
        .CE(pcs_ber_count0),
        .D(p_0_in[2]),
        .Q(Q[2]),
        .R(SR));
FDRE \pcs_ber_count_reg[3] 
       (.C(clk156),
        .CE(pcs_ber_count0),
        .D(p_0_in[3]),
        .Q(Q[3]),
        .R(SR));
FDRE \pcs_ber_count_reg[4] 
       (.C(clk156),
        .CE(pcs_ber_count0),
        .D(p_0_in[4]),
        .Q(Q[4]),
        .R(SR));
FDRE \pcs_ber_count_reg[5] 
       (.C(clk156),
        .CE(pcs_ber_count0),
        .D(p_0_in[5]),
        .Q(Q[5]),
        .R(SR));
LUT1 #(
    .INIT(2'h1)) 
     \pcs_error_block_count[0]_i_1 
       (.I0(O1[0]),
        .O(p_0_in__0[0]));
(* SOFT_HLUTNM = "soft_lutpair32" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \pcs_error_block_count[1]_i_1 
       (.I0(O1[0]),
        .I1(O1[1]),
        .O(p_0_in__0[1]));
(* SOFT_HLUTNM = "soft_lutpair32" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \pcs_error_block_count[2]_i_1 
       (.I0(O1[2]),
        .I1(O1[0]),
        .I2(O1[1]),
        .O(p_0_in__0[2]));
(* SOFT_HLUTNM = "soft_lutpair30" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \pcs_error_block_count[3]_i_1 
       (.I0(O1[3]),
        .I1(O1[1]),
        .I2(O1[0]),
        .I3(O1[2]),
        .O(p_0_in__0[3]));
(* SOFT_HLUTNM = "soft_lutpair30" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \pcs_error_block_count[4]_i_1 
       (.I0(O1[4]),
        .I1(O1[2]),
        .I2(O1[0]),
        .I3(O1[1]),
        .I4(O1[3]),
        .O(p_0_in__0[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \pcs_error_block_count[5]_i_1 
       (.I0(O1[5]),
        .I1(O1[3]),
        .I2(O1[1]),
        .I3(O1[0]),
        .I4(O1[2]),
        .I5(O1[4]),
        .O(p_0_in__0[5]));
(* SOFT_HLUTNM = "soft_lutpair33" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \pcs_error_block_count[6]_i_1 
       (.I0(\n_0_pcs_error_block_count[7]_i_4 ),
        .I1(O1[6]),
        .O(p_0_in__0[6]));
LUT4 #(
    .INIT(16'hA2AA)) 
     \pcs_error_block_count[7]_i_2 
       (.I0(I3),
        .I1(O1[6]),
        .I2(\n_0_pcs_error_block_count[7]_i_4 ),
        .I3(O1[7]),
        .O(pcs_error_block_count0));
(* SOFT_HLUTNM = "soft_lutpair33" *) 
   LUT3 #(
    .INIT(8'h9A)) 
     \pcs_error_block_count[7]_i_3 
       (.I0(O1[7]),
        .I1(\n_0_pcs_error_block_count[7]_i_4 ),
        .I2(O1[6]),
        .O(p_0_in__0[7]));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \pcs_error_block_count[7]_i_4 
       (.I0(O1[4]),
        .I1(O1[2]),
        .I2(O1[0]),
        .I3(O1[1]),
        .I4(O1[3]),
        .I5(O1[5]),
        .O(\n_0_pcs_error_block_count[7]_i_4 ));
FDRE \pcs_error_block_count_reg[0] 
       (.C(clk156),
        .CE(pcs_error_block_count0),
        .D(p_0_in__0[0]),
        .Q(O1[0]),
        .R(I1));
FDRE \pcs_error_block_count_reg[1] 
       (.C(clk156),
        .CE(pcs_error_block_count0),
        .D(p_0_in__0[1]),
        .Q(O1[1]),
        .R(I1));
FDRE \pcs_error_block_count_reg[2] 
       (.C(clk156),
        .CE(pcs_error_block_count0),
        .D(p_0_in__0[2]),
        .Q(O1[2]),
        .R(I1));
FDRE \pcs_error_block_count_reg[3] 
       (.C(clk156),
        .CE(pcs_error_block_count0),
        .D(p_0_in__0[3]),
        .Q(O1[3]),
        .R(I1));
FDRE \pcs_error_block_count_reg[4] 
       (.C(clk156),
        .CE(pcs_error_block_count0),
        .D(p_0_in__0[4]),
        .Q(O1[4]),
        .R(I1));
FDRE \pcs_error_block_count_reg[5] 
       (.C(clk156),
        .CE(pcs_error_block_count0),
        .D(p_0_in__0[5]),
        .Q(O1[5]),
        .R(I1));
FDRE \pcs_error_block_count_reg[6] 
       (.C(clk156),
        .CE(pcs_error_block_count0),
        .D(p_0_in__0[6]),
        .Q(O1[6]),
        .R(I1));
FDRE \pcs_error_block_count_reg[7] 
       (.C(clk156),
        .CE(pcs_error_block_count0),
        .D(p_0_in__0[7]),
        .Q(O1[7]),
        .R(I1));
LUT4 #(
    .INIT(16'h2AAA)) 
     \pcs_test_pattern_error_count[0]_i_2 
       (.I0(I4),
        .I1(\n_0_pcs_test_pattern_error_count[0]_i_4 ),
        .I2(\n_0_pcs_test_pattern_error_count[0]_i_5 ),
        .I3(\n_0_pcs_test_pattern_error_count[0]_i_6 ),
        .O(pcs_test_pattern_error_count0));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \pcs_test_pattern_error_count[0]_i_4 
       (.I0(out[5]),
        .I1(out[4]),
        .I2(out[8]),
        .I3(out[9]),
        .I4(out[6]),
        .I5(out[7]),
        .O(\n_0_pcs_test_pattern_error_count[0]_i_4 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \pcs_test_pattern_error_count[0]_i_5 
       (.I0(out[11]),
        .I1(out[10]),
        .I2(out[14]),
        .I3(out[15]),
        .I4(out[12]),
        .I5(out[13]),
        .O(\n_0_pcs_test_pattern_error_count[0]_i_5 ));
LUT4 #(
    .INIT(16'h8000)) 
     \pcs_test_pattern_error_count[0]_i_6 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[3]),
        .I3(out[2]),
        .O(\n_0_pcs_test_pattern_error_count[0]_i_6 ));
LUT1 #(
    .INIT(2'h1)) 
     \pcs_test_pattern_error_count[0]_i_7 
       (.I0(out[0]),
        .O(\n_0_pcs_test_pattern_error_count[0]_i_7 ));
FDRE \pcs_test_pattern_error_count_reg[0] 
       (.C(clk156),
        .CE(pcs_test_pattern_error_count0),
        .D(\n_0_pcs_test_pattern_error_count_reg[0]_i_3 ),
        .Q(out[0]),
        .R(I2));
FDRE \pcs_test_pattern_error_count_reg[10] 
       (.C(clk156),
        .CE(pcs_test_pattern_error_count0),
        .D(\n_0_pcs_test_pattern_error_count_reg[10]_i_1 ),
        .Q(out[10]),
        .R(I2));
FDRE \pcs_test_pattern_error_count_reg[11] 
       (.C(clk156),
        .CE(pcs_test_pattern_error_count0),
        .D(\n_0_pcs_test_pattern_error_count_reg[11]_i_1 ),
        .Q(out[11]),
        .R(I2));
FDRE \pcs_test_pattern_error_count_reg[12] 
       (.C(clk156),
        .CE(pcs_test_pattern_error_count0),
        .D(\n_0_pcs_test_pattern_error_count_reg[12]_i_1 ),
        .Q(out[12]),
        .R(I2));
FDRE \pcs_test_pattern_error_count_reg[13] 
       (.C(clk156),
        .CE(pcs_test_pattern_error_count0),
        .D(\n_0_pcs_test_pattern_error_count_reg[13]_i_1 ),
        .Q(out[13]),
        .R(I2));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \pcs_test_pattern_error_count_reg[13]_i_2_CARRY4 
       (.CI(\n_0_pcs_test_pattern_error_count_reg[12]_i_2 ),
        .CO({\NLW_pcs_test_pattern_error_count_reg[13]_i_2_CARRY4_CO_UNCONNECTED [3:2],\n_0_pcs_test_pattern_error_count_reg[14]_i_2 ,\n_0_pcs_test_pattern_error_count_reg[13]_i_2 }),
        .CYINIT(1'b0),
        .DI({\NLW_pcs_test_pattern_error_count_reg[13]_i_2_CARRY4_DI_UNCONNECTED [3],1'b0,1'b0,1'b0}),
        .O({\n_0_pcs_test_pattern_error_count_reg[15]_i_1 ,\n_0_pcs_test_pattern_error_count_reg[14]_i_1 ,\n_0_pcs_test_pattern_error_count_reg[13]_i_1 ,\n_0_pcs_test_pattern_error_count_reg[12]_i_1 }),
        .S(out[15:12]));
FDRE \pcs_test_pattern_error_count_reg[14] 
       (.C(clk156),
        .CE(pcs_test_pattern_error_count0),
        .D(\n_0_pcs_test_pattern_error_count_reg[14]_i_1 ),
        .Q(out[14]),
        .R(I2));
FDRE \pcs_test_pattern_error_count_reg[15] 
       (.C(clk156),
        .CE(pcs_test_pattern_error_count0),
        .D(\n_0_pcs_test_pattern_error_count_reg[15]_i_1 ),
        .Q(out[15]),
        .R(I2));
FDRE \pcs_test_pattern_error_count_reg[1] 
       (.C(clk156),
        .CE(pcs_test_pattern_error_count0),
        .D(\n_0_pcs_test_pattern_error_count_reg[1]_i_1 ),
        .Q(out[1]),
        .R(I2));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \pcs_test_pattern_error_count_reg[1]_i_2_CARRY4 
       (.CI(1'b0),
        .CO({\n_0_pcs_test_pattern_error_count_reg[4]_i_2 ,\n_0_pcs_test_pattern_error_count_reg[3]_i_2 ,\n_0_pcs_test_pattern_error_count_reg[2]_i_2 ,\n_0_pcs_test_pattern_error_count_reg[1]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n_0_pcs_test_pattern_error_count_reg[3]_i_1 ,\n_0_pcs_test_pattern_error_count_reg[2]_i_1 ,\n_0_pcs_test_pattern_error_count_reg[1]_i_1 ,\n_0_pcs_test_pattern_error_count_reg[0]_i_3 }),
        .S({out[3:1],\n_0_pcs_test_pattern_error_count[0]_i_7 }));
FDRE \pcs_test_pattern_error_count_reg[2] 
       (.C(clk156),
        .CE(pcs_test_pattern_error_count0),
        .D(\n_0_pcs_test_pattern_error_count_reg[2]_i_1 ),
        .Q(out[2]),
        .R(I2));
FDRE \pcs_test_pattern_error_count_reg[3] 
       (.C(clk156),
        .CE(pcs_test_pattern_error_count0),
        .D(\n_0_pcs_test_pattern_error_count_reg[3]_i_1 ),
        .Q(out[3]),
        .R(I2));
FDRE \pcs_test_pattern_error_count_reg[4] 
       (.C(clk156),
        .CE(pcs_test_pattern_error_count0),
        .D(\n_0_pcs_test_pattern_error_count_reg[4]_i_1 ),
        .Q(out[4]),
        .R(I2));
FDRE \pcs_test_pattern_error_count_reg[5] 
       (.C(clk156),
        .CE(pcs_test_pattern_error_count0),
        .D(\n_0_pcs_test_pattern_error_count_reg[5]_i_1 ),
        .Q(out[5]),
        .R(I2));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \pcs_test_pattern_error_count_reg[5]_i_2_CARRY4 
       (.CI(\n_0_pcs_test_pattern_error_count_reg[4]_i_2 ),
        .CO({\n_0_pcs_test_pattern_error_count_reg[8]_i_2 ,\n_0_pcs_test_pattern_error_count_reg[7]_i_2 ,\n_0_pcs_test_pattern_error_count_reg[6]_i_2 ,\n_0_pcs_test_pattern_error_count_reg[5]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_pcs_test_pattern_error_count_reg[7]_i_1 ,\n_0_pcs_test_pattern_error_count_reg[6]_i_1 ,\n_0_pcs_test_pattern_error_count_reg[5]_i_1 ,\n_0_pcs_test_pattern_error_count_reg[4]_i_1 }),
        .S(out[7:4]));
FDRE \pcs_test_pattern_error_count_reg[6] 
       (.C(clk156),
        .CE(pcs_test_pattern_error_count0),
        .D(\n_0_pcs_test_pattern_error_count_reg[6]_i_1 ),
        .Q(out[6]),
        .R(I2));
FDRE \pcs_test_pattern_error_count_reg[7] 
       (.C(clk156),
        .CE(pcs_test_pattern_error_count0),
        .D(\n_0_pcs_test_pattern_error_count_reg[7]_i_1 ),
        .Q(out[7]),
        .R(I2));
FDRE \pcs_test_pattern_error_count_reg[8] 
       (.C(clk156),
        .CE(pcs_test_pattern_error_count0),
        .D(\n_0_pcs_test_pattern_error_count_reg[8]_i_1 ),
        .Q(out[8]),
        .R(I2));
FDRE \pcs_test_pattern_error_count_reg[9] 
       (.C(clk156),
        .CE(pcs_test_pattern_error_count0),
        .D(\n_0_pcs_test_pattern_error_count_reg[9]_i_1 ),
        .Q(out[9]),
        .R(I2));
(* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 \pcs_test_pattern_error_count_reg[9]_i_2_CARRY4 
       (.CI(\n_0_pcs_test_pattern_error_count_reg[8]_i_2 ),
        .CO({\n_0_pcs_test_pattern_error_count_reg[12]_i_2 ,\n_0_pcs_test_pattern_error_count_reg[11]_i_2 ,\n_0_pcs_test_pattern_error_count_reg[10]_i_2 ,\n_0_pcs_test_pattern_error_count_reg[9]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_0_pcs_test_pattern_error_count_reg[11]_i_1 ,\n_0_pcs_test_pattern_error_count_reg[10]_i_1 ,\n_0_pcs_test_pattern_error_count_reg[9]_i_1 ,\n_0_pcs_test_pattern_error_count_reg[8]_i_1 }),
        .S(out[11:8]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_ieee_registers" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_ieee_registers
   (O1,
    O2,
    regs_rdack,
    regs_wrack,
    loopback_ctrl,
    O3,
    tx_disable_int,
    O4,
    p_0_in6_in,
    reg_1_9_we,
    Q,
    O5,
    reg_3_35_we,
    reg_3_41_we,
    O6,
    O7,
    O8,
    reg_3_40_we,
    reg_3_39_we,
    O9,
    pcs_test_pattern_seedB_core_int,
    pcs_test_pattern_seedA_core_int,
    O10,
    O11,
    O12,
    tx_66_fifo,
    core_in_testmode,
    clear_test_pattern_err_count,
    O13,
    O14,
    SR,
    O15,
    O16,
    reg_3_42_we,
    O17,
    O18,
    O19,
    O20,
    D,
    prbs31_rx_enable_core_int,
    prbs31_tx_enable_core_int,
    rddata_out,
    global_pmd_rx_signal_detect_core_i,
    clk156,
    core_status,
    pcs_hi_ber_core_i,
    pcs_rx_link_up_core_sync_int,
    I1,
    reg_3_33_re,
    I2,
    rdack0,
    wrack0,
    I3,
    I4,
    I5,
    I6,
    I7,
    reset,
    I8,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    pma_pmd_type,
    pma_pmd_status_tx_fault_core_int,
    state,
    new_tx_test_seed,
    I15,
    I16,
    prbs31_rx_enable_core_reg,
    I17,
    I18,
    I19,
    I20,
    out,
    pma_pmd_reset_clear_core_intr,
    resetdone,
    I21,
    I22,
    I23,
    I24,
    I25,
    I26,
    I27,
    I28,
    I29,
    I30,
    I31,
    I32,
    I33,
    I34,
    I35);
  output O1;
  output O2;
  output regs_rdack;
  output regs_wrack;
  output [0:0]loopback_ctrl;
  output O3;
  output tx_disable_int;
  output O4;
  output p_0_in6_in;
  output reg_1_9_we;
  output [4:0]Q;
  output O5;
  output reg_3_35_we;
  output reg_3_41_we;
  output O6;
  output O7;
  output O8;
  output reg_3_40_we;
  output reg_3_39_we;
  output [15:0]O9;
  output [57:0]pcs_test_pattern_seedB_core_int;
  output [57:0]pcs_test_pattern_seedA_core_int;
  output [3:0]O10;
  output O11;
  output O12;
  output [0:0]tx_66_fifo;
  output core_in_testmode;
  output clear_test_pattern_err_count;
  output O13;
  output O14;
  output [0:0]SR;
  output [0:0]O15;
  output O16;
  output reg_3_42_we;
  output O17;
  output O18;
  output O19;
  output O20;
  output [15:0]D;
  output prbs31_rx_enable_core_int;
  output prbs31_tx_enable_core_int;
  output [15:0]rddata_out;
  input global_pmd_rx_signal_detect_core_i;
  input clk156;
  input [0:0]core_status;
  input pcs_hi_ber_core_i;
  input pcs_rx_link_up_core_sync_int;
  input I1;
  input reg_3_33_re;
  input I2;
  input rdack0;
  input wrack0;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input reset;
  input I8;
  input [3:0]I9;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input [2:0]pma_pmd_type;
  input pma_pmd_status_tx_fault_core_int;
  input [2:0]state;
  input new_tx_test_seed;
  input [0:0]I15;
  input [0:0]I16;
  input prbs31_rx_enable_core_reg;
  input I17;
  input I18;
  input I19;
  input [15:0]I20;
  input [15:0]out;
  input pma_pmd_reset_clear_core_intr;
  input resetdone;
  input [20:0]I21;
  input [7:0]I22;
  input [5:0]I23;
  input [15:0]I24;
  input [14:0]I25;
  input [15:0]I26;
  input [9:0]I27;
  input [15:0]I28;
  input [14:0]I29;
  input [14:0]I30;
  input [8:0]I31;
  input [5:0]I32;
  input [15:0]I33;
  input [15:0]I34;
  input I35;

  wire [15:0]D;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire [0:0]I15;
  wire [0:0]I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire [15:0]I20;
  wire [20:0]I21;
  wire [7:0]I22;
  wire [5:0]I23;
  wire [15:0]I24;
  wire [14:0]I25;
  wire [15:0]I26;
  wire [9:0]I27;
  wire [15:0]I28;
  wire [14:0]I29;
  wire I3;
  wire [14:0]I30;
  wire [8:0]I31;
  wire [5:0]I32;
  wire [15:0]I33;
  wire [15:0]I34;
  wire I35;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire [3:0]I9;
  wire O1;
  wire [3:0]O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire [0:0]O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire [15:0]O9;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [20:2]addr_reg;
  wire clear_test_pattern_err_count;
  wire clk156;
  wire core_in_testmode;
  wire [0:0]core_status;
  wire global_pmd_rx_signal_detect_core_i;
  wire [0:0]loopback_ctrl;
  wire new_tx_test_seed;
  wire [15:0]out;
  wire p_0_in6_in;
  wire pcs_hi_ber_core_i;
  wire pcs_rx_link_up_core_sync_int;
  wire [57:0]pcs_test_pattern_seedA_core_int;
  wire [57:0]pcs_test_pattern_seedB_core_int;
  wire pma_pmd_reset_clear_core_intr;
  wire pma_pmd_status_tx_fault_core_int;
  wire [2:0]pma_pmd_type;
  wire prbs31_rx_enable_core_int;
  wire prbs31_rx_enable_core_reg;
  wire prbs31_tx_enable_core_int;
  wire rdack0;
  wire [15:0]rddata_out;
  wire reg_1_9_we;
  wire reg_3_33_re;
  wire reg_3_35_we;
  wire reg_3_39_we;
  wire reg_3_40_we;
  wire reg_3_41_we;
  wire reg_3_42_we;
  wire regs_rdack;
  wire regs_wrack;
  wire reset;
  wire resetdone;
  wire [2:0]state;
  wire [0:0]tx_66_fifo;
  wire tx_disable_int;
  wire wrack0;

FDRE \addr_reg_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(I21[0]),
        .Q(Q[0]),
        .R(reset));
FDRE \addr_reg_reg[10] 
       (.C(clk156),
        .CE(1'b1),
        .D(I21[10]),
        .Q(addr_reg[10]),
        .R(reset));
FDRE \addr_reg_reg[11] 
       (.C(clk156),
        .CE(1'b1),
        .D(I21[11]),
        .Q(addr_reg[11]),
        .R(reset));
FDRE \addr_reg_reg[12] 
       (.C(clk156),
        .CE(1'b1),
        .D(I21[12]),
        .Q(addr_reg[12]),
        .R(reset));
FDRE \addr_reg_reg[13] 
       (.C(clk156),
        .CE(1'b1),
        .D(I21[13]),
        .Q(addr_reg[13]),
        .R(reset));
FDRE \addr_reg_reg[14] 
       (.C(clk156),
        .CE(1'b1),
        .D(I21[14]),
        .Q(addr_reg[14]),
        .R(reset));
FDRE \addr_reg_reg[15] 
       (.C(clk156),
        .CE(1'b1),
        .D(I21[15]),
        .Q(addr_reg[15]),
        .R(reset));
FDRE \addr_reg_reg[16] 
       (.C(clk156),
        .CE(1'b1),
        .D(I21[16]),
        .Q(Q[3]),
        .R(reset));
FDRE \addr_reg_reg[17] 
       (.C(clk156),
        .CE(1'b1),
        .D(I21[17]),
        .Q(Q[4]),
        .R(reset));
FDRE \addr_reg_reg[18] 
       (.C(clk156),
        .CE(1'b1),
        .D(I21[18]),
        .Q(addr_reg[18]),
        .R(reset));
FDRE \addr_reg_reg[19] 
       (.C(clk156),
        .CE(1'b1),
        .D(I21[19]),
        .Q(addr_reg[19]),
        .R(reset));
FDRE \addr_reg_reg[1] 
       (.C(clk156),
        .CE(1'b1),
        .D(I21[1]),
        .Q(Q[1]),
        .R(reset));
FDRE \addr_reg_reg[20] 
       (.C(clk156),
        .CE(1'b1),
        .D(I21[20]),
        .Q(addr_reg[20]),
        .R(reset));
FDRE \addr_reg_reg[2] 
       (.C(clk156),
        .CE(1'b1),
        .D(I21[2]),
        .Q(addr_reg[2]),
        .R(reset));
FDRE \addr_reg_reg[3] 
       (.C(clk156),
        .CE(1'b1),
        .D(I21[3]),
        .Q(Q[2]),
        .R(reset));
FDRE \addr_reg_reg[4] 
       (.C(clk156),
        .CE(1'b1),
        .D(I21[4]),
        .Q(addr_reg[4]),
        .R(reset));
FDRE \addr_reg_reg[5] 
       (.C(clk156),
        .CE(1'b1),
        .D(I21[5]),
        .Q(addr_reg[5]),
        .R(reset));
FDRE \addr_reg_reg[6] 
       (.C(clk156),
        .CE(1'b1),
        .D(I21[6]),
        .Q(addr_reg[6]),
        .R(reset));
FDRE \addr_reg_reg[7] 
       (.C(clk156),
        .CE(1'b1),
        .D(I21[7]),
        .Q(addr_reg[7]),
        .R(reset));
FDRE \addr_reg_reg[8] 
       (.C(clk156),
        .CE(1'b1),
        .D(I21[8]),
        .Q(addr_reg[8]),
        .R(reset));
FDRE \addr_reg_reg[9] 
       (.C(clk156),
        .CE(1'b1),
        .D(I21[9]),
        .Q(addr_reg[9]),
        .R(reset));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_common_ieee_registers common_reg_block
       (.D(D),
        .E(reg_3_35_we),
        .I1(I1),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I17(I17),
        .I18(I18),
        .I19(I19),
        .I2(I2),
        .I20(I20),
        .I22(I22),
        .I23(I23),
        .I24(I24),
        .I25(I25),
        .I26(I26),
        .I27(I27),
        .I28(I28),
        .I29(I29),
        .I3(I3),
        .I30(I30),
        .I31(I31),
        .I32(I32),
        .I33(I33),
        .I34(I34),
        .I35(I35),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(O1),
        .O10(reg_3_40_we),
        .O11(reg_3_39_we),
        .O12(O9),
        .O13(O10),
        .O14(O11),
        .O15(O12),
        .O16(O13),
        .O17(O14),
        .O18(SR),
        .O19(O15),
        .O2(O4),
        .O20(O16),
        .O21(reg_3_42_we),
        .O22(O17),
        .O23(O18),
        .O24(O19),
        .O25(O20),
        .O3(O3),
        .O4(p_0_in6_in),
        .O5(O5),
        .O6(reg_3_41_we),
        .O7(O6),
        .O8(O7),
        .O9(O8),
        .Q({addr_reg[20:18],Q[4:3],addr_reg[15:4],Q[2],addr_reg[2],Q[1:0]}),
        .SR(O2),
        .clear_test_pattern_err_count(clear_test_pattern_err_count),
        .clk156(clk156),
        .core_in_testmode(core_in_testmode),
        .core_status(core_status),
        .global_pmd_rx_signal_detect_core_i(global_pmd_rx_signal_detect_core_i),
        .loopback_ctrl(loopback_ctrl),
        .new_tx_test_seed(new_tx_test_seed),
        .out(out),
        .pcs_hi_ber_core_i(pcs_hi_ber_core_i),
        .pcs_rx_link_up_core_sync_int(pcs_rx_link_up_core_sync_int),
        .pcs_test_pattern_seedA_core_int(pcs_test_pattern_seedA_core_int),
        .pcs_test_pattern_seedB_core_int(pcs_test_pattern_seedB_core_int),
        .pma_pmd_reset_clear_core_intr(pma_pmd_reset_clear_core_intr),
        .pma_pmd_status_tx_fault_core_int(pma_pmd_status_tx_fault_core_int),
        .pma_pmd_type(pma_pmd_type),
        .prbs31_rx_enable_core_int(prbs31_rx_enable_core_int),
        .prbs31_rx_enable_core_reg(prbs31_rx_enable_core_reg),
        .prbs31_tx_enable_core_int(prbs31_tx_enable_core_int),
        .rdack0(rdack0),
        .rddata_out(rddata_out),
        .reg_1_9_we(reg_1_9_we),
        .reg_3_33_re(reg_3_33_re),
        .regs_rdack(regs_rdack),
        .regs_wrack(regs_wrack),
        .reset(reset),
        .resetdone(resetdone),
        .state(state),
        .tx_66_fifo(tx_66_fifo),
        .tx_disable_int(tx_disable_int),
        .wrack0(wrack0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_ipif_access" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_ipif_access
   (O1,
    I32,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    reg_3_33_re,
    O11,
    O12,
    rdack0,
    wrack0,
    O13,
    D,
    O14,
    O15,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    O24,
    O25,
    O26,
    areset_clk156,
    p_1_in,
    clk156,
    reg_3_42_we,
    Q,
    I1,
    I2,
    I3,
    I4,
    p_0_in6_in,
    reset,
    I5,
    regs_rdack,
    regs_wrack,
    SR,
    I11,
    mdio_we_rising,
    mdio_rd,
    drp_ack,
    I6,
    I12,
    rddata_out,
    control_reg,
    toggle_reg,
    loopback_ctrl,
    I13,
    reg_1_9_we,
    tx_disable_int,
    pma_pmd_reset_clear_core_intr,
    resetdone);
  output O1;
  output [5:0]I32;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output [0:0]O9;
  output O10;
  output reg_3_33_re;
  output O11;
  output O12;
  output rdack0;
  output wrack0;
  output O13;
  output [0:0]D;
  output O14;
  output O15;
  output O16;
  output O17;
  output O18;
  output [15:0]O19;
  output O20;
  output O21;
  output O22;
  output O23;
  output O24;
  output O25;
  output [15:0]O26;
  input areset_clk156;
  input p_1_in;
  input clk156;
  input reg_3_42_we;
  input [7:0]Q;
  input [4:0]I1;
  input I2;
  input I3;
  input I4;
  input p_0_in6_in;
  input reset;
  input I5;
  input regs_rdack;
  input regs_wrack;
  input [0:0]SR;
  input I11;
  input mdio_we_rising;
  input mdio_rd;
  input drp_ack;
  input I6;
  input [15:0]I12;
  input [15:0]rddata_out;
  input control_reg;
  input toggle_reg;
  input [0:0]loopback_ctrl;
  input I13;
  input reg_1_9_we;
  input tx_disable_int;
  input pma_pmd_reset_clear_core_intr;
  input resetdone;

  wire [0:0]D;
  wire [4:0]I1;
  wire I11;
  wire [15:0]I12;
  wire I13;
  wire I2;
  wire I3;
  wire [5:0]I32;
  wire I4;
  wire I5;
  wire I6;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire [15:0]O19;
  wire O2;
  wire O20;
  wire O21;
  wire O22;
  wire O23;
  wire O24;
  wire O25;
  wire [15:0]O26;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire [0:0]O9;
  wire [7:0]Q;
  wire [0:0]SR;
  wire areset_clk156;
  wire clk156;
  wire control_reg;
  wire drp_ack;
  wire \ieee_registers_i/common_reg_block/reg_1_0_we ;
  wire indirect_read;
  wire [0:0]loopback_ctrl;
  wire mdio_rd;
  wire mdio_we_rising;
  wire mgmt_wrack;
  wire \n_0_q[0]_i_2__2 ;
  wire n_0_read_reg_i_1;
  wire \n_0_state[0]_i_1 ;
  wire \n_0_state[0]_i_2__0 ;
  wire \n_0_state[0]_i_4 ;
  wire \n_0_state[1]_i_1 ;
  wire \n_0_state[2]_i_1 ;
  wire p_0_in6_in;
  wire p_1_in;
  wire pma_pmd_reset_clear_core_intr;
  wire prbs31_err_count0;
  wire rdack0;
  wire [15:0]rddata_out;
  wire reg_1_9_we;
  wire reg_3_33_re;
  wire reg_3_42_we;
  wire regs_rdack;
  wire regs_wrack;
  wire reset;
  wire resetdone;
  wire toggle_reg;
  wire tx_disable_int;
  wire wrack0;

LUT2 #(
    .INIT(4'hE)) 
     \addr_reg[17]_i_2 
       (.I0(O1),
        .I1(mdio_rd),
        .O(O20));
(* SOFT_HLUTNM = "soft_lutpair66" *) 
   LUT4 #(
    .INIT(16'h0006)) 
     control_reg_i_1
       (.I0(O9),
        .I1(O3),
        .I2(O1),
        .I3(O2),
        .O(O18));
LUT4 #(
    .INIT(16'h00E2)) 
     \data_captured[15]_i_2 
       (.I0(regs_rdack),
        .I1(O18),
        .I2(drp_ack),
        .I3(I6),
        .O(O17));
FDRE indirect_read_reg
       (.C(clk156),
        .CE(1'b1),
        .D(p_1_in),
        .Q(indirect_read),
        .R(areset_clk156));
LUT6 #(
    .INIT(64'hFFFFFFEB00000028)) 
     \prbs31_err_count[0]_i_1 
       (.I0(I12[0]),
        .I1(O9),
        .I2(O3),
        .I3(O1),
        .I4(O2),
        .I5(rddata_out[0]),
        .O(O19[0]));
LUT6 #(
    .INIT(64'hFFFFFFEB00000028)) 
     \prbs31_err_count[10]_i_1 
       (.I0(I12[10]),
        .I1(O9),
        .I2(O3),
        .I3(O1),
        .I4(O2),
        .I5(rddata_out[10]),
        .O(O19[10]));
LUT6 #(
    .INIT(64'hFFFFFFEB00000028)) 
     \prbs31_err_count[11]_i_1 
       (.I0(I12[11]),
        .I1(O9),
        .I2(O3),
        .I3(O1),
        .I4(O2),
        .I5(rddata_out[11]),
        .O(O19[11]));
LUT6 #(
    .INIT(64'hFFFFFFEB00000028)) 
     \prbs31_err_count[12]_i_1 
       (.I0(I12[12]),
        .I1(O9),
        .I2(O3),
        .I3(O1),
        .I4(O2),
        .I5(rddata_out[12]),
        .O(O19[12]));
LUT6 #(
    .INIT(64'hFFFFFFEB00000028)) 
     \prbs31_err_count[13]_i_1 
       (.I0(I12[13]),
        .I1(O9),
        .I2(O3),
        .I3(O1),
        .I4(O2),
        .I5(rddata_out[13]),
        .O(O19[13]));
LUT6 #(
    .INIT(64'hFFFFFFEB00000028)) 
     \prbs31_err_count[14]_i_1 
       (.I0(I12[14]),
        .I1(O9),
        .I2(O3),
        .I3(O1),
        .I4(O2),
        .I5(rddata_out[14]),
        .O(O19[14]));
LUT6 #(
    .INIT(64'h0000002800000000)) 
     \prbs31_err_count[15]_i_1 
       (.I0(p_1_in),
        .I1(O9),
        .I2(O3),
        .I3(O1),
        .I4(O2),
        .I5(drp_ack),
        .O(prbs31_err_count0));
LUT6 #(
    .INIT(64'hFFFFFFEB00000028)) 
     \prbs31_err_count[15]_i_2 
       (.I0(I12[15]),
        .I1(O9),
        .I2(O3),
        .I3(O1),
        .I4(O2),
        .I5(rddata_out[15]),
        .O(O19[15]));
LUT6 #(
    .INIT(64'hFFFFFFEB00000028)) 
     \prbs31_err_count[1]_i_1 
       (.I0(I12[1]),
        .I1(O9),
        .I2(O3),
        .I3(O1),
        .I4(O2),
        .I5(rddata_out[1]),
        .O(O19[1]));
LUT6 #(
    .INIT(64'hFFFFFFEB00000028)) 
     \prbs31_err_count[2]_i_1 
       (.I0(I12[2]),
        .I1(O9),
        .I2(O3),
        .I3(O1),
        .I4(O2),
        .I5(rddata_out[2]),
        .O(O19[2]));
LUT6 #(
    .INIT(64'hFFFFFFEB00000028)) 
     \prbs31_err_count[3]_i_1 
       (.I0(I12[3]),
        .I1(O9),
        .I2(O3),
        .I3(O1),
        .I4(O2),
        .I5(rddata_out[3]),
        .O(O19[3]));
LUT6 #(
    .INIT(64'hFFFFFFEB00000028)) 
     \prbs31_err_count[4]_i_1 
       (.I0(I12[4]),
        .I1(O9),
        .I2(O3),
        .I3(O1),
        .I4(O2),
        .I5(rddata_out[4]),
        .O(O19[4]));
LUT6 #(
    .INIT(64'hFFFFFFEB00000028)) 
     \prbs31_err_count[5]_i_1 
       (.I0(I12[5]),
        .I1(O9),
        .I2(O3),
        .I3(O1),
        .I4(O2),
        .I5(rddata_out[5]),
        .O(O19[5]));
LUT6 #(
    .INIT(64'hFFFFFFEB00000028)) 
     \prbs31_err_count[6]_i_1 
       (.I0(I12[6]),
        .I1(O9),
        .I2(O3),
        .I3(O1),
        .I4(O2),
        .I5(rddata_out[6]),
        .O(O19[6]));
LUT6 #(
    .INIT(64'hFFFFFFEB00000028)) 
     \prbs31_err_count[7]_i_1 
       (.I0(I12[7]),
        .I1(O9),
        .I2(O3),
        .I3(O1),
        .I4(O2),
        .I5(rddata_out[7]),
        .O(O19[7]));
LUT6 #(
    .INIT(64'hFFFFFFEB00000028)) 
     \prbs31_err_count[8]_i_1 
       (.I0(I12[8]),
        .I1(O9),
        .I2(O3),
        .I3(O1),
        .I4(O2),
        .I5(rddata_out[8]),
        .O(O19[8]));
LUT6 #(
    .INIT(64'hFFFFFFEB00000028)) 
     \prbs31_err_count[9]_i_1 
       (.I0(I12[9]),
        .I1(O9),
        .I2(O3),
        .I3(O1),
        .I4(O2),
        .I5(rddata_out[9]),
        .O(O19[9]));
FDRE \prbs31_err_count_reg[0] 
       (.C(clk156),
        .CE(prbs31_err_count0),
        .D(O19[0]),
        .Q(O26[0]),
        .R(areset_clk156));
FDRE \prbs31_err_count_reg[10] 
       (.C(clk156),
        .CE(prbs31_err_count0),
        .D(O19[10]),
        .Q(O26[10]),
        .R(areset_clk156));
FDRE \prbs31_err_count_reg[11] 
       (.C(clk156),
        .CE(prbs31_err_count0),
        .D(O19[11]),
        .Q(O26[11]),
        .R(areset_clk156));
FDRE \prbs31_err_count_reg[12] 
       (.C(clk156),
        .CE(prbs31_err_count0),
        .D(O19[12]),
        .Q(O26[12]),
        .R(areset_clk156));
FDRE \prbs31_err_count_reg[13] 
       (.C(clk156),
        .CE(prbs31_err_count0),
        .D(O19[13]),
        .Q(O26[13]),
        .R(areset_clk156));
FDRE \prbs31_err_count_reg[14] 
       (.C(clk156),
        .CE(prbs31_err_count0),
        .D(O19[14]),
        .Q(O26[14]),
        .R(areset_clk156));
FDRE \prbs31_err_count_reg[15] 
       (.C(clk156),
        .CE(prbs31_err_count0),
        .D(O19[15]),
        .Q(O26[15]),
        .R(areset_clk156));
FDRE \prbs31_err_count_reg[1] 
       (.C(clk156),
        .CE(prbs31_err_count0),
        .D(O19[1]),
        .Q(O26[1]),
        .R(areset_clk156));
FDRE \prbs31_err_count_reg[2] 
       (.C(clk156),
        .CE(prbs31_err_count0),
        .D(O19[2]),
        .Q(O26[2]),
        .R(areset_clk156));
FDRE \prbs31_err_count_reg[3] 
       (.C(clk156),
        .CE(prbs31_err_count0),
        .D(O19[3]),
        .Q(O26[3]),
        .R(areset_clk156));
FDRE \prbs31_err_count_reg[4] 
       (.C(clk156),
        .CE(prbs31_err_count0),
        .D(O19[4]),
        .Q(O26[4]),
        .R(areset_clk156));
FDRE \prbs31_err_count_reg[5] 
       (.C(clk156),
        .CE(prbs31_err_count0),
        .D(O19[5]),
        .Q(O26[5]),
        .R(areset_clk156));
FDRE \prbs31_err_count_reg[6] 
       (.C(clk156),
        .CE(prbs31_err_count0),
        .D(O19[6]),
        .Q(O26[6]),
        .R(areset_clk156));
FDRE \prbs31_err_count_reg[7] 
       (.C(clk156),
        .CE(prbs31_err_count0),
        .D(O19[7]),
        .Q(O26[7]),
        .R(areset_clk156));
FDRE \prbs31_err_count_reg[8] 
       (.C(clk156),
        .CE(prbs31_err_count0),
        .D(O19[8]),
        .Q(O26[8]),
        .R(areset_clk156));
FDRE \prbs31_err_count_reg[9] 
       (.C(clk156),
        .CE(prbs31_err_count0),
        .D(O19[9]),
        .Q(O26[9]),
        .R(areset_clk156));
LUT6 #(
    .INIT(64'hE2220000E222E222)) 
     \q[0]_i_1__10 
       (.I0(p_0_in6_in),
        .I1(\n_0_q[0]_i_2__2 ),
        .I2(O14),
        .I3(Q[7]),
        .I4(pma_pmd_reset_clear_core_intr),
        .I5(resetdone),
        .O(O25));
(* SOFT_HLUTNM = "soft_lutpair69" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     \q[0]_i_1__11 
       (.I0(reg_3_42_we),
        .I1(Q[0]),
        .I2(O2),
        .I3(O3),
        .O(I32[0]));
LUT5 #(
    .INIT(32'h08FF0800)) 
     \q[0]_i_1__4 
       (.I0(Q[0]),
        .I1(O2),
        .I2(O3),
        .I3(\ieee_registers_i/common_reg_block/reg_1_0_we ),
        .I4(loopback_ctrl),
        .O(O22));
LUT5 #(
    .INIT(32'h20FF2000)) 
     \q[0]_i_1__5 
       (.I0(O2),
        .I1(O3),
        .I2(Q[6]),
        .I3(\ieee_registers_i/common_reg_block/reg_1_0_we ),
        .I4(I13),
        .O(O23));
LUT5 #(
    .INIT(32'h08FF0800)) 
     \q[0]_i_1__6 
       (.I0(Q[0]),
        .I1(O2),
        .I2(O3),
        .I3(reg_1_9_we),
        .I4(tx_disable_int),
        .O(O24));
LUT3 #(
    .INIT(8'h02)) 
     \q[0]_i_2 
       (.I0(\n_0_q[0]_i_2__2 ),
        .I1(p_0_in6_in),
        .I2(reset),
        .O(\ieee_registers_i/common_reg_block/reg_1_0_we ));
LUT6 #(
    .INIT(64'h0000000000000400)) 
     \q[0]_i_2__2 
       (.I0(O3),
        .I1(O2),
        .I2(I1[2]),
        .I3(I1[3]),
        .I4(O4),
        .I5(I2),
        .O(\n_0_q[0]_i_2__2 ));
(* SOFT_HLUTNM = "soft_lutpair67" *) 
   LUT5 #(
    .INIT(32'h0A0A2800)) 
     \q[15]_i_3__1 
       (.I0(I1[4]),
        .I1(O9),
        .I2(O3),
        .I3(O1),
        .I4(O2),
        .O(O12));
(* SOFT_HLUTNM = "soft_lutpair65" *) 
   LUT5 #(
    .INIT(32'hCC9FFFFF)) 
     \q[15]_i_3__3 
       (.I0(O9),
        .I1(O3),
        .I2(O1),
        .I3(O2),
        .I4(I1[0]),
        .O(O7));
LUT3 #(
    .INIT(8'hEF)) 
     \q[15]_i_5 
       (.I0(SR),
        .I1(O3),
        .I2(O2),
        .O(O13));
(* SOFT_HLUTNM = "soft_lutpair70" *) 
   LUT4 #(
    .INIT(16'h0800)) 
     \q[1]_i_1__8 
       (.I0(reg_3_42_we),
        .I1(O2),
        .I2(O3),
        .I3(Q[1]),
        .O(I32[1]));
(* SOFT_HLUTNM = "soft_lutpair71" *) 
   LUT4 #(
    .INIT(16'h0800)) 
     \q[2]_i_1__8 
       (.I0(reg_3_42_we),
        .I1(O2),
        .I2(O3),
        .I3(Q[2]),
        .O(I32[2]));
(* SOFT_HLUTNM = "soft_lutpair64" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \q[32]_i_1 
       (.I0(O3),
        .I1(O2),
        .O(D));
(* SOFT_HLUTNM = "soft_lutpair71" *) 
   LUT4 #(
    .INIT(16'h0800)) 
     \q[3]_i_1__8 
       (.I0(reg_3_42_we),
        .I1(O2),
        .I2(O3),
        .I3(Q[3]),
        .O(I32[3]));
(* SOFT_HLUTNM = "soft_lutpair70" *) 
   LUT4 #(
    .INIT(16'h0800)) 
     \q[4]_i_1__8 
       (.I0(reg_3_42_we),
        .I1(O2),
        .I2(O3),
        .I3(Q[4]),
        .O(I32[4]));
(* SOFT_HLUTNM = "soft_lutpair69" *) 
   LUT4 #(
    .INIT(16'h0800)) 
     \q[5]_i_2 
       (.I0(reg_3_42_we),
        .I1(O2),
        .I2(O3),
        .I3(Q[5]),
        .O(I32[5]));
(* SOFT_HLUTNM = "soft_lutpair63" *) 
   LUT5 #(
    .INIT(32'h05051400)) 
     \q[5]_i_3 
       (.I0(I3),
        .I1(O9),
        .I2(O3),
        .I3(O1),
        .I4(O2),
        .O(O11));
(* SOFT_HLUTNM = "soft_lutpair66" *) 
   LUT5 #(
    .INIT(32'h00001400)) 
     rdack_i_1
       (.I0(regs_rdack),
        .I1(O9),
        .I2(O3),
        .I3(O1),
        .I4(O2),
        .O(rdack0));
LUT6 #(
    .INIT(64'h0000000004400000)) 
     \rddata_out[15]_i_4 
       (.I0(O2),
        .I1(O1),
        .I2(O3),
        .I3(O9),
        .I4(I1[3]),
        .I5(I11),
        .O(O15));
(* SOFT_HLUTNM = "soft_lutpair65" *) 
   LUT4 #(
    .INIT(16'h0060)) 
     \rddata_out[4]_i_11 
       (.I0(O9),
        .I1(O3),
        .I2(O1),
        .I3(O2),
        .O(O16));
(* SOFT_HLUTNM = "soft_lutpair64" *) 
   LUT5 #(
    .INIT(32'h00001011)) 
     re_prev_i_1__1
       (.I0(I5),
        .I1(I1[1]),
        .I2(O3),
        .I3(O2),
        .I4(O7),
        .O(reg_3_33_re));
LUT6 #(
    .INIT(64'h00000B0000000000)) 
     re_prev_i_1__3
       (.I0(O3),
        .I1(O2),
        .I2(I2),
        .I3(I1[3]),
        .I4(O4),
        .I5(I1[2]),
        .O(O5));
LUT6 #(
    .INIT(64'h0000000B00000000)) 
     re_prev_i_1__4
       (.I0(O3),
        .I1(O2),
        .I2(I3),
        .I3(I4),
        .I4(O7),
        .I5(I1[1]),
        .O(O6));
(* SOFT_HLUTNM = "soft_lutpair67" *) 
   LUT2 #(
    .INIT(4'h2)) 
     re_prev_i_2__1
       (.I0(O2),
        .I1(O3),
        .O(O14));
LUT6 #(
    .INIT(64'hFF57DF77FFFFFFFF)) 
     re_prev_i_3__2
       (.I0(I1[3]),
        .I1(O2),
        .I2(O1),
        .I3(O3),
        .I4(O9),
        .I5(I1[2]),
        .O(O8));
(* SOFT_HLUTNM = "soft_lutpair63" *) 
   LUT4 #(
    .INIT(16'hF1B5)) 
     re_prev_i_3__3
       (.I0(O2),
        .I1(O1),
        .I2(O3),
        .I3(O9),
        .O(O4));
LUT6 #(
    .INIT(64'hFF57DF77FFFFFFFF)) 
     re_prev_i_5__0
       (.I0(I1[0]),
        .I1(O2),
        .I2(O1),
        .I3(O3),
        .I4(O9),
        .I5(I1[3]),
        .O(O10));
LUT6 #(
    .INIT(64'h0000FF1D0000FF00)) 
     read_reg_i_1
       (.I0(regs_rdack),
        .I1(O18),
        .I2(drp_ack),
        .I3(mdio_rd),
        .I4(areset_clk156),
        .I5(O1),
        .O(n_0_read_reg_i_1));
FDRE read_reg_reg
       (.C(clk156),
        .CE(1'b1),
        .D(n_0_read_reg_i_1),
        .Q(O1),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFAFF030FAAAA)) 
     \state[0]_i_1 
       (.I0(\n_0_state[0]_i_2__0 ),
        .I1(mgmt_wrack),
        .I2(O3),
        .I3(O9),
        .I4(O2),
        .I5(mdio_rd),
        .O(\n_0_state[0]_i_1 ));
LUT6 #(
    .INIT(64'hCC00CC008B8B8B88)) 
     \state[0]_i_2__0 
       (.I0(\n_0_state[0]_i_4 ),
        .I1(O3),
        .I2(mdio_we_rising),
        .I3(indirect_read),
        .I4(mdio_rd),
        .I5(O9),
        .O(\n_0_state[0]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair68" *) 
   LUT5 #(
    .INIT(32'hAAA8A8AA)) 
     \state[0]_i_3 
       (.I0(regs_wrack),
        .I1(O2),
        .I2(O1),
        .I3(O3),
        .I4(O9),
        .O(mgmt_wrack));
LUT6 #(
    .INIT(64'hFFFFFFEB00000028)) 
     \state[0]_i_4 
       (.I0(drp_ack),
        .I1(O9),
        .I2(O3),
        .I3(O1),
        .I4(O2),
        .I5(regs_rdack),
        .O(\n_0_state[0]_i_4 ));
LUT6 #(
    .INIT(64'h0000000000032F00)) 
     \state[1]_i_1 
       (.I0(mgmt_wrack),
        .I1(mdio_rd),
        .I2(O2),
        .I3(O9),
        .I4(O3),
        .I5(areset_clk156),
        .O(\n_0_state[1]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000003032)) 
     \state[2]_i_1 
       (.I0(mdio_we_rising),
        .I1(mdio_rd),
        .I2(O2),
        .I3(O9),
        .I4(O3),
        .I5(areset_clk156),
        .O(\n_0_state[2]_i_1 ));
FDRE \state_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_state[0]_i_1 ),
        .Q(O9),
        .R(areset_clk156));
FDRE \state_reg[1] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_state[1]_i_1 ),
        .Q(O3),
        .R(1'b0));
FDRE \state_reg[2] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_state[2]_i_1 ),
        .Q(O2),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFEEF00000110)) 
     toggle_reg_i_1
       (.I0(O2),
        .I1(O1),
        .I2(O3),
        .I3(O9),
        .I4(control_reg),
        .I5(toggle_reg),
        .O(O21));
(* SOFT_HLUTNM = "soft_lutpair68" *) 
   LUT3 #(
    .INIT(8'h04)) 
     wrack_i_1
       (.I0(O3),
        .I1(O2),
        .I2(regs_wrack),
        .O(wrack0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_management_mdio" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_management_mdio
   (mdio_out,
    mdio_tri,
    O1,
    I32,
    Q,
    state,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    I21,
    drp_cs,
    I25,
    reg_3_33_re,
    I27,
    I31,
    I28,
    I26,
    I24,
    O8,
    I34,
    I30,
    O9,
    rdack0,
    wrack0,
    I29,
    O10,
    D,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    O18,
    O19,
    areset_clk156,
    clk156,
    mdc,
    mdio_in,
    reg_3_42_we,
    I1,
    I2,
    I3,
    I4,
    prtad,
    prbs31_rx_enable_core_int,
    regs_rdack,
    drp_ack,
    p_0_in6_in,
    reset,
    reg_3_35_we,
    I5,
    I6,
    reg_3_41_we,
    I7,
    I8,
    I9,
    I10,
    reg_3_40_we,
    regs_wrack,
    reg_3_39_we,
    SR,
    I11,
    I12,
    rddata_out,
    control_reg,
    toggle_reg,
    loopback_ctrl,
    I13,
    reg_1_9_we,
    tx_disable_int,
    pma_pmd_reset_clear_core_intr,
    resetdone);
  output mdio_out;
  output mdio_tri;
  output O1;
  output [5:0]I32;
  output [15:0]Q;
  output [2:0]state;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output [20:0]I21;
  output drp_cs;
  output [14:0]I25;
  output reg_3_33_re;
  output [9:0]I27;
  output [8:0]I31;
  output [15:0]I28;
  output [15:0]I26;
  output [15:0]I24;
  output O8;
  output [15:0]I34;
  output [14:0]I30;
  output O9;
  output rdack0;
  output wrack0;
  output [14:0]I29;
  output O10;
  output [0:0]D;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output O17;
  output O18;
  output [15:0]O19;
  input areset_clk156;
  input clk156;
  input mdc;
  input mdio_in;
  input reg_3_42_we;
  input [4:0]I1;
  input I2;
  input I3;
  input I4;
  input [4:0]prtad;
  input prbs31_rx_enable_core_int;
  input regs_rdack;
  input drp_ack;
  input p_0_in6_in;
  input reset;
  input reg_3_35_we;
  input I5;
  input I6;
  input reg_3_41_we;
  input I7;
  input I8;
  input I9;
  input I10;
  input reg_3_40_we;
  input regs_wrack;
  input reg_3_39_we;
  input [0:0]SR;
  input I11;
  input [15:0]I12;
  input [15:0]rddata_out;
  input control_reg;
  input toggle_reg;
  input [0:0]loopback_ctrl;
  input I13;
  input reg_1_9_we;
  input tx_disable_int;
  input pma_pmd_reset_clear_core_intr;
  input resetdone;

  wire [0:0]D;
  wire [4:0]I1;
  wire I10;
  wire I11;
  wire [15:0]I12;
  wire I13;
  wire I2;
  wire [20:0]I21;
  wire [15:0]I24;
  wire [14:0]I25;
  wire [15:0]I26;
  wire [9:0]I27;
  wire [15:0]I28;
  wire [14:0]I29;
  wire I3;
  wire [14:0]I30;
  wire [8:0]I31;
  wire [5:0]I32;
  wire [15:0]I34;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire [15:0]O19;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [15:0]Q;
  wire [0:0]SR;
  wire areset_clk156;
  wire clk156;
  wire control_reg;
  wire drp_ack;
  wire drp_cs;
  wire [0:0]loopback_ctrl;
  wire mdc;
  wire mdc_reg1;
  wire mdc_reg2;
  wire mdc_reg3;
  wire mdc_reg4;
  wire mdc_reg5;
  wire mdc_rising;
  wire mdio_in;
  wire mdio_in_reg1;
  wire mdio_in_reg2;
  wire mdio_in_reg3;
  wire mdio_in_reg4;
  wire mdio_in_reg5;
  wire mdio_out;
  wire mdio_rd;
  wire mdio_tri;
  wire mdio_we;
  wire mdio_we_reg;
  wire mdio_we_rising;
  wire [15:0]mgmt_rddata;
  wire n_0_mdc_rising_i_1;
  wire n_26_ipif_access_inst;
  wire n_41_mdio_interface_i;
  wire n_43_mdio_interface_i;
  wire n_44_ipif_access_inst;
  wire p_0_in6_in;
  wire p_1_in_0;
  wire pma_pmd_reset_clear_core_intr;
  wire prbs31_rx_enable_core_int;
  wire [4:0]prtad;
  wire rdack0;
  wire [15:0]rddata_out;
  wire reg_1_9_we;
  wire reg_3_33_re;
  wire reg_3_35_we;
  wire reg_3_39_we;
  wire reg_3_40_we;
  wire reg_3_41_we;
  wire reg_3_42_we;
  wire regs_rdack;
  wire regs_wrack;
  wire reset;
  wire resetdone;
  wire [2:0]state;
  wire toggle_reg;
  wire tx_disable_int;
  wire wrack0;

ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_ipif_access ipif_access_inst
       (.D(D),
        .I1(I1),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I2(I2),
        .I3(I3),
        .I32(I32),
        .I4(I4),
        .I5(I5),
        .I6(n_41_mdio_interface_i),
        .O1(O1),
        .O10(O7),
        .O11(O8),
        .O12(O9),
        .O13(O10),
        .O14(O11),
        .O15(O12),
        .O16(O13),
        .O17(n_26_ipif_access_inst),
        .O18(drp_cs),
        .O19(mgmt_rddata),
        .O2(state[2]),
        .O20(n_44_ipif_access_inst),
        .O21(O14),
        .O22(O15),
        .O23(O16),
        .O24(O17),
        .O25(O18),
        .O26(O19),
        .O3(state[1]),
        .O4(O2),
        .O5(O3),
        .O6(O4),
        .O7(O5),
        .O8(O6),
        .O9(state[0]),
        .Q({Q[15],Q[11],Q[5:0]}),
        .SR(SR),
        .areset_clk156(areset_clk156),
        .clk156(clk156),
        .control_reg(control_reg),
        .drp_ack(drp_ack),
        .loopback_ctrl(loopback_ctrl),
        .mdio_rd(mdio_rd),
        .mdio_we_rising(mdio_we_rising),
        .p_0_in6_in(p_0_in6_in),
        .p_1_in(p_1_in_0),
        .pma_pmd_reset_clear_core_intr(pma_pmd_reset_clear_core_intr),
        .rdack0(rdack0),
        .rddata_out(rddata_out),
        .reg_1_9_we(reg_1_9_we),
        .reg_3_33_re(reg_3_33_re),
        .reg_3_42_we(reg_3_42_we),
        .regs_rdack(regs_rdack),
        .regs_wrack(regs_wrack),
        .reset(reset),
        .resetdone(resetdone),
        .toggle_reg(toggle_reg),
        .tx_disable_int(tx_disable_int),
        .wrack0(wrack0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mdc_reg1_reg
       (.C(clk156),
        .CE(1'b1),
        .D(mdc),
        .Q(mdc_reg1),
        .R(areset_clk156));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mdc_reg2_reg
       (.C(clk156),
        .CE(1'b1),
        .D(mdc_reg1),
        .Q(mdc_reg2),
        .R(areset_clk156));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mdc_reg3_reg
       (.C(clk156),
        .CE(1'b1),
        .D(mdc_reg2),
        .Q(mdc_reg3),
        .R(areset_clk156));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mdc_reg4_reg
       (.C(clk156),
        .CE(1'b1),
        .D(mdc_reg3),
        .Q(mdc_reg4),
        .R(areset_clk156));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDRE mdc_reg5_reg
       (.C(clk156),
        .CE(1'b1),
        .D(mdc_reg4),
        .Q(mdc_reg5),
        .R(areset_clk156));
LUT2 #(
    .INIT(4'h2)) 
     mdc_rising_i_1
       (.I0(mdc_reg4),
        .I1(mdc_reg5),
        .O(n_0_mdc_rising_i_1));
FDRE mdc_rising_reg
       (.C(clk156),
        .CE(1'b1),
        .D(n_0_mdc_rising_i_1),
        .Q(mdc_rising),
        .R(areset_clk156));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE mdio_in_reg1_reg
       (.C(clk156),
        .CE(1'b1),
        .D(mdio_in),
        .Q(mdio_in_reg1),
        .S(areset_clk156));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE mdio_in_reg2_reg
       (.C(clk156),
        .CE(1'b1),
        .D(mdio_in_reg1),
        .Q(mdio_in_reg2),
        .S(areset_clk156));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE mdio_in_reg3_reg
       (.C(clk156),
        .CE(1'b1),
        .D(mdio_in_reg2),
        .Q(mdio_in_reg3),
        .S(areset_clk156));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE mdio_in_reg4_reg
       (.C(clk156),
        .CE(1'b1),
        .D(mdio_in_reg3),
        .Q(mdio_in_reg4),
        .S(areset_clk156));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   FDSE mdio_in_reg5_reg
       (.C(clk156),
        .CE(1'b1),
        .D(mdio_in_reg4),
        .Q(mdio_in_reg5),
        .S(areset_clk156));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_mdio_interface mdio_interface_i
       (.I1(mdio_in_reg5),
        .I10(I10),
        .I2(n_44_ipif_access_inst),
        .I21(I21),
        .I24(I24),
        .I25(I25),
        .I26(I26),
        .I27(I27),
        .I28(I28),
        .I29(I29),
        .I3(O1),
        .I30(I30),
        .I31(I31),
        .I34(I34),
        .I4(n_26_ipif_access_inst),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(n_41_mdio_interface_i),
        .O19(mgmt_rddata),
        .O2(n_43_mdio_interface_i),
        .Q(Q),
        .areset_clk156(areset_clk156),
        .clk156(clk156),
        .drp_ack(drp_ack),
        .drp_cs(drp_cs),
        .mdc_rising(mdc_rising),
        .mdio_out(mdio_out),
        .mdio_rd(mdio_rd),
        .mdio_tri(mdio_tri),
        .mdio_we(mdio_we),
        .mdio_we_reg(mdio_we_reg),
        .p_1_in(p_1_in_0),
        .prbs31_rx_enable_core_int(prbs31_rx_enable_core_int),
        .prtad(prtad),
        .reg_3_35_we(reg_3_35_we),
        .reg_3_39_we(reg_3_39_we),
        .reg_3_40_we(reg_3_40_we),
        .reg_3_41_we(reg_3_41_we),
        .regs_rdack(regs_rdack));
FDRE mdio_we_reg_reg
       (.C(clk156),
        .CE(1'b1),
        .D(mdio_we),
        .Q(mdio_we_reg),
        .R(areset_clk156));
FDRE mdio_we_rising_reg
       (.C(clk156),
        .CE(1'b1),
        .D(n_43_mdio_interface_i),
        .Q(mdio_we_rising),
        .R(areset_clk156));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_management_top" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_management_top
   (SR,
    Q,
    prbs31_rx_enable_core_int,
    pcs_test_pattern_seedB_core_int,
    pcs_test_pattern_seedA_core_int,
    O1,
    drp_den,
    drp_daddr,
    drp_di,
    pcs_loopback_core_int,
    O2,
    O3,
    tx_66_fifo,
    core_in_testmode,
    O4,
    mdio_out,
    mdio_tri,
    clear_test_pattern_err_count,
    prbs31_tx_enable_core_int,
    loopback_ctrl,
    tx_disable_int,
    drp_req,
    drp_dwe,
    reset,
    pma_pmd_type,
    prtad,
    pma_pmd_status_tx_fault_core_int,
    pcs_rx_link_up_core_sync_int,
    global_pmd_rx_signal_detect_core_i,
    new_tx_test_seed,
    I1,
    I2,
    prbs31_rx_enable_core_reg,
    areset_clk156,
    clk156,
    core_status,
    pcs_hi_ber_core_i,
    drp_drpdo,
    dclk,
    drp_drdy,
    drp_gnt,
    dclk_reset,
    mdc,
    mdio_in,
    counter_out,
    I3,
    I4,
    pma_pmd_reset_clear_core_intr,
    resetdone);
  output [0:0]SR;
  output [15:0]Q;
  output prbs31_rx_enable_core_int;
  output [57:0]pcs_test_pattern_seedB_core_int;
  output [57:0]pcs_test_pattern_seedA_core_int;
  output [3:0]O1;
  output drp_den;
  output [15:0]drp_daddr;
  output [15:0]drp_di;
  output pcs_loopback_core_int;
  output O2;
  output O3;
  output [0:0]tx_66_fifo;
  output core_in_testmode;
  output O4;
  output mdio_out;
  output mdio_tri;
  output clear_test_pattern_err_count;
  output prbs31_tx_enable_core_int;
  output [0:0]loopback_ctrl;
  output tx_disable_int;
  output drp_req;
  output drp_dwe;
  input reset;
  input [2:0]pma_pmd_type;
  input [4:0]prtad;
  input pma_pmd_status_tx_fault_core_int;
  input pcs_rx_link_up_core_sync_int;
  input global_pmd_rx_signal_detect_core_i;
  input new_tx_test_seed;
  input [0:0]I1;
  input [0:0]I2;
  input prbs31_rx_enable_core_reg;
  input areset_clk156;
  input clk156;
  input [0:0]core_status;
  input pcs_hi_ber_core_i;
  input [15:0]drp_drpdo;
  input dclk;
  input drp_drdy;
  input drp_gnt;
  input dclk_reset;
  input mdc;
  input mdio_in;
  input counter_out;
  input I3;
  input I4;
  input pma_pmd_reset_clear_core_intr;
  input resetdone;

  wire [0:0]I1;
  wire [0:0]I2;
  wire I3;
  wire I4;
  wire [3:0]O1;
  wire O2;
  wire O3;
  wire O4;
  wire [15:0]Q;
  wire [0:0]SR;
  wire [17:0]addr_reg;
  wire areset_clk156;
  wire clear_test_pattern_err_count;
  wire clk156;
  wire \common_reg_block/p_0_in6_in ;
  wire \common_reg_block/rdack0 ;
  wire \common_reg_block/reg_1_9_we ;
  wire \common_reg_block/reg_3_33_re ;
  wire \common_reg_block/reg_3_35_we ;
  wire \common_reg_block/reg_3_39_we ;
  wire \common_reg_block/reg_3_40_we ;
  wire \common_reg_block/reg_3_41_we ;
  wire \common_reg_block/reg_3_42_we ;
  wire \common_reg_block/wrack0 ;
  wire core_in_testmode;
  wire [0:0]core_status;
  wire counter_out;
  wire [15:0]data_wr;
  wire dclk;
  wire dclk_reset;
  wire drp_ack;
  wire drp_cs;
  wire [15:0]drp_daddr;
  wire drp_den;
  wire [15:0]drp_di;
  wire drp_drdy;
  wire [15:0]drp_drpdo;
  wire drp_dwe;
  wire drp_gnt;
  wire drp_req;
  wire global_pmd_rx_signal_detect_core_i;
  wire [2:0]\ipif_access_inst/state ;
  wire ipif_rnw;
  wire [0:0]loopback_ctrl;
  wire mdc;
  wire mdio_in;
  wire mdio_out;
  wire mdio_tri;
  wire n_100_management_mdio_i;
  wire n_101_management_mdio_i;
  wire n_102_management_mdio_i;
  wire n_103_management_mdio_i;
  wire n_104_management_mdio_i;
  wire n_105_management_mdio_i;
  wire n_106_management_mdio_i;
  wire n_107_management_mdio_i;
  wire n_108_management_mdio_i;
  wire n_109_management_mdio_i;
  wire n_10_management_mdio_i;
  wire n_110_management_mdio_i;
  wire n_111_management_mdio_i;
  wire n_112_management_mdio_i;
  wire n_113_management_mdio_i;
  wire n_114_management_mdio_i;
  wire n_115_management_mdio_i;
  wire n_116_management_mdio_i;
  wire n_117_management_mdio_i;
  wire n_118_management_mdio_i;
  wire n_119_management_mdio_i;
  wire n_11_management_mdio_i;
  wire n_120_management_mdio_i;
  wire n_121_management_mdio_i;
  wire n_122_management_mdio_i;
  wire n_123_management_mdio_i;
  wire n_124_management_mdio_i;
  wire n_125_management_mdio_i;
  wire n_126_management_mdio_i;
  wire n_127_management_mdio_i;
  wire n_128_management_mdio_i;
  wire n_129_management_mdio_i;
  wire n_12_management_mdio_i;
  wire n_130_management_mdio_i;
  wire n_131_management_mdio_i;
  wire n_132_management_mdio_i;
  wire n_133_management_mdio_i;
  wire n_134_management_mdio_i;
  wire n_135_management_mdio_i;
  wire n_136_management_mdio_i;
  wire n_137_management_mdio_i;
  wire n_138_management_mdio_i;
  wire n_139_management_mdio_i;
  wire n_13_management_mdio_i;
  wire n_14_management_mdio_i;
  wire n_156_management_mdio_i;
  wire n_157_management_mdio_i;
  wire n_158_management_mdio_i;
  wire n_159_management_mdio_i;
  wire n_15_ieee_registers_i;
  wire n_15_management_mdio_i;
  wire n_160_management_mdio_i;
  wire n_161_management_mdio_i;
  wire n_162_management_mdio_i;
  wire n_163_management_mdio_i;
  wire n_164_ieee_registers_i;
  wire n_164_management_mdio_i;
  wire n_165_ieee_registers_i;
  wire n_165_management_mdio_i;
  wire n_166_ieee_registers_i;
  wire n_166_management_mdio_i;
  wire n_167_ieee_registers_i;
  wire n_167_management_mdio_i;
  wire n_168_ieee_registers_i;
  wire n_168_management_mdio_i;
  wire n_169_management_mdio_i;
  wire n_16_management_mdio_i;
  wire n_170_ieee_registers_i;
  wire n_170_management_mdio_i;
  wire n_171_ieee_registers_i;
  wire n_171_management_mdio_i;
  wire n_172_ieee_registers_i;
  wire n_173_ieee_registers_i;
  wire n_174_ieee_registers_i;
  wire n_174_management_mdio_i;
  wire n_175_ieee_registers_i;
  wire n_175_management_mdio_i;
  wire n_176_ieee_registers_i;
  wire n_176_management_mdio_i;
  wire n_177_ieee_registers_i;
  wire n_177_management_mdio_i;
  wire n_178_ieee_registers_i;
  wire n_178_management_mdio_i;
  wire n_179_ieee_registers_i;
  wire n_179_management_mdio_i;
  wire n_17_management_mdio_i;
  wire n_180_ieee_registers_i;
  wire n_180_management_mdio_i;
  wire n_181_ieee_registers_i;
  wire n_181_management_mdio_i;
  wire n_182_ieee_registers_i;
  wire n_182_management_mdio_i;
  wire n_183_ieee_registers_i;
  wire n_183_management_mdio_i;
  wire n_184_ieee_registers_i;
  wire n_184_management_mdio_i;
  wire n_185_ieee_registers_i;
  wire n_185_management_mdio_i;
  wire n_186_ieee_registers_i;
  wire n_186_management_mdio_i;
  wire n_187_ieee_registers_i;
  wire n_187_management_mdio_i;
  wire n_188_ieee_registers_i;
  wire n_188_management_mdio_i;
  wire n_189_ieee_registers_i;
  wire n_189_management_mdio_i;
  wire n_18_ieee_registers_i;
  wire n_18_management_mdio_i;
  wire n_191_management_mdio_i;
  wire n_192_management_mdio_i;
  wire n_193_management_mdio_i;
  wire n_194_management_mdio_i;
  wire n_195_management_mdio_i;
  wire n_196_management_mdio_i;
  wire n_197_management_mdio_i;
  wire n_198_management_mdio_i;
  wire n_19_ieee_registers_i;
  wire n_19_management_mdio_i;
  wire n_20_ieee_registers_i;
  wire n_20_management_mdio_i;
  wire n_28_management_mdio_i;
  wire n_29_management_mdio_i;
  wire n_2_management_mdio_i;
  wire n_30_management_mdio_i;
  wire n_31_management_mdio_i;
  wire n_32_management_mdio_i;
  wire n_33_management_mdio_i;
  wire n_34_management_mdio_i;
  wire n_35_management_mdio_i;
  wire n_36_drp_ipif_i;
  wire n_36_management_mdio_i;
  wire n_37_drp_ipif_i;
  wire n_37_management_mdio_i;
  wire n_38_drp_ipif_i;
  wire n_38_management_mdio_i;
  wire n_39_drp_ipif_i;
  wire n_39_management_mdio_i;
  wire n_3_management_mdio_i;
  wire n_40_drp_ipif_i;
  wire n_40_management_mdio_i;
  wire n_41_drp_ipif_i;
  wire n_41_management_mdio_i;
  wire n_42_drp_ipif_i;
  wire n_42_management_mdio_i;
  wire n_43_drp_ipif_i;
  wire n_43_management_mdio_i;
  wire n_44_drp_ipif_i;
  wire n_44_management_mdio_i;
  wire n_45_drp_ipif_i;
  wire n_45_management_mdio_i;
  wire n_46_drp_ipif_i;
  wire n_46_management_mdio_i;
  wire n_47_drp_ipif_i;
  wire n_47_management_mdio_i;
  wire n_48_drp_ipif_i;
  wire n_48_management_mdio_i;
  wire n_49_drp_ipif_i;
  wire n_49_management_mdio_i;
  wire n_4_management_mdio_i;
  wire n_50_drp_ipif_i;
  wire n_50_management_mdio_i;
  wire n_51_drp_ipif_i;
  wire n_51_management_mdio_i;
  wire n_52_management_mdio_i;
  wire n_53_management_mdio_i;
  wire n_54_management_mdio_i;
  wire n_56_management_mdio_i;
  wire n_57_management_mdio_i;
  wire n_58_management_mdio_i;
  wire n_59_management_mdio_i;
  wire n_5_ieee_registers_i;
  wire n_5_management_mdio_i;
  wire n_60_management_mdio_i;
  wire n_61_management_mdio_i;
  wire n_62_management_mdio_i;
  wire n_63_management_mdio_i;
  wire n_64_management_mdio_i;
  wire n_65_management_mdio_i;
  wire n_66_management_mdio_i;
  wire n_67_management_mdio_i;
  wire n_68_management_mdio_i;
  wire n_69_management_mdio_i;
  wire n_6_management_mdio_i;
  wire n_70_management_mdio_i;
  wire n_72_management_mdio_i;
  wire n_73_management_mdio_i;
  wire n_74_management_mdio_i;
  wire n_75_management_mdio_i;
  wire n_76_management_mdio_i;
  wire n_77_management_mdio_i;
  wire n_78_management_mdio_i;
  wire n_79_management_mdio_i;
  wire n_7_management_mdio_i;
  wire n_80_management_mdio_i;
  wire n_81_management_mdio_i;
  wire n_82_management_mdio_i;
  wire n_83_management_mdio_i;
  wire n_84_management_mdio_i;
  wire n_85_management_mdio_i;
  wire n_86_management_mdio_i;
  wire n_87_management_mdio_i;
  wire n_88_management_mdio_i;
  wire n_89_management_mdio_i;
  wire n_8_management_mdio_i;
  wire n_90_management_mdio_i;
  wire n_91_management_mdio_i;
  wire n_92_management_mdio_i;
  wire n_93_management_mdio_i;
  wire n_94_management_mdio_i;
  wire n_95_management_mdio_i;
  wire n_96_management_mdio_i;
  wire n_97_management_mdio_i;
  wire n_98_management_mdio_i;
  wire n_99_management_mdio_i;
  wire new_tx_test_seed;
  wire [15:0]p_1_in;
  wire [5:0]pcs_ber_count;
  wire [7:0]pcs_error_block_count;
  wire pcs_hi_ber_core_i;
  wire pcs_loopback_core_int;
  wire pcs_rx_link_up_core_sync_int;
  wire [15:0]pcs_test_pattern_error_count;
  wire [57:0]pcs_test_pattern_seedA_core_int;
  wire [57:0]pcs_test_pattern_seedB_core_int;
  wire pma_pmd_reset_clear_core_intr;
  wire pma_pmd_status_tx_fault_core_int;
  wire [2:0]pma_pmd_type;
  wire [15:0]prbs31_err_count;
  wire prbs31_rx_enable_core_int;
  wire prbs31_rx_enable_core_reg;
  wire prbs31_tx_enable_core_int;
  wire [15:0]prbs_err_count;
  wire [4:0]prtad;
  wire [15:0]rddata_out;
  wire regs_rdack;
  wire regs_wrack;
  wire reset;
  wire resetdone;
  wire \synch_1/control_reg ;
  wire \synch_1/toggle_reg ;
  wire [0:0]tx_66_fifo;
  wire tx_disable_int;

ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_drp_ipif drp_ipif_i
       (.D({ipif_rnw,n_39_management_mdio_i,n_40_management_mdio_i,n_41_management_mdio_i,n_42_management_mdio_i,n_43_management_mdio_i,n_44_management_mdio_i,n_45_management_mdio_i,n_46_management_mdio_i,n_47_management_mdio_i,n_48_management_mdio_i,n_49_management_mdio_i,n_50_management_mdio_i,n_51_management_mdio_i,n_52_management_mdio_i,n_53_management_mdio_i,n_54_management_mdio_i}),
        .I1(n_194_management_mdio_i),
        .I2({data_wr[15],n_10_management_mdio_i,n_11_management_mdio_i,n_12_management_mdio_i,n_13_management_mdio_i,n_14_management_mdio_i,n_15_management_mdio_i,n_16_management_mdio_i,n_17_management_mdio_i,n_18_management_mdio_i,n_19_management_mdio_i,n_20_management_mdio_i,data_wr[3:0]}),
        .Q({n_36_drp_ipif_i,n_37_drp_ipif_i,n_38_drp_ipif_i,n_39_drp_ipif_i,n_40_drp_ipif_i,n_41_drp_ipif_i,n_42_drp_ipif_i,n_43_drp_ipif_i,n_44_drp_ipif_i,n_45_drp_ipif_i,n_46_drp_ipif_i,n_47_drp_ipif_i,n_48_drp_ipif_i,n_49_drp_ipif_i,n_50_drp_ipif_i,n_51_drp_ipif_i}),
        .clk156(clk156),
        .control_reg(\synch_1/control_reg ),
        .dclk(dclk),
        .dclk_reset(dclk_reset),
        .drp_ack(drp_ack),
        .drp_cs(drp_cs),
        .drp_daddr(drp_daddr),
        .drp_den(drp_den),
        .drp_di(drp_di),
        .drp_drdy(drp_drdy),
        .drp_drpdo(drp_drpdo),
        .drp_dwe(drp_dwe),
        .drp_gnt(drp_gnt),
        .drp_req(drp_req),
        .state(\ipif_access_inst/state [2:1]),
        .toggle_reg(\synch_1/toggle_reg ));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_ieee_counters ieee_counters_i
       (.I1(n_167_ieee_registers_i),
        .I2(n_164_ieee_registers_i),
        .I3(I3),
        .I4(I4),
        .O1(pcs_error_block_count),
        .Q(pcs_ber_count),
        .SR(n_166_ieee_registers_i),
        .clk156(clk156),
        .counter_out(counter_out),
        .out(pcs_test_pattern_error_count));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_ieee_registers ieee_registers_i
       (.D({n_174_ieee_registers_i,n_175_ieee_registers_i,n_176_ieee_registers_i,n_177_ieee_registers_i,n_178_ieee_registers_i,n_179_ieee_registers_i,n_180_ieee_registers_i,n_181_ieee_registers_i,n_182_ieee_registers_i,n_183_ieee_registers_i,n_184_ieee_registers_i,n_185_ieee_registers_i,n_186_ieee_registers_i,n_187_ieee_registers_i,n_188_ieee_registers_i,n_189_ieee_registers_i}),
        .I1(n_29_management_mdio_i),
        .I10(n_31_management_mdio_i),
        .I11(n_139_management_mdio_i),
        .I12(n_28_management_mdio_i),
        .I13(n_189_management_mdio_i),
        .I14(n_193_management_mdio_i),
        .I15(I1),
        .I16(I2),
        .I17(n_32_management_mdio_i),
        .I18(n_171_management_mdio_i),
        .I19(n_192_management_mdio_i),
        .I2(n_30_management_mdio_i),
        .I20(prbs31_err_count),
        .I21({n_34_management_mdio_i,n_35_management_mdio_i,n_36_management_mdio_i,n_37_management_mdio_i,n_38_management_mdio_i,n_39_management_mdio_i,n_40_management_mdio_i,n_41_management_mdio_i,n_42_management_mdio_i,n_43_management_mdio_i,n_44_management_mdio_i,n_45_management_mdio_i,n_46_management_mdio_i,n_47_management_mdio_i,n_48_management_mdio_i,n_49_management_mdio_i,n_50_management_mdio_i,n_51_management_mdio_i,n_52_management_mdio_i,n_53_management_mdio_i,n_54_management_mdio_i}),
        .I22(pcs_error_block_count),
        .I23(pcs_ber_count),
        .I24({n_123_management_mdio_i,n_124_management_mdio_i,n_125_management_mdio_i,n_126_management_mdio_i,n_127_management_mdio_i,n_128_management_mdio_i,n_129_management_mdio_i,n_130_management_mdio_i,n_131_management_mdio_i,n_132_management_mdio_i,n_133_management_mdio_i,n_134_management_mdio_i,n_135_management_mdio_i,n_136_management_mdio_i,n_137_management_mdio_i,n_138_management_mdio_i}),
        .I25({n_56_management_mdio_i,n_57_management_mdio_i,n_58_management_mdio_i,n_59_management_mdio_i,n_60_management_mdio_i,n_61_management_mdio_i,n_62_management_mdio_i,n_63_management_mdio_i,n_64_management_mdio_i,n_65_management_mdio_i,n_66_management_mdio_i,n_67_management_mdio_i,n_68_management_mdio_i,n_69_management_mdio_i,n_70_management_mdio_i}),
        .I26({n_107_management_mdio_i,n_108_management_mdio_i,n_109_management_mdio_i,n_110_management_mdio_i,n_111_management_mdio_i,n_112_management_mdio_i,n_113_management_mdio_i,n_114_management_mdio_i,n_115_management_mdio_i,n_116_management_mdio_i,n_117_management_mdio_i,n_118_management_mdio_i,n_119_management_mdio_i,n_120_management_mdio_i,n_121_management_mdio_i,n_122_management_mdio_i}),
        .I27({n_72_management_mdio_i,n_73_management_mdio_i,n_74_management_mdio_i,n_75_management_mdio_i,n_76_management_mdio_i,n_77_management_mdio_i,n_78_management_mdio_i,n_79_management_mdio_i,n_80_management_mdio_i,n_81_management_mdio_i}),
        .I28({n_91_management_mdio_i,n_92_management_mdio_i,n_93_management_mdio_i,n_94_management_mdio_i,n_95_management_mdio_i,n_96_management_mdio_i,n_97_management_mdio_i,n_98_management_mdio_i,n_99_management_mdio_i,n_100_management_mdio_i,n_101_management_mdio_i,n_102_management_mdio_i,n_103_management_mdio_i,n_104_management_mdio_i,n_105_management_mdio_i,n_106_management_mdio_i}),
        .I29({n_174_management_mdio_i,n_175_management_mdio_i,n_176_management_mdio_i,n_177_management_mdio_i,n_178_management_mdio_i,n_179_management_mdio_i,n_180_management_mdio_i,n_181_management_mdio_i,n_182_management_mdio_i,n_183_management_mdio_i,n_184_management_mdio_i,n_185_management_mdio_i,n_186_management_mdio_i,n_187_management_mdio_i,n_188_management_mdio_i}),
        .I3(n_195_management_mdio_i),
        .I30({n_156_management_mdio_i,n_157_management_mdio_i,n_158_management_mdio_i,n_159_management_mdio_i,n_160_management_mdio_i,n_161_management_mdio_i,n_162_management_mdio_i,n_163_management_mdio_i,n_164_management_mdio_i,n_165_management_mdio_i,n_166_management_mdio_i,n_167_management_mdio_i,n_168_management_mdio_i,n_169_management_mdio_i,n_170_management_mdio_i}),
        .I31({n_82_management_mdio_i,n_83_management_mdio_i,n_84_management_mdio_i,n_85_management_mdio_i,n_86_management_mdio_i,n_87_management_mdio_i,n_88_management_mdio_i,n_89_management_mdio_i,n_90_management_mdio_i}),
        .I32({n_3_management_mdio_i,n_4_management_mdio_i,n_5_management_mdio_i,n_6_management_mdio_i,n_7_management_mdio_i,n_8_management_mdio_i}),
        .I33(prbs_err_count),
        .I34(p_1_in),
        .I35(n_2_management_mdio_i),
        .I4(n_196_management_mdio_i),
        .I5(n_197_management_mdio_i),
        .I6(n_198_management_mdio_i),
        .I7(n_191_management_mdio_i),
        .I8(n_33_management_mdio_i),
        .I9({data_wr[15],n_10_management_mdio_i,n_13_management_mdio_i,data_wr[0]}),
        .O1(O4),
        .O10(O1),
        .O11(O2),
        .O12(O3),
        .O13(n_164_ieee_registers_i),
        .O14(n_165_ieee_registers_i),
        .O15(n_167_ieee_registers_i),
        .O16(n_168_ieee_registers_i),
        .O17(n_170_ieee_registers_i),
        .O18(n_171_ieee_registers_i),
        .O19(n_172_ieee_registers_i),
        .O2(SR),
        .O20(n_173_ieee_registers_i),
        .O3(n_5_ieee_registers_i),
        .O4(pcs_loopback_core_int),
        .O5(n_15_ieee_registers_i),
        .O6(n_18_ieee_registers_i),
        .O7(n_19_ieee_registers_i),
        .O8(n_20_ieee_registers_i),
        .O9(Q),
        .Q({addr_reg[17:16],addr_reg[3],addr_reg[1:0]}),
        .SR(n_166_ieee_registers_i),
        .clear_test_pattern_err_count(clear_test_pattern_err_count),
        .clk156(clk156),
        .core_in_testmode(core_in_testmode),
        .core_status(core_status),
        .global_pmd_rx_signal_detect_core_i(global_pmd_rx_signal_detect_core_i),
        .loopback_ctrl(loopback_ctrl),
        .new_tx_test_seed(new_tx_test_seed),
        .out(pcs_test_pattern_error_count),
        .p_0_in6_in(\common_reg_block/p_0_in6_in ),
        .pcs_hi_ber_core_i(pcs_hi_ber_core_i),
        .pcs_rx_link_up_core_sync_int(pcs_rx_link_up_core_sync_int),
        .pcs_test_pattern_seedA_core_int(pcs_test_pattern_seedA_core_int),
        .pcs_test_pattern_seedB_core_int(pcs_test_pattern_seedB_core_int),
        .pma_pmd_reset_clear_core_intr(pma_pmd_reset_clear_core_intr),
        .pma_pmd_status_tx_fault_core_int(pma_pmd_status_tx_fault_core_int),
        .pma_pmd_type(pma_pmd_type),
        .prbs31_rx_enable_core_int(prbs31_rx_enable_core_int),
        .prbs31_rx_enable_core_reg(prbs31_rx_enable_core_reg),
        .prbs31_tx_enable_core_int(prbs31_tx_enable_core_int),
        .rdack0(\common_reg_block/rdack0 ),
        .rddata_out(rddata_out),
        .reg_1_9_we(\common_reg_block/reg_1_9_we ),
        .reg_3_33_re(\common_reg_block/reg_3_33_re ),
        .reg_3_35_we(\common_reg_block/reg_3_35_we ),
        .reg_3_39_we(\common_reg_block/reg_3_39_we ),
        .reg_3_40_we(\common_reg_block/reg_3_40_we ),
        .reg_3_41_we(\common_reg_block/reg_3_41_we ),
        .reg_3_42_we(\common_reg_block/reg_3_42_we ),
        .regs_rdack(regs_rdack),
        .regs_wrack(regs_wrack),
        .reset(reset),
        .resetdone(resetdone),
        .state(\ipif_access_inst/state ),
        .tx_66_fifo(tx_66_fifo),
        .tx_disable_int(tx_disable_int),
        .wrack0(\common_reg_block/wrack0 ));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_management_mdio management_mdio_i
       (.D(ipif_rnw),
        .I1({addr_reg[17:16],addr_reg[3],addr_reg[1:0]}),
        .I10(n_19_ieee_registers_i),
        .I11(n_20_ieee_registers_i),
        .I12({n_36_drp_ipif_i,n_37_drp_ipif_i,n_38_drp_ipif_i,n_39_drp_ipif_i,n_40_drp_ipif_i,n_41_drp_ipif_i,n_42_drp_ipif_i,n_43_drp_ipif_i,n_44_drp_ipif_i,n_45_drp_ipif_i,n_46_drp_ipif_i,n_47_drp_ipif_i,n_48_drp_ipif_i,n_49_drp_ipif_i,n_50_drp_ipif_i,n_51_drp_ipif_i}),
        .I13(n_5_ieee_registers_i),
        .I2(n_172_ieee_registers_i),
        .I21({n_34_management_mdio_i,n_35_management_mdio_i,n_36_management_mdio_i,n_37_management_mdio_i,n_38_management_mdio_i,n_39_management_mdio_i,n_40_management_mdio_i,n_41_management_mdio_i,n_42_management_mdio_i,n_43_management_mdio_i,n_44_management_mdio_i,n_45_management_mdio_i,n_46_management_mdio_i,n_47_management_mdio_i,n_48_management_mdio_i,n_49_management_mdio_i,n_50_management_mdio_i,n_51_management_mdio_i,n_52_management_mdio_i,n_53_management_mdio_i,n_54_management_mdio_i}),
        .I24({n_123_management_mdio_i,n_124_management_mdio_i,n_125_management_mdio_i,n_126_management_mdio_i,n_127_management_mdio_i,n_128_management_mdio_i,n_129_management_mdio_i,n_130_management_mdio_i,n_131_management_mdio_i,n_132_management_mdio_i,n_133_management_mdio_i,n_134_management_mdio_i,n_135_management_mdio_i,n_136_management_mdio_i,n_137_management_mdio_i,n_138_management_mdio_i}),
        .I25({n_56_management_mdio_i,n_57_management_mdio_i,n_58_management_mdio_i,n_59_management_mdio_i,n_60_management_mdio_i,n_61_management_mdio_i,n_62_management_mdio_i,n_63_management_mdio_i,n_64_management_mdio_i,n_65_management_mdio_i,n_66_management_mdio_i,n_67_management_mdio_i,n_68_management_mdio_i,n_69_management_mdio_i,n_70_management_mdio_i}),
        .I26({n_107_management_mdio_i,n_108_management_mdio_i,n_109_management_mdio_i,n_110_management_mdio_i,n_111_management_mdio_i,n_112_management_mdio_i,n_113_management_mdio_i,n_114_management_mdio_i,n_115_management_mdio_i,n_116_management_mdio_i,n_117_management_mdio_i,n_118_management_mdio_i,n_119_management_mdio_i,n_120_management_mdio_i,n_121_management_mdio_i,n_122_management_mdio_i}),
        .I27({n_72_management_mdio_i,n_73_management_mdio_i,n_74_management_mdio_i,n_75_management_mdio_i,n_76_management_mdio_i,n_77_management_mdio_i,n_78_management_mdio_i,n_79_management_mdio_i,n_80_management_mdio_i,n_81_management_mdio_i}),
        .I28({n_91_management_mdio_i,n_92_management_mdio_i,n_93_management_mdio_i,n_94_management_mdio_i,n_95_management_mdio_i,n_96_management_mdio_i,n_97_management_mdio_i,n_98_management_mdio_i,n_99_management_mdio_i,n_100_management_mdio_i,n_101_management_mdio_i,n_102_management_mdio_i,n_103_management_mdio_i,n_104_management_mdio_i,n_105_management_mdio_i,n_106_management_mdio_i}),
        .I29({n_174_management_mdio_i,n_175_management_mdio_i,n_176_management_mdio_i,n_177_management_mdio_i,n_178_management_mdio_i,n_179_management_mdio_i,n_180_management_mdio_i,n_181_management_mdio_i,n_182_management_mdio_i,n_183_management_mdio_i,n_184_management_mdio_i,n_185_management_mdio_i,n_186_management_mdio_i,n_187_management_mdio_i,n_188_management_mdio_i}),
        .I3(n_15_ieee_registers_i),
        .I30({n_156_management_mdio_i,n_157_management_mdio_i,n_158_management_mdio_i,n_159_management_mdio_i,n_160_management_mdio_i,n_161_management_mdio_i,n_162_management_mdio_i,n_163_management_mdio_i,n_164_management_mdio_i,n_165_management_mdio_i,n_166_management_mdio_i,n_167_management_mdio_i,n_168_management_mdio_i,n_169_management_mdio_i,n_170_management_mdio_i}),
        .I31({n_82_management_mdio_i,n_83_management_mdio_i,n_84_management_mdio_i,n_85_management_mdio_i,n_86_management_mdio_i,n_87_management_mdio_i,n_88_management_mdio_i,n_89_management_mdio_i,n_90_management_mdio_i}),
        .I32({n_3_management_mdio_i,n_4_management_mdio_i,n_5_management_mdio_i,n_6_management_mdio_i,n_7_management_mdio_i,n_8_management_mdio_i}),
        .I34(p_1_in),
        .I4(n_173_ieee_registers_i),
        .I5(n_165_ieee_registers_i),
        .I6(n_168_ieee_registers_i),
        .I7(n_18_ieee_registers_i),
        .I8(n_170_ieee_registers_i),
        .I9(n_171_ieee_registers_i),
        .O1(n_2_management_mdio_i),
        .O10(n_189_management_mdio_i),
        .O11(n_191_management_mdio_i),
        .O12(n_192_management_mdio_i),
        .O13(n_193_management_mdio_i),
        .O14(n_194_management_mdio_i),
        .O15(n_195_management_mdio_i),
        .O16(n_196_management_mdio_i),
        .O17(n_197_management_mdio_i),
        .O18(n_198_management_mdio_i),
        .O19(prbs31_err_count),
        .O2(n_28_management_mdio_i),
        .O3(n_29_management_mdio_i),
        .O4(n_30_management_mdio_i),
        .O5(n_31_management_mdio_i),
        .O6(n_32_management_mdio_i),
        .O7(n_33_management_mdio_i),
        .O8(n_139_management_mdio_i),
        .O9(n_171_management_mdio_i),
        .Q({data_wr[15],n_10_management_mdio_i,n_11_management_mdio_i,n_12_management_mdio_i,n_13_management_mdio_i,n_14_management_mdio_i,n_15_management_mdio_i,n_16_management_mdio_i,n_17_management_mdio_i,n_18_management_mdio_i,n_19_management_mdio_i,n_20_management_mdio_i,data_wr[3:0]}),
        .SR(SR),
        .areset_clk156(areset_clk156),
        .clk156(clk156),
        .control_reg(\synch_1/control_reg ),
        .drp_ack(drp_ack),
        .drp_cs(drp_cs),
        .loopback_ctrl(loopback_ctrl),
        .mdc(mdc),
        .mdio_in(mdio_in),
        .mdio_out(mdio_out),
        .mdio_tri(mdio_tri),
        .p_0_in6_in(\common_reg_block/p_0_in6_in ),
        .pma_pmd_reset_clear_core_intr(pma_pmd_reset_clear_core_intr),
        .prbs31_rx_enable_core_int(prbs31_rx_enable_core_int),
        .prtad(prtad),
        .rdack0(\common_reg_block/rdack0 ),
        .rddata_out(rddata_out),
        .reg_1_9_we(\common_reg_block/reg_1_9_we ),
        .reg_3_33_re(\common_reg_block/reg_3_33_re ),
        .reg_3_35_we(\common_reg_block/reg_3_35_we ),
        .reg_3_39_we(\common_reg_block/reg_3_39_we ),
        .reg_3_40_we(\common_reg_block/reg_3_40_we ),
        .reg_3_41_we(\common_reg_block/reg_3_41_we ),
        .reg_3_42_we(\common_reg_block/reg_3_42_we ),
        .regs_rdack(regs_rdack),
        .regs_wrack(regs_wrack),
        .reset(reset),
        .resetdone(resetdone),
        .state(\ipif_access_inst/state ),
        .toggle_reg(\synch_1/toggle_reg ),
        .tx_disable_int(tx_disable_int),
        .wrack0(\common_reg_block/wrack0 ));
FDRE \prbs_err_count_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(n_189_ieee_registers_i),
        .Q(prbs_err_count[0]),
        .R(reset));
FDRE \prbs_err_count_reg[10] 
       (.C(clk156),
        .CE(1'b1),
        .D(n_179_ieee_registers_i),
        .Q(prbs_err_count[10]),
        .R(reset));
FDRE \prbs_err_count_reg[11] 
       (.C(clk156),
        .CE(1'b1),
        .D(n_178_ieee_registers_i),
        .Q(prbs_err_count[11]),
        .R(reset));
FDRE \prbs_err_count_reg[12] 
       (.C(clk156),
        .CE(1'b1),
        .D(n_177_ieee_registers_i),
        .Q(prbs_err_count[12]),
        .R(reset));
FDRE \prbs_err_count_reg[13] 
       (.C(clk156),
        .CE(1'b1),
        .D(n_176_ieee_registers_i),
        .Q(prbs_err_count[13]),
        .R(reset));
FDRE \prbs_err_count_reg[14] 
       (.C(clk156),
        .CE(1'b1),
        .D(n_175_ieee_registers_i),
        .Q(prbs_err_count[14]),
        .R(reset));
FDRE \prbs_err_count_reg[15] 
       (.C(clk156),
        .CE(1'b1),
        .D(n_174_ieee_registers_i),
        .Q(prbs_err_count[15]),
        .R(reset));
FDRE \prbs_err_count_reg[1] 
       (.C(clk156),
        .CE(1'b1),
        .D(n_188_ieee_registers_i),
        .Q(prbs_err_count[1]),
        .R(reset));
FDRE \prbs_err_count_reg[2] 
       (.C(clk156),
        .CE(1'b1),
        .D(n_187_ieee_registers_i),
        .Q(prbs_err_count[2]),
        .R(reset));
FDRE \prbs_err_count_reg[3] 
       (.C(clk156),
        .CE(1'b1),
        .D(n_186_ieee_registers_i),
        .Q(prbs_err_count[3]),
        .R(reset));
FDRE \prbs_err_count_reg[4] 
       (.C(clk156),
        .CE(1'b1),
        .D(n_185_ieee_registers_i),
        .Q(prbs_err_count[4]),
        .R(reset));
FDRE \prbs_err_count_reg[5] 
       (.C(clk156),
        .CE(1'b1),
        .D(n_184_ieee_registers_i),
        .Q(prbs_err_count[5]),
        .R(reset));
FDRE \prbs_err_count_reg[6] 
       (.C(clk156),
        .CE(1'b1),
        .D(n_183_ieee_registers_i),
        .Q(prbs_err_count[6]),
        .R(reset));
FDRE \prbs_err_count_reg[7] 
       (.C(clk156),
        .CE(1'b1),
        .D(n_182_ieee_registers_i),
        .Q(prbs_err_count[7]),
        .R(reset));
FDRE \prbs_err_count_reg[8] 
       (.C(clk156),
        .CE(1'b1),
        .D(n_181_ieee_registers_i),
        .Q(prbs_err_count[8]),
        .R(reset));
FDRE \prbs_err_count_reg[9] 
       (.C(clk156),
        .CE(1'b1),
        .D(n_180_ieee_registers_i),
        .Q(prbs_err_count[9]),
        .R(reset));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_mdio_interface" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_mdio_interface
   (mdio_out,
    mdio_tri,
    mdio_rd,
    mdio_we,
    I21,
    Q,
    O1,
    p_1_in,
    O2,
    I25,
    I27,
    I31,
    I28,
    I26,
    I24,
    I34,
    I30,
    I29,
    areset_clk156,
    mdc_rising,
    I1,
    clk156,
    prtad,
    prbs31_rx_enable_core_int,
    mdio_we_reg,
    regs_rdack,
    drp_cs,
    drp_ack,
    reg_3_35_we,
    I6,
    reg_3_41_we,
    I7,
    I8,
    I9,
    I10,
    reg_3_40_we,
    reg_3_39_we,
    I2,
    I3,
    I4,
    O19);
  output mdio_out;
  output mdio_tri;
  output mdio_rd;
  output mdio_we;
  output [20:0]I21;
  output [15:0]Q;
  output O1;
  output p_1_in;
  output O2;
  output [14:0]I25;
  output [9:0]I27;
  output [8:0]I31;
  output [15:0]I28;
  output [15:0]I26;
  output [15:0]I24;
  output [15:0]I34;
  output [14:0]I30;
  output [14:0]I29;
  input areset_clk156;
  input mdc_rising;
  input I1;
  input clk156;
  input [4:0]prtad;
  input prbs31_rx_enable_core_int;
  input mdio_we_reg;
  input regs_rdack;
  input drp_cs;
  input drp_ack;
  input reg_3_35_we;
  input I6;
  input reg_3_41_we;
  input I7;
  input I8;
  input I9;
  input I10;
  input reg_3_40_we;
  input reg_3_39_we;
  input I2;
  input I3;
  input I4;
  input [15:0]O19;

  wire I1;
  wire I10;
  wire I2;
  wire [20:0]I21;
  wire [15:0]I24;
  wire [14:0]I25;
  wire [15:0]I26;
  wire [9:0]I27;
  wire [15:0]I28;
  wire [14:0]I29;
  wire I3;
  wire [14:0]I30;
  wire [8:0]I31;
  wire [15:0]I34;
  wire I4;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire [15:0]O19;
  wire O2;
  wire [15:0]Q;
  wire [15:0]an_addr;
  wire areset_clk156;
  wire [4:0]bit_count_reg__0;
  wire clk156;
  wire [15:0]data_captured;
  wire [0:0]devad_comb;
  wire devad_match;
  wire devad_match0;
  wire [4:0]devad_reg;
  wire devad_reg0;
  wire drp_ack;
  wire drp_cs;
  wire mdc_just_rose;
  wire mdc_rising;
  wire mdc_rising_reg__0;
  wire mdio_out;
  wire mdio_out_int;
  wire mdio_rd;
  wire mdio_tri;
  wire mdio_tri_int;
  wire mdio_we;
  wire mdio_we_reg;
  wire \n_0_addr_reg[15]_i_2 ;
  wire \n_0_addr_reg[16]_i_2 ;
  wire \n_0_addr_reg[17]_i_3 ;
  wire \n_0_addr_reg[17]_i_4 ;
  wire \n_0_addr_reg[17]_i_5 ;
  wire \n_0_addr_reg[17]_i_6 ;
  wire \n_0_addr_reg[8]_i_2 ;
  wire \n_0_addr_reg[8]_i_3 ;
  wire \n_0_an_addr_int[0]_i_1 ;
  wire \n_0_an_addr_int[10]_i_1 ;
  wire \n_0_an_addr_int[11]_i_1 ;
  wire \n_0_an_addr_int[11]_i_3 ;
  wire \n_0_an_addr_int[11]_i_4 ;
  wire \n_0_an_addr_int[11]_i_5 ;
  wire \n_0_an_addr_int[11]_i_6 ;
  wire \n_0_an_addr_int[12]_i_1 ;
  wire \n_0_an_addr_int[13]_i_1 ;
  wire \n_0_an_addr_int[14]_i_1 ;
  wire \n_0_an_addr_int[15]_i_1 ;
  wire \n_0_an_addr_int[15]_i_10 ;
  wire \n_0_an_addr_int[15]_i_11 ;
  wire \n_0_an_addr_int[15]_i_12 ;
  wire \n_0_an_addr_int[15]_i_13 ;
  wire \n_0_an_addr_int[15]_i_2 ;
  wire \n_0_an_addr_int[15]_i_3 ;
  wire \n_0_an_addr_int[15]_i_4 ;
  wire \n_0_an_addr_int[15]_i_5 ;
  wire \n_0_an_addr_int[15]_i_6 ;
  wire \n_0_an_addr_int[15]_i_7 ;
  wire \n_0_an_addr_int[15]_i_9 ;
  wire \n_0_an_addr_int[1]_i_1 ;
  wire \n_0_an_addr_int[2]_i_1 ;
  wire \n_0_an_addr_int[3]_i_1 ;
  wire \n_0_an_addr_int[3]_i_3 ;
  wire \n_0_an_addr_int[3]_i_4 ;
  wire \n_0_an_addr_int[3]_i_5 ;
  wire \n_0_an_addr_int[3]_i_6 ;
  wire \n_0_an_addr_int[4]_i_1 ;
  wire \n_0_an_addr_int[5]_i_1 ;
  wire \n_0_an_addr_int[6]_i_1 ;
  wire \n_0_an_addr_int[7]_i_1 ;
  wire \n_0_an_addr_int[7]_i_3 ;
  wire \n_0_an_addr_int[7]_i_4 ;
  wire \n_0_an_addr_int[7]_i_5 ;
  wire \n_0_an_addr_int[7]_i_6 ;
  wire \n_0_an_addr_int[8]_i_1 ;
  wire \n_0_an_addr_int[9]_i_1 ;
  wire \n_0_an_addr_int_reg[11]_i_2 ;
  wire \n_0_an_addr_int_reg[3]_i_2 ;
  wire \n_0_an_addr_int_reg[7]_i_2 ;
  wire \n_0_bit_count[2]_i_1 ;
  wire \n_0_bit_count[3]_i_2 ;
  wire \n_0_bit_count[4]_i_1 ;
  wire \n_0_bit_count[4]_i_3 ;
  wire \n_0_bit_count[4]_i_4 ;
  wire \n_0_bit_count[4]_i_5 ;
  wire \n_0_bit_count[4]_i_6 ;
  wire \n_0_data_captured[15]_i_1 ;
  wire n_0_devad_match_i_2;
  wire n_0_devad_match_i_3;
  wire n_0_devad_match_i_4;
  wire n_0_devad_match_i_5;
  wire n_0_indirect_read_i_2;
  wire n_0_indirect_read_i_3;
  wire n_0_indirect_read_i_4;
  wire n_0_mdio_out_i_2;
  wire n_0_mdio_out_i_3;
  wire n_0_mdio_out_i_4;
  wire \n_0_opcode[0]_i_1 ;
  wire \n_0_opcode[1]_i_1 ;
  wire \n_0_opcode[1]_i_3 ;
  wire \n_0_opcode_reg[0] ;
  wire \n_0_opcode_reg[1] ;
  wire \n_0_pcs_addr_int[0]_i_1 ;
  wire \n_0_pcs_addr_int[10]_i_1 ;
  wire \n_0_pcs_addr_int[11]_i_1 ;
  wire \n_0_pcs_addr_int[11]_i_3 ;
  wire \n_0_pcs_addr_int[11]_i_4 ;
  wire \n_0_pcs_addr_int[11]_i_5 ;
  wire \n_0_pcs_addr_int[11]_i_6 ;
  wire \n_0_pcs_addr_int[12]_i_1 ;
  wire \n_0_pcs_addr_int[13]_i_1 ;
  wire \n_0_pcs_addr_int[14]_i_1 ;
  wire \n_0_pcs_addr_int[15]_i_1 ;
  wire \n_0_pcs_addr_int[15]_i_10 ;
  wire \n_0_pcs_addr_int[15]_i_11 ;
  wire \n_0_pcs_addr_int[15]_i_2 ;
  wire \n_0_pcs_addr_int[15]_i_3 ;
  wire \n_0_pcs_addr_int[15]_i_4 ;
  wire \n_0_pcs_addr_int[15]_i_5 ;
  wire \n_0_pcs_addr_int[15]_i_6 ;
  wire \n_0_pcs_addr_int[15]_i_8 ;
  wire \n_0_pcs_addr_int[15]_i_9 ;
  wire \n_0_pcs_addr_int[1]_i_1 ;
  wire \n_0_pcs_addr_int[2]_i_1 ;
  wire \n_0_pcs_addr_int[3]_i_1 ;
  wire \n_0_pcs_addr_int[3]_i_3 ;
  wire \n_0_pcs_addr_int[3]_i_4 ;
  wire \n_0_pcs_addr_int[3]_i_5 ;
  wire \n_0_pcs_addr_int[3]_i_6 ;
  wire \n_0_pcs_addr_int[4]_i_1 ;
  wire \n_0_pcs_addr_int[5]_i_1 ;
  wire \n_0_pcs_addr_int[6]_i_1 ;
  wire \n_0_pcs_addr_int[7]_i_1 ;
  wire \n_0_pcs_addr_int[7]_i_3 ;
  wire \n_0_pcs_addr_int[7]_i_4 ;
  wire \n_0_pcs_addr_int[7]_i_5 ;
  wire \n_0_pcs_addr_int[7]_i_6 ;
  wire \n_0_pcs_addr_int[8]_i_1 ;
  wire \n_0_pcs_addr_int[9]_i_1 ;
  wire \n_0_pcs_addr_int_reg[11]_i_2 ;
  wire \n_0_pcs_addr_int_reg[3]_i_2 ;
  wire \n_0_pcs_addr_int_reg[7]_i_2 ;
  wire \n_0_pma_addr_int[0]_i_1 ;
  wire \n_0_pma_addr_int[10]_i_1 ;
  wire \n_0_pma_addr_int[11]_i_1 ;
  wire \n_0_pma_addr_int[11]_i_3 ;
  wire \n_0_pma_addr_int[11]_i_4 ;
  wire \n_0_pma_addr_int[11]_i_5 ;
  wire \n_0_pma_addr_int[11]_i_6 ;
  wire \n_0_pma_addr_int[12]_i_1 ;
  wire \n_0_pma_addr_int[13]_i_1 ;
  wire \n_0_pma_addr_int[14]_i_1 ;
  wire \n_0_pma_addr_int[15]_i_1 ;
  wire \n_0_pma_addr_int[15]_i_10 ;
  wire \n_0_pma_addr_int[15]_i_11 ;
  wire \n_0_pma_addr_int[15]_i_2 ;
  wire \n_0_pma_addr_int[15]_i_3 ;
  wire \n_0_pma_addr_int[15]_i_4 ;
  wire \n_0_pma_addr_int[15]_i_5 ;
  wire \n_0_pma_addr_int[15]_i_6 ;
  wire \n_0_pma_addr_int[15]_i_8 ;
  wire \n_0_pma_addr_int[15]_i_9 ;
  wire \n_0_pma_addr_int[1]_i_1 ;
  wire \n_0_pma_addr_int[2]_i_1 ;
  wire \n_0_pma_addr_int[3]_i_1 ;
  wire \n_0_pma_addr_int[3]_i_3 ;
  wire \n_0_pma_addr_int[3]_i_4 ;
  wire \n_0_pma_addr_int[3]_i_5 ;
  wire \n_0_pma_addr_int[3]_i_6 ;
  wire \n_0_pma_addr_int[4]_i_1 ;
  wire \n_0_pma_addr_int[5]_i_1 ;
  wire \n_0_pma_addr_int[6]_i_1 ;
  wire \n_0_pma_addr_int[7]_i_1 ;
  wire \n_0_pma_addr_int[7]_i_3 ;
  wire \n_0_pma_addr_int[7]_i_4 ;
  wire \n_0_pma_addr_int[7]_i_5 ;
  wire \n_0_pma_addr_int[7]_i_6 ;
  wire \n_0_pma_addr_int[8]_i_1 ;
  wire \n_0_pma_addr_int[9]_i_1 ;
  wire \n_0_pma_addr_int_reg[11]_i_2 ;
  wire \n_0_pma_addr_int_reg[3]_i_2 ;
  wire \n_0_pma_addr_int_reg[7]_i_2 ;
  wire \n_0_shift_reg[0]_i_1 ;
  wire \n_0_shift_reg[10]_i_1 ;
  wire \n_0_shift_reg[11]_i_1 ;
  wire \n_0_shift_reg[12]_i_1 ;
  wire \n_0_shift_reg[13]_i_1 ;
  wire \n_0_shift_reg[14]_i_1 ;
  wire \n_0_shift_reg[15]_i_1 ;
  wire \n_0_shift_reg[1]_i_1 ;
  wire \n_0_shift_reg[2]_i_1 ;
  wire \n_0_shift_reg[3]_i_1 ;
  wire \n_0_shift_reg[4]_i_1 ;
  wire \n_0_shift_reg[5]_i_1 ;
  wire \n_0_shift_reg[6]_i_1 ;
  wire \n_0_shift_reg[7]_i_1 ;
  wire \n_0_shift_reg[8]_i_1 ;
  wire \n_0_shift_reg[9]_i_1 ;
  wire \n_0_state[0]_i_2__1 ;
  wire \n_0_state[0]_i_3__0 ;
  wire \n_0_state[1]_i_2__0 ;
  wire \n_0_state[1]_i_3 ;
  wire \n_0_state[2]_i_2__0 ;
  wire \n_0_state[3]_i_2 ;
  wire \n_0_state[3]_i_3 ;
  wire \n_0_state[3]_i_4 ;
  wire \n_0_state[3]_i_5 ;
  wire \n_0_state[3]_i_6 ;
  wire \n_0_state_reg[0] ;
  wire \n_0_state_reg[1] ;
  wire \n_0_state_reg[2] ;
  wire \n_0_state_reg[3] ;
  wire n_0_we_i_1;
  wire n_0_we_i_2;
  wire \n_1_an_addr_int_reg[11]_i_2 ;
  wire \n_1_an_addr_int_reg[15]_i_8 ;
  wire \n_1_an_addr_int_reg[3]_i_2 ;
  wire \n_1_an_addr_int_reg[7]_i_2 ;
  wire \n_1_pcs_addr_int_reg[11]_i_2 ;
  wire \n_1_pcs_addr_int_reg[15]_i_7 ;
  wire \n_1_pcs_addr_int_reg[3]_i_2 ;
  wire \n_1_pcs_addr_int_reg[7]_i_2 ;
  wire \n_1_pma_addr_int_reg[11]_i_2 ;
  wire \n_1_pma_addr_int_reg[15]_i_7 ;
  wire \n_1_pma_addr_int_reg[3]_i_2 ;
  wire \n_1_pma_addr_int_reg[7]_i_2 ;
  wire \n_2_an_addr_int_reg[11]_i_2 ;
  wire \n_2_an_addr_int_reg[15]_i_8 ;
  wire \n_2_an_addr_int_reg[3]_i_2 ;
  wire \n_2_an_addr_int_reg[7]_i_2 ;
  wire \n_2_pcs_addr_int_reg[11]_i_2 ;
  wire \n_2_pcs_addr_int_reg[15]_i_7 ;
  wire \n_2_pcs_addr_int_reg[3]_i_2 ;
  wire \n_2_pcs_addr_int_reg[7]_i_2 ;
  wire \n_2_pma_addr_int_reg[11]_i_2 ;
  wire \n_2_pma_addr_int_reg[15]_i_7 ;
  wire \n_2_pma_addr_int_reg[3]_i_2 ;
  wire \n_2_pma_addr_int_reg[7]_i_2 ;
  wire \n_3_an_addr_int_reg[11]_i_2 ;
  wire \n_3_an_addr_int_reg[15]_i_8 ;
  wire \n_3_an_addr_int_reg[3]_i_2 ;
  wire \n_3_an_addr_int_reg[7]_i_2 ;
  wire \n_3_pcs_addr_int_reg[11]_i_2 ;
  wire \n_3_pcs_addr_int_reg[15]_i_7 ;
  wire \n_3_pcs_addr_int_reg[3]_i_2 ;
  wire \n_3_pcs_addr_int_reg[7]_i_2 ;
  wire \n_3_pma_addr_int_reg[11]_i_2 ;
  wire \n_3_pma_addr_int_reg[15]_i_7 ;
  wire \n_3_pma_addr_int_reg[3]_i_2 ;
  wire \n_3_pma_addr_int_reg[7]_i_2 ;
  wire \n_4_an_addr_int_reg[11]_i_2 ;
  wire \n_4_an_addr_int_reg[15]_i_8 ;
  wire \n_4_an_addr_int_reg[3]_i_2 ;
  wire \n_4_an_addr_int_reg[7]_i_2 ;
  wire \n_4_pcs_addr_int_reg[11]_i_2 ;
  wire \n_4_pcs_addr_int_reg[15]_i_7 ;
  wire \n_4_pcs_addr_int_reg[3]_i_2 ;
  wire \n_4_pcs_addr_int_reg[7]_i_2 ;
  wire \n_4_pma_addr_int_reg[11]_i_2 ;
  wire \n_4_pma_addr_int_reg[15]_i_7 ;
  wire \n_4_pma_addr_int_reg[3]_i_2 ;
  wire \n_4_pma_addr_int_reg[7]_i_2 ;
  wire \n_5_an_addr_int_reg[11]_i_2 ;
  wire \n_5_an_addr_int_reg[15]_i_8 ;
  wire \n_5_an_addr_int_reg[3]_i_2 ;
  wire \n_5_an_addr_int_reg[7]_i_2 ;
  wire \n_5_pcs_addr_int_reg[11]_i_2 ;
  wire \n_5_pcs_addr_int_reg[15]_i_7 ;
  wire \n_5_pcs_addr_int_reg[3]_i_2 ;
  wire \n_5_pcs_addr_int_reg[7]_i_2 ;
  wire \n_5_pma_addr_int_reg[11]_i_2 ;
  wire \n_5_pma_addr_int_reg[15]_i_7 ;
  wire \n_5_pma_addr_int_reg[3]_i_2 ;
  wire \n_5_pma_addr_int_reg[7]_i_2 ;
  wire \n_6_an_addr_int_reg[11]_i_2 ;
  wire \n_6_an_addr_int_reg[15]_i_8 ;
  wire \n_6_an_addr_int_reg[3]_i_2 ;
  wire \n_6_an_addr_int_reg[7]_i_2 ;
  wire \n_6_pcs_addr_int_reg[11]_i_2 ;
  wire \n_6_pcs_addr_int_reg[15]_i_7 ;
  wire \n_6_pcs_addr_int_reg[3]_i_2 ;
  wire \n_6_pcs_addr_int_reg[7]_i_2 ;
  wire \n_6_pma_addr_int_reg[11]_i_2 ;
  wire \n_6_pma_addr_int_reg[15]_i_7 ;
  wire \n_6_pma_addr_int_reg[3]_i_2 ;
  wire \n_6_pma_addr_int_reg[7]_i_2 ;
  wire \n_7_an_addr_int_reg[11]_i_2 ;
  wire \n_7_an_addr_int_reg[15]_i_8 ;
  wire \n_7_an_addr_int_reg[3]_i_2 ;
  wire \n_7_an_addr_int_reg[7]_i_2 ;
  wire \n_7_pcs_addr_int_reg[11]_i_2 ;
  wire \n_7_pcs_addr_int_reg[15]_i_7 ;
  wire \n_7_pcs_addr_int_reg[3]_i_2 ;
  wire \n_7_pcs_addr_int_reg[7]_i_2 ;
  wire \n_7_pma_addr_int_reg[11]_i_2 ;
  wire \n_7_pma_addr_int_reg[15]_i_7 ;
  wire \n_7_pma_addr_int_reg[3]_i_2 ;
  wire \n_7_pma_addr_int_reg[7]_i_2 ;
  wire [3:0]new_state;
  wire opcode0;
  wire [4:0]p_0_in__1;
  wire p_1_in;
  wire [15:0]pcs_addr;
  wire [15:0]pma_addr_int;
  wire prbs31_rx_enable_core_int;
  wire [4:0]prtad;
  wire rd0;
  wire reg_3_35_we;
  wire reg_3_39_we;
  wire reg_3_40_we;
  wire reg_3_41_we;
  wire regs_rdack;
  wire [3:3]\NLW_an_addr_int_reg[15]_i_8_CO_UNCONNECTED ;
  wire [3:3]\NLW_pcs_addr_int_reg[15]_i_7_CO_UNCONNECTED ;
  wire [3:3]\NLW_pma_addr_int_reg[15]_i_7_CO_UNCONNECTED ;

LUT6 #(
    .INIT(64'h8B88BBBB8B888B88)) 
     \addr_reg[0]_i_1 
       (.I0(an_addr[0]),
        .I1(\n_0_addr_reg[15]_i_2 ),
        .I2(n_0_devad_match_i_4),
        .I3(pma_addr_int[0]),
        .I4(\n_0_addr_reg[8]_i_2 ),
        .I5(pcs_addr[0]),
        .O(I21[0]));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \addr_reg[10]_i_1 
       (.I0(an_addr[10]),
        .I1(\n_0_addr_reg[15]_i_2 ),
        .I2(pcs_addr[10]),
        .I3(n_0_devad_match_i_4),
        .I4(pma_addr_int[10]),
        .O(I21[10]));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \addr_reg[11]_i_1 
       (.I0(an_addr[11]),
        .I1(\n_0_addr_reg[15]_i_2 ),
        .I2(pcs_addr[11]),
        .I3(n_0_devad_match_i_4),
        .I4(pma_addr_int[11]),
        .O(I21[11]));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \addr_reg[12]_i_1 
       (.I0(an_addr[12]),
        .I1(\n_0_addr_reg[15]_i_2 ),
        .I2(pcs_addr[12]),
        .I3(n_0_devad_match_i_4),
        .I4(pma_addr_int[12]),
        .O(I21[12]));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \addr_reg[13]_i_1 
       (.I0(an_addr[13]),
        .I1(\n_0_addr_reg[15]_i_2 ),
        .I2(pcs_addr[13]),
        .I3(n_0_devad_match_i_4),
        .I4(pma_addr_int[13]),
        .O(I21[13]));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \addr_reg[14]_i_1 
       (.I0(an_addr[14]),
        .I1(\n_0_addr_reg[15]_i_2 ),
        .I2(pcs_addr[14]),
        .I3(n_0_devad_match_i_4),
        .I4(pma_addr_int[14]),
        .O(I21[14]));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \addr_reg[15]_i_1 
       (.I0(an_addr[15]),
        .I1(\n_0_addr_reg[15]_i_2 ),
        .I2(pcs_addr[15]),
        .I3(n_0_devad_match_i_4),
        .I4(pma_addr_int[15]),
        .O(I21[15]));
LUT2 #(
    .INIT(4'hB)) 
     \addr_reg[15]_i_2 
       (.I0(n_0_devad_match_i_5),
        .I1(\n_0_addr_reg[17]_i_4 ),
        .O(\n_0_addr_reg[15]_i_2 ));
LUT6 #(
    .INIT(64'h5555015155555555)) 
     \addr_reg[16]_i_1 
       (.I0(n_0_devad_match_i_5),
        .I1(Q[0]),
        .I2(n_0_devad_match_i_3),
        .I3(devad_reg[1]),
        .I4(\n_0_addr_reg[16]_i_2 ),
        .I5(\n_0_addr_reg[17]_i_4 ),
        .O(I21[16]));
LUT3 #(
    .INIT(8'hEF)) 
     \addr_reg[16]_i_2 
       (.I0(mdio_rd),
        .I1(I3),
        .I2(p_1_in),
        .O(\n_0_addr_reg[16]_i_2 ));
LUT6 #(
    .INIT(64'hAAAAA2AAAAAAAAAA)) 
     \addr_reg[17]_i_1 
       (.I0(n_0_devad_match_i_4),
        .I1(prbs31_rx_enable_core_int),
        .I2(I2),
        .I3(\n_0_addr_reg[17]_i_3 ),
        .I4(n_0_devad_match_i_5),
        .I5(\n_0_addr_reg[17]_i_4 ),
        .O(I21[17]));
LUT6 #(
    .INIT(64'h0010000000000000)) 
     \addr_reg[17]_i_3 
       (.I0(pcs_addr[2]),
        .I1(pcs_addr[6]),
        .I2(pcs_addr[0]),
        .I3(pcs_addr[13]),
        .I4(\n_0_addr_reg[17]_i_5 ),
        .I5(\n_0_addr_reg[17]_i_6 ),
        .O(\n_0_addr_reg[17]_i_3 ));
LUT6 #(
    .INIT(64'h0000000000440347)) 
     \addr_reg[17]_i_4 
       (.I0(devad_reg[4]),
        .I1(n_0_devad_match_i_3),
        .I2(Q[3]),
        .I3(devad_reg[3]),
        .I4(Q[2]),
        .I5(I21[18]),
        .O(\n_0_addr_reg[17]_i_4 ));
LUT6 #(
    .INIT(64'h0000000000000004)) 
     \addr_reg[17]_i_5 
       (.I0(pcs_addr[9]),
        .I1(pcs_addr[5]),
        .I2(pcs_addr[8]),
        .I3(pcs_addr[14]),
        .I4(pcs_addr[15]),
        .I5(pcs_addr[12]),
        .O(\n_0_addr_reg[17]_i_5 ));
LUT6 #(
    .INIT(64'h0000000000000040)) 
     \addr_reg[17]_i_6 
       (.I0(pcs_addr[10]),
        .I1(pcs_addr[1]),
        .I2(pcs_addr[3]),
        .I3(pcs_addr[7]),
        .I4(pcs_addr[4]),
        .I5(pcs_addr[11]),
        .O(\n_0_addr_reg[17]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair105" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \addr_reg[18]_i_1 
       (.I0(devad_reg[2]),
        .I1(n_0_devad_match_i_3),
        .I2(Q[1]),
        .O(I21[18]));
(* SOFT_HLUTNM = "soft_lutpair73" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \addr_reg[19]_i_1 
       (.I0(devad_reg[3]),
        .I1(n_0_devad_match_i_3),
        .I2(Q[2]),
        .O(I21[19]));
LUT6 #(
    .INIT(64'h8B88BBBB8B888B88)) 
     \addr_reg[1]_i_1 
       (.I0(an_addr[1]),
        .I1(\n_0_addr_reg[15]_i_2 ),
        .I2(n_0_devad_match_i_4),
        .I3(pma_addr_int[1]),
        .I4(\n_0_addr_reg[8]_i_2 ),
        .I5(pcs_addr[1]),
        .O(I21[1]));
(* SOFT_HLUTNM = "soft_lutpair106" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \addr_reg[20]_i_1 
       (.I0(devad_reg[4]),
        .I1(n_0_devad_match_i_3),
        .I2(Q[3]),
        .O(I21[20]));
LUT6 #(
    .INIT(64'hBBB88888BBB8BBB8)) 
     \addr_reg[2]_i_1 
       (.I0(an_addr[2]),
        .I1(\n_0_addr_reg[15]_i_2 ),
        .I2(\n_0_addr_reg[8]_i_2 ),
        .I3(pcs_addr[2]),
        .I4(pma_addr_int[2]),
        .I5(\n_0_addr_reg[8]_i_3 ),
        .O(I21[2]));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \addr_reg[3]_i_1 
       (.I0(an_addr[3]),
        .I1(\n_0_addr_reg[15]_i_2 ),
        .I2(pcs_addr[3]),
        .I3(n_0_devad_match_i_4),
        .I4(pma_addr_int[3]),
        .O(I21[3]));
LUT6 #(
    .INIT(64'hBBB88888BBB8BBB8)) 
     \addr_reg[4]_i_1 
       (.I0(an_addr[4]),
        .I1(\n_0_addr_reg[15]_i_2 ),
        .I2(\n_0_addr_reg[8]_i_2 ),
        .I3(pcs_addr[4]),
        .I4(pma_addr_int[4]),
        .I5(\n_0_addr_reg[8]_i_3 ),
        .O(I21[4]));
LUT6 #(
    .INIT(64'h8B88BBBB8B888B88)) 
     \addr_reg[5]_i_1 
       (.I0(an_addr[5]),
        .I1(\n_0_addr_reg[15]_i_2 ),
        .I2(n_0_devad_match_i_4),
        .I3(pma_addr_int[5]),
        .I4(\n_0_addr_reg[8]_i_2 ),
        .I5(pcs_addr[5]),
        .O(I21[5]));
LUT6 #(
    .INIT(64'hBBB88888BBB8BBB8)) 
     \addr_reg[6]_i_1 
       (.I0(an_addr[6]),
        .I1(\n_0_addr_reg[15]_i_2 ),
        .I2(\n_0_addr_reg[8]_i_2 ),
        .I3(pcs_addr[6]),
        .I4(pma_addr_int[6]),
        .I5(\n_0_addr_reg[8]_i_3 ),
        .O(I21[6]));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \addr_reg[7]_i_1 
       (.I0(an_addr[7]),
        .I1(\n_0_addr_reg[15]_i_2 ),
        .I2(pcs_addr[7]),
        .I3(n_0_devad_match_i_4),
        .I4(pma_addr_int[7]),
        .O(I21[7]));
LUT6 #(
    .INIT(64'hBBB88888BBB8BBB8)) 
     \addr_reg[8]_i_1 
       (.I0(an_addr[8]),
        .I1(\n_0_addr_reg[15]_i_2 ),
        .I2(\n_0_addr_reg[8]_i_2 ),
        .I3(pcs_addr[8]),
        .I4(pma_addr_int[8]),
        .I5(\n_0_addr_reg[8]_i_3 ),
        .O(I21[8]));
LUT2 #(
    .INIT(4'h7)) 
     \addr_reg[8]_i_2 
       (.I0(n_0_devad_match_i_4),
        .I1(\n_0_addr_reg[16]_i_2 ),
        .O(\n_0_addr_reg[8]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair105" *) 
   LUT3 #(
    .INIT(8'h47)) 
     \addr_reg[8]_i_3 
       (.I0(devad_reg[1]),
        .I1(n_0_devad_match_i_3),
        .I2(Q[0]),
        .O(\n_0_addr_reg[8]_i_3 ));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \addr_reg[9]_i_1 
       (.I0(an_addr[9]),
        .I1(\n_0_addr_reg[15]_i_2 ),
        .I2(pcs_addr[9]),
        .I3(n_0_devad_match_i_4),
        .I4(pma_addr_int[9]),
        .O(I21[9]));
(* SOFT_HLUTNM = "soft_lutpair97" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \an_addr_int[0]_i_1 
       (.I0(\n_7_an_addr_int_reg[3]_i_2 ),
        .I1(\n_0_opcode_reg[1] ),
        .I2(devad_comb),
        .O(\n_0_an_addr_int[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair102" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \an_addr_int[10]_i_1 
       (.I0(\n_5_an_addr_int_reg[11]_i_2 ),
        .I1(\n_0_opcode_reg[1] ),
        .I2(Q[9]),
        .O(\n_0_an_addr_int[10]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair101" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \an_addr_int[11]_i_1 
       (.I0(\n_4_an_addr_int_reg[11]_i_2 ),
        .I1(\n_0_opcode_reg[1] ),
        .I2(Q[10]),
        .O(\n_0_an_addr_int[11]_i_1 ));
LUT1 #(
    .INIT(2'h2)) 
     \an_addr_int[11]_i_3 
       (.I0(an_addr[11]),
        .O(\n_0_an_addr_int[11]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \an_addr_int[11]_i_4 
       (.I0(an_addr[10]),
        .O(\n_0_an_addr_int[11]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \an_addr_int[11]_i_5 
       (.I0(an_addr[9]),
        .O(\n_0_an_addr_int[11]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \an_addr_int[11]_i_6 
       (.I0(an_addr[8]),
        .O(\n_0_an_addr_int[11]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair100" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \an_addr_int[12]_i_1 
       (.I0(\n_7_an_addr_int_reg[15]_i_8 ),
        .I1(\n_0_opcode_reg[1] ),
        .I2(Q[11]),
        .O(\n_0_an_addr_int[12]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair99" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \an_addr_int[13]_i_1 
       (.I0(\n_6_an_addr_int_reg[15]_i_8 ),
        .I1(\n_0_opcode_reg[1] ),
        .I2(Q[12]),
        .O(\n_0_an_addr_int[13]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair98" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \an_addr_int[14]_i_1 
       (.I0(\n_5_an_addr_int_reg[15]_i_8 ),
        .I1(\n_0_opcode_reg[1] ),
        .I2(Q[13]),
        .O(\n_0_an_addr_int[14]_i_1 ));
LUT5 #(
    .INIT(32'h02222222)) 
     \an_addr_int[15]_i_1 
       (.I0(\n_0_an_addr_int[15]_i_3 ),
        .I1(\n_0_an_addr_int[15]_i_4 ),
        .I2(\n_0_an_addr_int[15]_i_5 ),
        .I3(\n_0_an_addr_int[15]_i_6 ),
        .I4(\n_0_an_addr_int[15]_i_7 ),
        .O(\n_0_an_addr_int[15]_i_1 ));
LUT1 #(
    .INIT(2'h2)) 
     \an_addr_int[15]_i_10 
       (.I0(an_addr[15]),
        .O(\n_0_an_addr_int[15]_i_10 ));
LUT1 #(
    .INIT(2'h2)) 
     \an_addr_int[15]_i_11 
       (.I0(an_addr[14]),
        .O(\n_0_an_addr_int[15]_i_11 ));
LUT1 #(
    .INIT(2'h2)) 
     \an_addr_int[15]_i_12 
       (.I0(an_addr[13]),
        .O(\n_0_an_addr_int[15]_i_12 ));
LUT1 #(
    .INIT(2'h2)) 
     \an_addr_int[15]_i_13 
       (.I0(an_addr[12]),
        .O(\n_0_an_addr_int[15]_i_13 ));
(* SOFT_HLUTNM = "soft_lutpair97" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \an_addr_int[15]_i_2 
       (.I0(\n_4_an_addr_int_reg[15]_i_8 ),
        .I1(\n_0_opcode_reg[1] ),
        .I2(Q[14]),
        .O(\n_0_an_addr_int[15]_i_2 ));
LUT6 #(
    .INIT(64'h0000200000000000)) 
     \an_addr_int[15]_i_3 
       (.I0(mdc_rising),
        .I1(\n_0_state_reg[1] ),
        .I2(\n_0_state_reg[0] ),
        .I3(\n_0_state_reg[3] ),
        .I4(\n_0_state_reg[2] ),
        .I5(\n_0_an_addr_int[15]_i_9 ),
        .O(\n_0_an_addr_int[15]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFDFFFFFFFFFF)) 
     \an_addr_int[15]_i_4 
       (.I0(devad_reg[1]),
        .I1(devad_reg[4]),
        .I2(devad_reg[3]),
        .I3(devad_reg[2]),
        .I4(\n_0_opcode_reg[0] ),
        .I5(devad_reg[0]),
        .O(\n_0_an_addr_int[15]_i_4 ));
LUT5 #(
    .INIT(32'h80000000)) 
     \an_addr_int[15]_i_5 
       (.I0(an_addr[10]),
        .I1(an_addr[8]),
        .I2(an_addr[5]),
        .I3(an_addr[12]),
        .I4(an_addr[9]),
        .O(\n_0_an_addr_int[15]_i_5 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \an_addr_int[15]_i_6 
       (.I0(an_addr[1]),
        .I1(an_addr[2]),
        .I2(\n_0_opcode_reg[1] ),
        .I3(an_addr[3]),
        .I4(an_addr[11]),
        .I5(an_addr[14]),
        .O(\n_0_an_addr_int[15]_i_6 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \an_addr_int[15]_i_7 
       (.I0(an_addr[13]),
        .I1(an_addr[4]),
        .I2(an_addr[7]),
        .I3(an_addr[6]),
        .I4(an_addr[15]),
        .I5(an_addr[0]),
        .O(\n_0_an_addr_int[15]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair74" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \an_addr_int[15]_i_9 
       (.I0(bit_count_reg__0[4]),
        .I1(bit_count_reg__0[2]),
        .I2(bit_count_reg__0[1]),
        .I3(bit_count_reg__0[0]),
        .I4(bit_count_reg__0[3]),
        .O(\n_0_an_addr_int[15]_i_9 ));
(* SOFT_HLUTNM = "soft_lutpair98" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \an_addr_int[1]_i_1 
       (.I0(\n_6_an_addr_int_reg[3]_i_2 ),
        .I1(\n_0_opcode_reg[1] ),
        .I2(Q[0]),
        .O(\n_0_an_addr_int[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair99" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \an_addr_int[2]_i_1 
       (.I0(\n_5_an_addr_int_reg[3]_i_2 ),
        .I1(\n_0_opcode_reg[1] ),
        .I2(Q[1]),
        .O(\n_0_an_addr_int[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair100" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \an_addr_int[3]_i_1 
       (.I0(\n_4_an_addr_int_reg[3]_i_2 ),
        .I1(\n_0_opcode_reg[1] ),
        .I2(Q[2]),
        .O(\n_0_an_addr_int[3]_i_1 ));
LUT1 #(
    .INIT(2'h2)) 
     \an_addr_int[3]_i_3 
       (.I0(an_addr[3]),
        .O(\n_0_an_addr_int[3]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \an_addr_int[3]_i_4 
       (.I0(an_addr[2]),
        .O(\n_0_an_addr_int[3]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \an_addr_int[3]_i_5 
       (.I0(an_addr[1]),
        .O(\n_0_an_addr_int[3]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \an_addr_int[3]_i_6 
       (.I0(an_addr[0]),
        .O(\n_0_an_addr_int[3]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair101" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \an_addr_int[4]_i_1 
       (.I0(\n_7_an_addr_int_reg[7]_i_2 ),
        .I1(\n_0_opcode_reg[1] ),
        .I2(Q[3]),
        .O(\n_0_an_addr_int[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair102" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \an_addr_int[5]_i_1 
       (.I0(\n_6_an_addr_int_reg[7]_i_2 ),
        .I1(\n_0_opcode_reg[1] ),
        .I2(Q[4]),
        .O(\n_0_an_addr_int[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair103" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \an_addr_int[6]_i_1 
       (.I0(\n_5_an_addr_int_reg[7]_i_2 ),
        .I1(\n_0_opcode_reg[1] ),
        .I2(Q[5]),
        .O(\n_0_an_addr_int[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair104" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \an_addr_int[7]_i_1 
       (.I0(\n_4_an_addr_int_reg[7]_i_2 ),
        .I1(\n_0_opcode_reg[1] ),
        .I2(Q[6]),
        .O(\n_0_an_addr_int[7]_i_1 ));
LUT1 #(
    .INIT(2'h2)) 
     \an_addr_int[7]_i_3 
       (.I0(an_addr[7]),
        .O(\n_0_an_addr_int[7]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \an_addr_int[7]_i_4 
       (.I0(an_addr[6]),
        .O(\n_0_an_addr_int[7]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \an_addr_int[7]_i_5 
       (.I0(an_addr[5]),
        .O(\n_0_an_addr_int[7]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \an_addr_int[7]_i_6 
       (.I0(an_addr[4]),
        .O(\n_0_an_addr_int[7]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair104" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \an_addr_int[8]_i_1 
       (.I0(\n_7_an_addr_int_reg[11]_i_2 ),
        .I1(\n_0_opcode_reg[1] ),
        .I2(Q[7]),
        .O(\n_0_an_addr_int[8]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair103" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \an_addr_int[9]_i_1 
       (.I0(\n_6_an_addr_int_reg[11]_i_2 ),
        .I1(\n_0_opcode_reg[1] ),
        .I2(Q[8]),
        .O(\n_0_an_addr_int[9]_i_1 ));
FDRE \an_addr_int_reg[0] 
       (.C(clk156),
        .CE(\n_0_an_addr_int[15]_i_1 ),
        .D(\n_0_an_addr_int[0]_i_1 ),
        .Q(an_addr[0]),
        .R(areset_clk156));
FDRE \an_addr_int_reg[10] 
       (.C(clk156),
        .CE(\n_0_an_addr_int[15]_i_1 ),
        .D(\n_0_an_addr_int[10]_i_1 ),
        .Q(an_addr[10]),
        .R(areset_clk156));
FDRE \an_addr_int_reg[11] 
       (.C(clk156),
        .CE(\n_0_an_addr_int[15]_i_1 ),
        .D(\n_0_an_addr_int[11]_i_1 ),
        .Q(an_addr[11]),
        .R(areset_clk156));
CARRY4 \an_addr_int_reg[11]_i_2 
       (.CI(\n_0_an_addr_int_reg[7]_i_2 ),
        .CO({\n_0_an_addr_int_reg[11]_i_2 ,\n_1_an_addr_int_reg[11]_i_2 ,\n_2_an_addr_int_reg[11]_i_2 ,\n_3_an_addr_int_reg[11]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_an_addr_int_reg[11]_i_2 ,\n_5_an_addr_int_reg[11]_i_2 ,\n_6_an_addr_int_reg[11]_i_2 ,\n_7_an_addr_int_reg[11]_i_2 }),
        .S({\n_0_an_addr_int[11]_i_3 ,\n_0_an_addr_int[11]_i_4 ,\n_0_an_addr_int[11]_i_5 ,\n_0_an_addr_int[11]_i_6 }));
FDRE \an_addr_int_reg[12] 
       (.C(clk156),
        .CE(\n_0_an_addr_int[15]_i_1 ),
        .D(\n_0_an_addr_int[12]_i_1 ),
        .Q(an_addr[12]),
        .R(areset_clk156));
FDRE \an_addr_int_reg[13] 
       (.C(clk156),
        .CE(\n_0_an_addr_int[15]_i_1 ),
        .D(\n_0_an_addr_int[13]_i_1 ),
        .Q(an_addr[13]),
        .R(areset_clk156));
FDRE \an_addr_int_reg[14] 
       (.C(clk156),
        .CE(\n_0_an_addr_int[15]_i_1 ),
        .D(\n_0_an_addr_int[14]_i_1 ),
        .Q(an_addr[14]),
        .R(areset_clk156));
FDRE \an_addr_int_reg[15] 
       (.C(clk156),
        .CE(\n_0_an_addr_int[15]_i_1 ),
        .D(\n_0_an_addr_int[15]_i_2 ),
        .Q(an_addr[15]),
        .R(areset_clk156));
CARRY4 \an_addr_int_reg[15]_i_8 
       (.CI(\n_0_an_addr_int_reg[11]_i_2 ),
        .CO({\NLW_an_addr_int_reg[15]_i_8_CO_UNCONNECTED [3],\n_1_an_addr_int_reg[15]_i_8 ,\n_2_an_addr_int_reg[15]_i_8 ,\n_3_an_addr_int_reg[15]_i_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_an_addr_int_reg[15]_i_8 ,\n_5_an_addr_int_reg[15]_i_8 ,\n_6_an_addr_int_reg[15]_i_8 ,\n_7_an_addr_int_reg[15]_i_8 }),
        .S({\n_0_an_addr_int[15]_i_10 ,\n_0_an_addr_int[15]_i_11 ,\n_0_an_addr_int[15]_i_12 ,\n_0_an_addr_int[15]_i_13 }));
FDRE \an_addr_int_reg[1] 
       (.C(clk156),
        .CE(\n_0_an_addr_int[15]_i_1 ),
        .D(\n_0_an_addr_int[1]_i_1 ),
        .Q(an_addr[1]),
        .R(areset_clk156));
FDRE \an_addr_int_reg[2] 
       (.C(clk156),
        .CE(\n_0_an_addr_int[15]_i_1 ),
        .D(\n_0_an_addr_int[2]_i_1 ),
        .Q(an_addr[2]),
        .R(areset_clk156));
FDRE \an_addr_int_reg[3] 
       (.C(clk156),
        .CE(\n_0_an_addr_int[15]_i_1 ),
        .D(\n_0_an_addr_int[3]_i_1 ),
        .Q(an_addr[3]),
        .R(areset_clk156));
CARRY4 \an_addr_int_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\n_0_an_addr_int_reg[3]_i_2 ,\n_1_an_addr_int_reg[3]_i_2 ,\n_2_an_addr_int_reg[3]_i_2 ,\n_3_an_addr_int_reg[3]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,an_addr[0]}),
        .O({\n_4_an_addr_int_reg[3]_i_2 ,\n_5_an_addr_int_reg[3]_i_2 ,\n_6_an_addr_int_reg[3]_i_2 ,\n_7_an_addr_int_reg[3]_i_2 }),
        .S({\n_0_an_addr_int[3]_i_3 ,\n_0_an_addr_int[3]_i_4 ,\n_0_an_addr_int[3]_i_5 ,\n_0_an_addr_int[3]_i_6 }));
FDRE \an_addr_int_reg[4] 
       (.C(clk156),
        .CE(\n_0_an_addr_int[15]_i_1 ),
        .D(\n_0_an_addr_int[4]_i_1 ),
        .Q(an_addr[4]),
        .R(areset_clk156));
FDRE \an_addr_int_reg[5] 
       (.C(clk156),
        .CE(\n_0_an_addr_int[15]_i_1 ),
        .D(\n_0_an_addr_int[5]_i_1 ),
        .Q(an_addr[5]),
        .R(areset_clk156));
FDRE \an_addr_int_reg[6] 
       (.C(clk156),
        .CE(\n_0_an_addr_int[15]_i_1 ),
        .D(\n_0_an_addr_int[6]_i_1 ),
        .Q(an_addr[6]),
        .R(areset_clk156));
FDRE \an_addr_int_reg[7] 
       (.C(clk156),
        .CE(\n_0_an_addr_int[15]_i_1 ),
        .D(\n_0_an_addr_int[7]_i_1 ),
        .Q(an_addr[7]),
        .R(areset_clk156));
CARRY4 \an_addr_int_reg[7]_i_2 
       (.CI(\n_0_an_addr_int_reg[3]_i_2 ),
        .CO({\n_0_an_addr_int_reg[7]_i_2 ,\n_1_an_addr_int_reg[7]_i_2 ,\n_2_an_addr_int_reg[7]_i_2 ,\n_3_an_addr_int_reg[7]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_an_addr_int_reg[7]_i_2 ,\n_5_an_addr_int_reg[7]_i_2 ,\n_6_an_addr_int_reg[7]_i_2 ,\n_7_an_addr_int_reg[7]_i_2 }),
        .S({\n_0_an_addr_int[7]_i_3 ,\n_0_an_addr_int[7]_i_4 ,\n_0_an_addr_int[7]_i_5 ,\n_0_an_addr_int[7]_i_6 }));
FDRE \an_addr_int_reg[8] 
       (.C(clk156),
        .CE(\n_0_an_addr_int[15]_i_1 ),
        .D(\n_0_an_addr_int[8]_i_1 ),
        .Q(an_addr[8]),
        .R(areset_clk156));
FDRE \an_addr_int_reg[9] 
       (.C(clk156),
        .CE(\n_0_an_addr_int[15]_i_1 ),
        .D(\n_0_an_addr_int[9]_i_1 ),
        .Q(an_addr[9]),
        .R(areset_clk156));
(* SOFT_HLUTNM = "soft_lutpair75" *) 
   LUT5 #(
    .INIT(32'h450045FF)) 
     \bit_count[0]_i_1 
       (.I0(\n_0_state_reg[0] ),
        .I1(\n_0_state_reg[1] ),
        .I2(\n_0_state_reg[2] ),
        .I3(\n_0_bit_count[4]_i_5 ),
        .I4(bit_count_reg__0[0]),
        .O(p_0_in__1[0]));
LUT6 #(
    .INIT(64'h45FF4500450045FF)) 
     \bit_count[1]_i_1 
       (.I0(\n_0_state_reg[0] ),
        .I1(\n_0_state_reg[1] ),
        .I2(\n_0_state_reg[2] ),
        .I3(\n_0_bit_count[4]_i_5 ),
        .I4(bit_count_reg__0[0]),
        .I5(bit_count_reg__0[1]),
        .O(p_0_in__1[1]));
LUT6 #(
    .INIT(64'hF2F2F2F2F0F0F0D2)) 
     \bit_count[2]_i_1 
       (.I0(mdc_rising),
        .I1(\n_0_bit_count[4]_i_3 ),
        .I2(bit_count_reg__0[2]),
        .I3(bit_count_reg__0[0]),
        .I4(bit_count_reg__0[1]),
        .I5(\n_0_bit_count[4]_i_5 ),
        .O(\n_0_bit_count[2]_i_1 ));
LUT6 #(
    .INIT(64'hBBBBBBB88888888B)) 
     \bit_count[3]_i_1 
       (.I0(\n_0_bit_count[3]_i_2 ),
        .I1(\n_0_bit_count[4]_i_5 ),
        .I2(bit_count_reg__0[2]),
        .I3(bit_count_reg__0[1]),
        .I4(bit_count_reg__0[0]),
        .I5(bit_count_reg__0[3]),
        .O(p_0_in__1[3]));
(* SOFT_HLUTNM = "soft_lutpair75" *) 
   LUT3 #(
    .INIT(8'h45)) 
     \bit_count[3]_i_2 
       (.I0(\n_0_state_reg[0] ),
        .I1(\n_0_state_reg[1] ),
        .I2(\n_0_state_reg[2] ),
        .O(\n_0_bit_count[3]_i_2 ));
LUT2 #(
    .INIT(4'h2)) 
     \bit_count[4]_i_1 
       (.I0(mdc_rising),
        .I1(\n_0_bit_count[4]_i_3 ),
        .O(\n_0_bit_count[4]_i_1 ));
LUT6 #(
    .INIT(64'h02FF0200020002FF)) 
     \bit_count[4]_i_2 
       (.I0(\n_0_bit_count[4]_i_4 ),
        .I1(\n_0_state_reg[0] ),
        .I2(\n_0_state_reg[3] ),
        .I3(\n_0_bit_count[4]_i_5 ),
        .I4(bit_count_reg__0[4]),
        .I5(\n_0_bit_count[4]_i_6 ),
        .O(p_0_in__1[4]));
LUT6 #(
    .INIT(64'h00000000FFFCD0FC)) 
     \bit_count[4]_i_3 
       (.I0(\n_0_state[3]_i_3 ),
        .I1(\n_0_state_reg[0] ),
        .I2(\n_0_state_reg[1] ),
        .I3(\n_0_state_reg[2] ),
        .I4(\n_0_state_reg[3] ),
        .I5(n_0_mdio_out_i_4),
        .O(\n_0_bit_count[4]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair78" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \bit_count[4]_i_4 
       (.I0(\n_0_state_reg[2] ),
        .I1(\n_0_state_reg[1] ),
        .O(\n_0_bit_count[4]_i_4 ));
LUT6 #(
    .INIT(64'h00000300230F230F)) 
     \bit_count[4]_i_5 
       (.I0(\n_0_state[3]_i_3 ),
        .I1(\n_0_state_reg[3] ),
        .I2(\n_0_state_reg[1] ),
        .I3(\n_0_state_reg[2] ),
        .I4(n_0_mdio_out_i_4),
        .I5(\n_0_state_reg[0] ),
        .O(\n_0_bit_count[4]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair76" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \bit_count[4]_i_6 
       (.I0(bit_count_reg__0[3]),
        .I1(bit_count_reg__0[0]),
        .I2(bit_count_reg__0[1]),
        .I3(bit_count_reg__0[2]),
        .O(\n_0_bit_count[4]_i_6 ));
FDRE \bit_count_reg[0] 
       (.C(clk156),
        .CE(\n_0_bit_count[4]_i_1 ),
        .D(p_0_in__1[0]),
        .Q(bit_count_reg__0[0]),
        .R(1'b0));
FDRE \bit_count_reg[1] 
       (.C(clk156),
        .CE(\n_0_bit_count[4]_i_1 ),
        .D(p_0_in__1[1]),
        .Q(bit_count_reg__0[1]),
        .R(1'b0));
FDRE \bit_count_reg[2] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_bit_count[2]_i_1 ),
        .Q(bit_count_reg__0[2]),
        .R(1'b0));
FDRE \bit_count_reg[3] 
       (.C(clk156),
        .CE(\n_0_bit_count[4]_i_1 ),
        .D(p_0_in__1[3]),
        .Q(bit_count_reg__0[3]),
        .R(1'b0));
FDRE \bit_count_reg[4] 
       (.C(clk156),
        .CE(\n_0_bit_count[4]_i_1 ),
        .D(p_0_in__1[4]),
        .Q(bit_count_reg__0[4]),
        .R(1'b0));
LUT5 #(
    .INIT(32'h000000E2)) 
     \data_captured[15]_i_1 
       (.I0(regs_rdack),
        .I1(drp_cs),
        .I2(drp_ack),
        .I3(O1),
        .I4(devad_match),
        .O(\n_0_data_captured[15]_i_1 ));
LUT6 #(
    .INIT(64'hFFFBFFFFFFFFFFFF)) 
     \data_captured[15]_i_3 
       (.I0(n_0_mdio_out_i_4),
        .I1(\n_0_state_reg[1] ),
        .I2(\n_0_state_reg[0] ),
        .I3(\n_0_state_reg[3] ),
        .I4(\n_0_state_reg[2] ),
        .I5(\n_0_opcode_reg[1] ),
        .O(O1));
FDRE #(
    .INIT(1'b0)) 
     \data_captured_reg[0] 
       (.C(clk156),
        .CE(I4),
        .D(O19[0]),
        .Q(data_captured[0]),
        .R(\n_0_data_captured[15]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \data_captured_reg[10] 
       (.C(clk156),
        .CE(I4),
        .D(O19[10]),
        .Q(data_captured[10]),
        .R(\n_0_data_captured[15]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \data_captured_reg[11] 
       (.C(clk156),
        .CE(I4),
        .D(O19[11]),
        .Q(data_captured[11]),
        .R(\n_0_data_captured[15]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \data_captured_reg[12] 
       (.C(clk156),
        .CE(I4),
        .D(O19[12]),
        .Q(data_captured[12]),
        .R(\n_0_data_captured[15]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \data_captured_reg[13] 
       (.C(clk156),
        .CE(I4),
        .D(O19[13]),
        .Q(data_captured[13]),
        .R(\n_0_data_captured[15]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \data_captured_reg[14] 
       (.C(clk156),
        .CE(I4),
        .D(O19[14]),
        .Q(data_captured[14]),
        .R(\n_0_data_captured[15]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \data_captured_reg[15] 
       (.C(clk156),
        .CE(I4),
        .D(O19[15]),
        .Q(data_captured[15]),
        .R(\n_0_data_captured[15]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \data_captured_reg[1] 
       (.C(clk156),
        .CE(I4),
        .D(O19[1]),
        .Q(data_captured[1]),
        .R(\n_0_data_captured[15]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \data_captured_reg[2] 
       (.C(clk156),
        .CE(I4),
        .D(O19[2]),
        .Q(data_captured[2]),
        .R(\n_0_data_captured[15]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \data_captured_reg[3] 
       (.C(clk156),
        .CE(I4),
        .D(O19[3]),
        .Q(data_captured[3]),
        .R(\n_0_data_captured[15]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \data_captured_reg[4] 
       (.C(clk156),
        .CE(I4),
        .D(O19[4]),
        .Q(data_captured[4]),
        .R(\n_0_data_captured[15]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \data_captured_reg[5] 
       (.C(clk156),
        .CE(I4),
        .D(O19[5]),
        .Q(data_captured[5]),
        .R(\n_0_data_captured[15]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \data_captured_reg[6] 
       (.C(clk156),
        .CE(I4),
        .D(O19[6]),
        .Q(data_captured[6]),
        .R(\n_0_data_captured[15]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \data_captured_reg[7] 
       (.C(clk156),
        .CE(I4),
        .D(O19[7]),
        .Q(data_captured[7]),
        .R(\n_0_data_captured[15]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \data_captured_reg[8] 
       (.C(clk156),
        .CE(I4),
        .D(O19[8]),
        .Q(data_captured[8]),
        .R(\n_0_data_captured[15]_i_1 ));
FDRE #(
    .INIT(1'b0)) 
     \data_captured_reg[9] 
       (.C(clk156),
        .CE(I4),
        .D(O19[9]),
        .Q(data_captured[9]),
        .R(\n_0_data_captured[15]_i_1 ));
LUT6 #(
    .INIT(64'h00000000AAAA02A2)) 
     devad_match_i_1
       (.I0(n_0_devad_match_i_2),
        .I1(Q[1]),
        .I2(n_0_devad_match_i_3),
        .I3(devad_reg[2]),
        .I4(n_0_devad_match_i_4),
        .I5(n_0_devad_match_i_5),
        .O(devad_match0));
(* SOFT_HLUTNM = "soft_lutpair73" *) 
   LUT5 #(
    .INIT(32'h00053305)) 
     devad_match_i_2
       (.I0(Q[2]),
        .I1(devad_reg[3]),
        .I2(Q[3]),
        .I3(n_0_devad_match_i_3),
        .I4(devad_reg[4]),
        .O(n_0_devad_match_i_2));
(* SOFT_HLUTNM = "soft_lutpair72" *) 
   LUT5 #(
    .INIT(32'hFFFFFDFF)) 
     devad_match_i_3
       (.I0(\n_0_state_reg[2] ),
        .I1(\n_0_state_reg[3] ),
        .I2(\n_0_state_reg[0] ),
        .I3(\n_0_state_reg[1] ),
        .I4(n_0_mdio_out_i_4),
        .O(n_0_devad_match_i_3));
(* SOFT_HLUTNM = "soft_lutpair106" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     devad_match_i_4
       (.I0(devad_reg[1]),
        .I1(n_0_devad_match_i_3),
        .I2(Q[0]),
        .O(n_0_devad_match_i_4));
LUT5 #(
    .INIT(32'h0001FFFD)) 
     devad_match_i_5
       (.I0(devad_comb),
        .I1(\n_0_bit_count[4]_i_6 ),
        .I2(bit_count_reg__0[4]),
        .I3(n_0_mdio_out_i_3),
        .I4(devad_reg[0]),
        .O(n_0_devad_match_i_5));
FDRE devad_match_reg
       (.C(clk156),
        .CE(1'b1),
        .D(devad_match0),
        .Q(devad_match),
        .R(areset_clk156));
LUT6 #(
    .INIT(64'h0000002000000000)) 
     \devad_reg[4]_i_1 
       (.I0(mdc_rising),
        .I1(n_0_mdio_out_i_4),
        .I2(\n_0_state_reg[1] ),
        .I3(\n_0_state_reg[0] ),
        .I4(\n_0_state_reg[3] ),
        .I5(\n_0_state_reg[2] ),
        .O(devad_reg0));
FDRE \devad_reg_reg[0] 
       (.C(clk156),
        .CE(devad_reg0),
        .D(devad_comb),
        .Q(devad_reg[0]),
        .R(areset_clk156));
FDRE \devad_reg_reg[1] 
       (.C(clk156),
        .CE(devad_reg0),
        .D(Q[0]),
        .Q(devad_reg[1]),
        .R(areset_clk156));
FDRE \devad_reg_reg[2] 
       (.C(clk156),
        .CE(devad_reg0),
        .D(Q[1]),
        .Q(devad_reg[2]),
        .R(areset_clk156));
FDRE \devad_reg_reg[3] 
       (.C(clk156),
        .CE(devad_reg0),
        .D(Q[2]),
        .Q(devad_reg[3]),
        .R(areset_clk156));
FDRE \devad_reg_reg[4] 
       (.C(clk156),
        .CE(devad_reg0),
        .D(Q[3]),
        .Q(devad_reg[4]),
        .R(areset_clk156));
LUT6 #(
    .INIT(64'h0000800000000000)) 
     indirect_read_i_1
       (.I0(n_0_indirect_read_i_2),
        .I1(n_0_indirect_read_i_3),
        .I2(pcs_addr[0]),
        .I3(pcs_addr[1]),
        .I4(n_0_indirect_read_i_4),
        .I5(prbs31_rx_enable_core_int),
        .O(p_1_in));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     indirect_read_i_2
       (.I0(pcs_addr[10]),
        .I1(pcs_addr[13]),
        .I2(pcs_addr[12]),
        .I3(pcs_addr[7]),
        .I4(pcs_addr[4]),
        .I5(pcs_addr[11]),
        .O(n_0_indirect_read_i_2));
LUT6 #(
    .INIT(64'h0000000000040000)) 
     indirect_read_i_3
       (.I0(pcs_addr[9]),
        .I1(pcs_addr[5]),
        .I2(pcs_addr[8]),
        .I3(pcs_addr[14]),
        .I4(pcs_addr[3]),
        .I5(pcs_addr[15]),
        .O(n_0_indirect_read_i_3));
LUT2 #(
    .INIT(4'hE)) 
     indirect_read_i_4
       (.I0(pcs_addr[2]),
        .I1(pcs_addr[6]),
        .O(n_0_indirect_read_i_4));
FDRE mdc_just_rose_reg
       (.C(clk156),
        .CE(1'b1),
        .D(mdc_rising_reg__0),
        .Q(mdc_just_rose),
        .R(areset_clk156));
FDRE mdc_rising_reg_reg
       (.C(clk156),
        .CE(1'b1),
        .D(mdc_rising),
        .Q(mdc_rising_reg__0),
        .R(1'b0));
FDRE mdio_in_reg_reg
       (.C(clk156),
        .CE(mdc_rising),
        .D(I1),
        .Q(devad_comb),
        .R(areset_clk156));
LUT6 #(
    .INIT(64'hFFFFFF4F4F4FFF4F)) 
     mdio_out_i_1
       (.I0(n_0_mdio_out_i_2),
        .I1(n_0_mdio_out_i_3),
        .I2(\n_0_opcode_reg[1] ),
        .I3(n_0_mdio_out_i_4),
        .I4(\n_0_state_reg[3] ),
        .I5(Q[15]),
        .O(mdio_out_int));
(* SOFT_HLUTNM = "soft_lutpair77" *) 
   LUT4 #(
    .INIT(16'h0040)) 
     mdio_out_i_2
       (.I0(\n_0_state_reg[1] ),
        .I1(\n_0_state_reg[0] ),
        .I2(\n_0_state_reg[3] ),
        .I3(\n_0_state_reg[2] ),
        .O(n_0_mdio_out_i_2));
(* SOFT_HLUTNM = "soft_lutpair72" *) 
   LUT4 #(
    .INIT(16'hFDFF)) 
     mdio_out_i_3
       (.I0(\n_0_state_reg[1] ),
        .I1(\n_0_state_reg[0] ),
        .I2(\n_0_state_reg[3] ),
        .I3(\n_0_state_reg[2] ),
        .O(n_0_mdio_out_i_3));
(* SOFT_HLUTNM = "soft_lutpair76" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     mdio_out_i_4
       (.I0(bit_count_reg__0[4]),
        .I1(bit_count_reg__0[2]),
        .I2(bit_count_reg__0[1]),
        .I3(bit_count_reg__0[0]),
        .I4(bit_count_reg__0[3]),
        .O(n_0_mdio_out_i_4));
FDRE mdio_out_reg
       (.C(clk156),
        .CE(mdc_rising),
        .D(mdio_out_int),
        .Q(mdio_out),
        .R(areset_clk156));
LUT6 #(
    .INIT(64'hFFF5EFFFFFFFFFFF)) 
     mdio_tri_i_1
       (.I0(\n_0_state_reg[3] ),
        .I1(n_0_mdio_out_i_4),
        .I2(\n_0_state_reg[2] ),
        .I3(\n_0_state_reg[1] ),
        .I4(\n_0_state_reg[0] ),
        .I5(\n_0_opcode_reg[1] ),
        .O(mdio_tri_int));
FDSE mdio_tri_reg
       (.C(clk156),
        .CE(mdc_rising),
        .D(mdio_tri_int),
        .Q(mdio_tri),
        .S(areset_clk156));
LUT2 #(
    .INIT(4'h2)) 
     mdio_we_rising_i_1
       (.I0(mdio_we),
        .I1(mdio_we_reg),
        .O(O2));
(* SOFT_HLUTNM = "soft_lutpair80" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \opcode[0]_i_1 
       (.I0(Q[0]),
        .I1(opcode0),
        .I2(\n_0_opcode_reg[0] ),
        .O(\n_0_opcode[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair123" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \opcode[1]_i_1 
       (.I0(Q[1]),
        .I1(opcode0),
        .I2(\n_0_opcode_reg[1] ),
        .O(\n_0_opcode[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair77" *) 
   LUT5 #(
    .INIT(32'h00200000)) 
     \opcode[1]_i_2 
       (.I0(\n_0_state_reg[2] ),
        .I1(\n_0_state_reg[3] ),
        .I2(\n_0_state_reg[0] ),
        .I3(\n_0_state_reg[1] ),
        .I4(\n_0_opcode[1]_i_3 ),
        .O(opcode0));
LUT6 #(
    .INIT(64'h0000000000000020)) 
     \opcode[1]_i_3 
       (.I0(mdc_rising),
        .I1(bit_count_reg__0[3]),
        .I2(bit_count_reg__0[2]),
        .I3(bit_count_reg__0[4]),
        .I4(bit_count_reg__0[1]),
        .I5(bit_count_reg__0[0]),
        .O(\n_0_opcode[1]_i_3 ));
FDRE \opcode_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_opcode[0]_i_1 ),
        .Q(\n_0_opcode_reg[0] ),
        .R(areset_clk156));
FDRE \opcode_reg[1] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_opcode[1]_i_1 ),
        .Q(\n_0_opcode_reg[1] ),
        .R(areset_clk156));
(* SOFT_HLUTNM = "soft_lutpair89" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pcs_addr_int[0]_i_1 
       (.I0(\n_7_pcs_addr_int_reg[3]_i_2 ),
        .I1(\n_0_opcode_reg[1] ),
        .I2(devad_comb),
        .O(\n_0_pcs_addr_int[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair94" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pcs_addr_int[10]_i_1 
       (.I0(\n_5_pcs_addr_int_reg[11]_i_2 ),
        .I1(\n_0_opcode_reg[1] ),
        .I2(Q[9]),
        .O(\n_0_pcs_addr_int[10]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair93" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pcs_addr_int[11]_i_1 
       (.I0(\n_4_pcs_addr_int_reg[11]_i_2 ),
        .I1(\n_0_opcode_reg[1] ),
        .I2(Q[10]),
        .O(\n_0_pcs_addr_int[11]_i_1 ));
LUT1 #(
    .INIT(2'h2)) 
     \pcs_addr_int[11]_i_3 
       (.I0(pcs_addr[11]),
        .O(\n_0_pcs_addr_int[11]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \pcs_addr_int[11]_i_4 
       (.I0(pcs_addr[10]),
        .O(\n_0_pcs_addr_int[11]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \pcs_addr_int[11]_i_5 
       (.I0(pcs_addr[9]),
        .O(\n_0_pcs_addr_int[11]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \pcs_addr_int[11]_i_6 
       (.I0(pcs_addr[8]),
        .O(\n_0_pcs_addr_int[11]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair92" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pcs_addr_int[12]_i_1 
       (.I0(\n_7_pcs_addr_int_reg[15]_i_7 ),
        .I1(\n_0_opcode_reg[1] ),
        .I2(Q[11]),
        .O(\n_0_pcs_addr_int[12]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair91" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pcs_addr_int[13]_i_1 
       (.I0(\n_6_pcs_addr_int_reg[15]_i_7 ),
        .I1(\n_0_opcode_reg[1] ),
        .I2(Q[12]),
        .O(\n_0_pcs_addr_int[13]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair90" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pcs_addr_int[14]_i_1 
       (.I0(\n_5_pcs_addr_int_reg[15]_i_7 ),
        .I1(\n_0_opcode_reg[1] ),
        .I2(Q[13]),
        .O(\n_0_pcs_addr_int[14]_i_1 ));
LUT5 #(
    .INIT(32'h02222222)) 
     \pcs_addr_int[15]_i_1 
       (.I0(\n_0_an_addr_int[15]_i_3 ),
        .I1(\n_0_pcs_addr_int[15]_i_3 ),
        .I2(\n_0_pcs_addr_int[15]_i_4 ),
        .I3(\n_0_pcs_addr_int[15]_i_5 ),
        .I4(\n_0_pcs_addr_int[15]_i_6 ),
        .O(\n_0_pcs_addr_int[15]_i_1 ));
LUT1 #(
    .INIT(2'h2)) 
     \pcs_addr_int[15]_i_10 
       (.I0(pcs_addr[13]),
        .O(\n_0_pcs_addr_int[15]_i_10 ));
LUT1 #(
    .INIT(2'h2)) 
     \pcs_addr_int[15]_i_11 
       (.I0(pcs_addr[12]),
        .O(\n_0_pcs_addr_int[15]_i_11 ));
(* SOFT_HLUTNM = "soft_lutpair89" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pcs_addr_int[15]_i_2 
       (.I0(\n_4_pcs_addr_int_reg[15]_i_7 ),
        .I1(\n_0_opcode_reg[1] ),
        .I2(Q[14]),
        .O(\n_0_pcs_addr_int[15]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFDFFFF)) 
     \pcs_addr_int[15]_i_3 
       (.I0(devad_reg[1]),
        .I1(devad_reg[4]),
        .I2(devad_reg[3]),
        .I3(\n_0_opcode_reg[0] ),
        .I4(devad_reg[0]),
        .I5(devad_reg[2]),
        .O(\n_0_pcs_addr_int[15]_i_3 ));
LUT5 #(
    .INIT(32'h80000000)) 
     \pcs_addr_int[15]_i_4 
       (.I0(pcs_addr[13]),
        .I1(pcs_addr[4]),
        .I2(\n_0_opcode_reg[1] ),
        .I3(pcs_addr[0]),
        .I4(pcs_addr[1]),
        .O(\n_0_pcs_addr_int[15]_i_4 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \pcs_addr_int[15]_i_5 
       (.I0(pcs_addr[15]),
        .I1(pcs_addr[9]),
        .I2(pcs_addr[8]),
        .I3(pcs_addr[14]),
        .I4(pcs_addr[2]),
        .I5(pcs_addr[6]),
        .O(\n_0_pcs_addr_int[15]_i_5 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \pcs_addr_int[15]_i_6 
       (.I0(pcs_addr[12]),
        .I1(pcs_addr[10]),
        .I2(pcs_addr[7]),
        .I3(pcs_addr[5]),
        .I4(pcs_addr[11]),
        .I5(pcs_addr[3]),
        .O(\n_0_pcs_addr_int[15]_i_6 ));
LUT1 #(
    .INIT(2'h2)) 
     \pcs_addr_int[15]_i_8 
       (.I0(pcs_addr[15]),
        .O(\n_0_pcs_addr_int[15]_i_8 ));
LUT1 #(
    .INIT(2'h2)) 
     \pcs_addr_int[15]_i_9 
       (.I0(pcs_addr[14]),
        .O(\n_0_pcs_addr_int[15]_i_9 ));
(* SOFT_HLUTNM = "soft_lutpair90" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pcs_addr_int[1]_i_1 
       (.I0(\n_6_pcs_addr_int_reg[3]_i_2 ),
        .I1(\n_0_opcode_reg[1] ),
        .I2(Q[0]),
        .O(\n_0_pcs_addr_int[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair91" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pcs_addr_int[2]_i_1 
       (.I0(\n_5_pcs_addr_int_reg[3]_i_2 ),
        .I1(\n_0_opcode_reg[1] ),
        .I2(Q[1]),
        .O(\n_0_pcs_addr_int[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair92" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pcs_addr_int[3]_i_1 
       (.I0(\n_4_pcs_addr_int_reg[3]_i_2 ),
        .I1(\n_0_opcode_reg[1] ),
        .I2(Q[2]),
        .O(\n_0_pcs_addr_int[3]_i_1 ));
LUT1 #(
    .INIT(2'h2)) 
     \pcs_addr_int[3]_i_3 
       (.I0(pcs_addr[3]),
        .O(\n_0_pcs_addr_int[3]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \pcs_addr_int[3]_i_4 
       (.I0(pcs_addr[2]),
        .O(\n_0_pcs_addr_int[3]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \pcs_addr_int[3]_i_5 
       (.I0(pcs_addr[1]),
        .O(\n_0_pcs_addr_int[3]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \pcs_addr_int[3]_i_6 
       (.I0(pcs_addr[0]),
        .O(\n_0_pcs_addr_int[3]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair93" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pcs_addr_int[4]_i_1 
       (.I0(\n_7_pcs_addr_int_reg[7]_i_2 ),
        .I1(\n_0_opcode_reg[1] ),
        .I2(Q[3]),
        .O(\n_0_pcs_addr_int[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair94" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pcs_addr_int[5]_i_1 
       (.I0(\n_6_pcs_addr_int_reg[7]_i_2 ),
        .I1(\n_0_opcode_reg[1] ),
        .I2(Q[4]),
        .O(\n_0_pcs_addr_int[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair95" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pcs_addr_int[6]_i_1 
       (.I0(\n_5_pcs_addr_int_reg[7]_i_2 ),
        .I1(\n_0_opcode_reg[1] ),
        .I2(Q[5]),
        .O(\n_0_pcs_addr_int[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair96" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pcs_addr_int[7]_i_1 
       (.I0(\n_4_pcs_addr_int_reg[7]_i_2 ),
        .I1(\n_0_opcode_reg[1] ),
        .I2(Q[6]),
        .O(\n_0_pcs_addr_int[7]_i_1 ));
LUT1 #(
    .INIT(2'h2)) 
     \pcs_addr_int[7]_i_3 
       (.I0(pcs_addr[7]),
        .O(\n_0_pcs_addr_int[7]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \pcs_addr_int[7]_i_4 
       (.I0(pcs_addr[6]),
        .O(\n_0_pcs_addr_int[7]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \pcs_addr_int[7]_i_5 
       (.I0(pcs_addr[5]),
        .O(\n_0_pcs_addr_int[7]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \pcs_addr_int[7]_i_6 
       (.I0(pcs_addr[4]),
        .O(\n_0_pcs_addr_int[7]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair96" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pcs_addr_int[8]_i_1 
       (.I0(\n_7_pcs_addr_int_reg[11]_i_2 ),
        .I1(\n_0_opcode_reg[1] ),
        .I2(Q[7]),
        .O(\n_0_pcs_addr_int[8]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair95" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pcs_addr_int[9]_i_1 
       (.I0(\n_6_pcs_addr_int_reg[11]_i_2 ),
        .I1(\n_0_opcode_reg[1] ),
        .I2(Q[8]),
        .O(\n_0_pcs_addr_int[9]_i_1 ));
FDRE \pcs_addr_int_reg[0] 
       (.C(clk156),
        .CE(\n_0_pcs_addr_int[15]_i_1 ),
        .D(\n_0_pcs_addr_int[0]_i_1 ),
        .Q(pcs_addr[0]),
        .R(areset_clk156));
FDRE \pcs_addr_int_reg[10] 
       (.C(clk156),
        .CE(\n_0_pcs_addr_int[15]_i_1 ),
        .D(\n_0_pcs_addr_int[10]_i_1 ),
        .Q(pcs_addr[10]),
        .R(areset_clk156));
FDRE \pcs_addr_int_reg[11] 
       (.C(clk156),
        .CE(\n_0_pcs_addr_int[15]_i_1 ),
        .D(\n_0_pcs_addr_int[11]_i_1 ),
        .Q(pcs_addr[11]),
        .R(areset_clk156));
CARRY4 \pcs_addr_int_reg[11]_i_2 
       (.CI(\n_0_pcs_addr_int_reg[7]_i_2 ),
        .CO({\n_0_pcs_addr_int_reg[11]_i_2 ,\n_1_pcs_addr_int_reg[11]_i_2 ,\n_2_pcs_addr_int_reg[11]_i_2 ,\n_3_pcs_addr_int_reg[11]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_pcs_addr_int_reg[11]_i_2 ,\n_5_pcs_addr_int_reg[11]_i_2 ,\n_6_pcs_addr_int_reg[11]_i_2 ,\n_7_pcs_addr_int_reg[11]_i_2 }),
        .S({\n_0_pcs_addr_int[11]_i_3 ,\n_0_pcs_addr_int[11]_i_4 ,\n_0_pcs_addr_int[11]_i_5 ,\n_0_pcs_addr_int[11]_i_6 }));
FDRE \pcs_addr_int_reg[12] 
       (.C(clk156),
        .CE(\n_0_pcs_addr_int[15]_i_1 ),
        .D(\n_0_pcs_addr_int[12]_i_1 ),
        .Q(pcs_addr[12]),
        .R(areset_clk156));
FDRE \pcs_addr_int_reg[13] 
       (.C(clk156),
        .CE(\n_0_pcs_addr_int[15]_i_1 ),
        .D(\n_0_pcs_addr_int[13]_i_1 ),
        .Q(pcs_addr[13]),
        .R(areset_clk156));
FDRE \pcs_addr_int_reg[14] 
       (.C(clk156),
        .CE(\n_0_pcs_addr_int[15]_i_1 ),
        .D(\n_0_pcs_addr_int[14]_i_1 ),
        .Q(pcs_addr[14]),
        .R(areset_clk156));
FDRE \pcs_addr_int_reg[15] 
       (.C(clk156),
        .CE(\n_0_pcs_addr_int[15]_i_1 ),
        .D(\n_0_pcs_addr_int[15]_i_2 ),
        .Q(pcs_addr[15]),
        .R(areset_clk156));
CARRY4 \pcs_addr_int_reg[15]_i_7 
       (.CI(\n_0_pcs_addr_int_reg[11]_i_2 ),
        .CO({\NLW_pcs_addr_int_reg[15]_i_7_CO_UNCONNECTED [3],\n_1_pcs_addr_int_reg[15]_i_7 ,\n_2_pcs_addr_int_reg[15]_i_7 ,\n_3_pcs_addr_int_reg[15]_i_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_pcs_addr_int_reg[15]_i_7 ,\n_5_pcs_addr_int_reg[15]_i_7 ,\n_6_pcs_addr_int_reg[15]_i_7 ,\n_7_pcs_addr_int_reg[15]_i_7 }),
        .S({\n_0_pcs_addr_int[15]_i_8 ,\n_0_pcs_addr_int[15]_i_9 ,\n_0_pcs_addr_int[15]_i_10 ,\n_0_pcs_addr_int[15]_i_11 }));
FDRE \pcs_addr_int_reg[1] 
       (.C(clk156),
        .CE(\n_0_pcs_addr_int[15]_i_1 ),
        .D(\n_0_pcs_addr_int[1]_i_1 ),
        .Q(pcs_addr[1]),
        .R(areset_clk156));
FDRE \pcs_addr_int_reg[2] 
       (.C(clk156),
        .CE(\n_0_pcs_addr_int[15]_i_1 ),
        .D(\n_0_pcs_addr_int[2]_i_1 ),
        .Q(pcs_addr[2]),
        .R(areset_clk156));
FDRE \pcs_addr_int_reg[3] 
       (.C(clk156),
        .CE(\n_0_pcs_addr_int[15]_i_1 ),
        .D(\n_0_pcs_addr_int[3]_i_1 ),
        .Q(pcs_addr[3]),
        .R(areset_clk156));
CARRY4 \pcs_addr_int_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\n_0_pcs_addr_int_reg[3]_i_2 ,\n_1_pcs_addr_int_reg[3]_i_2 ,\n_2_pcs_addr_int_reg[3]_i_2 ,\n_3_pcs_addr_int_reg[3]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,pcs_addr[0]}),
        .O({\n_4_pcs_addr_int_reg[3]_i_2 ,\n_5_pcs_addr_int_reg[3]_i_2 ,\n_6_pcs_addr_int_reg[3]_i_2 ,\n_7_pcs_addr_int_reg[3]_i_2 }),
        .S({\n_0_pcs_addr_int[3]_i_3 ,\n_0_pcs_addr_int[3]_i_4 ,\n_0_pcs_addr_int[3]_i_5 ,\n_0_pcs_addr_int[3]_i_6 }));
FDRE \pcs_addr_int_reg[4] 
       (.C(clk156),
        .CE(\n_0_pcs_addr_int[15]_i_1 ),
        .D(\n_0_pcs_addr_int[4]_i_1 ),
        .Q(pcs_addr[4]),
        .R(areset_clk156));
FDRE \pcs_addr_int_reg[5] 
       (.C(clk156),
        .CE(\n_0_pcs_addr_int[15]_i_1 ),
        .D(\n_0_pcs_addr_int[5]_i_1 ),
        .Q(pcs_addr[5]),
        .R(areset_clk156));
FDRE \pcs_addr_int_reg[6] 
       (.C(clk156),
        .CE(\n_0_pcs_addr_int[15]_i_1 ),
        .D(\n_0_pcs_addr_int[6]_i_1 ),
        .Q(pcs_addr[6]),
        .R(areset_clk156));
FDRE \pcs_addr_int_reg[7] 
       (.C(clk156),
        .CE(\n_0_pcs_addr_int[15]_i_1 ),
        .D(\n_0_pcs_addr_int[7]_i_1 ),
        .Q(pcs_addr[7]),
        .R(areset_clk156));
CARRY4 \pcs_addr_int_reg[7]_i_2 
       (.CI(\n_0_pcs_addr_int_reg[3]_i_2 ),
        .CO({\n_0_pcs_addr_int_reg[7]_i_2 ,\n_1_pcs_addr_int_reg[7]_i_2 ,\n_2_pcs_addr_int_reg[7]_i_2 ,\n_3_pcs_addr_int_reg[7]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_pcs_addr_int_reg[7]_i_2 ,\n_5_pcs_addr_int_reg[7]_i_2 ,\n_6_pcs_addr_int_reg[7]_i_2 ,\n_7_pcs_addr_int_reg[7]_i_2 }),
        .S({\n_0_pcs_addr_int[7]_i_3 ,\n_0_pcs_addr_int[7]_i_4 ,\n_0_pcs_addr_int[7]_i_5 ,\n_0_pcs_addr_int[7]_i_6 }));
FDRE \pcs_addr_int_reg[8] 
       (.C(clk156),
        .CE(\n_0_pcs_addr_int[15]_i_1 ),
        .D(\n_0_pcs_addr_int[8]_i_1 ),
        .Q(pcs_addr[8]),
        .R(areset_clk156));
FDRE \pcs_addr_int_reg[9] 
       (.C(clk156),
        .CE(\n_0_pcs_addr_int[15]_i_1 ),
        .D(\n_0_pcs_addr_int[9]_i_1 ),
        .Q(pcs_addr[9]),
        .R(areset_clk156));
(* SOFT_HLUTNM = "soft_lutpair122" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pma_addr_int[0]_i_1 
       (.I0(\n_7_pma_addr_int_reg[3]_i_2 ),
        .I1(\n_0_opcode_reg[1] ),
        .I2(devad_comb),
        .O(\n_0_pma_addr_int[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair88" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pma_addr_int[10]_i_1 
       (.I0(\n_5_pma_addr_int_reg[11]_i_2 ),
        .I1(\n_0_opcode_reg[1] ),
        .I2(Q[9]),
        .O(\n_0_pma_addr_int[10]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair87" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pma_addr_int[11]_i_1 
       (.I0(\n_4_pma_addr_int_reg[11]_i_2 ),
        .I1(\n_0_opcode_reg[1] ),
        .I2(Q[10]),
        .O(\n_0_pma_addr_int[11]_i_1 ));
LUT1 #(
    .INIT(2'h2)) 
     \pma_addr_int[11]_i_3 
       (.I0(pma_addr_int[11]),
        .O(\n_0_pma_addr_int[11]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \pma_addr_int[11]_i_4 
       (.I0(pma_addr_int[10]),
        .O(\n_0_pma_addr_int[11]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \pma_addr_int[11]_i_5 
       (.I0(pma_addr_int[9]),
        .O(\n_0_pma_addr_int[11]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \pma_addr_int[11]_i_6 
       (.I0(pma_addr_int[8]),
        .O(\n_0_pma_addr_int[11]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair86" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pma_addr_int[12]_i_1 
       (.I0(\n_7_pma_addr_int_reg[15]_i_7 ),
        .I1(\n_0_opcode_reg[1] ),
        .I2(Q[11]),
        .O(\n_0_pma_addr_int[12]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair85" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pma_addr_int[13]_i_1 
       (.I0(\n_6_pma_addr_int_reg[15]_i_7 ),
        .I1(\n_0_opcode_reg[1] ),
        .I2(Q[12]),
        .O(\n_0_pma_addr_int[13]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair84" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pma_addr_int[14]_i_1 
       (.I0(\n_5_pma_addr_int_reg[15]_i_7 ),
        .I1(\n_0_opcode_reg[1] ),
        .I2(Q[13]),
        .O(\n_0_pma_addr_int[14]_i_1 ));
LUT5 #(
    .INIT(32'h02222222)) 
     \pma_addr_int[15]_i_1 
       (.I0(\n_0_an_addr_int[15]_i_3 ),
        .I1(\n_0_pma_addr_int[15]_i_3 ),
        .I2(\n_0_pma_addr_int[15]_i_4 ),
        .I3(\n_0_pma_addr_int[15]_i_5 ),
        .I4(\n_0_pma_addr_int[15]_i_6 ),
        .O(\n_0_pma_addr_int[15]_i_1 ));
LUT1 #(
    .INIT(2'h2)) 
     \pma_addr_int[15]_i_10 
       (.I0(pma_addr_int[13]),
        .O(\n_0_pma_addr_int[15]_i_10 ));
LUT1 #(
    .INIT(2'h2)) 
     \pma_addr_int[15]_i_11 
       (.I0(pma_addr_int[12]),
        .O(\n_0_pma_addr_int[15]_i_11 ));
(* SOFT_HLUTNM = "soft_lutpair83" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pma_addr_int[15]_i_2 
       (.I0(\n_4_pma_addr_int_reg[15]_i_7 ),
        .I1(\n_0_opcode_reg[1] ),
        .I2(Q[14]),
        .O(\n_0_pma_addr_int[15]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
     \pma_addr_int[15]_i_3 
       (.I0(\n_0_opcode_reg[0] ),
        .I1(devad_reg[0]),
        .I2(devad_reg[2]),
        .I3(devad_reg[4]),
        .I4(devad_reg[3]),
        .I5(devad_reg[1]),
        .O(\n_0_pma_addr_int[15]_i_3 ));
LUT5 #(
    .INIT(32'h80000000)) 
     \pma_addr_int[15]_i_4 
       (.I0(pma_addr_int[1]),
        .I1(pma_addr_int[13]),
        .I2(pma_addr_int[10]),
        .I3(pma_addr_int[7]),
        .I4(pma_addr_int[14]),
        .O(\n_0_pma_addr_int[15]_i_4 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \pma_addr_int[15]_i_5 
       (.I0(pma_addr_int[9]),
        .I1(pma_addr_int[3]),
        .I2(pma_addr_int[0]),
        .I3(\n_0_opcode_reg[1] ),
        .I4(pma_addr_int[8]),
        .I5(pma_addr_int[2]),
        .O(\n_0_pma_addr_int[15]_i_5 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \pma_addr_int[15]_i_6 
       (.I0(pma_addr_int[11]),
        .I1(pma_addr_int[12]),
        .I2(pma_addr_int[15]),
        .I3(pma_addr_int[6]),
        .I4(pma_addr_int[5]),
        .I5(pma_addr_int[4]),
        .O(\n_0_pma_addr_int[15]_i_6 ));
LUT1 #(
    .INIT(2'h2)) 
     \pma_addr_int[15]_i_8 
       (.I0(pma_addr_int[15]),
        .O(\n_0_pma_addr_int[15]_i_8 ));
LUT1 #(
    .INIT(2'h2)) 
     \pma_addr_int[15]_i_9 
       (.I0(pma_addr_int[14]),
        .O(\n_0_pma_addr_int[15]_i_9 ));
(* SOFT_HLUTNM = "soft_lutpair122" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pma_addr_int[1]_i_1 
       (.I0(\n_6_pma_addr_int_reg[3]_i_2 ),
        .I1(\n_0_opcode_reg[1] ),
        .I2(Q[0]),
        .O(\n_0_pma_addr_int[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair81" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pma_addr_int[2]_i_1 
       (.I0(\n_5_pma_addr_int_reg[3]_i_2 ),
        .I1(\n_0_opcode_reg[1] ),
        .I2(Q[1]),
        .O(\n_0_pma_addr_int[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair82" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pma_addr_int[3]_i_1 
       (.I0(\n_4_pma_addr_int_reg[3]_i_2 ),
        .I1(\n_0_opcode_reg[1] ),
        .I2(Q[2]),
        .O(\n_0_pma_addr_int[3]_i_1 ));
LUT1 #(
    .INIT(2'h2)) 
     \pma_addr_int[3]_i_3 
       (.I0(pma_addr_int[3]),
        .O(\n_0_pma_addr_int[3]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \pma_addr_int[3]_i_4 
       (.I0(pma_addr_int[2]),
        .O(\n_0_pma_addr_int[3]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \pma_addr_int[3]_i_5 
       (.I0(pma_addr_int[1]),
        .O(\n_0_pma_addr_int[3]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \pma_addr_int[3]_i_6 
       (.I0(pma_addr_int[0]),
        .O(\n_0_pma_addr_int[3]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair83" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pma_addr_int[4]_i_1 
       (.I0(\n_7_pma_addr_int_reg[7]_i_2 ),
        .I1(\n_0_opcode_reg[1] ),
        .I2(Q[3]),
        .O(\n_0_pma_addr_int[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair84" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pma_addr_int[5]_i_1 
       (.I0(\n_6_pma_addr_int_reg[7]_i_2 ),
        .I1(\n_0_opcode_reg[1] ),
        .I2(Q[4]),
        .O(\n_0_pma_addr_int[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair85" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pma_addr_int[6]_i_1 
       (.I0(\n_5_pma_addr_int_reg[7]_i_2 ),
        .I1(\n_0_opcode_reg[1] ),
        .I2(Q[5]),
        .O(\n_0_pma_addr_int[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair86" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pma_addr_int[7]_i_1 
       (.I0(\n_4_pma_addr_int_reg[7]_i_2 ),
        .I1(\n_0_opcode_reg[1] ),
        .I2(Q[6]),
        .O(\n_0_pma_addr_int[7]_i_1 ));
LUT1 #(
    .INIT(2'h2)) 
     \pma_addr_int[7]_i_3 
       (.I0(pma_addr_int[7]),
        .O(\n_0_pma_addr_int[7]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \pma_addr_int[7]_i_4 
       (.I0(pma_addr_int[6]),
        .O(\n_0_pma_addr_int[7]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \pma_addr_int[7]_i_5 
       (.I0(pma_addr_int[5]),
        .O(\n_0_pma_addr_int[7]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \pma_addr_int[7]_i_6 
       (.I0(pma_addr_int[4]),
        .O(\n_0_pma_addr_int[7]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair87" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pma_addr_int[8]_i_1 
       (.I0(\n_7_pma_addr_int_reg[11]_i_2 ),
        .I1(\n_0_opcode_reg[1] ),
        .I2(Q[7]),
        .O(\n_0_pma_addr_int[8]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair88" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pma_addr_int[9]_i_1 
       (.I0(\n_6_pma_addr_int_reg[11]_i_2 ),
        .I1(\n_0_opcode_reg[1] ),
        .I2(Q[8]),
        .O(\n_0_pma_addr_int[9]_i_1 ));
FDRE \pma_addr_int_reg[0] 
       (.C(clk156),
        .CE(\n_0_pma_addr_int[15]_i_1 ),
        .D(\n_0_pma_addr_int[0]_i_1 ),
        .Q(pma_addr_int[0]),
        .R(areset_clk156));
FDRE \pma_addr_int_reg[10] 
       (.C(clk156),
        .CE(\n_0_pma_addr_int[15]_i_1 ),
        .D(\n_0_pma_addr_int[10]_i_1 ),
        .Q(pma_addr_int[10]),
        .R(areset_clk156));
FDRE \pma_addr_int_reg[11] 
       (.C(clk156),
        .CE(\n_0_pma_addr_int[15]_i_1 ),
        .D(\n_0_pma_addr_int[11]_i_1 ),
        .Q(pma_addr_int[11]),
        .R(areset_clk156));
CARRY4 \pma_addr_int_reg[11]_i_2 
       (.CI(\n_0_pma_addr_int_reg[7]_i_2 ),
        .CO({\n_0_pma_addr_int_reg[11]_i_2 ,\n_1_pma_addr_int_reg[11]_i_2 ,\n_2_pma_addr_int_reg[11]_i_2 ,\n_3_pma_addr_int_reg[11]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_pma_addr_int_reg[11]_i_2 ,\n_5_pma_addr_int_reg[11]_i_2 ,\n_6_pma_addr_int_reg[11]_i_2 ,\n_7_pma_addr_int_reg[11]_i_2 }),
        .S({\n_0_pma_addr_int[11]_i_3 ,\n_0_pma_addr_int[11]_i_4 ,\n_0_pma_addr_int[11]_i_5 ,\n_0_pma_addr_int[11]_i_6 }));
FDRE \pma_addr_int_reg[12] 
       (.C(clk156),
        .CE(\n_0_pma_addr_int[15]_i_1 ),
        .D(\n_0_pma_addr_int[12]_i_1 ),
        .Q(pma_addr_int[12]),
        .R(areset_clk156));
FDRE \pma_addr_int_reg[13] 
       (.C(clk156),
        .CE(\n_0_pma_addr_int[15]_i_1 ),
        .D(\n_0_pma_addr_int[13]_i_1 ),
        .Q(pma_addr_int[13]),
        .R(areset_clk156));
FDRE \pma_addr_int_reg[14] 
       (.C(clk156),
        .CE(\n_0_pma_addr_int[15]_i_1 ),
        .D(\n_0_pma_addr_int[14]_i_1 ),
        .Q(pma_addr_int[14]),
        .R(areset_clk156));
FDRE \pma_addr_int_reg[15] 
       (.C(clk156),
        .CE(\n_0_pma_addr_int[15]_i_1 ),
        .D(\n_0_pma_addr_int[15]_i_2 ),
        .Q(pma_addr_int[15]),
        .R(areset_clk156));
CARRY4 \pma_addr_int_reg[15]_i_7 
       (.CI(\n_0_pma_addr_int_reg[11]_i_2 ),
        .CO({\NLW_pma_addr_int_reg[15]_i_7_CO_UNCONNECTED [3],\n_1_pma_addr_int_reg[15]_i_7 ,\n_2_pma_addr_int_reg[15]_i_7 ,\n_3_pma_addr_int_reg[15]_i_7 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_pma_addr_int_reg[15]_i_7 ,\n_5_pma_addr_int_reg[15]_i_7 ,\n_6_pma_addr_int_reg[15]_i_7 ,\n_7_pma_addr_int_reg[15]_i_7 }),
        .S({\n_0_pma_addr_int[15]_i_8 ,\n_0_pma_addr_int[15]_i_9 ,\n_0_pma_addr_int[15]_i_10 ,\n_0_pma_addr_int[15]_i_11 }));
FDRE \pma_addr_int_reg[1] 
       (.C(clk156),
        .CE(\n_0_pma_addr_int[15]_i_1 ),
        .D(\n_0_pma_addr_int[1]_i_1 ),
        .Q(pma_addr_int[1]),
        .R(areset_clk156));
FDRE \pma_addr_int_reg[2] 
       (.C(clk156),
        .CE(\n_0_pma_addr_int[15]_i_1 ),
        .D(\n_0_pma_addr_int[2]_i_1 ),
        .Q(pma_addr_int[2]),
        .R(areset_clk156));
FDRE \pma_addr_int_reg[3] 
       (.C(clk156),
        .CE(\n_0_pma_addr_int[15]_i_1 ),
        .D(\n_0_pma_addr_int[3]_i_1 ),
        .Q(pma_addr_int[3]),
        .R(areset_clk156));
CARRY4 \pma_addr_int_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\n_0_pma_addr_int_reg[3]_i_2 ,\n_1_pma_addr_int_reg[3]_i_2 ,\n_2_pma_addr_int_reg[3]_i_2 ,\n_3_pma_addr_int_reg[3]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,pma_addr_int[0]}),
        .O({\n_4_pma_addr_int_reg[3]_i_2 ,\n_5_pma_addr_int_reg[3]_i_2 ,\n_6_pma_addr_int_reg[3]_i_2 ,\n_7_pma_addr_int_reg[3]_i_2 }),
        .S({\n_0_pma_addr_int[3]_i_3 ,\n_0_pma_addr_int[3]_i_4 ,\n_0_pma_addr_int[3]_i_5 ,\n_0_pma_addr_int[3]_i_6 }));
FDRE \pma_addr_int_reg[4] 
       (.C(clk156),
        .CE(\n_0_pma_addr_int[15]_i_1 ),
        .D(\n_0_pma_addr_int[4]_i_1 ),
        .Q(pma_addr_int[4]),
        .R(areset_clk156));
FDRE \pma_addr_int_reg[5] 
       (.C(clk156),
        .CE(\n_0_pma_addr_int[15]_i_1 ),
        .D(\n_0_pma_addr_int[5]_i_1 ),
        .Q(pma_addr_int[5]),
        .R(areset_clk156));
FDRE \pma_addr_int_reg[6] 
       (.C(clk156),
        .CE(\n_0_pma_addr_int[15]_i_1 ),
        .D(\n_0_pma_addr_int[6]_i_1 ),
        .Q(pma_addr_int[6]),
        .R(areset_clk156));
FDRE \pma_addr_int_reg[7] 
       (.C(clk156),
        .CE(\n_0_pma_addr_int[15]_i_1 ),
        .D(\n_0_pma_addr_int[7]_i_1 ),
        .Q(pma_addr_int[7]),
        .R(areset_clk156));
CARRY4 \pma_addr_int_reg[7]_i_2 
       (.CI(\n_0_pma_addr_int_reg[3]_i_2 ),
        .CO({\n_0_pma_addr_int_reg[7]_i_2 ,\n_1_pma_addr_int_reg[7]_i_2 ,\n_2_pma_addr_int_reg[7]_i_2 ,\n_3_pma_addr_int_reg[7]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_pma_addr_int_reg[7]_i_2 ,\n_5_pma_addr_int_reg[7]_i_2 ,\n_6_pma_addr_int_reg[7]_i_2 ,\n_7_pma_addr_int_reg[7]_i_2 }),
        .S({\n_0_pma_addr_int[7]_i_3 ,\n_0_pma_addr_int[7]_i_4 ,\n_0_pma_addr_int[7]_i_5 ,\n_0_pma_addr_int[7]_i_6 }));
FDRE \pma_addr_int_reg[8] 
       (.C(clk156),
        .CE(\n_0_pma_addr_int[15]_i_1 ),
        .D(\n_0_pma_addr_int[8]_i_1 ),
        .Q(pma_addr_int[8]),
        .R(areset_clk156));
FDRE \pma_addr_int_reg[9] 
       (.C(clk156),
        .CE(\n_0_pma_addr_int[15]_i_1 ),
        .D(\n_0_pma_addr_int[9]_i_1 ),
        .Q(pma_addr_int[9]),
        .R(areset_clk156));
(* SOFT_HLUTNM = "soft_lutpair80" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[0]_i_1 
       (.I0(Q[0]),
        .I1(I6),
        .O(I27[0]));
(* SOFT_HLUTNM = "soft_lutpair107" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[0]_i_1__0 
       (.I0(Q[0]),
        .I1(I7),
        .O(I28[0]));
(* SOFT_HLUTNM = "soft_lutpair160" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[0]_i_1__1 
       (.I0(Q[0]),
        .I1(I8),
        .O(I26[0]));
(* SOFT_HLUTNM = "soft_lutpair178" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[0]_i_1__2 
       (.I0(Q[0]),
        .I1(I9),
        .O(I24[0]));
(* SOFT_HLUTNM = "soft_lutpair160" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[0]_i_1__3 
       (.I0(Q[0]),
        .I1(I10),
        .O(I34[0]));
(* SOFT_HLUTNM = "soft_lutpair117" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[10]_i_1 
       (.I0(Q[10]),
        .I1(reg_3_35_we),
        .O(I25[9]));
(* SOFT_HLUTNM = "soft_lutpair132" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[10]_i_1__0 
       (.I0(Q[10]),
        .I1(I7),
        .O(I28[10]));
(* SOFT_HLUTNM = "soft_lutpair154" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[10]_i_1__1 
       (.I0(Q[10]),
        .I1(I8),
        .O(I26[10]));
(* SOFT_HLUTNM = "soft_lutpair170" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[10]_i_1__2 
       (.I0(Q[10]),
        .I1(I9),
        .O(I24[10]));
(* SOFT_HLUTNM = "soft_lutpair170" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[10]_i_1__3 
       (.I0(Q[10]),
        .I1(I10),
        .O(I34[10]));
(* SOFT_HLUTNM = "soft_lutpair154" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[10]_i_1__4 
       (.I0(Q[10]),
        .I1(reg_3_40_we),
        .O(I30[9]));
(* SOFT_HLUTNM = "soft_lutpair132" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[10]_i_1__5 
       (.I0(Q[10]),
        .I1(reg_3_39_we),
        .O(I29[9]));
(* SOFT_HLUTNM = "soft_lutpair118" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[11]_i_1 
       (.I0(Q[11]),
        .I1(reg_3_35_we),
        .O(I25[10]));
(* SOFT_HLUTNM = "soft_lutpair128" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[11]_i_1__0 
       (.I0(Q[11]),
        .I1(I7),
        .O(I28[11]));
(* SOFT_HLUTNM = "soft_lutpair155" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[11]_i_1__1 
       (.I0(Q[11]),
        .I1(I8),
        .O(I26[11]));
(* SOFT_HLUTNM = "soft_lutpair171" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[11]_i_1__2 
       (.I0(Q[11]),
        .I1(I9),
        .O(I24[11]));
(* SOFT_HLUTNM = "soft_lutpair171" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[11]_i_1__3 
       (.I0(Q[11]),
        .I1(I10),
        .O(I34[11]));
(* SOFT_HLUTNM = "soft_lutpair155" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[11]_i_1__4 
       (.I0(Q[11]),
        .I1(reg_3_40_we),
        .O(I30[10]));
(* SOFT_HLUTNM = "soft_lutpair128" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[11]_i_1__5 
       (.I0(Q[11]),
        .I1(reg_3_39_we),
        .O(I29[10]));
(* SOFT_HLUTNM = "soft_lutpair119" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[12]_i_1 
       (.I0(Q[12]),
        .I1(reg_3_35_we),
        .O(I25[11]));
(* SOFT_HLUTNM = "soft_lutpair125" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[12]_i_1__0 
       (.I0(Q[12]),
        .I1(I7),
        .O(I28[12]));
(* SOFT_HLUTNM = "soft_lutpair156" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[12]_i_1__1 
       (.I0(Q[12]),
        .I1(I8),
        .O(I26[12]));
(* SOFT_HLUTNM = "soft_lutpair172" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[12]_i_1__2 
       (.I0(Q[12]),
        .I1(I9),
        .O(I24[12]));
(* SOFT_HLUTNM = "soft_lutpair172" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[12]_i_1__3 
       (.I0(Q[12]),
        .I1(I10),
        .O(I34[12]));
(* SOFT_HLUTNM = "soft_lutpair156" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[12]_i_1__4 
       (.I0(Q[12]),
        .I1(reg_3_40_we),
        .O(I30[11]));
(* SOFT_HLUTNM = "soft_lutpair125" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[12]_i_1__5 
       (.I0(Q[12]),
        .I1(reg_3_39_we),
        .O(I29[11]));
(* SOFT_HLUTNM = "soft_lutpair120" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[13]_i_1 
       (.I0(Q[13]),
        .I1(reg_3_35_we),
        .O(I25[12]));
(* SOFT_HLUTNM = "soft_lutpair126" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[13]_i_1__0 
       (.I0(Q[13]),
        .I1(I7),
        .O(I28[13]));
(* SOFT_HLUTNM = "soft_lutpair157" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[13]_i_1__1 
       (.I0(Q[13]),
        .I1(I8),
        .O(I26[13]));
(* SOFT_HLUTNM = "soft_lutpair173" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[13]_i_1__2 
       (.I0(Q[13]),
        .I1(I9),
        .O(I24[13]));
(* SOFT_HLUTNM = "soft_lutpair173" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[13]_i_1__3 
       (.I0(Q[13]),
        .I1(I10),
        .O(I34[13]));
(* SOFT_HLUTNM = "soft_lutpair157" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[13]_i_1__4 
       (.I0(Q[13]),
        .I1(reg_3_40_we),
        .O(I30[12]));
(* SOFT_HLUTNM = "soft_lutpair126" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[13]_i_1__5 
       (.I0(Q[13]),
        .I1(reg_3_39_we),
        .O(I29[12]));
(* SOFT_HLUTNM = "soft_lutpair121" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[14]_i_1 
       (.I0(Q[14]),
        .I1(reg_3_35_we),
        .O(I25[13]));
(* SOFT_HLUTNM = "soft_lutpair124" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[14]_i_1__0 
       (.I0(Q[14]),
        .I1(I7),
        .O(I28[14]));
(* SOFT_HLUTNM = "soft_lutpair158" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[14]_i_1__1 
       (.I0(Q[14]),
        .I1(I8),
        .O(I26[14]));
(* SOFT_HLUTNM = "soft_lutpair174" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[14]_i_1__2 
       (.I0(Q[14]),
        .I1(I9),
        .O(I24[14]));
(* SOFT_HLUTNM = "soft_lutpair174" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[14]_i_1__3 
       (.I0(Q[14]),
        .I1(I10),
        .O(I34[14]));
(* SOFT_HLUTNM = "soft_lutpair158" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[14]_i_1__4 
       (.I0(Q[14]),
        .I1(reg_3_40_we),
        .O(I30[13]));
(* SOFT_HLUTNM = "soft_lutpair124" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[14]_i_1__5 
       (.I0(Q[14]),
        .I1(reg_3_39_we),
        .O(I29[13]));
(* SOFT_HLUTNM = "soft_lutpair127" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[15]_i_2 
       (.I0(Q[15]),
        .I1(reg_3_35_we),
        .O(I25[14]));
(* SOFT_HLUTNM = "soft_lutpair159" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[15]_i_2__0 
       (.I0(Q[15]),
        .I1(I7),
        .O(I28[15]));
(* SOFT_HLUTNM = "soft_lutpair175" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[15]_i_2__1 
       (.I0(Q[15]),
        .I1(I8),
        .O(I26[15]));
(* SOFT_HLUTNM = "soft_lutpair175" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[15]_i_2__2 
       (.I0(Q[15]),
        .I1(I9),
        .O(I24[15]));
(* SOFT_HLUTNM = "soft_lutpair165" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[15]_i_2__3 
       (.I0(Q[15]),
        .I1(I10),
        .O(I34[15]));
(* SOFT_HLUTNM = "soft_lutpair159" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[15]_i_2__4 
       (.I0(Q[15]),
        .I1(reg_3_40_we),
        .O(I30[14]));
(* SOFT_HLUTNM = "soft_lutpair127" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[15]_i_2__5 
       (.I0(Q[15]),
        .I1(reg_3_39_we),
        .O(I29[14]));
(* SOFT_HLUTNM = "soft_lutpair108" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[1]_i_1 
       (.I0(Q[1]),
        .I1(reg_3_35_we),
        .O(I25[0]));
(* SOFT_HLUTNM = "soft_lutpair123" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[1]_i_1__0 
       (.I0(Q[1]),
        .I1(I6),
        .O(I27[1]));
(* SOFT_HLUTNM = "soft_lutpair134" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[1]_i_1__1 
       (.I0(Q[1]),
        .I1(reg_3_41_we),
        .O(I31[0]));
(* SOFT_HLUTNM = "soft_lutpair136" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[1]_i_1__2 
       (.I0(Q[1]),
        .I1(I7),
        .O(I28[1]));
(* SOFT_HLUTNM = "soft_lutpair161" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[1]_i_1__3 
       (.I0(Q[1]),
        .I1(I8),
        .O(I26[1]));
(* SOFT_HLUTNM = "soft_lutpair178" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[1]_i_1__4 
       (.I0(Q[1]),
        .I1(I9),
        .O(I24[1]));
(* SOFT_HLUTNM = "soft_lutpair161" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[1]_i_1__5 
       (.I0(Q[1]),
        .I1(I10),
        .O(I34[1]));
(* SOFT_HLUTNM = "soft_lutpair134" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[1]_i_1__6 
       (.I0(Q[1]),
        .I1(reg_3_40_we),
        .O(I30[0]));
(* SOFT_HLUTNM = "soft_lutpair136" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[1]_i_1__7 
       (.I0(Q[1]),
        .I1(reg_3_39_we),
        .O(I29[0]));
(* SOFT_HLUTNM = "soft_lutpair109" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[2]_i_1 
       (.I0(Q[2]),
        .I1(reg_3_35_we),
        .O(I25[1]));
(* SOFT_HLUTNM = "soft_lutpair142" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[2]_i_1__0 
       (.I0(Q[2]),
        .I1(I6),
        .O(I27[2]));
(* SOFT_HLUTNM = "soft_lutpair146" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[2]_i_1__1 
       (.I0(Q[2]),
        .I1(reg_3_41_we),
        .O(I31[1]));
(* SOFT_HLUTNM = "soft_lutpair146" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[2]_i_1__2 
       (.I0(Q[2]),
        .I1(I7),
        .O(I28[2]));
(* SOFT_HLUTNM = "soft_lutpair147" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[2]_i_1__3 
       (.I0(Q[2]),
        .I1(I8),
        .O(I26[2]));
(* SOFT_HLUTNM = "soft_lutpair162" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[2]_i_1__4 
       (.I0(Q[2]),
        .I1(I9),
        .O(I24[2]));
(* SOFT_HLUTNM = "soft_lutpair162" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[2]_i_1__5 
       (.I0(Q[2]),
        .I1(I10),
        .O(I34[2]));
(* SOFT_HLUTNM = "soft_lutpair142" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[2]_i_1__6 
       (.I0(Q[2]),
        .I1(reg_3_40_we),
        .O(I30[1]));
(* SOFT_HLUTNM = "soft_lutpair147" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[2]_i_1__7 
       (.I0(Q[2]),
        .I1(reg_3_39_we),
        .O(I29[1]));
(* SOFT_HLUTNM = "soft_lutpair110" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[3]_i_1 
       (.I0(Q[3]),
        .I1(reg_3_35_we),
        .O(I25[2]));
(* SOFT_HLUTNM = "soft_lutpair141" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[3]_i_1__0 
       (.I0(Q[3]),
        .I1(I6),
        .O(I27[3]));
(* SOFT_HLUTNM = "soft_lutpair144" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[3]_i_1__1 
       (.I0(Q[3]),
        .I1(reg_3_41_we),
        .O(I31[2]));
(* SOFT_HLUTNM = "soft_lutpair141" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[3]_i_1__2 
       (.I0(Q[3]),
        .I1(I7),
        .O(I28[3]));
(* SOFT_HLUTNM = "soft_lutpair145" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[3]_i_1__3 
       (.I0(Q[3]),
        .I1(I8),
        .O(I26[3]));
(* SOFT_HLUTNM = "soft_lutpair163" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[3]_i_1__4 
       (.I0(Q[3]),
        .I1(I9),
        .O(I24[3]));
(* SOFT_HLUTNM = "soft_lutpair163" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[3]_i_1__5 
       (.I0(Q[3]),
        .I1(I10),
        .O(I34[3]));
(* SOFT_HLUTNM = "soft_lutpair144" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[3]_i_1__6 
       (.I0(Q[3]),
        .I1(reg_3_40_we),
        .O(I30[2]));
(* SOFT_HLUTNM = "soft_lutpair145" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[3]_i_1__7 
       (.I0(Q[3]),
        .I1(reg_3_39_we),
        .O(I29[2]));
(* SOFT_HLUTNM = "soft_lutpair111" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[4]_i_1 
       (.I0(Q[4]),
        .I1(reg_3_35_we),
        .O(I25[3]));
(* SOFT_HLUTNM = "soft_lutpair133" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[4]_i_1__0 
       (.I0(Q[4]),
        .I1(I6),
        .O(I27[4]));
(* SOFT_HLUTNM = "soft_lutpair140" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[4]_i_1__1 
       (.I0(Q[4]),
        .I1(reg_3_41_we),
        .O(I31[3]));
(* SOFT_HLUTNM = "soft_lutpair140" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[4]_i_1__2 
       (.I0(Q[4]),
        .I1(I7),
        .O(I28[4]));
(* SOFT_HLUTNM = "soft_lutpair164" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[4]_i_1__3 
       (.I0(Q[4]),
        .I1(I8),
        .O(I26[4]));
(* SOFT_HLUTNM = "soft_lutpair177" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[4]_i_1__4 
       (.I0(Q[4]),
        .I1(I9),
        .O(I24[4]));
(* SOFT_HLUTNM = "soft_lutpair164" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[4]_i_1__5 
       (.I0(Q[4]),
        .I1(I10),
        .O(I34[4]));
(* SOFT_HLUTNM = "soft_lutpair177" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[4]_i_1__6 
       (.I0(Q[4]),
        .I1(reg_3_40_we),
        .O(I30[3]));
(* SOFT_HLUTNM = "soft_lutpair133" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[4]_i_1__7 
       (.I0(Q[4]),
        .I1(reg_3_39_we),
        .O(I29[3]));
(* SOFT_HLUTNM = "soft_lutpair79" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[5]_i_1 
       (.I0(Q[5]),
        .I1(reg_3_35_we),
        .O(I25[4]));
(* SOFT_HLUTNM = "soft_lutpair112" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[5]_i_1__1 
       (.I0(Q[5]),
        .I1(I6),
        .O(I27[5]));
(* SOFT_HLUTNM = "soft_lutpair139" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[5]_i_1__2 
       (.I0(Q[5]),
        .I1(reg_3_41_we),
        .O(I31[4]));
(* SOFT_HLUTNM = "soft_lutpair139" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[5]_i_1__3 
       (.I0(Q[5]),
        .I1(I7),
        .O(I28[5]));
(* SOFT_HLUTNM = "soft_lutpair143" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[5]_i_1__5 
       (.I0(Q[5]),
        .I1(I8),
        .O(I26[5]));
(* SOFT_HLUTNM = "soft_lutpair149" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[5]_i_1__6 
       (.I0(Q[5]),
        .I1(I9),
        .O(I24[5]));
(* SOFT_HLUTNM = "soft_lutpair165" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[5]_i_1__7 
       (.I0(Q[5]),
        .I1(I10),
        .O(I34[5]));
(* SOFT_HLUTNM = "soft_lutpair149" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[5]_i_1__8 
       (.I0(Q[5]),
        .I1(reg_3_40_we),
        .O(I30[4]));
(* SOFT_HLUTNM = "soft_lutpair143" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[5]_i_1__9 
       (.I0(Q[5]),
        .I1(reg_3_39_we),
        .O(I29[4]));
(* SOFT_HLUTNM = "soft_lutpair113" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[6]_i_1 
       (.I0(Q[6]),
        .I1(reg_3_35_we),
        .O(I25[5]));
(* SOFT_HLUTNM = "soft_lutpair135" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[6]_i_1__0 
       (.I0(Q[6]),
        .I1(I6),
        .O(I27[6]));
(* SOFT_HLUTNM = "soft_lutpair138" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[6]_i_1__1 
       (.I0(Q[6]),
        .I1(reg_3_41_we),
        .O(I31[5]));
(* SOFT_HLUTNM = "soft_lutpair138" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[6]_i_1__2 
       (.I0(Q[6]),
        .I1(I7),
        .O(I28[6]));
(* SOFT_HLUTNM = "soft_lutpair150" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[6]_i_1__3 
       (.I0(Q[6]),
        .I1(I8),
        .O(I26[6]));
(* SOFT_HLUTNM = "soft_lutpair167" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[6]_i_1__4 
       (.I0(Q[6]),
        .I1(I9),
        .O(I24[6]));
(* SOFT_HLUTNM = "soft_lutpair167" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[6]_i_1__5 
       (.I0(Q[6]),
        .I1(I10),
        .O(I34[6]));
(* SOFT_HLUTNM = "soft_lutpair150" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[6]_i_1__6 
       (.I0(Q[6]),
        .I1(reg_3_40_we),
        .O(I30[5]));
(* SOFT_HLUTNM = "soft_lutpair135" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[6]_i_1__7 
       (.I0(Q[6]),
        .I1(reg_3_39_we),
        .O(I29[5]));
(* SOFT_HLUTNM = "soft_lutpair114" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[7]_i_1 
       (.I0(Q[7]),
        .I1(reg_3_35_we),
        .O(I25[6]));
(* SOFT_HLUTNM = "soft_lutpair130" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[7]_i_1__1 
       (.I0(Q[7]),
        .I1(I6),
        .O(I27[7]));
(* SOFT_HLUTNM = "soft_lutpair137" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[7]_i_1__2 
       (.I0(Q[7]),
        .I1(reg_3_41_we),
        .O(I31[6]));
(* SOFT_HLUTNM = "soft_lutpair137" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[7]_i_1__3 
       (.I0(Q[7]),
        .I1(I7),
        .O(I28[7]));
(* SOFT_HLUTNM = "soft_lutpair151" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[7]_i_1__4 
       (.I0(Q[7]),
        .I1(I8),
        .O(I26[7]));
(* SOFT_HLUTNM = "soft_lutpair168" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[7]_i_1__5 
       (.I0(Q[7]),
        .I1(I9),
        .O(I24[7]));
(* SOFT_HLUTNM = "soft_lutpair168" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[7]_i_1__6 
       (.I0(Q[7]),
        .I1(I10),
        .O(I34[7]));
(* SOFT_HLUTNM = "soft_lutpair151" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[7]_i_1__7 
       (.I0(Q[7]),
        .I1(reg_3_40_we),
        .O(I30[6]));
(* SOFT_HLUTNM = "soft_lutpair130" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[7]_i_1__8 
       (.I0(Q[7]),
        .I1(reg_3_39_we),
        .O(I29[6]));
(* SOFT_HLUTNM = "soft_lutpair115" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[8]_i_1 
       (.I0(Q[8]),
        .I1(reg_3_35_we),
        .O(I25[7]));
(* SOFT_HLUTNM = "soft_lutpair129" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[8]_i_1__0 
       (.I0(Q[8]),
        .I1(I6),
        .O(I27[8]));
(* SOFT_HLUTNM = "soft_lutpair148" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[8]_i_1__1 
       (.I0(Q[8]),
        .I1(reg_3_41_we),
        .O(I31[7]));
(* SOFT_HLUTNM = "soft_lutpair148" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[8]_i_1__2 
       (.I0(Q[8]),
        .I1(I7),
        .O(I28[8]));
(* SOFT_HLUTNM = "soft_lutpair152" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[8]_i_1__3 
       (.I0(Q[8]),
        .I1(I8),
        .O(I26[8]));
(* SOFT_HLUTNM = "soft_lutpair166" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[8]_i_1__4 
       (.I0(Q[8]),
        .I1(I9),
        .O(I24[8]));
(* SOFT_HLUTNM = "soft_lutpair166" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[8]_i_1__5 
       (.I0(Q[8]),
        .I1(I10),
        .O(I34[8]));
(* SOFT_HLUTNM = "soft_lutpair152" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[8]_i_1__6 
       (.I0(Q[8]),
        .I1(reg_3_40_we),
        .O(I30[7]));
(* SOFT_HLUTNM = "soft_lutpair129" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[8]_i_1__7 
       (.I0(Q[8]),
        .I1(reg_3_39_we),
        .O(I29[7]));
(* SOFT_HLUTNM = "soft_lutpair116" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[9]_i_1 
       (.I0(Q[9]),
        .I1(reg_3_35_we),
        .O(I25[8]));
(* SOFT_HLUTNM = "soft_lutpair169" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[9]_i_1__2 
       (.I0(Q[9]),
        .I1(I7),
        .O(I28[9]));
(* SOFT_HLUTNM = "soft_lutpair176" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[9]_i_1__3 
       (.I0(Q[9]),
        .I1(I8),
        .O(I26[9]));
(* SOFT_HLUTNM = "soft_lutpair176" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[9]_i_1__4 
       (.I0(Q[9]),
        .I1(I9),
        .O(I24[9]));
(* SOFT_HLUTNM = "soft_lutpair169" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[9]_i_1__5 
       (.I0(Q[9]),
        .I1(I10),
        .O(I34[9]));
(* SOFT_HLUTNM = "soft_lutpair153" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[9]_i_1__6 
       (.I0(Q[9]),
        .I1(reg_3_40_we),
        .O(I30[8]));
(* SOFT_HLUTNM = "soft_lutpair131" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[9]_i_1__7 
       (.I0(Q[9]),
        .I1(reg_3_39_we),
        .O(I29[8]));
(* SOFT_HLUTNM = "soft_lutpair131" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \q[9]_i_2 
       (.I0(Q[9]),
        .I1(I6),
        .O(I27[9]));
(* SOFT_HLUTNM = "soft_lutpair153" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \q[9]_i_2__0 
       (.I0(Q[9]),
        .I1(reg_3_41_we),
        .O(I31[8]));
LUT6 #(
    .INIT(64'h0000008000000000)) 
     rd_i_1
       (.I0(\n_0_state[3]_i_3 ),
        .I1(mdc_just_rose),
        .I2(\n_0_state_reg[1] ),
        .I3(\n_0_state_reg[0] ),
        .I4(\n_0_state_reg[3] ),
        .I5(\n_0_state_reg[2] ),
        .O(rd0));
FDRE rd_reg
       (.C(clk156),
        .CE(1'b1),
        .D(rd0),
        .Q(mdio_rd),
        .R(areset_clk156));
LUT3 #(
    .INIT(8'hB8)) 
     \shift_reg[0]_i_1 
       (.I0(devad_comb),
        .I1(O1),
        .I2(data_captured[0]),
        .O(\n_0_shift_reg[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair116" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \shift_reg[10]_i_1 
       (.I0(Q[9]),
        .I1(O1),
        .I2(data_captured[10]),
        .O(\n_0_shift_reg[10]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair117" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \shift_reg[11]_i_1 
       (.I0(Q[10]),
        .I1(O1),
        .I2(data_captured[11]),
        .O(\n_0_shift_reg[11]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair118" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \shift_reg[12]_i_1 
       (.I0(Q[11]),
        .I1(O1),
        .I2(data_captured[12]),
        .O(\n_0_shift_reg[12]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair119" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \shift_reg[13]_i_1 
       (.I0(Q[12]),
        .I1(O1),
        .I2(data_captured[13]),
        .O(\n_0_shift_reg[13]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair120" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \shift_reg[14]_i_1 
       (.I0(Q[13]),
        .I1(O1),
        .I2(data_captured[14]),
        .O(\n_0_shift_reg[14]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair121" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \shift_reg[15]_i_1 
       (.I0(Q[14]),
        .I1(O1),
        .I2(data_captured[15]),
        .O(\n_0_shift_reg[15]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair107" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \shift_reg[1]_i_1 
       (.I0(Q[0]),
        .I1(O1),
        .I2(data_captured[1]),
        .O(\n_0_shift_reg[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair108" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \shift_reg[2]_i_1 
       (.I0(Q[1]),
        .I1(O1),
        .I2(data_captured[2]),
        .O(\n_0_shift_reg[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair109" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \shift_reg[3]_i_1 
       (.I0(Q[2]),
        .I1(O1),
        .I2(data_captured[3]),
        .O(\n_0_shift_reg[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair110" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \shift_reg[4]_i_1 
       (.I0(Q[3]),
        .I1(O1),
        .I2(data_captured[4]),
        .O(\n_0_shift_reg[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair111" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \shift_reg[5]_i_1 
       (.I0(Q[4]),
        .I1(O1),
        .I2(data_captured[5]),
        .O(\n_0_shift_reg[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair112" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \shift_reg[6]_i_1 
       (.I0(Q[5]),
        .I1(O1),
        .I2(data_captured[6]),
        .O(\n_0_shift_reg[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair113" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \shift_reg[7]_i_1 
       (.I0(Q[6]),
        .I1(O1),
        .I2(data_captured[7]),
        .O(\n_0_shift_reg[7]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair114" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \shift_reg[8]_i_1 
       (.I0(Q[7]),
        .I1(O1),
        .I2(data_captured[8]),
        .O(\n_0_shift_reg[8]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair115" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \shift_reg[9]_i_1 
       (.I0(Q[8]),
        .I1(O1),
        .I2(data_captured[9]),
        .O(\n_0_shift_reg[9]_i_1 ));
FDRE \shift_reg_reg[0] 
       (.C(clk156),
        .CE(mdc_rising),
        .D(\n_0_shift_reg[0]_i_1 ),
        .Q(Q[0]),
        .R(1'b0));
FDRE \shift_reg_reg[10] 
       (.C(clk156),
        .CE(mdc_rising),
        .D(\n_0_shift_reg[10]_i_1 ),
        .Q(Q[10]),
        .R(1'b0));
FDRE \shift_reg_reg[11] 
       (.C(clk156),
        .CE(mdc_rising),
        .D(\n_0_shift_reg[11]_i_1 ),
        .Q(Q[11]),
        .R(1'b0));
FDRE \shift_reg_reg[12] 
       (.C(clk156),
        .CE(mdc_rising),
        .D(\n_0_shift_reg[12]_i_1 ),
        .Q(Q[12]),
        .R(1'b0));
FDRE \shift_reg_reg[13] 
       (.C(clk156),
        .CE(mdc_rising),
        .D(\n_0_shift_reg[13]_i_1 ),
        .Q(Q[13]),
        .R(1'b0));
FDRE \shift_reg_reg[14] 
       (.C(clk156),
        .CE(mdc_rising),
        .D(\n_0_shift_reg[14]_i_1 ),
        .Q(Q[14]),
        .R(1'b0));
FDRE \shift_reg_reg[15] 
       (.C(clk156),
        .CE(mdc_rising),
        .D(\n_0_shift_reg[15]_i_1 ),
        .Q(Q[15]),
        .R(1'b0));
FDRE \shift_reg_reg[1] 
       (.C(clk156),
        .CE(mdc_rising),
        .D(\n_0_shift_reg[1]_i_1 ),
        .Q(Q[1]),
        .R(1'b0));
FDRE \shift_reg_reg[2] 
       (.C(clk156),
        .CE(mdc_rising),
        .D(\n_0_shift_reg[2]_i_1 ),
        .Q(Q[2]),
        .R(1'b0));
FDRE \shift_reg_reg[3] 
       (.C(clk156),
        .CE(mdc_rising),
        .D(\n_0_shift_reg[3]_i_1 ),
        .Q(Q[3]),
        .R(1'b0));
FDRE \shift_reg_reg[4] 
       (.C(clk156),
        .CE(mdc_rising),
        .D(\n_0_shift_reg[4]_i_1 ),
        .Q(Q[4]),
        .R(1'b0));
FDRE \shift_reg_reg[5] 
       (.C(clk156),
        .CE(mdc_rising),
        .D(\n_0_shift_reg[5]_i_1 ),
        .Q(Q[5]),
        .R(1'b0));
FDRE \shift_reg_reg[6] 
       (.C(clk156),
        .CE(mdc_rising),
        .D(\n_0_shift_reg[6]_i_1 ),
        .Q(Q[6]),
        .R(1'b0));
FDRE \shift_reg_reg[7] 
       (.C(clk156),
        .CE(mdc_rising),
        .D(\n_0_shift_reg[7]_i_1 ),
        .Q(Q[7]),
        .R(1'b0));
FDRE \shift_reg_reg[8] 
       (.C(clk156),
        .CE(mdc_rising),
        .D(\n_0_shift_reg[8]_i_1 ),
        .Q(Q[8]),
        .R(1'b0));
FDRE \shift_reg_reg[9] 
       (.C(clk156),
        .CE(mdc_rising),
        .D(\n_0_shift_reg[9]_i_1 ),
        .Q(Q[9]),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0010CFFF001FC0F0)) 
     \state[0]_i_2__1 
       (.I0(\n_0_state[3]_i_4 ),
        .I1(n_0_mdio_out_i_4),
        .I2(\n_0_state_reg[2] ),
        .I3(\n_0_state_reg[0] ),
        .I4(\n_0_state_reg[1] ),
        .I5(devad_comb),
        .O(\n_0_state[0]_i_2__1 ));
LUT5 #(
    .INIT(32'h11111101)) 
     \state[0]_i_3__0 
       (.I0(\n_0_state_reg[2] ),
        .I1(\n_0_state_reg[1] ),
        .I2(\n_0_state_reg[0] ),
        .I3(bit_count_reg__0[4]),
        .I4(\n_0_bit_count[4]_i_6 ),
        .O(\n_0_state[0]_i_3__0 ));
LUT4 #(
    .INIT(16'h00E2)) 
     \state[1]_i_1__0 
       (.I0(\n_0_state[1]_i_2__0 ),
        .I1(\n_0_state_reg[2] ),
        .I2(\n_0_state[1]_i_3 ),
        .I3(\n_0_state_reg[3] ),
        .O(new_state[1]));
(* SOFT_HLUTNM = "soft_lutpair78" *) 
   LUT4 #(
    .INIT(16'h0026)) 
     \state[1]_i_2__0 
       (.I0(\n_0_state_reg[1] ),
        .I1(\n_0_state_reg[0] ),
        .I2(n_0_mdio_out_i_4),
        .I3(devad_comb),
        .O(\n_0_state[1]_i_2__0 ));
LUT6 #(
    .INIT(64'h00F000F000F00F10)) 
     \state[1]_i_3 
       (.I0(\n_0_opcode_reg[1] ),
        .I1(\n_0_state[3]_i_4 ),
        .I2(\n_0_state_reg[1] ),
        .I3(\n_0_state_reg[0] ),
        .I4(\n_0_bit_count[4]_i_6 ),
        .I5(bit_count_reg__0[4]),
        .O(\n_0_state[1]_i_3 ));
LUT6 #(
    .INIT(64'h0000000078787838)) 
     \state[2]_i_1__0 
       (.I0(\n_0_state_reg[0] ),
        .I1(\n_0_state_reg[1] ),
        .I2(\n_0_state_reg[2] ),
        .I3(\n_0_state[2]_i_2__0 ),
        .I4(n_0_mdio_out_i_4),
        .I5(\n_0_state_reg[3] ),
        .O(new_state[2]));
(* SOFT_HLUTNM = "soft_lutpair81" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \state[2]_i_2__0 
       (.I0(\n_0_opcode_reg[1] ),
        .I1(\n_0_state[3]_i_4 ),
        .O(\n_0_state[2]_i_2__0 ));
LUT6 #(
    .INIT(64'h30303000080C080C)) 
     \state[3]_i_1 
       (.I0(\n_0_state[3]_i_2 ),
        .I1(\n_0_state_reg[3] ),
        .I2(\n_0_state_reg[2] ),
        .I3(\n_0_state_reg[0] ),
        .I4(\n_0_state[3]_i_3 ),
        .I5(\n_0_state_reg[1] ),
        .O(new_state[3]));
(* SOFT_HLUTNM = "soft_lutpair74" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \state[3]_i_2 
       (.I0(bit_count_reg__0[4]),
        .I1(bit_count_reg__0[2]),
        .I2(bit_count_reg__0[1]),
        .I3(bit_count_reg__0[0]),
        .I4(bit_count_reg__0[3]),
        .O(\n_0_state[3]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair82" *) 
   LUT3 #(
    .INIT(8'h04)) 
     \state[3]_i_3 
       (.I0(\n_0_state[3]_i_4 ),
        .I1(\n_0_opcode_reg[1] ),
        .I2(n_0_mdio_out_i_4),
        .O(\n_0_state[3]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair79" *) 
   LUT4 #(
    .INIT(16'hFFF6)) 
     \state[3]_i_4 
       (.I0(prtad[1]),
        .I1(Q[5]),
        .I2(\n_0_state[3]_i_5 ),
        .I3(\n_0_state[3]_i_6 ),
        .O(\n_0_state[3]_i_4 ));
LUT5 #(
    .INIT(32'h2FFFFF2F)) 
     \state[3]_i_5 
       (.I0(Q[6]),
        .I1(prtad[2]),
        .I2(devad_match),
        .I3(Q[7]),
        .I4(prtad[3]),
        .O(\n_0_state[3]_i_5 ));
LUT6 #(
    .INIT(64'h6FF6FFFF6FF66FF6)) 
     \state[3]_i_6 
       (.I0(prtad[4]),
        .I1(Q[8]),
        .I2(Q[4]),
        .I3(prtad[0]),
        .I4(Q[6]),
        .I5(prtad[2]),
        .O(\n_0_state[3]_i_6 ));
FDRE \state_reg[0] 
       (.C(clk156),
        .CE(mdc_rising),
        .D(new_state[0]),
        .Q(\n_0_state_reg[0] ),
        .R(areset_clk156));
MUXF7 \state_reg[0]_i_1 
       (.I0(\n_0_state[0]_i_2__1 ),
        .I1(\n_0_state[0]_i_3__0 ),
        .O(new_state[0]),
        .S(\n_0_state_reg[3] ));
FDRE \state_reg[1] 
       (.C(clk156),
        .CE(mdc_rising),
        .D(new_state[1]),
        .Q(\n_0_state_reg[1] ),
        .R(areset_clk156));
FDRE \state_reg[2] 
       (.C(clk156),
        .CE(mdc_rising),
        .D(new_state[2]),
        .Q(\n_0_state_reg[2] ),
        .R(areset_clk156));
FDRE \state_reg[3] 
       (.C(clk156),
        .CE(mdc_rising),
        .D(new_state[3]),
        .Q(\n_0_state_reg[3] ),
        .R(areset_clk156));
LUT6 #(
    .INIT(64'h000004FF00000400)) 
     we_i_1
       (.I0(\n_0_opcode_reg[1] ),
        .I1(\n_0_opcode_reg[0] ),
        .I2(n_0_we_i_2),
        .I3(mdc_rising),
        .I4(areset_clk156),
        .I5(mdio_we),
        .O(n_0_we_i_1));
LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFF)) 
     we_i_2
       (.I0(\n_0_bit_count[4]_i_6 ),
        .I1(bit_count_reg__0[4]),
        .I2(\n_0_state_reg[2] ),
        .I3(\n_0_state_reg[3] ),
        .I4(\n_0_state_reg[0] ),
        .I5(\n_0_state_reg[1] ),
        .O(n_0_we_i_2));
FDRE we_reg
       (.C(clk156),
        .CE(1'b1),
        .D(n_0_we_i_1),
        .Q(mdio_we),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_pcs_descramble" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_pcs_descramble
   (rx_66_enc,
    SS,
    D,
    O1,
    O2,
    O3,
    CO,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    O18,
    I2,
    I3,
    I1,
    out,
    S,
    I7,
    I8,
    I4,
    I5,
    I6,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    SR,
    E,
    rxusrclk2,
    I16);
  output [57:0]rx_66_enc;
  output [0:0]SS;
  output [7:0]D;
  output [0:0]O1;
  output [0:0]O2;
  output [0:0]O3;
  output [0:0]CO;
  output [0:0]O4;
  output O5;
  output O6;
  output [7:0]O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output [6:0]O13;
  output [6:0]O14;
  output [7:0]O15;
  output [7:0]O16;
  output [7:0]O17;
  output [6:0]O18;
  input [65:0]I2;
  input I3;
  input [3:0]I1;
  input [1:0]out;
  input [1:0]S;
  input [1:0]I7;
  input I8;
  input I4;
  input I5;
  input I6;
  input I9;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input [0:0]SR;
  input [0:0]E;
  input rxusrclk2;
  input [0:0]I16;

  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]E;
  wire [3:0]I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire [0:0]I16;
  wire [65:0]I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire [1:0]I7;
  wire I8;
  wire I9;
  wire [0:0]O1;
  wire O10;
  wire O11;
  wire O12;
  wire [6:0]O13;
  wire [6:0]O14;
  wire [7:0]O15;
  wire [7:0]O16;
  wire [7:0]O17;
  wire [6:0]O18;
  wire [0:0]O2;
  wire [0:0]O3;
  wire [0:0]O4;
  wire O5;
  wire O6;
  wire [7:0]O7;
  wire O8;
  wire O9;
  wire [1:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire \n_0_mcp1_dec_c0[0]_i_2 ;
  wire \n_0_mcp1_dec_c0[2]_i_2 ;
  wire \n_0_mcp1_dec_c0[3]_i_2 ;
  wire \n_0_mcp1_dec_c0[3]_i_3 ;
  wire \n_0_mcp1_dec_c0[4]_i_2 ;
  wire \n_0_mcp1_dec_c0[4]_i_3 ;
  wire \n_0_mcp1_dec_c0[4]_i_4 ;
  wire \n_0_mcp1_dec_c0[4]_i_5 ;
  wire \n_0_mcp1_dec_c0[5]_i_2 ;
  wire \n_0_mcp1_dec_c0[5]_i_3 ;
  wire \n_0_mcp1_dec_c0[5]_i_4 ;
  wire \n_0_mcp1_dec_c0[5]_i_5 ;
  wire \n_0_mcp1_dec_c0[6]_i_2 ;
  wire \n_0_mcp1_dec_c0[7]_i_3 ;
  wire \n_0_mcp1_dec_c0[7]_i_4 ;
  wire \n_0_mcp1_dec_c0[7]_i_5 ;
  wire \n_0_mcp1_dec_c1[0]_i_2 ;
  wire \n_0_mcp1_dec_c1[2]_i_2 ;
  wire \n_0_mcp1_dec_c1[3]_i_2 ;
  wire \n_0_mcp1_dec_c1[4]_i_2 ;
  wire \n_0_mcp1_dec_c1[4]_i_3 ;
  wire \n_0_mcp1_dec_c1[4]_i_4 ;
  wire \n_0_mcp1_dec_c1[4]_i_5 ;
  wire \n_0_mcp1_dec_c1[5]_i_2 ;
  wire \n_0_mcp1_dec_c1[5]_i_3 ;
  wire \n_0_mcp1_dec_c1[5]_i_4 ;
  wire \n_0_mcp1_dec_c1[5]_i_5 ;
  wire \n_0_mcp1_dec_c1[6]_i_2 ;
  wire \n_0_mcp1_dec_c1[7]_i_3 ;
  wire \n_0_mcp1_dec_c1[7]_i_4 ;
  wire \n_0_mcp1_dec_c1[7]_i_5 ;
  wire \n_0_mcp1_dec_c2[0]_i_2 ;
  wire \n_0_mcp1_dec_c2[1]_i_2 ;
  wire \n_0_mcp1_dec_c2[2]_i_2 ;
  wire \n_0_mcp1_dec_c2[2]_i_3 ;
  wire \n_0_mcp1_dec_c2[2]_i_4 ;
  wire \n_0_mcp1_dec_c2[3]_i_2 ;
  wire \n_0_mcp1_dec_c2[4]_i_2 ;
  wire \n_0_mcp1_dec_c2[5]_i_2 ;
  wire \n_0_mcp1_dec_c2[5]_i_3 ;
  wire \n_0_mcp1_dec_c2[6]_i_2 ;
  wire \n_0_mcp1_dec_c2[7]_i_3 ;
  wire \n_0_mcp1_dec_c2[7]_i_4 ;
  wire \n_0_mcp1_dec_c2[7]_i_5 ;
  wire \n_0_mcp1_dec_c3[0]_i_2 ;
  wire \n_0_mcp1_dec_c3[3]_i_2 ;
  wire \n_0_mcp1_dec_c3[3]_i_3 ;
  wire \n_0_mcp1_dec_c3[4]_i_2 ;
  wire \n_0_mcp1_dec_c3[5]_i_2 ;
  wire \n_0_mcp1_dec_c3[5]_i_3 ;
  wire \n_0_mcp1_dec_c3[5]_i_4 ;
  wire \n_0_mcp1_dec_c3[5]_i_5 ;
  wire \n_0_mcp1_dec_c3[6]_i_2 ;
  wire \n_0_mcp1_dec_c3[7]_i_3 ;
  wire \n_0_mcp1_dec_c3[7]_i_4 ;
  wire \n_0_mcp1_dec_c3[7]_i_5 ;
  wire \n_0_mcp1_dec_c3[7]_i_6 ;
  wire \n_0_mcp1_dec_c3[7]_i_7 ;
  wire \n_0_mcp1_dec_c3[7]_i_8 ;
  wire \n_0_mcp1_dec_c3[7]_i_9 ;
  wire \n_0_mcp1_dec_c4[0]_i_2 ;
  wire \n_0_mcp1_dec_c4[1]_i_2 ;
  wire \n_0_mcp1_dec_c4[3]_i_2 ;
  wire \n_0_mcp1_dec_c4[3]_i_3 ;
  wire \n_0_mcp1_dec_c4[4]_i_2 ;
  wire \n_0_mcp1_dec_c4[5]_i_2 ;
  wire \n_0_mcp1_dec_c4[5]_i_3 ;
  wire \n_0_mcp1_dec_c4[6]_i_2 ;
  wire \n_0_mcp1_dec_c4[7]_i_3 ;
  wire \n_0_mcp1_dec_c4[7]_i_4 ;
  wire \n_0_mcp1_dec_c4[7]_i_5 ;
  wire \n_0_mcp1_dec_c4[7]_i_6 ;
  wire \n_0_mcp1_dec_c4[7]_i_7 ;
  wire \n_0_mcp1_dec_c4[7]_i_8 ;
  wire \n_0_mcp1_dec_c4[7]_i_9 ;
  wire \n_0_mcp1_dec_c5[0]_i_2 ;
  wire \n_0_mcp1_dec_c5[1]_i_2 ;
  wire \n_0_mcp1_dec_c5[3]_i_2 ;
  wire \n_0_mcp1_dec_c5[3]_i_3 ;
  wire \n_0_mcp1_dec_c5[4]_i_2 ;
  wire \n_0_mcp1_dec_c5[5]_i_2 ;
  wire \n_0_mcp1_dec_c5[5]_i_3 ;
  wire \n_0_mcp1_dec_c5[6]_i_2 ;
  wire \n_0_mcp1_dec_c5[7]_i_3 ;
  wire \n_0_mcp1_dec_c5[7]_i_4 ;
  wire \n_0_mcp1_dec_c5[7]_i_5 ;
  wire \n_0_mcp1_dec_c5[7]_i_6 ;
  wire \n_0_mcp1_dec_c5[7]_i_7 ;
  wire \n_0_mcp1_dec_c5[7]_i_8 ;
  wire \n_0_mcp1_dec_c5[7]_i_9 ;
  wire \n_0_mcp1_dec_c6[0]_i_2 ;
  wire \n_0_mcp1_dec_c6[1]_i_2 ;
  wire \n_0_mcp1_dec_c6[3]_i_2 ;
  wire \n_0_mcp1_dec_c6[3]_i_3 ;
  wire \n_0_mcp1_dec_c6[4]_i_2 ;
  wire \n_0_mcp1_dec_c6[5]_i_2 ;
  wire \n_0_mcp1_dec_c6[5]_i_3 ;
  wire \n_0_mcp1_dec_c6[6]_i_2 ;
  wire \n_0_mcp1_dec_c6[7]_i_3 ;
  wire \n_0_mcp1_dec_c6[7]_i_4 ;
  wire \n_0_mcp1_dec_c6[7]_i_5 ;
  wire \n_0_mcp1_dec_c6[7]_i_6 ;
  wire \n_0_mcp1_dec_c6[7]_i_7 ;
  wire \n_0_mcp1_dec_c6[7]_i_8 ;
  wire \n_0_mcp1_dec_c6[7]_i_9 ;
  wire \n_0_mcp1_dec_c7[1]_i_2 ;
  wire \n_0_mcp1_dec_c7[3]_i_2 ;
  wire \n_0_mcp1_dec_c7[4]_i_2 ;
  wire \n_0_mcp1_dec_c7[5]_i_2 ;
  wire \n_0_mcp1_dec_c7[5]_i_3 ;
  wire \n_0_mcp1_dec_c7[7]_i_3 ;
  wire \n_0_mcp1_descr_reg_reg[0] ;
  wire n_0_mcp1_ignore_next_mismatch_i_13;
  wire n_0_mcp1_ignore_next_mismatch_i_14;
  wire n_0_mcp1_ignore_next_mismatch_i_15;
  wire n_0_mcp1_ignore_next_mismatch_i_16;
  wire n_0_mcp1_ignore_next_mismatch_i_18;
  wire n_0_mcp1_ignore_next_mismatch_i_19;
  wire n_0_mcp1_ignore_next_mismatch_i_20;
  wire n_0_mcp1_ignore_next_mismatch_i_21;
  wire n_0_mcp1_ignore_next_mismatch_i_23;
  wire n_0_mcp1_ignore_next_mismatch_i_24;
  wire n_0_mcp1_ignore_next_mismatch_i_25;
  wire n_0_mcp1_ignore_next_mismatch_i_26;
  wire n_0_mcp1_ignore_next_mismatch_i_29;
  wire n_0_mcp1_ignore_next_mismatch_i_30;
  wire n_0_mcp1_ignore_next_mismatch_i_31;
  wire n_0_mcp1_ignore_next_mismatch_i_32;
  wire n_0_mcp1_ignore_next_mismatch_i_34;
  wire n_0_mcp1_ignore_next_mismatch_i_35;
  wire n_0_mcp1_ignore_next_mismatch_i_36;
  wire n_0_mcp1_ignore_next_mismatch_i_37;
  wire n_0_mcp1_ignore_next_mismatch_i_39;
  wire n_0_mcp1_ignore_next_mismatch_i_40;
  wire n_0_mcp1_ignore_next_mismatch_i_41;
  wire n_0_mcp1_ignore_next_mismatch_i_42;
  wire n_0_mcp1_ignore_next_mismatch_i_44;
  wire n_0_mcp1_ignore_next_mismatch_i_45;
  wire n_0_mcp1_ignore_next_mismatch_i_46;
  wire n_0_mcp1_ignore_next_mismatch_i_47;
  wire n_0_mcp1_ignore_next_mismatch_i_49;
  wire n_0_mcp1_ignore_next_mismatch_i_50;
  wire n_0_mcp1_ignore_next_mismatch_i_51;
  wire n_0_mcp1_ignore_next_mismatch_i_52;
  wire n_0_mcp1_ignore_next_mismatch_i_53;
  wire n_0_mcp1_ignore_next_mismatch_i_54;
  wire n_0_mcp1_ignore_next_mismatch_i_55;
  wire n_0_mcp1_ignore_next_mismatch_i_56;
  wire n_0_mcp1_ignore_next_mismatch_i_57;
  wire n_0_mcp1_ignore_next_mismatch_i_58;
  wire n_0_mcp1_ignore_next_mismatch_i_59;
  wire n_0_mcp1_ignore_next_mismatch_i_60;
  wire n_0_mcp1_ignore_next_mismatch_i_61;
  wire n_0_mcp1_ignore_next_mismatch_i_62;
  wire n_0_mcp1_ignore_next_mismatch_reg_i_12;
  wire n_0_mcp1_ignore_next_mismatch_reg_i_17;
  wire n_0_mcp1_ignore_next_mismatch_reg_i_22;
  wire n_0_mcp1_ignore_next_mismatch_reg_i_28;
  wire n_0_mcp1_ignore_next_mismatch_reg_i_33;
  wire n_0_mcp1_ignore_next_mismatch_reg_i_38;
  wire n_0_mcp1_ignore_next_mismatch_reg_i_43;
  wire n_0_mcp1_ignore_next_mismatch_reg_i_48;
  wire n_0_mcp1_ignore_next_mismatch_reg_i_6;
  wire n_0_mcp1_ignore_next_mismatch_reg_i_9;
  wire \n_0_mcp1_r_type_next_reg[0]_i_10 ;
  wire \n_0_mcp1_r_type_next_reg[0]_i_11 ;
  wire \n_0_mcp1_r_type_next_reg[0]_i_12 ;
  wire \n_0_mcp1_r_type_next_reg[0]_i_5 ;
  wire \n_0_mcp1_r_type_next_reg[0]_i_6 ;
  wire \n_0_mcp1_r_type_next_reg[0]_i_7 ;
  wire \n_0_mcp1_r_type_next_reg[0]_i_8 ;
  wire \n_0_mcp1_r_type_next_reg[0]_i_9 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_10 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_11 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_12 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_13 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_14 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_15 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_16 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_17 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_18 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_19 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_20 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_21 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_22 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_23 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_24 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_25 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_26 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_27 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_28 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_29 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_30 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_31 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_32 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_33 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_34 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_35 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_36 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_37 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_38 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_39 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_41 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_42 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_43 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_44 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_45 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_7 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_8 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_9 ;
  wire n_1_mcp1_ignore_next_mismatch_reg_i_12;
  wire n_1_mcp1_ignore_next_mismatch_reg_i_17;
  wire n_1_mcp1_ignore_next_mismatch_reg_i_22;
  wire n_1_mcp1_ignore_next_mismatch_reg_i_28;
  wire n_1_mcp1_ignore_next_mismatch_reg_i_33;
  wire n_1_mcp1_ignore_next_mismatch_reg_i_38;
  wire n_1_mcp1_ignore_next_mismatch_reg_i_43;
  wire n_1_mcp1_ignore_next_mismatch_reg_i_48;
  wire n_1_mcp1_ignore_next_mismatch_reg_i_6;
  wire n_1_mcp1_ignore_next_mismatch_reg_i_9;
  wire n_2_mcp1_ignore_next_mismatch_reg_i_12;
  wire n_2_mcp1_ignore_next_mismatch_reg_i_17;
  wire n_2_mcp1_ignore_next_mismatch_reg_i_22;
  wire n_2_mcp1_ignore_next_mismatch_reg_i_28;
  wire n_2_mcp1_ignore_next_mismatch_reg_i_33;
  wire n_2_mcp1_ignore_next_mismatch_reg_i_38;
  wire n_2_mcp1_ignore_next_mismatch_reg_i_43;
  wire n_2_mcp1_ignore_next_mismatch_reg_i_48;
  wire n_2_mcp1_ignore_next_mismatch_reg_i_6;
  wire n_2_mcp1_ignore_next_mismatch_reg_i_9;
  wire n_3_mcp1_ignore_next_mismatch_reg_i_12;
  wire n_3_mcp1_ignore_next_mismatch_reg_i_17;
  wire n_3_mcp1_ignore_next_mismatch_reg_i_22;
  wire n_3_mcp1_ignore_next_mismatch_reg_i_28;
  wire n_3_mcp1_ignore_next_mismatch_reg_i_33;
  wire n_3_mcp1_ignore_next_mismatch_reg_i_38;
  wire n_3_mcp1_ignore_next_mismatch_reg_i_4;
  wire n_3_mcp1_ignore_next_mismatch_reg_i_43;
  wire n_3_mcp1_ignore_next_mismatch_reg_i_48;
  wire n_3_mcp1_ignore_next_mismatch_reg_i_5;
  wire n_3_mcp1_ignore_next_mismatch_reg_i_6;
  wire n_3_mcp1_ignore_next_mismatch_reg_i_9;
  wire [1:0]out;
  wire p_0_in;
  wire p_0_in102_in;
  wire p_0_in105_in;
  wire p_0_in108_in;
  wire p_0_in111_in;
  wire p_0_in114_in;
  wire p_0_in117_in;
  wire p_0_in120_in;
  wire p_0_in123_in;
  wire p_0_in126_in;
  wire p_0_in12_in;
  wire p_0_in16_in;
  wire p_0_in1_in;
  wire p_0_in20_in;
  wire p_0_in24_in;
  wire p_0_in28_in;
  wire p_0_in32_in;
  wire p_0_in36_in;
  wire p_0_in40_in;
  wire p_0_in44_in;
  wire p_0_in48_in;
  wire p_0_in4_in;
  wire p_0_in52_in;
  wire p_0_in56_in;
  wire p_0_in60_in;
  wire p_0_in64_in;
  wire p_0_in68_in;
  wire p_0_in72_in;
  wire p_0_in75_in;
  wire p_0_in78_in;
  wire p_0_in81_in;
  wire p_0_in84_in;
  wire p_0_in87_in;
  wire p_0_in8_in;
  wire p_0_in90_in;
  wire p_0_in93_in;
  wire p_0_in96_in;
  wire p_0_in99_in;
  wire p_2_in;
  wire p_2_in13_in;
  wire p_2_in17_in;
  wire p_2_in21_in;
  wire p_2_in25_in;
  wire p_2_in29_in;
  wire p_2_in2_in;
  wire p_2_in33_in;
  wire p_2_in37_in;
  wire p_2_in41_in;
  wire p_2_in45_in;
  wire p_2_in49_in;
  wire p_2_in53_in;
  wire p_2_in57_in;
  wire p_2_in5_in;
  wire p_2_in61_in;
  wire p_2_in65_in;
  wire p_2_in69_in;
  wire p_2_in9_in;
  wire [57:0]rx_66_enc;
  wire rxusrclk2;
  wire [3:0]NLW_mcp1_ignore_next_mismatch_reg_i_12_O_UNCONNECTED;
  wire [3:0]NLW_mcp1_ignore_next_mismatch_reg_i_17_O_UNCONNECTED;
  wire [3:0]NLW_mcp1_ignore_next_mismatch_reg_i_22_O_UNCONNECTED;
  wire [3:0]NLW_mcp1_ignore_next_mismatch_reg_i_28_O_UNCONNECTED;
  wire [3:0]NLW_mcp1_ignore_next_mismatch_reg_i_33_O_UNCONNECTED;
  wire [3:0]NLW_mcp1_ignore_next_mismatch_reg_i_38_O_UNCONNECTED;
  wire [3:2]NLW_mcp1_ignore_next_mismatch_reg_i_4_CO_UNCONNECTED;
  wire [3:0]NLW_mcp1_ignore_next_mismatch_reg_i_4_O_UNCONNECTED;
  wire [3:0]NLW_mcp1_ignore_next_mismatch_reg_i_43_O_UNCONNECTED;
  wire [3:0]NLW_mcp1_ignore_next_mismatch_reg_i_48_O_UNCONNECTED;
  wire [3:2]NLW_mcp1_ignore_next_mismatch_reg_i_5_CO_UNCONNECTED;
  wire [3:0]NLW_mcp1_ignore_next_mismatch_reg_i_5_O_UNCONNECTED;
  wire [3:0]NLW_mcp1_ignore_next_mismatch_reg_i_6_O_UNCONNECTED;
  wire [3:0]NLW_mcp1_ignore_next_mismatch_reg_i_9_O_UNCONNECTED;

(* SOFT_HLUTNM = "soft_lutpair219" *) 
   LUT6 #(
    .INIT(64'h4000000000000010)) 
     \mcp1_dec_c0[0]_i_1 
       (.I0(rx_66_enc[8]),
        .I1(rx_66_enc[14]),
        .I2(\n_0_mcp1_dec_c0[0]_i_2 ),
        .I3(rx_66_enc[12]),
        .I4(rx_66_enc[13]),
        .I5(rx_66_enc[11]),
        .O(O7[0]));
(* SOFT_HLUTNM = "soft_lutpair271" *) 
   LUT6 #(
    .INIT(64'h0069690069000069)) 
     \mcp1_dec_c0[0]_i_2 
       (.I0(p_2_in37_in),
        .I1(p_0_in36_in),
        .I2(I2[12]),
        .I3(p_2_in33_in),
        .I4(p_0_in32_in),
        .I5(I2[11]),
        .O(\n_0_mcp1_dec_c0[0]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair222" *) 
   LUT6 #(
    .INIT(64'h0200000000002001)) 
     \mcp1_dec_c0[1]_i_1 
       (.I0(rx_66_enc[12]),
        .I1(\n_0_mcp1_dec_c0[5]_i_2 ),
        .I2(rx_66_enc[13]),
        .I3(rx_66_enc[11]),
        .I4(rx_66_enc[9]),
        .I5(rx_66_enc[10]),
        .O(O7[1]));
(* SOFT_HLUTNM = "soft_lutpair241" *) 
   LUT5 #(
    .INIT(32'hAAEBAAAA)) 
     \mcp1_dec_c0[2]_i_1 
       (.I0(\n_0_mcp1_dec_c0[4]_i_2 ),
        .I1(rx_66_enc[12]),
        .I2(rx_66_enc[11]),
        .I3(\n_0_mcp1_dec_c0[5]_i_2 ),
        .I4(\n_0_mcp1_dec_c0[2]_i_2 ),
        .O(O7[2]));
(* SOFT_HLUTNM = "soft_lutpair222" *) 
   LUT6 #(
    .INIT(64'h6009096009606009)) 
     \mcp1_dec_c0[2]_i_2 
       (.I0(rx_66_enc[13]),
        .I1(rx_66_enc[11]),
        .I2(rx_66_enc[9]),
        .I3(I2[12]),
        .I4(p_0_in36_in),
        .I5(p_2_in37_in),
        .O(\n_0_mcp1_dec_c0[2]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair241" *) 
   LUT6 #(
    .INIT(64'hABAAAAAAAAAAEAAA)) 
     \mcp1_dec_c0[3]_i_1 
       (.I0(\n_0_mcp1_dec_c0[4]_i_2 ),
        .I1(rx_66_enc[14]),
        .I2(rx_66_enc[13]),
        .I3(\n_0_mcp1_dec_c0[3]_i_2 ),
        .I4(rx_66_enc[12]),
        .I5(rx_66_enc[11]),
        .O(O7[3]));
(* SOFT_HLUTNM = "soft_lutpair270" *) 
   LUT4 #(
    .INIT(16'h0069)) 
     \mcp1_dec_c0[3]_i_2 
       (.I0(p_2_in29_in),
        .I1(p_0_in28_in),
        .I2(I2[10]),
        .I3(\n_0_mcp1_dec_c0[3]_i_3 ),
        .O(\n_0_mcp1_dec_c0[3]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair223" *) 
   LUT6 #(
    .INIT(64'h69FFFF69FF6969FF)) 
     \mcp1_dec_c0[3]_i_3 
       (.I0(p_2_in37_in),
        .I1(p_0_in36_in),
        .I2(I2[12]),
        .I3(p_2_in33_in),
        .I4(p_0_in32_in),
        .I5(I2[11]),
        .O(\n_0_mcp1_dec_c0[3]_i_3 ));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_dec_c0[4]_i_1 
       (.I0(\n_0_mcp1_dec_c0[4]_i_2 ),
        .I1(\n_0_mcp1_dec_c0[7]_i_3 ),
        .O(O7[4]));
LUT6 #(
    .INIT(64'h0080000000008000)) 
     \mcp1_dec_c0[4]_i_2 
       (.I0(\n_0_mcp1_dec_c0[4]_i_3 ),
        .I1(rx_66_enc[8]),
        .I2(\n_0_mcp1_dec_c0[4]_i_4 ),
        .I3(rx_66_enc[10]),
        .I4(rx_66_enc[9]),
        .I5(\n_0_mcp1_dec_c0[4]_i_5 ),
        .O(\n_0_mcp1_dec_c0[4]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair226" *) 
   LUT6 #(
    .INIT(64'h6996966996696996)) 
     \mcp1_dec_c0[4]_i_3 
       (.I0(p_2_in49_in),
        .I1(p_0_in48_in),
        .I2(I2[15]),
        .I3(p_2_in53_in),
        .I4(p_0_in52_in),
        .I5(I2[16]),
        .O(\n_0_mcp1_dec_c0[4]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair224" *) 
   LUT6 #(
    .INIT(64'h6996966996696996)) 
     \mcp1_dec_c0[4]_i_4 
       (.I0(p_2_in41_in),
        .I1(p_0_in40_in),
        .I2(I2[13]),
        .I3(p_2_in45_in),
        .I4(p_0_in44_in),
        .I5(I2[14]),
        .O(\n_0_mcp1_dec_c0[4]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair225" *) 
   LUT6 #(
    .INIT(64'h6996966996696996)) 
     \mcp1_dec_c0[4]_i_5 
       (.I0(p_2_in49_in),
        .I1(p_0_in48_in),
        .I2(I2[15]),
        .I3(p_2_in41_in),
        .I4(p_0_in40_in),
        .I5(I2[13]),
        .O(\n_0_mcp1_dec_c0[4]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFFFF00011000)) 
     \mcp1_dec_c0[5]_i_1 
       (.I0(\n_0_mcp1_dec_c0[5]_i_2 ),
        .I1(\n_0_mcp1_dec_c0[5]_i_3 ),
        .I2(rx_66_enc[10]),
        .I3(rx_66_enc[9]),
        .I4(rx_66_enc[13]),
        .I5(\n_0_mcp1_dec_c0[5]_i_4 ),
        .O(O7[5]));
(* SOFT_HLUTNM = "soft_lutpair236" *) 
   LUT5 #(
    .INIT(32'hBEEBEBBE)) 
     \mcp1_dec_c0[5]_i_2 
       (.I0(rx_66_enc[8]),
        .I1(I2[16]),
        .I2(p_0_in52_in),
        .I3(p_2_in53_in),
        .I4(rx_66_enc[13]),
        .O(\n_0_mcp1_dec_c0[5]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair268" *) 
   LUT6 #(
    .INIT(64'h69FFFF69FF6969FF)) 
     \mcp1_dec_c0[5]_i_3 
       (.I0(p_2_in41_in),
        .I1(p_0_in40_in),
        .I2(I2[13]),
        .I3(p_2_in45_in),
        .I4(p_0_in44_in),
        .I5(I2[14]),
        .O(\n_0_mcp1_dec_c0[5]_i_3 ));
LUT6 #(
    .INIT(64'h0000000000044200)) 
     \mcp1_dec_c0[5]_i_4 
       (.I0(rx_66_enc[10]),
        .I1(rx_66_enc[9]),
        .I2(rx_66_enc[13]),
        .I3(rx_66_enc[12]),
        .I4(rx_66_enc[11]),
        .I5(\n_0_mcp1_dec_c0[5]_i_5 ),
        .O(\n_0_mcp1_dec_c0[5]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair234" *) 
   LUT5 #(
    .INIT(32'hD77D7DD7)) 
     \mcp1_dec_c0[5]_i_5 
       (.I0(rx_66_enc[8]),
        .I1(I2[16]),
        .I2(p_0_in52_in),
        .I3(p_2_in53_in),
        .I4(rx_66_enc[13]),
        .O(\n_0_mcp1_dec_c0[5]_i_5 ));
LUT6 #(
    .INIT(64'hAABAAAAAAAAAAAAA)) 
     \mcp1_dec_c0[6]_i_1 
       (.I0(\n_0_mcp1_dec_c0[7]_i_3 ),
        .I1(rx_66_enc[12]),
        .I2(rx_66_enc[11]),
        .I3(rx_66_enc[10]),
        .I4(rx_66_enc[9]),
        .I5(\n_0_mcp1_dec_c0[6]_i_2 ),
        .O(O7[6]));
(* SOFT_HLUTNM = "soft_lutpair234" *) 
   LUT5 #(
    .INIT(32'h00008228)) 
     \mcp1_dec_c0[6]_i_2 
       (.I0(rx_66_enc[8]),
        .I1(I2[16]),
        .I2(p_0_in52_in),
        .I3(p_2_in53_in),
        .I4(rx_66_enc[13]),
        .O(\n_0_mcp1_dec_c0[6]_i_2 ));
LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
     \mcp1_dec_c0[7]_i_2 
       (.I0(\n_0_mcp1_dec_c0[7]_i_3 ),
        .I1(rx_66_enc[8]),
        .I2(rx_66_enc[14]),
        .I3(rx_66_enc[12]),
        .I4(\n_0_mcp1_dec_c0[7]_i_4 ),
        .I5(\n_0_mcp1_dec_c0[7]_i_5 ),
        .O(O7[7]));
LUT6 #(
    .INIT(64'h0000000010800800)) 
     \mcp1_dec_c0[7]_i_3 
       (.I0(rx_66_enc[10]),
        .I1(rx_66_enc[9]),
        .I2(rx_66_enc[12]),
        .I3(rx_66_enc[13]),
        .I4(rx_66_enc[11]),
        .I5(\n_0_mcp1_dec_c0[5]_i_2 ),
        .O(\n_0_mcp1_dec_c0[7]_i_3 ));
LUT6 #(
    .INIT(64'h0096960096000096)) 
     \mcp1_dec_c0[7]_i_4 
       (.I0(p_2_in37_in),
        .I1(p_0_in36_in),
        .I2(I2[12]),
        .I3(p_2_in33_in),
        .I4(p_0_in32_in),
        .I5(I2[11]),
        .O(\n_0_mcp1_dec_c0[7]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair226" *) 
   LUT6 #(
    .INIT(64'h0069690069000069)) 
     \mcp1_dec_c0[7]_i_5 
       (.I0(p_2_in49_in),
        .I1(p_0_in48_in),
        .I2(I2[15]),
        .I3(p_2_in41_in),
        .I4(p_0_in40_in),
        .I5(I2[13]),
        .O(\n_0_mcp1_dec_c0[7]_i_5 ));
LUT6 #(
    .INIT(64'h4000000000000010)) 
     \mcp1_dec_c1[0]_i_1 
       (.I0(rx_66_enc[15]),
        .I1(rx_66_enc[21]),
        .I2(\n_0_mcp1_dec_c1[0]_i_2 ),
        .I3(rx_66_enc[19]),
        .I4(rx_66_enc[20]),
        .I5(rx_66_enc[18]),
        .O(O13[0]));
(* SOFT_HLUTNM = "soft_lutpair266" *) 
   LUT6 #(
    .INIT(64'h0069690069000069)) 
     \mcp1_dec_c1[0]_i_2 
       (.I0(p_2_in65_in),
        .I1(p_0_in64_in),
        .I2(I2[19]),
        .I3(p_2_in61_in),
        .I4(p_0_in60_in),
        .I5(I2[18]),
        .O(\n_0_mcp1_dec_c1[0]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair227" *) 
   LUT6 #(
    .INIT(64'h0020000000002001)) 
     \mcp1_dec_c1[1]_i_1 
       (.I0(rx_66_enc[19]),
        .I1(\n_0_mcp1_dec_c1[5]_i_2 ),
        .I2(rx_66_enc[18]),
        .I3(rx_66_enc[20]),
        .I4(rx_66_enc[16]),
        .I5(rx_66_enc[17]),
        .O(O13[1]));
(* SOFT_HLUTNM = "soft_lutpair237" *) 
   LUT5 #(
    .INIT(32'hAAEBAAAA)) 
     \mcp1_dec_c1[2]_i_1 
       (.I0(\n_0_mcp1_dec_c1[4]_i_2 ),
        .I1(rx_66_enc[19]),
        .I2(rx_66_enc[18]),
        .I3(\n_0_mcp1_dec_c1[5]_i_2 ),
        .I4(\n_0_mcp1_dec_c1[2]_i_2 ),
        .O(O8));
(* SOFT_HLUTNM = "soft_lutpair227" *) 
   LUT6 #(
    .INIT(64'h6009096009606009)) 
     \mcp1_dec_c1[2]_i_2 
       (.I0(rx_66_enc[20]),
        .I1(rx_66_enc[18]),
        .I2(rx_66_enc[16]),
        .I3(I2[19]),
        .I4(p_0_in64_in),
        .I5(p_2_in65_in),
        .O(\n_0_mcp1_dec_c1[2]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair237" *) 
   LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAEA)) 
     \mcp1_dec_c1[3]_i_1 
       (.I0(\n_0_mcp1_dec_c1[4]_i_2 ),
        .I1(rx_66_enc[21]),
        .I2(rx_66_enc[20]),
        .I3(\n_0_mcp1_dec_c1[3]_i_2 ),
        .I4(rx_66_enc[18]),
        .I5(rx_66_enc[19]),
        .O(O13[2]));
(* SOFT_HLUTNM = "soft_lutpair263" *) 
   LUT5 #(
    .INIT(32'h96FFFFFF)) 
     \mcp1_dec_c1[3]_i_2 
       (.I0(p_2_in57_in),
        .I1(p_0_in56_in),
        .I2(I2[17]),
        .I3(rx_66_enc[16]),
        .I4(rx_66_enc[17]),
        .O(\n_0_mcp1_dec_c1[3]_i_2 ));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_dec_c1[4]_i_1 
       (.I0(\n_0_mcp1_dec_c1[4]_i_2 ),
        .I1(\n_0_mcp1_dec_c1[7]_i_3 ),
        .O(O13[3]));
(* SOFT_HLUTNM = "soft_lutpair218" *) 
   LUT6 #(
    .INIT(64'h0080000000008000)) 
     \mcp1_dec_c1[4]_i_2 
       (.I0(\n_0_mcp1_dec_c1[4]_i_3 ),
        .I1(rx_66_enc[15]),
        .I2(\n_0_mcp1_dec_c1[4]_i_4 ),
        .I3(rx_66_enc[17]),
        .I4(rx_66_enc[16]),
        .I5(\n_0_mcp1_dec_c1[4]_i_5 ),
        .O(\n_0_mcp1_dec_c1[4]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair230" *) 
   LUT6 #(
    .INIT(64'h6996966996696996)) 
     \mcp1_dec_c1[4]_i_3 
       (.I0(p_0_in1_in),
        .I1(p_0_in75_in),
        .I2(I2[22]),
        .I3(p_0_in4_in),
        .I4(p_0_in78_in),
        .I5(I2[23]),
        .O(\n_0_mcp1_dec_c1[4]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair182" *) 
   LUT6 #(
    .INIT(64'h6996966996696996)) 
     \mcp1_dec_c1[4]_i_4 
       (.I0(p_2_in69_in),
        .I1(p_0_in68_in),
        .I2(I2[20]),
        .I3(p_0_in),
        .I4(p_0_in72_in),
        .I5(I2[21]),
        .O(\n_0_mcp1_dec_c1[4]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair221" *) 
   LUT6 #(
    .INIT(64'h6996966996696996)) 
     \mcp1_dec_c1[4]_i_5 
       (.I0(p_0_in1_in),
        .I1(p_0_in75_in),
        .I2(I2[22]),
        .I3(p_2_in69_in),
        .I4(p_0_in68_in),
        .I5(I2[20]),
        .O(\n_0_mcp1_dec_c1[4]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFFFF00011000)) 
     \mcp1_dec_c1[5]_i_1 
       (.I0(\n_0_mcp1_dec_c1[5]_i_2 ),
        .I1(\n_0_mcp1_dec_c1[5]_i_3 ),
        .I2(rx_66_enc[17]),
        .I3(rx_66_enc[16]),
        .I4(rx_66_enc[20]),
        .I5(\n_0_mcp1_dec_c1[5]_i_4 ),
        .O(O13[4]));
(* SOFT_HLUTNM = "soft_lutpair239" *) 
   LUT5 #(
    .INIT(32'hBEEBEBBE)) 
     \mcp1_dec_c1[5]_i_2 
       (.I0(rx_66_enc[15]),
        .I1(I2[23]),
        .I2(p_0_in78_in),
        .I3(p_0_in4_in),
        .I4(rx_66_enc[20]),
        .O(\n_0_mcp1_dec_c1[5]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair265" *) 
   LUT6 #(
    .INIT(64'h69FFFF69FF6969FF)) 
     \mcp1_dec_c1[5]_i_3 
       (.I0(p_2_in69_in),
        .I1(p_0_in68_in),
        .I2(I2[20]),
        .I3(p_0_in),
        .I4(p_0_in72_in),
        .I5(I2[21]),
        .O(\n_0_mcp1_dec_c1[5]_i_3 ));
LUT6 #(
    .INIT(64'h0000000000044200)) 
     \mcp1_dec_c1[5]_i_4 
       (.I0(rx_66_enc[17]),
        .I1(rx_66_enc[16]),
        .I2(rx_66_enc[20]),
        .I3(rx_66_enc[19]),
        .I4(rx_66_enc[18]),
        .I5(\n_0_mcp1_dec_c1[5]_i_5 ),
        .O(\n_0_mcp1_dec_c1[5]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair239" *) 
   LUT5 #(
    .INIT(32'hD77D7DD7)) 
     \mcp1_dec_c1[5]_i_5 
       (.I0(rx_66_enc[15]),
        .I1(I2[23]),
        .I2(p_0_in78_in),
        .I3(p_0_in4_in),
        .I4(rx_66_enc[20]),
        .O(\n_0_mcp1_dec_c1[5]_i_5 ));
LUT6 #(
    .INIT(64'hAABAAAAAAAAAAAAA)) 
     \mcp1_dec_c1[6]_i_1 
       (.I0(\n_0_mcp1_dec_c1[7]_i_3 ),
        .I1(rx_66_enc[19]),
        .I2(rx_66_enc[18]),
        .I3(rx_66_enc[17]),
        .I4(rx_66_enc[16]),
        .I5(\n_0_mcp1_dec_c1[6]_i_2 ),
        .O(O13[5]));
(* SOFT_HLUTNM = "soft_lutpair240" *) 
   LUT5 #(
    .INIT(32'h00008228)) 
     \mcp1_dec_c1[6]_i_2 
       (.I0(rx_66_enc[15]),
        .I1(I2[23]),
        .I2(p_0_in78_in),
        .I3(p_0_in4_in),
        .I4(rx_66_enc[20]),
        .O(\n_0_mcp1_dec_c1[6]_i_2 ));
LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
     \mcp1_dec_c1[7]_i_2 
       (.I0(\n_0_mcp1_dec_c1[7]_i_3 ),
        .I1(rx_66_enc[15]),
        .I2(rx_66_enc[21]),
        .I3(rx_66_enc[19]),
        .I4(\n_0_mcp1_dec_c1[7]_i_4 ),
        .I5(\n_0_mcp1_dec_c1[7]_i_5 ),
        .O(O13[6]));
LUT6 #(
    .INIT(64'h0000000010800800)) 
     \mcp1_dec_c1[7]_i_3 
       (.I0(rx_66_enc[17]),
        .I1(rx_66_enc[16]),
        .I2(rx_66_enc[18]),
        .I3(rx_66_enc[20]),
        .I4(rx_66_enc[19]),
        .I5(\n_0_mcp1_dec_c1[5]_i_2 ),
        .O(\n_0_mcp1_dec_c1[7]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair267" *) 
   LUT6 #(
    .INIT(64'h0096960096000096)) 
     \mcp1_dec_c1[7]_i_4 
       (.I0(p_2_in65_in),
        .I1(p_0_in64_in),
        .I2(I2[19]),
        .I3(p_2_in61_in),
        .I4(p_0_in60_in),
        .I5(I2[18]),
        .O(\n_0_mcp1_dec_c1[7]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair230" *) 
   LUT6 #(
    .INIT(64'h0069690069000069)) 
     \mcp1_dec_c1[7]_i_5 
       (.I0(p_0_in1_in),
        .I1(p_0_in75_in),
        .I2(I2[22]),
        .I3(p_2_in69_in),
        .I4(p_0_in68_in),
        .I5(I2[20]),
        .O(\n_0_mcp1_dec_c1[7]_i_5 ));
LUT6 #(
    .INIT(64'h2000000000000010)) 
     \mcp1_dec_c2[0]_i_1 
       (.I0(rx_66_enc[28]),
        .I1(rx_66_enc[22]),
        .I2(\n_0_mcp1_dec_c2[0]_i_2 ),
        .I3(rx_66_enc[26]),
        .I4(rx_66_enc[25]),
        .I5(rx_66_enc[27]),
        .O(O14[0]));
(* SOFT_HLUTNM = "soft_lutpair261" *) 
   LUT6 #(
    .INIT(64'h0069690069000069)) 
     \mcp1_dec_c2[0]_i_2 
       (.I0(p_0_in16_in),
        .I1(p_0_in87_in),
        .I2(I2[26]),
        .I3(p_0_in12_in),
        .I4(p_0_in84_in),
        .I5(I2[25]),
        .O(\n_0_mcp1_dec_c2[0]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair235" *) 
   LUT5 #(
    .INIT(32'h01004001)) 
     \mcp1_dec_c2[1]_i_1 
       (.I0(\n_0_mcp1_dec_c2[1]_i_2 ),
        .I1(rx_66_enc[23]),
        .I2(rx_66_enc[24]),
        .I3(rx_66_enc[25]),
        .I4(rx_66_enc[27]),
        .O(O14[1]));
LUT6 #(
    .INIT(64'hFFF6F6FFF6FFFFF6)) 
     \mcp1_dec_c2[1]_i_2 
       (.I0(rx_66_enc[26]),
        .I1(rx_66_enc[25]),
        .I2(\n_0_mcp1_dec_c2[2]_i_4 ),
        .I3(I2[24]),
        .I4(p_0_in81_in),
        .I5(p_0_in8_in),
        .O(\n_0_mcp1_dec_c2[1]_i_2 ));
LUT6 #(
    .INIT(64'h2400000000000081)) 
     \mcp1_dec_c2[2]_i_1 
       (.I0(\n_0_mcp1_dec_c2[2]_i_2 ),
        .I1(rx_66_enc[24]),
        .I2(rx_66_enc[23]),
        .I3(\n_0_mcp1_dec_c2[2]_i_3 ),
        .I4(\n_0_mcp1_dec_c2[2]_i_4 ),
        .I5(rx_66_enc[22]),
        .O(O11));
(* SOFT_HLUTNM = "soft_lutpair231" *) 
   LUT6 #(
    .INIT(64'h6996966996696996)) 
     \mcp1_dec_c2[2]_i_2 
       (.I0(p_0_in28_in),
        .I1(p_0_in96_in),
        .I2(I2[29]),
        .I3(p_0_in20_in),
        .I4(p_0_in90_in),
        .I5(I2[27]),
        .O(\n_0_mcp1_dec_c2[2]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair233" *) 
   LUT6 #(
    .INIT(64'h6996966996696996)) 
     \mcp1_dec_c2[2]_i_3 
       (.I0(p_0_in20_in),
        .I1(p_0_in90_in),
        .I2(I2[27]),
        .I3(p_0_in24_in),
        .I4(p_0_in93_in),
        .I5(I2[28]),
        .O(\n_0_mcp1_dec_c2[2]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair232" *) 
   LUT6 #(
    .INIT(64'h6996966996696996)) 
     \mcp1_dec_c2[2]_i_4 
       (.I0(p_0_in28_in),
        .I1(p_0_in96_in),
        .I2(I2[29]),
        .I3(p_0_in32_in),
        .I4(p_0_in99_in),
        .I5(I2[30]),
        .O(\n_0_mcp1_dec_c2[2]_i_4 ));
LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAEA)) 
     \mcp1_dec_c2[3]_i_1 
       (.I0(\n_0_mcp1_dec_c2[4]_i_2 ),
        .I1(rx_66_enc[28]),
        .I2(rx_66_enc[27]),
        .I3(\n_0_mcp1_dec_c2[3]_i_2 ),
        .I4(rx_66_enc[26]),
        .I5(rx_66_enc[25]),
        .O(O14[2]));
LUT5 #(
    .INIT(32'h96FFFFFF)) 
     \mcp1_dec_c2[3]_i_2 
       (.I0(p_0_in8_in),
        .I1(p_0_in81_in),
        .I2(I2[24]),
        .I3(rx_66_enc[23]),
        .I4(rx_66_enc[24]),
        .O(\n_0_mcp1_dec_c2[3]_i_2 ));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_dec_c2[4]_i_1 
       (.I0(\n_0_mcp1_dec_c2[4]_i_2 ),
        .I1(\n_0_mcp1_dec_c2[7]_i_3 ),
        .O(O14[3]));
LUT6 #(
    .INIT(64'h1800000000000000)) 
     \mcp1_dec_c2[4]_i_2 
       (.I0(\n_0_mcp1_dec_c2[2]_i_2 ),
        .I1(rx_66_enc[23]),
        .I2(rx_66_enc[24]),
        .I3(\n_0_mcp1_dec_c2[2]_i_3 ),
        .I4(rx_66_enc[22]),
        .I5(\n_0_mcp1_dec_c2[2]_i_4 ),
        .O(\n_0_mcp1_dec_c2[4]_i_2 ));
LUT6 #(
    .INIT(64'h0505000333305050)) 
     \mcp1_dec_c2[5]_i_1 
       (.I0(\n_0_mcp1_dec_c2[5]_i_2 ),
        .I1(\n_0_mcp1_dec_c2[5]_i_3 ),
        .I2(rx_66_enc[27]),
        .I3(rx_66_enc[25]),
        .I4(rx_66_enc[23]),
        .I5(rx_66_enc[24]),
        .O(O14[4]));
(* SOFT_HLUTNM = "soft_lutpair264" *) 
   LUT6 #(
    .INIT(64'hEBBEFFFFFFFFFFFF)) 
     \mcp1_dec_c2[5]_i_2 
       (.I0(\n_0_mcp1_dec_c2[2]_i_4 ),
        .I1(I2[24]),
        .I2(p_0_in81_in),
        .I3(p_0_in8_in),
        .I4(rx_66_enc[26]),
        .I5(rx_66_enc[25]),
        .O(\n_0_mcp1_dec_c2[5]_i_2 ));
LUT5 #(
    .INIT(32'hFBFFF77F)) 
     \mcp1_dec_c2[5]_i_3 
       (.I0(rx_66_enc[28]),
        .I1(rx_66_enc[22]),
        .I2(rx_66_enc[25]),
        .I3(rx_66_enc[26]),
        .I4(rx_66_enc[27]),
        .O(\n_0_mcp1_dec_c2[5]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair181" *) 
   LUT5 #(
    .INIT(32'hAABAAAAA)) 
     \mcp1_dec_c2[6]_i_1 
       (.I0(\n_0_mcp1_dec_c2[7]_i_3 ),
        .I1(\n_0_mcp1_dec_c2[6]_i_2 ),
        .I2(rx_66_enc[22]),
        .I3(rx_66_enc[24]),
        .I4(rx_66_enc[23]),
        .O(O14[5]));
LUT6 #(
    .INIT(64'hFFFFFFFFDFFDFDDF)) 
     \mcp1_dec_c2[6]_i_2 
       (.I0(rx_66_enc[25]),
        .I1(rx_66_enc[26]),
        .I2(I2[30]),
        .I3(p_0_in99_in),
        .I4(p_0_in32_in),
        .I5(rx_66_enc[27]),
        .O(\n_0_mcp1_dec_c2[6]_i_2 ));
LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
     \mcp1_dec_c2[7]_i_2 
       (.I0(\n_0_mcp1_dec_c2[7]_i_3 ),
        .I1(rx_66_enc[26]),
        .I2(rx_66_enc[22]),
        .I3(rx_66_enc[28]),
        .I4(\n_0_mcp1_dec_c2[7]_i_4 ),
        .I5(\n_0_mcp1_dec_c2[7]_i_5 ),
        .O(O14[6]));
(* SOFT_HLUTNM = "soft_lutpair235" *) 
   LUT5 #(
    .INIT(32'h14000040)) 
     \mcp1_dec_c2[7]_i_3 
       (.I0(\n_0_mcp1_dec_c2[1]_i_2 ),
        .I1(rx_66_enc[27]),
        .I2(rx_66_enc[25]),
        .I3(rx_66_enc[24]),
        .I4(rx_66_enc[23]),
        .O(\n_0_mcp1_dec_c2[7]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair232" *) 
   LUT6 #(
    .INIT(64'h0069690069000069)) 
     \mcp1_dec_c2[7]_i_4 
       (.I0(p_0_in28_in),
        .I1(p_0_in96_in),
        .I2(I2[29]),
        .I3(p_0_in20_in),
        .I4(p_0_in90_in),
        .I5(I2[27]),
        .O(\n_0_mcp1_dec_c2[7]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair262" *) 
   LUT6 #(
    .INIT(64'h0096960096000096)) 
     \mcp1_dec_c2[7]_i_5 
       (.I0(p_0_in16_in),
        .I1(p_0_in87_in),
        .I2(I2[26]),
        .I3(p_0_in12_in),
        .I4(p_0_in84_in),
        .I5(I2[25]),
        .O(\n_0_mcp1_dec_c2[7]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair229" *) 
   LUT6 #(
    .INIT(64'h0000000020000001)) 
     \mcp1_dec_c3[0]_i_1 
       (.I0(rx_66_enc[35]),
        .I1(rx_66_enc[29]),
        .I2(rx_66_enc[33]),
        .I3(rx_66_enc[32]),
        .I4(rx_66_enc[34]),
        .I5(\n_0_mcp1_dec_c3[0]_i_2 ),
        .O(D[0]));
(* SOFT_HLUTNM = "soft_lutpair259" *) 
   LUT6 #(
    .INIT(64'hFF9696FF96FFFF96)) 
     \mcp1_dec_c3[0]_i_2 
       (.I0(p_0_in44_in),
        .I1(p_0_in108_in),
        .I2(I2[33]),
        .I3(p_0_in40_in),
        .I4(p_0_in105_in),
        .I5(I2[32]),
        .O(\n_0_mcp1_dec_c3[0]_i_2 ));
LUT6 #(
    .INIT(64'h0042000000000001)) 
     \mcp1_dec_c3[1]_i_1 
       (.I0(rx_66_enc[34]),
        .I1(rx_66_enc[30]),
        .I2(rx_66_enc[31]),
        .I3(\n_0_mcp1_dec_c3[5]_i_3 ),
        .I4(rx_66_enc[32]),
        .I5(rx_66_enc[33]),
        .O(D[1]));
LUT1 #(
    .INIT(2'h1)) 
     \mcp1_dec_c3[2]_i_1 
       (.I0(\n_0_mcp1_dec_c3[7]_i_3 ),
        .O(D[2]));
LUT6 #(
    .INIT(64'hABAAAAAAAAAAEAAA)) 
     \mcp1_dec_c3[3]_i_1 
       (.I0(\n_0_mcp1_dec_c3[4]_i_2 ),
        .I1(rx_66_enc[34]),
        .I2(rx_66_enc[35]),
        .I3(\n_0_mcp1_dec_c3[3]_i_2 ),
        .I4(rx_66_enc[32]),
        .I5(rx_66_enc[33]),
        .O(D[3]));
(* SOFT_HLUTNM = "soft_lutpair260" *) 
   LUT4 #(
    .INIT(16'h0069)) 
     \mcp1_dec_c3[3]_i_2 
       (.I0(p_0_in36_in),
        .I1(p_0_in102_in),
        .I2(I2[31]),
        .I3(\n_0_mcp1_dec_c3[3]_i_3 ),
        .O(\n_0_mcp1_dec_c3[3]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair228" *) 
   LUT6 #(
    .INIT(64'h69FFFF69FF6969FF)) 
     \mcp1_dec_c3[3]_i_3 
       (.I0(p_0_in44_in),
        .I1(p_0_in108_in),
        .I2(I2[33]),
        .I3(p_0_in40_in),
        .I4(p_0_in105_in),
        .I5(I2[32]),
        .O(\n_0_mcp1_dec_c3[3]_i_3 ));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_dec_c3[4]_i_1 
       (.I0(\n_0_mcp1_dec_c3[4]_i_2 ),
        .I1(\n_0_mcp1_dec_c3[7]_i_4 ),
        .O(D[4]));
LUT6 #(
    .INIT(64'h1800000000000000)) 
     \mcp1_dec_c3[4]_i_2 
       (.I0(\n_0_mcp1_dec_c3[7]_i_9 ),
        .I1(rx_66_enc[30]),
        .I2(rx_66_enc[31]),
        .I3(\n_0_mcp1_dec_c3[7]_i_8 ),
        .I4(rx_66_enc[29]),
        .I5(\n_0_mcp1_dec_c3[7]_i_7 ),
        .O(\n_0_mcp1_dec_c3[4]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF00000018)) 
     \mcp1_dec_c3[5]_i_1 
       (.I0(rx_66_enc[30]),
        .I1(rx_66_enc[31]),
        .I2(rx_66_enc[34]),
        .I3(\n_0_mcp1_dec_c3[5]_i_2 ),
        .I4(\n_0_mcp1_dec_c3[5]_i_3 ),
        .I5(\n_0_mcp1_dec_c3[5]_i_4 ),
        .O(D[5]));
(* SOFT_HLUTNM = "soft_lutpair258" *) 
   LUT6 #(
    .INIT(64'h69FFFF69FF6969FF)) 
     \mcp1_dec_c3[5]_i_2 
       (.I0(p_0_in48_in),
        .I1(p_0_in111_in),
        .I2(I2[34]),
        .I3(p_0_in52_in),
        .I4(p_0_in114_in),
        .I5(I2[35]),
        .O(\n_0_mcp1_dec_c3[5]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair242" *) 
   LUT5 #(
    .INIT(32'h96FFFF96)) 
     \mcp1_dec_c3[5]_i_3 
       (.I0(p_0_in36_in),
        .I1(p_0_in102_in),
        .I2(I2[31]),
        .I3(rx_66_enc[34]),
        .I4(rx_66_enc[35]),
        .O(\n_0_mcp1_dec_c3[5]_i_3 ));
LUT6 #(
    .INIT(64'h0000000000044020)) 
     \mcp1_dec_c3[5]_i_4 
       (.I0(rx_66_enc[31]),
        .I1(rx_66_enc[30]),
        .I2(rx_66_enc[33]),
        .I3(rx_66_enc[34]),
        .I4(rx_66_enc[32]),
        .I5(\n_0_mcp1_dec_c3[5]_i_5 ),
        .O(\n_0_mcp1_dec_c3[5]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair242" *) 
   LUT5 #(
    .INIT(32'hFF6969FF)) 
     \mcp1_dec_c3[5]_i_5 
       (.I0(p_0_in36_in),
        .I1(p_0_in102_in),
        .I2(I2[31]),
        .I3(rx_66_enc[34]),
        .I4(rx_66_enc[35]),
        .O(\n_0_mcp1_dec_c3[5]_i_5 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABAA)) 
     \mcp1_dec_c3[6]_i_1 
       (.I0(\n_0_mcp1_dec_c3[7]_i_4 ),
        .I1(\n_0_mcp1_dec_c3[6]_i_2 ),
        .I2(rx_66_enc[31]),
        .I3(rx_66_enc[30]),
        .I4(rx_66_enc[33]),
        .I5(\n_0_mcp1_dec_c3[7]_i_5 ),
        .O(D[6]));
(* SOFT_HLUTNM = "soft_lutpair257" *) 
   LUT6 #(
    .INIT(64'h96FFFF96FF9696FF)) 
     \mcp1_dec_c3[6]_i_2 
       (.I0(p_0_in56_in),
        .I1(p_0_in117_in),
        .I2(I2[36]),
        .I3(p_0_in48_in),
        .I4(p_0_in111_in),
        .I5(I2[34]),
        .O(\n_0_mcp1_dec_c3[6]_i_2 ));
LUT2 #(
    .INIT(4'h8)) 
     \mcp1_dec_c3[7]_i_1 
       (.I0(\n_0_mcp1_dec_c3[7]_i_3 ),
        .I1(I3),
        .O(SS));
LUT6 #(
    .INIT(64'hAAAABAAAAAAAAAAA)) 
     \mcp1_dec_c3[7]_i_2 
       (.I0(\n_0_mcp1_dec_c3[7]_i_4 ),
        .I1(\n_0_mcp1_dec_c3[7]_i_5 ),
        .I2(rx_66_enc[33]),
        .I3(\n_0_mcp1_dec_c3[7]_i_6 ),
        .I4(rx_66_enc[30]),
        .I5(rx_66_enc[31]),
        .O(D[7]));
LUT6 #(
    .INIT(64'hFE7FFFFFFFFF7FFE)) 
     \mcp1_dec_c3[7]_i_3 
       (.I0(\n_0_mcp1_dec_c3[7]_i_7 ),
        .I1(rx_66_enc[29]),
        .I2(\n_0_mcp1_dec_c3[7]_i_8 ),
        .I3(rx_66_enc[31]),
        .I4(rx_66_enc[30]),
        .I5(\n_0_mcp1_dec_c3[7]_i_9 ),
        .O(\n_0_mcp1_dec_c3[7]_i_3 ));
LUT6 #(
    .INIT(64'h0018000000000080)) 
     \mcp1_dec_c3[7]_i_4 
       (.I0(rx_66_enc[30]),
        .I1(rx_66_enc[31]),
        .I2(rx_66_enc[34]),
        .I3(\n_0_mcp1_dec_c3[5]_i_3 ),
        .I4(rx_66_enc[32]),
        .I5(rx_66_enc[33]),
        .O(\n_0_mcp1_dec_c3[7]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair220" *) 
   LUT6 #(
    .INIT(64'h69FFFF69FF6969FF)) 
     \mcp1_dec_c3[7]_i_5 
       (.I0(p_0_in60_in),
        .I1(p_0_in120_in),
        .I2(I2[37]),
        .I3(p_0_in36_in),
        .I4(p_0_in102_in),
        .I5(I2[31]),
        .O(\n_0_mcp1_dec_c3[7]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair217" *) 
   LUT6 #(
    .INIT(64'h0069690069000069)) 
     \mcp1_dec_c3[7]_i_6 
       (.I0(p_0_in48_in),
        .I1(p_0_in111_in),
        .I2(I2[34]),
        .I3(p_0_in56_in),
        .I4(p_0_in117_in),
        .I5(I2[36]),
        .O(\n_0_mcp1_dec_c3[7]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair205" *) 
   LUT6 #(
    .INIT(64'h6996966996696996)) 
     \mcp1_dec_c3[7]_i_7 
       (.I0(p_0_in60_in),
        .I1(p_0_in120_in),
        .I2(I2[37]),
        .I3(p_0_in56_in),
        .I4(p_0_in117_in),
        .I5(I2[36]),
        .O(\n_0_mcp1_dec_c3[7]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair217" *) 
   LUT6 #(
    .INIT(64'h6996966996696996)) 
     \mcp1_dec_c3[7]_i_8 
       (.I0(p_0_in48_in),
        .I1(p_0_in111_in),
        .I2(I2[34]),
        .I3(p_0_in52_in),
        .I4(p_0_in114_in),
        .I5(I2[35]),
        .O(\n_0_mcp1_dec_c3[7]_i_8 ));
(* SOFT_HLUTNM = "soft_lutpair214" *) 
   LUT6 #(
    .INIT(64'h6996966996696996)) 
     \mcp1_dec_c3[7]_i_9 
       (.I0(p_0_in48_in),
        .I1(p_0_in111_in),
        .I2(I2[34]),
        .I3(p_0_in56_in),
        .I4(p_0_in117_in),
        .I5(I2[36]),
        .O(\n_0_mcp1_dec_c3[7]_i_9 ));
LUT6 #(
    .INIT(64'h0000000020000001)) 
     \mcp1_dec_c4[0]_i_1 
       (.I0(rx_66_enc[42]),
        .I1(rx_66_enc[36]),
        .I2(rx_66_enc[41]),
        .I3(rx_66_enc[40]),
        .I4(rx_66_enc[39]),
        .I5(\n_0_mcp1_dec_c4[0]_i_2 ),
        .O(O15[0]));
(* SOFT_HLUTNM = "soft_lutpair255" *) 
   LUT6 #(
    .INIT(64'hFF9696FF96FFFF96)) 
     \mcp1_dec_c4[0]_i_2 
       (.I0(p_0_in72_in),
        .I1(\n_0_mcp1_descr_reg_reg[0] ),
        .I2(I2[40]),
        .I3(p_0_in68_in),
        .I4(p_0_in126_in),
        .I5(I2[39]),
        .O(\n_0_mcp1_dec_c4[0]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair245" *) 
   LUT5 #(
    .INIT(32'h01400001)) 
     \mcp1_dec_c4[1]_i_1 
       (.I0(\n_0_mcp1_dec_c4[1]_i_2 ),
        .I1(rx_66_enc[37]),
        .I2(rx_66_enc[38]),
        .I3(rx_66_enc[41]),
        .I4(rx_66_enc[39]),
        .O(O15[1]));
(* SOFT_HLUTNM = "soft_lutpair247" *) 
   LUT5 #(
    .INIT(32'hFFFF6FF6)) 
     \mcp1_dec_c4[1]_i_2 
       (.I0(rx_66_enc[40]),
        .I1(rx_66_enc[39]),
        .I2(rx_66_enc[41]),
        .I3(rx_66_enc[42]),
        .I4(rx_66_enc[36]),
        .O(\n_0_mcp1_dec_c4[1]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \mcp1_dec_c4[2]_i_1 
       (.I0(\n_0_mcp1_dec_c4[7]_i_3 ),
        .O(O15[2]));
LUT6 #(
    .INIT(64'hABAAAAAAAAAAEAAA)) 
     \mcp1_dec_c4[3]_i_1 
       (.I0(\n_0_mcp1_dec_c4[4]_i_2 ),
        .I1(rx_66_enc[42]),
        .I2(rx_66_enc[41]),
        .I3(\n_0_mcp1_dec_c4[3]_i_2 ),
        .I4(rx_66_enc[40]),
        .I5(rx_66_enc[39]),
        .O(O15[3]));
(* SOFT_HLUTNM = "soft_lutpair256" *) 
   LUT4 #(
    .INIT(16'h0069)) 
     \mcp1_dec_c4[3]_i_2 
       (.I0(p_0_in64_in),
        .I1(p_0_in123_in),
        .I2(I2[38]),
        .I3(\n_0_mcp1_dec_c4[3]_i_3 ),
        .O(\n_0_mcp1_dec_c4[3]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair202" *) 
   LUT6 #(
    .INIT(64'h69FFFF69FF6969FF)) 
     \mcp1_dec_c4[3]_i_3 
       (.I0(p_0_in72_in),
        .I1(\n_0_mcp1_descr_reg_reg[0] ),
        .I2(I2[40]),
        .I3(p_0_in68_in),
        .I4(p_0_in126_in),
        .I5(I2[39]),
        .O(\n_0_mcp1_dec_c4[3]_i_3 ));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_dec_c4[4]_i_1 
       (.I0(\n_0_mcp1_dec_c4[4]_i_2 ),
        .I1(\n_0_mcp1_dec_c4[7]_i_4 ),
        .O(O15[4]));
LUT6 #(
    .INIT(64'h1800000000000000)) 
     \mcp1_dec_c4[4]_i_2 
       (.I0(\n_0_mcp1_dec_c4[7]_i_9 ),
        .I1(rx_66_enc[37]),
        .I2(rx_66_enc[38]),
        .I3(\n_0_mcp1_dec_c4[7]_i_8 ),
        .I4(rx_66_enc[36]),
        .I5(\n_0_mcp1_dec_c4[7]_i_7 ),
        .O(\n_0_mcp1_dec_c4[4]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair209" *) 
   LUT6 #(
    .INIT(64'h0505000333305050)) 
     \mcp1_dec_c4[5]_i_1 
       (.I0(\n_0_mcp1_dec_c4[5]_i_2 ),
        .I1(\n_0_mcp1_dec_c4[5]_i_3 ),
        .I2(rx_66_enc[41]),
        .I3(rx_66_enc[39]),
        .I4(rx_66_enc[37]),
        .I5(rx_66_enc[38]),
        .O(O15[5]));
(* SOFT_HLUTNM = "soft_lutpair247" *) 
   LUT5 #(
    .INIT(32'hF6FFFFFF)) 
     \mcp1_dec_c4[5]_i_2 
       (.I0(rx_66_enc[41]),
        .I1(rx_66_enc[42]),
        .I2(rx_66_enc[36]),
        .I3(rx_66_enc[40]),
        .I4(rx_66_enc[39]),
        .O(\n_0_mcp1_dec_c4[5]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair203" *) 
   LUT5 #(
    .INIT(32'hFBFFF77F)) 
     \mcp1_dec_c4[5]_i_3 
       (.I0(rx_66_enc[42]),
        .I1(rx_66_enc[36]),
        .I2(rx_66_enc[39]),
        .I3(rx_66_enc[40]),
        .I4(rx_66_enc[41]),
        .O(\n_0_mcp1_dec_c4[5]_i_3 ));
LUT5 #(
    .INIT(32'hAABAAAAA)) 
     \mcp1_dec_c4[6]_i_1 
       (.I0(\n_0_mcp1_dec_c4[7]_i_4 ),
        .I1(\n_0_mcp1_dec_c4[6]_i_2 ),
        .I2(rx_66_enc[36]),
        .I3(rx_66_enc[38]),
        .I4(rx_66_enc[37]),
        .O(O15[6]));
(* SOFT_HLUTNM = "soft_lutpair252" *) 
   LUT6 #(
    .INIT(64'hFFFFFFFFDFFDFDDF)) 
     \mcp1_dec_c4[6]_i_2 
       (.I0(rx_66_enc[39]),
        .I1(rx_66_enc[40]),
        .I2(I2[44]),
        .I3(I2[5]),
        .I4(p_0_in84_in),
        .I5(rx_66_enc[41]),
        .O(\n_0_mcp1_dec_c4[6]_i_2 ));
LUT2 #(
    .INIT(4'h8)) 
     \mcp1_dec_c4[7]_i_1 
       (.I0(\n_0_mcp1_dec_c4[7]_i_3 ),
        .I1(I3),
        .O(O1));
LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
     \mcp1_dec_c4[7]_i_2 
       (.I0(\n_0_mcp1_dec_c4[7]_i_4 ),
        .I1(rx_66_enc[36]),
        .I2(rx_66_enc[42]),
        .I3(rx_66_enc[40]),
        .I4(\n_0_mcp1_dec_c4[7]_i_5 ),
        .I5(\n_0_mcp1_dec_c4[7]_i_6 ),
        .O(O15[7]));
(* SOFT_HLUTNM = "soft_lutpair204" *) 
   LUT6 #(
    .INIT(64'hFE7FFFFFFFFF7FFE)) 
     \mcp1_dec_c4[7]_i_3 
       (.I0(\n_0_mcp1_dec_c4[7]_i_7 ),
        .I1(rx_66_enc[36]),
        .I2(\n_0_mcp1_dec_c4[7]_i_8 ),
        .I3(rx_66_enc[38]),
        .I4(rx_66_enc[37]),
        .I5(\n_0_mcp1_dec_c4[7]_i_9 ),
        .O(\n_0_mcp1_dec_c4[7]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair245" *) 
   LUT5 #(
    .INIT(32'h14000040)) 
     \mcp1_dec_c4[7]_i_4 
       (.I0(\n_0_mcp1_dec_c4[1]_i_2 ),
        .I1(rx_66_enc[39]),
        .I2(rx_66_enc[41]),
        .I3(rx_66_enc[38]),
        .I4(rx_66_enc[37]),
        .O(\n_0_mcp1_dec_c4[7]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair201" *) 
   LUT6 #(
    .INIT(64'h0069690069000069)) 
     \mcp1_dec_c4[7]_i_5 
       (.I0(p_0_in81_in),
        .I1(I2[4]),
        .I2(I2[43]),
        .I3(p_0_in75_in),
        .I4(I2[2]),
        .I5(I2[41]),
        .O(\n_0_mcp1_dec_c4[7]_i_5 ));
LUT6 #(
    .INIT(64'h0096960096000096)) 
     \mcp1_dec_c4[7]_i_6 
       (.I0(p_0_in72_in),
        .I1(\n_0_mcp1_descr_reg_reg[0] ),
        .I2(I2[40]),
        .I3(p_0_in68_in),
        .I4(p_0_in126_in),
        .I5(I2[39]),
        .O(\n_0_mcp1_dec_c4[7]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair199" *) 
   LUT6 #(
    .INIT(64'h6996966996696996)) 
     \mcp1_dec_c4[7]_i_7 
       (.I0(p_0_in81_in),
        .I1(I2[4]),
        .I2(I2[43]),
        .I3(p_0_in84_in),
        .I4(I2[5]),
        .I5(I2[44]),
        .O(\n_0_mcp1_dec_c4[7]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair201" *) 
   LUT6 #(
    .INIT(64'h6996966996696996)) 
     \mcp1_dec_c4[7]_i_8 
       (.I0(p_0_in75_in),
        .I1(I2[2]),
        .I2(I2[41]),
        .I3(p_0_in78_in),
        .I4(I2[3]),
        .I5(I2[42]),
        .O(\n_0_mcp1_dec_c4[7]_i_8 ));
(* SOFT_HLUTNM = "soft_lutpair200" *) 
   LUT6 #(
    .INIT(64'h6996966996696996)) 
     \mcp1_dec_c4[7]_i_9 
       (.I0(p_0_in81_in),
        .I1(I2[4]),
        .I2(I2[43]),
        .I3(p_0_in75_in),
        .I4(I2[2]),
        .I5(I2[41]),
        .O(\n_0_mcp1_dec_c4[7]_i_9 ));
LUT6 #(
    .INIT(64'h0000000020000001)) 
     \mcp1_dec_c5[0]_i_1 
       (.I0(rx_66_enc[49]),
        .I1(rx_66_enc[43]),
        .I2(rx_66_enc[48]),
        .I3(rx_66_enc[47]),
        .I4(rx_66_enc[46]),
        .I5(\n_0_mcp1_dec_c5[0]_i_2 ),
        .O(O16[0]));
(* SOFT_HLUTNM = "soft_lutpair253" *) 
   LUT6 #(
    .INIT(64'hFF9696FF96FFFF96)) 
     \mcp1_dec_c5[0]_i_2 
       (.I0(p_0_in93_in),
        .I1(I2[8]),
        .I2(I2[47]),
        .I3(p_0_in90_in),
        .I4(I2[7]),
        .I5(I2[46]),
        .O(\n_0_mcp1_dec_c5[0]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair243" *) 
   LUT5 #(
    .INIT(32'h01004001)) 
     \mcp1_dec_c5[1]_i_1 
       (.I0(\n_0_mcp1_dec_c5[1]_i_2 ),
        .I1(rx_66_enc[44]),
        .I2(rx_66_enc[45]),
        .I3(rx_66_enc[46]),
        .I4(rx_66_enc[48]),
        .O(O16[1]));
LUT6 #(
    .INIT(64'hFFF6F6FFF6FFFFF6)) 
     \mcp1_dec_c5[1]_i_2 
       (.I0(rx_66_enc[47]),
        .I1(rx_66_enc[46]),
        .I2(\n_0_mcp1_dec_c5[7]_i_7 ),
        .I3(I2[45]),
        .I4(I2[6]),
        .I5(p_0_in87_in),
        .O(\n_0_mcp1_dec_c5[1]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \mcp1_dec_c5[2]_i_1 
       (.I0(\n_0_mcp1_dec_c5[7]_i_3 ),
        .O(O16[2]));
LUT6 #(
    .INIT(64'hABAAAAAAAAEAAAAA)) 
     \mcp1_dec_c5[3]_i_1 
       (.I0(\n_0_mcp1_dec_c5[4]_i_2 ),
        .I1(rx_66_enc[47]),
        .I2(rx_66_enc[46]),
        .I3(rx_66_enc[48]),
        .I4(\n_0_mcp1_dec_c5[3]_i_2 ),
        .I5(rx_66_enc[49]),
        .O(O16[3]));
LUT4 #(
    .INIT(16'h0069)) 
     \mcp1_dec_c5[3]_i_2 
       (.I0(p_0_in87_in),
        .I1(I2[6]),
        .I2(I2[45]),
        .I3(\n_0_mcp1_dec_c5[3]_i_3 ),
        .O(\n_0_mcp1_dec_c5[3]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair196" *) 
   LUT6 #(
    .INIT(64'h69FFFF69FF6969FF)) 
     \mcp1_dec_c5[3]_i_3 
       (.I0(p_0_in93_in),
        .I1(I2[8]),
        .I2(I2[47]),
        .I3(p_0_in90_in),
        .I4(I2[7]),
        .I5(I2[46]),
        .O(\n_0_mcp1_dec_c5[3]_i_3 ));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_dec_c5[4]_i_1 
       (.I0(\n_0_mcp1_dec_c5[4]_i_2 ),
        .I1(\n_0_mcp1_dec_c5[7]_i_4 ),
        .O(O16[4]));
LUT6 #(
    .INIT(64'h1800000000000000)) 
     \mcp1_dec_c5[4]_i_2 
       (.I0(\n_0_mcp1_dec_c5[7]_i_9 ),
        .I1(rx_66_enc[44]),
        .I2(rx_66_enc[45]),
        .I3(\n_0_mcp1_dec_c5[7]_i_8 ),
        .I4(rx_66_enc[43]),
        .I5(\n_0_mcp1_dec_c5[7]_i_7 ),
        .O(\n_0_mcp1_dec_c5[4]_i_2 ));
LUT6 #(
    .INIT(64'h0505000333305050)) 
     \mcp1_dec_c5[5]_i_1 
       (.I0(\n_0_mcp1_dec_c5[5]_i_2 ),
        .I1(\n_0_mcp1_dec_c5[5]_i_3 ),
        .I2(rx_66_enc[48]),
        .I3(rx_66_enc[46]),
        .I4(rx_66_enc[44]),
        .I5(rx_66_enc[45]),
        .O(O16[5]));
(* SOFT_HLUTNM = "soft_lutpair251" *) 
   LUT6 #(
    .INIT(64'hEBBEFFFFFFFFFFFF)) 
     \mcp1_dec_c5[5]_i_2 
       (.I0(\n_0_mcp1_dec_c5[7]_i_7 ),
        .I1(I2[45]),
        .I2(I2[6]),
        .I3(p_0_in87_in),
        .I4(rx_66_enc[47]),
        .I5(rx_66_enc[46]),
        .O(\n_0_mcp1_dec_c5[5]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair197" *) 
   LUT5 #(
    .INIT(32'hFBFFF77F)) 
     \mcp1_dec_c5[5]_i_3 
       (.I0(rx_66_enc[49]),
        .I1(rx_66_enc[43]),
        .I2(rx_66_enc[46]),
        .I3(rx_66_enc[47]),
        .I4(rx_66_enc[48]),
        .O(\n_0_mcp1_dec_c5[5]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair198" *) 
   LUT5 #(
    .INIT(32'hAABAAAAA)) 
     \mcp1_dec_c5[6]_i_1 
       (.I0(\n_0_mcp1_dec_c5[7]_i_4 ),
        .I1(\n_0_mcp1_dec_c5[6]_i_2 ),
        .I2(rx_66_enc[43]),
        .I3(rx_66_enc[45]),
        .I4(rx_66_enc[44]),
        .O(O16[6]));
(* SOFT_HLUTNM = "soft_lutpair249" *) 
   LUT6 #(
    .INIT(64'hFFFFFFFFDFFDFDDF)) 
     \mcp1_dec_c5[6]_i_2 
       (.I0(rx_66_enc[46]),
        .I1(rx_66_enc[47]),
        .I2(I2[51]),
        .I3(I2[12]),
        .I4(p_0_in105_in),
        .I5(rx_66_enc[48]),
        .O(\n_0_mcp1_dec_c5[6]_i_2 ));
LUT2 #(
    .INIT(4'h8)) 
     \mcp1_dec_c5[7]_i_1 
       (.I0(\n_0_mcp1_dec_c5[7]_i_3 ),
        .I1(I3),
        .O(O2));
LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
     \mcp1_dec_c5[7]_i_2 
       (.I0(\n_0_mcp1_dec_c5[7]_i_4 ),
        .I1(rx_66_enc[43]),
        .I2(rx_66_enc[49]),
        .I3(rx_66_enc[47]),
        .I4(\n_0_mcp1_dec_c5[7]_i_5 ),
        .I5(\n_0_mcp1_dec_c5[7]_i_6 ),
        .O(O16[7]));
(* SOFT_HLUTNM = "soft_lutpair198" *) 
   LUT6 #(
    .INIT(64'hFE7FFFFFFFFF7FFE)) 
     \mcp1_dec_c5[7]_i_3 
       (.I0(\n_0_mcp1_dec_c5[7]_i_7 ),
        .I1(rx_66_enc[43]),
        .I2(\n_0_mcp1_dec_c5[7]_i_8 ),
        .I3(rx_66_enc[45]),
        .I4(rx_66_enc[44]),
        .I5(\n_0_mcp1_dec_c5[7]_i_9 ),
        .O(\n_0_mcp1_dec_c5[7]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair243" *) 
   LUT5 #(
    .INIT(32'h14000040)) 
     \mcp1_dec_c5[7]_i_4 
       (.I0(\n_0_mcp1_dec_c5[1]_i_2 ),
        .I1(rx_66_enc[46]),
        .I2(rx_66_enc[48]),
        .I3(rx_66_enc[45]),
        .I4(rx_66_enc[44]),
        .O(\n_0_mcp1_dec_c5[7]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair195" *) 
   LUT6 #(
    .INIT(64'h0069690069000069)) 
     \mcp1_dec_c5[7]_i_5 
       (.I0(p_0_in102_in),
        .I1(I2[11]),
        .I2(I2[50]),
        .I3(p_0_in96_in),
        .I4(I2[9]),
        .I5(I2[48]),
        .O(\n_0_mcp1_dec_c5[7]_i_5 ));
LUT6 #(
    .INIT(64'h0096960096000096)) 
     \mcp1_dec_c5[7]_i_6 
       (.I0(p_0_in93_in),
        .I1(I2[8]),
        .I2(I2[47]),
        .I3(p_0_in90_in),
        .I4(I2[7]),
        .I5(I2[46]),
        .O(\n_0_mcp1_dec_c5[7]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair193" *) 
   LUT6 #(
    .INIT(64'h6996966996696996)) 
     \mcp1_dec_c5[7]_i_7 
       (.I0(p_0_in102_in),
        .I1(I2[11]),
        .I2(I2[50]),
        .I3(p_0_in105_in),
        .I4(I2[12]),
        .I5(I2[51]),
        .O(\n_0_mcp1_dec_c5[7]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair195" *) 
   LUT6 #(
    .INIT(64'h6996966996696996)) 
     \mcp1_dec_c5[7]_i_8 
       (.I0(p_0_in96_in),
        .I1(I2[9]),
        .I2(I2[48]),
        .I3(p_0_in99_in),
        .I4(I2[10]),
        .I5(I2[49]),
        .O(\n_0_mcp1_dec_c5[7]_i_8 ));
(* SOFT_HLUTNM = "soft_lutpair194" *) 
   LUT6 #(
    .INIT(64'h6996966996696996)) 
     \mcp1_dec_c5[7]_i_9 
       (.I0(p_0_in102_in),
        .I1(I2[11]),
        .I2(I2[50]),
        .I3(p_0_in96_in),
        .I4(I2[9]),
        .I5(I2[48]),
        .O(\n_0_mcp1_dec_c5[7]_i_9 ));
LUT6 #(
    .INIT(64'h0000000020000001)) 
     \mcp1_dec_c6[0]_i_1 
       (.I0(rx_66_enc[56]),
        .I1(rx_66_enc[50]),
        .I2(rx_66_enc[55]),
        .I3(rx_66_enc[54]),
        .I4(rx_66_enc[53]),
        .I5(\n_0_mcp1_dec_c6[0]_i_2 ),
        .O(O17[0]));
(* SOFT_HLUTNM = "soft_lutpair248" *) 
   LUT6 #(
    .INIT(64'hFF9696FF96FFFF96)) 
     \mcp1_dec_c6[0]_i_2 
       (.I0(p_0_in114_in),
        .I1(I2[15]),
        .I2(I2[54]),
        .I3(p_0_in111_in),
        .I4(I2[14]),
        .I5(I2[53]),
        .O(\n_0_mcp1_dec_c6[0]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair246" *) 
   LUT5 #(
    .INIT(32'h01400001)) 
     \mcp1_dec_c6[1]_i_1 
       (.I0(\n_0_mcp1_dec_c6[1]_i_2 ),
        .I1(rx_66_enc[51]),
        .I2(rx_66_enc[52]),
        .I3(rx_66_enc[55]),
        .I4(rx_66_enc[53]),
        .O(O17[1]));
LUT6 #(
    .INIT(64'hFFF6F6FFF6FFFFF6)) 
     \mcp1_dec_c6[1]_i_2 
       (.I0(rx_66_enc[54]),
        .I1(rx_66_enc[53]),
        .I2(\n_0_mcp1_dec_c6[7]_i_7 ),
        .I3(I2[52]),
        .I4(I2[13]),
        .I5(p_0_in108_in),
        .O(\n_0_mcp1_dec_c6[1]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \mcp1_dec_c6[2]_i_1 
       (.I0(\n_0_mcp1_dec_c6[7]_i_3 ),
        .O(O17[2]));
LUT6 #(
    .INIT(64'hABAAAAAAAAAAEAAA)) 
     \mcp1_dec_c6[3]_i_1 
       (.I0(\n_0_mcp1_dec_c6[4]_i_2 ),
        .I1(rx_66_enc[55]),
        .I2(rx_66_enc[56]),
        .I3(\n_0_mcp1_dec_c6[3]_i_2 ),
        .I4(rx_66_enc[54]),
        .I5(rx_66_enc[53]),
        .O(O17[3]));
LUT4 #(
    .INIT(16'h0069)) 
     \mcp1_dec_c6[3]_i_2 
       (.I0(p_0_in108_in),
        .I1(I2[13]),
        .I2(I2[52]),
        .I3(\n_0_mcp1_dec_c6[3]_i_3 ),
        .O(\n_0_mcp1_dec_c6[3]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair190" *) 
   LUT6 #(
    .INIT(64'h69FFFF69FF6969FF)) 
     \mcp1_dec_c6[3]_i_3 
       (.I0(p_0_in114_in),
        .I1(I2[15]),
        .I2(I2[54]),
        .I3(p_0_in111_in),
        .I4(I2[14]),
        .I5(I2[53]),
        .O(\n_0_mcp1_dec_c6[3]_i_3 ));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_dec_c6[4]_i_1 
       (.I0(\n_0_mcp1_dec_c6[4]_i_2 ),
        .I1(\n_0_mcp1_dec_c6[7]_i_4 ),
        .O(O17[4]));
LUT6 #(
    .INIT(64'h1800000000000000)) 
     \mcp1_dec_c6[4]_i_2 
       (.I0(\n_0_mcp1_dec_c6[7]_i_9 ),
        .I1(rx_66_enc[51]),
        .I2(rx_66_enc[52]),
        .I3(\n_0_mcp1_dec_c6[7]_i_8 ),
        .I4(rx_66_enc[50]),
        .I5(\n_0_mcp1_dec_c6[7]_i_7 ),
        .O(\n_0_mcp1_dec_c6[4]_i_2 ));
LUT6 #(
    .INIT(64'h0505000333305050)) 
     \mcp1_dec_c6[5]_i_1 
       (.I0(\n_0_mcp1_dec_c6[5]_i_2 ),
        .I1(\n_0_mcp1_dec_c6[5]_i_3 ),
        .I2(rx_66_enc[55]),
        .I3(rx_66_enc[53]),
        .I4(rx_66_enc[51]),
        .I5(rx_66_enc[52]),
        .O(O17[5]));
(* SOFT_HLUTNM = "soft_lutpair250" *) 
   LUT6 #(
    .INIT(64'hEBBEFFFFFFFFFFFF)) 
     \mcp1_dec_c6[5]_i_2 
       (.I0(\n_0_mcp1_dec_c6[7]_i_7 ),
        .I1(I2[52]),
        .I2(I2[13]),
        .I3(p_0_in108_in),
        .I4(rx_66_enc[54]),
        .I5(rx_66_enc[53]),
        .O(\n_0_mcp1_dec_c6[5]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair191" *) 
   LUT5 #(
    .INIT(32'hFBFFF77F)) 
     \mcp1_dec_c6[5]_i_3 
       (.I0(rx_66_enc[56]),
        .I1(rx_66_enc[50]),
        .I2(rx_66_enc[53]),
        .I3(rx_66_enc[54]),
        .I4(rx_66_enc[55]),
        .O(\n_0_mcp1_dec_c6[5]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair192" *) 
   LUT5 #(
    .INIT(32'hAABAAAAA)) 
     \mcp1_dec_c6[6]_i_1 
       (.I0(\n_0_mcp1_dec_c6[7]_i_4 ),
        .I1(\n_0_mcp1_dec_c6[6]_i_2 ),
        .I2(rx_66_enc[50]),
        .I3(rx_66_enc[52]),
        .I4(rx_66_enc[51]),
        .O(O17[6]));
LUT6 #(
    .INIT(64'hFFFFFFFFDFFDFDDF)) 
     \mcp1_dec_c6[6]_i_2 
       (.I0(rx_66_enc[53]),
        .I1(rx_66_enc[54]),
        .I2(I2[58]),
        .I3(I2[19]),
        .I4(p_0_in126_in),
        .I5(rx_66_enc[55]),
        .O(\n_0_mcp1_dec_c6[6]_i_2 ));
LUT2 #(
    .INIT(4'h8)) 
     \mcp1_dec_c6[7]_i_1 
       (.I0(\n_0_mcp1_dec_c6[7]_i_3 ),
        .I1(I3),
        .O(O3));
LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
     \mcp1_dec_c6[7]_i_2 
       (.I0(\n_0_mcp1_dec_c6[7]_i_4 ),
        .I1(rx_66_enc[50]),
        .I2(rx_66_enc[56]),
        .I3(rx_66_enc[54]),
        .I4(\n_0_mcp1_dec_c6[7]_i_5 ),
        .I5(\n_0_mcp1_dec_c6[7]_i_6 ),
        .O(O17[7]));
(* SOFT_HLUTNM = "soft_lutpair192" *) 
   LUT6 #(
    .INIT(64'hFE7FFFFFFFFF7FFE)) 
     \mcp1_dec_c6[7]_i_3 
       (.I0(\n_0_mcp1_dec_c6[7]_i_7 ),
        .I1(rx_66_enc[50]),
        .I2(\n_0_mcp1_dec_c6[7]_i_8 ),
        .I3(rx_66_enc[52]),
        .I4(rx_66_enc[51]),
        .I5(\n_0_mcp1_dec_c6[7]_i_9 ),
        .O(\n_0_mcp1_dec_c6[7]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair246" *) 
   LUT5 #(
    .INIT(32'h14000040)) 
     \mcp1_dec_c6[7]_i_4 
       (.I0(\n_0_mcp1_dec_c6[1]_i_2 ),
        .I1(rx_66_enc[53]),
        .I2(rx_66_enc[55]),
        .I3(rx_66_enc[52]),
        .I4(rx_66_enc[51]),
        .O(\n_0_mcp1_dec_c6[7]_i_4 ));
LUT6 #(
    .INIT(64'h0069690069000069)) 
     \mcp1_dec_c6[7]_i_5 
       (.I0(p_0_in123_in),
        .I1(I2[18]),
        .I2(I2[57]),
        .I3(p_0_in117_in),
        .I4(I2[16]),
        .I5(I2[55]),
        .O(\n_0_mcp1_dec_c6[7]_i_5 ));
LUT6 #(
    .INIT(64'h0096960096000096)) 
     \mcp1_dec_c6[7]_i_6 
       (.I0(p_0_in114_in),
        .I1(I2[15]),
        .I2(I2[54]),
        .I3(p_0_in111_in),
        .I4(I2[14]),
        .I5(I2[53]),
        .O(\n_0_mcp1_dec_c6[7]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair187" *) 
   LUT6 #(
    .INIT(64'h6996966996696996)) 
     \mcp1_dec_c6[7]_i_7 
       (.I0(p_0_in126_in),
        .I1(I2[19]),
        .I2(I2[58]),
        .I3(p_0_in123_in),
        .I4(I2[18]),
        .I5(I2[57]),
        .O(\n_0_mcp1_dec_c6[7]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair189" *) 
   LUT6 #(
    .INIT(64'h6996966996696996)) 
     \mcp1_dec_c6[7]_i_8 
       (.I0(p_0_in117_in),
        .I1(I2[16]),
        .I2(I2[55]),
        .I3(p_0_in120_in),
        .I4(I2[17]),
        .I5(I2[56]),
        .O(\n_0_mcp1_dec_c6[7]_i_8 ));
(* SOFT_HLUTNM = "soft_lutpair188" *) 
   LUT6 #(
    .INIT(64'h6996966996696996)) 
     \mcp1_dec_c6[7]_i_9 
       (.I0(p_0_in123_in),
        .I1(I2[18]),
        .I2(I2[57]),
        .I3(p_0_in117_in),
        .I4(I2[16]),
        .I5(I2[55]),
        .O(\n_0_mcp1_dec_c6[7]_i_9 ));
LUT6 #(
    .INIT(64'h2000000000000010)) 
     \mcp1_dec_c7[0]_i_1 
       (.I0(I1[3]),
        .I1(rx_66_enc[57]),
        .I2(I11),
        .I3(I1[2]),
        .I4(I5),
        .I5(I4),
        .O(O18[0]));
(* SOFT_HLUTNM = "soft_lutpair244" *) 
   LUT5 #(
    .INIT(32'h01004001)) 
     \mcp1_dec_c7[1]_i_1 
       (.I0(\n_0_mcp1_dec_c7[1]_i_2 ),
        .I1(I1[0]),
        .I2(I1[1]),
        .I3(I5),
        .I4(I4),
        .O(O18[1]));
LUT6 #(
    .INIT(64'hFFF6F6FFF6FFFFF6)) 
     \mcp1_dec_c7[1]_i_2 
       (.I0(I1[2]),
        .I1(I5),
        .I2(I6),
        .I3(I2[59]),
        .I4(I2[20]),
        .I5(\n_0_mcp1_descr_reg_reg[0] ),
        .O(\n_0_mcp1_dec_c7[1]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair186" *) 
   LUT6 #(
    .INIT(64'h0180000000008001)) 
     \mcp1_dec_c7[2]_i_1 
       (.I0(I6),
        .I1(rx_66_enc[57]),
        .I2(I9),
        .I3(I1[1]),
        .I4(I1[0]),
        .I5(I10),
        .O(O12));
LUT6 #(
    .INIT(64'hABAAAAAAAAAAEAAA)) 
     \mcp1_dec_c7[3]_i_1 
       (.I0(\n_0_mcp1_dec_c7[4]_i_2 ),
        .I1(I1[3]),
        .I2(I4),
        .I3(\n_0_mcp1_dec_c7[3]_i_2 ),
        .I4(I5),
        .I5(I1[2]),
        .O(O18[2]));
LUT5 #(
    .INIT(32'h08808008)) 
     \mcp1_dec_c7[3]_i_2 
       (.I0(I1[0]),
        .I1(I1[1]),
        .I2(\n_0_mcp1_descr_reg_reg[0] ),
        .I3(I2[20]),
        .I4(I2[59]),
        .O(\n_0_mcp1_dec_c7[3]_i_2 ));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_dec_c7[4]_i_1 
       (.I0(\n_0_mcp1_dec_c7[4]_i_2 ),
        .I1(\n_0_mcp1_dec_c7[7]_i_3 ),
        .O(O18[3]));
LUT6 #(
    .INIT(64'h1800000000000000)) 
     \mcp1_dec_c7[4]_i_2 
       (.I0(I10),
        .I1(I1[0]),
        .I2(I1[1]),
        .I3(I9),
        .I4(rx_66_enc[57]),
        .I5(I6),
        .O(\n_0_mcp1_dec_c7[4]_i_2 ));
LUT6 #(
    .INIT(64'h0505000333305050)) 
     \mcp1_dec_c7[5]_i_1 
       (.I0(\n_0_mcp1_dec_c7[5]_i_2 ),
        .I1(\n_0_mcp1_dec_c7[5]_i_3 ),
        .I2(I4),
        .I3(I5),
        .I4(I1[0]),
        .I5(I1[1]),
        .O(O18[4]));
(* SOFT_HLUTNM = "soft_lutpair254" *) 
   LUT6 #(
    .INIT(64'hEBBEFFFFFFFFFFFF)) 
     \mcp1_dec_c7[5]_i_2 
       (.I0(I6),
        .I1(I2[59]),
        .I2(I2[20]),
        .I3(\n_0_mcp1_descr_reg_reg[0] ),
        .I4(I1[2]),
        .I5(I5),
        .O(\n_0_mcp1_dec_c7[5]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair183" *) 
   LUT5 #(
    .INIT(32'hFBFFF77F)) 
     \mcp1_dec_c7[5]_i_3 
       (.I0(I1[3]),
        .I1(rx_66_enc[57]),
        .I2(I5),
        .I3(I1[2]),
        .I4(I4),
        .O(\n_0_mcp1_dec_c7[5]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair186" *) 
   LUT5 #(
    .INIT(32'hAABAAAAA)) 
     \mcp1_dec_c7[6]_i_1 
       (.I0(\n_0_mcp1_dec_c7[7]_i_3 ),
        .I1(I12),
        .I2(rx_66_enc[57]),
        .I3(I1[1]),
        .I4(I1[0]),
        .O(O18[5]));
LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
     \mcp1_dec_c7[7]_i_2 
       (.I0(\n_0_mcp1_dec_c7[7]_i_3 ),
        .I1(I1[3]),
        .I2(rx_66_enc[57]),
        .I3(I1[2]),
        .I4(I13),
        .I5(I14),
        .O(O18[6]));
(* SOFT_HLUTNM = "soft_lutpair244" *) 
   LUT5 #(
    .INIT(32'h14000040)) 
     \mcp1_dec_c7[7]_i_3 
       (.I0(\n_0_mcp1_dec_c7[1]_i_2 ),
        .I1(I4),
        .I2(I5),
        .I3(I1[1]),
        .I4(I1[0]),
        .O(\n_0_mcp1_dec_c7[7]_i_3 ));
FDRE \mcp1_descr_reg_reg[0] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(I2[65]),
        .Q(\n_0_mcp1_descr_reg_reg[0] ),
        .R(SR));
FDRE \mcp1_descr_reg_reg[10] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(I2[55]),
        .Q(p_0_in99_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[11] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(I2[54]),
        .Q(p_0_in96_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[12] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(I2[53]),
        .Q(p_0_in93_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[13] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(I2[52]),
        .Q(p_0_in90_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[14] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(I2[51]),
        .Q(p_0_in87_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[15] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(I2[50]),
        .Q(p_0_in84_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[16] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(I2[49]),
        .Q(p_0_in81_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[17] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(I2[48]),
        .Q(p_0_in78_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[18] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(I2[47]),
        .Q(p_0_in75_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[19] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(I2[46]),
        .Q(p_0_in72_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[1] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(I2[64]),
        .Q(p_0_in126_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[20] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(I2[45]),
        .Q(p_0_in68_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[21] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(I2[44]),
        .Q(p_0_in64_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[22] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(I2[43]),
        .Q(p_0_in60_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[23] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(I2[42]),
        .Q(p_0_in56_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[24] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(I2[41]),
        .Q(p_0_in52_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[25] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(I2[40]),
        .Q(p_0_in48_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[26] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(I2[39]),
        .Q(p_0_in44_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[27] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(I2[38]),
        .Q(p_0_in40_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[28] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(I2[37]),
        .Q(p_0_in36_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[29] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(I2[36]),
        .Q(p_0_in32_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[2] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(I2[63]),
        .Q(p_0_in123_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[30] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(I2[35]),
        .Q(p_0_in28_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[31] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(I2[34]),
        .Q(p_0_in24_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[32] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(I2[33]),
        .Q(p_0_in20_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[33] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(I2[32]),
        .Q(p_0_in16_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[34] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(I2[31]),
        .Q(p_0_in12_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[35] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(I2[30]),
        .Q(p_0_in8_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[36] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(I2[29]),
        .Q(p_0_in4_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[37] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(I2[28]),
        .Q(p_0_in1_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[38] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(I2[27]),
        .Q(p_0_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[39] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(I2[26]),
        .Q(p_2_in69_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[3] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(I2[62]),
        .Q(p_0_in120_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[40] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(I2[25]),
        .Q(p_2_in65_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[41] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(I2[24]),
        .Q(p_2_in61_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[42] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(I2[23]),
        .Q(p_2_in57_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[43] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(I2[22]),
        .Q(p_2_in53_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[44] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(I2[21]),
        .Q(p_2_in49_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[45] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(I2[20]),
        .Q(p_2_in45_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[46] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(I2[19]),
        .Q(p_2_in41_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[47] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(I2[18]),
        .Q(p_2_in37_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[48] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(I2[17]),
        .Q(p_2_in33_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[49] 
       (.C(rxusrclk2),
        .CE(E),
        .D(I2[16]),
        .Q(p_2_in29_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[4] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(I2[61]),
        .Q(p_0_in117_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[50] 
       (.C(rxusrclk2),
        .CE(E),
        .D(I2[15]),
        .Q(p_2_in25_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[51] 
       (.C(rxusrclk2),
        .CE(E),
        .D(I2[14]),
        .Q(p_2_in21_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[52] 
       (.C(rxusrclk2),
        .CE(E),
        .D(I2[13]),
        .Q(p_2_in17_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[53] 
       (.C(rxusrclk2),
        .CE(E),
        .D(I2[12]),
        .Q(p_2_in13_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[54] 
       (.C(rxusrclk2),
        .CE(E),
        .D(I2[11]),
        .Q(p_2_in9_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[55] 
       (.C(rxusrclk2),
        .CE(E),
        .D(I2[10]),
        .Q(p_2_in5_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[56] 
       (.C(rxusrclk2),
        .CE(E),
        .D(I2[9]),
        .Q(p_2_in2_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[57] 
       (.C(rxusrclk2),
        .CE(E),
        .D(I2[8]),
        .Q(p_2_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[5] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(I2[60]),
        .Q(p_0_in114_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[6] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(I2[59]),
        .Q(p_0_in111_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[7] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(I2[58]),
        .Q(p_0_in108_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[8] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(I2[57]),
        .Q(p_0_in105_in),
        .R(SR));
FDRE \mcp1_descr_reg_reg[9] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(I2[56]),
        .Q(p_0_in102_in),
        .R(SR));
LUT5 #(
    .INIT(32'h82280000)) 
     mcp1_ignore_next_mismatch_i_13
       (.I0(I1[0]),
        .I1(I2[59]),
        .I2(I2[20]),
        .I3(\n_0_mcp1_descr_reg_reg[0] ),
        .I4(I1[1]),
        .O(n_0_mcp1_ignore_next_mismatch_i_13));
LUT6 #(
    .INIT(64'h6996000000000000)) 
     mcp1_ignore_next_mismatch_i_14
       (.I0(I2[58]),
        .I1(I8),
        .I2(I2[19]),
        .I3(p_0_in126_in),
        .I4(rx_66_enc[54]),
        .I5(rx_66_enc[55]),
        .O(n_0_mcp1_ignore_next_mismatch_i_14));
LUT5 #(
    .INIT(32'h96000000)) 
     mcp1_ignore_next_mismatch_i_15
       (.I0(p_0_in114_in),
        .I1(I2[15]),
        .I2(I2[54]),
        .I3(rx_66_enc[51]),
        .I4(rx_66_enc[53]),
        .O(n_0_mcp1_ignore_next_mismatch_i_15));
LUT5 #(
    .INIT(32'h96000000)) 
     mcp1_ignore_next_mismatch_i_16
       (.I0(p_0_in105_in),
        .I1(I2[12]),
        .I2(I2[51]),
        .I3(rx_66_enc[48]),
        .I4(rx_66_enc[50]),
        .O(n_0_mcp1_ignore_next_mismatch_i_16));
LUT5 #(
    .INIT(32'h00001441)) 
     mcp1_ignore_next_mismatch_i_18
       (.I0(I1[0]),
        .I1(I2[59]),
        .I2(I2[20]),
        .I3(\n_0_mcp1_descr_reg_reg[0] ),
        .I4(I1[1]),
        .O(n_0_mcp1_ignore_next_mismatch_i_18));
LUT6 #(
    .INIT(64'h1001011001101001)) 
     mcp1_ignore_next_mismatch_i_19
       (.I0(rx_66_enc[54]),
        .I1(rx_66_enc[55]),
        .I2(I2[58]),
        .I3(I8),
        .I4(I2[19]),
        .I5(p_0_in126_in),
        .O(n_0_mcp1_ignore_next_mismatch_i_19));
LUT5 #(
    .INIT(32'h00000069)) 
     mcp1_ignore_next_mismatch_i_20
       (.I0(p_0_in114_in),
        .I1(I2[15]),
        .I2(I2[54]),
        .I3(rx_66_enc[51]),
        .I4(rx_66_enc[53]),
        .O(n_0_mcp1_ignore_next_mismatch_i_20));
LUT5 #(
    .INIT(32'h00000069)) 
     mcp1_ignore_next_mismatch_i_21
       (.I0(p_0_in105_in),
        .I1(I2[12]),
        .I2(I2[51]),
        .I3(rx_66_enc[48]),
        .I4(rx_66_enc[50]),
        .O(n_0_mcp1_ignore_next_mismatch_i_21));
LUT5 #(
    .INIT(32'h82280000)) 
     mcp1_ignore_next_mismatch_i_23
       (.I0(rx_66_enc[46]),
        .I1(I2[47]),
        .I2(I2[8]),
        .I3(p_0_in93_in),
        .I4(rx_66_enc[47]),
        .O(n_0_mcp1_ignore_next_mismatch_i_23));
LUT5 #(
    .INIT(32'h82280000)) 
     mcp1_ignore_next_mismatch_i_24
       (.I0(rx_66_enc[43]),
        .I1(I2[44]),
        .I2(I2[5]),
        .I3(p_0_in84_in),
        .I4(rx_66_enc[44]),
        .O(n_0_mcp1_ignore_next_mismatch_i_24));
LUT5 #(
    .INIT(32'h96000000)) 
     mcp1_ignore_next_mismatch_i_25
       (.I0(p_0_in78_in),
        .I1(I2[3]),
        .I2(I2[42]),
        .I3(rx_66_enc[39]),
        .I4(rx_66_enc[41]),
        .O(n_0_mcp1_ignore_next_mismatch_i_25));
LUT5 #(
    .INIT(32'h96000000)) 
     mcp1_ignore_next_mismatch_i_26
       (.I0(p_0_in68_in),
        .I1(p_0_in126_in),
        .I2(I2[39]),
        .I3(rx_66_enc[36]),
        .I4(rx_66_enc[38]),
        .O(n_0_mcp1_ignore_next_mismatch_i_26));
LUT5 #(
    .INIT(32'h00001441)) 
     mcp1_ignore_next_mismatch_i_29
       (.I0(rx_66_enc[46]),
        .I1(I2[47]),
        .I2(I2[8]),
        .I3(p_0_in93_in),
        .I4(rx_66_enc[47]),
        .O(n_0_mcp1_ignore_next_mismatch_i_29));
LUT5 #(
    .INIT(32'h00001441)) 
     mcp1_ignore_next_mismatch_i_30
       (.I0(rx_66_enc[43]),
        .I1(I2[44]),
        .I2(I2[5]),
        .I3(p_0_in84_in),
        .I4(rx_66_enc[44]),
        .O(n_0_mcp1_ignore_next_mismatch_i_30));
LUT5 #(
    .INIT(32'h00000069)) 
     mcp1_ignore_next_mismatch_i_31
       (.I0(p_0_in78_in),
        .I1(I2[3]),
        .I2(I2[42]),
        .I3(rx_66_enc[39]),
        .I4(rx_66_enc[41]),
        .O(n_0_mcp1_ignore_next_mismatch_i_31));
LUT5 #(
    .INIT(32'h00000069)) 
     mcp1_ignore_next_mismatch_i_32
       (.I0(p_0_in68_in),
        .I1(p_0_in126_in),
        .I2(I2[39]),
        .I3(rx_66_enc[36]),
        .I4(rx_66_enc[38]),
        .O(n_0_mcp1_ignore_next_mismatch_i_32));
LUT5 #(
    .INIT(32'h80080880)) 
     mcp1_ignore_next_mismatch_i_34
       (.I0(rx_66_enc[34]),
        .I1(rx_66_enc[33]),
        .I2(I2[37]),
        .I3(p_0_in120_in),
        .I4(p_0_in60_in),
        .O(n_0_mcp1_ignore_next_mismatch_i_34));
LUT5 #(
    .INIT(32'h96000000)) 
     mcp1_ignore_next_mismatch_i_35
       (.I0(p_0_in44_in),
        .I1(p_0_in108_in),
        .I2(I2[33]),
        .I3(rx_66_enc[30]),
        .I4(rx_66_enc[32]),
        .O(n_0_mcp1_ignore_next_mismatch_i_35));
LUT5 #(
    .INIT(32'h96000000)) 
     mcp1_ignore_next_mismatch_i_36
       (.I0(p_0_in32_in),
        .I1(p_0_in99_in),
        .I2(I2[30]),
        .I3(rx_66_enc[27]),
        .I4(rx_66_enc[29]),
        .O(n_0_mcp1_ignore_next_mismatch_i_36));
LUT6 #(
    .INIT(64'h6996000000000000)) 
     mcp1_ignore_next_mismatch_i_37
       (.I0(I2[26]),
        .I1(I8),
        .I2(p_0_in87_in),
        .I3(p_0_in16_in),
        .I4(rx_66_enc[25]),
        .I5(rx_66_enc[26]),
        .O(n_0_mcp1_ignore_next_mismatch_i_37));
LUT5 #(
    .INIT(32'h01101001)) 
     mcp1_ignore_next_mismatch_i_39
       (.I0(rx_66_enc[34]),
        .I1(rx_66_enc[33]),
        .I2(I2[37]),
        .I3(p_0_in120_in),
        .I4(p_0_in60_in),
        .O(n_0_mcp1_ignore_next_mismatch_i_39));
LUT5 #(
    .INIT(32'h00000069)) 
     mcp1_ignore_next_mismatch_i_40
       (.I0(p_0_in44_in),
        .I1(p_0_in108_in),
        .I2(I2[33]),
        .I3(rx_66_enc[30]),
        .I4(rx_66_enc[32]),
        .O(n_0_mcp1_ignore_next_mismatch_i_40));
LUT5 #(
    .INIT(32'h00000069)) 
     mcp1_ignore_next_mismatch_i_41
       (.I0(p_0_in32_in),
        .I1(p_0_in99_in),
        .I2(I2[30]),
        .I3(rx_66_enc[27]),
        .I4(rx_66_enc[29]),
        .O(n_0_mcp1_ignore_next_mismatch_i_41));
LUT6 #(
    .INIT(64'h1001011001101001)) 
     mcp1_ignore_next_mismatch_i_42
       (.I0(rx_66_enc[25]),
        .I1(rx_66_enc[26]),
        .I2(I2[26]),
        .I3(I8),
        .I4(p_0_in87_in),
        .I5(p_0_in16_in),
        .O(n_0_mcp1_ignore_next_mismatch_i_42));
LUT5 #(
    .INIT(32'h82280000)) 
     mcp1_ignore_next_mismatch_i_44
       (.I0(rx_66_enc[22]),
        .I1(I2[23]),
        .I2(p_0_in78_in),
        .I3(p_0_in4_in),
        .I4(rx_66_enc[23]),
        .O(n_0_mcp1_ignore_next_mismatch_i_44));
LUT5 #(
    .INIT(32'h96000000)) 
     mcp1_ignore_next_mismatch_i_45
       (.I0(p_0_in),
        .I1(p_0_in72_in),
        .I2(I2[21]),
        .I3(rx_66_enc[18]),
        .I4(rx_66_enc[20]),
        .O(n_0_mcp1_ignore_next_mismatch_i_45));
LUT5 #(
    .INIT(32'h96000000)) 
     mcp1_ignore_next_mismatch_i_46
       (.I0(p_2_in61_in),
        .I1(p_0_in60_in),
        .I2(I2[18]),
        .I3(rx_66_enc[15]),
        .I4(rx_66_enc[17]),
        .O(n_0_mcp1_ignore_next_mismatch_i_46));
LUT5 #(
    .INIT(32'h80080880)) 
     mcp1_ignore_next_mismatch_i_47
       (.I0(rx_66_enc[13]),
        .I1(rx_66_enc[12]),
        .I2(I2[16]),
        .I3(p_0_in52_in),
        .I4(p_2_in53_in),
        .O(n_0_mcp1_ignore_next_mismatch_i_47));
LUT5 #(
    .INIT(32'h00001441)) 
     mcp1_ignore_next_mismatch_i_49
       (.I0(rx_66_enc[22]),
        .I1(I2[23]),
        .I2(p_0_in78_in),
        .I3(p_0_in4_in),
        .I4(rx_66_enc[23]),
        .O(n_0_mcp1_ignore_next_mismatch_i_49));
LUT5 #(
    .INIT(32'h00000069)) 
     mcp1_ignore_next_mismatch_i_50
       (.I0(p_0_in),
        .I1(p_0_in72_in),
        .I2(I2[21]),
        .I3(rx_66_enc[18]),
        .I4(rx_66_enc[20]),
        .O(n_0_mcp1_ignore_next_mismatch_i_50));
LUT5 #(
    .INIT(32'h00000069)) 
     mcp1_ignore_next_mismatch_i_51
       (.I0(p_2_in61_in),
        .I1(p_0_in60_in),
        .I2(I2[18]),
        .I3(rx_66_enc[15]),
        .I4(rx_66_enc[17]),
        .O(n_0_mcp1_ignore_next_mismatch_i_51));
LUT5 #(
    .INIT(32'h01101001)) 
     mcp1_ignore_next_mismatch_i_52
       (.I0(rx_66_enc[13]),
        .I1(rx_66_enc[12]),
        .I2(I2[16]),
        .I3(p_0_in52_in),
        .I4(p_2_in53_in),
        .O(n_0_mcp1_ignore_next_mismatch_i_52));
LUT5 #(
    .INIT(32'h96000000)) 
     mcp1_ignore_next_mismatch_i_53
       (.I0(p_2_in37_in),
        .I1(p_0_in36_in),
        .I2(I2[12]),
        .I3(rx_66_enc[9]),
        .I4(rx_66_enc[11]),
        .O(n_0_mcp1_ignore_next_mismatch_i_53));
LUT6 #(
    .INIT(64'h6996000000000000)) 
     mcp1_ignore_next_mismatch_i_54
       (.I0(I2[8]),
        .I1(I8),
        .I2(p_0_in20_in),
        .I3(p_2_in21_in),
        .I4(rx_66_enc[7]),
        .I5(rx_66_enc[8]),
        .O(n_0_mcp1_ignore_next_mismatch_i_54));
LUT6 #(
    .INIT(64'h6996000000000000)) 
     mcp1_ignore_next_mismatch_i_55
       (.I0(I2[6]),
        .I1(I8),
        .I2(p_0_in12_in),
        .I3(p_2_in13_in),
        .I4(rx_66_enc[3]),
        .I5(rx_66_enc[5]),
        .O(n_0_mcp1_ignore_next_mismatch_i_55));
LUT6 #(
    .INIT(64'h6996000000000000)) 
     mcp1_ignore_next_mismatch_i_56
       (.I0(I2[4]),
        .I1(I8),
        .I2(p_0_in4_in),
        .I3(p_2_in5_in),
        .I4(n_0_mcp1_ignore_next_mismatch_i_61),
        .I5(rx_66_enc[1]),
        .O(n_0_mcp1_ignore_next_mismatch_i_56));
LUT5 #(
    .INIT(32'h00000069)) 
     mcp1_ignore_next_mismatch_i_57
       (.I0(p_2_in37_in),
        .I1(p_0_in36_in),
        .I2(I2[12]),
        .I3(rx_66_enc[9]),
        .I4(rx_66_enc[11]),
        .O(n_0_mcp1_ignore_next_mismatch_i_57));
LUT6 #(
    .INIT(64'h1001011001101001)) 
     mcp1_ignore_next_mismatch_i_58
       (.I0(rx_66_enc[7]),
        .I1(rx_66_enc[8]),
        .I2(I2[8]),
        .I3(I8),
        .I4(p_0_in20_in),
        .I5(p_2_in21_in),
        .O(n_0_mcp1_ignore_next_mismatch_i_58));
LUT6 #(
    .INIT(64'h1001011001101001)) 
     mcp1_ignore_next_mismatch_i_59
       (.I0(rx_66_enc[3]),
        .I1(rx_66_enc[5]),
        .I2(I2[6]),
        .I3(I8),
        .I4(p_0_in12_in),
        .I5(p_2_in13_in),
        .O(n_0_mcp1_ignore_next_mismatch_i_59));
LUT6 #(
    .INIT(64'h0000000000009669)) 
     mcp1_ignore_next_mismatch_i_60
       (.I0(p_2_in),
        .I1(p_0_in),
        .I2(I8),
        .I3(I2[2]),
        .I4(rx_66_enc[1]),
        .I5(n_0_mcp1_ignore_next_mismatch_i_62),
        .O(n_0_mcp1_ignore_next_mismatch_i_60));
(* SOFT_HLUTNM = "soft_lutpair213" *) 
   LUT5 #(
    .INIT(32'h99966669)) 
     mcp1_ignore_next_mismatch_i_61
       (.I0(p_2_in),
        .I1(p_0_in),
        .I2(out[0]),
        .I3(out[1]),
        .I4(I2[2]),
        .O(n_0_mcp1_ignore_next_mismatch_i_61));
(* SOFT_HLUTNM = "soft_lutpair208" *) 
   LUT5 #(
    .INIT(32'h99966669)) 
     mcp1_ignore_next_mismatch_i_62
       (.I0(p_2_in5_in),
        .I1(p_0_in4_in),
        .I2(out[0]),
        .I3(out[1]),
        .I4(I2[4]),
        .O(n_0_mcp1_ignore_next_mismatch_i_62));
CARRY4 mcp1_ignore_next_mismatch_reg_i_12
       (.CI(n_0_mcp1_ignore_next_mismatch_reg_i_22),
        .CO({n_0_mcp1_ignore_next_mismatch_reg_i_12,n_1_mcp1_ignore_next_mismatch_reg_i_12,n_2_mcp1_ignore_next_mismatch_reg_i_12,n_3_mcp1_ignore_next_mismatch_reg_i_12}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_mcp1_ignore_next_mismatch_reg_i_12_O_UNCONNECTED[3:0]),
        .S({n_0_mcp1_ignore_next_mismatch_i_23,n_0_mcp1_ignore_next_mismatch_i_24,n_0_mcp1_ignore_next_mismatch_i_25,n_0_mcp1_ignore_next_mismatch_i_26}));
CARRY4 mcp1_ignore_next_mismatch_reg_i_17
       (.CI(n_0_mcp1_ignore_next_mismatch_reg_i_28),
        .CO({n_0_mcp1_ignore_next_mismatch_reg_i_17,n_1_mcp1_ignore_next_mismatch_reg_i_17,n_2_mcp1_ignore_next_mismatch_reg_i_17,n_3_mcp1_ignore_next_mismatch_reg_i_17}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_mcp1_ignore_next_mismatch_reg_i_17_O_UNCONNECTED[3:0]),
        .S({n_0_mcp1_ignore_next_mismatch_i_29,n_0_mcp1_ignore_next_mismatch_i_30,n_0_mcp1_ignore_next_mismatch_i_31,n_0_mcp1_ignore_next_mismatch_i_32}));
CARRY4 mcp1_ignore_next_mismatch_reg_i_22
       (.CI(n_0_mcp1_ignore_next_mismatch_reg_i_33),
        .CO({n_0_mcp1_ignore_next_mismatch_reg_i_22,n_1_mcp1_ignore_next_mismatch_reg_i_22,n_2_mcp1_ignore_next_mismatch_reg_i_22,n_3_mcp1_ignore_next_mismatch_reg_i_22}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_mcp1_ignore_next_mismatch_reg_i_22_O_UNCONNECTED[3:0]),
        .S({n_0_mcp1_ignore_next_mismatch_i_34,n_0_mcp1_ignore_next_mismatch_i_35,n_0_mcp1_ignore_next_mismatch_i_36,n_0_mcp1_ignore_next_mismatch_i_37}));
CARRY4 mcp1_ignore_next_mismatch_reg_i_28
       (.CI(n_0_mcp1_ignore_next_mismatch_reg_i_38),
        .CO({n_0_mcp1_ignore_next_mismatch_reg_i_28,n_1_mcp1_ignore_next_mismatch_reg_i_28,n_2_mcp1_ignore_next_mismatch_reg_i_28,n_3_mcp1_ignore_next_mismatch_reg_i_28}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_mcp1_ignore_next_mismatch_reg_i_28_O_UNCONNECTED[3:0]),
        .S({n_0_mcp1_ignore_next_mismatch_i_39,n_0_mcp1_ignore_next_mismatch_i_40,n_0_mcp1_ignore_next_mismatch_i_41,n_0_mcp1_ignore_next_mismatch_i_42}));
CARRY4 mcp1_ignore_next_mismatch_reg_i_33
       (.CI(n_0_mcp1_ignore_next_mismatch_reg_i_43),
        .CO({n_0_mcp1_ignore_next_mismatch_reg_i_33,n_1_mcp1_ignore_next_mismatch_reg_i_33,n_2_mcp1_ignore_next_mismatch_reg_i_33,n_3_mcp1_ignore_next_mismatch_reg_i_33}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_mcp1_ignore_next_mismatch_reg_i_33_O_UNCONNECTED[3:0]),
        .S({n_0_mcp1_ignore_next_mismatch_i_44,n_0_mcp1_ignore_next_mismatch_i_45,n_0_mcp1_ignore_next_mismatch_i_46,n_0_mcp1_ignore_next_mismatch_i_47}));
CARRY4 mcp1_ignore_next_mismatch_reg_i_38
       (.CI(n_0_mcp1_ignore_next_mismatch_reg_i_48),
        .CO({n_0_mcp1_ignore_next_mismatch_reg_i_38,n_1_mcp1_ignore_next_mismatch_reg_i_38,n_2_mcp1_ignore_next_mismatch_reg_i_38,n_3_mcp1_ignore_next_mismatch_reg_i_38}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_mcp1_ignore_next_mismatch_reg_i_38_O_UNCONNECTED[3:0]),
        .S({n_0_mcp1_ignore_next_mismatch_i_49,n_0_mcp1_ignore_next_mismatch_i_50,n_0_mcp1_ignore_next_mismatch_i_51,n_0_mcp1_ignore_next_mismatch_i_52}));
CARRY4 mcp1_ignore_next_mismatch_reg_i_4
       (.CI(n_0_mcp1_ignore_next_mismatch_reg_i_6),
        .CO({NLW_mcp1_ignore_next_mismatch_reg_i_4_CO_UNCONNECTED[3:2],CO,n_3_mcp1_ignore_next_mismatch_reg_i_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O(NLW_mcp1_ignore_next_mismatch_reg_i_4_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,S}));
CARRY4 mcp1_ignore_next_mismatch_reg_i_43
       (.CI(1'b0),
        .CO({n_0_mcp1_ignore_next_mismatch_reg_i_43,n_1_mcp1_ignore_next_mismatch_reg_i_43,n_2_mcp1_ignore_next_mismatch_reg_i_43,n_3_mcp1_ignore_next_mismatch_reg_i_43}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_mcp1_ignore_next_mismatch_reg_i_43_O_UNCONNECTED[3:0]),
        .S({n_0_mcp1_ignore_next_mismatch_i_53,n_0_mcp1_ignore_next_mismatch_i_54,n_0_mcp1_ignore_next_mismatch_i_55,n_0_mcp1_ignore_next_mismatch_i_56}));
CARRY4 mcp1_ignore_next_mismatch_reg_i_48
       (.CI(1'b0),
        .CO({n_0_mcp1_ignore_next_mismatch_reg_i_48,n_1_mcp1_ignore_next_mismatch_reg_i_48,n_2_mcp1_ignore_next_mismatch_reg_i_48,n_3_mcp1_ignore_next_mismatch_reg_i_48}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_mcp1_ignore_next_mismatch_reg_i_48_O_UNCONNECTED[3:0]),
        .S({n_0_mcp1_ignore_next_mismatch_i_57,n_0_mcp1_ignore_next_mismatch_i_58,n_0_mcp1_ignore_next_mismatch_i_59,n_0_mcp1_ignore_next_mismatch_i_60}));
CARRY4 mcp1_ignore_next_mismatch_reg_i_5
       (.CI(n_0_mcp1_ignore_next_mismatch_reg_i_9),
        .CO({NLW_mcp1_ignore_next_mismatch_reg_i_5_CO_UNCONNECTED[3:2],O4,n_3_mcp1_ignore_next_mismatch_reg_i_5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O(NLW_mcp1_ignore_next_mismatch_reg_i_5_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,I7}));
CARRY4 mcp1_ignore_next_mismatch_reg_i_6
       (.CI(n_0_mcp1_ignore_next_mismatch_reg_i_12),
        .CO({n_0_mcp1_ignore_next_mismatch_reg_i_6,n_1_mcp1_ignore_next_mismatch_reg_i_6,n_2_mcp1_ignore_next_mismatch_reg_i_6,n_3_mcp1_ignore_next_mismatch_reg_i_6}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_mcp1_ignore_next_mismatch_reg_i_6_O_UNCONNECTED[3:0]),
        .S({n_0_mcp1_ignore_next_mismatch_i_13,n_0_mcp1_ignore_next_mismatch_i_14,n_0_mcp1_ignore_next_mismatch_i_15,n_0_mcp1_ignore_next_mismatch_i_16}));
CARRY4 mcp1_ignore_next_mismatch_reg_i_9
       (.CI(n_0_mcp1_ignore_next_mismatch_reg_i_17),
        .CO({n_0_mcp1_ignore_next_mismatch_reg_i_9,n_1_mcp1_ignore_next_mismatch_reg_i_9,n_2_mcp1_ignore_next_mismatch_reg_i_9,n_3_mcp1_ignore_next_mismatch_reg_i_9}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_mcp1_ignore_next_mismatch_reg_i_9_O_UNCONNECTED[3:0]),
        .S({n_0_mcp1_ignore_next_mismatch_i_18,n_0_mcp1_ignore_next_mismatch_i_19,n_0_mcp1_ignore_next_mismatch_i_20,n_0_mcp1_ignore_next_mismatch_i_21}));
(* SOFT_HLUTNM = "soft_lutpair215" *) 
   LUT6 #(
    .INIT(64'h7DD7FFFFFFFFFFFF)) 
     \mcp1_r_type_next_reg[0]_i_10 
       (.I0(rx_66_enc[7]),
        .I1(I2[2]),
        .I2(p_0_in),
        .I3(p_2_in),
        .I4(rx_66_enc[1]),
        .I5(rx_66_enc[2]),
        .O(\n_0_mcp1_r_type_next_reg[0]_i_10 ));
LUT6 #(
    .INIT(64'hEBBEFFFFFFFFFFFF)) 
     \mcp1_r_type_next_reg[0]_i_11 
       (.I0(rx_66_enc[1]),
        .I1(I2[4]),
        .I2(p_0_in4_in),
        .I3(p_2_in5_in),
        .I4(rx_66_enc[7]),
        .I5(rx_66_enc[0]),
        .O(\n_0_mcp1_r_type_next_reg[0]_i_11 ));
LUT6 #(
    .INIT(64'hFFFFFFFFD77DFFFF)) 
     \mcp1_r_type_next_reg[0]_i_12 
       (.I0(rx_66_enc[4]),
        .I1(I2[8]),
        .I2(p_0_in20_in),
        .I3(p_2_in21_in),
        .I4(rx_66_enc[3]),
        .I5(rx_66_enc[5]),
        .O(\n_0_mcp1_r_type_next_reg[0]_i_12 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF04CC)) 
     \mcp1_r_type_next_reg[0]_i_2 
       (.I0(\n_0_mcp1_dec_c3[7]_i_3 ),
        .I1(\n_0_mcp1_r_type_next_reg[0]_i_5 ),
        .I2(\n_0_mcp1_r_type_next_reg[0]_i_6 ),
        .I3(\n_0_mcp1_r_type_next_reg[0]_i_7 ),
        .I4(\n_0_mcp1_r_type_next_reg[0]_i_8 ),
        .I5(\n_0_mcp1_r_type_next_reg[2]_i_7 ),
        .O(O10));
LUT3 #(
    .INIT(8'hFD)) 
     \mcp1_r_type_next_reg[0]_i_3 
       (.I0(I2[0]),
        .I1(I2[1]),
        .I2(O6),
        .O(O5));
LUT4 #(
    .INIT(16'h0004)) 
     \mcp1_r_type_next_reg[0]_i_5 
       (.I0(\n_0_mcp1_dec_c6[7]_i_3 ),
        .I1(O12),
        .I2(\n_0_mcp1_dec_c5[7]_i_3 ),
        .I3(\n_0_mcp1_dec_c4[7]_i_3 ),
        .O(\n_0_mcp1_r_type_next_reg[0]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair212" *) 
   LUT6 #(
    .INIT(64'hEEEEEE0EEEEEEEEE)) 
     \mcp1_r_type_next_reg[0]_i_6 
       (.I0(\n_0_mcp1_r_type_next_reg[2]_i_24 ),
        .I1(\n_0_mcp1_r_type_next_reg[2]_i_22 ),
        .I2(O11),
        .I3(\n_0_mcp1_r_type_next_reg[0]_i_9 ),
        .I4(\n_0_mcp1_r_type_next_reg[0]_i_10 ),
        .I5(O8),
        .O(\n_0_mcp1_r_type_next_reg[0]_i_6 ));
LUT4 #(
    .INIT(16'hFFFB)) 
     \mcp1_r_type_next_reg[0]_i_7 
       (.I0(\n_0_mcp1_dec_c3[7]_i_3 ),
        .I1(O11),
        .I2(\n_0_mcp1_r_type_next_reg[0]_i_11 ),
        .I3(\n_0_mcp1_r_type_next_reg[0]_i_12 ),
        .O(\n_0_mcp1_r_type_next_reg[0]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair211" *) 
   LUT4 #(
    .INIT(16'hFF10)) 
     \mcp1_r_type_next_reg[0]_i_8 
       (.I0(\n_0_mcp1_r_type_next_reg[2]_i_22 ),
        .I1(\n_0_mcp1_r_type_next_reg[2]_i_21 ),
        .I2(\n_0_mcp1_r_type_next_reg[2]_i_18 ),
        .I3(\n_0_mcp1_r_type_next_reg[2]_i_20 ),
        .O(\n_0_mcp1_r_type_next_reg[0]_i_8 ));
LUT6 #(
    .INIT(64'hFFFEFEFFFEFFFFFE)) 
     \mcp1_r_type_next_reg[0]_i_9 
       (.I0(rx_66_enc[5]),
        .I1(rx_66_enc[3]),
        .I2(rx_66_enc[4]),
        .I3(I2[8]),
        .I4(p_0_in20_in),
        .I5(p_2_in21_in),
        .O(\n_0_mcp1_r_type_next_reg[0]_i_9 ));
LUT5 #(
    .INIT(32'h0008AAAA)) 
     \mcp1_r_type_next_reg[2]_i_10 
       (.I0(\n_0_mcp1_r_type_next_reg[2]_i_25 ),
        .I1(\n_0_mcp1_r_type_next_reg[0]_i_5 ),
        .I2(\n_0_mcp1_r_type_next_reg[2]_i_14 ),
        .I3(\n_0_mcp1_r_type_next_reg[2]_i_19 ),
        .I4(\n_0_mcp1_r_type_next_reg[2]_i_26 ),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_10 ));
(* SOFT_HLUTNM = "soft_lutpair206" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \mcp1_r_type_next_reg[2]_i_11 
       (.I0(\n_0_mcp1_r_type_next_reg[2]_i_13 ),
        .I1(O7[2]),
        .I2(O8),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_11 ));
LUT6 #(
    .INIT(64'hAAA2AAAAAAAAAAAA)) 
     \mcp1_r_type_next_reg[2]_i_12 
       (.I0(\n_0_mcp1_r_type_next_reg[2]_i_27 ),
        .I1(\n_0_mcp1_r_type_next_reg[2]_i_28 ),
        .I2(\n_0_mcp1_r_type_next_reg[2]_i_29 ),
        .I3(\n_0_mcp1_r_type_next_reg[2]_i_30 ),
        .I4(\n_0_mcp1_r_type_next_reg[2]_i_31 ),
        .I5(\n_0_mcp1_r_type_next_reg[0]_i_5 ),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_12 ));
LUT2 #(
    .INIT(4'h2)) 
     \mcp1_r_type_next_reg[2]_i_13 
       (.I0(O11),
        .I1(\n_0_mcp1_dec_c3[7]_i_3 ),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_13 ));
LUT6 #(
    .INIT(64'hFFFFFFFFD77DFFFF)) 
     \mcp1_r_type_next_reg[2]_i_14 
       (.I0(rx_66_enc[1]),
        .I1(I2[4]),
        .I2(p_0_in4_in),
        .I3(p_2_in5_in),
        .I4(rx_66_enc[0]),
        .I5(rx_66_enc[7]),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_14 ));
LUT6 #(
    .INIT(64'hFFFFFFFFD77DFFFF)) 
     \mcp1_r_type_next_reg[2]_i_15 
       (.I0(rx_66_enc[4]),
        .I1(I2[8]),
        .I2(p_0_in20_in),
        .I3(p_2_in21_in),
        .I4(rx_66_enc[5]),
        .I5(rx_66_enc[3]),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_15 ));
(* SOFT_HLUTNM = "soft_lutpair207" *) 
   LUT6 #(
    .INIT(64'h0300000A0000000A)) 
     \mcp1_r_type_next_reg[2]_i_16 
       (.I0(\n_0_mcp1_r_type_next_reg[2]_i_32 ),
        .I1(\n_0_mcp1_r_type_next_reg[2]_i_33 ),
        .I2(\n_0_mcp1_r_type_next_reg[2]_i_34 ),
        .I3(rx_66_enc[2]),
        .I4(rx_66_enc[1]),
        .I5(\n_0_mcp1_r_type_next_reg[2]_i_25 ),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_16 ));
(* SOFT_HLUTNM = "soft_lutpair213" *) 
   LUT6 #(
    .INIT(64'h0000000028820000)) 
     \mcp1_r_type_next_reg[2]_i_17 
       (.I0(rx_66_enc[7]),
        .I1(I2[2]),
        .I2(p_0_in),
        .I3(p_2_in),
        .I4(rx_66_enc[2]),
        .I5(rx_66_enc[1]),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_17 ));
LUT2 #(
    .INIT(4'h2)) 
     \mcp1_r_type_next_reg[2]_i_18 
       (.I0(O12),
        .I1(\n_0_mcp1_dec_c6[7]_i_3 ),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_18 ));
(* SOFT_HLUTNM = "soft_lutpair216" *) 
   LUT6 #(
    .INIT(64'hFFDFDFFFDFFFFFDF)) 
     \mcp1_r_type_next_reg[2]_i_19 
       (.I0(rx_66_enc[3]),
        .I1(rx_66_enc[5]),
        .I2(rx_66_enc[6]),
        .I3(I2[6]),
        .I4(p_0_in12_in),
        .I5(p_2_in13_in),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_19 ));
LUT6 #(
    .INIT(64'hFFFEFFFEFFFFFFFE)) 
     \mcp1_r_type_next_reg[2]_i_2 
       (.I0(\n_0_mcp1_r_type_next_reg[2]_i_7 ),
        .I1(\n_0_mcp1_r_type_next_reg[2]_i_8 ),
        .I2(\n_0_mcp1_r_type_next_reg[2]_i_9 ),
        .I3(\n_0_mcp1_r_type_next_reg[2]_i_10 ),
        .I4(\n_0_mcp1_r_type_next_reg[2]_i_11 ),
        .I5(\n_0_mcp1_r_type_next_reg[2]_i_12 ),
        .O(O9));
(* SOFT_HLUTNM = "soft_lutpair207" *) 
   LUT6 #(
    .INIT(64'h0F00000400000004)) 
     \mcp1_r_type_next_reg[2]_i_20 
       (.I0(\n_0_mcp1_r_type_next_reg[2]_i_33 ),
        .I1(O12),
        .I2(\n_0_mcp1_r_type_next_reg[2]_i_35 ),
        .I3(rx_66_enc[1]),
        .I4(rx_66_enc[2]),
        .I5(\n_0_mcp1_r_type_next_reg[2]_i_32 ),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_20 ));
LUT6 #(
    .INIT(64'hEFFFFFEFFFEFEFFF)) 
     \mcp1_r_type_next_reg[2]_i_21 
       (.I0(rx_66_enc[5]),
        .I1(rx_66_enc[3]),
        .I2(rx_66_enc[4]),
        .I3(I2[8]),
        .I4(p_0_in20_in),
        .I5(p_2_in21_in),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_21 ));
LUT6 #(
    .INIT(64'hFFFFFFFFD77DFFFF)) 
     \mcp1_r_type_next_reg[2]_i_22 
       (.I0(rx_66_enc[1]),
        .I1(I2[4]),
        .I2(p_0_in4_in),
        .I3(p_2_in5_in),
        .I4(rx_66_enc[7]),
        .I5(rx_66_enc[0]),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_22 ));
(* SOFT_HLUTNM = "soft_lutpair184" *) 
   LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
     \mcp1_r_type_next_reg[2]_i_23 
       (.I0(O11),
        .I1(rx_66_enc[5]),
        .I2(rx_66_enc[3]),
        .I3(rx_66_enc[4]),
        .I4(rx_66_enc[6]),
        .I5(\n_0_mcp1_r_type_next_reg[0]_i_10 ),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_23 ));
(* SOFT_HLUTNM = "soft_lutpair185" *) 
   LUT6 #(
    .INIT(64'hFFF7F7FFF7FFFFF7)) 
     \mcp1_r_type_next_reg[2]_i_24 
       (.I0(rx_66_enc[5]),
        .I1(rx_66_enc[3]),
        .I2(rx_66_enc[4]),
        .I3(I2[8]),
        .I4(p_0_in20_in),
        .I5(p_2_in21_in),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_24 ));
(* SOFT_HLUTNM = "soft_lutpair220" *) 
   LUT6 #(
    .INIT(64'h9600000000000069)) 
     \mcp1_r_type_next_reg[2]_i_25 
       (.I0(I2[37]),
        .I1(p_0_in120_in),
        .I2(p_0_in60_in),
        .I3(rx_66_enc[34]),
        .I4(rx_66_enc[32]),
        .I5(rx_66_enc[33]),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_25 ));
(* SOFT_HLUTNM = "soft_lutpair209" *) 
   LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFE)) 
     \mcp1_r_type_next_reg[2]_i_26 
       (.I0(rx_66_enc[38]),
        .I1(rx_66_enc[37]),
        .I2(rx_66_enc[39]),
        .I3(rx_66_enc[36]),
        .I4(\n_0_mcp1_r_type_next_reg[2]_i_36 ),
        .I5(\n_0_mcp1_r_type_next_reg[2]_i_21 ),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_26 ));
(* SOFT_HLUTNM = "soft_lutpair204" *) 
   LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFE)) 
     \mcp1_r_type_next_reg[2]_i_27 
       (.I0(rx_66_enc[38]),
        .I1(rx_66_enc[37]),
        .I2(rx_66_enc[39]),
        .I3(rx_66_enc[36]),
        .I4(\n_0_mcp1_r_type_next_reg[2]_i_36 ),
        .I5(\n_0_mcp1_r_type_next_reg[2]_i_24 ),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_27 ));
(* SOFT_HLUTNM = "soft_lutpair181" *) 
   LUT6 #(
    .INIT(64'h5455555555555555)) 
     \mcp1_r_type_next_reg[2]_i_28 
       (.I0(\n_0_mcp1_r_type_next_reg[2]_i_37 ),
        .I1(rx_66_enc[28]),
        .I2(rx_66_enc[22]),
        .I3(rx_66_enc[24]),
        .I4(rx_66_enc[23]),
        .I5(\n_0_mcp1_r_type_next_reg[2]_i_38 ),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_28 ));
(* SOFT_HLUTNM = "soft_lutpair218" *) 
   LUT6 #(
    .INIT(64'h0000000000004000)) 
     \mcp1_r_type_next_reg[2]_i_29 
       (.I0(\n_0_mcp1_r_type_next_reg[2]_i_39 ),
        .I1(rx_66_enc[19]),
        .I2(rx_66_enc[16]),
        .I3(rx_66_enc[17]),
        .I4(rx_66_enc[15]),
        .I5(rx_66_enc[21]),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_29 ));
(* SOFT_HLUTNM = "soft_lutpair206" *) 
   LUT6 #(
    .INIT(64'hFFFFFFFF00000080)) 
     \mcp1_r_type_next_reg[2]_i_3 
       (.I0(O7[2]),
        .I1(O8),
        .I2(\n_0_mcp1_r_type_next_reg[2]_i_13 ),
        .I3(\n_0_mcp1_r_type_next_reg[2]_i_14 ),
        .I4(\n_0_mcp1_r_type_next_reg[2]_i_15 ),
        .I5(\n_0_mcp1_r_type_next_reg[2]_i_16 ),
        .O(O6));
(* SOFT_HLUTNM = "soft_lutpair183" *) 
   LUT6 #(
    .INIT(64'h0000040000000000)) 
     \mcp1_r_type_next_reg[2]_i_30 
       (.I0(rx_66_enc[57]),
        .I1(I15),
        .I2(I4),
        .I3(I5),
        .I4(I1[3]),
        .I5(I1[2]),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_30 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \mcp1_r_type_next_reg[2]_i_31 
       (.I0(\n_0_mcp1_r_type_next_reg[2]_i_41 ),
        .I1(\n_0_mcp1_r_type_next_reg[0]_i_12 ),
        .I2(\n_0_mcp1_r_type_next_reg[2]_i_42 ),
        .I3(\n_0_mcp1_r_type_next_reg[2]_i_43 ),
        .I4(\n_0_mcp1_r_type_next_reg[2]_i_44 ),
        .I5(\n_0_mcp1_r_type_next_reg[2]_i_45 ),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_31 ));
LUT6 #(
    .INIT(64'h8228000000000000)) 
     \mcp1_r_type_next_reg[2]_i_32 
       (.I0(rx_66_enc[4]),
        .I1(I2[8]),
        .I2(p_0_in20_in),
        .I3(p_2_in21_in),
        .I4(rx_66_enc[5]),
        .I5(rx_66_enc[3]),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_32 ));
(* SOFT_HLUTNM = "soft_lutpair184" *) 
   LUT6 #(
    .INIT(64'hFFDFDFFFDFFFFFDF)) 
     \mcp1_r_type_next_reg[2]_i_33 
       (.I0(rx_66_enc[5]),
        .I1(rx_66_enc[3]),
        .I2(rx_66_enc[6]),
        .I3(I2[6]),
        .I4(p_0_in12_in),
        .I5(p_2_in13_in),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_33 ));
(* SOFT_HLUTNM = "soft_lutpair269" *) 
   LUT6 #(
    .INIT(64'hFF9696FF96FFFF96)) 
     \mcp1_r_type_next_reg[2]_i_34 
       (.I0(p_2_in),
        .I1(p_0_in),
        .I2(I2[2]),
        .I3(p_2_in25_in),
        .I4(p_0_in24_in),
        .I5(I2[9]),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_34 ));
LUT6 #(
    .INIT(64'h69FFFF69FF6969FF)) 
     \mcp1_r_type_next_reg[2]_i_35 
       (.I0(p_2_in),
        .I1(p_0_in),
        .I2(I2[2]),
        .I3(p_2_in25_in),
        .I4(p_0_in24_in),
        .I5(I2[9]),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_35 ));
(* SOFT_HLUTNM = "soft_lutpair210" *) 
   LUT6 #(
    .INIT(64'hFFFFFFFFFF69FFFF)) 
     \mcp1_r_type_next_reg[2]_i_36 
       (.I0(I2[4]),
        .I1(p_0_in4_in),
        .I2(p_2_in5_in),
        .I3(rx_66_enc[1]),
        .I4(rx_66_enc[0]),
        .I5(rx_66_enc[7]),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_36 ));
(* SOFT_HLUTNM = "soft_lutpair229" *) 
   LUT6 #(
    .INIT(64'h0000010000000000)) 
     \mcp1_r_type_next_reg[2]_i_37 
       (.I0(\n_0_mcp1_dec_c3[3]_i_3 ),
        .I1(rx_66_enc[29]),
        .I2(rx_66_enc[34]),
        .I3(rx_66_enc[32]),
        .I4(rx_66_enc[35]),
        .I5(rx_66_enc[33]),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_37 ));
(* SOFT_HLUTNM = "soft_lutpair238" *) 
   LUT5 #(
    .INIT(32'h00009600)) 
     \mcp1_r_type_next_reg[2]_i_38 
       (.I0(p_0_in24_in),
        .I1(p_0_in93_in),
        .I2(I2[28]),
        .I3(rx_66_enc[25]),
        .I4(rx_66_enc[27]),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_38 ));
LUT6 #(
    .INIT(64'h96FFFF96FF9696FF)) 
     \mcp1_r_type_next_reg[2]_i_39 
       (.I0(p_0_in1_in),
        .I1(p_0_in75_in),
        .I2(I2[22]),
        .I3(p_2_in69_in),
        .I4(p_0_in68_in),
        .I5(I2[20]),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_39 ));
(* SOFT_HLUTNM = "soft_lutpair203" *) 
   LUT6 #(
    .INIT(64'h0001000000000000)) 
     \mcp1_r_type_next_reg[2]_i_41 
       (.I0(\n_0_mcp1_dec_c4[3]_i_3 ),
        .I1(rx_66_enc[36]),
        .I2(rx_66_enc[41]),
        .I3(rx_66_enc[42]),
        .I4(rx_66_enc[39]),
        .I5(rx_66_enc[40]),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_41 ));
(* SOFT_HLUTNM = "soft_lutpair219" *) 
   LUT6 #(
    .INIT(64'h0001000000000000)) 
     \mcp1_r_type_next_reg[2]_i_42 
       (.I0(\n_0_mcp1_dec_c0[3]_i_3 ),
        .I1(rx_66_enc[8]),
        .I2(rx_66_enc[13]),
        .I3(rx_66_enc[14]),
        .I4(rx_66_enc[11]),
        .I5(rx_66_enc[12]),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_42 ));
(* SOFT_HLUTNM = "soft_lutpair208" *) 
   LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7DD7)) 
     \mcp1_r_type_next_reg[2]_i_43 
       (.I0(rx_66_enc[1]),
        .I1(I2[4]),
        .I2(p_0_in4_in),
        .I3(p_2_in5_in),
        .I4(rx_66_enc[7]),
        .I5(rx_66_enc[0]),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_43 ));
(* SOFT_HLUTNM = "soft_lutpair191" *) 
   LUT6 #(
    .INIT(64'h0001000000000000)) 
     \mcp1_r_type_next_reg[2]_i_44 
       (.I0(\n_0_mcp1_dec_c6[3]_i_3 ),
        .I1(rx_66_enc[50]),
        .I2(rx_66_enc[56]),
        .I3(rx_66_enc[55]),
        .I4(rx_66_enc[53]),
        .I5(rx_66_enc[54]),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_44 ));
(* SOFT_HLUTNM = "soft_lutpair197" *) 
   LUT6 #(
    .INIT(64'h0001000000000000)) 
     \mcp1_r_type_next_reg[2]_i_45 
       (.I0(\n_0_mcp1_dec_c5[3]_i_3 ),
        .I1(rx_66_enc[43]),
        .I2(rx_66_enc[48]),
        .I3(rx_66_enc[49]),
        .I4(rx_66_enc[46]),
        .I5(rx_66_enc[47]),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_45 ));
LUT6 #(
    .INIT(64'h0008AAAA00080008)) 
     \mcp1_r_type_next_reg[2]_i_7 
       (.I0(\n_0_mcp1_r_type_next_reg[2]_i_17 ),
        .I1(\n_0_mcp1_r_type_next_reg[2]_i_18 ),
        .I2(\n_0_mcp1_r_type_next_reg[2]_i_19 ),
        .I3(\n_0_mcp1_dec_c5[7]_i_3 ),
        .I4(\n_0_mcp1_r_type_next_reg[2]_i_15 ),
        .I5(\n_0_mcp1_r_type_next_reg[0]_i_5 ),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair211" *) 
   LUT6 #(
    .INIT(64'hF4F4F4F4F4F4FFF4)) 
     \mcp1_r_type_next_reg[2]_i_8 
       (.I0(\n_0_mcp1_r_type_next_reg[0]_i_7 ),
        .I1(\n_0_mcp1_r_type_next_reg[0]_i_5 ),
        .I2(\n_0_mcp1_r_type_next_reg[2]_i_20 ),
        .I3(\n_0_mcp1_r_type_next_reg[2]_i_18 ),
        .I4(\n_0_mcp1_r_type_next_reg[2]_i_21 ),
        .I5(\n_0_mcp1_r_type_next_reg[2]_i_22 ),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_8 ));
(* SOFT_HLUTNM = "soft_lutpair212" *) 
   LUT6 #(
    .INIT(64'h0040004000404444)) 
     \mcp1_r_type_next_reg[2]_i_9 
       (.I0(\n_0_mcp1_dec_c3[7]_i_3 ),
        .I1(\n_0_mcp1_r_type_next_reg[0]_i_5 ),
        .I2(O8),
        .I3(\n_0_mcp1_r_type_next_reg[2]_i_23 ),
        .I4(\n_0_mcp1_r_type_next_reg[2]_i_22 ),
        .I5(\n_0_mcp1_r_type_next_reg[2]_i_24 ),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_9 ));
(* SOFT_HLUTNM = "soft_lutpair270" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[10]_i_1 
       (.I0(I2[10]),
        .I1(p_0_in28_in),
        .I2(p_2_in29_in),
        .O(rx_66_enc[8]));
(* SOFT_HLUTNM = "soft_lutpair271" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[11]_i_1 
       (.I0(I2[11]),
        .I1(p_0_in32_in),
        .I2(p_2_in33_in),
        .O(rx_66_enc[9]));
(* SOFT_HLUTNM = "soft_lutpair223" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[12]_i_1 
       (.I0(I2[12]),
        .I1(p_0_in36_in),
        .I2(p_2_in37_in),
        .O(rx_66_enc[10]));
(* SOFT_HLUTNM = "soft_lutpair224" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[13]_i_1 
       (.I0(I2[13]),
        .I1(p_0_in40_in),
        .I2(p_2_in41_in),
        .O(rx_66_enc[11]));
(* SOFT_HLUTNM = "soft_lutpair268" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[14]_i_1 
       (.I0(I2[14]),
        .I1(p_0_in44_in),
        .I2(p_2_in45_in),
        .O(rx_66_enc[12]));
(* SOFT_HLUTNM = "soft_lutpair225" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[15]_i_1 
       (.I0(I2[15]),
        .I1(p_0_in48_in),
        .I2(p_2_in49_in),
        .O(rx_66_enc[13]));
(* SOFT_HLUTNM = "soft_lutpair236" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[16]_i_1 
       (.I0(I2[16]),
        .I1(p_0_in52_in),
        .I2(p_2_in53_in),
        .O(rx_66_enc[14]));
(* SOFT_HLUTNM = "soft_lutpair263" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[17]_i_1 
       (.I0(I2[17]),
        .I1(p_0_in56_in),
        .I2(p_2_in57_in),
        .O(rx_66_enc[15]));
(* SOFT_HLUTNM = "soft_lutpair267" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[18]_i_1 
       (.I0(I2[18]),
        .I1(p_0_in60_in),
        .I2(p_2_in61_in),
        .O(rx_66_enc[16]));
(* SOFT_HLUTNM = "soft_lutpair266" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[19]_i_1 
       (.I0(I2[19]),
        .I1(p_0_in64_in),
        .I2(p_2_in65_in),
        .O(rx_66_enc[17]));
(* SOFT_HLUTNM = "soft_lutpair182" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[20]_i_1 
       (.I0(I2[20]),
        .I1(p_0_in68_in),
        .I2(p_2_in69_in),
        .O(rx_66_enc[18]));
(* SOFT_HLUTNM = "soft_lutpair265" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[21]_i_1 
       (.I0(I2[21]),
        .I1(p_0_in72_in),
        .I2(p_0_in),
        .O(rx_66_enc[19]));
(* SOFT_HLUTNM = "soft_lutpair221" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[22]_i_1 
       (.I0(I2[22]),
        .I1(p_0_in75_in),
        .I2(p_0_in1_in),
        .O(rx_66_enc[20]));
(* SOFT_HLUTNM = "soft_lutpair240" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[23]_i_1 
       (.I0(I2[23]),
        .I1(p_0_in78_in),
        .I2(p_0_in4_in),
        .O(rx_66_enc[21]));
(* SOFT_HLUTNM = "soft_lutpair264" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[24]_i_1 
       (.I0(I2[24]),
        .I1(p_0_in81_in),
        .I2(p_0_in8_in),
        .O(rx_66_enc[22]));
(* SOFT_HLUTNM = "soft_lutpair262" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[25]_i_1 
       (.I0(I2[25]),
        .I1(p_0_in84_in),
        .I2(p_0_in12_in),
        .O(rx_66_enc[23]));
(* SOFT_HLUTNM = "soft_lutpair261" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[26]_i_1 
       (.I0(I2[26]),
        .I1(p_0_in87_in),
        .I2(p_0_in16_in),
        .O(rx_66_enc[24]));
(* SOFT_HLUTNM = "soft_lutpair233" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[27]_i_1 
       (.I0(I2[27]),
        .I1(p_0_in90_in),
        .I2(p_0_in20_in),
        .O(rx_66_enc[25]));
(* SOFT_HLUTNM = "soft_lutpair238" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[28]_i_1 
       (.I0(I2[28]),
        .I1(p_0_in93_in),
        .I2(p_0_in24_in),
        .O(rx_66_enc[26]));
(* SOFT_HLUTNM = "soft_lutpair231" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[29]_i_1 
       (.I0(I2[29]),
        .I1(p_0_in96_in),
        .I2(p_0_in28_in),
        .O(rx_66_enc[27]));
(* SOFT_HLUTNM = "soft_lutpair215" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[2]_i_1 
       (.I0(I2[2]),
        .I1(p_0_in),
        .I2(p_2_in),
        .O(rx_66_enc[0]));
LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[30]_i_1 
       (.I0(I2[30]),
        .I1(p_0_in99_in),
        .I2(p_0_in32_in),
        .O(rx_66_enc[28]));
(* SOFT_HLUTNM = "soft_lutpair260" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[31]_i_1 
       (.I0(I2[31]),
        .I1(p_0_in102_in),
        .I2(p_0_in36_in),
        .O(rx_66_enc[29]));
(* SOFT_HLUTNM = "soft_lutpair259" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[32]_i_1 
       (.I0(I2[32]),
        .I1(p_0_in105_in),
        .I2(p_0_in40_in),
        .O(rx_66_enc[30]));
(* SOFT_HLUTNM = "soft_lutpair228" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[33]_i_1 
       (.I0(I2[33]),
        .I1(p_0_in108_in),
        .I2(p_0_in44_in),
        .O(rx_66_enc[31]));
(* SOFT_HLUTNM = "soft_lutpair214" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[34]_i_1 
       (.I0(I2[34]),
        .I1(p_0_in111_in),
        .I2(p_0_in48_in),
        .O(rx_66_enc[32]));
(* SOFT_HLUTNM = "soft_lutpair258" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[35]_i_1 
       (.I0(I2[35]),
        .I1(p_0_in114_in),
        .I2(p_0_in52_in),
        .O(rx_66_enc[33]));
(* SOFT_HLUTNM = "soft_lutpair257" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[36]_i_1 
       (.I0(I2[36]),
        .I1(p_0_in117_in),
        .I2(p_0_in56_in),
        .O(rx_66_enc[34]));
(* SOFT_HLUTNM = "soft_lutpair205" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[37]_i_1 
       (.I0(I2[37]),
        .I1(p_0_in120_in),
        .I2(p_0_in60_in),
        .O(rx_66_enc[35]));
(* SOFT_HLUTNM = "soft_lutpair256" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[38]_i_1 
       (.I0(I2[38]),
        .I1(p_0_in123_in),
        .I2(p_0_in64_in),
        .O(rx_66_enc[36]));
(* SOFT_HLUTNM = "soft_lutpair255" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[39]_i_1 
       (.I0(I2[39]),
        .I1(p_0_in126_in),
        .I2(p_0_in68_in),
        .O(rx_66_enc[37]));
LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[3]_i_1 
       (.I0(I2[3]),
        .I1(p_0_in1_in),
        .I2(p_2_in2_in),
        .O(rx_66_enc[1]));
(* SOFT_HLUTNM = "soft_lutpair202" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[40]_i_1 
       (.I0(I2[40]),
        .I1(\n_0_mcp1_descr_reg_reg[0] ),
        .I2(p_0_in72_in),
        .O(rx_66_enc[38]));
(* SOFT_HLUTNM = "soft_lutpair200" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[41]_i_1 
       (.I0(I2[41]),
        .I1(I2[2]),
        .I2(p_0_in75_in),
        .O(rx_66_enc[39]));
LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[42]_i_1 
       (.I0(I2[42]),
        .I1(I2[3]),
        .I2(p_0_in78_in),
        .O(rx_66_enc[40]));
(* SOFT_HLUTNM = "soft_lutpair199" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[43]_i_1 
       (.I0(I2[43]),
        .I1(I2[4]),
        .I2(p_0_in81_in),
        .O(rx_66_enc[41]));
(* SOFT_HLUTNM = "soft_lutpair252" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[44]_i_1 
       (.I0(I2[44]),
        .I1(I2[5]),
        .I2(p_0_in84_in),
        .O(rx_66_enc[42]));
(* SOFT_HLUTNM = "soft_lutpair251" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[45]_i_1 
       (.I0(I2[45]),
        .I1(I2[6]),
        .I2(p_0_in87_in),
        .O(rx_66_enc[43]));
(* SOFT_HLUTNM = "soft_lutpair253" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[46]_i_1 
       (.I0(I2[46]),
        .I1(I2[7]),
        .I2(p_0_in90_in),
        .O(rx_66_enc[44]));
(* SOFT_HLUTNM = "soft_lutpair196" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[47]_i_1 
       (.I0(I2[47]),
        .I1(I2[8]),
        .I2(p_0_in93_in),
        .O(rx_66_enc[45]));
(* SOFT_HLUTNM = "soft_lutpair194" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[48]_i_1 
       (.I0(I2[48]),
        .I1(I2[9]),
        .I2(p_0_in96_in),
        .O(rx_66_enc[46]));
LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[49]_i_1 
       (.I0(I2[49]),
        .I1(I2[10]),
        .I2(p_0_in99_in),
        .O(rx_66_enc[47]));
(* SOFT_HLUTNM = "soft_lutpair210" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[4]_i_1 
       (.I0(I2[4]),
        .I1(p_0_in4_in),
        .I2(p_2_in5_in),
        .O(rx_66_enc[2]));
(* SOFT_HLUTNM = "soft_lutpair193" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[50]_i_1 
       (.I0(I2[50]),
        .I1(I2[11]),
        .I2(p_0_in102_in),
        .O(rx_66_enc[48]));
(* SOFT_HLUTNM = "soft_lutpair249" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[51]_i_1 
       (.I0(I2[51]),
        .I1(I2[12]),
        .I2(p_0_in105_in),
        .O(rx_66_enc[49]));
(* SOFT_HLUTNM = "soft_lutpair250" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[52]_i_1 
       (.I0(I2[52]),
        .I1(I2[13]),
        .I2(p_0_in108_in),
        .O(rx_66_enc[50]));
(* SOFT_HLUTNM = "soft_lutpair248" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[53]_i_1 
       (.I0(I2[53]),
        .I1(I2[14]),
        .I2(p_0_in111_in),
        .O(rx_66_enc[51]));
(* SOFT_HLUTNM = "soft_lutpair190" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[54]_i_1 
       (.I0(I2[54]),
        .I1(I2[15]),
        .I2(p_0_in114_in),
        .O(rx_66_enc[52]));
(* SOFT_HLUTNM = "soft_lutpair189" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[55]_i_1 
       (.I0(I2[55]),
        .I1(I2[16]),
        .I2(p_0_in117_in),
        .O(rx_66_enc[53]));
LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[56]_i_1 
       (.I0(I2[56]),
        .I1(I2[17]),
        .I2(p_0_in120_in),
        .O(rx_66_enc[54]));
(* SOFT_HLUTNM = "soft_lutpair188" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[57]_i_1 
       (.I0(I2[57]),
        .I1(I2[18]),
        .I2(p_0_in123_in),
        .O(rx_66_enc[55]));
(* SOFT_HLUTNM = "soft_lutpair187" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[58]_i_1 
       (.I0(I2[58]),
        .I1(I2[19]),
        .I2(p_0_in126_in),
        .O(rx_66_enc[56]));
(* SOFT_HLUTNM = "soft_lutpair254" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[59]_i_1 
       (.I0(I2[59]),
        .I1(I2[20]),
        .I2(\n_0_mcp1_descr_reg_reg[0] ),
        .O(rx_66_enc[57]));
LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[5]_i_1 
       (.I0(I2[5]),
        .I1(p_0_in8_in),
        .I2(p_2_in9_in),
        .O(rx_66_enc[3]));
(* SOFT_HLUTNM = "soft_lutpair216" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[6]_i_1 
       (.I0(I2[6]),
        .I1(p_0_in12_in),
        .I2(p_2_in13_in),
        .O(rx_66_enc[4]));
LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[7]_i_1 
       (.I0(I2[7]),
        .I1(p_0_in16_in),
        .I2(p_2_in17_in),
        .O(rx_66_enc[5]));
(* SOFT_HLUTNM = "soft_lutpair185" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[8]_i_1 
       (.I0(I2[8]),
        .I1(p_0_in20_in),
        .I2(p_2_in21_in),
        .O(rx_66_enc[6]));
(* SOFT_HLUTNM = "soft_lutpair269" *) 
   LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[9]_i_1 
       (.I0(I2[9]),
        .I1(p_0_in24_in),
        .I2(p_2_in25_in),
        .O(rx_66_enc[7]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_pcs_scramble" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_pcs_scramble
   (new_tx_test_seed,
    Q,
    tx_66_fifo,
    clk156,
    I2,
    I1,
    I3,
    pcs_test_pattern_seedA_core_int,
    pcs_test_pattern_seedB_core_int,
    I5,
    I6);
  output new_tx_test_seed;
  output [0:0]Q;
  output [63:0]tx_66_fifo;
  input clk156;
  input [1:0]I2;
  input [63:0]I1;
  input I3;
  input [57:0]pcs_test_pattern_seedA_core_int;
  input [57:0]pcs_test_pattern_seedB_core_int;
  input I5;
  input I6;

  wire [63:0]I1;
  wire [1:0]I2;
  wire I3;
  wire I5;
  wire I6;
  wire [0:0]Q;
  wire [6:0]block_count_reg__0;
  wire clk156;
  wire n_0_asynch_fifo_i_i_67;
  wire n_0_asynch_fifo_i_i_68;
  wire n_0_asynch_fifo_i_i_69;
  wire n_0_asynch_fifo_i_i_70;
  wire n_0_asynch_fifo_i_i_71;
  wire n_0_asynch_fifo_i_i_72;
  wire n_0_asynch_fifo_i_i_73;
  wire n_0_asynch_fifo_i_i_74;
  wire n_0_asynch_fifo_i_i_75;
  wire n_0_asynch_fifo_i_i_76;
  wire n_0_asynch_fifo_i_i_77;
  wire n_0_asynch_fifo_i_i_78;
  wire n_0_asynch_fifo_i_i_79;
  wire n_0_asynch_fifo_i_i_81;
  wire n_0_asynch_fifo_i_i_82;
  wire n_0_asynch_fifo_i_i_83;
  wire n_0_asynch_fifo_i_i_84;
  wire n_0_asynch_fifo_i_i_85;
  wire n_0_asynch_fifo_i_i_86;
  wire n_0_asynch_fifo_i_i_87;
  wire n_0_asynch_fifo_i_i_88;
  wire n_0_asynch_fifo_i_i_89;
  wire n_0_asynch_fifo_i_i_90;
  wire n_0_asynch_fifo_i_i_91;
  wire n_0_asynch_fifo_i_i_92;
  wire n_0_new_tx_test_seed_i_1;
  wire \n_0_scr_reg[0]_i_1 ;
  wire \n_0_scr_reg[0]_i_2 ;
  wire \n_0_scr_reg[10]_i_1 ;
  wire \n_0_scr_reg[10]_i_2 ;
  wire \n_0_scr_reg[11]_i_1 ;
  wire \n_0_scr_reg[11]_i_2 ;
  wire \n_0_scr_reg[12]_i_1 ;
  wire \n_0_scr_reg[12]_i_2 ;
  wire \n_0_scr_reg[13]_i_1 ;
  wire \n_0_scr_reg[13]_i_2 ;
  wire \n_0_scr_reg[14]_i_1 ;
  wire \n_0_scr_reg[14]_i_2 ;
  wire \n_0_scr_reg[15]_i_1 ;
  wire \n_0_scr_reg[15]_i_2 ;
  wire \n_0_scr_reg[16]_i_1 ;
  wire \n_0_scr_reg[16]_i_2 ;
  wire \n_0_scr_reg[17]_i_1 ;
  wire \n_0_scr_reg[17]_i_2 ;
  wire \n_0_scr_reg[18]_i_1 ;
  wire \n_0_scr_reg[18]_i_2 ;
  wire \n_0_scr_reg[19]_i_1 ;
  wire \n_0_scr_reg[19]_i_2 ;
  wire \n_0_scr_reg[1]_i_1 ;
  wire \n_0_scr_reg[1]_i_2 ;
  wire \n_0_scr_reg[20]_i_1 ;
  wire \n_0_scr_reg[20]_i_2 ;
  wire \n_0_scr_reg[21]_i_1 ;
  wire \n_0_scr_reg[21]_i_2 ;
  wire \n_0_scr_reg[22]_i_1 ;
  wire \n_0_scr_reg[22]_i_2 ;
  wire \n_0_scr_reg[23]_i_1 ;
  wire \n_0_scr_reg[23]_i_2 ;
  wire \n_0_scr_reg[24]_i_1 ;
  wire \n_0_scr_reg[24]_i_2 ;
  wire \n_0_scr_reg[25]_i_1 ;
  wire \n_0_scr_reg[25]_i_2 ;
  wire \n_0_scr_reg[26]_i_1 ;
  wire \n_0_scr_reg[26]_i_2 ;
  wire \n_0_scr_reg[27]_i_1 ;
  wire \n_0_scr_reg[27]_i_2 ;
  wire \n_0_scr_reg[28]_i_1 ;
  wire \n_0_scr_reg[28]_i_2 ;
  wire \n_0_scr_reg[29]_i_1 ;
  wire \n_0_scr_reg[29]_i_2 ;
  wire \n_0_scr_reg[2]_i_1 ;
  wire \n_0_scr_reg[2]_i_2 ;
  wire \n_0_scr_reg[30]_i_1 ;
  wire \n_0_scr_reg[30]_i_2 ;
  wire \n_0_scr_reg[31]_i_1 ;
  wire \n_0_scr_reg[31]_i_2 ;
  wire \n_0_scr_reg[32]_i_1 ;
  wire \n_0_scr_reg[32]_i_2 ;
  wire \n_0_scr_reg[33]_i_1 ;
  wire \n_0_scr_reg[33]_i_2 ;
  wire \n_0_scr_reg[34]_i_1 ;
  wire \n_0_scr_reg[34]_i_2 ;
  wire \n_0_scr_reg[35]_i_1 ;
  wire \n_0_scr_reg[35]_i_2 ;
  wire \n_0_scr_reg[36]_i_1 ;
  wire \n_0_scr_reg[36]_i_2 ;
  wire \n_0_scr_reg[37]_i_1 ;
  wire \n_0_scr_reg[37]_i_2 ;
  wire \n_0_scr_reg[38]_i_1 ;
  wire \n_0_scr_reg[38]_i_2 ;
  wire \n_0_scr_reg[39]_i_1 ;
  wire \n_0_scr_reg[3]_i_1 ;
  wire \n_0_scr_reg[3]_i_2 ;
  wire \n_0_scr_reg[40]_i_1 ;
  wire \n_0_scr_reg[41]_i_1 ;
  wire \n_0_scr_reg[42]_i_1 ;
  wire \n_0_scr_reg[43]_i_1 ;
  wire \n_0_scr_reg[44]_i_1 ;
  wire \n_0_scr_reg[45]_i_1 ;
  wire \n_0_scr_reg[46]_i_1 ;
  wire \n_0_scr_reg[47]_i_1 ;
  wire \n_0_scr_reg[48]_i_1 ;
  wire \n_0_scr_reg[49]_i_1 ;
  wire \n_0_scr_reg[4]_i_1 ;
  wire \n_0_scr_reg[4]_i_2 ;
  wire \n_0_scr_reg[50]_i_1 ;
  wire \n_0_scr_reg[51]_i_1 ;
  wire \n_0_scr_reg[52]_i_1 ;
  wire \n_0_scr_reg[53]_i_1 ;
  wire \n_0_scr_reg[54]_i_1 ;
  wire \n_0_scr_reg[55]_i_1 ;
  wire \n_0_scr_reg[56]_i_1 ;
  wire \n_0_scr_reg[57]_i_1 ;
  wire \n_0_scr_reg[5]_i_1 ;
  wire \n_0_scr_reg[5]_i_2 ;
  wire \n_0_scr_reg[6]_i_1 ;
  wire \n_0_scr_reg[6]_i_2 ;
  wire \n_0_scr_reg[7]_i_1 ;
  wire \n_0_scr_reg[7]_i_2 ;
  wire \n_0_scr_reg[8]_i_1 ;
  wire \n_0_scr_reg[8]_i_2 ;
  wire \n_0_scr_reg[9]_i_1 ;
  wire \n_0_scr_reg[9]_i_2 ;
  wire \n_0_scr_reg_reg[0] ;
  wire \n_0_scr_reg_reg[13] ;
  wire \n_0_tx_test_patt_seed_sel[1]_i_1 ;
  wire \n_0_tx_test_patt_seed_sel[1]_i_3 ;
  wire new_tx_test_seed;
  wire [6:0]p_0_in;
  wire p_0_in0_in;
  wire p_0_in12_in;
  wire p_0_in151_in;
  wire p_0_in160_in;
  wire p_0_in16_in;
  wire p_0_in170_in;
  wire p_0_in180_in;
  wire p_0_in190_in;
  wire p_0_in200_in;
  wire p_0_in20_in;
  wire p_0_in24_in;
  wire p_0_in28_in;
  wire p_0_in32_in;
  wire p_0_in36_in;
  wire p_0_in40_in;
  wire p_0_in44_in;
  wire p_0_in4_in;
  wire p_0_in8_in;
  wire [1:0]p_1_in;
  wire p_2_in;
  wire p_2_in103_in;
  wire p_2_in109_in;
  wire p_2_in115_in;
  wire p_2_in121_in;
  wire p_2_in127_in;
  wire p_2_in133_in;
  wire p_2_in139_in;
  wire p_2_in13_in;
  wire p_2_in145_in;
  wire p_2_in152_in;
  wire p_2_in161_in;
  wire p_2_in171_in;
  wire p_2_in17_in;
  wire p_2_in181_in;
  wire p_2_in191_in;
  wire p_2_in1_in;
  wire p_2_in201_in;
  wire p_2_in21_in;
  wire p_2_in25_in;
  wire p_2_in29_in;
  wire p_2_in33_in;
  wire p_2_in37_in;
  wire p_2_in41_in;
  wire p_2_in45_in;
  wire p_2_in48_in;
  wire p_2_in52_in;
  wire p_2_in56_in;
  wire p_2_in5_in;
  wire p_2_in60_in;
  wire p_2_in64_in;
  wire p_2_in68_in;
  wire p_2_in74_in;
  wire p_2_in79_in;
  wire p_2_in85_in;
  wire p_2_in91_in;
  wire p_2_in97_in;
  wire p_2_in9_in;
  wire [57:0]pcs_test_pattern_seedA_core_int;
  wire [57:0]pcs_test_pattern_seedB_core_int;
  wire [63:0]tx_66_fifo;
  wire [1:1]tx_test_patt_seed_sel;

LUT6 #(
    .INIT(64'hFFFF669969696699)) 
     asynch_fifo_i_i_1
       (.I0(n_0_asynch_fifo_i_i_67),
        .I1(n_0_asynch_fifo_i_i_68),
        .I2(Q),
        .I3(I1[63]),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[63]));
LUT6 #(
    .INIT(64'hFFFF9966A55A9966)) 
     asynch_fifo_i_i_10
       (.I0(p_0_in36_in),
        .I1(I1[54]),
        .I2(Q),
        .I3(n_0_asynch_fifo_i_i_83),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[54]));
LUT6 #(
    .INIT(64'hFFFF9966A55A9966)) 
     asynch_fifo_i_i_11
       (.I0(p_0_in32_in),
        .I1(I1[53]),
        .I2(Q),
        .I3(n_0_asynch_fifo_i_i_84),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[53]));
LUT6 #(
    .INIT(64'h00009966A55A9966)) 
     asynch_fifo_i_i_12
       (.I0(p_0_in28_in),
        .I1(I1[52]),
        .I2(Q),
        .I3(n_0_asynch_fifo_i_i_85),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[52]));
LUT6 #(
    .INIT(64'h00009966A55A9966)) 
     asynch_fifo_i_i_13
       (.I0(p_0_in24_in),
        .I1(I1[51]),
        .I2(Q),
        .I3(n_0_asynch_fifo_i_i_86),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[51]));
LUT6 #(
    .INIT(64'h00009966A55A9966)) 
     asynch_fifo_i_i_14
       (.I0(p_0_in20_in),
        .I1(I1[50]),
        .I2(Q),
        .I3(n_0_asynch_fifo_i_i_87),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[50]));
LUT6 #(
    .INIT(64'h00009966A55A9966)) 
     asynch_fifo_i_i_15
       (.I0(p_0_in16_in),
        .I1(I1[49]),
        .I2(Q),
        .I3(n_0_asynch_fifo_i_i_88),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[49]));
LUT6 #(
    .INIT(64'h00009966A55A9966)) 
     asynch_fifo_i_i_16
       (.I0(p_0_in12_in),
        .I1(I1[48]),
        .I2(Q),
        .I3(n_0_asynch_fifo_i_i_89),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[48]));
LUT6 #(
    .INIT(64'h00009966A55A9966)) 
     asynch_fifo_i_i_17
       (.I0(p_0_in8_in),
        .I1(I1[47]),
        .I2(Q),
        .I3(n_0_asynch_fifo_i_i_90),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[47]));
LUT6 #(
    .INIT(64'h00009966A55A9966)) 
     asynch_fifo_i_i_18
       (.I0(p_0_in4_in),
        .I1(I1[46]),
        .I2(Q),
        .I3(n_0_asynch_fifo_i_i_91),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[46]));
LUT6 #(
    .INIT(64'h00009966A55A9966)) 
     asynch_fifo_i_i_19
       (.I0(p_0_in0_in),
        .I1(I1[45]),
        .I2(Q),
        .I3(n_0_asynch_fifo_i_i_92),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[45]));
LUT6 #(
    .INIT(64'hFFFF66995AA56699)) 
     asynch_fifo_i_i_2
       (.I0(n_0_asynch_fifo_i_i_69),
        .I1(I1[62]),
        .I2(Q),
        .I3(n_0_asynch_fifo_i_i_70),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[62]));
LUT6 #(
    .INIT(64'h00009966A55A9966)) 
     asynch_fifo_i_i_20
       (.I0(\n_0_scr_reg_reg[13] ),
        .I1(I1[44]),
        .I2(Q),
        .I3(n_0_asynch_fifo_i_i_68),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[44]));
LUT6 #(
    .INIT(64'h000066995AA56699)) 
     asynch_fifo_i_i_21
       (.I0(p_2_in68_in),
        .I1(I1[43]),
        .I2(Q),
        .I3(n_0_asynch_fifo_i_i_70),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[43]));
LUT6 #(
    .INIT(64'h00009966A55A9966)) 
     asynch_fifo_i_i_22
       (.I0(p_2_in64_in),
        .I1(I1[42]),
        .I2(Q),
        .I3(n_0_asynch_fifo_i_i_72),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[42]));
LUT6 #(
    .INIT(64'hFFFF66995AA56699)) 
     asynch_fifo_i_i_23
       (.I0(p_2_in60_in),
        .I1(I1[41]),
        .I2(Q),
        .I3(n_0_asynch_fifo_i_i_74),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[41]));
LUT6 #(
    .INIT(64'hFFFF9966A55A9966)) 
     asynch_fifo_i_i_24
       (.I0(p_2_in56_in),
        .I1(I1[40]),
        .I2(Q),
        .I3(n_0_asynch_fifo_i_i_76),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[40]));
LUT6 #(
    .INIT(64'hFFFF66995AA56699)) 
     asynch_fifo_i_i_25
       (.I0(p_2_in52_in),
        .I1(I1[39]),
        .I2(Q),
        .I3(n_0_asynch_fifo_i_i_78),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[39]));
LUT6 #(
    .INIT(64'hFFFF996696969966)) 
     asynch_fifo_i_i_26
       (.I0(p_2_in48_in),
        .I1(\n_0_scr_reg_reg[0] ),
        .I2(Q),
        .I3(I1[38]),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[38]));
LUT6 #(
    .INIT(64'hFFFF996696969966)) 
     asynch_fifo_i_i_27
       (.I0(p_2_in45_in),
        .I1(p_0_in44_in),
        .I2(Q),
        .I3(I1[37]),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[37]));
LUT6 #(
    .INIT(64'hFFFF996696969966)) 
     asynch_fifo_i_i_28
       (.I0(p_2_in41_in),
        .I1(p_0_in40_in),
        .I2(Q),
        .I3(I1[36]),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[36]));
LUT6 #(
    .INIT(64'hFFFF996696969966)) 
     asynch_fifo_i_i_29
       (.I0(p_2_in37_in),
        .I1(p_0_in36_in),
        .I2(Q),
        .I3(I1[35]),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[35]));
LUT6 #(
    .INIT(64'hFFFF996696969966)) 
     asynch_fifo_i_i_3
       (.I0(n_0_asynch_fifo_i_i_71),
        .I1(n_0_asynch_fifo_i_i_72),
        .I2(Q),
        .I3(I1[61]),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[61]));
LUT6 #(
    .INIT(64'hFFFF996696969966)) 
     asynch_fifo_i_i_30
       (.I0(p_2_in33_in),
        .I1(p_0_in32_in),
        .I2(Q),
        .I3(I1[34]),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[34]));
LUT6 #(
    .INIT(64'hFFFF996696969966)) 
     asynch_fifo_i_i_31
       (.I0(p_2_in29_in),
        .I1(p_0_in28_in),
        .I2(Q),
        .I3(I1[33]),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[33]));
LUT6 #(
    .INIT(64'hFFFF996696969966)) 
     asynch_fifo_i_i_32
       (.I0(p_2_in25_in),
        .I1(p_0_in24_in),
        .I2(Q),
        .I3(I1[32]),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[32]));
LUT6 #(
    .INIT(64'hFFFF996696969966)) 
     asynch_fifo_i_i_33
       (.I0(p_2_in21_in),
        .I1(p_0_in20_in),
        .I2(Q),
        .I3(I1[31]),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[31]));
LUT6 #(
    .INIT(64'h0000996696969966)) 
     asynch_fifo_i_i_34
       (.I0(p_2_in17_in),
        .I1(p_0_in16_in),
        .I2(Q),
        .I3(I1[30]),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[30]));
LUT6 #(
    .INIT(64'h0000996696969966)) 
     asynch_fifo_i_i_35
       (.I0(p_2_in13_in),
        .I1(p_0_in12_in),
        .I2(Q),
        .I3(I1[29]),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[29]));
LUT6 #(
    .INIT(64'h0000996696969966)) 
     asynch_fifo_i_i_36
       (.I0(p_2_in9_in),
        .I1(p_0_in8_in),
        .I2(Q),
        .I3(I1[28]),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[28]));
LUT6 #(
    .INIT(64'h0000996696969966)) 
     asynch_fifo_i_i_37
       (.I0(p_2_in5_in),
        .I1(p_0_in4_in),
        .I2(Q),
        .I3(I1[27]),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[27]));
LUT6 #(
    .INIT(64'h0000996696969966)) 
     asynch_fifo_i_i_38
       (.I0(p_2_in1_in),
        .I1(p_0_in0_in),
        .I2(Q),
        .I3(I1[26]),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[26]));
LUT6 #(
    .INIT(64'h0000996696969966)) 
     asynch_fifo_i_i_39
       (.I0(p_2_in),
        .I1(\n_0_scr_reg_reg[13] ),
        .I2(Q),
        .I3(I1[25]),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[25]));
LUT6 #(
    .INIT(64'hFFFF66995AA56699)) 
     asynch_fifo_i_i_4
       (.I0(n_0_asynch_fifo_i_i_73),
        .I1(I1[60]),
        .I2(Q),
        .I3(n_0_asynch_fifo_i_i_74),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[60]));
LUT6 #(
    .INIT(64'h0000999696969996)) 
     asynch_fifo_i_i_40
       (.I0(p_0_in200_in),
        .I1(p_2_in68_in),
        .I2(I6),
        .I3(I1[24]),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[24]));
LUT6 #(
    .INIT(64'h0000996696969966)) 
     asynch_fifo_i_i_41
       (.I0(p_0_in190_in),
        .I1(p_2_in64_in),
        .I2(Q),
        .I3(I1[23]),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[23]));
LUT6 #(
    .INIT(64'h0000996696969966)) 
     asynch_fifo_i_i_42
       (.I0(p_0_in180_in),
        .I1(p_2_in60_in),
        .I2(Q),
        .I3(I1[22]),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[22]));
LUT6 #(
    .INIT(64'h0000996696969966)) 
     asynch_fifo_i_i_43
       (.I0(p_0_in170_in),
        .I1(p_2_in56_in),
        .I2(Q),
        .I3(I1[21]),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[21]));
LUT6 #(
    .INIT(64'h0000996696969966)) 
     asynch_fifo_i_i_44
       (.I0(p_0_in160_in),
        .I1(p_2_in52_in),
        .I2(Q),
        .I3(I1[20]),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[20]));
LUT6 #(
    .INIT(64'hFFFF996696969966)) 
     asynch_fifo_i_i_45
       (.I0(p_2_in48_in),
        .I1(p_0_in151_in),
        .I2(Q),
        .I3(I1[19]),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[19]));
LUT6 #(
    .INIT(64'hFFFF996696969966)) 
     asynch_fifo_i_i_46
       (.I0(p_2_in45_in),
        .I1(p_2_in145_in),
        .I2(Q),
        .I3(I1[18]),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[18]));
LUT6 #(
    .INIT(64'hFFFF996696969966)) 
     asynch_fifo_i_i_47
       (.I0(p_2_in41_in),
        .I1(p_2_in139_in),
        .I2(Q),
        .I3(I1[17]),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[17]));
LUT6 #(
    .INIT(64'hFFFF996696969966)) 
     asynch_fifo_i_i_48
       (.I0(p_2_in37_in),
        .I1(p_2_in133_in),
        .I2(Q),
        .I3(I1[16]),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[16]));
LUT6 #(
    .INIT(64'hFFFF996696969966)) 
     asynch_fifo_i_i_49
       (.I0(p_2_in33_in),
        .I1(p_2_in127_in),
        .I2(Q),
        .I3(I1[15]),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[15]));
LUT6 #(
    .INIT(64'hFFFF996696969966)) 
     asynch_fifo_i_i_5
       (.I0(n_0_asynch_fifo_i_i_75),
        .I1(n_0_asynch_fifo_i_i_76),
        .I2(Q),
        .I3(I1[59]),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[59]));
LUT6 #(
    .INIT(64'hFFFF996696969966)) 
     asynch_fifo_i_i_50
       (.I0(p_2_in29_in),
        .I1(p_2_in121_in),
        .I2(Q),
        .I3(I1[14]),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[14]));
LUT6 #(
    .INIT(64'hFFFF996696969966)) 
     asynch_fifo_i_i_51
       (.I0(p_2_in25_in),
        .I1(p_2_in115_in),
        .I2(Q),
        .I3(I1[13]),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[13]));
LUT6 #(
    .INIT(64'hFFFF996696969966)) 
     asynch_fifo_i_i_52
       (.I0(p_2_in21_in),
        .I1(p_2_in109_in),
        .I2(Q),
        .I3(I1[12]),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[12]));
LUT6 #(
    .INIT(64'hFFFF996696969966)) 
     asynch_fifo_i_i_53
       (.I0(p_2_in17_in),
        .I1(p_2_in103_in),
        .I2(Q),
        .I3(I1[11]),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[11]));
LUT6 #(
    .INIT(64'hFFFF996696969966)) 
     asynch_fifo_i_i_54
       (.I0(p_2_in13_in),
        .I1(p_2_in97_in),
        .I2(Q),
        .I3(I1[10]),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[10]));
LUT6 #(
    .INIT(64'hFFFF996696969966)) 
     asynch_fifo_i_i_55
       (.I0(p_2_in9_in),
        .I1(p_2_in91_in),
        .I2(Q),
        .I3(I1[9]),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[9]));
LUT6 #(
    .INIT(64'h0000996696969966)) 
     asynch_fifo_i_i_56
       (.I0(p_2_in5_in),
        .I1(p_2_in85_in),
        .I2(Q),
        .I3(I1[8]),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[8]));
LUT6 #(
    .INIT(64'h0000996696969966)) 
     asynch_fifo_i_i_57
       (.I0(p_2_in1_in),
        .I1(p_2_in79_in),
        .I2(Q),
        .I3(I1[7]),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[7]));
LUT6 #(
    .INIT(64'h0000999699669996)) 
     asynch_fifo_i_i_58
       (.I0(p_2_in),
        .I1(p_2_in74_in),
        .I2(I1[6]),
        .I3(I6),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[6]));
LUT6 #(
    .INIT(64'h0000996696969966)) 
     asynch_fifo_i_i_59
       (.I0(p_0_in200_in),
        .I1(p_2_in201_in),
        .I2(Q),
        .I3(I1[5]),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[5]));
LUT6 #(
    .INIT(64'hFFFF66995AA56699)) 
     asynch_fifo_i_i_6
       (.I0(n_0_asynch_fifo_i_i_77),
        .I1(I1[58]),
        .I2(Q),
        .I3(n_0_asynch_fifo_i_i_78),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[58]));
LUT6 #(
    .INIT(64'h0000999696969996)) 
     asynch_fifo_i_i_60
       (.I0(p_0_in190_in),
        .I1(p_2_in191_in),
        .I2(I6),
        .I3(I1[4]),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[4]));
LUT6 #(
    .INIT(64'h0000996696969966)) 
     asynch_fifo_i_i_61
       (.I0(p_0_in180_in),
        .I1(p_2_in181_in),
        .I2(Q),
        .I3(I1[3]),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[3]));
LUT6 #(
    .INIT(64'h0000999696969996)) 
     asynch_fifo_i_i_62
       (.I0(p_0_in170_in),
        .I1(p_2_in171_in),
        .I2(I6),
        .I3(I1[2]),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[2]));
LUT6 #(
    .INIT(64'h0000996696969966)) 
     asynch_fifo_i_i_63
       (.I0(p_0_in160_in),
        .I1(p_2_in161_in),
        .I2(Q),
        .I3(I1[1]),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[1]));
LUT6 #(
    .INIT(64'h0000999696969996)) 
     asynch_fifo_i_i_64
       (.I0(p_0_in151_in),
        .I1(p_2_in152_in),
        .I2(I6),
        .I3(I1[0]),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[0]));
LUT5 #(
    .INIT(32'h0DF2F20D)) 
     asynch_fifo_i_i_67
       (.I0(I1[24]),
        .I1(I2[1]),
        .I2(I6),
        .I3(p_2_in68_in),
        .I4(p_0_in200_in),
        .O(n_0_asynch_fifo_i_i_67));
LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
     asynch_fifo_i_i_68
       (.I0(I1[5]),
        .I1(I2[1]),
        .I2(I2[0]),
        .I3(Q),
        .I4(p_2_in201_in),
        .I5(p_0_in200_in),
        .O(n_0_asynch_fifo_i_i_68));
LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
     asynch_fifo_i_i_69
       (.I0(I1[23]),
        .I1(I2[1]),
        .I2(I2[0]),
        .I3(Q),
        .I4(p_2_in64_in),
        .I5(p_0_in190_in),
        .O(n_0_asynch_fifo_i_i_69));
LUT6 #(
    .INIT(64'hFFFF9966A55A9966)) 
     asynch_fifo_i_i_7
       (.I0(\n_0_scr_reg_reg[0] ),
        .I1(I1[57]),
        .I2(Q),
        .I3(n_0_asynch_fifo_i_i_79),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[57]));
LUT5 #(
    .INIT(32'h0DF2F20D)) 
     asynch_fifo_i_i_70
       (.I0(I1[4]),
        .I1(I2[1]),
        .I2(I6),
        .I3(p_2_in191_in),
        .I4(p_0_in190_in),
        .O(n_0_asynch_fifo_i_i_70));
LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
     asynch_fifo_i_i_71
       (.I0(I1[22]),
        .I1(I2[1]),
        .I2(I2[0]),
        .I3(Q),
        .I4(p_2_in60_in),
        .I5(p_0_in180_in),
        .O(n_0_asynch_fifo_i_i_71));
LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
     asynch_fifo_i_i_72
       (.I0(I1[3]),
        .I1(I2[1]),
        .I2(I2[0]),
        .I3(Q),
        .I4(p_2_in181_in),
        .I5(p_0_in180_in),
        .O(n_0_asynch_fifo_i_i_72));
LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
     asynch_fifo_i_i_73
       (.I0(I1[21]),
        .I1(I2[1]),
        .I2(I2[0]),
        .I3(Q),
        .I4(p_2_in56_in),
        .I5(p_0_in170_in),
        .O(n_0_asynch_fifo_i_i_73));
LUT5 #(
    .INIT(32'h0DF2F20D)) 
     asynch_fifo_i_i_74
       (.I0(I1[2]),
        .I1(I2[1]),
        .I2(I6),
        .I3(p_2_in171_in),
        .I4(p_0_in170_in),
        .O(n_0_asynch_fifo_i_i_74));
LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
     asynch_fifo_i_i_75
       (.I0(I1[20]),
        .I1(I2[1]),
        .I2(I2[0]),
        .I3(Q),
        .I4(p_2_in52_in),
        .I5(p_0_in160_in),
        .O(n_0_asynch_fifo_i_i_75));
LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
     asynch_fifo_i_i_76
       (.I0(I1[1]),
        .I1(I2[1]),
        .I2(I2[0]),
        .I3(Q),
        .I4(p_2_in161_in),
        .I5(p_0_in160_in),
        .O(n_0_asynch_fifo_i_i_76));
LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
     asynch_fifo_i_i_77
       (.I0(I1[19]),
        .I1(I2[1]),
        .I2(I2[0]),
        .I3(Q),
        .I4(p_0_in151_in),
        .I5(p_2_in48_in),
        .O(n_0_asynch_fifo_i_i_77));
LUT5 #(
    .INIT(32'h0DF2F20D)) 
     asynch_fifo_i_i_78
       (.I0(I1[0]),
        .I1(I2[1]),
        .I2(I6),
        .I3(p_2_in152_in),
        .I4(p_0_in151_in),
        .O(n_0_asynch_fifo_i_i_78));
LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
     asynch_fifo_i_i_79
       (.I0(I1[18]),
        .I1(I2[1]),
        .I2(I2[0]),
        .I3(Q),
        .I4(p_2_in145_in),
        .I5(p_2_in45_in),
        .O(n_0_asynch_fifo_i_i_79));
LUT6 #(
    .INIT(64'hFFFFA956A55AA956)) 
     asynch_fifo_i_i_8
       (.I0(p_0_in44_in),
        .I1(I1[56]),
        .I2(I6),
        .I3(n_0_asynch_fifo_i_i_81),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[56]));
LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
     asynch_fifo_i_i_81
       (.I0(I1[17]),
        .I1(I2[1]),
        .I2(I2[0]),
        .I3(Q),
        .I4(p_2_in139_in),
        .I5(p_2_in41_in),
        .O(n_0_asynch_fifo_i_i_81));
LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
     asynch_fifo_i_i_82
       (.I0(I1[16]),
        .I1(I2[1]),
        .I2(I2[0]),
        .I3(Q),
        .I4(p_2_in133_in),
        .I5(p_2_in37_in),
        .O(n_0_asynch_fifo_i_i_82));
LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
     asynch_fifo_i_i_83
       (.I0(I1[15]),
        .I1(I2[1]),
        .I2(I2[0]),
        .I3(Q),
        .I4(p_2_in127_in),
        .I5(p_2_in33_in),
        .O(n_0_asynch_fifo_i_i_83));
LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
     asynch_fifo_i_i_84
       (.I0(I1[14]),
        .I1(I2[1]),
        .I2(I2[0]),
        .I3(Q),
        .I4(p_2_in121_in),
        .I5(p_2_in29_in),
        .O(n_0_asynch_fifo_i_i_84));
LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
     asynch_fifo_i_i_85
       (.I0(I1[13]),
        .I1(I2[1]),
        .I2(I2[0]),
        .I3(Q),
        .I4(p_2_in115_in),
        .I5(p_2_in25_in),
        .O(n_0_asynch_fifo_i_i_85));
LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
     asynch_fifo_i_i_86
       (.I0(I1[12]),
        .I1(I2[1]),
        .I2(I2[0]),
        .I3(Q),
        .I4(p_2_in109_in),
        .I5(p_2_in21_in),
        .O(n_0_asynch_fifo_i_i_86));
LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
     asynch_fifo_i_i_87
       (.I0(I1[11]),
        .I1(I2[1]),
        .I2(I2[0]),
        .I3(Q),
        .I4(p_2_in103_in),
        .I5(p_2_in17_in),
        .O(n_0_asynch_fifo_i_i_87));
LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
     asynch_fifo_i_i_88
       (.I0(I1[10]),
        .I1(I2[1]),
        .I2(I2[0]),
        .I3(Q),
        .I4(p_2_in97_in),
        .I5(p_2_in13_in),
        .O(n_0_asynch_fifo_i_i_88));
LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
     asynch_fifo_i_i_89
       (.I0(I1[9]),
        .I1(I2[1]),
        .I2(I2[0]),
        .I3(Q),
        .I4(p_2_in91_in),
        .I5(p_2_in9_in),
        .O(n_0_asynch_fifo_i_i_89));
LUT6 #(
    .INIT(64'hFFFF9966A55A9966)) 
     asynch_fifo_i_i_9
       (.I0(p_0_in40_in),
        .I1(I1[55]),
        .I2(Q),
        .I3(n_0_asynch_fifo_i_i_82),
        .I4(I2[1]),
        .I5(I2[0]),
        .O(tx_66_fifo[55]));
LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
     asynch_fifo_i_i_90
       (.I0(I1[8]),
        .I1(I2[1]),
        .I2(I2[0]),
        .I3(Q),
        .I4(p_2_in85_in),
        .I5(p_2_in5_in),
        .O(n_0_asynch_fifo_i_i_90));
LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
     asynch_fifo_i_i_91
       (.I0(I1[7]),
        .I1(I2[1]),
        .I2(I2[0]),
        .I3(Q),
        .I4(p_2_in79_in),
        .I5(p_2_in1_in),
        .O(n_0_asynch_fifo_i_i_91));
LUT5 #(
    .INIT(32'hAE5151AE)) 
     asynch_fifo_i_i_92
       (.I0(I6),
        .I1(I1[6]),
        .I2(I2[1]),
        .I3(p_2_in74_in),
        .I4(p_2_in),
        .O(n_0_asynch_fifo_i_i_92));
LUT1 #(
    .INIT(2'h1)) 
     \block_count[0]_i_1 
       (.I0(block_count_reg__0[0]),
        .O(p_0_in[0]));
(* SOFT_HLUTNM = "soft_lutpair348" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \block_count[1]_i_1 
       (.I0(block_count_reg__0[0]),
        .I1(block_count_reg__0[1]),
        .O(p_0_in[1]));
(* SOFT_HLUTNM = "soft_lutpair348" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \block_count[2]_i_1 
       (.I0(block_count_reg__0[2]),
        .I1(block_count_reg__0[1]),
        .I2(block_count_reg__0[0]),
        .O(p_0_in[2]));
(* SOFT_HLUTNM = "soft_lutpair346" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \block_count[3]_i_1 
       (.I0(block_count_reg__0[3]),
        .I1(block_count_reg__0[0]),
        .I2(block_count_reg__0[1]),
        .I3(block_count_reg__0[2]),
        .O(p_0_in[3]));
(* SOFT_HLUTNM = "soft_lutpair346" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \block_count[4]_i_1 
       (.I0(block_count_reg__0[4]),
        .I1(block_count_reg__0[2]),
        .I2(block_count_reg__0[1]),
        .I3(block_count_reg__0[0]),
        .I4(block_count_reg__0[3]),
        .O(p_0_in[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \block_count[5]_i_1 
       (.I0(block_count_reg__0[5]),
        .I1(block_count_reg__0[3]),
        .I2(block_count_reg__0[0]),
        .I3(block_count_reg__0[1]),
        .I4(block_count_reg__0[2]),
        .I5(block_count_reg__0[4]),
        .O(p_0_in[5]));
(* SOFT_HLUTNM = "soft_lutpair349" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \block_count[6]_i_1 
       (.I0(block_count_reg__0[6]),
        .I1(\n_0_tx_test_patt_seed_sel[1]_i_3 ),
        .O(p_0_in[6]));
FDRE \block_count_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(block_count_reg__0[0]),
        .R(\n_0_tx_test_patt_seed_sel[1]_i_1 ));
FDRE \block_count_reg[1] 
       (.C(clk156),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(block_count_reg__0[1]),
        .R(\n_0_tx_test_patt_seed_sel[1]_i_1 ));
FDRE \block_count_reg[2] 
       (.C(clk156),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(block_count_reg__0[2]),
        .R(\n_0_tx_test_patt_seed_sel[1]_i_1 ));
FDRE \block_count_reg[3] 
       (.C(clk156),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(block_count_reg__0[3]),
        .R(\n_0_tx_test_patt_seed_sel[1]_i_1 ));
FDRE \block_count_reg[4] 
       (.C(clk156),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(block_count_reg__0[4]),
        .R(\n_0_tx_test_patt_seed_sel[1]_i_1 ));
FDRE \block_count_reg[5] 
       (.C(clk156),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(block_count_reg__0[5]),
        .R(\n_0_tx_test_patt_seed_sel[1]_i_1 ));
FDRE \block_count_reg[6] 
       (.C(clk156),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(block_count_reg__0[6]),
        .R(\n_0_tx_test_patt_seed_sel[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair349" *) 
   LUT2 #(
    .INIT(4'h8)) 
     new_tx_test_seed_i_1
       (.I0(block_count_reg__0[6]),
        .I1(\n_0_tx_test_patt_seed_sel[1]_i_3 ),
        .O(n_0_new_tx_test_seed_i_1));
FDRE new_tx_test_seed_reg
       (.C(clk156),
        .CE(1'b1),
        .D(n_0_new_tx_test_seed_i_1),
        .Q(new_tx_test_seed),
        .R(\n_0_tx_test_patt_seed_sel[1]_i_1 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[0]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[0]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[0]),
        .I4(I5),
        .I5(\n_0_scr_reg[0]_i_2 ),
        .O(\n_0_scr_reg[0]_i_1 ));
LUT6 #(
    .INIT(64'hD1DD2E222E22D1DD)) 
     \scr_reg[0]_i_2 
       (.I0(I1[63]),
        .I1(I2[1]),
        .I2(I2[0]),
        .I3(Q),
        .I4(n_0_asynch_fifo_i_i_68),
        .I5(n_0_asynch_fifo_i_i_67),
        .O(\n_0_scr_reg[0]_i_2 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[10]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[10]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[10]),
        .I4(I5),
        .I5(\n_0_scr_reg[10]_i_2 ),
        .O(\n_0_scr_reg[10]_i_1 ));
LUT6 #(
    .INIT(64'h59AA5955A655A6AA)) 
     \scr_reg[10]_i_2 
       (.I0(n_0_asynch_fifo_i_i_84),
        .I1(Q),
        .I2(I2[0]),
        .I3(I2[1]),
        .I4(I1[53]),
        .I5(p_0_in32_in),
        .O(\n_0_scr_reg[10]_i_2 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[11]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[11]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[11]),
        .I4(I5),
        .I5(\n_0_scr_reg[11]_i_2 ),
        .O(\n_0_scr_reg[11]_i_1 ));
LUT6 #(
    .INIT(64'h59AA5955A655A6AA)) 
     \scr_reg[11]_i_2 
       (.I0(n_0_asynch_fifo_i_i_85),
        .I1(Q),
        .I2(I2[0]),
        .I3(I2[1]),
        .I4(I1[52]),
        .I5(p_0_in28_in),
        .O(\n_0_scr_reg[11]_i_2 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[12]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[12]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[12]),
        .I4(I5),
        .I5(\n_0_scr_reg[12]_i_2 ),
        .O(\n_0_scr_reg[12]_i_1 ));
LUT6 #(
    .INIT(64'h59AA5955A655A6AA)) 
     \scr_reg[12]_i_2 
       (.I0(n_0_asynch_fifo_i_i_86),
        .I1(Q),
        .I2(I2[0]),
        .I3(I2[1]),
        .I4(I1[51]),
        .I5(p_0_in24_in),
        .O(\n_0_scr_reg[12]_i_2 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[13]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[13]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[13]),
        .I4(I5),
        .I5(\n_0_scr_reg[13]_i_2 ),
        .O(\n_0_scr_reg[13]_i_1 ));
LUT6 #(
    .INIT(64'h59AA5955A655A6AA)) 
     \scr_reg[13]_i_2 
       (.I0(n_0_asynch_fifo_i_i_87),
        .I1(Q),
        .I2(I2[0]),
        .I3(I2[1]),
        .I4(I1[50]),
        .I5(p_0_in20_in),
        .O(\n_0_scr_reg[13]_i_2 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[14]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[14]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[14]),
        .I4(I5),
        .I5(\n_0_scr_reg[14]_i_2 ),
        .O(\n_0_scr_reg[14]_i_1 ));
LUT6 #(
    .INIT(64'h59AA5955A655A6AA)) 
     \scr_reg[14]_i_2 
       (.I0(n_0_asynch_fifo_i_i_88),
        .I1(Q),
        .I2(I2[0]),
        .I3(I2[1]),
        .I4(I1[49]),
        .I5(p_0_in16_in),
        .O(\n_0_scr_reg[14]_i_2 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[15]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[15]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[15]),
        .I4(I5),
        .I5(\n_0_scr_reg[15]_i_2 ),
        .O(\n_0_scr_reg[15]_i_1 ));
LUT6 #(
    .INIT(64'h59AA5955A655A6AA)) 
     \scr_reg[15]_i_2 
       (.I0(n_0_asynch_fifo_i_i_89),
        .I1(Q),
        .I2(I2[0]),
        .I3(I2[1]),
        .I4(I1[48]),
        .I5(p_0_in12_in),
        .O(\n_0_scr_reg[15]_i_2 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[16]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[16]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[16]),
        .I4(I5),
        .I5(\n_0_scr_reg[16]_i_2 ),
        .O(\n_0_scr_reg[16]_i_1 ));
LUT6 #(
    .INIT(64'h59AA5955A655A6AA)) 
     \scr_reg[16]_i_2 
       (.I0(n_0_asynch_fifo_i_i_90),
        .I1(Q),
        .I2(I2[0]),
        .I3(I2[1]),
        .I4(I1[47]),
        .I5(p_0_in8_in),
        .O(\n_0_scr_reg[16]_i_2 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[17]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[17]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[17]),
        .I4(I5),
        .I5(\n_0_scr_reg[17]_i_2 ),
        .O(\n_0_scr_reg[17]_i_1 ));
LUT6 #(
    .INIT(64'h59AA5955A655A6AA)) 
     \scr_reg[17]_i_2 
       (.I0(n_0_asynch_fifo_i_i_91),
        .I1(Q),
        .I2(I2[0]),
        .I3(I2[1]),
        .I4(I1[46]),
        .I5(p_0_in4_in),
        .O(\n_0_scr_reg[17]_i_2 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[18]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[18]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[18]),
        .I4(I5),
        .I5(\n_0_scr_reg[18]_i_2 ),
        .O(\n_0_scr_reg[18]_i_1 ));
LUT6 #(
    .INIT(64'h59AA5955A655A6AA)) 
     \scr_reg[18]_i_2 
       (.I0(n_0_asynch_fifo_i_i_92),
        .I1(Q),
        .I2(I2[0]),
        .I3(I2[1]),
        .I4(I1[45]),
        .I5(p_0_in0_in),
        .O(\n_0_scr_reg[18]_i_2 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[19]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[19]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[19]),
        .I4(I5),
        .I5(\n_0_scr_reg[19]_i_2 ),
        .O(\n_0_scr_reg[19]_i_1 ));
LUT6 #(
    .INIT(64'h59AA5955A655A6AA)) 
     \scr_reg[19]_i_2 
       (.I0(n_0_asynch_fifo_i_i_68),
        .I1(Q),
        .I2(I2[0]),
        .I3(I2[1]),
        .I4(I1[44]),
        .I5(\n_0_scr_reg_reg[13] ),
        .O(\n_0_scr_reg[19]_i_2 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[1]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[1]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[1]),
        .I4(I5),
        .I5(\n_0_scr_reg[1]_i_2 ),
        .O(\n_0_scr_reg[1]_i_1 ));
LUT6 #(
    .INIT(64'hA655A6AA59AA5955)) 
     \scr_reg[1]_i_2 
       (.I0(n_0_asynch_fifo_i_i_70),
        .I1(Q),
        .I2(I2[0]),
        .I3(I2[1]),
        .I4(I1[62]),
        .I5(n_0_asynch_fifo_i_i_69),
        .O(\n_0_scr_reg[1]_i_2 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[20]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[20]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[20]),
        .I4(I5),
        .I5(\n_0_scr_reg[20]_i_2 ),
        .O(\n_0_scr_reg[20]_i_1 ));
LUT6 #(
    .INIT(64'hA655A6AA59AA5955)) 
     \scr_reg[20]_i_2 
       (.I0(n_0_asynch_fifo_i_i_70),
        .I1(Q),
        .I2(I2[0]),
        .I3(I2[1]),
        .I4(I1[43]),
        .I5(p_2_in68_in),
        .O(\n_0_scr_reg[20]_i_2 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[21]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[21]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[21]),
        .I4(I5),
        .I5(\n_0_scr_reg[21]_i_2 ),
        .O(\n_0_scr_reg[21]_i_1 ));
LUT6 #(
    .INIT(64'h59AA5955A655A6AA)) 
     \scr_reg[21]_i_2 
       (.I0(n_0_asynch_fifo_i_i_72),
        .I1(Q),
        .I2(I2[0]),
        .I3(I2[1]),
        .I4(I1[42]),
        .I5(p_2_in64_in),
        .O(\n_0_scr_reg[21]_i_2 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[22]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[22]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[22]),
        .I4(I5),
        .I5(\n_0_scr_reg[22]_i_2 ),
        .O(\n_0_scr_reg[22]_i_1 ));
LUT6 #(
    .INIT(64'hA655A6AA59AA5955)) 
     \scr_reg[22]_i_2 
       (.I0(n_0_asynch_fifo_i_i_74),
        .I1(Q),
        .I2(I2[0]),
        .I3(I2[1]),
        .I4(I1[41]),
        .I5(p_2_in60_in),
        .O(\n_0_scr_reg[22]_i_2 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[23]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[23]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[23]),
        .I4(I5),
        .I5(\n_0_scr_reg[23]_i_2 ),
        .O(\n_0_scr_reg[23]_i_1 ));
LUT6 #(
    .INIT(64'h59AA5955A655A6AA)) 
     \scr_reg[23]_i_2 
       (.I0(n_0_asynch_fifo_i_i_76),
        .I1(Q),
        .I2(I2[0]),
        .I3(I2[1]),
        .I4(I1[40]),
        .I5(p_2_in56_in),
        .O(\n_0_scr_reg[23]_i_2 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[24]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[24]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[24]),
        .I4(I5),
        .I5(\n_0_scr_reg[24]_i_2 ),
        .O(\n_0_scr_reg[24]_i_1 ));
LUT6 #(
    .INIT(64'hA655A6AA59AA5955)) 
     \scr_reg[24]_i_2 
       (.I0(n_0_asynch_fifo_i_i_78),
        .I1(Q),
        .I2(I2[0]),
        .I3(I2[1]),
        .I4(I1[39]),
        .I5(p_2_in52_in),
        .O(\n_0_scr_reg[24]_i_2 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[25]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[25]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[25]),
        .I4(I5),
        .I5(\n_0_scr_reg[25]_i_2 ),
        .O(\n_0_scr_reg[25]_i_1 ));
LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
     \scr_reg[25]_i_2 
       (.I0(I1[38]),
        .I1(I2[1]),
        .I2(I2[0]),
        .I3(Q),
        .I4(\n_0_scr_reg_reg[0] ),
        .I5(p_2_in48_in),
        .O(\n_0_scr_reg[25]_i_2 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[26]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[26]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[26]),
        .I4(I5),
        .I5(\n_0_scr_reg[26]_i_2 ),
        .O(\n_0_scr_reg[26]_i_1 ));
LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
     \scr_reg[26]_i_2 
       (.I0(I1[37]),
        .I1(I2[1]),
        .I2(I2[0]),
        .I3(Q),
        .I4(p_0_in44_in),
        .I5(p_2_in45_in),
        .O(\n_0_scr_reg[26]_i_2 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[27]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[27]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[27]),
        .I4(I5),
        .I5(\n_0_scr_reg[27]_i_2 ),
        .O(\n_0_scr_reg[27]_i_1 ));
LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
     \scr_reg[27]_i_2 
       (.I0(I1[36]),
        .I1(I2[1]),
        .I2(I2[0]),
        .I3(Q),
        .I4(p_0_in40_in),
        .I5(p_2_in41_in),
        .O(\n_0_scr_reg[27]_i_2 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[28]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[28]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[28]),
        .I4(I5),
        .I5(\n_0_scr_reg[28]_i_2 ),
        .O(\n_0_scr_reg[28]_i_1 ));
LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
     \scr_reg[28]_i_2 
       (.I0(I1[35]),
        .I1(I2[1]),
        .I2(I2[0]),
        .I3(Q),
        .I4(p_0_in36_in),
        .I5(p_2_in37_in),
        .O(\n_0_scr_reg[28]_i_2 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[29]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[29]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[29]),
        .I4(I5),
        .I5(\n_0_scr_reg[29]_i_2 ),
        .O(\n_0_scr_reg[29]_i_1 ));
LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
     \scr_reg[29]_i_2 
       (.I0(I1[34]),
        .I1(I2[1]),
        .I2(I2[0]),
        .I3(Q),
        .I4(p_0_in32_in),
        .I5(p_2_in33_in),
        .O(\n_0_scr_reg[29]_i_2 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[2]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[2]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[2]),
        .I4(I5),
        .I5(\n_0_scr_reg[2]_i_2 ),
        .O(\n_0_scr_reg[2]_i_1 ));
LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
     \scr_reg[2]_i_2 
       (.I0(I1[61]),
        .I1(I2[1]),
        .I2(I2[0]),
        .I3(Q),
        .I4(n_0_asynch_fifo_i_i_72),
        .I5(n_0_asynch_fifo_i_i_71),
        .O(\n_0_scr_reg[2]_i_2 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[30]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[30]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[30]),
        .I4(I5),
        .I5(\n_0_scr_reg[30]_i_2 ),
        .O(\n_0_scr_reg[30]_i_1 ));
LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
     \scr_reg[30]_i_2 
       (.I0(I1[33]),
        .I1(I2[1]),
        .I2(I2[0]),
        .I3(Q),
        .I4(p_0_in28_in),
        .I5(p_2_in29_in),
        .O(\n_0_scr_reg[30]_i_2 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[31]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[31]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[31]),
        .I4(I5),
        .I5(\n_0_scr_reg[31]_i_2 ),
        .O(\n_0_scr_reg[31]_i_1 ));
LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
     \scr_reg[31]_i_2 
       (.I0(I1[32]),
        .I1(I2[1]),
        .I2(I2[0]),
        .I3(Q),
        .I4(p_0_in24_in),
        .I5(p_2_in25_in),
        .O(\n_0_scr_reg[31]_i_2 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[32]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[32]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[32]),
        .I4(I5),
        .I5(\n_0_scr_reg[32]_i_2 ),
        .O(\n_0_scr_reg[32]_i_1 ));
LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
     \scr_reg[32]_i_2 
       (.I0(I1[31]),
        .I1(I2[1]),
        .I2(I2[0]),
        .I3(Q),
        .I4(p_0_in20_in),
        .I5(p_2_in21_in),
        .O(\n_0_scr_reg[32]_i_2 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[33]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[33]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[33]),
        .I4(I5),
        .I5(\n_0_scr_reg[33]_i_2 ),
        .O(\n_0_scr_reg[33]_i_1 ));
LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
     \scr_reg[33]_i_2 
       (.I0(I1[30]),
        .I1(I2[1]),
        .I2(I2[0]),
        .I3(Q),
        .I4(p_0_in16_in),
        .I5(p_2_in17_in),
        .O(\n_0_scr_reg[33]_i_2 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[34]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[34]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[34]),
        .I4(I5),
        .I5(\n_0_scr_reg[34]_i_2 ),
        .O(\n_0_scr_reg[34]_i_1 ));
LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
     \scr_reg[34]_i_2 
       (.I0(I1[29]),
        .I1(I2[1]),
        .I2(I2[0]),
        .I3(Q),
        .I4(p_0_in12_in),
        .I5(p_2_in13_in),
        .O(\n_0_scr_reg[34]_i_2 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[35]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[35]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[35]),
        .I4(I5),
        .I5(\n_0_scr_reg[35]_i_2 ),
        .O(\n_0_scr_reg[35]_i_1 ));
LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
     \scr_reg[35]_i_2 
       (.I0(I1[28]),
        .I1(I2[1]),
        .I2(I2[0]),
        .I3(Q),
        .I4(p_0_in8_in),
        .I5(p_2_in9_in),
        .O(\n_0_scr_reg[35]_i_2 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[36]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[36]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[36]),
        .I4(I5),
        .I5(\n_0_scr_reg[36]_i_2 ),
        .O(\n_0_scr_reg[36]_i_1 ));
LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
     \scr_reg[36]_i_2 
       (.I0(I1[27]),
        .I1(I2[1]),
        .I2(I2[0]),
        .I3(Q),
        .I4(p_0_in4_in),
        .I5(p_2_in5_in),
        .O(\n_0_scr_reg[36]_i_2 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[37]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[37]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[37]),
        .I4(I5),
        .I5(\n_0_scr_reg[37]_i_2 ),
        .O(\n_0_scr_reg[37]_i_1 ));
LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
     \scr_reg[37]_i_2 
       (.I0(I1[26]),
        .I1(I2[1]),
        .I2(I2[0]),
        .I3(Q),
        .I4(p_0_in0_in),
        .I5(p_2_in1_in),
        .O(\n_0_scr_reg[37]_i_2 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[38]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[38]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[38]),
        .I4(I5),
        .I5(\n_0_scr_reg[38]_i_2 ),
        .O(\n_0_scr_reg[38]_i_1 ));
LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
     \scr_reg[38]_i_2 
       (.I0(I1[25]),
        .I1(I2[1]),
        .I2(I2[0]),
        .I3(Q),
        .I4(\n_0_scr_reg_reg[13] ),
        .I5(p_2_in),
        .O(\n_0_scr_reg[38]_i_2 ));
LUT6 #(
    .INIT(64'h56A6000056A6FFFF)) 
     \scr_reg[39]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[39]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[39]),
        .I4(I5),
        .I5(n_0_asynch_fifo_i_i_67),
        .O(\n_0_scr_reg[39]_i_1 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[3]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[3]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[3]),
        .I4(I5),
        .I5(\n_0_scr_reg[3]_i_2 ),
        .O(\n_0_scr_reg[3]_i_1 ));
LUT6 #(
    .INIT(64'hA655A6AA59AA5955)) 
     \scr_reg[3]_i_2 
       (.I0(n_0_asynch_fifo_i_i_74),
        .I1(Q),
        .I2(I2[0]),
        .I3(I2[1]),
        .I4(I1[60]),
        .I5(n_0_asynch_fifo_i_i_73),
        .O(\n_0_scr_reg[3]_i_2 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[40]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[40]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[40]),
        .I4(I5),
        .I5(n_0_asynch_fifo_i_i_69),
        .O(\n_0_scr_reg[40]_i_1 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[41]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[41]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[41]),
        .I4(I5),
        .I5(n_0_asynch_fifo_i_i_71),
        .O(\n_0_scr_reg[41]_i_1 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[42]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[42]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[42]),
        .I4(I5),
        .I5(n_0_asynch_fifo_i_i_73),
        .O(\n_0_scr_reg[42]_i_1 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[43]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[43]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[43]),
        .I4(I5),
        .I5(n_0_asynch_fifo_i_i_75),
        .O(\n_0_scr_reg[43]_i_1 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[44]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[44]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[44]),
        .I4(I5),
        .I5(n_0_asynch_fifo_i_i_77),
        .O(\n_0_scr_reg[44]_i_1 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[45]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[45]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[45]),
        .I4(I5),
        .I5(n_0_asynch_fifo_i_i_79),
        .O(\n_0_scr_reg[45]_i_1 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[46]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[46]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[46]),
        .I4(I5),
        .I5(n_0_asynch_fifo_i_i_81),
        .O(\n_0_scr_reg[46]_i_1 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[47]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[47]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[47]),
        .I4(I5),
        .I5(n_0_asynch_fifo_i_i_82),
        .O(\n_0_scr_reg[47]_i_1 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[48]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[48]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[48]),
        .I4(I5),
        .I5(n_0_asynch_fifo_i_i_83),
        .O(\n_0_scr_reg[48]_i_1 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[49]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[49]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[49]),
        .I4(I5),
        .I5(n_0_asynch_fifo_i_i_84),
        .O(\n_0_scr_reg[49]_i_1 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[4]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[4]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[4]),
        .I4(I5),
        .I5(\n_0_scr_reg[4]_i_2 ),
        .O(\n_0_scr_reg[4]_i_1 ));
LUT6 #(
    .INIT(64'h2E22D1DDD1DD2E22)) 
     \scr_reg[4]_i_2 
       (.I0(I1[59]),
        .I1(I2[1]),
        .I2(I2[0]),
        .I3(Q),
        .I4(n_0_asynch_fifo_i_i_76),
        .I5(n_0_asynch_fifo_i_i_75),
        .O(\n_0_scr_reg[4]_i_2 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[50]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[50]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[50]),
        .I4(I5),
        .I5(n_0_asynch_fifo_i_i_85),
        .O(\n_0_scr_reg[50]_i_1 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[51]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[51]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[51]),
        .I4(I5),
        .I5(n_0_asynch_fifo_i_i_86),
        .O(\n_0_scr_reg[51]_i_1 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[52]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[52]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[52]),
        .I4(I5),
        .I5(n_0_asynch_fifo_i_i_87),
        .O(\n_0_scr_reg[52]_i_1 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[53]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[53]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[53]),
        .I4(I5),
        .I5(n_0_asynch_fifo_i_i_88),
        .O(\n_0_scr_reg[53]_i_1 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[54]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[54]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[54]),
        .I4(I5),
        .I5(n_0_asynch_fifo_i_i_89),
        .O(\n_0_scr_reg[54]_i_1 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[55]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[55]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[55]),
        .I4(I5),
        .I5(n_0_asynch_fifo_i_i_90),
        .O(\n_0_scr_reg[55]_i_1 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[56]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[56]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[56]),
        .I4(I5),
        .I5(n_0_asynch_fifo_i_i_91),
        .O(\n_0_scr_reg[56]_i_1 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[57]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[57]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[57]),
        .I4(I5),
        .I5(n_0_asynch_fifo_i_i_92),
        .O(\n_0_scr_reg[57]_i_1 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[5]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[5]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[5]),
        .I4(I5),
        .I5(\n_0_scr_reg[5]_i_2 ),
        .O(\n_0_scr_reg[5]_i_1 ));
LUT6 #(
    .INIT(64'hA655A6AA59AA5955)) 
     \scr_reg[5]_i_2 
       (.I0(n_0_asynch_fifo_i_i_78),
        .I1(Q),
        .I2(I2[0]),
        .I3(I2[1]),
        .I4(I1[58]),
        .I5(n_0_asynch_fifo_i_i_77),
        .O(\n_0_scr_reg[5]_i_2 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[6]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[6]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[6]),
        .I4(I5),
        .I5(\n_0_scr_reg[6]_i_2 ),
        .O(\n_0_scr_reg[6]_i_1 ));
LUT6 #(
    .INIT(64'h59AA5955A655A6AA)) 
     \scr_reg[6]_i_2 
       (.I0(n_0_asynch_fifo_i_i_79),
        .I1(Q),
        .I2(I2[0]),
        .I3(I2[1]),
        .I4(I1[57]),
        .I5(\n_0_scr_reg_reg[0] ),
        .O(\n_0_scr_reg[6]_i_2 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[7]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[7]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[7]),
        .I4(I5),
        .I5(\n_0_scr_reg[7]_i_2 ),
        .O(\n_0_scr_reg[7]_i_1 ));
LUT5 #(
    .INIT(32'h9A996566)) 
     \scr_reg[7]_i_2 
       (.I0(n_0_asynch_fifo_i_i_81),
        .I1(I6),
        .I2(I2[1]),
        .I3(I1[56]),
        .I4(p_0_in44_in),
        .O(\n_0_scr_reg[7]_i_2 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[8]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[8]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[8]),
        .I4(I5),
        .I5(\n_0_scr_reg[8]_i_2 ),
        .O(\n_0_scr_reg[8]_i_1 ));
LUT6 #(
    .INIT(64'h59AA5955A655A6AA)) 
     \scr_reg[8]_i_2 
       (.I0(n_0_asynch_fifo_i_i_82),
        .I1(Q),
        .I2(I2[0]),
        .I3(I2[1]),
        .I4(I1[55]),
        .I5(p_0_in40_in),
        .O(\n_0_scr_reg[8]_i_2 ));
LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
     \scr_reg[9]_i_1 
       (.I0(Q),
        .I1(pcs_test_pattern_seedA_core_int[9]),
        .I2(tx_test_patt_seed_sel),
        .I3(pcs_test_pattern_seedB_core_int[9]),
        .I4(I5),
        .I5(\n_0_scr_reg[9]_i_2 ),
        .O(\n_0_scr_reg[9]_i_1 ));
LUT6 #(
    .INIT(64'h59AA5955A655A6AA)) 
     \scr_reg[9]_i_2 
       (.I0(n_0_asynch_fifo_i_i_83),
        .I1(Q),
        .I2(I2[0]),
        .I3(I2[1]),
        .I4(I1[54]),
        .I5(p_0_in36_in),
        .O(\n_0_scr_reg[9]_i_2 ));
FDRE \scr_reg_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[0]_i_1 ),
        .Q(\n_0_scr_reg_reg[0] ),
        .R(I3));
FDRE \scr_reg_reg[10] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[10]_i_1 ),
        .Q(p_0_in8_in),
        .R(I3));
FDRE \scr_reg_reg[11] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[11]_i_1 ),
        .Q(p_0_in4_in),
        .R(I3));
FDRE \scr_reg_reg[12] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[12]_i_1 ),
        .Q(p_0_in0_in),
        .R(I3));
FDRE \scr_reg_reg[13] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[13]_i_1 ),
        .Q(\n_0_scr_reg_reg[13] ),
        .R(I3));
FDRE \scr_reg_reg[14] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[14]_i_1 ),
        .Q(p_2_in68_in),
        .R(I3));
FDRE \scr_reg_reg[15] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[15]_i_1 ),
        .Q(p_2_in64_in),
        .R(I3));
FDRE \scr_reg_reg[16] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[16]_i_1 ),
        .Q(p_2_in60_in),
        .R(I3));
FDRE \scr_reg_reg[17] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[17]_i_1 ),
        .Q(p_2_in56_in),
        .R(I3));
FDRE \scr_reg_reg[18] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[18]_i_1 ),
        .Q(p_2_in52_in),
        .R(I3));
FDRE \scr_reg_reg[19] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[19]_i_1 ),
        .Q(p_2_in48_in),
        .R(I3));
FDRE \scr_reg_reg[1] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[1]_i_1 ),
        .Q(p_0_in44_in),
        .R(I3));
FDRE \scr_reg_reg[20] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[20]_i_1 ),
        .Q(p_2_in45_in),
        .R(I3));
FDRE \scr_reg_reg[21] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[21]_i_1 ),
        .Q(p_2_in41_in),
        .R(I3));
FDRE \scr_reg_reg[22] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[22]_i_1 ),
        .Q(p_2_in37_in),
        .R(I3));
FDRE \scr_reg_reg[23] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[23]_i_1 ),
        .Q(p_2_in33_in),
        .R(I3));
FDRE \scr_reg_reg[24] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[24]_i_1 ),
        .Q(p_2_in29_in),
        .R(I3));
FDRE \scr_reg_reg[25] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[25]_i_1 ),
        .Q(p_2_in25_in),
        .R(I3));
FDRE \scr_reg_reg[26] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[26]_i_1 ),
        .Q(p_2_in21_in),
        .R(I3));
FDRE \scr_reg_reg[27] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[27]_i_1 ),
        .Q(p_2_in17_in),
        .R(I3));
FDRE \scr_reg_reg[28] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[28]_i_1 ),
        .Q(p_2_in13_in),
        .R(I3));
FDRE \scr_reg_reg[29] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[29]_i_1 ),
        .Q(p_2_in9_in),
        .R(I3));
FDRE \scr_reg_reg[2] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[2]_i_1 ),
        .Q(p_0_in40_in),
        .R(I3));
FDRE \scr_reg_reg[30] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[30]_i_1 ),
        .Q(p_2_in5_in),
        .R(I3));
FDRE \scr_reg_reg[31] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[31]_i_1 ),
        .Q(p_2_in1_in),
        .R(I3));
FDRE \scr_reg_reg[32] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[32]_i_1 ),
        .Q(p_2_in),
        .R(I3));
FDRE \scr_reg_reg[33] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[33]_i_1 ),
        .Q(p_0_in200_in),
        .R(I3));
FDRE \scr_reg_reg[34] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[34]_i_1 ),
        .Q(p_0_in190_in),
        .R(I3));
FDRE \scr_reg_reg[35] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[35]_i_1 ),
        .Q(p_0_in180_in),
        .R(I3));
FDRE \scr_reg_reg[36] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[36]_i_1 ),
        .Q(p_0_in170_in),
        .R(I3));
FDRE \scr_reg_reg[37] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[37]_i_1 ),
        .Q(p_0_in160_in),
        .R(I3));
FDRE \scr_reg_reg[38] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[38]_i_1 ),
        .Q(p_0_in151_in),
        .R(I3));
FDRE \scr_reg_reg[39] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[39]_i_1 ),
        .Q(p_2_in145_in),
        .R(I3));
FDRE \scr_reg_reg[3] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[3]_i_1 ),
        .Q(p_0_in36_in),
        .R(I3));
FDRE \scr_reg_reg[40] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[40]_i_1 ),
        .Q(p_2_in139_in),
        .R(I3));
FDRE \scr_reg_reg[41] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[41]_i_1 ),
        .Q(p_2_in133_in),
        .R(I3));
FDRE \scr_reg_reg[42] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[42]_i_1 ),
        .Q(p_2_in127_in),
        .R(I3));
FDRE \scr_reg_reg[43] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[43]_i_1 ),
        .Q(p_2_in121_in),
        .R(I3));
FDRE \scr_reg_reg[44] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[44]_i_1 ),
        .Q(p_2_in115_in),
        .R(I3));
FDRE \scr_reg_reg[45] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[45]_i_1 ),
        .Q(p_2_in109_in),
        .R(I3));
FDRE \scr_reg_reg[46] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[46]_i_1 ),
        .Q(p_2_in103_in),
        .R(I3));
FDRE \scr_reg_reg[47] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[47]_i_1 ),
        .Q(p_2_in97_in),
        .R(I3));
FDRE \scr_reg_reg[48] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[48]_i_1 ),
        .Q(p_2_in91_in),
        .R(I3));
FDRE \scr_reg_reg[49] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[49]_i_1 ),
        .Q(p_2_in85_in),
        .R(I3));
FDRE \scr_reg_reg[4] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[4]_i_1 ),
        .Q(p_0_in32_in),
        .R(I3));
FDRE \scr_reg_reg[50] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[50]_i_1 ),
        .Q(p_2_in79_in),
        .R(I3));
FDRE \scr_reg_reg[51] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[51]_i_1 ),
        .Q(p_2_in74_in),
        .R(I3));
FDRE \scr_reg_reg[52] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[52]_i_1 ),
        .Q(p_2_in201_in),
        .R(I3));
FDRE \scr_reg_reg[53] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[53]_i_1 ),
        .Q(p_2_in191_in),
        .R(I3));
FDRE \scr_reg_reg[54] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[54]_i_1 ),
        .Q(p_2_in181_in),
        .R(I3));
FDRE \scr_reg_reg[55] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[55]_i_1 ),
        .Q(p_2_in171_in),
        .R(I3));
FDRE \scr_reg_reg[56] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[56]_i_1 ),
        .Q(p_2_in161_in),
        .R(I3));
FDRE \scr_reg_reg[57] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[57]_i_1 ),
        .Q(p_2_in152_in),
        .R(I3));
FDRE \scr_reg_reg[5] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[5]_i_1 ),
        .Q(p_0_in28_in),
        .R(I3));
FDRE \scr_reg_reg[6] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[6]_i_1 ),
        .Q(p_0_in24_in),
        .R(I3));
FDRE \scr_reg_reg[7] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[7]_i_1 ),
        .Q(p_0_in20_in),
        .R(I3));
FDRE \scr_reg_reg[8] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[8]_i_1 ),
        .Q(p_0_in16_in),
        .R(I3));
FDRE \scr_reg_reg[9] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_scr_reg[9]_i_1 ),
        .Q(p_0_in12_in),
        .R(I3));
(* SOFT_HLUTNM = "soft_lutpair347" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \tx_test_patt_seed_sel[0]_i_1 
       (.I0(Q),
        .I1(\n_0_tx_test_patt_seed_sel[1]_i_3 ),
        .I2(block_count_reg__0[6]),
        .O(p_1_in[0]));
LUT2 #(
    .INIT(4'hB)) 
     \tx_test_patt_seed_sel[1]_i_1 
       (.I0(I3),
        .I1(I2[1]),
        .O(\n_0_tx_test_patt_seed_sel[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair347" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \tx_test_patt_seed_sel[1]_i_2 
       (.I0(tx_test_patt_seed_sel),
        .I1(block_count_reg__0[6]),
        .I2(\n_0_tx_test_patt_seed_sel[1]_i_3 ),
        .I3(Q),
        .O(p_1_in[1]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \tx_test_patt_seed_sel[1]_i_3 
       (.I0(block_count_reg__0[5]),
        .I1(block_count_reg__0[3]),
        .I2(block_count_reg__0[0]),
        .I3(block_count_reg__0[1]),
        .I4(block_count_reg__0[2]),
        .I5(block_count_reg__0[4]),
        .O(\n_0_tx_test_patt_seed_sel[1]_i_3 ));
FDRE \tx_test_patt_seed_sel_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(p_1_in[0]),
        .Q(Q),
        .R(\n_0_tx_test_patt_seed_sel[1]_i_1 ));
FDRE \tx_test_patt_seed_sel_reg[1] 
       (.C(clk156),
        .CE(1'b1),
        .D(p_1_in[1]),
        .Q(tx_test_patt_seed_sel),
        .R(\n_0_tx_test_patt_seed_sel[1]_i_1 ));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_pcs_top" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_pcs_top
   (new_tx_test_seed,
    O1,
    b_lock,
    gt_slip_int,
    ber_count_inc,
    hiber,
    err_block_count_inc,
    O2,
    O3,
    O4,
    tx_66_fifo,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    O24,
    O25,
    O26,
    O27,
    O28,
    O29,
    O30,
    O31,
    O32,
    O33,
    O34,
    O35,
    rxusrclk2,
    Q,
    rxusrclk2_en156,
    clk156,
    signal_detect,
    I1,
    I2,
    I3,
    out,
    I4,
    pcs_test_pattern_seedA_core_int,
    pcs_test_pattern_seedB_core_int,
    I5,
    I6,
    S,
    I7,
    I8,
    I9,
    E,
    D,
    I10,
    I11,
    I12,
    SR,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    rxreset,
    I19,
    reset);
  output new_tx_test_seed;
  output O1;
  output b_lock;
  output gt_slip_int;
  output ber_count_inc;
  output hiber;
  output err_block_count_inc;
  output [0:0]O2;
  output [1:0]O3;
  output O4;
  output [64:0]tx_66_fifo;
  output [0:0]O5;
  output [0:0]O6;
  output [0:0]O7;
  output [0:0]O8;
  output [0:0]O9;
  output O10;
  output [63:0]O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output O17;
  output O18;
  output O19;
  output O20;
  output O21;
  output O22;
  output [7:0]O23;
  output O24;
  output O25;
  output O26;
  output O27;
  output O28;
  output O29;
  output O30;
  output O31;
  output O32;
  output O33;
  output O34;
  output O35;
  input rxusrclk2;
  input [15:0]Q;
  input rxusrclk2_en156;
  input clk156;
  input signal_detect;
  input [1:0]I1;
  input [65:0]I2;
  input I3;
  input [2:0]out;
  input I4;
  input [57:0]pcs_test_pattern_seedA_core_int;
  input [57:0]pcs_test_pattern_seedB_core_int;
  input I5;
  input I6;
  input [1:0]S;
  input [1:0]I7;
  input I8;
  input [1:0]I9;
  input [1:0]E;
  input [7:0]D;
  input [63:0]I10;
  input [0:0]I11;
  input I12;
  input [0:0]SR;
  input [0:0]I13;
  input [0:0]I14;
  input [0:0]I15;
  input [0:0]I16;
  input [0:0]I17;
  input [0:0]I18;
  input rxreset;
  input I19;
  input reset;

  wire [7:0]D;
  wire [1:0]E;
  wire [1:0]I1;
  wire [63:0]I10;
  wire [0:0]I11;
  wire I12;
  wire [0:0]I13;
  wire [0:0]I14;
  wire [0:0]I15;
  wire [0:0]I16;
  wire [0:0]I17;
  wire [0:0]I18;
  wire I19;
  wire [65:0]I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire [1:0]I7;
  wire I8;
  wire [1:0]I9;
  wire O1;
  wire O10;
  wire [63:0]O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire [0:0]O2;
  wire O20;
  wire O21;
  wire O22;
  wire [7:0]O23;
  wire O24;
  wire O25;
  wire O26;
  wire O27;
  wire O28;
  wire O29;
  wire [1:0]O3;
  wire O30;
  wire O31;
  wire O32;
  wire O33;
  wire O34;
  wire O35;
  wire O4;
  wire [0:0]O5;
  wire [0:0]O6;
  wire [0:0]O7;
  wire [0:0]O8;
  wire [0:0]O9;
  wire [15:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire b_lock;
  wire ber_count_inc;
  wire clk156;
  wire err_block_count_inc;
  wire gt_slip_int;
  wire hiber;
  wire [15:0]mcp1_timer_125us_cycles_sync;
  wire new_tx_test_seed;
  wire [2:0]out;
  wire [57:0]pcs_test_pattern_seedA_core_int;
  wire [57:0]pcs_test_pattern_seedB_core_int;
  wire reset;
(* DONT_TOUCH *) (* equivalent_register_removal = "no" *)   wire reset_local;
  wire rxreset;
(* DONT_TOUCH *) (* equivalent_register_removal = "no" *)   wire rxreset_local;
  wire rxusrclk2;
  wire rxusrclk2_en156;
  wire signal_detect;
  wire [64:0]tx_66_fifo;

ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_coherent_resyncs_en clk156_rxusrclk2_timer_125us_resync
       (.E(E[0]),
        .I9(I9[1]),
        .Q(Q),
        .out(mcp1_timer_125us_cycles_sync),
        .rxusrclk2(rxusrclk2),
        .rxusrclk2_en156(rxusrclk2_en156));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDSE reset_local_reg
       (.C(clk156),
        .CE(1'b1),
        .D(reset),
        .Q(reset_local),
        .S(I19));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_rx_pcs rx_pcs_i
       (.D(O3),
        .E({E[0],rxusrclk2_en156}),
        .I1(rxreset_local),
        .I10(SR),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16({I18,I16}),
        .I17(I17),
        .I2(I2),
        .I3(I3),
        .I4(I4),
        .I5(mcp1_timer_125us_cycles_sync),
        .I6(E[1]),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(b_lock),
        .O10(O10),
        .O11(O11),
        .O12(O12),
        .O13(O13),
        .O14(O14),
        .O15(O15),
        .O16(O16),
        .O17(O17),
        .O18(O18),
        .O19(O19),
        .O2(hiber),
        .O20(O20),
        .O21(O21),
        .O22(O22),
        .O23(O23),
        .O24(O24),
        .O25(O25),
        .O26(O26),
        .O27(O27),
        .O28(O28),
        .O29(O29),
        .O3(O6),
        .O30(O30),
        .O31(O31),
        .O32(O32),
        .O33(O33),
        .O34(O34),
        .O35(O35),
        .O4(O4),
        .O5(O7),
        .O6(O8),
        .O7(O9),
        .S(S),
        .SR(O1),
        .ber_count_inc(ber_count_inc),
        .err_block_count_inc(err_block_count_inc),
        .gt_slip_int(gt_slip_int),
        .out(out),
        .rxusrclk2(rxusrclk2),
        .signal_detect(signal_detect));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE rxreset_local_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(rxreset),
        .Q(rxreset_local),
        .R(1'b0));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_tx_pcs tx_pcs_i
       (.D(D),
        .I1(reset_local),
        .I10(I10),
        .I2(I1),
        .I5(I5),
        .I6(I6),
        .O5(O5),
        .Q(O2),
        .clk156(clk156),
        .new_tx_test_seed(new_tx_test_seed),
        .pcs_test_pattern_seedA_core_int(pcs_test_pattern_seedA_core_int),
        .pcs_test_pattern_seedB_core_int(pcs_test_pattern_seedB_core_int),
        .tx_66_fifo(tx_66_fifo));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_pulse_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_pulse_synchronizer
   (counter_sync_1,
    O1,
    I1,
    rxusrclk2,
    clk156,
    counter_sync_extra,
    counter_sync_3,
    counter_sync_2);
  output counter_sync_1;
  output O1;
  input I1;
  input rxusrclk2;
  input clk156;
  input counter_sync_extra;
  input counter_sync_3;
  input counter_sync_2;

  wire I1;
  wire O1;
  wire clk156;
  wire counter_sync_1;
  wire counter_sync_2;
  wire counter_sync_3;
  wire counter_sync_extra;
  wire dcapture;
  wire n_0_newedge_i_1__5;
  wire newedge;
  wire newedge_reg1;
  wire newedge_reg2;
  wire newedge_reg3;
  wire newedge_reg4;
  wire newedge_reg__0;
  wire out_comb;
  wire rxusrclk2;

LUT4 #(
    .INIT(16'hFEE8)) 
     counter_sync_extra_i_1__1
       (.I0(counter_sync_extra),
        .I1(counter_sync_1),
        .I2(counter_sync_3),
        .I3(counter_sync_2),
        .O(O1));
FDRE #(
    .INIT(1'b0)) 
     dcapture_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(I1),
        .Q(dcapture),
        .R(1'b0));
LUT4 #(
    .INIT(16'hF704)) 
     newedge_i_1__5
       (.I0(newedge),
        .I1(I1),
        .I2(dcapture),
        .I3(newedge),
        .O(n_0_newedge_i_1__5));
FDRE #(
    .INIT(1'b0)) 
     newedge_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(n_0_newedge_i_1__5),
        .Q(newedge),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg1_reg
       (.C(clk156),
        .CE(1'b1),
        .D(newedge_reg__0),
        .Q(newedge_reg1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg2_reg
       (.C(clk156),
        .CE(1'b1),
        .D(newedge_reg1),
        .Q(newedge_reg2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg3_reg
       (.C(clk156),
        .CE(1'b1),
        .D(newedge_reg2),
        .Q(newedge_reg3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg4_reg
       (.C(clk156),
        .CE(1'b1),
        .D(newedge_reg3),
        .Q(newedge_reg4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg_reg
       (.C(clk156),
        .CE(1'b1),
        .D(newedge),
        .Q(newedge_reg__0),
        .R(1'b0));
LUT2 #(
    .INIT(4'h6)) 
     q_i_1__5
       (.I0(newedge_reg4),
        .I1(newedge_reg3),
        .O(out_comb));
FDRE #(
    .INIT(1'b0)) 
     q_reg
       (.C(clk156),
        .CE(1'b1),
        .D(out_comb),
        .Q(counter_sync_1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_pulse_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_pulse_synchronizer_23
   (counter_sync_2,
    counter_out0,
    I1,
    rxusrclk2,
    clk156,
    counter_sync_1,
    counter_sync_3,
    counter_sync_extra);
  output counter_sync_2;
  output counter_out0;
  input I1;
  input rxusrclk2;
  input clk156;
  input counter_sync_1;
  input counter_sync_3;
  input counter_sync_extra;

  wire I1;
  wire clk156;
  wire counter_out0;
  wire counter_sync_1;
  wire counter_sync_2;
  wire counter_sync_3;
  wire counter_sync_extra;
  wire dcapture;
  wire n_0_newedge_i_1__6;
  wire newedge;
  wire newedge_reg1;
  wire newedge_reg2;
  wire newedge_reg3;
  wire newedge_reg4;
  wire newedge_reg__0;
  wire out_comb;
  wire rxusrclk2;

LUT4 #(
    .INIT(16'hFFFE)) 
     counter_out_i_1__1
       (.I0(counter_sync_2),
        .I1(counter_sync_1),
        .I2(counter_sync_3),
        .I3(counter_sync_extra),
        .O(counter_out0));
FDRE #(
    .INIT(1'b0)) 
     dcapture_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(I1),
        .Q(dcapture),
        .R(1'b0));
LUT4 #(
    .INIT(16'hF704)) 
     newedge_i_1__6
       (.I0(newedge),
        .I1(I1),
        .I2(dcapture),
        .I3(newedge),
        .O(n_0_newedge_i_1__6));
FDRE #(
    .INIT(1'b0)) 
     newedge_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(n_0_newedge_i_1__6),
        .Q(newedge),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg1_reg
       (.C(clk156),
        .CE(1'b1),
        .D(newedge_reg__0),
        .Q(newedge_reg1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg2_reg
       (.C(clk156),
        .CE(1'b1),
        .D(newedge_reg1),
        .Q(newedge_reg2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg3_reg
       (.C(clk156),
        .CE(1'b1),
        .D(newedge_reg2),
        .Q(newedge_reg3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg4_reg
       (.C(clk156),
        .CE(1'b1),
        .D(newedge_reg3),
        .Q(newedge_reg4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg_reg
       (.C(clk156),
        .CE(1'b1),
        .D(newedge),
        .Q(newedge_reg__0),
        .R(1'b0));
LUT2 #(
    .INIT(4'h6)) 
     q_i_1__6
       (.I0(newedge_reg4),
        .I1(newedge_reg3),
        .O(out_comb));
FDRE #(
    .INIT(1'b0)) 
     q_reg
       (.C(clk156),
        .CE(1'b1),
        .D(out_comb),
        .Q(counter_sync_2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_pulse_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_pulse_synchronizer_24
   (counter_sync_3,
    I1,
    rxusrclk2,
    clk156);
  output counter_sync_3;
  input I1;
  input rxusrclk2;
  input clk156;

  wire I1;
  wire clk156;
  wire counter_sync_3;
  wire dcapture;
  wire n_0_newedge_i_1__7;
  wire newedge;
  wire newedge_reg1;
  wire newedge_reg2;
  wire newedge_reg3;
  wire newedge_reg4;
  wire newedge_reg__0;
  wire out_comb;
  wire rxusrclk2;

FDRE #(
    .INIT(1'b0)) 
     dcapture_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(I1),
        .Q(dcapture),
        .R(1'b0));
LUT4 #(
    .INIT(16'hF704)) 
     newedge_i_1__7
       (.I0(newedge),
        .I1(I1),
        .I2(dcapture),
        .I3(newedge),
        .O(n_0_newedge_i_1__7));
FDRE #(
    .INIT(1'b0)) 
     newedge_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(n_0_newedge_i_1__7),
        .Q(newedge),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg1_reg
       (.C(clk156),
        .CE(1'b1),
        .D(newedge_reg__0),
        .Q(newedge_reg1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg2_reg
       (.C(clk156),
        .CE(1'b1),
        .D(newedge_reg1),
        .Q(newedge_reg2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg3_reg
       (.C(clk156),
        .CE(1'b1),
        .D(newedge_reg2),
        .Q(newedge_reg3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg4_reg
       (.C(clk156),
        .CE(1'b1),
        .D(newedge_reg3),
        .Q(newedge_reg4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg_reg
       (.C(clk156),
        .CE(1'b1),
        .D(newedge),
        .Q(newedge_reg__0),
        .R(1'b0));
LUT2 #(
    .INIT(4'h6)) 
     q_i_1__7
       (.I0(newedge_reg4),
        .I1(newedge_reg3),
        .O(out_comb));
FDRE #(
    .INIT(1'b0)) 
     q_reg
       (.C(clk156),
        .CE(1'b1),
        .D(out_comb),
        .Q(counter_sync_3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_pulse_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_pulse_synchronizer_33
   (counter_sync_1,
    O1,
    I1,
    rxusrclk2,
    clk156,
    counter_sync_extra,
    counter_sync_3,
    counter_sync_2);
  output counter_sync_1;
  output O1;
  input I1;
  input rxusrclk2;
  input clk156;
  input counter_sync_extra;
  input counter_sync_3;
  input counter_sync_2;

  wire I1;
  wire O1;
  wire clk156;
  wire counter_sync_1;
  wire counter_sync_2;
  wire counter_sync_3;
  wire counter_sync_extra;
  wire dcapture;
  wire n_0_newedge_i_1;
  wire newedge;
  wire newedge_reg1;
  wire newedge_reg2;
  wire newedge_reg3;
  wire newedge_reg4;
  wire newedge_reg__0;
  wire out_comb;
  wire rxusrclk2;

LUT4 #(
    .INIT(16'hFEE8)) 
     counter_sync_extra_i_1
       (.I0(counter_sync_extra),
        .I1(counter_sync_1),
        .I2(counter_sync_3),
        .I3(counter_sync_2),
        .O(O1));
FDRE #(
    .INIT(1'b0)) 
     dcapture_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(I1),
        .Q(dcapture),
        .R(1'b0));
LUT4 #(
    .INIT(16'hF704)) 
     newedge_i_1
       (.I0(newedge),
        .I1(I1),
        .I2(dcapture),
        .I3(newedge),
        .O(n_0_newedge_i_1));
FDRE #(
    .INIT(1'b0)) 
     newedge_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(n_0_newedge_i_1),
        .Q(newedge),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg1_reg
       (.C(clk156),
        .CE(1'b1),
        .D(newedge_reg__0),
        .Q(newedge_reg1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg2_reg
       (.C(clk156),
        .CE(1'b1),
        .D(newedge_reg1),
        .Q(newedge_reg2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg3_reg
       (.C(clk156),
        .CE(1'b1),
        .D(newedge_reg2),
        .Q(newedge_reg3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg4_reg
       (.C(clk156),
        .CE(1'b1),
        .D(newedge_reg3),
        .Q(newedge_reg4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg_reg
       (.C(clk156),
        .CE(1'b1),
        .D(newedge),
        .Q(newedge_reg__0),
        .R(1'b0));
LUT2 #(
    .INIT(4'h6)) 
     q_i_1
       (.I0(newedge_reg4),
        .I1(newedge_reg3),
        .O(out_comb));
FDRE #(
    .INIT(1'b0)) 
     q_reg
       (.C(clk156),
        .CE(1'b1),
        .D(out_comb),
        .Q(counter_sync_1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_pulse_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_pulse_synchronizer_34
   (counter_sync_2,
    counter_out0,
    I1,
    rxusrclk2,
    clk156,
    counter_sync_1,
    counter_sync_3,
    counter_sync_extra);
  output counter_sync_2;
  output counter_out0;
  input I1;
  input rxusrclk2;
  input clk156;
  input counter_sync_1;
  input counter_sync_3;
  input counter_sync_extra;

  wire I1;
  wire clk156;
  wire counter_out0;
  wire counter_sync_1;
  wire counter_sync_2;
  wire counter_sync_3;
  wire counter_sync_extra;
  wire dcapture;
  wire n_0_newedge_i_1__0;
  wire newedge;
  wire newedge_reg1;
  wire newedge_reg2;
  wire newedge_reg3;
  wire newedge_reg4;
  wire newedge_reg__0;
  wire out_comb;
  wire rxusrclk2;

LUT4 #(
    .INIT(16'hFFFE)) 
     counter_out_i_1
       (.I0(counter_sync_2),
        .I1(counter_sync_1),
        .I2(counter_sync_3),
        .I3(counter_sync_extra),
        .O(counter_out0));
FDRE #(
    .INIT(1'b0)) 
     dcapture_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(I1),
        .Q(dcapture),
        .R(1'b0));
LUT4 #(
    .INIT(16'hF704)) 
     newedge_i_1__0
       (.I0(newedge),
        .I1(I1),
        .I2(dcapture),
        .I3(newedge),
        .O(n_0_newedge_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     newedge_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(n_0_newedge_i_1__0),
        .Q(newedge),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg1_reg
       (.C(clk156),
        .CE(1'b1),
        .D(newedge_reg__0),
        .Q(newedge_reg1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg2_reg
       (.C(clk156),
        .CE(1'b1),
        .D(newedge_reg1),
        .Q(newedge_reg2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg3_reg
       (.C(clk156),
        .CE(1'b1),
        .D(newedge_reg2),
        .Q(newedge_reg3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg4_reg
       (.C(clk156),
        .CE(1'b1),
        .D(newedge_reg3),
        .Q(newedge_reg4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg_reg
       (.C(clk156),
        .CE(1'b1),
        .D(newedge),
        .Q(newedge_reg__0),
        .R(1'b0));
LUT2 #(
    .INIT(4'h6)) 
     q_i_1__0
       (.I0(newedge_reg4),
        .I1(newedge_reg3),
        .O(out_comb));
FDRE #(
    .INIT(1'b0)) 
     q_reg
       (.C(clk156),
        .CE(1'b1),
        .D(out_comb),
        .Q(counter_sync_2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_pulse_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_pulse_synchronizer_35
   (counter_sync_3,
    I1,
    rxusrclk2,
    clk156);
  output counter_sync_3;
  input I1;
  input rxusrclk2;
  input clk156;

  wire I1;
  wire clk156;
  wire counter_sync_3;
  wire dcapture;
  wire n_0_newedge_i_1__1;
  wire newedge;
  wire newedge_reg1;
  wire newedge_reg2;
  wire newedge_reg3;
  wire newedge_reg4;
  wire newedge_reg__0;
  wire out_comb;
  wire rxusrclk2;

FDRE #(
    .INIT(1'b0)) 
     dcapture_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(I1),
        .Q(dcapture),
        .R(1'b0));
LUT4 #(
    .INIT(16'hF704)) 
     newedge_i_1__1
       (.I0(newedge),
        .I1(I1),
        .I2(dcapture),
        .I3(newedge),
        .O(n_0_newedge_i_1__1));
FDRE #(
    .INIT(1'b0)) 
     newedge_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(n_0_newedge_i_1__1),
        .Q(newedge),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg1_reg
       (.C(clk156),
        .CE(1'b1),
        .D(newedge_reg__0),
        .Q(newedge_reg1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg2_reg
       (.C(clk156),
        .CE(1'b1),
        .D(newedge_reg1),
        .Q(newedge_reg2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg3_reg
       (.C(clk156),
        .CE(1'b1),
        .D(newedge_reg2),
        .Q(newedge_reg3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg4_reg
       (.C(clk156),
        .CE(1'b1),
        .D(newedge_reg3),
        .Q(newedge_reg4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg_reg
       (.C(clk156),
        .CE(1'b1),
        .D(newedge),
        .Q(newedge_reg__0),
        .R(1'b0));
LUT2 #(
    .INIT(4'h6)) 
     q_i_1__1
       (.I0(newedge_reg4),
        .I1(newedge_reg3),
        .O(out_comb));
FDRE #(
    .INIT(1'b0)) 
     q_reg
       (.C(clk156),
        .CE(1'b1),
        .D(out_comb),
        .Q(counter_sync_3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_pulse_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_pulse_synchronizer_36
   (counter_sync_1,
    O1,
    I1,
    rxusrclk2,
    clk156,
    counter_sync_extra,
    counter_sync_3,
    counter_sync_2);
  output counter_sync_1;
  output O1;
  input I1;
  input rxusrclk2;
  input clk156;
  input counter_sync_extra;
  input counter_sync_3;
  input counter_sync_2;

  wire I1;
  wire O1;
  wire clk156;
  wire counter_sync_1;
  wire counter_sync_2;
  wire counter_sync_3;
  wire counter_sync_extra;
  wire dcapture;
  wire n_0_newedge_i_1__2;
  wire newedge;
  wire newedge_reg1;
  wire newedge_reg2;
  wire newedge_reg3;
  wire newedge_reg4;
  wire newedge_reg__0;
  wire out_comb;
  wire rxusrclk2;

LUT4 #(
    .INIT(16'hFEE8)) 
     counter_sync_extra_i_1__0
       (.I0(counter_sync_extra),
        .I1(counter_sync_1),
        .I2(counter_sync_3),
        .I3(counter_sync_2),
        .O(O1));
FDRE #(
    .INIT(1'b0)) 
     dcapture_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(I1),
        .Q(dcapture),
        .R(1'b0));
LUT4 #(
    .INIT(16'hF704)) 
     newedge_i_1__2
       (.I0(newedge),
        .I1(I1),
        .I2(dcapture),
        .I3(newedge),
        .O(n_0_newedge_i_1__2));
FDRE #(
    .INIT(1'b0)) 
     newedge_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(n_0_newedge_i_1__2),
        .Q(newedge),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg1_reg
       (.C(clk156),
        .CE(1'b1),
        .D(newedge_reg__0),
        .Q(newedge_reg1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg2_reg
       (.C(clk156),
        .CE(1'b1),
        .D(newedge_reg1),
        .Q(newedge_reg2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg3_reg
       (.C(clk156),
        .CE(1'b1),
        .D(newedge_reg2),
        .Q(newedge_reg3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg4_reg
       (.C(clk156),
        .CE(1'b1),
        .D(newedge_reg3),
        .Q(newedge_reg4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg_reg
       (.C(clk156),
        .CE(1'b1),
        .D(newedge),
        .Q(newedge_reg__0),
        .R(1'b0));
LUT2 #(
    .INIT(4'h6)) 
     q_i_1__2
       (.I0(newedge_reg4),
        .I1(newedge_reg3),
        .O(out_comb));
FDRE #(
    .INIT(1'b0)) 
     q_reg
       (.C(clk156),
        .CE(1'b1),
        .D(out_comb),
        .Q(counter_sync_1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_pulse_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_pulse_synchronizer_37
   (counter_sync_2,
    counter_out0,
    I1,
    rxusrclk2,
    clk156,
    counter_sync_1,
    counter_sync_3,
    counter_sync_extra);
  output counter_sync_2;
  output counter_out0;
  input I1;
  input rxusrclk2;
  input clk156;
  input counter_sync_1;
  input counter_sync_3;
  input counter_sync_extra;

  wire I1;
  wire clk156;
  wire counter_out0;
  wire counter_sync_1;
  wire counter_sync_2;
  wire counter_sync_3;
  wire counter_sync_extra;
  wire dcapture;
  wire n_0_newedge_i_1__3;
  wire newedge;
  wire newedge_reg1;
  wire newedge_reg2;
  wire newedge_reg3;
  wire newedge_reg4;
  wire newedge_reg__0;
  wire out_comb;
  wire rxusrclk2;

LUT4 #(
    .INIT(16'hFFFE)) 
     counter_out_i_1__0
       (.I0(counter_sync_2),
        .I1(counter_sync_1),
        .I2(counter_sync_3),
        .I3(counter_sync_extra),
        .O(counter_out0));
FDRE #(
    .INIT(1'b0)) 
     dcapture_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(I1),
        .Q(dcapture),
        .R(1'b0));
LUT4 #(
    .INIT(16'hF704)) 
     newedge_i_1__3
       (.I0(newedge),
        .I1(I1),
        .I2(dcapture),
        .I3(newedge),
        .O(n_0_newedge_i_1__3));
FDRE #(
    .INIT(1'b0)) 
     newedge_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(n_0_newedge_i_1__3),
        .Q(newedge),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg1_reg
       (.C(clk156),
        .CE(1'b1),
        .D(newedge_reg__0),
        .Q(newedge_reg1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg2_reg
       (.C(clk156),
        .CE(1'b1),
        .D(newedge_reg1),
        .Q(newedge_reg2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg3_reg
       (.C(clk156),
        .CE(1'b1),
        .D(newedge_reg2),
        .Q(newedge_reg3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg4_reg
       (.C(clk156),
        .CE(1'b1),
        .D(newedge_reg3),
        .Q(newedge_reg4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg_reg
       (.C(clk156),
        .CE(1'b1),
        .D(newedge),
        .Q(newedge_reg__0),
        .R(1'b0));
LUT2 #(
    .INIT(4'h6)) 
     q_i_1__3
       (.I0(newedge_reg4),
        .I1(newedge_reg3),
        .O(out_comb));
FDRE #(
    .INIT(1'b0)) 
     q_reg
       (.C(clk156),
        .CE(1'b1),
        .D(out_comb),
        .Q(counter_sync_2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_pulse_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_pulse_synchronizer_38
   (counter_sync_3,
    I1,
    rxusrclk2,
    clk156);
  output counter_sync_3;
  input I1;
  input rxusrclk2;
  input clk156;

  wire I1;
  wire clk156;
  wire counter_sync_3;
  wire dcapture;
  wire n_0_newedge_i_1__4;
  wire newedge;
  wire newedge_reg1;
  wire newedge_reg2;
  wire newedge_reg3;
  wire newedge_reg4;
  wire newedge_reg__0;
  wire out_comb;
  wire rxusrclk2;

FDRE #(
    .INIT(1'b0)) 
     dcapture_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(I1),
        .Q(dcapture),
        .R(1'b0));
LUT4 #(
    .INIT(16'hF704)) 
     newedge_i_1__4
       (.I0(newedge),
        .I1(I1),
        .I2(dcapture),
        .I3(newedge),
        .O(n_0_newedge_i_1__4));
FDRE #(
    .INIT(1'b0)) 
     newedge_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(n_0_newedge_i_1__4),
        .Q(newedge),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg1_reg
       (.C(clk156),
        .CE(1'b1),
        .D(newedge_reg__0),
        .Q(newedge_reg1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg2_reg
       (.C(clk156),
        .CE(1'b1),
        .D(newedge_reg1),
        .Q(newedge_reg2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg3_reg
       (.C(clk156),
        .CE(1'b1),
        .D(newedge_reg2),
        .Q(newedge_reg3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg4_reg
       (.C(clk156),
        .CE(1'b1),
        .D(newedge_reg3),
        .Q(newedge_reg4),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     newedge_reg_reg
       (.C(clk156),
        .CE(1'b1),
        .D(newedge),
        .Q(newedge_reg__0),
        .R(1'b0));
LUT2 #(
    .INIT(4'h6)) 
     q_i_1__4
       (.I0(newedge_reg4),
        .I1(newedge_reg3),
        .O(out_comb));
FDRE #(
    .INIT(1'b0)) 
     q_reg
       (.C(clk156),
        .CE(1'b1),
        .D(out_comb),
        .Q(counter_sync_3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_rx_ber_mon_fsm" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_rx_ber_mon_fsm
   (ber_count_inc,
    O1,
    I1,
    rxusrclk2,
    I2,
    I4,
    I3,
    I5,
    I6,
    sh_valid);
  output ber_count_inc;
  output O1;
  input I1;
  input rxusrclk2;
  input [1:0]I2;
  input I4;
  input I3;
  input [15:0]I5;
  input I6;
  input sh_valid;

  wire I1;
  wire [1:0]I2;
  wire I3;
  wire I4;
  wire [15:0]I5;
  wire I6;
  wire O1;
  wire ber_count_inc;
(* RTL_KEEP = "yes" *)   wire [2:0]mcp1_state;
  wire [15:0]mcp1_timer_125us;
  wire \n_0_FSM_sequential_mcp1_state[0]_i_1 ;
  wire \n_0_FSM_sequential_mcp1_state[0]_i_2 ;
  wire \n_0_FSM_sequential_mcp1_state[0]_i_3 ;
  wire \n_0_FSM_sequential_mcp1_state[1]_i_1 ;
  wire \n_0_FSM_sequential_mcp1_state[1]_i_2 ;
  wire \n_0_FSM_sequential_mcp1_state[2]_i_1 ;
  wire \n_0_FSM_sequential_mcp1_state[2]_i_2__0 ;
  wire \n_0_FSM_sequential_mcp1_state[2]_i_3__0 ;
  wire \n_0_FSM_sequential_mcp1_state[2]_i_4 ;
  wire \n_0_FSM_sequential_mcp1_state[2]_i_5 ;
  wire \n_0_FSM_sequential_mcp1_state[2]_i_7 ;
  wire \n_0_FSM_sequential_mcp1_state[2]_i_8 ;
  wire \n_0_mcp1_ber_cnt[0]_i_1 ;
  wire \n_0_mcp1_ber_cnt[1]_i_1 ;
  wire \n_0_mcp1_ber_cnt[2]_i_1 ;
  wire \n_0_mcp1_ber_cnt[3]_i_1 ;
  wire \n_0_mcp1_ber_cnt[4]_i_1 ;
  wire \n_0_mcp1_ber_cnt[4]_i_2 ;
  wire \n_0_mcp1_ber_cnt[4]_i_3 ;
  wire \n_0_mcp1_ber_cnt_reg[0] ;
  wire \n_0_mcp1_ber_cnt_reg[1] ;
  wire \n_0_mcp1_ber_cnt_reg[2] ;
  wire \n_0_mcp1_ber_cnt_reg[3] ;
  wire \n_0_mcp1_ber_cnt_reg[4] ;
  wire n_0_mcp1_ber_count_inc_i_1;
  wire n_0_mcp1_ber_test_sh_i_1;
  wire n_0_mcp1_ber_test_sh_reg;
  wire n_0_mcp1_hiber_i_1;
  wire \n_0_mcp1_timer_125us[0]_i_1 ;
  wire \n_0_mcp1_timer_125us[10]_i_1 ;
  wire \n_0_mcp1_timer_125us[11]_i_1 ;
  wire \n_0_mcp1_timer_125us[11]_i_3 ;
  wire \n_0_mcp1_timer_125us[11]_i_4 ;
  wire \n_0_mcp1_timer_125us[11]_i_5 ;
  wire \n_0_mcp1_timer_125us[11]_i_6 ;
  wire \n_0_mcp1_timer_125us[12]_i_1 ;
  wire \n_0_mcp1_timer_125us[13]_i_1 ;
  wire \n_0_mcp1_timer_125us[14]_i_1 ;
  wire \n_0_mcp1_timer_125us[15]_i_1 ;
  wire \n_0_mcp1_timer_125us[15]_i_10 ;
  wire \n_0_mcp1_timer_125us[15]_i_2 ;
  wire \n_0_mcp1_timer_125us[15]_i_5 ;
  wire \n_0_mcp1_timer_125us[15]_i_6 ;
  wire \n_0_mcp1_timer_125us[15]_i_7 ;
  wire \n_0_mcp1_timer_125us[15]_i_8 ;
  wire \n_0_mcp1_timer_125us[15]_i_9 ;
  wire \n_0_mcp1_timer_125us[1]_i_1 ;
  wire \n_0_mcp1_timer_125us[2]_i_1 ;
  wire \n_0_mcp1_timer_125us[3]_i_1 ;
  wire \n_0_mcp1_timer_125us[3]_i_3 ;
  wire \n_0_mcp1_timer_125us[3]_i_4 ;
  wire \n_0_mcp1_timer_125us[3]_i_5 ;
  wire \n_0_mcp1_timer_125us[3]_i_6 ;
  wire \n_0_mcp1_timer_125us[4]_i_1 ;
  wire \n_0_mcp1_timer_125us[5]_i_1 ;
  wire \n_0_mcp1_timer_125us[6]_i_1 ;
  wire \n_0_mcp1_timer_125us[7]_i_1 ;
  wire \n_0_mcp1_timer_125us[7]_i_3 ;
  wire \n_0_mcp1_timer_125us[7]_i_4 ;
  wire \n_0_mcp1_timer_125us[7]_i_5 ;
  wire \n_0_mcp1_timer_125us[7]_i_6 ;
  wire \n_0_mcp1_timer_125us[8]_i_1 ;
  wire \n_0_mcp1_timer_125us[9]_i_1 ;
  wire \n_0_mcp1_timer_125us_reg[11]_i_2 ;
  wire \n_0_mcp1_timer_125us_reg[3]_i_2 ;
  wire \n_0_mcp1_timer_125us_reg[7]_i_2 ;
  wire \n_1_mcp1_timer_125us_reg[11]_i_2 ;
  wire \n_1_mcp1_timer_125us_reg[15]_i_4 ;
  wire \n_1_mcp1_timer_125us_reg[3]_i_2 ;
  wire \n_1_mcp1_timer_125us_reg[7]_i_2 ;
  wire \n_2_mcp1_timer_125us_reg[11]_i_2 ;
  wire \n_2_mcp1_timer_125us_reg[15]_i_4 ;
  wire \n_2_mcp1_timer_125us_reg[3]_i_2 ;
  wire \n_2_mcp1_timer_125us_reg[7]_i_2 ;
  wire \n_3_mcp1_timer_125us_reg[11]_i_2 ;
  wire \n_3_mcp1_timer_125us_reg[15]_i_4 ;
  wire \n_3_mcp1_timer_125us_reg[3]_i_2 ;
  wire \n_3_mcp1_timer_125us_reg[7]_i_2 ;
  wire \n_4_mcp1_timer_125us_reg[11]_i_2 ;
  wire \n_4_mcp1_timer_125us_reg[15]_i_4 ;
  wire \n_4_mcp1_timer_125us_reg[3]_i_2 ;
  wire \n_4_mcp1_timer_125us_reg[7]_i_2 ;
  wire \n_5_mcp1_timer_125us_reg[11]_i_2 ;
  wire \n_5_mcp1_timer_125us_reg[15]_i_4 ;
  wire \n_5_mcp1_timer_125us_reg[3]_i_2 ;
  wire \n_5_mcp1_timer_125us_reg[7]_i_2 ;
  wire \n_6_mcp1_timer_125us_reg[11]_i_2 ;
  wire \n_6_mcp1_timer_125us_reg[15]_i_4 ;
  wire \n_6_mcp1_timer_125us_reg[3]_i_2 ;
  wire \n_6_mcp1_timer_125us_reg[7]_i_2 ;
  wire \n_7_mcp1_timer_125us_reg[11]_i_2 ;
  wire \n_7_mcp1_timer_125us_reg[15]_i_4 ;
  wire \n_7_mcp1_timer_125us_reg[3]_i_2 ;
  wire \n_7_mcp1_timer_125us_reg[7]_i_2 ;
  wire rxusrclk2;
  wire sh_valid;
  wire timer_done;
  wire [3:3]\NLW_mcp1_timer_125us_reg[15]_i_4_CO_UNCONNECTED ;

LUT4 #(
    .INIT(16'h00E2)) 
     \FSM_sequential_mcp1_state[0]_i_1 
       (.I0(mcp1_state[0]),
        .I1(\n_0_FSM_sequential_mcp1_state[2]_i_2__0 ),
        .I2(\n_0_FSM_sequential_mcp1_state[0]_i_2 ),
        .I3(I6),
        .O(\n_0_FSM_sequential_mcp1_state[0]_i_1 ));
LUT6 #(
    .INIT(64'h0000CD55FFFF00FF)) 
     \FSM_sequential_mcp1_state[0]_i_2 
       (.I0(sh_valid),
        .I1(\n_0_FSM_sequential_mcp1_state[0]_i_3 ),
        .I2(timer_done),
        .I3(mcp1_state[0]),
        .I4(mcp1_state[2]),
        .I5(mcp1_state[1]),
        .O(\n_0_FSM_sequential_mcp1_state[0]_i_2 ));
LUT4 #(
    .INIT(16'h8000)) 
     \FSM_sequential_mcp1_state[0]_i_3 
       (.I0(\n_0_mcp1_ber_cnt_reg[3] ),
        .I1(\n_0_mcp1_ber_cnt_reg[1] ),
        .I2(\n_0_mcp1_ber_cnt_reg[0] ),
        .I3(\n_0_mcp1_ber_cnt_reg[2] ),
        .O(\n_0_FSM_sequential_mcp1_state[0]_i_3 ));
LUT4 #(
    .INIT(16'h00E2)) 
     \FSM_sequential_mcp1_state[1]_i_1 
       (.I0(mcp1_state[1]),
        .I1(\n_0_FSM_sequential_mcp1_state[2]_i_2__0 ),
        .I2(\n_0_FSM_sequential_mcp1_state[1]_i_2 ),
        .I3(I6),
        .O(\n_0_FSM_sequential_mcp1_state[1]_i_1 ));
LUT6 #(
    .INIT(64'h0000AA820000FF00)) 
     \FSM_sequential_mcp1_state[1]_i_2 
       (.I0(\n_0_FSM_sequential_mcp1_state[2]_i_3__0 ),
        .I1(I2[1]),
        .I2(I2[0]),
        .I3(mcp1_state[0]),
        .I4(mcp1_state[2]),
        .I5(mcp1_state[1]),
        .O(\n_0_FSM_sequential_mcp1_state[1]_i_2 ));
LUT6 #(
    .INIT(64'h00000000EE2E2222)) 
     \FSM_sequential_mcp1_state[2]_i_1 
       (.I0(mcp1_state[2]),
        .I1(\n_0_FSM_sequential_mcp1_state[2]_i_2__0 ),
        .I2(\n_0_FSM_sequential_mcp1_state[2]_i_3__0 ),
        .I3(\n_0_FSM_sequential_mcp1_state[2]_i_4 ),
        .I4(\n_0_FSM_sequential_mcp1_state[2]_i_5 ),
        .I5(I6),
        .O(\n_0_FSM_sequential_mcp1_state[2]_i_1 ));
LUT6 #(
    .INIT(64'hAA88AA88A8AAA888)) 
     \FSM_sequential_mcp1_state[2]_i_2__0 
       (.I0(I3),
        .I1(\n_0_FSM_sequential_mcp1_state[2]_i_7 ),
        .I2(timer_done),
        .I3(mcp1_state[2]),
        .I4(n_0_mcp1_ber_test_sh_reg),
        .I5(mcp1_state[1]),
        .O(\n_0_FSM_sequential_mcp1_state[2]_i_2__0 ));
LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
     \FSM_sequential_mcp1_state[2]_i_3__0 
       (.I0(timer_done),
        .I1(\n_0_mcp1_ber_cnt_reg[2] ),
        .I2(\n_0_mcp1_ber_cnt_reg[0] ),
        .I3(\n_0_mcp1_ber_cnt_reg[1] ),
        .I4(\n_0_mcp1_ber_cnt_reg[3] ),
        .I5(mcp1_state[0]),
        .O(\n_0_FSM_sequential_mcp1_state[2]_i_3__0 ));
LUT3 #(
    .INIT(8'h06)) 
     \FSM_sequential_mcp1_state[2]_i_4 
       (.I0(I2[1]),
        .I1(I2[0]),
        .I2(mcp1_state[0]),
        .O(\n_0_FSM_sequential_mcp1_state[2]_i_4 ));
LUT2 #(
    .INIT(4'h2)) 
     \FSM_sequential_mcp1_state[2]_i_5 
       (.I0(mcp1_state[1]),
        .I1(mcp1_state[2]),
        .O(\n_0_FSM_sequential_mcp1_state[2]_i_5 ));
LUT5 #(
    .INIT(32'hFFE00F0F)) 
     \FSM_sequential_mcp1_state[2]_i_7 
       (.I0(n_0_mcp1_ber_test_sh_reg),
        .I1(\n_0_FSM_sequential_mcp1_state[0]_i_3 ),
        .I2(mcp1_state[0]),
        .I3(\n_0_FSM_sequential_mcp1_state[2]_i_8 ),
        .I4(mcp1_state[1]),
        .O(\n_0_FSM_sequential_mcp1_state[2]_i_7 ));
LUT3 #(
    .INIT(8'hEB)) 
     \FSM_sequential_mcp1_state[2]_i_8 
       (.I0(timer_done),
        .I1(I2[1]),
        .I2(I2[0]),
        .O(\n_0_FSM_sequential_mcp1_state[2]_i_8 ));
(* KEEP = "yes" *) 
   FDRE \FSM_sequential_mcp1_state_reg[0] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\n_0_FSM_sequential_mcp1_state[0]_i_1 ),
        .Q(mcp1_state[0]),
        .R(1'b0));
(* KEEP = "yes" *) 
   FDRE \FSM_sequential_mcp1_state_reg[1] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\n_0_FSM_sequential_mcp1_state[1]_i_1 ),
        .Q(mcp1_state[1]),
        .R(1'b0));
(* KEEP = "yes" *) 
   FDRE \FSM_sequential_mcp1_state_reg[2] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\n_0_FSM_sequential_mcp1_state[2]_i_1 ),
        .Q(mcp1_state[2]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \mcp1_ber_cnt[0]_i_1 
       (.I0(\n_0_mcp1_ber_cnt_reg[0] ),
        .O(\n_0_mcp1_ber_cnt[0]_i_1 ));
LUT2 #(
    .INIT(4'h6)) 
     \mcp1_ber_cnt[1]_i_1 
       (.I0(\n_0_mcp1_ber_cnt_reg[1] ),
        .I1(\n_0_mcp1_ber_cnt_reg[0] ),
        .O(\n_0_mcp1_ber_cnt[1]_i_1 ));
LUT3 #(
    .INIT(8'h6A)) 
     \mcp1_ber_cnt[2]_i_1 
       (.I0(\n_0_mcp1_ber_cnt_reg[2] ),
        .I1(\n_0_mcp1_ber_cnt_reg[0] ),
        .I2(\n_0_mcp1_ber_cnt_reg[1] ),
        .O(\n_0_mcp1_ber_cnt[2]_i_1 ));
LUT4 #(
    .INIT(16'h6AAA)) 
     \mcp1_ber_cnt[3]_i_1 
       (.I0(\n_0_mcp1_ber_cnt_reg[3] ),
        .I1(\n_0_mcp1_ber_cnt_reg[1] ),
        .I2(\n_0_mcp1_ber_cnt_reg[0] ),
        .I3(\n_0_mcp1_ber_cnt_reg[2] ),
        .O(\n_0_mcp1_ber_cnt[3]_i_1 ));
LUT5 #(
    .INIT(32'h00000400)) 
     \mcp1_ber_cnt[4]_i_1 
       (.I0(I1),
        .I1(I4),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[0]),
        .I4(mcp1_state[1]),
        .O(\n_0_mcp1_ber_cnt[4]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000700000)) 
     \mcp1_ber_cnt[4]_i_2 
       (.I0(mcp1_state[1]),
        .I1(\n_0_mcp1_ber_cnt_reg[4] ),
        .I2(mcp1_state[0]),
        .I3(mcp1_state[2]),
        .I4(I3),
        .I5(I1),
        .O(\n_0_mcp1_ber_cnt[4]_i_2 ));
LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \mcp1_ber_cnt[4]_i_3 
       (.I0(\n_0_mcp1_ber_cnt_reg[4] ),
        .I1(\n_0_mcp1_ber_cnt_reg[2] ),
        .I2(\n_0_mcp1_ber_cnt_reg[0] ),
        .I3(\n_0_mcp1_ber_cnt_reg[1] ),
        .I4(\n_0_mcp1_ber_cnt_reg[3] ),
        .O(\n_0_mcp1_ber_cnt[4]_i_3 ));
FDRE \mcp1_ber_cnt_reg[0] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_ber_cnt[4]_i_2 ),
        .D(\n_0_mcp1_ber_cnt[0]_i_1 ),
        .Q(\n_0_mcp1_ber_cnt_reg[0] ),
        .R(\n_0_mcp1_ber_cnt[4]_i_1 ));
FDRE \mcp1_ber_cnt_reg[1] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_ber_cnt[4]_i_2 ),
        .D(\n_0_mcp1_ber_cnt[1]_i_1 ),
        .Q(\n_0_mcp1_ber_cnt_reg[1] ),
        .R(\n_0_mcp1_ber_cnt[4]_i_1 ));
FDRE \mcp1_ber_cnt_reg[2] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_ber_cnt[4]_i_2 ),
        .D(\n_0_mcp1_ber_cnt[2]_i_1 ),
        .Q(\n_0_mcp1_ber_cnt_reg[2] ),
        .R(\n_0_mcp1_ber_cnt[4]_i_1 ));
FDRE \mcp1_ber_cnt_reg[3] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_ber_cnt[4]_i_2 ),
        .D(\n_0_mcp1_ber_cnt[3]_i_1 ),
        .Q(\n_0_mcp1_ber_cnt_reg[3] ),
        .R(\n_0_mcp1_ber_cnt[4]_i_1 ));
FDRE \mcp1_ber_cnt_reg[4] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_ber_cnt[4]_i_2 ),
        .D(\n_0_mcp1_ber_cnt[4]_i_3 ),
        .Q(\n_0_mcp1_ber_cnt_reg[4] ),
        .R(\n_0_mcp1_ber_cnt[4]_i_1 ));
LUT5 #(
    .INIT(32'h40FF4000)) 
     mcp1_ber_count_inc_i_1
       (.I0(mcp1_state[2]),
        .I1(mcp1_state[1]),
        .I2(mcp1_state[0]),
        .I3(I3),
        .I4(ber_count_inc),
        .O(n_0_mcp1_ber_count_inc_i_1));
FDRE mcp1_ber_count_inc_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(n_0_mcp1_ber_count_inc_i_1),
        .Q(ber_count_inc),
        .R(I1));
LUT5 #(
    .INIT(32'h76FF7600)) 
     mcp1_ber_test_sh_i_1
       (.I0(mcp1_state[1]),
        .I1(mcp1_state[2]),
        .I2(mcp1_state[0]),
        .I3(I3),
        .I4(n_0_mcp1_ber_test_sh_reg),
        .O(n_0_mcp1_ber_test_sh_i_1));
FDRE mcp1_ber_test_sh_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(n_0_mcp1_ber_test_sh_i_1),
        .Q(n_0_mcp1_ber_test_sh_reg),
        .R(I1));
LUT5 #(
    .INIT(32'h7F5D2000)) 
     mcp1_hiber_i_1
       (.I0(I3),
        .I1(mcp1_state[1]),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[0]),
        .I4(O1),
        .O(n_0_mcp1_hiber_i_1));
FDRE mcp1_hiber_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(n_0_mcp1_hiber_i_1),
        .Q(O1),
        .R(I1));
LUT6 #(
    .INIT(64'hEEEFEEEE44404444)) 
     \mcp1_timer_125us[0]_i_1 
       (.I0(I1),
        .I1(\n_7_mcp1_timer_125us_reg[3]_i_2 ),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(mcp1_state[0]),
        .I5(I5[0]),
        .O(\n_0_mcp1_timer_125us[0]_i_1 ));
LUT6 #(
    .INIT(64'hEEEFEEEE44404444)) 
     \mcp1_timer_125us[10]_i_1 
       (.I0(I1),
        .I1(\n_5_mcp1_timer_125us_reg[11]_i_2 ),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(mcp1_state[0]),
        .I5(I5[10]),
        .O(\n_0_mcp1_timer_125us[10]_i_1 ));
LUT6 #(
    .INIT(64'hEEEFEEEE44404444)) 
     \mcp1_timer_125us[11]_i_1 
       (.I0(I1),
        .I1(\n_4_mcp1_timer_125us_reg[11]_i_2 ),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(mcp1_state[0]),
        .I5(I5[11]),
        .O(\n_0_mcp1_timer_125us[11]_i_1 ));
LUT1 #(
    .INIT(2'h1)) 
     \mcp1_timer_125us[11]_i_3 
       (.I0(mcp1_timer_125us[11]),
        .O(\n_0_mcp1_timer_125us[11]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \mcp1_timer_125us[11]_i_4 
       (.I0(mcp1_timer_125us[10]),
        .O(\n_0_mcp1_timer_125us[11]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \mcp1_timer_125us[11]_i_5 
       (.I0(mcp1_timer_125us[9]),
        .O(\n_0_mcp1_timer_125us[11]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \mcp1_timer_125us[11]_i_6 
       (.I0(mcp1_timer_125us[8]),
        .O(\n_0_mcp1_timer_125us[11]_i_6 ));
LUT6 #(
    .INIT(64'hEEEFEEEE44404444)) 
     \mcp1_timer_125us[12]_i_1 
       (.I0(I1),
        .I1(\n_7_mcp1_timer_125us_reg[15]_i_4 ),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(mcp1_state[0]),
        .I5(I5[12]),
        .O(\n_0_mcp1_timer_125us[12]_i_1 ));
LUT6 #(
    .INIT(64'hEEEFEEEE44404444)) 
     \mcp1_timer_125us[13]_i_1 
       (.I0(I1),
        .I1(\n_6_mcp1_timer_125us_reg[15]_i_4 ),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(mcp1_state[0]),
        .I5(I5[13]),
        .O(\n_0_mcp1_timer_125us[13]_i_1 ));
LUT6 #(
    .INIT(64'hEEEFEEEE44404444)) 
     \mcp1_timer_125us[14]_i_1 
       (.I0(I1),
        .I1(\n_5_mcp1_timer_125us_reg[15]_i_4 ),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(mcp1_state[0]),
        .I5(I5[14]),
        .O(\n_0_mcp1_timer_125us[14]_i_1 ));
LUT6 #(
    .INIT(64'hBBBBBBFBAAAAAAAA)) 
     \mcp1_timer_125us[15]_i_1 
       (.I0(I1),
        .I1(timer_done),
        .I2(mcp1_state[0]),
        .I3(mcp1_state[1]),
        .I4(mcp1_state[2]),
        .I5(I3),
        .O(\n_0_mcp1_timer_125us[15]_i_1 ));
LUT1 #(
    .INIT(2'h1)) 
     \mcp1_timer_125us[15]_i_10 
       (.I0(mcp1_timer_125us[12]),
        .O(\n_0_mcp1_timer_125us[15]_i_10 ));
LUT6 #(
    .INIT(64'hEEEFEEEE44404444)) 
     \mcp1_timer_125us[15]_i_2 
       (.I0(I1),
        .I1(\n_4_mcp1_timer_125us_reg[15]_i_4 ),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(mcp1_state[0]),
        .I5(I5[15]),
        .O(\n_0_mcp1_timer_125us[15]_i_2 ));
LUT6 #(
    .INIT(64'h0001000000000000)) 
     \mcp1_timer_125us[15]_i_3 
       (.I0(mcp1_timer_125us[5]),
        .I1(mcp1_timer_125us[3]),
        .I2(mcp1_timer_125us[4]),
        .I3(mcp1_timer_125us[2]),
        .I4(\n_0_mcp1_timer_125us[15]_i_5 ),
        .I5(\n_0_mcp1_timer_125us[15]_i_6 ),
        .O(timer_done));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \mcp1_timer_125us[15]_i_5 
       (.I0(mcp1_timer_125us[14]),
        .I1(mcp1_timer_125us[11]),
        .I2(mcp1_timer_125us[9]),
        .I3(mcp1_timer_125us[13]),
        .I4(mcp1_timer_125us[8]),
        .I5(mcp1_timer_125us[12]),
        .O(\n_0_mcp1_timer_125us[15]_i_5 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \mcp1_timer_125us[15]_i_6 
       (.I0(mcp1_timer_125us[0]),
        .I1(mcp1_timer_125us[6]),
        .I2(mcp1_timer_125us[7]),
        .I3(mcp1_timer_125us[1]),
        .I4(mcp1_timer_125us[10]),
        .I5(mcp1_timer_125us[15]),
        .O(\n_0_mcp1_timer_125us[15]_i_6 ));
LUT1 #(
    .INIT(2'h1)) 
     \mcp1_timer_125us[15]_i_7 
       (.I0(mcp1_timer_125us[15]),
        .O(\n_0_mcp1_timer_125us[15]_i_7 ));
LUT1 #(
    .INIT(2'h1)) 
     \mcp1_timer_125us[15]_i_8 
       (.I0(mcp1_timer_125us[14]),
        .O(\n_0_mcp1_timer_125us[15]_i_8 ));
LUT1 #(
    .INIT(2'h1)) 
     \mcp1_timer_125us[15]_i_9 
       (.I0(mcp1_timer_125us[13]),
        .O(\n_0_mcp1_timer_125us[15]_i_9 ));
LUT6 #(
    .INIT(64'hEEEFEEEE44404444)) 
     \mcp1_timer_125us[1]_i_1 
       (.I0(I1),
        .I1(\n_6_mcp1_timer_125us_reg[3]_i_2 ),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(mcp1_state[0]),
        .I5(I5[1]),
        .O(\n_0_mcp1_timer_125us[1]_i_1 ));
LUT6 #(
    .INIT(64'hEEEFEEEE44404444)) 
     \mcp1_timer_125us[2]_i_1 
       (.I0(I1),
        .I1(\n_5_mcp1_timer_125us_reg[3]_i_2 ),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(mcp1_state[0]),
        .I5(I5[2]),
        .O(\n_0_mcp1_timer_125us[2]_i_1 ));
LUT6 #(
    .INIT(64'hEEEFEEEE44404444)) 
     \mcp1_timer_125us[3]_i_1 
       (.I0(I1),
        .I1(\n_4_mcp1_timer_125us_reg[3]_i_2 ),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(mcp1_state[0]),
        .I5(I5[3]),
        .O(\n_0_mcp1_timer_125us[3]_i_1 ));
LUT1 #(
    .INIT(2'h1)) 
     \mcp1_timer_125us[3]_i_3 
       (.I0(mcp1_timer_125us[3]),
        .O(\n_0_mcp1_timer_125us[3]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \mcp1_timer_125us[3]_i_4 
       (.I0(mcp1_timer_125us[2]),
        .O(\n_0_mcp1_timer_125us[3]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \mcp1_timer_125us[3]_i_5 
       (.I0(mcp1_timer_125us[1]),
        .O(\n_0_mcp1_timer_125us[3]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \mcp1_timer_125us[3]_i_6 
       (.I0(mcp1_timer_125us[0]),
        .O(\n_0_mcp1_timer_125us[3]_i_6 ));
LUT6 #(
    .INIT(64'hEEEFEEEE44404444)) 
     \mcp1_timer_125us[4]_i_1 
       (.I0(I1),
        .I1(\n_7_mcp1_timer_125us_reg[7]_i_2 ),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(mcp1_state[0]),
        .I5(I5[4]),
        .O(\n_0_mcp1_timer_125us[4]_i_1 ));
LUT6 #(
    .INIT(64'hEEEFEEEE44404444)) 
     \mcp1_timer_125us[5]_i_1 
       (.I0(I1),
        .I1(\n_6_mcp1_timer_125us_reg[7]_i_2 ),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(mcp1_state[0]),
        .I5(I5[5]),
        .O(\n_0_mcp1_timer_125us[5]_i_1 ));
LUT6 #(
    .INIT(64'hEEEFEEEE44404444)) 
     \mcp1_timer_125us[6]_i_1 
       (.I0(I1),
        .I1(\n_5_mcp1_timer_125us_reg[7]_i_2 ),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(mcp1_state[0]),
        .I5(I5[6]),
        .O(\n_0_mcp1_timer_125us[6]_i_1 ));
LUT6 #(
    .INIT(64'hEEEFEEEE44404444)) 
     \mcp1_timer_125us[7]_i_1 
       (.I0(I1),
        .I1(\n_4_mcp1_timer_125us_reg[7]_i_2 ),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(mcp1_state[0]),
        .I5(I5[7]),
        .O(\n_0_mcp1_timer_125us[7]_i_1 ));
LUT1 #(
    .INIT(2'h1)) 
     \mcp1_timer_125us[7]_i_3 
       (.I0(mcp1_timer_125us[7]),
        .O(\n_0_mcp1_timer_125us[7]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \mcp1_timer_125us[7]_i_4 
       (.I0(mcp1_timer_125us[6]),
        .O(\n_0_mcp1_timer_125us[7]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \mcp1_timer_125us[7]_i_5 
       (.I0(mcp1_timer_125us[5]),
        .O(\n_0_mcp1_timer_125us[7]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \mcp1_timer_125us[7]_i_6 
       (.I0(mcp1_timer_125us[4]),
        .O(\n_0_mcp1_timer_125us[7]_i_6 ));
LUT6 #(
    .INIT(64'hEEEFEEEE44404444)) 
     \mcp1_timer_125us[8]_i_1 
       (.I0(I1),
        .I1(\n_7_mcp1_timer_125us_reg[11]_i_2 ),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(mcp1_state[0]),
        .I5(I5[8]),
        .O(\n_0_mcp1_timer_125us[8]_i_1 ));
LUT6 #(
    .INIT(64'hEEEFEEEE44404444)) 
     \mcp1_timer_125us[9]_i_1 
       (.I0(I1),
        .I1(\n_6_mcp1_timer_125us_reg[11]_i_2 ),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(mcp1_state[0]),
        .I5(I5[9]),
        .O(\n_0_mcp1_timer_125us[9]_i_1 ));
FDRE \mcp1_timer_125us_reg[0] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_timer_125us[15]_i_1 ),
        .D(\n_0_mcp1_timer_125us[0]_i_1 ),
        .Q(mcp1_timer_125us[0]),
        .R(1'b0));
FDRE \mcp1_timer_125us_reg[10] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_timer_125us[15]_i_1 ),
        .D(\n_0_mcp1_timer_125us[10]_i_1 ),
        .Q(mcp1_timer_125us[10]),
        .R(1'b0));
FDRE \mcp1_timer_125us_reg[11] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_timer_125us[15]_i_1 ),
        .D(\n_0_mcp1_timer_125us[11]_i_1 ),
        .Q(mcp1_timer_125us[11]),
        .R(1'b0));
CARRY4 \mcp1_timer_125us_reg[11]_i_2 
       (.CI(\n_0_mcp1_timer_125us_reg[7]_i_2 ),
        .CO({\n_0_mcp1_timer_125us_reg[11]_i_2 ,\n_1_mcp1_timer_125us_reg[11]_i_2 ,\n_2_mcp1_timer_125us_reg[11]_i_2 ,\n_3_mcp1_timer_125us_reg[11]_i_2 }),
        .CYINIT(1'b0),
        .DI(mcp1_timer_125us[11:8]),
        .O({\n_4_mcp1_timer_125us_reg[11]_i_2 ,\n_5_mcp1_timer_125us_reg[11]_i_2 ,\n_6_mcp1_timer_125us_reg[11]_i_2 ,\n_7_mcp1_timer_125us_reg[11]_i_2 }),
        .S({\n_0_mcp1_timer_125us[11]_i_3 ,\n_0_mcp1_timer_125us[11]_i_4 ,\n_0_mcp1_timer_125us[11]_i_5 ,\n_0_mcp1_timer_125us[11]_i_6 }));
FDRE \mcp1_timer_125us_reg[12] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_timer_125us[15]_i_1 ),
        .D(\n_0_mcp1_timer_125us[12]_i_1 ),
        .Q(mcp1_timer_125us[12]),
        .R(1'b0));
FDRE \mcp1_timer_125us_reg[13] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_timer_125us[15]_i_1 ),
        .D(\n_0_mcp1_timer_125us[13]_i_1 ),
        .Q(mcp1_timer_125us[13]),
        .R(1'b0));
FDRE \mcp1_timer_125us_reg[14] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_timer_125us[15]_i_1 ),
        .D(\n_0_mcp1_timer_125us[14]_i_1 ),
        .Q(mcp1_timer_125us[14]),
        .R(1'b0));
FDRE \mcp1_timer_125us_reg[15] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_timer_125us[15]_i_1 ),
        .D(\n_0_mcp1_timer_125us[15]_i_2 ),
        .Q(mcp1_timer_125us[15]),
        .R(1'b0));
CARRY4 \mcp1_timer_125us_reg[15]_i_4 
       (.CI(\n_0_mcp1_timer_125us_reg[11]_i_2 ),
        .CO({\NLW_mcp1_timer_125us_reg[15]_i_4_CO_UNCONNECTED [3],\n_1_mcp1_timer_125us_reg[15]_i_4 ,\n_2_mcp1_timer_125us_reg[15]_i_4 ,\n_3_mcp1_timer_125us_reg[15]_i_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,mcp1_timer_125us[14:12]}),
        .O({\n_4_mcp1_timer_125us_reg[15]_i_4 ,\n_5_mcp1_timer_125us_reg[15]_i_4 ,\n_6_mcp1_timer_125us_reg[15]_i_4 ,\n_7_mcp1_timer_125us_reg[15]_i_4 }),
        .S({\n_0_mcp1_timer_125us[15]_i_7 ,\n_0_mcp1_timer_125us[15]_i_8 ,\n_0_mcp1_timer_125us[15]_i_9 ,\n_0_mcp1_timer_125us[15]_i_10 }));
FDRE \mcp1_timer_125us_reg[1] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_timer_125us[15]_i_1 ),
        .D(\n_0_mcp1_timer_125us[1]_i_1 ),
        .Q(mcp1_timer_125us[1]),
        .R(1'b0));
FDRE \mcp1_timer_125us_reg[2] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_timer_125us[15]_i_1 ),
        .D(\n_0_mcp1_timer_125us[2]_i_1 ),
        .Q(mcp1_timer_125us[2]),
        .R(1'b0));
FDRE \mcp1_timer_125us_reg[3] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_timer_125us[15]_i_1 ),
        .D(\n_0_mcp1_timer_125us[3]_i_1 ),
        .Q(mcp1_timer_125us[3]),
        .R(1'b0));
CARRY4 \mcp1_timer_125us_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\n_0_mcp1_timer_125us_reg[3]_i_2 ,\n_1_mcp1_timer_125us_reg[3]_i_2 ,\n_2_mcp1_timer_125us_reg[3]_i_2 ,\n_3_mcp1_timer_125us_reg[3]_i_2 }),
        .CYINIT(1'b0),
        .DI(mcp1_timer_125us[3:0]),
        .O({\n_4_mcp1_timer_125us_reg[3]_i_2 ,\n_5_mcp1_timer_125us_reg[3]_i_2 ,\n_6_mcp1_timer_125us_reg[3]_i_2 ,\n_7_mcp1_timer_125us_reg[3]_i_2 }),
        .S({\n_0_mcp1_timer_125us[3]_i_3 ,\n_0_mcp1_timer_125us[3]_i_4 ,\n_0_mcp1_timer_125us[3]_i_5 ,\n_0_mcp1_timer_125us[3]_i_6 }));
FDRE \mcp1_timer_125us_reg[4] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_timer_125us[15]_i_1 ),
        .D(\n_0_mcp1_timer_125us[4]_i_1 ),
        .Q(mcp1_timer_125us[4]),
        .R(1'b0));
FDRE \mcp1_timer_125us_reg[5] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_timer_125us[15]_i_1 ),
        .D(\n_0_mcp1_timer_125us[5]_i_1 ),
        .Q(mcp1_timer_125us[5]),
        .R(1'b0));
FDRE \mcp1_timer_125us_reg[6] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_timer_125us[15]_i_1 ),
        .D(\n_0_mcp1_timer_125us[6]_i_1 ),
        .Q(mcp1_timer_125us[6]),
        .R(1'b0));
FDRE \mcp1_timer_125us_reg[7] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_timer_125us[15]_i_1 ),
        .D(\n_0_mcp1_timer_125us[7]_i_1 ),
        .Q(mcp1_timer_125us[7]),
        .R(1'b0));
CARRY4 \mcp1_timer_125us_reg[7]_i_2 
       (.CI(\n_0_mcp1_timer_125us_reg[3]_i_2 ),
        .CO({\n_0_mcp1_timer_125us_reg[7]_i_2 ,\n_1_mcp1_timer_125us_reg[7]_i_2 ,\n_2_mcp1_timer_125us_reg[7]_i_2 ,\n_3_mcp1_timer_125us_reg[7]_i_2 }),
        .CYINIT(1'b0),
        .DI(mcp1_timer_125us[7:4]),
        .O({\n_4_mcp1_timer_125us_reg[7]_i_2 ,\n_5_mcp1_timer_125us_reg[7]_i_2 ,\n_6_mcp1_timer_125us_reg[7]_i_2 ,\n_7_mcp1_timer_125us_reg[7]_i_2 }),
        .S({\n_0_mcp1_timer_125us[7]_i_3 ,\n_0_mcp1_timer_125us[7]_i_4 ,\n_0_mcp1_timer_125us[7]_i_5 ,\n_0_mcp1_timer_125us[7]_i_6 }));
FDRE \mcp1_timer_125us_reg[8] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_timer_125us[15]_i_1 ),
        .D(\n_0_mcp1_timer_125us[8]_i_1 ),
        .Q(mcp1_timer_125us[8]),
        .R(1'b0));
FDRE \mcp1_timer_125us_reg[9] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_timer_125us[15]_i_1 ),
        .D(\n_0_mcp1_timer_125us[9]_i_1 ),
        .Q(mcp1_timer_125us[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_rx_block_lock_fsm" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_rx_block_lock_fsm
   (O1,
    gt_slip_int,
    sh_valid,
    O4,
    O3,
    O5,
    rxusrclk2,
    I2,
    I4,
    O2,
    signal_ok_reg,
    I1,
    out,
    I3,
    I5,
    E);
  output O1;
  output gt_slip_int;
  output sh_valid;
  output O4;
  output O3;
  output O5;
  input rxusrclk2;
  input [1:0]I2;
  input I4;
  input O2;
  input signal_ok_reg;
  input I1;
  input [0:0]out;
  input I3;
  input I5;
  input [0:0]E;

  wire [0:0]E;
  wire I1;
  wire [1:0]I2;
  wire I3;
  wire I4;
  wire I5;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire gt_slip_int;
  wire [4:0]mcp1_slip_done_cnt_reg__0;
  wire mcp1_state0;
  wire mcp1_test_sh;
  wire n_0_mcp1_b_lock_i_1;
  wire n_0_mcp1_b_lock_i_2;
  wire n_0_mcp1_b_lock_i_3;
  wire \n_0_mcp1_sh_cnt[0]_i_1 ;
  wire \n_0_mcp1_sh_cnt[1]_i_1 ;
  wire \n_0_mcp1_sh_cnt[2]_i_1 ;
  wire \n_0_mcp1_sh_cnt[3]_i_1 ;
  wire \n_0_mcp1_sh_cnt[4]_i_1 ;
  wire \n_0_mcp1_sh_cnt[5]_i_2 ;
  wire \n_0_mcp1_sh_cnt[5]_i_3 ;
  wire \n_0_mcp1_sh_cnt[5]_i_4 ;
  wire \n_0_mcp1_sh_cnt[5]_i_5 ;
  wire \n_0_mcp1_sh_cnt[5]_i_6 ;
  wire \n_0_mcp1_sh_cnt_reg[0] ;
  wire \n_0_mcp1_sh_cnt_reg[1] ;
  wire \n_0_mcp1_sh_cnt_reg[2] ;
  wire \n_0_mcp1_sh_cnt_reg[3] ;
  wire \n_0_mcp1_sh_cnt_reg[4] ;
  wire \n_0_mcp1_sh_cnt_reg[5] ;
  wire \n_0_mcp1_sh_invalid_cnt[0]_i_1 ;
  wire \n_0_mcp1_sh_invalid_cnt[1]_i_1 ;
  wire \n_0_mcp1_sh_invalid_cnt[2]_i_1 ;
  wire \n_0_mcp1_sh_invalid_cnt[3]_i_1 ;
  wire \n_0_mcp1_sh_invalid_cnt[3]_i_2 ;
  wire \n_0_mcp1_sh_invalid_cnt[3]_i_4 ;
  wire \n_0_mcp1_sh_invalid_cnt[3]_i_5 ;
  wire \n_0_mcp1_sh_invalid_cnt_reg[0] ;
  wire \n_0_mcp1_sh_invalid_cnt_reg[1] ;
  wire \n_0_mcp1_sh_invalid_cnt_reg[2] ;
  wire \n_0_mcp1_sh_invalid_cnt_reg[3] ;
  wire \n_0_mcp1_slip_done_cnt[4]_i_1 ;
  wire n_0_mcp1_slip_done_i_1;
  wire n_0_mcp1_slip_done_i_2;
  wire n_0_mcp1_slip_done_i_3;
  wire n_0_mcp1_slip_done_reg;
  wire n_0_mcp1_slip_i_1;
  wire \n_0_mcp1_state[0]_i_1 ;
  wire \n_0_mcp1_state[0]_i_2 ;
  wire \n_0_mcp1_state[1]_i_1 ;
  wire \n_0_mcp1_state[1]_i_2 ;
  wire \n_0_mcp1_state[1]_i_3 ;
  wire \n_0_mcp1_state[1]_i_4 ;
  wire \n_0_mcp1_state_reg[0] ;
  wire \n_0_mcp1_state_reg[1] ;
  wire n_0_mcp1_test_sh_i_1;
  wire [0:0]out;
  wire [4:0]p_0_in__0;
  wire rxusrclk2;
  wire sh_valid;
  wire signal_ok_reg;

LUT5 #(
    .INIT(32'hFFFFF0D0)) 
     \FSM_sequential_mcp1_state[2]_i_5__0 
       (.I0(O1),
        .I1(out),
        .I2(I4),
        .I3(O2),
        .I4(I3),
        .O(O3));
LUT4 #(
    .INIT(16'hFBAA)) 
     \FSM_sequential_mcp1_state[2]_i_6 
       (.I0(I5),
        .I1(O1),
        .I2(out),
        .I3(I4),
        .O(O5));
LUT3 #(
    .INIT(8'h08)) 
     mcp1_b_lock_i_1
       (.I0(n_0_mcp1_b_lock_i_2),
        .I1(signal_ok_reg),
        .I2(I1),
        .O(n_0_mcp1_b_lock_i_1));
LUT6 #(
    .INIT(64'h55F7FF5F0000080A)) 
     mcp1_b_lock_i_2
       (.I0(I4),
        .I1(sh_valid),
        .I2(n_0_mcp1_b_lock_i_3),
        .I3(\n_0_mcp1_state_reg[1] ),
        .I4(\n_0_mcp1_state_reg[0] ),
        .I5(O1),
        .O(n_0_mcp1_b_lock_i_2));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
     mcp1_b_lock_i_3
       (.I0(\n_0_mcp1_sh_cnt[5]_i_4 ),
        .I1(\n_0_mcp1_sh_invalid_cnt_reg[3] ),
        .I2(\n_0_mcp1_sh_invalid_cnt_reg[2] ),
        .I3(\n_0_mcp1_state_reg[1] ),
        .I4(\n_0_mcp1_sh_invalid_cnt_reg[1] ),
        .I5(\n_0_mcp1_sh_invalid_cnt_reg[0] ),
        .O(n_0_mcp1_b_lock_i_3));
FDRE mcp1_b_lock_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(n_0_mcp1_b_lock_i_1),
        .Q(O1),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     \mcp1_sh_cnt[0]_i_1 
       (.I0(\n_0_mcp1_state_reg[1] ),
        .I1(\n_0_mcp1_sh_cnt_reg[0] ),
        .O(\n_0_mcp1_sh_cnt[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair280" *) 
   LUT3 #(
    .INIT(8'h60)) 
     \mcp1_sh_cnt[1]_i_1 
       (.I0(\n_0_mcp1_sh_cnt_reg[0] ),
        .I1(\n_0_mcp1_sh_cnt_reg[1] ),
        .I2(\n_0_mcp1_state_reg[1] ),
        .O(\n_0_mcp1_sh_cnt[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair272" *) 
   LUT4 #(
    .INIT(16'h2A80)) 
     \mcp1_sh_cnt[2]_i_1 
       (.I0(\n_0_mcp1_state_reg[1] ),
        .I1(\n_0_mcp1_sh_cnt_reg[1] ),
        .I2(\n_0_mcp1_sh_cnt_reg[0] ),
        .I3(\n_0_mcp1_sh_cnt_reg[2] ),
        .O(\n_0_mcp1_sh_cnt[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair272" *) 
   LUT5 #(
    .INIT(32'h2AAA8000)) 
     \mcp1_sh_cnt[3]_i_1 
       (.I0(\n_0_mcp1_state_reg[1] ),
        .I1(\n_0_mcp1_sh_cnt_reg[0] ),
        .I2(\n_0_mcp1_sh_cnt_reg[1] ),
        .I3(\n_0_mcp1_sh_cnt_reg[2] ),
        .I4(\n_0_mcp1_sh_cnt_reg[3] ),
        .O(\n_0_mcp1_sh_cnt[3]_i_1 ));
LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
     \mcp1_sh_cnt[4]_i_1 
       (.I0(\n_0_mcp1_state_reg[1] ),
        .I1(\n_0_mcp1_sh_cnt_reg[2] ),
        .I2(\n_0_mcp1_sh_cnt_reg[1] ),
        .I3(\n_0_mcp1_sh_cnt_reg[0] ),
        .I4(\n_0_mcp1_sh_cnt_reg[3] ),
        .I5(\n_0_mcp1_sh_cnt_reg[4] ),
        .O(\n_0_mcp1_sh_cnt[4]_i_1 ));
LUT2 #(
    .INIT(4'hB)) 
     \mcp1_sh_cnt[5]_i_1 
       (.I0(I1),
        .I1(signal_ok_reg),
        .O(mcp1_state0));
LUT5 #(
    .INIT(32'h28202828)) 
     \mcp1_sh_cnt[5]_i_2 
       (.I0(I4),
        .I1(\n_0_mcp1_state_reg[1] ),
        .I2(\n_0_mcp1_state_reg[0] ),
        .I3(\n_0_mcp1_sh_cnt[5]_i_4 ),
        .I4(\n_0_mcp1_sh_cnt[5]_i_5 ),
        .O(\n_0_mcp1_sh_cnt[5]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair280" *) 
   LUT3 #(
    .INIT(8'h60)) 
     \mcp1_sh_cnt[5]_i_3 
       (.I0(\n_0_mcp1_sh_cnt[5]_i_6 ),
        .I1(\n_0_mcp1_sh_cnt_reg[5] ),
        .I2(\n_0_mcp1_state_reg[1] ),
        .O(\n_0_mcp1_sh_cnt[5]_i_3 ));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \mcp1_sh_cnt[5]_i_4 
       (.I0(\n_0_mcp1_sh_cnt_reg[5] ),
        .I1(\n_0_mcp1_sh_cnt_reg[4] ),
        .I2(\n_0_mcp1_sh_cnt_reg[2] ),
        .I3(\n_0_mcp1_sh_cnt_reg[1] ),
        .I4(\n_0_mcp1_sh_cnt_reg[0] ),
        .I5(\n_0_mcp1_sh_cnt_reg[3] ),
        .O(\n_0_mcp1_sh_cnt[5]_i_4 ));
LUT6 #(
    .INIT(64'h4000000055555555)) 
     \mcp1_sh_cnt[5]_i_5 
       (.I0(sh_valid),
        .I1(\n_0_mcp1_sh_invalid_cnt_reg[2] ),
        .I2(\n_0_mcp1_sh_invalid_cnt_reg[1] ),
        .I3(\n_0_mcp1_sh_invalid_cnt_reg[0] ),
        .I4(\n_0_mcp1_sh_invalid_cnt_reg[3] ),
        .I5(O1),
        .O(\n_0_mcp1_sh_cnt[5]_i_5 ));
LUT5 #(
    .INIT(32'h80000000)) 
     \mcp1_sh_cnt[5]_i_6 
       (.I0(\n_0_mcp1_sh_cnt_reg[3] ),
        .I1(\n_0_mcp1_sh_cnt_reg[0] ),
        .I2(\n_0_mcp1_sh_cnt_reg[1] ),
        .I3(\n_0_mcp1_sh_cnt_reg[2] ),
        .I4(\n_0_mcp1_sh_cnt_reg[4] ),
        .O(\n_0_mcp1_sh_cnt[5]_i_6 ));
FDRE \mcp1_sh_cnt_reg[0] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_sh_cnt[5]_i_2 ),
        .D(\n_0_mcp1_sh_cnt[0]_i_1 ),
        .Q(\n_0_mcp1_sh_cnt_reg[0] ),
        .R(mcp1_state0));
FDRE \mcp1_sh_cnt_reg[1] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_sh_cnt[5]_i_2 ),
        .D(\n_0_mcp1_sh_cnt[1]_i_1 ),
        .Q(\n_0_mcp1_sh_cnt_reg[1] ),
        .R(mcp1_state0));
FDRE \mcp1_sh_cnt_reg[2] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_sh_cnt[5]_i_2 ),
        .D(\n_0_mcp1_sh_cnt[2]_i_1 ),
        .Q(\n_0_mcp1_sh_cnt_reg[2] ),
        .R(mcp1_state0));
FDRE \mcp1_sh_cnt_reg[3] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_sh_cnt[5]_i_2 ),
        .D(\n_0_mcp1_sh_cnt[3]_i_1 ),
        .Q(\n_0_mcp1_sh_cnt_reg[3] ),
        .R(mcp1_state0));
FDRE \mcp1_sh_cnt_reg[4] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_sh_cnt[5]_i_2 ),
        .D(\n_0_mcp1_sh_cnt[4]_i_1 ),
        .Q(\n_0_mcp1_sh_cnt_reg[4] ),
        .R(mcp1_state0));
FDRE \mcp1_sh_cnt_reg[5] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_sh_cnt[5]_i_2 ),
        .D(\n_0_mcp1_sh_cnt[5]_i_3 ),
        .Q(\n_0_mcp1_sh_cnt_reg[5] ),
        .R(mcp1_state0));
LUT3 #(
    .INIT(8'h08)) 
     \mcp1_sh_invalid_cnt[0]_i_1 
       (.I0(\n_0_mcp1_sh_invalid_cnt[3]_i_5 ),
        .I1(\n_0_mcp1_state_reg[1] ),
        .I2(\n_0_mcp1_sh_invalid_cnt_reg[0] ),
        .O(\n_0_mcp1_sh_invalid_cnt[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair274" *) 
   LUT4 #(
    .INIT(16'h2800)) 
     \mcp1_sh_invalid_cnt[1]_i_1 
       (.I0(\n_0_mcp1_sh_invalid_cnt[3]_i_5 ),
        .I1(\n_0_mcp1_sh_invalid_cnt_reg[1] ),
        .I2(\n_0_mcp1_sh_invalid_cnt_reg[0] ),
        .I3(\n_0_mcp1_state_reg[1] ),
        .O(\n_0_mcp1_sh_invalid_cnt[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair274" *) 
   LUT5 #(
    .INIT(32'h08808080)) 
     \mcp1_sh_invalid_cnt[2]_i_1 
       (.I0(\n_0_mcp1_sh_invalid_cnt[3]_i_5 ),
        .I1(\n_0_mcp1_state_reg[1] ),
        .I2(\n_0_mcp1_sh_invalid_cnt_reg[2] ),
        .I3(\n_0_mcp1_sh_invalid_cnt_reg[0] ),
        .I4(\n_0_mcp1_sh_invalid_cnt_reg[1] ),
        .O(\n_0_mcp1_sh_invalid_cnt[2]_i_1 ));
LUT6 #(
    .INIT(64'h0828080808282828)) 
     \mcp1_sh_invalid_cnt[3]_i_1 
       (.I0(I4),
        .I1(\n_0_mcp1_state_reg[0] ),
        .I2(\n_0_mcp1_state_reg[1] ),
        .I3(\n_0_mcp1_sh_cnt[5]_i_4 ),
        .I4(sh_valid),
        .I5(\n_0_mcp1_sh_invalid_cnt[3]_i_4 ),
        .O(\n_0_mcp1_sh_invalid_cnt[3]_i_1 ));
LUT6 #(
    .INIT(64'h0880808080808080)) 
     \mcp1_sh_invalid_cnt[3]_i_2 
       (.I0(\n_0_mcp1_sh_invalid_cnt[3]_i_5 ),
        .I1(\n_0_mcp1_state_reg[1] ),
        .I2(\n_0_mcp1_sh_invalid_cnt_reg[3] ),
        .I3(\n_0_mcp1_sh_invalid_cnt_reg[2] ),
        .I4(\n_0_mcp1_sh_invalid_cnt_reg[1] ),
        .I5(\n_0_mcp1_sh_invalid_cnt_reg[0] ),
        .O(\n_0_mcp1_sh_invalid_cnt[3]_i_2 ));
LUT2 #(
    .INIT(4'h6)) 
     \mcp1_sh_invalid_cnt[3]_i_3 
       (.I0(I2[0]),
        .I1(I2[1]),
        .O(sh_valid));
(* SOFT_HLUTNM = "soft_lutpair276" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     \mcp1_sh_invalid_cnt[3]_i_4 
       (.I0(\n_0_mcp1_sh_invalid_cnt_reg[2] ),
        .I1(\n_0_mcp1_sh_invalid_cnt_reg[1] ),
        .I2(\n_0_mcp1_sh_invalid_cnt_reg[0] ),
        .I3(\n_0_mcp1_sh_invalid_cnt_reg[3] ),
        .O(\n_0_mcp1_sh_invalid_cnt[3]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair278" *) 
   LUT4 #(
    .INIT(16'hEBAA)) 
     \mcp1_sh_invalid_cnt[3]_i_5 
       (.I0(\n_0_mcp1_sh_cnt[5]_i_5 ),
        .I1(I2[0]),
        .I2(I2[1]),
        .I3(\n_0_mcp1_sh_cnt[5]_i_4 ),
        .O(\n_0_mcp1_sh_invalid_cnt[3]_i_5 ));
FDRE \mcp1_sh_invalid_cnt_reg[0] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_sh_invalid_cnt[3]_i_1 ),
        .D(\n_0_mcp1_sh_invalid_cnt[0]_i_1 ),
        .Q(\n_0_mcp1_sh_invalid_cnt_reg[0] ),
        .R(mcp1_state0));
FDRE \mcp1_sh_invalid_cnt_reg[1] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_sh_invalid_cnt[3]_i_1 ),
        .D(\n_0_mcp1_sh_invalid_cnt[1]_i_1 ),
        .Q(\n_0_mcp1_sh_invalid_cnt_reg[1] ),
        .R(mcp1_state0));
FDRE \mcp1_sh_invalid_cnt_reg[2] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_sh_invalid_cnt[3]_i_1 ),
        .D(\n_0_mcp1_sh_invalid_cnt[2]_i_1 ),
        .Q(\n_0_mcp1_sh_invalid_cnt_reg[2] ),
        .R(mcp1_state0));
FDRE \mcp1_sh_invalid_cnt_reg[3] 
       (.C(rxusrclk2),
        .CE(\n_0_mcp1_sh_invalid_cnt[3]_i_1 ),
        .D(\n_0_mcp1_sh_invalid_cnt[3]_i_2 ),
        .Q(\n_0_mcp1_sh_invalid_cnt_reg[3] ),
        .R(mcp1_state0));
(* SOFT_HLUTNM = "soft_lutpair281" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \mcp1_slip_done_cnt[0]_i_1 
       (.I0(mcp1_slip_done_cnt_reg__0[0]),
        .O(p_0_in__0[0]));
(* SOFT_HLUTNM = "soft_lutpair281" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \mcp1_slip_done_cnt[1]_i_1 
       (.I0(mcp1_slip_done_cnt_reg__0[0]),
        .I1(mcp1_slip_done_cnt_reg__0[1]),
        .O(p_0_in__0[1]));
(* SOFT_HLUTNM = "soft_lutpair279" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \mcp1_slip_done_cnt[2]_i_1 
       (.I0(mcp1_slip_done_cnt_reg__0[2]),
        .I1(mcp1_slip_done_cnt_reg__0[1]),
        .I2(mcp1_slip_done_cnt_reg__0[0]),
        .O(p_0_in__0[2]));
(* SOFT_HLUTNM = "soft_lutpair279" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \mcp1_slip_done_cnt[3]_i_1 
       (.I0(mcp1_slip_done_cnt_reg__0[3]),
        .I1(mcp1_slip_done_cnt_reg__0[0]),
        .I2(mcp1_slip_done_cnt_reg__0[1]),
        .I3(mcp1_slip_done_cnt_reg__0[2]),
        .O(p_0_in__0[3]));
LUT6 #(
    .INIT(64'hFFFFFFFF0080FFFF)) 
     \mcp1_slip_done_cnt[4]_i_1 
       (.I0(I4),
        .I1(\n_0_mcp1_state_reg[1] ),
        .I2(\n_0_mcp1_sh_cnt[5]_i_5 ),
        .I3(\n_0_mcp1_state_reg[0] ),
        .I4(signal_ok_reg),
        .I5(I1),
        .O(\n_0_mcp1_slip_done_cnt[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair275" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \mcp1_slip_done_cnt[4]_i_2 
       (.I0(mcp1_slip_done_cnt_reg__0[4]),
        .I1(mcp1_slip_done_cnt_reg__0[3]),
        .I2(mcp1_slip_done_cnt_reg__0[2]),
        .I3(mcp1_slip_done_cnt_reg__0[1]),
        .I4(mcp1_slip_done_cnt_reg__0[0]),
        .O(p_0_in__0[4]));
FDRE \mcp1_slip_done_cnt_reg[0] 
       (.C(rxusrclk2),
        .CE(E),
        .D(p_0_in__0[0]),
        .Q(mcp1_slip_done_cnt_reg__0[0]),
        .R(\n_0_mcp1_slip_done_cnt[4]_i_1 ));
FDRE \mcp1_slip_done_cnt_reg[1] 
       (.C(rxusrclk2),
        .CE(E),
        .D(p_0_in__0[1]),
        .Q(mcp1_slip_done_cnt_reg__0[1]),
        .R(\n_0_mcp1_slip_done_cnt[4]_i_1 ));
FDRE \mcp1_slip_done_cnt_reg[2] 
       (.C(rxusrclk2),
        .CE(E),
        .D(p_0_in__0[2]),
        .Q(mcp1_slip_done_cnt_reg__0[2]),
        .R(\n_0_mcp1_slip_done_cnt[4]_i_1 ));
FDRE \mcp1_slip_done_cnt_reg[3] 
       (.C(rxusrclk2),
        .CE(E),
        .D(p_0_in__0[3]),
        .Q(mcp1_slip_done_cnt_reg__0[3]),
        .R(\n_0_mcp1_slip_done_cnt[4]_i_1 ));
FDRE \mcp1_slip_done_cnt_reg[4] 
       (.C(rxusrclk2),
        .CE(E),
        .D(p_0_in__0[4]),
        .Q(mcp1_slip_done_cnt_reg__0[4]),
        .R(\n_0_mcp1_slip_done_cnt[4]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000E20000)) 
     mcp1_slip_done_i_1
       (.I0(n_0_mcp1_slip_done_reg),
        .I1(I4),
        .I2(n_0_mcp1_slip_done_i_2),
        .I3(I1),
        .I4(signal_ok_reg),
        .I5(n_0_mcp1_slip_done_i_3),
        .O(n_0_mcp1_slip_done_i_1));
(* SOFT_HLUTNM = "soft_lutpair275" *) 
   LUT5 #(
    .INIT(32'h10000000)) 
     mcp1_slip_done_i_2
       (.I0(mcp1_slip_done_cnt_reg__0[1]),
        .I1(mcp1_slip_done_cnt_reg__0[0]),
        .I2(mcp1_slip_done_cnt_reg__0[3]),
        .I3(mcp1_slip_done_cnt_reg__0[2]),
        .I4(mcp1_slip_done_cnt_reg__0[4]),
        .O(n_0_mcp1_slip_done_i_2));
(* SOFT_HLUTNM = "soft_lutpair273" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     mcp1_slip_done_i_3
       (.I0(\n_0_mcp1_state_reg[0] ),
        .I1(\n_0_mcp1_sh_cnt[5]_i_5 ),
        .I2(\n_0_mcp1_state_reg[1] ),
        .I3(I4),
        .O(n_0_mcp1_slip_done_i_3));
FDRE mcp1_slip_done_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(n_0_mcp1_slip_done_i_1),
        .Q(n_0_mcp1_slip_done_reg),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair273" *) 
   LUT5 #(
    .INIT(32'h08FF0800)) 
     mcp1_slip_i_1
       (.I0(\n_0_mcp1_state_reg[1] ),
        .I1(\n_0_mcp1_sh_cnt[5]_i_5 ),
        .I2(\n_0_mcp1_state_reg[0] ),
        .I3(I4),
        .I4(gt_slip_int),
        .O(n_0_mcp1_slip_i_1));
FDRE mcp1_slip_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(n_0_mcp1_slip_i_1),
        .Q(gt_slip_int),
        .R(mcp1_state0));
LUT5 #(
    .INIT(32'hCCCCF7C7)) 
     \mcp1_state[0]_i_1 
       (.I0(mcp1_test_sh),
        .I1(\n_0_mcp1_state_reg[0] ),
        .I2(\n_0_mcp1_state_reg[1] ),
        .I3(\n_0_mcp1_sh_cnt[5]_i_5 ),
        .I4(\n_0_mcp1_state[0]_i_2 ),
        .O(\n_0_mcp1_state[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair277" *) 
   LUT4 #(
    .INIT(16'h40FF)) 
     \mcp1_state[0]_i_2 
       (.I0(n_0_mcp1_slip_done_reg),
        .I1(\n_0_mcp1_state_reg[1] ),
        .I2(\n_0_mcp1_state_reg[0] ),
        .I3(I4),
        .O(\n_0_mcp1_state[0]_i_2 ));
LUT6 #(
    .INIT(64'h3133FFFFCCCC0000)) 
     \mcp1_state[1]_i_1 
       (.I0(\n_0_mcp1_state[1]_i_2 ),
        .I1(\n_0_mcp1_state_reg[0] ),
        .I2(mcp1_test_sh),
        .I3(\n_0_mcp1_state[1]_i_3 ),
        .I4(\n_0_mcp1_state[1]_i_4 ),
        .I5(\n_0_mcp1_state_reg[1] ),
        .O(\n_0_mcp1_state[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair276" *) 
   LUT5 #(
    .INIT(32'h2AAAAAAA)) 
     \mcp1_state[1]_i_2 
       (.I0(O1),
        .I1(\n_0_mcp1_sh_invalid_cnt_reg[3] ),
        .I2(\n_0_mcp1_sh_invalid_cnt_reg[0] ),
        .I3(\n_0_mcp1_sh_invalid_cnt_reg[1] ),
        .I4(\n_0_mcp1_sh_invalid_cnt_reg[2] ),
        .O(\n_0_mcp1_state[1]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair278" *) 
   LUT3 #(
    .INIT(8'h82)) 
     \mcp1_state[1]_i_3 
       (.I0(\n_0_mcp1_sh_cnt[5]_i_4 ),
        .I1(I2[1]),
        .I2(I2[0]),
        .O(\n_0_mcp1_state[1]_i_3 ));
LUT6 #(
    .INIT(64'h00000000FFAFFBAF)) 
     \mcp1_state[1]_i_4 
       (.I0(mcp1_test_sh),
        .I1(\n_0_mcp1_sh_cnt[5]_i_4 ),
        .I2(\n_0_mcp1_state_reg[0] ),
        .I3(\n_0_mcp1_state_reg[1] ),
        .I4(\n_0_mcp1_sh_cnt[5]_i_5 ),
        .I5(\n_0_mcp1_state[0]_i_2 ),
        .O(\n_0_mcp1_state[1]_i_4 ));
FDRE \mcp1_state_reg[0] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\n_0_mcp1_state[0]_i_1 ),
        .Q(\n_0_mcp1_state_reg[0] ),
        .R(mcp1_state0));
FDRE \mcp1_state_reg[1] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\n_0_mcp1_state[1]_i_1 ),
        .Q(\n_0_mcp1_state_reg[1] ),
        .R(mcp1_state0));
(* SOFT_HLUTNM = "soft_lutpair277" *) 
   LUT4 #(
    .INIT(16'hEFE0)) 
     mcp1_test_sh_i_1
       (.I0(\n_0_mcp1_state_reg[1] ),
        .I1(\n_0_mcp1_state_reg[0] ),
        .I2(I4),
        .I3(mcp1_test_sh),
        .O(n_0_mcp1_test_sh_i_1));
FDRE mcp1_test_sh_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(n_0_mcp1_test_sh_i_1),
        .Q(mcp1_test_sh),
        .R(mcp1_state0));
LUT2 #(
    .INIT(4'h2)) 
     pcs_rx_link_up_core_reg_i_1
       (.I0(O1),
        .I1(O2),
        .O(O4));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_rx_decoder" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_rx_decoder
   (D,
    O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    Q,
    next_state,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    I2,
    I1,
    out,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I12,
    rxusrclk2,
    E,
    I9,
    I10,
    I11,
    I13,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    SS,
    I20,
    I21,
    I22,
    I23,
    I24,
    I25,
    I26,
    I27,
    I28,
    I29);
  output [5:0]D;
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output [2:0]Q;
  output [1:0]next_state;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output O17;
  output O18;
  output O19;
  output O20;
  output O21;
  output O22;
  output [63:0]O23;
  input [19:0]I2;
  input I1;
  input [2:0]out;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I12;
  input rxusrclk2;
  input [1:0]E;
  input [1:0]I9;
  input [1:0]I10;
  input [57:0]I11;
  input I13;
  input [0:0]I14;
  input [7:0]I15;
  input [0:0]I16;
  input [7:0]I17;
  input [0:0]I18;
  input [7:0]I19;
  input [0:0]SS;
  input [7:0]I20;
  input [0:0]I21;
  input [7:0]I22;
  input [0:0]I23;
  input [7:0]I24;
  input [0:0]I25;
  input [7:0]I26;
  input [0:0]I27;
  input [7:0]I28;
  input [0:0]I29;

  wire [5:0]D;
  wire [1:0]E;
  wire I1;
  wire [1:0]I10;
  wire [57:0]I11;
  wire I12;
  wire I13;
  wire [0:0]I14;
  wire [7:0]I15;
  wire [0:0]I16;
  wire [7:0]I17;
  wire [0:0]I18;
  wire [7:0]I19;
  wire [19:0]I2;
  wire [7:0]I20;
  wire [0:0]I21;
  wire [7:0]I22;
  wire [0:0]I23;
  wire [7:0]I24;
  wire [0:0]I25;
  wire [7:0]I26;
  wire [0:0]I27;
  wire [7:0]I28;
  wire [0:0]I29;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire [1:0]I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire O21;
  wire O22;
  wire [63:0]O23;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [2:0]Q;
  wire [0:0]SS;
  wire [63:0]data0;
  wire [7:0]mcp1_block_field_reg;
  wire [7:1]mcp1_rx_64_ctrl_out;
  wire \n_0_mcp1_block_field_reg_reg[5]_rep ;
  wire \n_0_mcp1_block_field_reg_reg[5]_rep__0 ;
  wire \n_0_mcp1_block_field_reg_reg[5]_rep__1 ;
  wire \n_0_mcp1_block_field_reg_reg[6]_rep ;
  wire \n_0_mcp1_block_field_reg_reg[7]_rep ;
  wire \n_0_mcp1_block_field_reg_reg[7]_rep__0 ;
  wire \n_0_mcp1_r_type_next_reg[0]_i_1 ;
  wire \n_0_mcp1_r_type_next_reg[0]_i_4 ;
  wire \n_0_mcp1_r_type_next_reg[1]_i_1 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_1 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_4 ;
  wire \n_0_mcp1_r_type_next_reg[2]_i_5 ;
  wire \n_0_mcp1_rx_64_ctrl_out[0]_i_1 ;
  wire \n_0_mcp1_rx_64_ctrl_out[0]_i_2 ;
  wire \n_0_mcp1_rx_64_ctrl_out[0]_i_3 ;
  wire \n_0_mcp1_rx_64_ctrl_out[0]_i_4 ;
  wire \n_0_mcp1_rx_64_ctrl_out[1]_i_1 ;
  wire \n_0_mcp1_rx_64_ctrl_out[1]_i_3 ;
  wire \n_0_mcp1_rx_64_ctrl_out[2]_i_1 ;
  wire \n_0_mcp1_rx_64_ctrl_out[2]_i_3 ;
  wire \n_0_mcp1_rx_64_ctrl_out[3]_i_1 ;
  wire \n_0_mcp1_rx_64_ctrl_out[3]_i_2 ;
  wire \n_0_mcp1_rx_64_ctrl_out[3]_i_3 ;
  wire \n_0_mcp1_rx_64_ctrl_out[3]_i_4 ;
  wire \n_0_mcp1_rx_64_ctrl_out[3]_i_5 ;
  wire \n_0_mcp1_rx_64_ctrl_out[3]_i_6 ;
  wire \n_0_mcp1_rx_64_ctrl_out[3]_i_7 ;
  wire \n_0_mcp1_rx_64_ctrl_out[3]_i_8 ;
  wire \n_0_mcp1_rx_64_ctrl_out[4]_i_1 ;
  wire \n_0_mcp1_rx_64_ctrl_out[4]_i_3 ;
  wire \n_0_mcp1_rx_64_ctrl_out[4]_i_4 ;
  wire \n_0_mcp1_rx_64_ctrl_out[5]_i_1 ;
  wire \n_0_mcp1_rx_64_ctrl_out[5]_i_3 ;
  wire \n_0_mcp1_rx_64_ctrl_out[5]_i_4 ;
  wire \n_0_mcp1_rx_64_ctrl_out[5]_i_5 ;
  wire \n_0_mcp1_rx_64_ctrl_out[6]_i_1 ;
  wire \n_0_mcp1_rx_64_ctrl_out[6]_i_3 ;
  wire \n_0_mcp1_rx_64_ctrl_out[6]_i_4 ;
  wire \n_0_mcp1_rx_64_ctrl_out[6]_i_5 ;
  wire \n_0_mcp1_rx_64_ctrl_out[7]_i_1 ;
  wire \n_0_mcp1_rx_64_ctrl_out[7]_i_3 ;
  wire \n_0_mcp1_rx_64_ctrl_out[7]_i_4 ;
  wire \n_0_mcp1_rx_64_ctrl_out[7]_i_5 ;
  wire \n_0_mcp1_rx_64_ctrl_out[7]_i_6 ;
  wire \n_0_mcp1_rx_64_ctrl_out[7]_i_7 ;
  wire \n_0_mcp1_rx_64_ctrl_out[7]_i_8 ;
  wire \n_0_mcp1_rx_64_data_out[0]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[0]_i_10 ;
  wire \n_0_mcp1_rx_64_data_out[0]_i_11 ;
  wire \n_0_mcp1_rx_64_data_out[0]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[0]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[0]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[0]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[0]_i_8 ;
  wire \n_0_mcp1_rx_64_data_out[0]_i_9 ;
  wire \n_0_mcp1_rx_64_data_out[10]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[10]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[10]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[10]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[10]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[10]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[10]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[11]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[11]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[11]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[11]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[11]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[11]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[12]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[12]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[12]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[12]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[12]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[12]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[13]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[13]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[13]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[13]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[13]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[13]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[13]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[13]_i_8 ;
  wire \n_0_mcp1_rx_64_data_out[14]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[14]_i_10 ;
  wire \n_0_mcp1_rx_64_data_out[14]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[14]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[14]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[14]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[14]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[14]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[14]_i_8 ;
  wire \n_0_mcp1_rx_64_data_out[14]_i_9 ;
  wire \n_0_mcp1_rx_64_data_out[15]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[15]_i_10 ;
  wire \n_0_mcp1_rx_64_data_out[15]_i_11 ;
  wire \n_0_mcp1_rx_64_data_out[15]_i_12 ;
  wire \n_0_mcp1_rx_64_data_out[15]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[15]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[15]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[15]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[15]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[15]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[15]_i_8 ;
  wire \n_0_mcp1_rx_64_data_out[15]_i_9 ;
  wire \n_0_mcp1_rx_64_data_out[16]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[16]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[16]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[16]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[16]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[16]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[16]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[17]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[17]_i_10 ;
  wire \n_0_mcp1_rx_64_data_out[17]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[17]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[17]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[17]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[17]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[17]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[17]_i_8 ;
  wire \n_0_mcp1_rx_64_data_out[17]_i_9 ;
  wire \n_0_mcp1_rx_64_data_out[18]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[18]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[18]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[18]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[18]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[18]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[19]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[19]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[19]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[19]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[19]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[19]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[1]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[1]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[1]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[1]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[1]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[1]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[20]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[20]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[20]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[20]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[20]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[20]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[20]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[21]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[21]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[21]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[21]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[21]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[21]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[22]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[22]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[22]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[22]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[22]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[22]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[23]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[23]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[23]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[23]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[23]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[23]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[23]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[24]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[24]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[24]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[24]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[24]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[24]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[24]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[25]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[25]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[25]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[25]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[25]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[25]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[25]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[25]_i_8 ;
  wire \n_0_mcp1_rx_64_data_out[25]_i_9 ;
  wire \n_0_mcp1_rx_64_data_out[26]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[26]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[26]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[26]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[26]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[26]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[26]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[27]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[27]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[27]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[27]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[27]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[27]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[27]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[28]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[28]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[28]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[28]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[28]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[28]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[28]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[28]_i_8 ;
  wire \n_0_mcp1_rx_64_data_out[28]_i_9 ;
  wire \n_0_mcp1_rx_64_data_out[29]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[29]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[29]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[29]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[29]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[29]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[29]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[2]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[2]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[2]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[2]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[30]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[30]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[30]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[30]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[30]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[30]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[30]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[30]_i_8 ;
  wire \n_0_mcp1_rx_64_data_out[31]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[31]_i_10 ;
  wire \n_0_mcp1_rx_64_data_out[31]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[31]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[31]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[31]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[31]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[31]_i_8 ;
  wire \n_0_mcp1_rx_64_data_out[31]_i_9 ;
  wire \n_0_mcp1_rx_64_data_out[32]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[32]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[32]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[32]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[32]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[32]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[32]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[32]_i_8 ;
  wire \n_0_mcp1_rx_64_data_out[33]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[33]_i_10 ;
  wire \n_0_mcp1_rx_64_data_out[33]_i_11 ;
  wire \n_0_mcp1_rx_64_data_out[33]_i_12 ;
  wire \n_0_mcp1_rx_64_data_out[33]_i_13 ;
  wire \n_0_mcp1_rx_64_data_out[33]_i_14 ;
  wire \n_0_mcp1_rx_64_data_out[33]_i_15 ;
  wire \n_0_mcp1_rx_64_data_out[33]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[33]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[33]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[33]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[33]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[33]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[33]_i_8 ;
  wire \n_0_mcp1_rx_64_data_out[33]_i_9 ;
  wire \n_0_mcp1_rx_64_data_out[34]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[34]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[34]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[34]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[34]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[35]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[35]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[35]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[35]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[35]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[36]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[36]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[36]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[36]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[36]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[36]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[36]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[37]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[37]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[37]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[37]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[37]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[37]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[37]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[37]_i_8 ;
  wire \n_0_mcp1_rx_64_data_out[37]_i_9 ;
  wire \n_0_mcp1_rx_64_data_out[38]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[38]_i_10 ;
  wire \n_0_mcp1_rx_64_data_out[38]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[38]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[38]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[38]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[38]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[38]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[38]_i_8 ;
  wire \n_0_mcp1_rx_64_data_out[38]_i_9 ;
  wire \n_0_mcp1_rx_64_data_out[39]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[39]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[39]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[39]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[39]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[3]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[3]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[3]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[40]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[40]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[40]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[40]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[40]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[40]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[40]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[41]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[41]_i_10 ;
  wire \n_0_mcp1_rx_64_data_out[41]_i_11 ;
  wire \n_0_mcp1_rx_64_data_out[41]_i_12 ;
  wire \n_0_mcp1_rx_64_data_out[41]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[41]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[41]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[41]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[41]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[41]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[41]_i_8 ;
  wire \n_0_mcp1_rx_64_data_out[41]_i_9 ;
  wire \n_0_mcp1_rx_64_data_out[42]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[42]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[42]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[42]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[42]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[42]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[42]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[42]_i_8 ;
  wire \n_0_mcp1_rx_64_data_out[43]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[43]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[43]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[43]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[43]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[43]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[43]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[44]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[44]_i_10 ;
  wire \n_0_mcp1_rx_64_data_out[44]_i_11 ;
  wire \n_0_mcp1_rx_64_data_out[44]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[44]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[44]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[44]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[44]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[44]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[44]_i_8 ;
  wire \n_0_mcp1_rx_64_data_out[44]_i_9 ;
  wire \n_0_mcp1_rx_64_data_out[45]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[45]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[45]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[45]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[45]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[45]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[45]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[46]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[46]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[46]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[46]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[46]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[46]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[46]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[46]_i_8 ;
  wire \n_0_mcp1_rx_64_data_out[47]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[47]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[47]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[47]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[47]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[47]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[47]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[47]_i_8 ;
  wire \n_0_mcp1_rx_64_data_out[47]_i_9 ;
  wire \n_0_mcp1_rx_64_data_out[48]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[48]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[48]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[48]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[48]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[48]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[48]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[48]_i_8 ;
  wire \n_0_mcp1_rx_64_data_out[49]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[49]_i_10 ;
  wire \n_0_mcp1_rx_64_data_out[49]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[49]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[49]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[49]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[49]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[49]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[49]_i_8 ;
  wire \n_0_mcp1_rx_64_data_out[49]_i_9 ;
  wire \n_0_mcp1_rx_64_data_out[4]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[4]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[4]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[4]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[4]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[50]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[50]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[50]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[50]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[50]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[50]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[50]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[50]_i_8 ;
  wire \n_0_mcp1_rx_64_data_out[51]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[51]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[51]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[51]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[51]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[51]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[51]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[51]_i_8 ;
  wire \n_0_mcp1_rx_64_data_out[52]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[52]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[52]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[52]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[52]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[52]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[52]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[52]_i_8 ;
  wire \n_0_mcp1_rx_64_data_out[53]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[53]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[53]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[53]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[53]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[53]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[53]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[53]_i_8 ;
  wire \n_0_mcp1_rx_64_data_out[54]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[54]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[54]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[54]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[54]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[54]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[54]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[54]_i_8 ;
  wire \n_0_mcp1_rx_64_data_out[55]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[55]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[55]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[55]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[55]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[55]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[55]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[55]_i_8 ;
  wire \n_0_mcp1_rx_64_data_out[55]_i_9 ;
  wire \n_0_mcp1_rx_64_data_out[56]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[56]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[56]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[56]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[56]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[57]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[57]_i_10 ;
  wire \n_0_mcp1_rx_64_data_out[57]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[57]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[57]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[57]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[57]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[57]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[57]_i_8 ;
  wire \n_0_mcp1_rx_64_data_out[57]_i_9 ;
  wire \n_0_mcp1_rx_64_data_out[58]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[58]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[58]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[58]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[58]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[58]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[58]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[58]_i_8 ;
  wire \n_0_mcp1_rx_64_data_out[58]_i_9 ;
  wire \n_0_mcp1_rx_64_data_out[59]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[59]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[59]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[59]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[59]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[59]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[59]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[59]_i_8 ;
  wire \n_0_mcp1_rx_64_data_out[59]_i_9 ;
  wire \n_0_mcp1_rx_64_data_out[5]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[5]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[5]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[5]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[5]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[5]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[5]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[60]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[60]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[60]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[60]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[60]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[60]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[60]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[60]_i_8 ;
  wire \n_0_mcp1_rx_64_data_out[60]_i_9 ;
  wire \n_0_mcp1_rx_64_data_out[61]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[61]_i_10 ;
  wire \n_0_mcp1_rx_64_data_out[61]_i_11 ;
  wire \n_0_mcp1_rx_64_data_out[61]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[61]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[61]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[61]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[61]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[61]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[61]_i_8 ;
  wire \n_0_mcp1_rx_64_data_out[61]_i_9 ;
  wire \n_0_mcp1_rx_64_data_out[62]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[62]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[62]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[62]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[62]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[62]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[62]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[62]_i_8 ;
  wire \n_0_mcp1_rx_64_data_out[63]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[63]_i_10 ;
  wire \n_0_mcp1_rx_64_data_out[63]_i_11 ;
  wire \n_0_mcp1_rx_64_data_out[63]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[63]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[63]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[63]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[63]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[63]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[63]_i_8 ;
  wire \n_0_mcp1_rx_64_data_out[63]_i_9 ;
  wire \n_0_mcp1_rx_64_data_out[6]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[6]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[6]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[6]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[6]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[6]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[6]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[6]_i_8 ;
  wire \n_0_mcp1_rx_64_data_out[7]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[7]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[7]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[7]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[7]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[7]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[7]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[8]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[8]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[8]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[8]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[8]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[8]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[8]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out[9]_i_1 ;
  wire \n_0_mcp1_rx_64_data_out[9]_i_2 ;
  wire \n_0_mcp1_rx_64_data_out[9]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out[9]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out[9]_i_5 ;
  wire \n_0_mcp1_rx_64_data_out[9]_i_6 ;
  wire \n_0_mcp1_rx_64_data_out[9]_i_7 ;
  wire \n_0_mcp1_rx_64_data_out_reg[0]_i_3 ;
  wire \n_0_mcp1_rx_64_data_out_reg[0]_i_4 ;
  wire \n_0_mcp1_rx_64_data_out_reg[31]_i_4 ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[0] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[10] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[11] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[12] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[13] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[14] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[15] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[16] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[17] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[18] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[19] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[1] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[20] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[21] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[22] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[23] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[24] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[25] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[26] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[27] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[28] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[29] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[2] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[30] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[31] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[32] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[33] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[34] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[35] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[36] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[37] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[38] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[39] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[3] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[40] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[41] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[42] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[43] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[44] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[45] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[46] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[47] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[48] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[49] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[4] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[50] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[51] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[52] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[53] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[54] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[55] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[56] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[57] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[58] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[59] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[5] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[60] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[61] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[62] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[63] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[64] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[65] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[6] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[7] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[8] ;
  wire \n_0_mcp1_rx_66_enc_reg_reg[9] ;
  wire \n_0_mcp1_rx_ebuff_ctrl[7]_i_10 ;
  wire \n_0_mcp1_rx_ebuff_ctrl[7]_i_11 ;
  wire \n_0_mcp1_rx_ebuff_ctrl[7]_i_9 ;
  wire [1:0]next_state;
  wire [2:0]out;
  wire [2:0]r_type_next;
  wire rxusrclk2;

LUT6 #(
    .INIT(64'hFFFF0200FFFF0000)) 
     \FSM_sequential_mcp1_state[1]_i_2__0 
       (.I0(out[1]),
        .I1(r_type_next[2]),
        .I2(r_type_next[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(O14));
LUT5 #(
    .INIT(32'h00000020)) 
     \FSM_sequential_mcp1_state[2]_i_3 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(r_type_next[0]),
        .I4(r_type_next[2]),
        .O(O9));
LUT4 #(
    .INIT(16'hFFF9)) 
     \FSM_sequential_mcp1_state[2]_i_4__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(out[1]),
        .O(O13));
FDRE \mcp1_block_field_reg_reg[0] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(I11[0]),
        .Q(mcp1_block_field_reg[0]),
        .R(I1));
FDRE \mcp1_block_field_reg_reg[1] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(I11[1]),
        .Q(mcp1_block_field_reg[1]),
        .R(I1));
FDRE \mcp1_block_field_reg_reg[2] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(I11[2]),
        .Q(mcp1_block_field_reg[2]),
        .R(I1));
FDRE \mcp1_block_field_reg_reg[3] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(I11[3]),
        .Q(mcp1_block_field_reg[3]),
        .R(I1));
FDRE \mcp1_block_field_reg_reg[4] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(I11[4]),
        .Q(mcp1_block_field_reg[4]),
        .R(I1));
(* ORIG_CELL_NAME = "mcp1_block_field_reg_reg[5]" *) 
   FDRE \mcp1_block_field_reg_reg[5] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(I11[5]),
        .Q(mcp1_block_field_reg[5]),
        .R(I1));
(* ORIG_CELL_NAME = "mcp1_block_field_reg_reg[5]" *) 
   FDRE \mcp1_block_field_reg_reg[5]_rep 
       (.C(rxusrclk2),
        .CE(I9[0]),
        .D(I11[5]),
        .Q(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .R(I1));
(* ORIG_CELL_NAME = "mcp1_block_field_reg_reg[5]" *) 
   FDRE \mcp1_block_field_reg_reg[5]_rep__0 
       (.C(rxusrclk2),
        .CE(I9[0]),
        .D(I11[5]),
        .Q(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .R(I1));
(* ORIG_CELL_NAME = "mcp1_block_field_reg_reg[5]" *) 
   FDRE \mcp1_block_field_reg_reg[5]_rep__1 
       (.C(rxusrclk2),
        .CE(I9[0]),
        .D(I11[5]),
        .Q(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .R(I1));
(* ORIG_CELL_NAME = "mcp1_block_field_reg_reg[6]" *) 
   FDRE \mcp1_block_field_reg_reg[6] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(I11[6]),
        .Q(mcp1_block_field_reg[6]),
        .R(I1));
(* ORIG_CELL_NAME = "mcp1_block_field_reg_reg[6]" *) 
   FDRE \mcp1_block_field_reg_reg[6]_rep 
       (.C(rxusrclk2),
        .CE(I9[0]),
        .D(I11[6]),
        .Q(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .R(I1));
(* ORIG_CELL_NAME = "mcp1_block_field_reg_reg[7]" *) 
   FDRE \mcp1_block_field_reg_reg[7] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(I11[7]),
        .Q(mcp1_block_field_reg[7]),
        .R(I1));
(* ORIG_CELL_NAME = "mcp1_block_field_reg_reg[7]" *) 
   FDRE \mcp1_block_field_reg_reg[7]_rep 
       (.C(rxusrclk2),
        .CE(I9[0]),
        .D(I11[7]),
        .Q(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .R(I1));
(* ORIG_CELL_NAME = "mcp1_block_field_reg_reg[7]" *) 
   FDRE \mcp1_block_field_reg_reg[7]_rep__0 
       (.C(rxusrclk2),
        .CE(I9[0]),
        .D(I11[7]),
        .Q(\n_0_mcp1_block_field_reg_reg[7]_rep__0 ),
        .R(I1));
FDRE \mcp1_dec_c0_reg[0] 
       (.C(rxusrclk2),
        .CE(I9[1]),
        .D(I15[0]),
        .Q(data0[0]),
        .R(I14));
FDSE \mcp1_dec_c0_reg[1] 
       (.C(rxusrclk2),
        .CE(I9[1]),
        .D(I15[1]),
        .Q(data0[1]),
        .S(I14));
FDSE \mcp1_dec_c0_reg[2] 
       (.C(rxusrclk2),
        .CE(I9[1]),
        .D(I15[2]),
        .Q(data0[2]),
        .S(I14));
FDSE \mcp1_dec_c0_reg[3] 
       (.C(rxusrclk2),
        .CE(I9[1]),
        .D(I15[3]),
        .Q(data0[3]),
        .S(I14));
FDSE \mcp1_dec_c0_reg[4] 
       (.C(rxusrclk2),
        .CE(I9[1]),
        .D(I15[4]),
        .Q(data0[4]),
        .S(I14));
FDSE \mcp1_dec_c0_reg[5] 
       (.C(rxusrclk2),
        .CE(I9[1]),
        .D(I15[5]),
        .Q(data0[5]),
        .S(I14));
FDSE \mcp1_dec_c0_reg[6] 
       (.C(rxusrclk2),
        .CE(I9[1]),
        .D(I15[6]),
        .Q(data0[6]),
        .S(I14));
FDSE \mcp1_dec_c0_reg[7] 
       (.C(rxusrclk2),
        .CE(I9[1]),
        .D(I15[7]),
        .Q(data0[7]),
        .S(I14));
FDRE \mcp1_dec_c1_reg[0] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(I17[0]),
        .Q(data0[8]),
        .R(I16));
FDSE \mcp1_dec_c1_reg[1] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(I17[1]),
        .Q(data0[9]),
        .S(I16));
FDSE \mcp1_dec_c1_reg[2] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(I17[2]),
        .Q(data0[10]),
        .S(I16));
FDSE \mcp1_dec_c1_reg[3] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(I17[3]),
        .Q(data0[11]),
        .S(I16));
FDSE \mcp1_dec_c1_reg[4] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(I17[4]),
        .Q(data0[12]),
        .S(I16));
FDSE \mcp1_dec_c1_reg[5] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(I17[5]),
        .Q(data0[13]),
        .S(I16));
FDSE \mcp1_dec_c1_reg[6] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(I17[6]),
        .Q(data0[14]),
        .S(I16));
FDSE \mcp1_dec_c1_reg[7] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(I17[7]),
        .Q(data0[15]),
        .S(I16));
FDRE \mcp1_dec_c2_reg[0] 
       (.C(rxusrclk2),
        .CE(I9[1]),
        .D(I19[0]),
        .Q(data0[16]),
        .R(I18));
FDSE \mcp1_dec_c2_reg[1] 
       (.C(rxusrclk2),
        .CE(I9[1]),
        .D(I19[1]),
        .Q(data0[17]),
        .S(I18));
FDSE \mcp1_dec_c2_reg[2] 
       (.C(rxusrclk2),
        .CE(I9[1]),
        .D(I19[2]),
        .Q(data0[18]),
        .S(I18));
FDSE \mcp1_dec_c2_reg[3] 
       (.C(rxusrclk2),
        .CE(I9[1]),
        .D(I19[3]),
        .Q(data0[19]),
        .S(I18));
FDSE \mcp1_dec_c2_reg[4] 
       (.C(rxusrclk2),
        .CE(I9[1]),
        .D(I19[4]),
        .Q(data0[20]),
        .S(I18));
FDSE \mcp1_dec_c2_reg[5] 
       (.C(rxusrclk2),
        .CE(I9[1]),
        .D(I19[5]),
        .Q(data0[21]),
        .S(I18));
FDSE \mcp1_dec_c2_reg[6] 
       (.C(rxusrclk2),
        .CE(I9[1]),
        .D(I19[6]),
        .Q(data0[22]),
        .S(I18));
FDSE \mcp1_dec_c2_reg[7] 
       (.C(rxusrclk2),
        .CE(I9[1]),
        .D(I19[7]),
        .Q(data0[23]),
        .S(I18));
FDRE \mcp1_dec_c3_reg[0] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(I20[0]),
        .Q(data0[24]),
        .R(SS));
FDSE \mcp1_dec_c3_reg[1] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(I20[1]),
        .Q(data0[25]),
        .S(SS));
FDSE \mcp1_dec_c3_reg[2] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(I20[2]),
        .Q(data0[26]),
        .S(SS));
FDSE \mcp1_dec_c3_reg[3] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(I20[3]),
        .Q(data0[27]),
        .S(SS));
FDSE \mcp1_dec_c3_reg[4] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(I20[4]),
        .Q(data0[28]),
        .S(SS));
FDSE \mcp1_dec_c3_reg[5] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(I20[5]),
        .Q(data0[29]),
        .S(SS));
FDSE \mcp1_dec_c3_reg[6] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(I20[6]),
        .Q(data0[30]),
        .S(SS));
FDSE \mcp1_dec_c3_reg[7] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(I20[7]),
        .Q(data0[31]),
        .S(SS));
FDRE \mcp1_dec_c4_reg[0] 
       (.C(rxusrclk2),
        .CE(I9[1]),
        .D(I22[0]),
        .Q(data0[32]),
        .R(I21));
FDSE \mcp1_dec_c4_reg[1] 
       (.C(rxusrclk2),
        .CE(I9[1]),
        .D(I22[1]),
        .Q(data0[33]),
        .S(I21));
FDSE \mcp1_dec_c4_reg[2] 
       (.C(rxusrclk2),
        .CE(I9[1]),
        .D(I22[2]),
        .Q(data0[34]),
        .S(I21));
FDSE \mcp1_dec_c4_reg[3] 
       (.C(rxusrclk2),
        .CE(I9[1]),
        .D(I22[3]),
        .Q(data0[35]),
        .S(I21));
FDSE \mcp1_dec_c4_reg[4] 
       (.C(rxusrclk2),
        .CE(I9[1]),
        .D(I22[4]),
        .Q(data0[36]),
        .S(I21));
FDSE \mcp1_dec_c4_reg[5] 
       (.C(rxusrclk2),
        .CE(I9[1]),
        .D(I22[5]),
        .Q(data0[37]),
        .S(I21));
FDSE \mcp1_dec_c4_reg[6] 
       (.C(rxusrclk2),
        .CE(I9[1]),
        .D(I22[6]),
        .Q(data0[38]),
        .S(I21));
FDSE \mcp1_dec_c4_reg[7] 
       (.C(rxusrclk2),
        .CE(I9[1]),
        .D(I22[7]),
        .Q(data0[39]),
        .S(I21));
FDRE \mcp1_dec_c5_reg[0] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(I24[0]),
        .Q(data0[40]),
        .R(I23));
FDSE \mcp1_dec_c5_reg[1] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(I24[1]),
        .Q(data0[41]),
        .S(I23));
FDSE \mcp1_dec_c5_reg[2] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(I24[2]),
        .Q(data0[42]),
        .S(I23));
FDSE \mcp1_dec_c5_reg[3] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(I24[3]),
        .Q(data0[43]),
        .S(I23));
FDSE \mcp1_dec_c5_reg[4] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(I24[4]),
        .Q(data0[44]),
        .S(I23));
FDSE \mcp1_dec_c5_reg[5] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(I24[5]),
        .Q(data0[45]),
        .S(I23));
FDSE \mcp1_dec_c5_reg[6] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(I24[6]),
        .Q(data0[46]),
        .S(I23));
FDSE \mcp1_dec_c5_reg[7] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(I24[7]),
        .Q(data0[47]),
        .S(I23));
FDRE \mcp1_dec_c6_reg[0] 
       (.C(rxusrclk2),
        .CE(I9[0]),
        .D(I26[0]),
        .Q(data0[48]),
        .R(I25));
FDSE \mcp1_dec_c6_reg[1] 
       (.C(rxusrclk2),
        .CE(I9[1]),
        .D(I26[1]),
        .Q(data0[49]),
        .S(I25));
FDSE \mcp1_dec_c6_reg[2] 
       (.C(rxusrclk2),
        .CE(I9[1]),
        .D(I26[2]),
        .Q(data0[50]),
        .S(I25));
FDSE \mcp1_dec_c6_reg[3] 
       (.C(rxusrclk2),
        .CE(I9[1]),
        .D(I26[3]),
        .Q(data0[51]),
        .S(I25));
FDSE \mcp1_dec_c6_reg[4] 
       (.C(rxusrclk2),
        .CE(I9[1]),
        .D(I26[4]),
        .Q(data0[52]),
        .S(I25));
FDSE \mcp1_dec_c6_reg[5] 
       (.C(rxusrclk2),
        .CE(I9[1]),
        .D(I26[5]),
        .Q(data0[53]),
        .S(I25));
FDSE \mcp1_dec_c6_reg[6] 
       (.C(rxusrclk2),
        .CE(I9[1]),
        .D(I26[6]),
        .Q(data0[54]),
        .S(I25));
FDSE \mcp1_dec_c6_reg[7] 
       (.C(rxusrclk2),
        .CE(I9[1]),
        .D(I26[7]),
        .Q(data0[55]),
        .S(I25));
LUT6 #(
    .INIT(64'h0069690069000069)) 
     \mcp1_dec_c7[0]_i_2 
       (.I0(I2[3]),
        .I1(I2[9]),
        .I2(I2[15]),
        .I3(I2[2]),
        .I4(I2[8]),
        .I5(I2[14]),
        .O(O1));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \mcp1_dec_c7[2]_i_2 
       (.I0(I2[6]),
        .I1(I2[12]),
        .I2(I2[18]),
        .I3(I2[7]),
        .I4(I2[13]),
        .I5(I2[19]),
        .O(O8));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \mcp1_dec_c7[2]_i_3 
       (.I0(I2[4]),
        .I1(I2[10]),
        .I2(I2[16]),
        .I3(I2[5]),
        .I4(I2[11]),
        .I5(I2[17]),
        .O(O4));
LUT6 #(
    .INIT(64'h6996966996696996)) 
     \mcp1_dec_c7[2]_i_4 
       (.I0(I2[6]),
        .I1(I2[12]),
        .I2(I2[18]),
        .I3(I2[4]),
        .I4(I2[10]),
        .I5(I2[16]),
        .O(O5));
LUT6 #(
    .INIT(64'hFFFFFFFFDFFDFDDF)) 
     \mcp1_dec_c7[6]_i_2 
       (.I0(D[2]),
        .I1(D[3]),
        .I2(I2[19]),
        .I3(I2[13]),
        .I4(I2[7]),
        .I5(D[4]),
        .O(O7));
LUT6 #(
    .INIT(64'h0069690069000069)) 
     \mcp1_dec_c7[7]_i_4 
       (.I0(I2[6]),
        .I1(I2[12]),
        .I2(I2[18]),
        .I3(I2[4]),
        .I4(I2[10]),
        .I5(I2[16]),
        .O(O6));
LUT6 #(
    .INIT(64'h0096960096000096)) 
     \mcp1_dec_c7[7]_i_5 
       (.I0(I2[3]),
        .I1(I2[9]),
        .I2(I2[15]),
        .I3(I2[2]),
        .I4(I2[8]),
        .I5(I2[14]),
        .O(O3));
FDRE \mcp1_dec_c7_reg[0] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(I28[0]),
        .Q(data0[56]),
        .R(I27));
FDSE \mcp1_dec_c7_reg[1] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(I28[1]),
        .Q(data0[57]),
        .S(I27));
FDSE \mcp1_dec_c7_reg[2] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(I28[2]),
        .Q(data0[58]),
        .S(I27));
FDSE \mcp1_dec_c7_reg[3] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(I28[3]),
        .Q(data0[59]),
        .S(I27));
FDSE \mcp1_dec_c7_reg[4] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(I28[4]),
        .Q(data0[60]),
        .S(I27));
FDSE \mcp1_dec_c7_reg[5] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(I28[5]),
        .Q(data0[61]),
        .S(I27));
FDSE \mcp1_dec_c7_reg[6] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(I28[6]),
        .Q(data0[62]),
        .S(I27));
FDSE \mcp1_dec_c7_reg[7] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(I28[7]),
        .Q(data0[63]),
        .S(I27));
LUT6 #(
    .INIT(64'h00000000FF0CAAAA)) 
     \mcp1_r_type_next_reg[0]_i_1 
       (.I0(r_type_next[0]),
        .I1(I4),
        .I2(I5),
        .I3(\n_0_mcp1_r_type_next_reg[0]_i_4 ),
        .I4(I6),
        .I5(I1),
        .O(\n_0_mcp1_r_type_next_reg[0]_i_1 ));
LUT2 #(
    .INIT(4'h2)) 
     \mcp1_r_type_next_reg[0]_i_4 
       (.I0(I2[1]),
        .I1(I2[0]),
        .O(\n_0_mcp1_r_type_next_reg[0]_i_4 ));
LUT5 #(
    .INIT(32'hFFFF30AA)) 
     \mcp1_r_type_next_reg[1]_i_1 
       (.I0(r_type_next[1]),
        .I1(I5),
        .I2(I7),
        .I3(I6),
        .I4(I1),
        .O(\n_0_mcp1_r_type_next_reg[1]_i_1 ));
LUT6 #(
    .INIT(64'h00F1FFFF00F10000)) 
     \mcp1_r_type_next_reg[2]_i_1 
       (.I0(I7),
        .I1(I8),
        .I2(\n_0_mcp1_r_type_next_reg[2]_i_4 ),
        .I3(\n_0_mcp1_r_type_next_reg[2]_i_5 ),
        .I4(I12),
        .I5(r_type_next[2]),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_1 ));
LUT2 #(
    .INIT(4'hB)) 
     \mcp1_r_type_next_reg[2]_i_4 
       (.I0(I2[1]),
        .I1(I2[0]),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_4 ));
LUT6 #(
    .INIT(64'h9600009600969600)) 
     \mcp1_r_type_next_reg[2]_i_40 
       (.I0(I2[3]),
        .I1(I2[9]),
        .I2(I2[15]),
        .I3(I2[2]),
        .I4(I2[8]),
        .I5(I2[14]),
        .O(O2));
LUT3 #(
    .INIT(8'hBA)) 
     \mcp1_r_type_next_reg[2]_i_5 
       (.I0(I1),
        .I1(I2[0]),
        .I2(I2[1]),
        .O(\n_0_mcp1_r_type_next_reg[2]_i_5 ));
FDRE \mcp1_r_type_next_reg_reg[0] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\n_0_mcp1_r_type_next_reg[0]_i_1 ),
        .Q(r_type_next[0]),
        .R(1'b0));
FDRE \mcp1_r_type_next_reg_reg[1] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\n_0_mcp1_r_type_next_reg[1]_i_1 ),
        .Q(r_type_next[1]),
        .R(1'b0));
FDRE \mcp1_r_type_next_reg_reg[2] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\n_0_mcp1_r_type_next_reg[2]_i_1 ),
        .Q(r_type_next[2]),
        .R(1'b0));
FDRE \mcp1_r_type_reg_reg[0] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(r_type_next[0]),
        .Q(Q[0]),
        .R(I1));
FDSE \mcp1_r_type_reg_reg[1] 
       (.C(rxusrclk2),
        .CE(I9[1]),
        .D(r_type_next[1]),
        .Q(Q[1]),
        .S(I1));
FDRE \mcp1_r_type_reg_reg[2] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(r_type_next[2]),
        .Q(Q[2]),
        .R(I1));
LUT6 #(
    .INIT(64'h7F7F0F7F70700070)) 
     \mcp1_rx_64_ctrl_out[0]_i_1 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[0]_i_2 ),
        .I1(\n_0_mcp1_rx_64_ctrl_out[0]_i_3 ),
        .I2(I6),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I5(O16),
        .O(\n_0_mcp1_rx_64_ctrl_out[0]_i_1 ));
LUT6 #(
    .INIT(64'h0000000082288208)) 
     \mcp1_rx_64_ctrl_out[0]_i_2 
       (.I0(mcp1_block_field_reg[7]),
        .I1(mcp1_block_field_reg[3]),
        .I2(mcp1_block_field_reg[2]),
        .I3(mcp1_block_field_reg[6]),
        .I4(mcp1_block_field_reg[4]),
        .I5(\n_0_mcp1_rx_64_ctrl_out[0]_i_4 ),
        .O(\n_0_mcp1_rx_64_ctrl_out[0]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair296" *) 
   LUT4 #(
    .INIT(16'h9665)) 
     \mcp1_rx_64_ctrl_out[0]_i_3 
       (.I0(mcp1_block_field_reg[1]),
        .I1(mcp1_block_field_reg[2]),
        .I2(mcp1_block_field_reg[3]),
        .I3(mcp1_block_field_reg[4]),
        .O(\n_0_mcp1_rx_64_ctrl_out[0]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair294" *) 
   LUT5 #(
    .INIT(32'h6FF9F96F)) 
     \mcp1_rx_64_ctrl_out[0]_i_4 
       (.I0(mcp1_block_field_reg[4]),
        .I1(mcp1_block_field_reg[5]),
        .I2(mcp1_block_field_reg[2]),
        .I3(mcp1_block_field_reg[1]),
        .I4(mcp1_block_field_reg[0]),
        .O(\n_0_mcp1_rx_64_ctrl_out[0]_i_4 ));
LUT6 #(
    .INIT(64'h00000000C0CCAAAA)) 
     \mcp1_rx_64_ctrl_out[1]_i_1 
       (.I0(O22),
        .I1(mcp1_rx_64_ctrl_out[1]),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I4(I13),
        .I5(I1),
        .O(\n_0_mcp1_rx_64_ctrl_out[1]_i_1 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAABAAAA)) 
     \mcp1_rx_64_ctrl_out[1]_i_2 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[3]_i_3 ),
        .I1(mcp1_block_field_reg[6]),
        .I2(mcp1_block_field_reg[7]),
        .I3(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I4(\n_0_mcp1_rx_64_ctrl_out[1]_i_3 ),
        .I5(mcp1_block_field_reg[0]),
        .O(mcp1_rx_64_ctrl_out[1]));
LUT5 #(
    .INIT(32'h00800800)) 
     \mcp1_rx_64_ctrl_out[1]_i_3 
       (.I0(mcp1_block_field_reg[1]),
        .I1(mcp1_block_field_reg[2]),
        .I2(mcp1_block_field_reg[3]),
        .I3(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I4(mcp1_block_field_reg[4]),
        .O(\n_0_mcp1_rx_64_ctrl_out[1]_i_3 ));
LUT6 #(
    .INIT(64'h00000000C0CCAAAA)) 
     \mcp1_rx_64_ctrl_out[2]_i_1 
       (.I0(O21),
        .I1(mcp1_rx_64_ctrl_out[2]),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I4(I13),
        .I5(I1),
        .O(\n_0_mcp1_rx_64_ctrl_out[2]_i_1 ));
LUT6 #(
    .INIT(64'h0000000002282880)) 
     \mcp1_rx_64_ctrl_out[2]_i_2 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[2]_i_3 ),
        .I1(mcp1_block_field_reg[2]),
        .I2(mcp1_block_field_reg[4]),
        .I3(mcp1_block_field_reg[5]),
        .I4(mcp1_block_field_reg[7]),
        .I5(mcp1_block_field_reg[6]),
        .O(mcp1_rx_64_ctrl_out[2]));
LUT6 #(
    .INIT(64'h3880084004803440)) 
     \mcp1_rx_64_ctrl_out[2]_i_3 
       (.I0(mcp1_block_field_reg[5]),
        .I1(mcp1_block_field_reg[0]),
        .I2(mcp1_block_field_reg[1]),
        .I3(mcp1_block_field_reg[3]),
        .I4(mcp1_block_field_reg[4]),
        .I5(mcp1_block_field_reg[2]),
        .O(\n_0_mcp1_rx_64_ctrl_out[2]_i_3 ));
LUT6 #(
    .INIT(64'h0000000000FCAAAA)) 
     \mcp1_rx_64_ctrl_out[3]_i_1 
       (.I0(O20),
        .I1(\n_0_mcp1_rx_64_ctrl_out[3]_i_2 ),
        .I2(\n_0_mcp1_rx_64_ctrl_out[3]_i_3 ),
        .I3(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ),
        .I4(I13),
        .I5(I1),
        .O(\n_0_mcp1_rx_64_ctrl_out[3]_i_1 ));
LUT6 #(
    .INIT(64'h00000000424000C0)) 
     \mcp1_rx_64_ctrl_out[3]_i_2 
       (.I0(mcp1_block_field_reg[5]),
        .I1(mcp1_block_field_reg[3]),
        .I2(mcp1_block_field_reg[1]),
        .I3(mcp1_block_field_reg[4]),
        .I4(mcp1_block_field_reg[2]),
        .I5(\n_0_mcp1_rx_64_ctrl_out[3]_i_5 ),
        .O(\n_0_mcp1_rx_64_ctrl_out[3]_i_2 ));
LUT6 #(
    .INIT(64'h0000020001000000)) 
     \mcp1_rx_64_ctrl_out[3]_i_3 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[3]_i_6 ),
        .I1(mcp1_block_field_reg[6]),
        .I2(\n_0_mcp1_rx_64_ctrl_out[3]_i_7 ),
        .I3(\n_0_mcp1_rx_64_ctrl_out[3]_i_8 ),
        .I4(mcp1_block_field_reg[2]),
        .I5(mcp1_block_field_reg[4]),
        .O(\n_0_mcp1_rx_64_ctrl_out[3]_i_3 ));
LUT2 #(
    .INIT(4'h2)) 
     \mcp1_rx_64_ctrl_out[3]_i_4 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .O(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair286" *) 
   LUT5 #(
    .INIT(32'hFDFEFDFF)) 
     \mcp1_rx_64_ctrl_out[3]_i_5 
       (.I0(mcp1_block_field_reg[7]),
        .I1(mcp1_block_field_reg[6]),
        .I2(mcp1_block_field_reg[0]),
        .I3(mcp1_block_field_reg[5]),
        .I4(mcp1_block_field_reg[4]),
        .O(\n_0_mcp1_rx_64_ctrl_out[3]_i_5 ));
LUT2 #(
    .INIT(4'h6)) 
     \mcp1_rx_64_ctrl_out[3]_i_6 
       (.I0(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I1(mcp1_block_field_reg[3]),
        .O(\n_0_mcp1_rx_64_ctrl_out[3]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair289" *) 
   LUT3 #(
    .INIT(8'hD7)) 
     \mcp1_rx_64_ctrl_out[3]_i_7 
       (.I0(mcp1_block_field_reg[0]),
        .I1(mcp1_block_field_reg[1]),
        .I2(mcp1_block_field_reg[3]),
        .O(\n_0_mcp1_rx_64_ctrl_out[3]_i_7 ));
LUT2 #(
    .INIT(4'h6)) 
     \mcp1_rx_64_ctrl_out[3]_i_8 
       (.I0(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I1(mcp1_block_field_reg[7]),
        .O(\n_0_mcp1_rx_64_ctrl_out[3]_i_8 ));
LUT5 #(
    .INIT(32'hBB3B8808)) 
     \mcp1_rx_64_ctrl_out[4]_i_1 
       (.I0(mcp1_rx_64_ctrl_out[4]),
        .I1(I6),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I4(O15),
        .O(\n_0_mcp1_rx_64_ctrl_out[4]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFF1EFFFF)) 
     \mcp1_rx_64_ctrl_out[4]_i_2 
       (.I0(mcp1_block_field_reg[1]),
        .I1(mcp1_block_field_reg[3]),
        .I2(mcp1_block_field_reg[4]),
        .I3(\n_0_mcp1_rx_64_ctrl_out[4]_i_3 ),
        .I4(mcp1_block_field_reg[6]),
        .I5(\n_0_mcp1_rx_64_ctrl_out[4]_i_4 ),
        .O(mcp1_rx_64_ctrl_out[4]));
LUT6 #(
    .INIT(64'h66666666FFEBEBEB)) 
     \mcp1_rx_64_ctrl_out[4]_i_3 
       (.I0(mcp1_block_field_reg[2]),
        .I1(mcp1_block_field_reg[1]),
        .I2(mcp1_block_field_reg[3]),
        .I3(mcp1_block_field_reg[7]),
        .I4(mcp1_block_field_reg[5]),
        .I5(mcp1_block_field_reg[0]),
        .O(\n_0_mcp1_rx_64_ctrl_out[4]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair289" *) 
   LUT5 #(
    .INIT(32'h5CD5FFDF)) 
     \mcp1_rx_64_ctrl_out[4]_i_4 
       (.I0(mcp1_block_field_reg[7]),
        .I1(mcp1_block_field_reg[0]),
        .I2(mcp1_block_field_reg[1]),
        .I3(mcp1_block_field_reg[3]),
        .I4(mcp1_block_field_reg[5]),
        .O(\n_0_mcp1_rx_64_ctrl_out[4]_i_4 ));
LUT6 #(
    .INIT(64'h00000000C0CCAAAA)) 
     \mcp1_rx_64_ctrl_out[5]_i_1 
       (.I0(O19),
        .I1(mcp1_rx_64_ctrl_out[5]),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I4(I6),
        .I5(I1),
        .O(\n_0_mcp1_rx_64_ctrl_out[5]_i_1 ));
LUT6 #(
    .INIT(64'h00A2FFFF00A20000)) 
     \mcp1_rx_64_ctrl_out[5]_i_2 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[5]_i_3 ),
        .I1(\n_0_mcp1_rx_64_ctrl_out[5]_i_4 ),
        .I2(\n_0_mcp1_rx_64_ctrl_out[5]_i_5 ),
        .I3(mcp1_block_field_reg[5]),
        .I4(mcp1_block_field_reg[0]),
        .I5(\n_0_mcp1_rx_64_ctrl_out[7]_i_6 ),
        .O(mcp1_rx_64_ctrl_out[5]));
(* SOFT_HLUTNM = "soft_lutpair296" *) 
   LUT5 #(
    .INIT(32'h02042220)) 
     \mcp1_rx_64_ctrl_out[5]_i_3 
       (.I0(mcp1_block_field_reg[1]),
        .I1(mcp1_block_field_reg[4]),
        .I2(mcp1_block_field_reg[2]),
        .I3(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I4(mcp1_block_field_reg[3]),
        .O(\n_0_mcp1_rx_64_ctrl_out[5]_i_3 ));
LUT2 #(
    .INIT(4'hB)) 
     \mcp1_rx_64_ctrl_out[5]_i_4 
       (.I0(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I1(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .O(\n_0_mcp1_rx_64_ctrl_out[5]_i_4 ));
LUT3 #(
    .INIT(8'h08)) 
     \mcp1_rx_64_ctrl_out[5]_i_5 
       (.I0(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I1(mcp1_block_field_reg[3]),
        .I2(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .O(\n_0_mcp1_rx_64_ctrl_out[5]_i_5 ));
LUT6 #(
    .INIT(64'h00000000C0CCAAAA)) 
     \mcp1_rx_64_ctrl_out[6]_i_1 
       (.I0(O18),
        .I1(mcp1_rx_64_ctrl_out[6]),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I4(I6),
        .I5(I1),
        .O(\n_0_mcp1_rx_64_ctrl_out[6]_i_1 ));
LUT6 #(
    .INIT(64'hFF20FFFFFF200000)) 
     \mcp1_rx_64_ctrl_out[6]_i_2 
       (.I0(mcp1_block_field_reg[7]),
        .I1(\n_0_mcp1_rx_64_ctrl_out[7]_i_3 ),
        .I2(\n_0_mcp1_rx_64_ctrl_out[6]_i_3 ),
        .I3(\n_0_mcp1_rx_64_ctrl_out[6]_i_4 ),
        .I4(mcp1_block_field_reg[0]),
        .I5(\n_0_mcp1_rx_64_ctrl_out[7]_i_6 ),
        .O(mcp1_rx_64_ctrl_out[6]));
(* SOFT_HLUTNM = "soft_lutpair290" *) 
   LUT5 #(
    .INIT(32'h00000024)) 
     \mcp1_rx_64_ctrl_out[6]_i_3 
       (.I0(mcp1_block_field_reg[3]),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I2(mcp1_block_field_reg[4]),
        .I3(mcp1_block_field_reg[1]),
        .I4(mcp1_block_field_reg[2]),
        .O(\n_0_mcp1_rx_64_ctrl_out[6]_i_3 ));
LUT6 #(
    .INIT(64'h0000000000020400)) 
     \mcp1_rx_64_ctrl_out[6]_i_4 
       (.I0(mcp1_block_field_reg[3]),
        .I1(mcp1_block_field_reg[2]),
        .I2(\n_0_mcp1_rx_64_ctrl_out[6]_i_5 ),
        .I3(mcp1_block_field_reg[7]),
        .I4(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I5(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .O(\n_0_mcp1_rx_64_ctrl_out[6]_i_4 ));
LUT2 #(
    .INIT(4'hB)) 
     \mcp1_rx_64_ctrl_out[6]_i_5 
       (.I0(mcp1_block_field_reg[4]),
        .I1(mcp1_block_field_reg[1]),
        .O(\n_0_mcp1_rx_64_ctrl_out[6]_i_5 ));
LUT6 #(
    .INIT(64'h00000000C0CCAAAA)) 
     \mcp1_rx_64_ctrl_out[7]_i_1 
       (.I0(O17),
        .I1(mcp1_rx_64_ctrl_out[7]),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I4(I6),
        .I5(I1),
        .O(\n_0_mcp1_rx_64_ctrl_out[7]_i_1 ));
LUT6 #(
    .INIT(64'hFF20FFFFFF200000)) 
     \mcp1_rx_64_ctrl_out[7]_i_2 
       (.I0(mcp1_block_field_reg[7]),
        .I1(\n_0_mcp1_rx_64_ctrl_out[7]_i_3 ),
        .I2(\n_0_mcp1_rx_64_ctrl_out[7]_i_4 ),
        .I3(\n_0_mcp1_rx_64_ctrl_out[7]_i_5 ),
        .I4(mcp1_block_field_reg[0]),
        .I5(\n_0_mcp1_rx_64_ctrl_out[7]_i_6 ),
        .O(mcp1_rx_64_ctrl_out[7]));
LUT2 #(
    .INIT(4'h6)) 
     \mcp1_rx_64_ctrl_out[7]_i_3 
       (.I0(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I1(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .O(\n_0_mcp1_rx_64_ctrl_out[7]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair287" *) 
   LUT5 #(
    .INIT(32'h81000018)) 
     \mcp1_rx_64_ctrl_out[7]_i_4 
       (.I0(mcp1_block_field_reg[3]),
        .I1(mcp1_block_field_reg[4]),
        .I2(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I3(mcp1_block_field_reg[2]),
        .I4(mcp1_block_field_reg[1]),
        .O(\n_0_mcp1_rx_64_ctrl_out[7]_i_4 ));
LUT6 #(
    .INIT(64'h0000008000000000)) 
     \mcp1_rx_64_ctrl_out[7]_i_5 
       (.I0(\n_0_mcp1_rx_64_data_out[24]_i_7 ),
        .I1(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I2(mcp1_block_field_reg[3]),
        .I3(mcp1_block_field_reg[7]),
        .I4(mcp1_block_field_reg[2]),
        .I5(mcp1_block_field_reg[1]),
        .O(\n_0_mcp1_rx_64_ctrl_out[7]_i_5 ));
LUT6 #(
    .INIT(64'hAAABFFFFAAAB0000)) 
     \mcp1_rx_64_ctrl_out[7]_i_6 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[7]_i_7 ),
        .I1(mcp1_block_field_reg[2]),
        .I2(\n_0_mcp1_rx_64_ctrl_out[7]_i_8 ),
        .I3(\n_0_mcp1_rx_64_data_out[17]_i_5 ),
        .I4(mcp1_block_field_reg[1]),
        .I5(\n_0_mcp1_rx_64_data_out[47]_i_6 ),
        .O(\n_0_mcp1_rx_64_ctrl_out[7]_i_6 ));
LUT6 #(
    .INIT(64'h0000000000000080)) 
     \mcp1_rx_64_ctrl_out[7]_i_7 
       (.I0(mcp1_block_field_reg[3]),
        .I1(mcp1_block_field_reg[2]),
        .I2(mcp1_block_field_reg[4]),
        .I3(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I5(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .O(\n_0_mcp1_rx_64_ctrl_out[7]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair305" *) 
   LUT3 #(
    .INIT(8'hDB)) 
     \mcp1_rx_64_ctrl_out[7]_i_8 
       (.I0(mcp1_block_field_reg[3]),
        .I1(mcp1_block_field_reg[4]),
        .I2(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .O(\n_0_mcp1_rx_64_ctrl_out[7]_i_8 ));
FDSE \mcp1_rx_64_ctrl_out_reg[0] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\n_0_mcp1_rx_64_ctrl_out[0]_i_1 ),
        .Q(O16),
        .S(I1));
FDRE \mcp1_rx_64_ctrl_out_reg[1] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\n_0_mcp1_rx_64_ctrl_out[1]_i_1 ),
        .Q(O22),
        .R(1'b0));
FDRE \mcp1_rx_64_ctrl_out_reg[2] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\n_0_mcp1_rx_64_ctrl_out[2]_i_1 ),
        .Q(O21),
        .R(1'b0));
FDRE \mcp1_rx_64_ctrl_out_reg[3] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\n_0_mcp1_rx_64_ctrl_out[3]_i_1 ),
        .Q(O20),
        .R(1'b0));
FDSE \mcp1_rx_64_ctrl_out_reg[4] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\n_0_mcp1_rx_64_ctrl_out[4]_i_1 ),
        .Q(O15),
        .S(I1));
FDRE \mcp1_rx_64_ctrl_out_reg[5] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\n_0_mcp1_rx_64_ctrl_out[5]_i_1 ),
        .Q(O19),
        .R(1'b0));
FDRE \mcp1_rx_64_ctrl_out_reg[6] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\n_0_mcp1_rx_64_ctrl_out[6]_i_1 ),
        .Q(O18),
        .R(1'b0));
FDRE \mcp1_rx_64_ctrl_out_reg[7] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\n_0_mcp1_rx_64_ctrl_out[7]_i_1 ),
        .Q(O17),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
     \mcp1_rx_64_data_out[0]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[2] ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I3(\n_0_mcp1_rx_64_data_out[0]_i_2 ),
        .I4(mcp1_block_field_reg[0]),
        .I5(\n_0_mcp1_rx_64_data_out_reg[0]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[0]_i_1 ));
LUT6 #(
    .INIT(64'h0004000000000000)) 
     \mcp1_rx_64_data_out[0]_i_10 
       (.I0(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I1(mcp1_block_field_reg[4]),
        .I2(mcp1_block_field_reg[3]),
        .I3(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I4(data0[0]),
        .I5(mcp1_block_field_reg[5]),
        .O(\n_0_mcp1_rx_64_data_out[0]_i_10 ));
LUT6 #(
    .INIT(64'h800000000000000A)) 
     \mcp1_rx_64_data_out[0]_i_11 
       (.I0(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[10] ),
        .I2(mcp1_block_field_reg[5]),
        .I3(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I4(mcp1_block_field_reg[3]),
        .I5(mcp1_block_field_reg[4]),
        .O(\n_0_mcp1_rx_64_data_out[0]_i_11 ));
LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
     \mcp1_rx_64_data_out[0]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out_reg[0]_i_4 ),
        .I1(mcp1_block_field_reg[1]),
        .I2(\n_0_mcp1_rx_64_data_out[0]_i_5 ),
        .I3(\n_0_mcp1_rx_64_data_out[0]_i_6 ),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[10] ),
        .I5(\n_0_mcp1_rx_64_data_out[0]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[0]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair292" *) 
   LUT4 #(
    .INIT(16'hFBEF)) 
     \mcp1_rx_64_data_out[0]_i_5 
       (.I0(mcp1_block_field_reg[2]),
        .I1(mcp1_block_field_reg[3]),
        .I2(mcp1_block_field_reg[5]),
        .I3(mcp1_block_field_reg[4]),
        .O(\n_0_mcp1_rx_64_data_out[0]_i_5 ));
LUT3 #(
    .INIT(8'h82)) 
     \mcp1_rx_64_data_out[0]_i_6 
       (.I0(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I1(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I2(mcp1_block_field_reg[5]),
        .O(\n_0_mcp1_rx_64_data_out[0]_i_6 ));
LUT6 #(
    .INIT(64'h0000008000000000)) 
     \mcp1_rx_64_data_out[0]_i_7 
       (.I0(data0[0]),
        .I1(mcp1_block_field_reg[2]),
        .I2(mcp1_block_field_reg[3]),
        .I3(\n_0_mcp1_rx_64_data_out[41]_i_8 ),
        .I4(mcp1_block_field_reg[4]),
        .I5(mcp1_block_field_reg[5]),
        .O(\n_0_mcp1_rx_64_data_out[0]_i_7 ));
LUT6 #(
    .INIT(64'h555555557D555555)) 
     \mcp1_rx_64_data_out[0]_i_8 
       (.I0(\n_0_mcp1_rx_64_data_out[6]_i_6 ),
        .I1(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I2(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[10] ),
        .I4(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I5(\n_0_mcp1_rx_64_data_out[44]_i_8 ),
        .O(\n_0_mcp1_rx_64_data_out[0]_i_8 ));
LUT6 #(
    .INIT(64'hFFFF010001000100)) 
     \mcp1_rx_64_data_out[0]_i_9 
       (.I0(\n_0_mcp1_rx_64_data_out[17]_i_5 ),
        .I1(\n_0_mcp1_rx_64_ctrl_out[7]_i_8 ),
        .I2(mcp1_block_field_reg[2]),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[10] ),
        .I4(\n_0_mcp1_rx_64_ctrl_out[7]_i_7 ),
        .I5(data0[0]),
        .O(\n_0_mcp1_rx_64_data_out[0]_i_9 ));
LUT6 #(
    .INIT(64'h88888888BBBBB8BB)) 
     \mcp1_rx_64_data_out[10]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[12] ),
        .I1(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ),
        .I2(\n_0_mcp1_rx_64_data_out[10]_i_2 ),
        .I3(mcp1_block_field_reg[0]),
        .I4(\n_0_mcp1_rx_64_data_out[10]_i_3 ),
        .I5(\n_0_mcp1_rx_64_data_out[10]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[10]_i_1 ));
LUT6 #(
    .INIT(64'h0022008000000080)) 
     \mcp1_rx_64_data_out[10]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[31]_i_5 ),
        .I1(mcp1_block_field_reg[6]),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[12] ),
        .I3(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I5(data0[10]),
        .O(\n_0_mcp1_rx_64_data_out[10]_i_2 ));
LUT6 #(
    .INIT(64'hC303C202C3030000)) 
     \mcp1_rx_64_data_out[10]_i_3 
       (.I0(data0[10]),
        .I1(mcp1_block_field_reg[6]),
        .I2(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[20] ),
        .I4(\n_0_mcp1_rx_64_data_out[15]_i_8 ),
        .I5(\n_0_mcp1_rx_64_data_out[15]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[10]_i_3 ));
LUT6 #(
    .INIT(64'h00000000000000F7)) 
     \mcp1_rx_64_data_out[10]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[33]_i_5 ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[20] ),
        .I2(\n_0_mcp1_rx_64_data_out[17]_i_5 ),
        .I3(mcp1_block_field_reg[0]),
        .I4(\n_0_mcp1_rx_64_data_out[10]_i_5 ),
        .I5(\n_0_mcp1_rx_64_data_out[10]_i_6 ),
        .O(\n_0_mcp1_rx_64_data_out[10]_i_4 ));
LUT6 #(
    .INIT(64'h00A0000800000008)) 
     \mcp1_rx_64_data_out[10]_i_5 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[1]_i_3 ),
        .I1(data0[10]),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I3(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[12] ),
        .O(\n_0_mcp1_rx_64_data_out[10]_i_5 ));
LUT6 #(
    .INIT(64'h0040004000405555)) 
     \mcp1_rx_64_data_out[10]_i_6 
       (.I0(mcp1_block_field_reg[1]),
        .I1(\n_0_mcp1_rx_64_data_out[57]_i_7 ),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[12] ),
        .I3(\n_0_mcp1_rx_64_data_out[14]_i_10 ),
        .I4(\n_0_mcp1_rx_64_data_out[44]_i_8 ),
        .I5(\n_0_mcp1_rx_64_data_out[10]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[10]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair300" *) 
   LUT4 #(
    .INIT(16'h9FFF)) 
     \mcp1_rx_64_data_out[10]_i_7 
       (.I0(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I1(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I2(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[20] ),
        .O(\n_0_mcp1_rx_64_data_out[10]_i_7 ));
LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
     \mcp1_rx_64_data_out[11]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[13] ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I3(\n_0_mcp1_rx_64_data_out[11]_i_2 ),
        .I4(mcp1_block_field_reg[0]),
        .I5(\n_0_mcp1_rx_64_data_out[11]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[11]_i_1 ));
LUT6 #(
    .INIT(64'hFECCFEFEFECCFEEE)) 
     \mcp1_rx_64_data_out[11]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[15]_i_8 ),
        .I1(\n_0_mcp1_rx_64_data_out[11]_i_4 ),
        .I2(\n_0_mcp1_rx_64_data_out[15]_i_7 ),
        .I3(\n_0_mcp1_rx_64_data_out[11]_i_5 ),
        .I4(\n_0_mcp1_rx_64_data_out[15]_i_9 ),
        .I5(data0[11]),
        .O(\n_0_mcp1_rx_64_data_out[11]_i_2 ));
LUT6 #(
    .INIT(64'hF4FFF4F4F4F4F4F4)) 
     \mcp1_rx_64_data_out[11]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[15]_i_4 ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[21] ),
        .I2(\n_0_mcp1_rx_64_data_out[11]_i_6 ),
        .I3(\n_0_mcp1_rx_64_data_out[46]_i_7 ),
        .I4(\n_0_mcp1_rx_64_data_out[57]_i_7 ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[13] ),
        .O(\n_0_mcp1_rx_64_data_out[11]_i_3 ));
LUT6 #(
    .INIT(64'h0022008000000080)) 
     \mcp1_rx_64_data_out[11]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[31]_i_5 ),
        .I1(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[13] ),
        .I3(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I5(data0[11]),
        .O(\n_0_mcp1_rx_64_data_out[11]_i_4 ));
LUT3 #(
    .INIT(8'h80)) 
     \mcp1_rx_64_data_out[11]_i_5 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[21] ),
        .I1(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I2(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .O(\n_0_mcp1_rx_64_data_out[11]_i_5 ));
LUT6 #(
    .INIT(64'h00A0000800000008)) 
     \mcp1_rx_64_data_out[11]_i_6 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[1]_i_3 ),
        .I1(data0[11]),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I3(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[13] ),
        .O(\n_0_mcp1_rx_64_data_out[11]_i_6 ));
LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
     \mcp1_rx_64_data_out[12]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[14] ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I3(\n_0_mcp1_rx_64_data_out[12]_i_2 ),
        .I4(mcp1_block_field_reg[0]),
        .I5(\n_0_mcp1_rx_64_data_out[12]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[12]_i_1 ));
LUT6 #(
    .INIT(64'hFECCFEFEFECCFEEE)) 
     \mcp1_rx_64_data_out[12]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[15]_i_8 ),
        .I1(\n_0_mcp1_rx_64_data_out[12]_i_4 ),
        .I2(\n_0_mcp1_rx_64_data_out[15]_i_7 ),
        .I3(\n_0_mcp1_rx_64_data_out[12]_i_5 ),
        .I4(\n_0_mcp1_rx_64_data_out[15]_i_9 ),
        .I5(data0[12]),
        .O(\n_0_mcp1_rx_64_data_out[12]_i_2 ));
LUT6 #(
    .INIT(64'hF4FFF4F4F4F4F4F4)) 
     \mcp1_rx_64_data_out[12]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[15]_i_4 ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[22] ),
        .I2(\n_0_mcp1_rx_64_data_out[12]_i_6 ),
        .I3(\n_0_mcp1_rx_64_data_out[46]_i_7 ),
        .I4(\n_0_mcp1_rx_64_data_out[57]_i_7 ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[14] ),
        .O(\n_0_mcp1_rx_64_data_out[12]_i_3 ));
LUT6 #(
    .INIT(64'h0022008000000080)) 
     \mcp1_rx_64_data_out[12]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[31]_i_5 ),
        .I1(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[14] ),
        .I3(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I5(data0[12]),
        .O(\n_0_mcp1_rx_64_data_out[12]_i_4 ));
LUT3 #(
    .INIT(8'h80)) 
     \mcp1_rx_64_data_out[12]_i_5 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[22] ),
        .I1(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I2(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .O(\n_0_mcp1_rx_64_data_out[12]_i_5 ));
LUT6 #(
    .INIT(64'h00A0000800000008)) 
     \mcp1_rx_64_data_out[12]_i_6 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[1]_i_3 ),
        .I1(data0[12]),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I3(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[14] ),
        .O(\n_0_mcp1_rx_64_data_out[12]_i_6 ));
LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
     \mcp1_rx_64_data_out[13]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[15] ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I3(\n_0_mcp1_rx_64_data_out[13]_i_2 ),
        .I4(mcp1_block_field_reg[0]),
        .I5(\n_0_mcp1_rx_64_data_out[13]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[13]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF03FF03AB)) 
     \mcp1_rx_64_data_out[13]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I1(mcp1_block_field_reg[1]),
        .I2(\n_0_mcp1_rx_64_data_out[13]_i_4 ),
        .I3(\n_0_mcp1_rx_64_data_out[13]_i_5 ),
        .I4(\n_0_mcp1_rx_64_data_out[37]_i_5 ),
        .I5(\n_0_mcp1_rx_64_data_out[13]_i_6 ),
        .O(\n_0_mcp1_rx_64_data_out[13]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF00080000)) 
     \mcp1_rx_64_data_out[13]_i_3 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[15] ),
        .I1(\n_0_mcp1_rx_64_data_out[57]_i_7 ),
        .I2(mcp1_block_field_reg[1]),
        .I3(mcp1_block_field_reg[2]),
        .I4(mcp1_block_field_reg[3]),
        .I5(\n_0_mcp1_rx_64_data_out[13]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[13]_i_3 ));
LUT6 #(
    .INIT(64'hEFFFFFEFFFFFFFEF)) 
     \mcp1_rx_64_data_out[13]_i_4 
       (.I0(mcp1_block_field_reg[2]),
        .I1(\n_0_mcp1_rx_64_data_out[33]_i_8 ),
        .I2(mcp1_block_field_reg[7]),
        .I3(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I4(mcp1_block_field_reg[6]),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[23] ),
        .O(\n_0_mcp1_rx_64_data_out[13]_i_4 ));
LUT5 #(
    .INIT(32'hFCFFF7F7)) 
     \mcp1_rx_64_data_out[13]_i_5 
       (.I0(data0[13]),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I2(mcp1_block_field_reg[7]),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[15] ),
        .I4(mcp1_block_field_reg[6]),
        .O(\n_0_mcp1_rx_64_data_out[13]_i_5 ));
LUT6 #(
    .INIT(64'h8800008000000080)) 
     \mcp1_rx_64_data_out[13]_i_6 
       (.I0(\n_0_mcp1_rx_64_data_out[49]_i_6 ),
        .I1(mcp1_block_field_reg[7]),
        .I2(data0[13]),
        .I3(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I4(mcp1_block_field_reg[6]),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[23] ),
        .O(\n_0_mcp1_rx_64_data_out[13]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFFFFF0A000B00)) 
     \mcp1_rx_64_data_out[13]_i_7 
       (.I0(\n_0_mcp1_rx_64_data_out[33]_i_5 ),
        .I1(mcp1_block_field_reg[1]),
        .I2(\n_0_mcp1_rx_64_data_out[17]_i_5 ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[23] ),
        .I4(\n_0_mcp1_rx_64_data_out[44]_i_8 ),
        .I5(\n_0_mcp1_rx_64_data_out[13]_i_8 ),
        .O(\n_0_mcp1_rx_64_data_out[13]_i_7 ));
LUT6 #(
    .INIT(64'h00A0000800000008)) 
     \mcp1_rx_64_data_out[13]_i_8 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[1]_i_3 ),
        .I1(data0[13]),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I3(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[15] ),
        .O(\n_0_mcp1_rx_64_data_out[13]_i_8 ));
LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
     \mcp1_rx_64_data_out[14]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[16] ),
        .I1(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ),
        .I2(\n_0_mcp1_rx_64_data_out[14]_i_2 ),
        .I3(\n_0_mcp1_rx_64_data_out[14]_i_3 ),
        .I4(mcp1_block_field_reg[0]),
        .I5(\n_0_mcp1_rx_64_data_out[14]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[14]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair306" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \mcp1_rx_64_data_out[14]_i_10 
       (.I0(mcp1_block_field_reg[2]),
        .I1(mcp1_block_field_reg[3]),
        .O(\n_0_mcp1_rx_64_data_out[14]_i_10 ));
LUT6 #(
    .INIT(64'h0000800AFF0FFF0F)) 
     \mcp1_rx_64_data_out[14]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[14]_i_5 ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[24] ),
        .I2(mcp1_block_field_reg[6]),
        .I3(mcp1_block_field_reg[5]),
        .I4(mcp1_block_field_reg[1]),
        .I5(\n_0_mcp1_rx_64_data_out[14]_i_6 ),
        .O(\n_0_mcp1_rx_64_data_out[14]_i_2 ));
LUT6 #(
    .INIT(64'h0000041010040000)) 
     \mcp1_rx_64_data_out[14]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[14]_i_7 ),
        .I1(mcp1_block_field_reg[3]),
        .I2(mcp1_block_field_reg[4]),
        .I3(mcp1_block_field_reg[5]),
        .I4(mcp1_block_field_reg[1]),
        .I5(mcp1_block_field_reg[2]),
        .O(\n_0_mcp1_rx_64_data_out[14]_i_3 ));
LUT6 #(
    .INIT(64'hF1F1F1F1FFF1F1F1)) 
     \mcp1_rx_64_data_out[14]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[14]_i_8 ),
        .I1(mcp1_block_field_reg[1]),
        .I2(\n_0_mcp1_rx_64_data_out[14]_i_9 ),
        .I3(\n_0_mcp1_rx_64_data_out[33]_i_5 ),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[24] ),
        .I5(\n_0_mcp1_rx_64_data_out[17]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[14]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair292" *) 
   LUT5 #(
    .INIT(32'h00000820)) 
     \mcp1_rx_64_data_out[14]_i_5 
       (.I0(mcp1_block_field_reg[7]),
        .I1(mcp1_block_field_reg[4]),
        .I2(mcp1_block_field_reg[5]),
        .I3(mcp1_block_field_reg[3]),
        .I4(mcp1_block_field_reg[2]),
        .O(\n_0_mcp1_rx_64_data_out[14]_i_5 ));
LUT6 #(
    .INIT(64'h7F557F7FFFFFFFFF)) 
     \mcp1_rx_64_data_out[14]_i_6 
       (.I0(\n_0_mcp1_rx_64_data_out[49]_i_6 ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[24] ),
        .I2(mcp1_block_field_reg[6]),
        .I3(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I4(data0[14]),
        .I5(mcp1_block_field_reg[7]),
        .O(\n_0_mcp1_rx_64_data_out[14]_i_6 ));
LUT5 #(
    .INIT(32'hFCFFF7F7)) 
     \mcp1_rx_64_data_out[14]_i_7 
       (.I0(data0[14]),
        .I1(mcp1_block_field_reg[5]),
        .I2(mcp1_block_field_reg[7]),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[16] ),
        .I4(mcp1_block_field_reg[6]),
        .O(\n_0_mcp1_rx_64_data_out[14]_i_7 ));
LUT6 #(
    .INIT(64'hFB00FBFBFBFBFBFB)) 
     \mcp1_rx_64_data_out[14]_i_8 
       (.I0(\n_0_mcp1_rx_64_data_out[17]_i_5 ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[24] ),
        .I2(\n_0_mcp1_rx_64_data_out[44]_i_8 ),
        .I3(\n_0_mcp1_rx_64_data_out[14]_i_10 ),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[16] ),
        .I5(\n_0_mcp1_rx_64_data_out[57]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[14]_i_8 ));
LUT6 #(
    .INIT(64'h00A0000800000008)) 
     \mcp1_rx_64_data_out[14]_i_9 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[1]_i_3 ),
        .I1(data0[14]),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I3(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[16] ),
        .O(\n_0_mcp1_rx_64_data_out[14]_i_9 ));
LUT6 #(
    .INIT(64'hB888B8B8B888B888)) 
     \mcp1_rx_64_data_out[15]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[17] ),
        .I1(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ),
        .I2(\n_0_mcp1_rx_64_data_out[15]_i_2 ),
        .I3(\n_0_mcp1_rx_64_data_out[15]_i_3 ),
        .I4(\n_0_mcp1_rx_64_data_out[15]_i_4 ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[25] ),
        .O(\n_0_mcp1_rx_64_data_out[15]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair293" *) 
   LUT5 #(
    .INIT(32'hF7FCF7FF)) 
     \mcp1_rx_64_data_out[15]_i_10 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[17] ),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I2(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I3(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I4(data0[15]),
        .O(\n_0_mcp1_rx_64_data_out[15]_i_10 ));
LUT3 #(
    .INIT(8'hEF)) 
     \mcp1_rx_64_data_out[15]_i_11 
       (.I0(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I1(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I2(data0[15]),
        .O(\n_0_mcp1_rx_64_data_out[15]_i_11 ));
LUT6 #(
    .INIT(64'h7FFDFFFFFFFFF7DF)) 
     \mcp1_rx_64_data_out[15]_i_12 
       (.I0(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I1(mcp1_block_field_reg[3]),
        .I2(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I3(mcp1_block_field_reg[4]),
        .I4(mcp1_block_field_reg[1]),
        .I5(mcp1_block_field_reg[2]),
        .O(\n_0_mcp1_rx_64_data_out[15]_i_12 ));
LUT6 #(
    .INIT(64'hEEEEEEEEFFFFFEEE)) 
     \mcp1_rx_64_data_out[15]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[15]_i_5 ),
        .I1(\n_0_mcp1_rx_64_data_out[15]_i_6 ),
        .I2(data0[15]),
        .I3(\n_0_mcp1_rx_64_data_out[15]_i_7 ),
        .I4(\n_0_mcp1_rx_64_data_out[15]_i_8 ),
        .I5(\n_0_mcp1_rx_64_data_out[15]_i_9 ),
        .O(\n_0_mcp1_rx_64_data_out[15]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF4F444444)) 
     \mcp1_rx_64_data_out[15]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[15]_i_10 ),
        .I1(\n_0_mcp1_rx_64_ctrl_out[1]_i_3 ),
        .I2(\n_0_mcp1_rx_64_data_out[46]_i_7 ),
        .I3(\n_0_mcp1_rx_64_data_out[57]_i_7 ),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[17] ),
        .I5(mcp1_block_field_reg[0]),
        .O(\n_0_mcp1_rx_64_data_out[15]_i_3 ));
LUT4 #(
    .INIT(16'hFF9F)) 
     \mcp1_rx_64_data_out[15]_i_4 
       (.I0(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I1(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I2(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I3(\n_0_mcp1_rx_64_data_out[61]_i_8 ),
        .O(\n_0_mcp1_rx_64_data_out[15]_i_4 ));
LUT6 #(
    .INIT(64'h08080808AA080808)) 
     \mcp1_rx_64_data_out[15]_i_5 
       (.I0(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I1(\n_0_mcp1_rx_64_data_out[31]_i_5 ),
        .I2(\n_0_mcp1_rx_64_data_out[15]_i_11 ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[25] ),
        .I4(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I5(\n_0_mcp1_rx_64_data_out[15]_i_12 ),
        .O(\n_0_mcp1_rx_64_data_out[15]_i_5 ));
LUT6 #(
    .INIT(64'h00080000FFFFFFFF)) 
     \mcp1_rx_64_data_out[15]_i_6 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[17] ),
        .I1(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I2(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I3(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I4(\n_0_mcp1_rx_64_data_out[31]_i_5 ),
        .I5(mcp1_block_field_reg[0]),
        .O(\n_0_mcp1_rx_64_data_out[15]_i_6 ));
LUT6 #(
    .INIT(64'h8100000000000000)) 
     \mcp1_rx_64_data_out[15]_i_7 
       (.I0(mcp1_block_field_reg[3]),
        .I1(mcp1_block_field_reg[4]),
        .I2(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I3(mcp1_block_field_reg[2]),
        .I4(mcp1_block_field_reg[1]),
        .I5(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .O(\n_0_mcp1_rx_64_data_out[15]_i_7 ));
LUT6 #(
    .INIT(64'h0010010000000000)) 
     \mcp1_rx_64_data_out[15]_i_8 
       (.I0(mcp1_block_field_reg[2]),
        .I1(mcp1_block_field_reg[1]),
        .I2(mcp1_block_field_reg[4]),
        .I3(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I4(mcp1_block_field_reg[3]),
        .I5(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .O(\n_0_mcp1_rx_64_data_out[15]_i_8 ));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_64_data_out[15]_i_9 
       (.I0(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I1(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .O(\n_0_mcp1_rx_64_data_out[15]_i_9 ));
LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
     \mcp1_rx_64_data_out[16]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[18] ),
        .I1(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ),
        .I2(\n_0_mcp1_rx_64_data_out[16]_i_2 ),
        .I3(\n_0_mcp1_rx_64_data_out[16]_i_3 ),
        .I4(mcp1_block_field_reg[0]),
        .I5(\n_0_mcp1_rx_64_data_out[16]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[16]_i_1 ));
LUT6 #(
    .INIT(64'h8000080880000000)) 
     \mcp1_rx_64_data_out[16]_i_2 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[7]_i_4 ),
        .I1(mcp1_block_field_reg[7]),
        .I2(mcp1_block_field_reg[6]),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[26] ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I5(data0[16]),
        .O(\n_0_mcp1_rx_64_data_out[16]_i_2 ));
LUT6 #(
    .INIT(64'h0022008000000080)) 
     \mcp1_rx_64_data_out[16]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[31]_i_5 ),
        .I1(mcp1_block_field_reg[6]),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[18] ),
        .I3(mcp1_block_field_reg[7]),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I5(data0[16]),
        .O(\n_0_mcp1_rx_64_data_out[16]_i_3 ));
LUT6 #(
    .INIT(64'hFEFEFEFEEEEEFEEE)) 
     \mcp1_rx_64_data_out[16]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[16]_i_5 ),
        .I1(\n_0_mcp1_rx_64_data_out[16]_i_6 ),
        .I2(\n_0_mcp1_rx_64_data_out[47]_i_8 ),
        .I3(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I4(mcp1_block_field_reg[6]),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[26] ),
        .O(\n_0_mcp1_rx_64_data_out[16]_i_4 ));
LUT6 #(
    .INIT(64'h1000000055555555)) 
     \mcp1_rx_64_data_out[16]_i_5 
       (.I0(mcp1_block_field_reg[1]),
        .I1(mcp1_block_field_reg[2]),
        .I2(mcp1_block_field_reg[3]),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[18] ),
        .I4(\n_0_mcp1_rx_64_data_out[57]_i_7 ),
        .I5(\n_0_mcp1_rx_64_data_out[16]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[16]_i_5 ));
LUT6 #(
    .INIT(64'h00A0000800000008)) 
     \mcp1_rx_64_data_out[16]_i_6 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[1]_i_3 ),
        .I1(data0[16]),
        .I2(mcp1_block_field_reg[6]),
        .I3(mcp1_block_field_reg[7]),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[18] ),
        .O(\n_0_mcp1_rx_64_data_out[16]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFD7FFFFF)) 
     \mcp1_rx_64_data_out[16]_i_7 
       (.I0(mcp1_block_field_reg[2]),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I2(mcp1_block_field_reg[4]),
        .I3(mcp1_block_field_reg[3]),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[26] ),
        .I5(\n_0_mcp1_rx_64_data_out[17]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[16]_i_7 ));
LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
     \mcp1_rx_64_data_out[17]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[19] ),
        .I1(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ),
        .I2(\n_0_mcp1_rx_64_data_out[17]_i_2 ),
        .I3(\n_0_mcp1_rx_64_data_out[17]_i_3 ),
        .I4(mcp1_block_field_reg[0]),
        .I5(\n_0_mcp1_rx_64_data_out[17]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[17]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair294" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \mcp1_rx_64_data_out[17]_i_10 
       (.I0(mcp1_block_field_reg[4]),
        .I1(mcp1_block_field_reg[2]),
        .O(\n_0_mcp1_rx_64_data_out[17]_i_10 ));
LUT6 #(
    .INIT(64'h8800200000002000)) 
     \mcp1_rx_64_data_out[17]_i_2 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[7]_i_4 ),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I2(data0[17]),
        .I3(mcp1_block_field_reg[7]),
        .I4(mcp1_block_field_reg[6]),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[27] ),
        .O(\n_0_mcp1_rx_64_data_out[17]_i_2 ));
LUT6 #(
    .INIT(64'h0022008000000080)) 
     \mcp1_rx_64_data_out[17]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[31]_i_5 ),
        .I1(mcp1_block_field_reg[6]),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[19] ),
        .I3(mcp1_block_field_reg[7]),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I5(data0[17]),
        .O(\n_0_mcp1_rx_64_data_out[17]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFF0000FF04)) 
     \mcp1_rx_64_data_out[17]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[17]_i_5 ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[27] ),
        .I2(\n_0_mcp1_rx_64_data_out[44]_i_8 ),
        .I3(\n_0_mcp1_rx_64_data_out[17]_i_6 ),
        .I4(mcp1_block_field_reg[1]),
        .I5(\n_0_mcp1_rx_64_data_out[17]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[17]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair293" *) 
   LUT3 #(
    .INIT(8'hD7)) 
     \mcp1_rx_64_data_out[17]_i_5 
       (.I0(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I1(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I2(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .O(\n_0_mcp1_rx_64_data_out[17]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair301" *) 
   LUT4 #(
    .INIT(16'h4000)) 
     \mcp1_rx_64_data_out[17]_i_6 
       (.I0(mcp1_block_field_reg[2]),
        .I1(mcp1_block_field_reg[3]),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[19] ),
        .I3(\n_0_mcp1_rx_64_data_out[57]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[17]_i_6 ));
LUT6 #(
    .INIT(64'hAAAAAAAAEAAAAAAA)) 
     \mcp1_rx_64_data_out[17]_i_7 
       (.I0(\n_0_mcp1_rx_64_data_out[17]_i_8 ),
        .I1(\n_0_mcp1_rx_64_data_out[33]_i_14 ),
        .I2(\n_0_mcp1_rx_64_data_out[17]_i_9 ),
        .I3(\n_0_mcp1_rx_64_data_out[17]_i_10 ),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[27] ),
        .I5(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .O(\n_0_mcp1_rx_64_data_out[17]_i_7 ));
LUT6 #(
    .INIT(64'h00A0000800000008)) 
     \mcp1_rx_64_data_out[17]_i_8 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[1]_i_3 ),
        .I1(data0[17]),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I3(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[19] ),
        .O(\n_0_mcp1_rx_64_data_out[17]_i_8 ));
(* SOFT_HLUTNM = "soft_lutpair306" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \mcp1_rx_64_data_out[17]_i_9 
       (.I0(mcp1_block_field_reg[1]),
        .I1(mcp1_block_field_reg[3]),
        .O(\n_0_mcp1_rx_64_data_out[17]_i_9 ));
LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
     \mcp1_rx_64_data_out[18]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[20] ),
        .I1(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ),
        .I2(\n_0_mcp1_rx_64_data_out[18]_i_2 ),
        .I3(\n_0_mcp1_rx_64_data_out[18]_i_3 ),
        .I4(mcp1_block_field_reg[0]),
        .I5(\n_0_mcp1_rx_64_data_out[18]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[18]_i_1 ));
LUT6 #(
    .INIT(64'h0022008000000080)) 
     \mcp1_rx_64_data_out[18]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[31]_i_5 ),
        .I1(mcp1_block_field_reg[6]),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[20] ),
        .I3(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I5(data0[18]),
        .O(\n_0_mcp1_rx_64_data_out[18]_i_2 ));
LUT6 #(
    .INIT(64'h8000080880000000)) 
     \mcp1_rx_64_data_out[18]_i_3 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[7]_i_4 ),
        .I1(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I2(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[28] ),
        .I4(mcp1_block_field_reg[6]),
        .I5(data0[18]),
        .O(\n_0_mcp1_rx_64_data_out[18]_i_3 ));
LUT6 #(
    .INIT(64'hEECCFEFCFECCEECC)) 
     \mcp1_rx_64_data_out[18]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[41]_i_7 ),
        .I1(\n_0_mcp1_rx_64_data_out[18]_i_5 ),
        .I2(\n_0_mcp1_rx_64_data_out[23]_i_6 ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[28] ),
        .I4(mcp1_block_field_reg[6]),
        .I5(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .O(\n_0_mcp1_rx_64_data_out[18]_i_4 ));
LUT6 #(
    .INIT(64'hAAAEAAAAAAAAAAAA)) 
     \mcp1_rx_64_data_out[18]_i_5 
       (.I0(\n_0_mcp1_rx_64_data_out[18]_i_6 ),
        .I1(mcp1_block_field_reg[3]),
        .I2(mcp1_block_field_reg[2]),
        .I3(mcp1_block_field_reg[1]),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[20] ),
        .I5(\n_0_mcp1_rx_64_data_out[57]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[18]_i_5 ));
LUT6 #(
    .INIT(64'h00A0000800000008)) 
     \mcp1_rx_64_data_out[18]_i_6 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[1]_i_3 ),
        .I1(data0[18]),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I3(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[20] ),
        .O(\n_0_mcp1_rx_64_data_out[18]_i_6 ));
LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
     \mcp1_rx_64_data_out[19]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[21] ),
        .I1(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ),
        .I2(\n_0_mcp1_rx_64_data_out[19]_i_2 ),
        .I3(\n_0_mcp1_rx_64_data_out[19]_i_3 ),
        .I4(mcp1_block_field_reg[0]),
        .I5(\n_0_mcp1_rx_64_data_out[19]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[19]_i_1 ));
LUT6 #(
    .INIT(64'h0022008000000080)) 
     \mcp1_rx_64_data_out[19]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[31]_i_5 ),
        .I1(mcp1_block_field_reg[6]),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[21] ),
        .I3(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I5(data0[19]),
        .O(\n_0_mcp1_rx_64_data_out[19]_i_2 ));
LUT6 #(
    .INIT(64'h8000080880000000)) 
     \mcp1_rx_64_data_out[19]_i_3 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[7]_i_4 ),
        .I1(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I2(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[29] ),
        .I4(mcp1_block_field_reg[6]),
        .I5(data0[19]),
        .O(\n_0_mcp1_rx_64_data_out[19]_i_3 ));
LUT6 #(
    .INIT(64'hEECCFEFCFECCEECC)) 
     \mcp1_rx_64_data_out[19]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[41]_i_7 ),
        .I1(\n_0_mcp1_rx_64_data_out[19]_i_5 ),
        .I2(\n_0_mcp1_rx_64_data_out[23]_i_6 ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[29] ),
        .I4(mcp1_block_field_reg[6]),
        .I5(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .O(\n_0_mcp1_rx_64_data_out[19]_i_4 ));
LUT6 #(
    .INIT(64'hAAAEAAAAAAAAAAAA)) 
     \mcp1_rx_64_data_out[19]_i_5 
       (.I0(\n_0_mcp1_rx_64_data_out[19]_i_6 ),
        .I1(mcp1_block_field_reg[3]),
        .I2(mcp1_block_field_reg[2]),
        .I3(mcp1_block_field_reg[1]),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[21] ),
        .I5(\n_0_mcp1_rx_64_data_out[57]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[19]_i_5 ));
LUT6 #(
    .INIT(64'h00A0000800000008)) 
     \mcp1_rx_64_data_out[19]_i_6 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[1]_i_3 ),
        .I1(data0[19]),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I3(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[21] ),
        .O(\n_0_mcp1_rx_64_data_out[19]_i_6 ));
LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
     \mcp1_rx_64_data_out[1]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[3] ),
        .I1(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ),
        .I2(\n_0_mcp1_rx_64_data_out[1]_i_2 ),
        .I3(\n_0_mcp1_rx_64_data_out[1]_i_3 ),
        .I4(mcp1_block_field_reg[0]),
        .I5(\n_0_mcp1_rx_64_data_out[1]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[1]_i_1 ));
LUT6 #(
    .INIT(64'h020202020202A202)) 
     \mcp1_rx_64_data_out[1]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[31]_i_5 ),
        .I1(\n_0_mcp1_rx_64_data_out[5]_i_5 ),
        .I2(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I3(data0[1]),
        .I4(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I5(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .O(\n_0_mcp1_rx_64_data_out[1]_i_2 ));
LUT6 #(
    .INIT(64'h0000800088888888)) 
     \mcp1_rx_64_data_out[1]_i_3 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[11] ),
        .I1(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I2(mcp1_block_field_reg[1]),
        .I3(mcp1_block_field_reg[2]),
        .I4(\n_0_mcp1_rx_64_data_out[1]_i_5 ),
        .I5(\n_0_mcp1_rx_64_data_out[63]_i_6 ),
        .O(\n_0_mcp1_rx_64_data_out[1]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFF0D0505)) 
     \mcp1_rx_64_data_out[1]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[6]_i_6 ),
        .I1(\n_0_mcp1_rx_64_data_out[47]_i_6 ),
        .I2(mcp1_block_field_reg[1]),
        .I3(\n_0_mcp1_rx_64_data_out[47]_i_8 ),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[11] ),
        .I5(\n_0_mcp1_rx_64_data_out[1]_i_6 ),
        .O(\n_0_mcp1_rx_64_data_out[1]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair299" *) 
   LUT4 #(
    .INIT(16'h7FFF)) 
     \mcp1_rx_64_data_out[1]_i_5 
       (.I0(mcp1_block_field_reg[4]),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I3(mcp1_block_field_reg[3]),
        .O(\n_0_mcp1_rx_64_data_out[1]_i_5 ));
LUT6 #(
    .INIT(64'h00000008AAAA0008)) 
     \mcp1_rx_64_data_out[1]_i_6 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[1]_i_3 ),
        .I1(data0[1]),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I3(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I5(\n_0_mcp1_rx_64_data_out[5]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[1]_i_6 ));
LUT6 #(
    .INIT(64'h88888888BBBBB8BB)) 
     \mcp1_rx_64_data_out[20]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[22] ),
        .I1(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ),
        .I2(\n_0_mcp1_rx_64_data_out[20]_i_2 ),
        .I3(mcp1_block_field_reg[0]),
        .I4(\n_0_mcp1_rx_64_data_out[20]_i_3 ),
        .I5(\n_0_mcp1_rx_64_data_out[20]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[20]_i_1 ));
LUT6 #(
    .INIT(64'h0022008000000080)) 
     \mcp1_rx_64_data_out[20]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[31]_i_5 ),
        .I1(mcp1_block_field_reg[6]),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[22] ),
        .I3(mcp1_block_field_reg[7]),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I5(data0[20]),
        .O(\n_0_mcp1_rx_64_data_out[20]_i_2 ));
LUT6 #(
    .INIT(64'h8000080880000000)) 
     \mcp1_rx_64_data_out[20]_i_3 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[7]_i_4 ),
        .I1(mcp1_block_field_reg[7]),
        .I2(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[30] ),
        .I4(mcp1_block_field_reg[6]),
        .I5(data0[20]),
        .O(\n_0_mcp1_rx_64_data_out[20]_i_3 ));
LUT6 #(
    .INIT(64'h00000000000000DF)) 
     \mcp1_rx_64_data_out[20]_i_4 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[30] ),
        .I1(mcp1_block_field_reg[1]),
        .I2(\n_0_mcp1_rx_64_data_out[47]_i_6 ),
        .I3(\n_0_mcp1_rx_64_data_out[20]_i_5 ),
        .I4(\n_0_mcp1_rx_64_data_out[20]_i_6 ),
        .I5(\n_0_mcp1_rx_64_data_out[20]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[20]_i_4 ));
LUT6 #(
    .INIT(64'h00A0000800000008)) 
     \mcp1_rx_64_data_out[20]_i_5 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[1]_i_3 ),
        .I1(data0[20]),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I3(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[22] ),
        .O(\n_0_mcp1_rx_64_data_out[20]_i_5 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAEAAAAAA)) 
     \mcp1_rx_64_data_out[20]_i_6 
       (.I0(mcp1_block_field_reg[0]),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[22] ),
        .I2(mcp1_block_field_reg[1]),
        .I3(mcp1_block_field_reg[3]),
        .I4(\n_0_mcp1_rx_64_data_out[57]_i_7 ),
        .I5(mcp1_block_field_reg[2]),
        .O(\n_0_mcp1_rx_64_data_out[20]_i_6 ));
LUT4 #(
    .INIT(16'h0A80)) 
     \mcp1_rx_64_data_out[20]_i_7 
       (.I0(\n_0_mcp1_rx_64_data_out[23]_i_6 ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[30] ),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I3(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .O(\n_0_mcp1_rx_64_data_out[20]_i_7 ));
LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
     \mcp1_rx_64_data_out[21]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[23] ),
        .I1(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ),
        .I2(\n_0_mcp1_rx_64_data_out[21]_i_2 ),
        .I3(\n_0_mcp1_rx_64_data_out[21]_i_3 ),
        .I4(mcp1_block_field_reg[0]),
        .I5(\n_0_mcp1_rx_64_data_out[21]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[21]_i_1 ));
LUT6 #(
    .INIT(64'h0022008000000080)) 
     \mcp1_rx_64_data_out[21]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[31]_i_5 ),
        .I1(mcp1_block_field_reg[6]),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[23] ),
        .I3(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I5(data0[21]),
        .O(\n_0_mcp1_rx_64_data_out[21]_i_2 ));
LUT6 #(
    .INIT(64'h8000080880000000)) 
     \mcp1_rx_64_data_out[21]_i_3 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[7]_i_4 ),
        .I1(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I2(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[31] ),
        .I4(mcp1_block_field_reg[6]),
        .I5(data0[21]),
        .O(\n_0_mcp1_rx_64_data_out[21]_i_3 ));
LUT6 #(
    .INIT(64'hEECCFEFCFECCEECC)) 
     \mcp1_rx_64_data_out[21]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[41]_i_7 ),
        .I1(\n_0_mcp1_rx_64_data_out[21]_i_5 ),
        .I2(\n_0_mcp1_rx_64_data_out[23]_i_6 ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[31] ),
        .I4(mcp1_block_field_reg[6]),
        .I5(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .O(\n_0_mcp1_rx_64_data_out[21]_i_4 ));
LUT6 #(
    .INIT(64'hAAAEAAAAAAAAAAAA)) 
     \mcp1_rx_64_data_out[21]_i_5 
       (.I0(\n_0_mcp1_rx_64_data_out[21]_i_6 ),
        .I1(mcp1_block_field_reg[3]),
        .I2(mcp1_block_field_reg[2]),
        .I3(mcp1_block_field_reg[1]),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[23] ),
        .I5(\n_0_mcp1_rx_64_data_out[57]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[21]_i_5 ));
LUT6 #(
    .INIT(64'h00A0000800000008)) 
     \mcp1_rx_64_data_out[21]_i_6 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[1]_i_3 ),
        .I1(data0[21]),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I3(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[23] ),
        .O(\n_0_mcp1_rx_64_data_out[21]_i_6 ));
LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
     \mcp1_rx_64_data_out[22]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[24] ),
        .I1(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ),
        .I2(\n_0_mcp1_rx_64_data_out[22]_i_2 ),
        .I3(\n_0_mcp1_rx_64_data_out[22]_i_3 ),
        .I4(mcp1_block_field_reg[0]),
        .I5(\n_0_mcp1_rx_64_data_out[22]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[22]_i_1 ));
LUT6 #(
    .INIT(64'h0022008000000080)) 
     \mcp1_rx_64_data_out[22]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[31]_i_5 ),
        .I1(mcp1_block_field_reg[6]),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[24] ),
        .I3(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I5(data0[22]),
        .O(\n_0_mcp1_rx_64_data_out[22]_i_2 ));
LUT6 #(
    .INIT(64'h8000080880000000)) 
     \mcp1_rx_64_data_out[22]_i_3 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[7]_i_4 ),
        .I1(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I2(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[32] ),
        .I4(mcp1_block_field_reg[6]),
        .I5(data0[22]),
        .O(\n_0_mcp1_rx_64_data_out[22]_i_3 ));
LUT6 #(
    .INIT(64'hEECCFEFCFECCEECC)) 
     \mcp1_rx_64_data_out[22]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[41]_i_7 ),
        .I1(\n_0_mcp1_rx_64_data_out[22]_i_5 ),
        .I2(\n_0_mcp1_rx_64_data_out[23]_i_6 ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[32] ),
        .I4(mcp1_block_field_reg[6]),
        .I5(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .O(\n_0_mcp1_rx_64_data_out[22]_i_4 ));
LUT6 #(
    .INIT(64'hAAAEAAAAAAAAAAAA)) 
     \mcp1_rx_64_data_out[22]_i_5 
       (.I0(\n_0_mcp1_rx_64_data_out[22]_i_6 ),
        .I1(mcp1_block_field_reg[3]),
        .I2(mcp1_block_field_reg[2]),
        .I3(mcp1_block_field_reg[1]),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[24] ),
        .I5(\n_0_mcp1_rx_64_data_out[57]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[22]_i_5 ));
LUT6 #(
    .INIT(64'h00A0000800000008)) 
     \mcp1_rx_64_data_out[22]_i_6 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[1]_i_3 ),
        .I1(data0[22]),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I3(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[24] ),
        .O(\n_0_mcp1_rx_64_data_out[22]_i_6 ));
LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
     \mcp1_rx_64_data_out[23]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[25] ),
        .I1(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ),
        .I2(\n_0_mcp1_rx_64_data_out[23]_i_2 ),
        .I3(\n_0_mcp1_rx_64_data_out[23]_i_3 ),
        .I4(mcp1_block_field_reg[0]),
        .I5(\n_0_mcp1_rx_64_data_out[23]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[23]_i_1 ));
LUT6 #(
    .INIT(64'h0022008000000080)) 
     \mcp1_rx_64_data_out[23]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[31]_i_5 ),
        .I1(mcp1_block_field_reg[6]),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[25] ),
        .I3(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I5(data0[23]),
        .O(\n_0_mcp1_rx_64_data_out[23]_i_2 ));
LUT6 #(
    .INIT(64'h8000080880000000)) 
     \mcp1_rx_64_data_out[23]_i_3 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[7]_i_4 ),
        .I1(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I2(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[33] ),
        .I4(mcp1_block_field_reg[6]),
        .I5(data0[23]),
        .O(\n_0_mcp1_rx_64_data_out[23]_i_3 ));
LUT6 #(
    .INIT(64'hEECCFEFCFECCEECC)) 
     \mcp1_rx_64_data_out[23]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[41]_i_7 ),
        .I1(\n_0_mcp1_rx_64_data_out[23]_i_5 ),
        .I2(\n_0_mcp1_rx_64_data_out[23]_i_6 ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[33] ),
        .I4(mcp1_block_field_reg[6]),
        .I5(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .O(\n_0_mcp1_rx_64_data_out[23]_i_4 ));
LUT6 #(
    .INIT(64'hAAAEAAAAAAAAAAAA)) 
     \mcp1_rx_64_data_out[23]_i_5 
       (.I0(\n_0_mcp1_rx_64_data_out[23]_i_7 ),
        .I1(mcp1_block_field_reg[3]),
        .I2(mcp1_block_field_reg[2]),
        .I3(mcp1_block_field_reg[1]),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[25] ),
        .I5(\n_0_mcp1_rx_64_data_out[57]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[23]_i_5 ));
LUT6 #(
    .INIT(64'h0000240000000000)) 
     \mcp1_rx_64_data_out[23]_i_6 
       (.I0(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I1(mcp1_block_field_reg[4]),
        .I2(mcp1_block_field_reg[3]),
        .I3(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I4(mcp1_block_field_reg[2]),
        .I5(mcp1_block_field_reg[1]),
        .O(\n_0_mcp1_rx_64_data_out[23]_i_6 ));
LUT6 #(
    .INIT(64'h00A0000800000008)) 
     \mcp1_rx_64_data_out[23]_i_7 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[1]_i_3 ),
        .I1(data0[23]),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I3(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[25] ),
        .O(\n_0_mcp1_rx_64_data_out[23]_i_7 ));
LUT6 #(
    .INIT(64'hFBFBFBFBFBFBFB08)) 
     \mcp1_rx_64_data_out[24]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[26] ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I3(\n_0_mcp1_rx_64_data_out[24]_i_2 ),
        .I4(\n_0_mcp1_rx_64_data_out[24]_i_3 ),
        .I5(\n_0_mcp1_rx_64_data_out[24]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[24]_i_1 ));
LUT6 #(
    .INIT(64'hFFE800E8F0220022)) 
     \mcp1_rx_64_data_out[24]_i_2 
       (.I0(data0[24]),
        .I1(mcp1_block_field_reg[7]),
        .I2(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I3(mcp1_block_field_reg[6]),
        .I4(\n_0_mcp1_rx_64_data_out[24]_i_5 ),
        .I5(mcp1_block_field_reg[4]),
        .O(\n_0_mcp1_rx_64_data_out[24]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAAAE)) 
     \mcp1_rx_64_data_out[24]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[56]_i_5 ),
        .I1(data0[24]),
        .I2(\n_0_mcp1_rx_64_ctrl_out[3]_i_8 ),
        .I3(mcp1_block_field_reg[6]),
        .I4(\n_0_mcp1_rx_64_data_out[24]_i_6 ),
        .I5(\n_0_mcp1_rx_64_data_out[34]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[24]_i_3 ));
LUT6 #(
    .INIT(64'hC0CCC00088CC88CC)) 
     \mcp1_rx_64_data_out[24]_i_4 
       (.I0(data0[24]),
        .I1(\n_0_mcp1_rx_64_data_out[24]_i_7 ),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[34] ),
        .I3(mcp1_block_field_reg[7]),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[26] ),
        .I5(mcp1_block_field_reg[6]),
        .O(\n_0_mcp1_rx_64_data_out[24]_i_4 ));
LUT3 #(
    .INIT(8'hB8)) 
     \mcp1_rx_64_data_out[24]_i_5 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[34] ),
        .I1(mcp1_block_field_reg[7]),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[26] ),
        .O(\n_0_mcp1_rx_64_data_out[24]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair304" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \mcp1_rx_64_data_out[24]_i_6 
       (.I0(mcp1_block_field_reg[3]),
        .I1(mcp1_block_field_reg[4]),
        .I2(mcp1_block_field_reg[1]),
        .I3(mcp1_block_field_reg[2]),
        .O(\n_0_mcp1_rx_64_data_out[24]_i_6 ));
LUT2 #(
    .INIT(4'h1)) 
     \mcp1_rx_64_data_out[24]_i_7 
       (.I0(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I1(mcp1_block_field_reg[4]),
        .O(\n_0_mcp1_rx_64_data_out[24]_i_7 ));
LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
     \mcp1_rx_64_data_out[25]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[27] ),
        .I1(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ),
        .I2(\n_0_mcp1_rx_64_data_out[25]_i_2 ),
        .I3(\n_0_mcp1_rx_64_data_out[25]_i_3 ),
        .I4(mcp1_block_field_reg[0]),
        .I5(\n_0_mcp1_rx_64_data_out[25]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[25]_i_1 ));
LUT6 #(
    .INIT(64'hA000080000000800)) 
     \mcp1_rx_64_data_out[25]_i_2 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[7]_i_4 ),
        .I1(data0[25]),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I3(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[35] ),
        .O(\n_0_mcp1_rx_64_data_out[25]_i_2 ));
LUT6 #(
    .INIT(64'h0022008000000080)) 
     \mcp1_rx_64_data_out[25]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[31]_i_5 ),
        .I1(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[27] ),
        .I3(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I5(data0[25]),
        .O(\n_0_mcp1_rx_64_data_out[25]_i_3 ));
LUT6 #(
    .INIT(64'hAAAEEAAAAAAAAAAA)) 
     \mcp1_rx_64_data_out[25]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[25]_i_5 ),
        .I1(\n_0_mcp1_rx_64_data_out[25]_i_6 ),
        .I2(mcp1_block_field_reg[4]),
        .I3(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I4(mcp1_block_field_reg[2]),
        .I5(\n_0_mcp1_rx_64_data_out[25]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[25]_i_4 ));
LUT6 #(
    .INIT(64'hBAAABAFFAAAAAAAA)) 
     \mcp1_rx_64_data_out[25]_i_5 
       (.I0(\n_0_mcp1_rx_64_data_out[25]_i_8 ),
        .I1(\n_0_mcp1_rx_64_ctrl_out[5]_i_4 ),
        .I2(data0[25]),
        .I3(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I4(\n_0_mcp1_rx_64_data_out[25]_i_9 ),
        .I5(\n_0_mcp1_rx_64_data_out[33]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[25]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair303" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \mcp1_rx_64_data_out[25]_i_6 
       (.I0(mcp1_block_field_reg[3]),
        .I1(mcp1_block_field_reg[1]),
        .O(\n_0_mcp1_rx_64_data_out[25]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair295" *) 
   LUT5 #(
    .INIT(32'h0A00C000)) 
     \mcp1_rx_64_data_out[25]_i_7 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[27] ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[35] ),
        .I2(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I3(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .O(\n_0_mcp1_rx_64_data_out[25]_i_7 ));
LUT6 #(
    .INIT(64'h00A0000800000008)) 
     \mcp1_rx_64_data_out[25]_i_8 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[1]_i_3 ),
        .I1(data0[25]),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I3(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[27] ),
        .O(\n_0_mcp1_rx_64_data_out[25]_i_8 ));
(* SOFT_HLUTNM = "soft_lutpair295" *) 
   LUT3 #(
    .INIT(8'h7F)) 
     \mcp1_rx_64_data_out[25]_i_9 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[35] ),
        .I1(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .O(\n_0_mcp1_rx_64_data_out[25]_i_9 ));
LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
     \mcp1_rx_64_data_out[26]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[28] ),
        .I1(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ),
        .I2(\n_0_mcp1_rx_64_data_out[26]_i_2 ),
        .I3(\n_0_mcp1_rx_64_data_out[26]_i_3 ),
        .I4(mcp1_block_field_reg[0]),
        .I5(\n_0_mcp1_rx_64_data_out[26]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[26]_i_1 ));
LUT6 #(
    .INIT(64'h0022008000000080)) 
     \mcp1_rx_64_data_out[26]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[31]_i_5 ),
        .I1(mcp1_block_field_reg[6]),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[28] ),
        .I3(mcp1_block_field_reg[7]),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I5(data0[26]),
        .O(\n_0_mcp1_rx_64_data_out[26]_i_2 ));
LUT6 #(
    .INIT(64'hA000080000000800)) 
     \mcp1_rx_64_data_out[26]_i_3 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[7]_i_4 ),
        .I1(data0[26]),
        .I2(mcp1_block_field_reg[6]),
        .I3(mcp1_block_field_reg[7]),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[36] ),
        .O(\n_0_mcp1_rx_64_data_out[26]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF00D0)) 
     \mcp1_rx_64_data_out[26]_i_4 
       (.I0(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[36] ),
        .I2(\n_0_mcp1_rx_64_data_out[47]_i_6 ),
        .I3(mcp1_block_field_reg[1]),
        .I4(\n_0_mcp1_rx_64_data_out[26]_i_5 ),
        .I5(\n_0_mcp1_rx_64_data_out[26]_i_6 ),
        .O(\n_0_mcp1_rx_64_data_out[26]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFF02000000)) 
     \mcp1_rx_64_data_out[26]_i_5 
       (.I0(mcp1_block_field_reg[3]),
        .I1(mcp1_block_field_reg[2]),
        .I2(mcp1_block_field_reg[1]),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[28] ),
        .I4(\n_0_mcp1_rx_64_data_out[57]_i_7 ),
        .I5(\n_0_mcp1_rx_64_data_out[26]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[26]_i_5 ));
LUT6 #(
    .INIT(64'h00A0000800000008)) 
     \mcp1_rx_64_data_out[26]_i_6 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[1]_i_3 ),
        .I1(data0[26]),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I3(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[28] ),
        .O(\n_0_mcp1_rx_64_data_out[26]_i_6 ));
LUT6 #(
    .INIT(64'h0808800000008000)) 
     \mcp1_rx_64_data_out[26]_i_7 
       (.I0(\n_0_mcp1_rx_64_data_out[33]_i_5 ),
        .I1(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[36] ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I5(data0[26]),
        .O(\n_0_mcp1_rx_64_data_out[26]_i_7 ));
LUT6 #(
    .INIT(64'hB888B8B8B8B8B8B8)) 
     \mcp1_rx_64_data_out[27]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[29] ),
        .I1(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ),
        .I2(\n_0_mcp1_rx_64_data_out[27]_i_2 ),
        .I3(\n_0_mcp1_rx_64_data_out[27]_i_3 ),
        .I4(mcp1_block_field_reg[0]),
        .I5(\n_0_mcp1_rx_64_data_out[27]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[27]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFBABAAABA)) 
     \mcp1_rx_64_data_out[27]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[27]_i_5 ),
        .I1(mcp1_block_field_reg[1]),
        .I2(\n_0_mcp1_rx_64_data_out[47]_i_6 ),
        .I3(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[37] ),
        .I5(mcp1_block_field_reg[0]),
        .O(\n_0_mcp1_rx_64_data_out[27]_i_2 ));
LUT6 #(
    .INIT(64'h0022008000000080)) 
     \mcp1_rx_64_data_out[27]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[31]_i_5 ),
        .I1(mcp1_block_field_reg[6]),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[29] ),
        .I3(mcp1_block_field_reg[7]),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I5(data0[27]),
        .O(\n_0_mcp1_rx_64_data_out[27]_i_3 ));
LUT6 #(
    .INIT(64'h3FDFFFDFFFFFFFFF)) 
     \mcp1_rx_64_data_out[27]_i_4 
       (.I0(data0[27]),
        .I1(mcp1_block_field_reg[6]),
        .I2(mcp1_block_field_reg[7]),
        .I3(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[37] ),
        .I5(\n_0_mcp1_rx_64_ctrl_out[7]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[27]_i_4 ));
LUT6 #(
    .INIT(64'hFFFF08FF08080808)) 
     \mcp1_rx_64_data_out[27]_i_5 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[29] ),
        .I1(\n_0_mcp1_rx_64_data_out[57]_i_7 ),
        .I2(\n_0_mcp1_rx_64_data_out[46]_i_7 ),
        .I3(\n_0_mcp1_rx_64_data_out[27]_i_6 ),
        .I4(\n_0_mcp1_rx_64_data_out[27]_i_7 ),
        .I5(mcp1_block_field_reg[1]),
        .O(\n_0_mcp1_rx_64_data_out[27]_i_5 ));
LUT6 #(
    .INIT(64'hFFAFFFFBFFFFFFFB)) 
     \mcp1_rx_64_data_out[27]_i_6 
       (.I0(\n_0_mcp1_rx_64_data_out[28]_i_8 ),
        .I1(data0[27]),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I3(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[29] ),
        .O(\n_0_mcp1_rx_64_data_out[27]_i_6 ));
LUT6 #(
    .INIT(64'h0808800000008000)) 
     \mcp1_rx_64_data_out[27]_i_7 
       (.I0(\n_0_mcp1_rx_64_data_out[28]_i_9 ),
        .I1(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[37] ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I5(data0[27]),
        .O(\n_0_mcp1_rx_64_data_out[27]_i_7 ));
LUT6 #(
    .INIT(64'hB888B8B8B8B8B8B8)) 
     \mcp1_rx_64_data_out[28]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[30] ),
        .I1(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ),
        .I2(\n_0_mcp1_rx_64_data_out[28]_i_2 ),
        .I3(\n_0_mcp1_rx_64_data_out[28]_i_3 ),
        .I4(mcp1_block_field_reg[0]),
        .I5(\n_0_mcp1_rx_64_data_out[28]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[28]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFBABAAABA)) 
     \mcp1_rx_64_data_out[28]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[28]_i_5 ),
        .I1(mcp1_block_field_reg[1]),
        .I2(\n_0_mcp1_rx_64_data_out[47]_i_6 ),
        .I3(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[38] ),
        .I5(mcp1_block_field_reg[0]),
        .O(\n_0_mcp1_rx_64_data_out[28]_i_2 ));
LUT6 #(
    .INIT(64'h0022008000000080)) 
     \mcp1_rx_64_data_out[28]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[31]_i_5 ),
        .I1(mcp1_block_field_reg[6]),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[30] ),
        .I3(mcp1_block_field_reg[7]),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I5(data0[28]),
        .O(\n_0_mcp1_rx_64_data_out[28]_i_3 ));
LUT6 #(
    .INIT(64'h3FDFFFDFFFFFFFFF)) 
     \mcp1_rx_64_data_out[28]_i_4 
       (.I0(data0[28]),
        .I1(mcp1_block_field_reg[6]),
        .I2(mcp1_block_field_reg[7]),
        .I3(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[38] ),
        .I5(\n_0_mcp1_rx_64_ctrl_out[7]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[28]_i_4 ));
LUT6 #(
    .INIT(64'hFFFF08FF08080808)) 
     \mcp1_rx_64_data_out[28]_i_5 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[30] ),
        .I1(\n_0_mcp1_rx_64_data_out[57]_i_7 ),
        .I2(\n_0_mcp1_rx_64_data_out[46]_i_7 ),
        .I3(\n_0_mcp1_rx_64_data_out[28]_i_6 ),
        .I4(\n_0_mcp1_rx_64_data_out[28]_i_7 ),
        .I5(mcp1_block_field_reg[1]),
        .O(\n_0_mcp1_rx_64_data_out[28]_i_5 ));
LUT6 #(
    .INIT(64'hFFAFFFFBFFFFFFFB)) 
     \mcp1_rx_64_data_out[28]_i_6 
       (.I0(\n_0_mcp1_rx_64_data_out[28]_i_8 ),
        .I1(data0[28]),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I3(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[30] ),
        .O(\n_0_mcp1_rx_64_data_out[28]_i_6 ));
LUT6 #(
    .INIT(64'h0808800000008000)) 
     \mcp1_rx_64_data_out[28]_i_7 
       (.I0(\n_0_mcp1_rx_64_data_out[28]_i_9 ),
        .I1(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[38] ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I5(data0[28]),
        .O(\n_0_mcp1_rx_64_data_out[28]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair299" *) 
   LUT4 #(
    .INIT(16'hDBFF)) 
     \mcp1_rx_64_data_out[28]_i_8 
       (.I0(mcp1_block_field_reg[3]),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I2(mcp1_block_field_reg[4]),
        .I3(mcp1_block_field_reg[2]),
        .O(\n_0_mcp1_rx_64_data_out[28]_i_8 ));
(* SOFT_HLUTNM = "soft_lutpair298" *) 
   LUT4 #(
    .INIT(16'h0410)) 
     \mcp1_rx_64_data_out[28]_i_9 
       (.I0(mcp1_block_field_reg[2]),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I2(mcp1_block_field_reg[4]),
        .I3(mcp1_block_field_reg[3]),
        .O(\n_0_mcp1_rx_64_data_out[28]_i_9 ));
LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
     \mcp1_rx_64_data_out[29]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[31] ),
        .I1(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ),
        .I2(\n_0_mcp1_rx_64_data_out[29]_i_2 ),
        .I3(\n_0_mcp1_rx_64_data_out[29]_i_3 ),
        .I4(mcp1_block_field_reg[0]),
        .I5(\n_0_mcp1_rx_64_data_out[29]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[29]_i_1 ));
LUT6 #(
    .INIT(64'h0022008000000080)) 
     \mcp1_rx_64_data_out[29]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[31]_i_5 ),
        .I1(mcp1_block_field_reg[6]),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[31] ),
        .I3(mcp1_block_field_reg[7]),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I5(data0[29]),
        .O(\n_0_mcp1_rx_64_data_out[29]_i_2 ));
LUT6 #(
    .INIT(64'hA000080000000800)) 
     \mcp1_rx_64_data_out[29]_i_3 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[7]_i_4 ),
        .I1(data0[29]),
        .I2(mcp1_block_field_reg[6]),
        .I3(mcp1_block_field_reg[7]),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[39] ),
        .O(\n_0_mcp1_rx_64_data_out[29]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF00D0)) 
     \mcp1_rx_64_data_out[29]_i_4 
       (.I0(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[39] ),
        .I2(\n_0_mcp1_rx_64_data_out[47]_i_6 ),
        .I3(mcp1_block_field_reg[1]),
        .I4(\n_0_mcp1_rx_64_data_out[29]_i_5 ),
        .I5(\n_0_mcp1_rx_64_data_out[29]_i_6 ),
        .O(\n_0_mcp1_rx_64_data_out[29]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFF02000000)) 
     \mcp1_rx_64_data_out[29]_i_5 
       (.I0(mcp1_block_field_reg[3]),
        .I1(mcp1_block_field_reg[2]),
        .I2(mcp1_block_field_reg[1]),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[31] ),
        .I4(\n_0_mcp1_rx_64_data_out[57]_i_7 ),
        .I5(\n_0_mcp1_rx_64_data_out[29]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[29]_i_5 ));
LUT6 #(
    .INIT(64'h0808800000008000)) 
     \mcp1_rx_64_data_out[29]_i_6 
       (.I0(\n_0_mcp1_rx_64_data_out[33]_i_5 ),
        .I1(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[39] ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I5(data0[29]),
        .O(\n_0_mcp1_rx_64_data_out[29]_i_6 ));
LUT6 #(
    .INIT(64'h00A0000800000008)) 
     \mcp1_rx_64_data_out[29]_i_7 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[1]_i_3 ),
        .I1(data0[29]),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I3(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[31] ),
        .O(\n_0_mcp1_rx_64_data_out[29]_i_7 ));
LUT6 #(
    .INIT(64'hDDDDDDD0DDDDDDDD)) 
     \mcp1_rx_64_data_out[2]_i_1 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[4] ),
        .I2(\n_0_mcp1_rx_64_data_out[2]_i_2 ),
        .I3(\n_0_mcp1_rx_64_data_out[2]_i_3 ),
        .I4(\n_0_mcp1_rx_64_data_out[2]_i_4 ),
        .I5(\n_0_mcp1_rx_64_data_out[4]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[2]_i_1 ));
LUT5 #(
    .INIT(32'h88080808)) 
     \mcp1_rx_64_data_out[2]_i_2 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[12] ),
        .I1(mcp1_block_field_reg[7]),
        .I2(mcp1_block_field_reg[6]),
        .I3(mcp1_block_field_reg[4]),
        .I4(mcp1_block_field_reg[5]),
        .O(\n_0_mcp1_rx_64_data_out[2]_i_2 ));
LUT6 #(
    .INIT(64'h20A020A03FFF30F0)) 
     \mcp1_rx_64_data_out[2]_i_3 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[12] ),
        .I1(mcp1_block_field_reg[4]),
        .I2(mcp1_block_field_reg[6]),
        .I3(mcp1_block_field_reg[5]),
        .I4(data0[2]),
        .I5(mcp1_block_field_reg[7]),
        .O(\n_0_mcp1_rx_64_data_out[2]_i_3 ));
LUT5 #(
    .INIT(32'h4444444F)) 
     \mcp1_rx_64_data_out[2]_i_4 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I2(mcp1_block_field_reg[5]),
        .I3(mcp1_block_field_reg[6]),
        .I4(mcp1_block_field_reg[4]),
        .O(\n_0_mcp1_rx_64_data_out[2]_i_4 ));
LUT6 #(
    .INIT(64'h88888888BBBBB8BB)) 
     \mcp1_rx_64_data_out[30]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[32] ),
        .I1(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ),
        .I2(\n_0_mcp1_rx_64_data_out[30]_i_2 ),
        .I3(mcp1_block_field_reg[0]),
        .I4(\n_0_mcp1_rx_64_data_out[30]_i_3 ),
        .I5(\n_0_mcp1_rx_64_data_out[30]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[30]_i_1 ));
LUT6 #(
    .INIT(64'h0022008000000080)) 
     \mcp1_rx_64_data_out[30]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[31]_i_5 ),
        .I1(mcp1_block_field_reg[6]),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[32] ),
        .I3(mcp1_block_field_reg[7]),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I5(data0[30]),
        .O(\n_0_mcp1_rx_64_data_out[30]_i_2 ));
LUT6 #(
    .INIT(64'hA000080000000800)) 
     \mcp1_rx_64_data_out[30]_i_3 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[7]_i_4 ),
        .I1(data0[30]),
        .I2(mcp1_block_field_reg[6]),
        .I3(mcp1_block_field_reg[7]),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[40] ),
        .O(\n_0_mcp1_rx_64_data_out[30]_i_3 ));
LUT6 #(
    .INIT(64'h0000000045550000)) 
     \mcp1_rx_64_data_out[30]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[30]_i_5 ),
        .I1(\n_0_mcp1_rx_64_data_out[46]_i_7 ),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[32] ),
        .I3(\n_0_mcp1_rx_64_data_out[57]_i_7 ),
        .I4(\n_0_mcp1_rx_64_data_out[30]_i_6 ),
        .I5(\n_0_mcp1_rx_64_data_out[30]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[30]_i_4 ));
LUT6 #(
    .INIT(64'h00A0000800000008)) 
     \mcp1_rx_64_data_out[30]_i_5 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[1]_i_3 ),
        .I1(data0[30]),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I3(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[32] ),
        .O(\n_0_mcp1_rx_64_data_out[30]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFFFFBFFFBFBF)) 
     \mcp1_rx_64_data_out[30]_i_6 
       (.I0(mcp1_block_field_reg[1]),
        .I1(mcp1_block_field_reg[2]),
        .I2(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[40] ),
        .I4(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I5(\n_0_mcp1_rx_64_data_out[32]_i_8 ),
        .O(\n_0_mcp1_rx_64_data_out[30]_i_6 ));
LUT6 #(
    .INIT(64'hBAAABAFFAAAAAAAA)) 
     \mcp1_rx_64_data_out[30]_i_7 
       (.I0(mcp1_block_field_reg[0]),
        .I1(\n_0_mcp1_rx_64_ctrl_out[5]_i_4 ),
        .I2(data0[30]),
        .I3(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I4(\n_0_mcp1_rx_64_data_out[30]_i_8 ),
        .I5(\n_0_mcp1_rx_64_data_out[33]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[30]_i_7 ));
LUT3 #(
    .INIT(8'h7F)) 
     \mcp1_rx_64_data_out[30]_i_8 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[40] ),
        .I1(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I2(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .O(\n_0_mcp1_rx_64_data_out[30]_i_8 ));
LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
     \mcp1_rx_64_data_out[31]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[33] ),
        .I1(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ),
        .I2(\n_0_mcp1_rx_64_data_out[31]_i_2 ),
        .I3(\n_0_mcp1_rx_64_data_out[31]_i_3 ),
        .I4(mcp1_block_field_reg[0]),
        .I5(\n_0_mcp1_rx_64_data_out_reg[31]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[31]_i_1 ));
LUT5 #(
    .INIT(32'h00880030)) 
     \mcp1_rx_64_data_out[31]_i_10 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[33] ),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I2(data0[31]),
        .I3(mcp1_block_field_reg[7]),
        .I4(mcp1_block_field_reg[6]),
        .O(\n_0_mcp1_rx_64_data_out[31]_i_10 ));
LUT6 #(
    .INIT(64'hA000080000000800)) 
     \mcp1_rx_64_data_out[31]_i_2 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[7]_i_4 ),
        .I1(data0[31]),
        .I2(mcp1_block_field_reg[6]),
        .I3(mcp1_block_field_reg[7]),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[41] ),
        .O(\n_0_mcp1_rx_64_data_out[31]_i_2 ));
LUT6 #(
    .INIT(64'h0508000800000000)) 
     \mcp1_rx_64_data_out[31]_i_3 
       (.I0(mcp1_block_field_reg[6]),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[33] ),
        .I2(mcp1_block_field_reg[7]),
        .I3(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I4(data0[31]),
        .I5(\n_0_mcp1_rx_64_data_out[31]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[31]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair283" *) 
   LUT5 #(
    .INIT(32'h00244200)) 
     \mcp1_rx_64_data_out[31]_i_5 
       (.I0(mcp1_block_field_reg[2]),
        .I1(mcp1_block_field_reg[1]),
        .I2(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I3(mcp1_block_field_reg[4]),
        .I4(mcp1_block_field_reg[3]),
        .O(\n_0_mcp1_rx_64_data_out[31]_i_5 ));
LUT5 #(
    .INIT(32'hAAAAEAAA)) 
     \mcp1_rx_64_data_out[31]_i_6 
       (.I0(\n_0_mcp1_rx_64_data_out[31]_i_8 ),
        .I1(\n_0_mcp1_rx_64_data_out[57]_i_7 ),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[33] ),
        .I3(mcp1_block_field_reg[3]),
        .I4(mcp1_block_field_reg[2]),
        .O(\n_0_mcp1_rx_64_data_out[31]_i_6 ));
LUT6 #(
    .INIT(64'h0C30014000000140)) 
     \mcp1_rx_64_data_out[31]_i_7 
       (.I0(\n_0_mcp1_rx_64_data_out[31]_i_9 ),
        .I1(mcp1_block_field_reg[3]),
        .I2(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I3(mcp1_block_field_reg[4]),
        .I4(mcp1_block_field_reg[2]),
        .I5(\n_0_mcp1_rx_64_data_out[31]_i_10 ),
        .O(\n_0_mcp1_rx_64_data_out[31]_i_7 ));
LUT6 #(
    .INIT(64'h000000000080C000)) 
     \mcp1_rx_64_data_out[31]_i_8 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[41] ),
        .I1(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I2(mcp1_block_field_reg[2]),
        .I3(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I5(\n_0_mcp1_rx_64_data_out[57]_i_10 ),
        .O(\n_0_mcp1_rx_64_data_out[31]_i_8 ));
LUT5 #(
    .INIT(32'hCF77FFFF)) 
     \mcp1_rx_64_data_out[31]_i_9 
       (.I0(data0[31]),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[41] ),
        .I3(mcp1_block_field_reg[6]),
        .I4(mcp1_block_field_reg[7]),
        .O(\n_0_mcp1_rx_64_data_out[31]_i_9 ));
LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
     \mcp1_rx_64_data_out[32]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[34] ),
        .I1(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ),
        .I2(\n_0_mcp1_rx_64_data_out[32]_i_2 ),
        .I3(mcp1_block_field_reg[0]),
        .I4(\n_0_mcp1_rx_64_data_out[32]_i_3 ),
        .I5(\n_0_mcp1_rx_64_data_out[32]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[32]_i_1 ));
LUT6 #(
    .INIT(64'h14040000FFFFFFFF)) 
     \mcp1_rx_64_data_out[32]_i_2 
       (.I0(\n_0_mcp1_block_field_reg_reg[7]_rep__0 ),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I2(mcp1_block_field_reg[6]),
        .I3(data0[32]),
        .I4(\n_0_mcp1_rx_64_data_out[37]_i_5 ),
        .I5(\n_0_mcp1_rx_64_data_out[32]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[32]_i_2 ));
LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
     \mcp1_rx_64_data_out[32]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[32]_i_6 ),
        .I1(mcp1_block_field_reg[1]),
        .I2(mcp1_block_field_reg[2]),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[34] ),
        .I4(mcp1_block_field_reg[3]),
        .I5(\n_0_mcp1_rx_64_data_out[57]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[32]_i_3 ));
LUT6 #(
    .INIT(64'hBBAAAABAAAAAAAAA)) 
     \mcp1_rx_64_data_out[32]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[32]_i_7 ),
        .I1(\n_0_mcp1_block_field_reg_reg[7]_rep__0 ),
        .I2(data0[32]),
        .I3(mcp1_block_field_reg[6]),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I5(\n_0_mcp1_rx_64_ctrl_out[1]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[32]_i_4 ));
LUT6 #(
    .INIT(64'h5FF7FFF7FFFFFFFF)) 
     \mcp1_rx_64_data_out[32]_i_5 
       (.I0(\n_0_mcp1_block_field_reg_reg[7]_rep__0 ),
        .I1(data0[32]),
        .I2(mcp1_block_field_reg[6]),
        .I3(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[42] ),
        .I5(\n_0_mcp1_rx_64_ctrl_out[7]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[32]_i_5 ));
LUT6 #(
    .INIT(64'h0000000008000808)) 
     \mcp1_rx_64_data_out[32]_i_6 
       (.I0(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I1(mcp1_block_field_reg[2]),
        .I2(mcp1_block_field_reg[1]),
        .I3(data0[32]),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I5(\n_0_mcp1_rx_64_data_out[32]_i_8 ),
        .O(\n_0_mcp1_rx_64_data_out[32]_i_6 ));
LUT6 #(
    .INIT(64'h0808800000008000)) 
     \mcp1_rx_64_data_out[32]_i_7 
       (.I0(\n_0_mcp1_rx_64_data_out[33]_i_5 ),
        .I1(\n_0_mcp1_block_field_reg_reg[7]_rep__0 ),
        .I2(mcp1_block_field_reg[6]),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[42] ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I5(data0[32]),
        .O(\n_0_mcp1_rx_64_data_out[32]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair285" *) 
   LUT4 #(
    .INIT(16'hFBDF)) 
     \mcp1_rx_64_data_out[32]_i_8 
       (.I0(mcp1_block_field_reg[3]),
        .I1(mcp1_block_field_reg[4]),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I3(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .O(\n_0_mcp1_rx_64_data_out[32]_i_8 ));
LUT6 #(
    .INIT(64'h88888888BBBBBBB8)) 
     \mcp1_rx_64_data_out[33]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[35] ),
        .I1(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ),
        .I2(mcp1_block_field_reg[0]),
        .I3(\n_0_mcp1_rx_64_data_out[33]_i_2 ),
        .I4(\n_0_mcp1_rx_64_data_out[33]_i_3 ),
        .I5(\n_0_mcp1_rx_64_data_out[33]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[33]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair291" *) 
   LUT5 #(
    .INIT(32'h00009000)) 
     \mcp1_rx_64_data_out[33]_i_10 
       (.I0(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I2(mcp1_block_field_reg[2]),
        .I3(mcp1_block_field_reg[1]),
        .I4(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .O(\n_0_mcp1_rx_64_data_out[33]_i_10 ));
LUT6 #(
    .INIT(64'h0000004004000000)) 
     \mcp1_rx_64_data_out[33]_i_11 
       (.I0(mcp1_block_field_reg[2]),
        .I1(mcp1_block_field_reg[1]),
        .I2(mcp1_block_field_reg[4]),
        .I3(mcp1_block_field_reg[3]),
        .I4(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I5(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .O(\n_0_mcp1_rx_64_data_out[33]_i_11 ));
LUT6 #(
    .INIT(64'h808F0000FFFFFFFF)) 
     \mcp1_rx_64_data_out[33]_i_12 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[43] ),
        .I1(\n_0_mcp1_rx_64_data_out[33]_i_14 ),
        .I2(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I3(\n_0_mcp1_rx_64_data_out[33]_i_15 ),
        .I4(\n_0_mcp1_rx_64_ctrl_out[7]_i_4 ),
        .I5(mcp1_block_field_reg[0]),
        .O(\n_0_mcp1_rx_64_data_out[33]_i_12 ));
LUT2 #(
    .INIT(4'h8)) 
     \mcp1_rx_64_data_out[33]_i_13 
       (.I0(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I1(mcp1_block_field_reg[4]),
        .O(\n_0_mcp1_rx_64_data_out[33]_i_13 ));
LUT2 #(
    .INIT(4'h8)) 
     \mcp1_rx_64_data_out[33]_i_14 
       (.I0(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I1(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .O(\n_0_mcp1_rx_64_data_out[33]_i_14 ));
LUT3 #(
    .INIT(8'hDF)) 
     \mcp1_rx_64_data_out[33]_i_15 
       (.I0(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I1(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I2(data0[33]),
        .O(\n_0_mcp1_rx_64_data_out[33]_i_15 ));
LUT6 #(
    .INIT(64'h2020800000008000)) 
     \mcp1_rx_64_data_out[33]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[33]_i_5 ),
        .I1(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I2(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[43] ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I5(data0[33]),
        .O(\n_0_mcp1_rx_64_data_out[33]_i_2 ));
LUT6 #(
    .INIT(64'h4F444F4F44444444)) 
     \mcp1_rx_64_data_out[33]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[33]_i_6 ),
        .I1(\n_0_mcp1_rx_64_data_out[33]_i_7 ),
        .I2(\n_0_mcp1_rx_64_data_out[33]_i_8 ),
        .I3(data0[33]),
        .I4(\n_0_mcp1_rx_64_data_out[33]_i_9 ),
        .I5(\n_0_mcp1_rx_64_data_out[33]_i_10 ),
        .O(\n_0_mcp1_rx_64_data_out[33]_i_3 ));
LUT6 #(
    .INIT(64'h00000000FFFF08AA)) 
     \mcp1_rx_64_data_out[33]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[37]_i_6 ),
        .I1(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I2(data0[33]),
        .I3(\n_0_mcp1_rx_64_data_out[33]_i_11 ),
        .I4(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I5(\n_0_mcp1_rx_64_data_out[33]_i_12 ),
        .O(\n_0_mcp1_rx_64_data_out[33]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair282" *) 
   LUT5 #(
    .INIT(32'h00002400)) 
     \mcp1_rx_64_data_out[33]_i_5 
       (.I0(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I1(mcp1_block_field_reg[4]),
        .I2(mcp1_block_field_reg[3]),
        .I3(mcp1_block_field_reg[1]),
        .I4(mcp1_block_field_reg[2]),
        .O(\n_0_mcp1_rx_64_data_out[33]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFFFFC7F7FFFF)) 
     \mcp1_rx_64_data_out[33]_i_6 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[35] ),
        .I1(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I2(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I3(data0[33]),
        .I4(\n_0_mcp1_rx_64_data_out[33]_i_13 ),
        .I5(mcp1_block_field_reg[1]),
        .O(\n_0_mcp1_rx_64_data_out[33]_i_6 ));
LUT3 #(
    .INIT(8'h42)) 
     \mcp1_rx_64_data_out[33]_i_7 
       (.I0(mcp1_block_field_reg[2]),
        .I1(mcp1_block_field_reg[3]),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .O(\n_0_mcp1_rx_64_data_out[33]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair305" *) 
   LUT3 #(
    .INIT(8'hDB)) 
     \mcp1_rx_64_data_out[33]_i_8 
       (.I0(mcp1_block_field_reg[4]),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I2(mcp1_block_field_reg[3]),
        .O(\n_0_mcp1_rx_64_data_out[33]_i_8 ));
LUT2 #(
    .INIT(4'h7)) 
     \mcp1_rx_64_data_out[33]_i_9 
       (.I0(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I1(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .O(\n_0_mcp1_rx_64_data_out[33]_i_9 ));
LUT6 #(
    .INIT(64'hAAF3AAFFAAFFAAFF)) 
     \mcp1_rx_64_data_out[34]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[36] ),
        .I1(\n_0_mcp1_rx_64_data_out[34]_i_2 ),
        .I2(\n_0_mcp1_rx_64_data_out[34]_i_3 ),
        .I3(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ),
        .I4(\n_0_mcp1_rx_64_data_out[34]_i_4 ),
        .I5(\n_0_mcp1_rx_64_data_out[34]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[34]_i_1 ));
LUT6 #(
    .INIT(64'h3FDD55DDFFDD55DD)) 
     \mcp1_rx_64_data_out[34]_i_2 
       (.I0(data0[34]),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I2(mcp1_block_field_reg[4]),
        .I3(mcp1_block_field_reg[7]),
        .I4(mcp1_block_field_reg[6]),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[44] ),
        .O(\n_0_mcp1_rx_64_data_out[34]_i_2 ));
LUT4 #(
    .INIT(16'h6996)) 
     \mcp1_rx_64_data_out[34]_i_3 
       (.I0(mcp1_block_field_reg[3]),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I2(mcp1_block_field_reg[0]),
        .I3(mcp1_block_field_reg[2]),
        .O(\n_0_mcp1_rx_64_data_out[34]_i_3 ));
LUT6 #(
    .INIT(64'h0082240018000081)) 
     \mcp1_rx_64_data_out[34]_i_4 
       (.I0(mcp1_block_field_reg[1]),
        .I1(\n_0_mcp1_rx_64_ctrl_out[7]_i_3 ),
        .I2(mcp1_block_field_reg[3]),
        .I3(mcp1_block_field_reg[4]),
        .I4(\n_0_mcp1_rx_64_ctrl_out[3]_i_8 ),
        .I5(mcp1_block_field_reg[2]),
        .O(\n_0_mcp1_rx_64_data_out[34]_i_4 ));
LUT6 #(
    .INIT(64'hCFFF44FF0CFFFF00)) 
     \mcp1_rx_64_data_out[34]_i_5 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[36] ),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[44] ),
        .I3(mcp1_block_field_reg[6]),
        .I4(mcp1_block_field_reg[7]),
        .I5(mcp1_block_field_reg[4]),
        .O(\n_0_mcp1_rx_64_data_out[34]_i_5 ));
LUT6 #(
    .INIT(64'hF3F35151FFFF5155)) 
     \mcp1_rx_64_data_out[35]_i_1 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ),
        .I1(\n_0_mcp1_rx_64_data_out[35]_i_2 ),
        .I2(\n_0_mcp1_rx_64_data_out[35]_i_3 ),
        .I3(mcp1_block_field_reg[6]),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[37] ),
        .I5(\n_0_mcp1_rx_64_data_out[35]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[35]_i_1 ));
LUT6 #(
    .INIT(64'h0000000020220000)) 
     \mcp1_rx_64_data_out[35]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[35]_i_5 ),
        .I1(\n_0_mcp1_rx_64_data_out[34]_i_3 ),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I4(\n_0_mcp1_rx_64_data_out[36]_i_3 ),
        .I5(\n_0_mcp1_rx_64_data_out[36]_i_6 ),
        .O(\n_0_mcp1_rx_64_data_out[35]_i_2 ));
LUT6 #(
    .INIT(64'hA864FDB9206475B9)) 
     \mcp1_rx_64_data_out[35]_i_3 
       (.I0(mcp1_block_field_reg[7]),
        .I1(mcp1_block_field_reg[6]),
        .I2(data0[35]),
        .I3(mcp1_block_field_reg[5]),
        .I4(mcp1_block_field_reg[4]),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[45] ),
        .O(\n_0_mcp1_rx_64_data_out[35]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair286" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \mcp1_rx_64_data_out[35]_i_4 
       (.I0(mcp1_block_field_reg[7]),
        .I1(mcp1_block_field_reg[5]),
        .O(\n_0_mcp1_rx_64_data_out[35]_i_4 ));
LUT5 #(
    .INIT(32'hF7F0F7FF)) 
     \mcp1_rx_64_data_out[35]_i_5 
       (.I0(mcp1_block_field_reg[6]),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[45] ),
        .I2(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I3(mcp1_block_field_reg[7]),
        .I4(data0[35]),
        .O(\n_0_mcp1_rx_64_data_out[35]_i_5 ));
LUT6 #(
    .INIT(64'hFDFDFDFD00FDFDFD)) 
     \mcp1_rx_64_data_out[36]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[38] ),
        .I3(\n_0_mcp1_rx_64_data_out[36]_i_2 ),
        .I4(\n_0_mcp1_rx_64_data_out[36]_i_3 ),
        .I5(\n_0_mcp1_rx_64_data_out[36]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[36]_i_1 ));
LUT6 #(
    .INIT(64'h0000000700000000)) 
     \mcp1_rx_64_data_out[36]_i_2 
       (.I0(data0[36]),
        .I1(\n_0_mcp1_rx_64_data_out[36]_i_5 ),
        .I2(\n_0_mcp1_rx_64_data_out[36]_i_6 ),
        .I3(\n_0_mcp1_rx_64_data_out[34]_i_3 ),
        .I4(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ),
        .I5(\n_0_mcp1_rx_64_data_out[36]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[36]_i_2 ));
LUT6 #(
    .INIT(64'h9003096003906009)) 
     \mcp1_rx_64_data_out[36]_i_3 
       (.I0(mcp1_block_field_reg[7]),
        .I1(mcp1_block_field_reg[2]),
        .I2(mcp1_block_field_reg[4]),
        .I3(mcp1_block_field_reg[3]),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I5(mcp1_block_field_reg[6]),
        .O(\n_0_mcp1_rx_64_data_out[36]_i_3 ));
LUT6 #(
    .INIT(64'hA864FDB9206475B9)) 
     \mcp1_rx_64_data_out[36]_i_4 
       (.I0(mcp1_block_field_reg[7]),
        .I1(mcp1_block_field_reg[6]),
        .I2(data0[36]),
        .I3(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I4(mcp1_block_field_reg[4]),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[46] ),
        .O(\n_0_mcp1_rx_64_data_out[36]_i_4 ));
LUT2 #(
    .INIT(4'h1)) 
     \mcp1_rx_64_data_out[36]_i_5 
       (.I0(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I1(mcp1_block_field_reg[7]),
        .O(\n_0_mcp1_rx_64_data_out[36]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair302" *) 
   LUT4 #(
    .INIT(16'h5996)) 
     \mcp1_rx_64_data_out[36]_i_6 
       (.I0(mcp1_block_field_reg[1]),
        .I1(mcp1_block_field_reg[4]),
        .I2(mcp1_block_field_reg[3]),
        .I3(mcp1_block_field_reg[2]),
        .O(\n_0_mcp1_rx_64_data_out[36]_i_6 ));
LUT5 #(
    .INIT(32'hFF0C77FF)) 
     \mcp1_rx_64_data_out[36]_i_7 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[46] ),
        .I1(mcp1_block_field_reg[6]),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[38] ),
        .I3(mcp1_block_field_reg[7]),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .O(\n_0_mcp1_rx_64_data_out[36]_i_7 ));
LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
     \mcp1_rx_64_data_out[37]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[39] ),
        .I1(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ),
        .I2(\n_0_mcp1_rx_64_data_out[37]_i_2 ),
        .I3(\n_0_mcp1_rx_64_data_out[37]_i_3 ),
        .I4(mcp1_block_field_reg[0]),
        .I5(\n_0_mcp1_rx_64_data_out[37]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[37]_i_1 ));
LUT6 #(
    .INIT(64'h1000404055555555)) 
     \mcp1_rx_64_data_out[37]_i_2 
       (.I0(mcp1_block_field_reg[7]),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I2(\n_0_mcp1_rx_64_data_out[37]_i_5 ),
        .I3(data0[37]),
        .I4(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I5(\n_0_mcp1_rx_64_data_out[37]_i_6 ),
        .O(\n_0_mcp1_rx_64_data_out[37]_i_2 ));
LUT6 #(
    .INIT(64'hA000080000000800)) 
     \mcp1_rx_64_data_out[37]_i_3 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[7]_i_4 ),
        .I1(data0[37]),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I3(mcp1_block_field_reg[7]),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[47] ),
        .O(\n_0_mcp1_rx_64_data_out[37]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFF0000FFE0)) 
     \mcp1_rx_64_data_out[37]_i_4 
       (.I0(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I1(data0[37]),
        .I2(\n_0_mcp1_rx_64_data_out[47]_i_6 ),
        .I3(\n_0_mcp1_rx_64_data_out[37]_i_7 ),
        .I4(mcp1_block_field_reg[1]),
        .I5(\n_0_mcp1_rx_64_data_out[37]_i_8 ),
        .O(\n_0_mcp1_rx_64_data_out[37]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair287" *) 
   LUT5 #(
    .INIT(32'h00004200)) 
     \mcp1_rx_64_data_out[37]_i_5 
       (.I0(mcp1_block_field_reg[3]),
        .I1(mcp1_block_field_reg[4]),
        .I2(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I3(mcp1_block_field_reg[1]),
        .I4(mcp1_block_field_reg[2]),
        .O(\n_0_mcp1_rx_64_data_out[37]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair284" *) 
   LUT5 #(
    .INIT(32'hFFFF8000)) 
     \mcp1_rx_64_data_out[37]_i_6 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[39] ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[38] ),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[41] ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[40] ),
        .I4(\n_0_mcp1_rx_64_data_out[38]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[37]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair301" *) 
   LUT4 #(
    .INIT(16'h0800)) 
     \mcp1_rx_64_data_out[37]_i_7 
       (.I0(\n_0_mcp1_rx_64_data_out[57]_i_7 ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[39] ),
        .I2(mcp1_block_field_reg[2]),
        .I3(mcp1_block_field_reg[3]),
        .O(\n_0_mcp1_rx_64_data_out[37]_i_7 ));
LUT6 #(
    .INIT(64'hFFFFFFFF54440000)) 
     \mcp1_rx_64_data_out[37]_i_8 
       (.I0(\n_0_mcp1_rx_64_data_out[33]_i_8 ),
        .I1(data0[37]),
        .I2(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I3(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I4(\n_0_mcp1_rx_64_data_out[33]_i_10 ),
        .I5(\n_0_mcp1_rx_64_data_out[37]_i_9 ),
        .O(\n_0_mcp1_rx_64_data_out[37]_i_8 ));
LUT6 #(
    .INIT(64'h2020800000008000)) 
     \mcp1_rx_64_data_out[37]_i_9 
       (.I0(\n_0_mcp1_rx_64_data_out[33]_i_5 ),
        .I1(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I2(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[47] ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I5(data0[37]),
        .O(\n_0_mcp1_rx_64_data_out[37]_i_9 ));
LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
     \mcp1_rx_64_data_out[38]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[40] ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I3(\n_0_mcp1_rx_64_data_out[38]_i_2 ),
        .I4(mcp1_block_field_reg[0]),
        .I5(\n_0_mcp1_rx_64_data_out[38]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[38]_i_1 ));
LUT6 #(
    .INIT(64'h2020800000008000)) 
     \mcp1_rx_64_data_out[38]_i_10 
       (.I0(\n_0_mcp1_rx_64_data_out[33]_i_5 ),
        .I1(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I2(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[48] ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I5(data0[38]),
        .O(\n_0_mcp1_rx_64_data_out[38]_i_10 ));
LUT4 #(
    .INIT(16'hFFAB)) 
     \mcp1_rx_64_data_out[38]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[38]_i_4 ),
        .I1(mcp1_block_field_reg[7]),
        .I2(\n_0_mcp1_rx_64_data_out[38]_i_5 ),
        .I3(\n_0_mcp1_rx_64_data_out[38]_i_6 ),
        .O(\n_0_mcp1_rx_64_data_out[38]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF0000FD55)) 
     \mcp1_rx_64_data_out[38]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[38]_i_7 ),
        .I1(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I2(data0[38]),
        .I3(\n_0_mcp1_rx_64_data_out[47]_i_6 ),
        .I4(mcp1_block_field_reg[1]),
        .I5(\n_0_mcp1_rx_64_data_out[38]_i_8 ),
        .O(\n_0_mcp1_rx_64_data_out[38]_i_3 ));
LUT5 #(
    .INIT(32'h00220080)) 
     \mcp1_rx_64_data_out[38]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[37]_i_5 ),
        .I1(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I2(data0[38]),
        .I3(mcp1_block_field_reg[7]),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .O(\n_0_mcp1_rx_64_data_out[38]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair285" *) 
   LUT5 #(
    .INIT(32'hFFEFFBFF)) 
     \mcp1_rx_64_data_out[38]_i_5 
       (.I0(\n_0_mcp1_rx_64_data_out[38]_i_9 ),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I3(mcp1_block_field_reg[3]),
        .I4(mcp1_block_field_reg[4]),
        .O(\n_0_mcp1_rx_64_data_out[38]_i_5 ));
LUT6 #(
    .INIT(64'hA000080000000800)) 
     \mcp1_rx_64_data_out[38]_i_6 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[7]_i_4 ),
        .I1(data0[38]),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I3(mcp1_block_field_reg[7]),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[48] ),
        .O(\n_0_mcp1_rx_64_data_out[38]_i_6 ));
LUT4 #(
    .INIT(16'hDFFF)) 
     \mcp1_rx_64_data_out[38]_i_7 
       (.I0(\n_0_mcp1_rx_64_data_out[57]_i_7 ),
        .I1(mcp1_block_field_reg[2]),
        .I2(mcp1_block_field_reg[3]),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[40] ),
        .O(\n_0_mcp1_rx_64_data_out[38]_i_7 ));
LUT6 #(
    .INIT(64'hFFFFFFFF54440000)) 
     \mcp1_rx_64_data_out[38]_i_8 
       (.I0(\n_0_mcp1_rx_64_data_out[33]_i_8 ),
        .I1(data0[38]),
        .I2(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I3(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I4(\n_0_mcp1_rx_64_data_out[33]_i_10 ),
        .I5(\n_0_mcp1_rx_64_data_out[38]_i_10 ),
        .O(\n_0_mcp1_rx_64_data_out[38]_i_8 ));
LUT6 #(
    .INIT(64'hDDDDDDDDDDDDDDDF)) 
     \mcp1_rx_64_data_out[38]_i_9 
       (.I0(mcp1_block_field_reg[2]),
        .I1(mcp1_block_field_reg[1]),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[39] ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[38] ),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[41] ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[40] ),
        .O(\n_0_mcp1_rx_64_data_out[38]_i_9 ));
LUT6 #(
    .INIT(64'hFDFD00FDFDFDFDFD)) 
     \mcp1_rx_64_data_out[39]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[41] ),
        .I3(\n_0_mcp1_rx_64_data_out[39]_i_2 ),
        .I4(\n_0_mcp1_rx_64_data_out[56]_i_2 ),
        .I5(\n_0_mcp1_rx_64_data_out[39]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[39]_i_1 ));
LUT6 #(
    .INIT(64'h2202222222022202)) 
     \mcp1_rx_64_data_out[39]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[39]_i_4 ),
        .I1(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ),
        .I2(data0[39]),
        .I3(mcp1_block_field_reg[6]),
        .I4(mcp1_block_field_reg[7]),
        .I5(mcp1_block_field_reg[5]),
        .O(\n_0_mcp1_rx_64_data_out[39]_i_2 ));
LUT6 #(
    .INIT(64'hF3FBF6F6F1F9F2F2)) 
     \mcp1_rx_64_data_out[39]_i_3 
       (.I0(mcp1_block_field_reg[4]),
        .I1(mcp1_block_field_reg[5]),
        .I2(mcp1_block_field_reg[7]),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[41] ),
        .I4(mcp1_block_field_reg[6]),
        .I5(\n_0_mcp1_rx_64_data_out[39]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[39]_i_3 ));
LUT6 #(
    .INIT(64'h00FDFDFDFCFDFDFD)) 
     \mcp1_rx_64_data_out[39]_i_4 
       (.I0(data0[39]),
        .I1(mcp1_block_field_reg[5]),
        .I2(mcp1_block_field_reg[4]),
        .I3(mcp1_block_field_reg[6]),
        .I4(mcp1_block_field_reg[7]),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[49] ),
        .O(\n_0_mcp1_rx_64_data_out[39]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair284" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     \mcp1_rx_64_data_out[39]_i_5 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[40] ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[41] ),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[38] ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[39] ),
        .O(\n_0_mcp1_rx_64_data_out[39]_i_5 ));
LUT6 #(
    .INIT(64'hFDFDFD00FDFDFDFD)) 
     \mcp1_rx_64_data_out[3]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[5] ),
        .I3(\n_0_mcp1_rx_64_data_out[3]_i_2 ),
        .I4(\n_0_mcp1_rx_64_data_out[3]_i_3 ),
        .I5(\n_0_mcp1_rx_64_data_out[4]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[3]_i_1 ));
LUT5 #(
    .INIT(32'hAAAA0888)) 
     \mcp1_rx_64_data_out[3]_i_2 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[13] ),
        .I1(mcp1_block_field_reg[6]),
        .I2(mcp1_block_field_reg[4]),
        .I3(mcp1_block_field_reg[5]),
        .I4(mcp1_block_field_reg[7]),
        .O(\n_0_mcp1_rx_64_data_out[3]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF0101FFCD)) 
     \mcp1_rx_64_data_out[3]_i_3 
       (.I0(mcp1_block_field_reg[5]),
        .I1(mcp1_block_field_reg[6]),
        .I2(mcp1_block_field_reg[4]),
        .I3(data0[3]),
        .I4(mcp1_block_field_reg[7]),
        .I5(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[3]_i_3 ));
LUT6 #(
    .INIT(64'h08080808FBFBFB08)) 
     \mcp1_rx_64_data_out[40]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[42] ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I3(\n_0_mcp1_rx_64_data_out[40]_i_2 ),
        .I4(\n_0_mcp1_rx_64_data_out[40]_i_3 ),
        .I5(\n_0_mcp1_rx_64_data_out[40]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[40]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF2000FFFF)) 
     \mcp1_rx_64_data_out[40]_i_2 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[7]_i_3 ),
        .I1(mcp1_block_field_reg[7]),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[42] ),
        .I3(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I4(mcp1_block_field_reg[0]),
        .I5(\n_0_mcp1_rx_64_data_out[40]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[40]_i_2 ));
LUT6 #(
    .INIT(64'h8000080880000000)) 
     \mcp1_rx_64_data_out[40]_i_3 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[7]_i_4 ),
        .I1(mcp1_block_field_reg[7]),
        .I2(mcp1_block_field_reg[6]),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[50] ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I5(data0[40]),
        .O(\n_0_mcp1_rx_64_data_out[40]_i_3 ));
LUT6 #(
    .INIT(64'h0000000020222222)) 
     \mcp1_rx_64_data_out[40]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[40]_i_6 ),
        .I1(mcp1_block_field_reg[0]),
        .I2(\n_0_mcp1_rx_64_data_out[46]_i_7 ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[42] ),
        .I4(\n_0_mcp1_rx_64_data_out[57]_i_7 ),
        .I5(\n_0_mcp1_rx_64_data_out[40]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[40]_i_4 ));
LUT6 #(
    .INIT(64'h0202080000000800)) 
     \mcp1_rx_64_data_out[40]_i_5 
       (.I0(\n_0_mcp1_rx_64_data_out[37]_i_5 ),
        .I1(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I2(mcp1_block_field_reg[7]),
        .I3(data0[40]),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[42] ),
        .O(\n_0_mcp1_rx_64_data_out[40]_i_5 ));
LUT6 #(
    .INIT(64'hFBFBBFBFFBFFFFFF)) 
     \mcp1_rx_64_data_out[40]_i_6 
       (.I0(\n_0_mcp1_rx_64_data_out[61]_i_8 ),
        .I1(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I2(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I3(\n_0_mcp1_rx_64_data_out[47]_i_8 ),
        .I4(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I5(data0[40]),
        .O(\n_0_mcp1_rx_64_data_out[40]_i_6 ));
LUT6 #(
    .INIT(64'h2020020000000200)) 
     \mcp1_rx_64_data_out[40]_i_7 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[1]_i_3 ),
        .I1(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I3(data0[40]),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[42] ),
        .O(\n_0_mcp1_rx_64_data_out[40]_i_7 ));
LUT6 #(
    .INIT(64'hBBB88888BBB8BBB8)) 
     \mcp1_rx_64_data_out[41]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[43] ),
        .I1(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ),
        .I2(\n_0_mcp1_rx_64_data_out[41]_i_2 ),
        .I3(\n_0_mcp1_rx_64_data_out[41]_i_3 ),
        .I4(\n_0_mcp1_rx_64_data_out[41]_i_4 ),
        .I5(\n_0_mcp1_rx_64_data_out[41]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[41]_i_1 ));
LUT6 #(
    .INIT(64'h0000280800002000)) 
     \mcp1_rx_64_data_out[41]_i_10 
       (.I0(\n_0_mcp1_rx_64_data_out[37]_i_5 ),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I3(data0[41]),
        .I4(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[43] ),
        .O(\n_0_mcp1_rx_64_data_out[41]_i_10 ));
(* SOFT_HLUTNM = "soft_lutpair298" *) 
   LUT4 #(
    .INIT(16'h0820)) 
     \mcp1_rx_64_data_out[41]_i_11 
       (.I0(mcp1_block_field_reg[2]),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I2(mcp1_block_field_reg[4]),
        .I3(mcp1_block_field_reg[3]),
        .O(\n_0_mcp1_rx_64_data_out[41]_i_11 ));
LUT2 #(
    .INIT(4'h2)) 
     \mcp1_rx_64_data_out[41]_i_12 
       (.I0(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I1(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .O(\n_0_mcp1_rx_64_data_out[41]_i_12 ));
LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
     \mcp1_rx_64_data_out[41]_i_2 
       (.I0(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I1(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[43] ),
        .I3(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I4(\n_0_mcp1_rx_64_ctrl_out[1]_i_3 ),
        .I5(\n_0_mcp1_rx_64_data_out[41]_i_6 ),
        .O(\n_0_mcp1_rx_64_data_out[41]_i_2 ));
LUT6 #(
    .INIT(64'hAAAAAAAA888888A8)) 
     \mcp1_rx_64_data_out[41]_i_3 
       (.I0(data0[41]),
        .I1(\n_0_mcp1_rx_64_data_out[41]_i_7 ),
        .I2(\n_0_mcp1_rx_64_ctrl_out[1]_i_3 ),
        .I3(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I4(\n_0_mcp1_rx_64_data_out[41]_i_8 ),
        .I5(\n_0_mcp1_rx_64_data_out[41]_i_9 ),
        .O(\n_0_mcp1_rx_64_data_out[41]_i_3 ));
LUT6 #(
    .INIT(64'hDDDDDFDDDDDDDDDD)) 
     \mcp1_rx_64_data_out[41]_i_4 
       (.I0(mcp1_block_field_reg[0]),
        .I1(\n_0_mcp1_rx_64_data_out[41]_i_10 ),
        .I2(\n_0_mcp1_rx_64_data_out[63]_i_2 ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[43] ),
        .I4(mcp1_block_field_reg[1]),
        .I5(\n_0_mcp1_rx_64_data_out[41]_i_11 ),
        .O(\n_0_mcp1_rx_64_data_out[41]_i_4 ));
LUT6 #(
    .INIT(64'h7FFFF5FF7FFFFFFF)) 
     \mcp1_rx_64_data_out[41]_i_5 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[7]_i_4 ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[51] ),
        .I2(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I3(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I5(data0[41]),
        .O(\n_0_mcp1_rx_64_data_out[41]_i_5 ));
LUT6 #(
    .INIT(64'hAAAEAAAAAAAAAAAA)) 
     \mcp1_rx_64_data_out[41]_i_6 
       (.I0(mcp1_block_field_reg[0]),
        .I1(mcp1_block_field_reg[3]),
        .I2(mcp1_block_field_reg[2]),
        .I3(mcp1_block_field_reg[1]),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[43] ),
        .I5(\n_0_mcp1_rx_64_data_out[57]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[41]_i_6 ));
LUT2 #(
    .INIT(4'h2)) 
     \mcp1_rx_64_data_out[41]_i_7 
       (.I0(\n_0_mcp1_rx_64_data_out[47]_i_6 ),
        .I1(mcp1_block_field_reg[1]),
        .O(\n_0_mcp1_rx_64_data_out[41]_i_7 ));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_rx_64_data_out[41]_i_8 
       (.I0(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I1(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .O(\n_0_mcp1_rx_64_data_out[41]_i_8 ));
LUT6 #(
    .INIT(64'h0000400000000000)) 
     \mcp1_rx_64_data_out[41]_i_9 
       (.I0(mcp1_block_field_reg[4]),
        .I1(mcp1_block_field_reg[3]),
        .I2(\n_0_mcp1_rx_64_data_out[41]_i_12 ),
        .I3(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I4(mcp1_block_field_reg[2]),
        .I5(mcp1_block_field_reg[1]),
        .O(\n_0_mcp1_rx_64_data_out[41]_i_9 ));
LUT6 #(
    .INIT(64'hB8B8B888B8B8B8B8)) 
     \mcp1_rx_64_data_out[42]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[44] ),
        .I1(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ),
        .I2(\n_0_mcp1_rx_64_data_out[42]_i_2 ),
        .I3(\n_0_mcp1_rx_64_data_out[42]_i_3 ),
        .I4(\n_0_mcp1_rx_64_data_out[42]_i_4 ),
        .I5(\n_0_mcp1_rx_64_data_out[42]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[42]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFAABAFFFFFFFF)) 
     \mcp1_rx_64_data_out[42]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[42]_i_6 ),
        .I1(mcp1_block_field_reg[1]),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[44] ),
        .I3(\n_0_mcp1_rx_64_data_out[42]_i_7 ),
        .I4(\n_0_mcp1_rx_64_data_out[42]_i_8 ),
        .I5(mcp1_block_field_reg[0]),
        .O(\n_0_mcp1_rx_64_data_out[42]_i_2 ));
LUT6 #(
    .INIT(64'h2020020000000200)) 
     \mcp1_rx_64_data_out[42]_i_3 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[1]_i_3 ),
        .I1(mcp1_block_field_reg[7]),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I3(data0[42]),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[44] ),
        .O(\n_0_mcp1_rx_64_data_out[42]_i_3 ));
LUT6 #(
    .INIT(64'hAAAEAAAAAAAAAAAA)) 
     \mcp1_rx_64_data_out[42]_i_4 
       (.I0(mcp1_block_field_reg[0]),
        .I1(mcp1_block_field_reg[3]),
        .I2(mcp1_block_field_reg[2]),
        .I3(mcp1_block_field_reg[1]),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[44] ),
        .I5(\n_0_mcp1_rx_64_data_out[57]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[42]_i_4 ));
LUT6 #(
    .INIT(64'hFBFBBFBFFBFFFFFF)) 
     \mcp1_rx_64_data_out[42]_i_5 
       (.I0(\n_0_mcp1_rx_64_data_out[61]_i_8 ),
        .I1(mcp1_block_field_reg[7]),
        .I2(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I3(\n_0_mcp1_rx_64_data_out[47]_i_8 ),
        .I4(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I5(data0[42]),
        .O(\n_0_mcp1_rx_64_data_out[42]_i_5 ));
LUT6 #(
    .INIT(64'h8000080880000000)) 
     \mcp1_rx_64_data_out[42]_i_6 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[7]_i_4 ),
        .I1(mcp1_block_field_reg[7]),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[52] ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I5(data0[42]),
        .O(\n_0_mcp1_rx_64_data_out[42]_i_6 ));
LUT6 #(
    .INIT(64'hFFEFFDFFFFFFFFFF)) 
     \mcp1_rx_64_data_out[42]_i_7 
       (.I0(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I1(mcp1_block_field_reg[7]),
        .I2(mcp1_block_field_reg[3]),
        .I3(mcp1_block_field_reg[4]),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I5(mcp1_block_field_reg[2]),
        .O(\n_0_mcp1_rx_64_data_out[42]_i_7 ));
LUT6 #(
    .INIT(64'h0202080000000800)) 
     \mcp1_rx_64_data_out[42]_i_8 
       (.I0(\n_0_mcp1_rx_64_data_out[37]_i_5 ),
        .I1(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I2(mcp1_block_field_reg[7]),
        .I3(data0[42]),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[44] ),
        .O(\n_0_mcp1_rx_64_data_out[42]_i_8 ));
LUT6 #(
    .INIT(64'h08080808FBFBFB08)) 
     \mcp1_rx_64_data_out[43]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[45] ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I3(\n_0_mcp1_rx_64_data_out[43]_i_2 ),
        .I4(\n_0_mcp1_rx_64_data_out[43]_i_3 ),
        .I5(\n_0_mcp1_rx_64_data_out[43]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[43]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF2000FFFF)) 
     \mcp1_rx_64_data_out[43]_i_2 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[7]_i_3 ),
        .I1(mcp1_block_field_reg[7]),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[45] ),
        .I3(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I4(mcp1_block_field_reg[0]),
        .I5(\n_0_mcp1_rx_64_data_out[43]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[43]_i_2 ));
LUT6 #(
    .INIT(64'h8000080880000000)) 
     \mcp1_rx_64_data_out[43]_i_3 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[7]_i_4 ),
        .I1(mcp1_block_field_reg[7]),
        .I2(mcp1_block_field_reg[6]),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[53] ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I5(data0[43]),
        .O(\n_0_mcp1_rx_64_data_out[43]_i_3 ));
LUT6 #(
    .INIT(64'h0000000022220222)) 
     \mcp1_rx_64_data_out[43]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[43]_i_6 ),
        .I1(mcp1_block_field_reg[0]),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[45] ),
        .I3(\n_0_mcp1_rx_64_data_out[57]_i_7 ),
        .I4(\n_0_mcp1_rx_64_data_out[46]_i_7 ),
        .I5(\n_0_mcp1_rx_64_data_out[43]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[43]_i_4 ));
LUT6 #(
    .INIT(64'h0202080000000800)) 
     \mcp1_rx_64_data_out[43]_i_5 
       (.I0(\n_0_mcp1_rx_64_data_out[37]_i_5 ),
        .I1(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I2(mcp1_block_field_reg[7]),
        .I3(data0[43]),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[45] ),
        .O(\n_0_mcp1_rx_64_data_out[43]_i_5 ));
LUT6 #(
    .INIT(64'hFBFBBFBFFBFFFFFF)) 
     \mcp1_rx_64_data_out[43]_i_6 
       (.I0(\n_0_mcp1_rx_64_data_out[61]_i_8 ),
        .I1(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I2(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I3(\n_0_mcp1_rx_64_data_out[47]_i_8 ),
        .I4(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I5(data0[43]),
        .O(\n_0_mcp1_rx_64_data_out[43]_i_6 ));
LUT6 #(
    .INIT(64'h2020020000000200)) 
     \mcp1_rx_64_data_out[43]_i_7 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[1]_i_3 ),
        .I1(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I3(data0[43]),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[45] ),
        .O(\n_0_mcp1_rx_64_data_out[43]_i_7 ));
LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
     \mcp1_rx_64_data_out[44]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[46] ),
        .I1(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ),
        .I2(\n_0_mcp1_rx_64_data_out[44]_i_2 ),
        .I3(mcp1_block_field_reg[0]),
        .I4(\n_0_mcp1_rx_64_data_out[44]_i_3 ),
        .I5(\n_0_mcp1_rx_64_data_out[44]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[44]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFDFDFDFFF)) 
     \mcp1_rx_64_data_out[44]_i_10 
       (.I0(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I1(mcp1_block_field_reg[2]),
        .I2(mcp1_block_field_reg[1]),
        .I3(data0[44]),
        .I4(\n_0_mcp1_rx_64_data_out[44]_i_11 ),
        .I5(\n_0_mcp1_rx_64_ctrl_out[7]_i_8 ),
        .O(\n_0_mcp1_rx_64_data_out[44]_i_10 ));
LUT2 #(
    .INIT(4'h2)) 
     \mcp1_rx_64_data_out[44]_i_11 
       (.I0(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .O(\n_0_mcp1_rx_64_data_out[44]_i_11 ));
LUT5 #(
    .INIT(32'hFFFFCFCE)) 
     \mcp1_rx_64_data_out[44]_i_2 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[6]_i_3 ),
        .I1(\n_0_mcp1_rx_64_data_out[44]_i_5 ),
        .I2(\n_0_mcp1_rx_64_data_out[44]_i_6 ),
        .I3(\n_0_mcp1_rx_64_data_out[49]_i_6 ),
        .I4(\n_0_mcp1_rx_64_data_out[44]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[44]_i_2 ));
LUT6 #(
    .INIT(64'h0000000014000000)) 
     \mcp1_rx_64_data_out[44]_i_3 
       (.I0(mcp1_block_field_reg[1]),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I2(mcp1_block_field_reg[6]),
        .I3(mcp1_block_field_reg[7]),
        .I4(data0[44]),
        .I5(\n_0_mcp1_rx_64_data_out[44]_i_8 ),
        .O(\n_0_mcp1_rx_64_data_out[44]_i_3 ));
LUT6 #(
    .INIT(64'hAEAEAEAEFFAEAEAE)) 
     \mcp1_rx_64_data_out[44]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[44]_i_9 ),
        .I1(\n_0_mcp1_rx_64_ctrl_out[7]_i_3 ),
        .I2(\n_0_mcp1_rx_64_data_out[44]_i_10 ),
        .I3(\n_0_mcp1_rx_64_data_out[57]_i_7 ),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[46] ),
        .I5(\n_0_mcp1_rx_64_data_out[46]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[44]_i_4 ));
LUT6 #(
    .INIT(64'h0202080000000800)) 
     \mcp1_rx_64_data_out[44]_i_5 
       (.I0(\n_0_mcp1_rx_64_data_out[37]_i_5 ),
        .I1(mcp1_block_field_reg[6]),
        .I2(mcp1_block_field_reg[7]),
        .I3(data0[44]),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[46] ),
        .O(\n_0_mcp1_rx_64_data_out[44]_i_5 ));
LUT5 #(
    .INIT(32'h3FDDFFFF)) 
     \mcp1_rx_64_data_out[44]_i_6 
       (.I0(data0[44]),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[54] ),
        .I3(mcp1_block_field_reg[6]),
        .I4(mcp1_block_field_reg[7]),
        .O(\n_0_mcp1_rx_64_data_out[44]_i_6 ));
LUT5 #(
    .INIT(32'h00080800)) 
     \mcp1_rx_64_data_out[44]_i_7 
       (.I0(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[46] ),
        .I2(mcp1_block_field_reg[7]),
        .I3(mcp1_block_field_reg[6]),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .O(\n_0_mcp1_rx_64_data_out[44]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair297" *) 
   LUT4 #(
    .INIT(16'hBDFF)) 
     \mcp1_rx_64_data_out[44]_i_8 
       (.I0(mcp1_block_field_reg[3]),
        .I1(mcp1_block_field_reg[4]),
        .I2(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I3(mcp1_block_field_reg[2]),
        .O(\n_0_mcp1_rx_64_data_out[44]_i_8 ));
LUT6 #(
    .INIT(64'h2020020000000200)) 
     \mcp1_rx_64_data_out[44]_i_9 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[1]_i_3 ),
        .I1(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I3(data0[44]),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[46] ),
        .O(\n_0_mcp1_rx_64_data_out[44]_i_9 ));
LUT6 #(
    .INIT(64'h08080808FBFBFB08)) 
     \mcp1_rx_64_data_out[45]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[47] ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I3(\n_0_mcp1_rx_64_data_out[45]_i_2 ),
        .I4(\n_0_mcp1_rx_64_data_out[45]_i_3 ),
        .I5(\n_0_mcp1_rx_64_data_out[45]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[45]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF2000FFFF)) 
     \mcp1_rx_64_data_out[45]_i_2 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[7]_i_3 ),
        .I1(mcp1_block_field_reg[7]),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[47] ),
        .I3(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I4(mcp1_block_field_reg[0]),
        .I5(\n_0_mcp1_rx_64_data_out[45]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[45]_i_2 ));
LUT6 #(
    .INIT(64'h8000080880000000)) 
     \mcp1_rx_64_data_out[45]_i_3 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[7]_i_4 ),
        .I1(mcp1_block_field_reg[7]),
        .I2(mcp1_block_field_reg[6]),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[55] ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I5(data0[45]),
        .O(\n_0_mcp1_rx_64_data_out[45]_i_3 ));
LUT6 #(
    .INIT(64'h0000000020222222)) 
     \mcp1_rx_64_data_out[45]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[45]_i_6 ),
        .I1(mcp1_block_field_reg[0]),
        .I2(\n_0_mcp1_rx_64_data_out[46]_i_7 ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[47] ),
        .I4(\n_0_mcp1_rx_64_data_out[57]_i_7 ),
        .I5(\n_0_mcp1_rx_64_data_out[45]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[45]_i_4 ));
LUT6 #(
    .INIT(64'h0202080000000800)) 
     \mcp1_rx_64_data_out[45]_i_5 
       (.I0(\n_0_mcp1_rx_64_data_out[37]_i_5 ),
        .I1(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I2(mcp1_block_field_reg[7]),
        .I3(data0[45]),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[47] ),
        .O(\n_0_mcp1_rx_64_data_out[45]_i_5 ));
LUT6 #(
    .INIT(64'hFBFBBFBFFBFFFFFF)) 
     \mcp1_rx_64_data_out[45]_i_6 
       (.I0(\n_0_mcp1_rx_64_data_out[61]_i_8 ),
        .I1(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I2(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I3(\n_0_mcp1_rx_64_data_out[47]_i_8 ),
        .I4(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I5(data0[45]),
        .O(\n_0_mcp1_rx_64_data_out[45]_i_6 ));
LUT6 #(
    .INIT(64'h2020020000000200)) 
     \mcp1_rx_64_data_out[45]_i_7 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[1]_i_3 ),
        .I1(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I3(data0[45]),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[47] ),
        .O(\n_0_mcp1_rx_64_data_out[45]_i_7 ));
LUT6 #(
    .INIT(64'h08080808FBFBFB08)) 
     \mcp1_rx_64_data_out[46]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[48] ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I3(\n_0_mcp1_rx_64_data_out[46]_i_2 ),
        .I4(\n_0_mcp1_rx_64_data_out[46]_i_3 ),
        .I5(\n_0_mcp1_rx_64_data_out[46]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[46]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF2000FFFF)) 
     \mcp1_rx_64_data_out[46]_i_2 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[7]_i_3 ),
        .I1(mcp1_block_field_reg[7]),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[48] ),
        .I3(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I4(mcp1_block_field_reg[0]),
        .I5(\n_0_mcp1_rx_64_data_out[46]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[46]_i_2 ));
LUT6 #(
    .INIT(64'h8000080880000000)) 
     \mcp1_rx_64_data_out[46]_i_3 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[7]_i_4 ),
        .I1(mcp1_block_field_reg[7]),
        .I2(mcp1_block_field_reg[6]),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[56] ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I5(data0[46]),
        .O(\n_0_mcp1_rx_64_data_out[46]_i_3 ));
LUT6 #(
    .INIT(64'h0000000022220222)) 
     \mcp1_rx_64_data_out[46]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[46]_i_6 ),
        .I1(mcp1_block_field_reg[0]),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[48] ),
        .I3(\n_0_mcp1_rx_64_data_out[57]_i_7 ),
        .I4(\n_0_mcp1_rx_64_data_out[46]_i_7 ),
        .I5(\n_0_mcp1_rx_64_data_out[46]_i_8 ),
        .O(\n_0_mcp1_rx_64_data_out[46]_i_4 ));
LUT6 #(
    .INIT(64'h0202080000000800)) 
     \mcp1_rx_64_data_out[46]_i_5 
       (.I0(\n_0_mcp1_rx_64_data_out[37]_i_5 ),
        .I1(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I2(mcp1_block_field_reg[7]),
        .I3(data0[46]),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[48] ),
        .O(\n_0_mcp1_rx_64_data_out[46]_i_5 ));
LUT6 #(
    .INIT(64'hFBFBBFBFFBFFFFFF)) 
     \mcp1_rx_64_data_out[46]_i_6 
       (.I0(\n_0_mcp1_rx_64_data_out[61]_i_8 ),
        .I1(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I2(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I3(\n_0_mcp1_rx_64_data_out[47]_i_8 ),
        .I4(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I5(data0[46]),
        .O(\n_0_mcp1_rx_64_data_out[46]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair304" *) 
   LUT3 #(
    .INIT(8'hEF)) 
     \mcp1_rx_64_data_out[46]_i_7 
       (.I0(mcp1_block_field_reg[1]),
        .I1(mcp1_block_field_reg[2]),
        .I2(mcp1_block_field_reg[3]),
        .O(\n_0_mcp1_rx_64_data_out[46]_i_7 ));
LUT6 #(
    .INIT(64'h2020020000000200)) 
     \mcp1_rx_64_data_out[46]_i_8 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[1]_i_3 ),
        .I1(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I3(data0[46]),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[48] ),
        .O(\n_0_mcp1_rx_64_data_out[46]_i_8 ));
LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
     \mcp1_rx_64_data_out[47]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[49] ),
        .I1(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ),
        .I2(\n_0_mcp1_rx_64_data_out[47]_i_2 ),
        .I3(\n_0_mcp1_rx_64_data_out[47]_i_3 ),
        .I4(mcp1_block_field_reg[0]),
        .I5(\n_0_mcp1_rx_64_data_out[47]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[47]_i_1 ));
LUT6 #(
    .INIT(64'h8000080880000000)) 
     \mcp1_rx_64_data_out[47]_i_2 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[7]_i_4 ),
        .I1(mcp1_block_field_reg[7]),
        .I2(mcp1_block_field_reg[6]),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[57] ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I5(data0[47]),
        .O(\n_0_mcp1_rx_64_data_out[47]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF06000000)) 
     \mcp1_rx_64_data_out[47]_i_3 
       (.I0(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I1(mcp1_block_field_reg[6]),
        .I2(mcp1_block_field_reg[7]),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[49] ),
        .I4(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I5(\n_0_mcp1_rx_64_data_out[47]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[47]_i_3 ));
LUT6 #(
    .INIT(64'hFFF2FFF0FFF2F0F0)) 
     \mcp1_rx_64_data_out[47]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[47]_i_6 ),
        .I1(mcp1_block_field_reg[1]),
        .I2(\n_0_mcp1_rx_64_data_out[47]_i_7 ),
        .I3(\n_0_mcp1_rx_64_data_out[47]_i_8 ),
        .I4(data0[47]),
        .I5(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .O(\n_0_mcp1_rx_64_data_out[47]_i_4 ));
LUT6 #(
    .INIT(64'h0202080000000800)) 
     \mcp1_rx_64_data_out[47]_i_5 
       (.I0(\n_0_mcp1_rx_64_data_out[37]_i_5 ),
        .I1(mcp1_block_field_reg[6]),
        .I2(mcp1_block_field_reg[7]),
        .I3(data0[47]),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[49] ),
        .O(\n_0_mcp1_rx_64_data_out[47]_i_5 ));
LUT6 #(
    .INIT(64'h0000008040000000)) 
     \mcp1_rx_64_data_out[47]_i_6 
       (.I0(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I1(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I2(mcp1_block_field_reg[2]),
        .I3(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I4(mcp1_block_field_reg[4]),
        .I5(mcp1_block_field_reg[3]),
        .O(\n_0_mcp1_rx_64_data_out[47]_i_6 ));
LUT6 #(
    .INIT(64'hAAAAAAEAAAAAAAAA)) 
     \mcp1_rx_64_data_out[47]_i_7 
       (.I0(\n_0_mcp1_rx_64_data_out[47]_i_9 ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[49] ),
        .I2(\n_0_mcp1_rx_64_data_out[57]_i_7 ),
        .I3(mcp1_block_field_reg[1]),
        .I4(mcp1_block_field_reg[2]),
        .I5(mcp1_block_field_reg[3]),
        .O(\n_0_mcp1_rx_64_data_out[47]_i_7 ));
LUT6 #(
    .INIT(64'h0000000000200200)) 
     \mcp1_rx_64_data_out[47]_i_8 
       (.I0(mcp1_block_field_reg[1]),
        .I1(mcp1_block_field_reg[2]),
        .I2(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I3(mcp1_block_field_reg[4]),
        .I4(mcp1_block_field_reg[3]),
        .I5(\n_0_mcp1_rx_64_data_out[17]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[47]_i_8 ));
LUT6 #(
    .INIT(64'h2020020000000200)) 
     \mcp1_rx_64_data_out[47]_i_9 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[1]_i_3 ),
        .I1(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I3(data0[47]),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[49] ),
        .O(\n_0_mcp1_rx_64_data_out[47]_i_9 ));
LUT6 #(
    .INIT(64'hB8B8B888B8B8B8B8)) 
     \mcp1_rx_64_data_out[48]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[50] ),
        .I1(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ),
        .I2(\n_0_mcp1_rx_64_data_out[48]_i_2 ),
        .I3(\n_0_mcp1_rx_64_data_out[48]_i_3 ),
        .I4(\n_0_mcp1_rx_64_data_out[48]_i_4 ),
        .I5(\n_0_mcp1_rx_64_data_out[48]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[48]_i_1 ));
LUT5 #(
    .INIT(32'hFFFFF1FF)) 
     \mcp1_rx_64_data_out[48]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[48]_i_6 ),
        .I1(mcp1_block_field_reg[1]),
        .I2(\n_0_mcp1_rx_64_data_out[48]_i_7 ),
        .I3(mcp1_block_field_reg[0]),
        .I4(\n_0_mcp1_rx_64_data_out[48]_i_8 ),
        .O(\n_0_mcp1_rx_64_data_out[48]_i_2 ));
LUT6 #(
    .INIT(64'h0088002000000020)) 
     \mcp1_rx_64_data_out[48]_i_3 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[1]_i_3 ),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I2(data0[48]),
        .I3(mcp1_block_field_reg[7]),
        .I4(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[50] ),
        .O(\n_0_mcp1_rx_64_data_out[48]_i_3 ));
LUT6 #(
    .INIT(64'hAAAEAAAAAAAAAAAA)) 
     \mcp1_rx_64_data_out[48]_i_4 
       (.I0(mcp1_block_field_reg[0]),
        .I1(mcp1_block_field_reg[3]),
        .I2(mcp1_block_field_reg[2]),
        .I3(mcp1_block_field_reg[1]),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[50] ),
        .I5(\n_0_mcp1_rx_64_data_out[57]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[48]_i_4 ));
LUT5 #(
    .INIT(32'hFFBFBFFF)) 
     \mcp1_rx_64_data_out[48]_i_5 
       (.I0(\n_0_mcp1_rx_64_data_out[61]_i_8 ),
        .I1(mcp1_block_field_reg[7]),
        .I2(data0[48]),
        .I3(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .O(\n_0_mcp1_rx_64_data_out[48]_i_5 ));
LUT6 #(
    .INIT(64'hFF450000FF45FF45)) 
     \mcp1_rx_64_data_out[48]_i_6 
       (.I0(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I2(data0[48]),
        .I3(\n_0_mcp1_rx_64_data_out[55]_i_9 ),
        .I4(\n_0_mcp1_rx_64_data_out[42]_i_7 ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[50] ),
        .O(\n_0_mcp1_rx_64_data_out[48]_i_6 ));
LUT6 #(
    .INIT(64'h8000080880000000)) 
     \mcp1_rx_64_data_out[48]_i_7 
       (.I0(\n_0_mcp1_rx_64_data_out[49]_i_6 ),
        .I1(mcp1_block_field_reg[7]),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[58] ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I5(data0[48]),
        .O(\n_0_mcp1_rx_64_data_out[48]_i_7 ));
LUT6 #(
    .INIT(64'h0000208800002000)) 
     \mcp1_rx_64_data_out[48]_i_8 
       (.I0(\n_0_mcp1_rx_64_data_out[37]_i_5 ),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I2(data0[48]),
        .I3(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I4(mcp1_block_field_reg[7]),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[50] ),
        .O(\n_0_mcp1_rx_64_data_out[48]_i_8 ));
LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
     \mcp1_rx_64_data_out[49]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[51] ),
        .I1(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ),
        .I2(\n_0_mcp1_rx_64_data_out[49]_i_2 ),
        .I3(\n_0_mcp1_rx_64_data_out[49]_i_3 ),
        .I4(mcp1_block_field_reg[0]),
        .I5(\n_0_mcp1_rx_64_data_out[49]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[49]_i_1 ));
LUT6 #(
    .INIT(64'h2020020000000200)) 
     \mcp1_rx_64_data_out[49]_i_10 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[1]_i_3 ),
        .I1(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I3(data0[49]),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[51] ),
        .O(\n_0_mcp1_rx_64_data_out[49]_i_10 ));
LUT6 #(
    .INIT(64'h000000000000D000)) 
     \mcp1_rx_64_data_out[49]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[49]_i_5 ),
        .I1(\n_0_mcp1_rx_64_data_out[49]_i_6 ),
        .I2(mcp1_block_field_reg[7]),
        .I3(data0[49]),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I5(mcp1_block_field_reg[6]),
        .O(\n_0_mcp1_rx_64_data_out[49]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
     \mcp1_rx_64_data_out[49]_i_3 
       (.I0(mcp1_block_field_reg[7]),
        .I1(mcp1_block_field_reg[6]),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[59] ),
        .I3(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I4(\n_0_mcp1_rx_64_data_out[49]_i_6 ),
        .I5(\n_0_mcp1_rx_64_data_out[49]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[49]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFF14000000)) 
     \mcp1_rx_64_data_out[49]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[61]_i_8 ),
        .I1(mcp1_block_field_reg[6]),
        .I2(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I3(data0[49]),
        .I4(mcp1_block_field_reg[7]),
        .I5(\n_0_mcp1_rx_64_data_out[49]_i_8 ),
        .O(\n_0_mcp1_rx_64_data_out[49]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair302" *) 
   LUT4 #(
    .INIT(16'hFBFF)) 
     \mcp1_rx_64_data_out[49]_i_5 
       (.I0(mcp1_block_field_reg[1]),
        .I1(mcp1_block_field_reg[3]),
        .I2(mcp1_block_field_reg[2]),
        .I3(mcp1_block_field_reg[4]),
        .O(\n_0_mcp1_rx_64_data_out[49]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair282" *) 
   LUT5 #(
    .INIT(32'h80000008)) 
     \mcp1_rx_64_data_out[49]_i_6 
       (.I0(mcp1_block_field_reg[1]),
        .I1(mcp1_block_field_reg[2]),
        .I2(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I3(mcp1_block_field_reg[4]),
        .I4(mcp1_block_field_reg[3]),
        .O(\n_0_mcp1_rx_64_data_out[49]_i_6 ));
LUT6 #(
    .INIT(64'hAABEAAAAAAAAAAAA)) 
     \mcp1_rx_64_data_out[49]_i_7 
       (.I0(\n_0_mcp1_rx_64_data_out[49]_i_9 ),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I2(mcp1_block_field_reg[6]),
        .I3(mcp1_block_field_reg[7]),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[51] ),
        .I5(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[49]_i_7 ));
LUT6 #(
    .INIT(64'hAAAEAAAAAAAAAAAA)) 
     \mcp1_rx_64_data_out[49]_i_8 
       (.I0(\n_0_mcp1_rx_64_data_out[49]_i_10 ),
        .I1(mcp1_block_field_reg[3]),
        .I2(mcp1_block_field_reg[2]),
        .I3(mcp1_block_field_reg[1]),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[51] ),
        .I5(\n_0_mcp1_rx_64_data_out[57]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[49]_i_8 ));
LUT6 #(
    .INIT(64'h0200202002000000)) 
     \mcp1_rx_64_data_out[49]_i_9 
       (.I0(\n_0_mcp1_rx_64_data_out[37]_i_5 ),
        .I1(mcp1_block_field_reg[7]),
        .I2(mcp1_block_field_reg[6]),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[51] ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I5(data0[49]),
        .O(\n_0_mcp1_rx_64_data_out[49]_i_9 ));
LUT6 #(
    .INIT(64'hFDFDFD00FDFDFDFD)) 
     \mcp1_rx_64_data_out[4]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[6] ),
        .I3(\n_0_mcp1_rx_64_data_out[4]_i_2 ),
        .I4(\n_0_mcp1_rx_64_data_out[4]_i_3 ),
        .I5(\n_0_mcp1_rx_64_data_out[4]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[4]_i_1 ));
LUT6 #(
    .INIT(64'hC0CC00CCAAAA0AAA)) 
     \mcp1_rx_64_data_out[4]_i_2 
       (.I0(data0[4]),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[14] ),
        .I2(mcp1_block_field_reg[5]),
        .I3(mcp1_block_field_reg[6]),
        .I4(mcp1_block_field_reg[4]),
        .I5(mcp1_block_field_reg[7]),
        .O(\n_0_mcp1_rx_64_data_out[4]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF7F550303)) 
     \mcp1_rx_64_data_out[4]_i_3 
       (.I0(mcp1_block_field_reg[7]),
        .I1(mcp1_block_field_reg[4]),
        .I2(mcp1_block_field_reg[5]),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[14] ),
        .I4(mcp1_block_field_reg[6]),
        .I5(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[4]_i_3 ));
LUT6 #(
    .INIT(64'h0000000096590000)) 
     \mcp1_rx_64_data_out[4]_i_4 
       (.I0(mcp1_block_field_reg[0]),
        .I1(mcp1_block_field_reg[5]),
        .I2(mcp1_block_field_reg[2]),
        .I3(mcp1_block_field_reg[3]),
        .I4(\n_0_mcp1_rx_64_ctrl_out[0]_i_3 ),
        .I5(\n_0_mcp1_rx_64_data_out[4]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[4]_i_4 ));
LUT6 #(
    .INIT(64'h6FF3F993F99F6FFF)) 
     \mcp1_rx_64_data_out[4]_i_5 
       (.I0(mcp1_block_field_reg[6]),
        .I1(mcp1_block_field_reg[3]),
        .I2(mcp1_block_field_reg[4]),
        .I3(mcp1_block_field_reg[5]),
        .I4(mcp1_block_field_reg[7]),
        .I5(mcp1_block_field_reg[2]),
        .O(\n_0_mcp1_rx_64_data_out[4]_i_5 ));
LUT6 #(
    .INIT(64'hB8B8B888B8B8B8B8)) 
     \mcp1_rx_64_data_out[50]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[52] ),
        .I1(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ),
        .I2(\n_0_mcp1_rx_64_data_out[50]_i_2 ),
        .I3(\n_0_mcp1_rx_64_data_out[50]_i_3 ),
        .I4(\n_0_mcp1_rx_64_data_out[50]_i_4 ),
        .I5(\n_0_mcp1_rx_64_data_out[50]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[50]_i_1 ));
LUT5 #(
    .INIT(32'hFFFFF1FF)) 
     \mcp1_rx_64_data_out[50]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[50]_i_6 ),
        .I1(mcp1_block_field_reg[1]),
        .I2(\n_0_mcp1_rx_64_data_out[50]_i_7 ),
        .I3(mcp1_block_field_reg[0]),
        .I4(\n_0_mcp1_rx_64_data_out[50]_i_8 ),
        .O(\n_0_mcp1_rx_64_data_out[50]_i_2 ));
LUT6 #(
    .INIT(64'h0088002000000020)) 
     \mcp1_rx_64_data_out[50]_i_3 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[1]_i_3 ),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I2(data0[50]),
        .I3(mcp1_block_field_reg[7]),
        .I4(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[52] ),
        .O(\n_0_mcp1_rx_64_data_out[50]_i_3 ));
LUT6 #(
    .INIT(64'hAAAEAAAAAAAAAAAA)) 
     \mcp1_rx_64_data_out[50]_i_4 
       (.I0(mcp1_block_field_reg[0]),
        .I1(mcp1_block_field_reg[3]),
        .I2(mcp1_block_field_reg[2]),
        .I3(mcp1_block_field_reg[1]),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[52] ),
        .I5(\n_0_mcp1_rx_64_data_out[57]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[50]_i_4 ));
LUT5 #(
    .INIT(32'hFFBFBFFF)) 
     \mcp1_rx_64_data_out[50]_i_5 
       (.I0(\n_0_mcp1_rx_64_data_out[61]_i_8 ),
        .I1(mcp1_block_field_reg[7]),
        .I2(data0[50]),
        .I3(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .O(\n_0_mcp1_rx_64_data_out[50]_i_5 ));
LUT6 #(
    .INIT(64'hFF450000FF45FF45)) 
     \mcp1_rx_64_data_out[50]_i_6 
       (.I0(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I2(data0[50]),
        .I3(\n_0_mcp1_rx_64_data_out[55]_i_9 ),
        .I4(\n_0_mcp1_rx_64_data_out[42]_i_7 ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[52] ),
        .O(\n_0_mcp1_rx_64_data_out[50]_i_6 ));
LUT6 #(
    .INIT(64'h8000080880000000)) 
     \mcp1_rx_64_data_out[50]_i_7 
       (.I0(\n_0_mcp1_rx_64_data_out[49]_i_6 ),
        .I1(mcp1_block_field_reg[7]),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[60] ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I5(data0[50]),
        .O(\n_0_mcp1_rx_64_data_out[50]_i_7 ));
LUT6 #(
    .INIT(64'h0000208800002000)) 
     \mcp1_rx_64_data_out[50]_i_8 
       (.I0(\n_0_mcp1_rx_64_data_out[37]_i_5 ),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I2(data0[50]),
        .I3(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I4(mcp1_block_field_reg[7]),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[52] ),
        .O(\n_0_mcp1_rx_64_data_out[50]_i_8 ));
LUT6 #(
    .INIT(64'hB8B8B888B8B8B8B8)) 
     \mcp1_rx_64_data_out[51]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[53] ),
        .I1(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ),
        .I2(\n_0_mcp1_rx_64_data_out[51]_i_2 ),
        .I3(\n_0_mcp1_rx_64_data_out[51]_i_3 ),
        .I4(\n_0_mcp1_rx_64_data_out[51]_i_4 ),
        .I5(\n_0_mcp1_rx_64_data_out[51]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[51]_i_1 ));
LUT5 #(
    .INIT(32'hFFFFF1FF)) 
     \mcp1_rx_64_data_out[51]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[51]_i_6 ),
        .I1(mcp1_block_field_reg[1]),
        .I2(\n_0_mcp1_rx_64_data_out[51]_i_7 ),
        .I3(mcp1_block_field_reg[0]),
        .I4(\n_0_mcp1_rx_64_data_out[51]_i_8 ),
        .O(\n_0_mcp1_rx_64_data_out[51]_i_2 ));
LUT6 #(
    .INIT(64'h0088002000000020)) 
     \mcp1_rx_64_data_out[51]_i_3 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[1]_i_3 ),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I2(data0[51]),
        .I3(mcp1_block_field_reg[7]),
        .I4(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[53] ),
        .O(\n_0_mcp1_rx_64_data_out[51]_i_3 ));
LUT6 #(
    .INIT(64'hAAAEAAAAAAAAAAAA)) 
     \mcp1_rx_64_data_out[51]_i_4 
       (.I0(mcp1_block_field_reg[0]),
        .I1(mcp1_block_field_reg[3]),
        .I2(mcp1_block_field_reg[2]),
        .I3(mcp1_block_field_reg[1]),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[53] ),
        .I5(\n_0_mcp1_rx_64_data_out[57]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[51]_i_4 ));
LUT5 #(
    .INIT(32'hFFBFBFFF)) 
     \mcp1_rx_64_data_out[51]_i_5 
       (.I0(\n_0_mcp1_rx_64_data_out[61]_i_8 ),
        .I1(mcp1_block_field_reg[7]),
        .I2(data0[51]),
        .I3(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .O(\n_0_mcp1_rx_64_data_out[51]_i_5 ));
LUT6 #(
    .INIT(64'hFF450000FF45FF45)) 
     \mcp1_rx_64_data_out[51]_i_6 
       (.I0(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I2(data0[51]),
        .I3(\n_0_mcp1_rx_64_data_out[55]_i_9 ),
        .I4(\n_0_mcp1_rx_64_data_out[42]_i_7 ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[53] ),
        .O(\n_0_mcp1_rx_64_data_out[51]_i_6 ));
LUT6 #(
    .INIT(64'h8000080880000000)) 
     \mcp1_rx_64_data_out[51]_i_7 
       (.I0(\n_0_mcp1_rx_64_data_out[49]_i_6 ),
        .I1(mcp1_block_field_reg[7]),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[61] ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I5(data0[51]),
        .O(\n_0_mcp1_rx_64_data_out[51]_i_7 ));
LUT6 #(
    .INIT(64'h0000208800002000)) 
     \mcp1_rx_64_data_out[51]_i_8 
       (.I0(\n_0_mcp1_rx_64_data_out[37]_i_5 ),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I2(data0[51]),
        .I3(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I4(mcp1_block_field_reg[7]),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[53] ),
        .O(\n_0_mcp1_rx_64_data_out[51]_i_8 ));
LUT6 #(
    .INIT(64'hB8B8B888B8B8B8B8)) 
     \mcp1_rx_64_data_out[52]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[54] ),
        .I1(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ),
        .I2(\n_0_mcp1_rx_64_data_out[52]_i_2 ),
        .I3(\n_0_mcp1_rx_64_data_out[52]_i_3 ),
        .I4(\n_0_mcp1_rx_64_data_out[52]_i_4 ),
        .I5(\n_0_mcp1_rx_64_data_out[52]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[52]_i_1 ));
LUT5 #(
    .INIT(32'hFFFFF1FF)) 
     \mcp1_rx_64_data_out[52]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[52]_i_6 ),
        .I1(mcp1_block_field_reg[1]),
        .I2(\n_0_mcp1_rx_64_data_out[52]_i_7 ),
        .I3(mcp1_block_field_reg[0]),
        .I4(\n_0_mcp1_rx_64_data_out[52]_i_8 ),
        .O(\n_0_mcp1_rx_64_data_out[52]_i_2 ));
LUT6 #(
    .INIT(64'h0088002000000020)) 
     \mcp1_rx_64_data_out[52]_i_3 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[1]_i_3 ),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I2(data0[52]),
        .I3(mcp1_block_field_reg[7]),
        .I4(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[54] ),
        .O(\n_0_mcp1_rx_64_data_out[52]_i_3 ));
LUT6 #(
    .INIT(64'hAAAEAAAAAAAAAAAA)) 
     \mcp1_rx_64_data_out[52]_i_4 
       (.I0(mcp1_block_field_reg[0]),
        .I1(mcp1_block_field_reg[3]),
        .I2(mcp1_block_field_reg[2]),
        .I3(mcp1_block_field_reg[1]),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[54] ),
        .I5(\n_0_mcp1_rx_64_data_out[57]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[52]_i_4 ));
LUT5 #(
    .INIT(32'hFFBFBFFF)) 
     \mcp1_rx_64_data_out[52]_i_5 
       (.I0(\n_0_mcp1_rx_64_data_out[61]_i_8 ),
        .I1(mcp1_block_field_reg[7]),
        .I2(data0[52]),
        .I3(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .O(\n_0_mcp1_rx_64_data_out[52]_i_5 ));
LUT6 #(
    .INIT(64'hFF450000FF45FF45)) 
     \mcp1_rx_64_data_out[52]_i_6 
       (.I0(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I2(data0[52]),
        .I3(\n_0_mcp1_rx_64_data_out[55]_i_9 ),
        .I4(\n_0_mcp1_rx_64_data_out[42]_i_7 ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[54] ),
        .O(\n_0_mcp1_rx_64_data_out[52]_i_6 ));
LUT6 #(
    .INIT(64'h8000080880000000)) 
     \mcp1_rx_64_data_out[52]_i_7 
       (.I0(\n_0_mcp1_rx_64_data_out[49]_i_6 ),
        .I1(mcp1_block_field_reg[7]),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[62] ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I5(data0[52]),
        .O(\n_0_mcp1_rx_64_data_out[52]_i_7 ));
LUT6 #(
    .INIT(64'h0000208800002000)) 
     \mcp1_rx_64_data_out[52]_i_8 
       (.I0(\n_0_mcp1_rx_64_data_out[37]_i_5 ),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I2(data0[52]),
        .I3(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I4(mcp1_block_field_reg[7]),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[54] ),
        .O(\n_0_mcp1_rx_64_data_out[52]_i_8 ));
LUT6 #(
    .INIT(64'hB8B8B888B8B8B8B8)) 
     \mcp1_rx_64_data_out[53]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[55] ),
        .I1(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ),
        .I2(\n_0_mcp1_rx_64_data_out[53]_i_2 ),
        .I3(\n_0_mcp1_rx_64_data_out[53]_i_3 ),
        .I4(\n_0_mcp1_rx_64_data_out[53]_i_4 ),
        .I5(\n_0_mcp1_rx_64_data_out[53]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[53]_i_1 ));
LUT5 #(
    .INIT(32'hFFFFF1FF)) 
     \mcp1_rx_64_data_out[53]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[53]_i_6 ),
        .I1(mcp1_block_field_reg[1]),
        .I2(\n_0_mcp1_rx_64_data_out[53]_i_7 ),
        .I3(mcp1_block_field_reg[0]),
        .I4(\n_0_mcp1_rx_64_data_out[53]_i_8 ),
        .O(\n_0_mcp1_rx_64_data_out[53]_i_2 ));
LUT6 #(
    .INIT(64'h0088002000000020)) 
     \mcp1_rx_64_data_out[53]_i_3 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[1]_i_3 ),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I2(data0[53]),
        .I3(mcp1_block_field_reg[7]),
        .I4(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[55] ),
        .O(\n_0_mcp1_rx_64_data_out[53]_i_3 ));
LUT6 #(
    .INIT(64'hAAAEAAAAAAAAAAAA)) 
     \mcp1_rx_64_data_out[53]_i_4 
       (.I0(mcp1_block_field_reg[0]),
        .I1(mcp1_block_field_reg[3]),
        .I2(mcp1_block_field_reg[2]),
        .I3(mcp1_block_field_reg[1]),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[55] ),
        .I5(\n_0_mcp1_rx_64_data_out[57]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[53]_i_4 ));
LUT5 #(
    .INIT(32'hFFBFBFFF)) 
     \mcp1_rx_64_data_out[53]_i_5 
       (.I0(\n_0_mcp1_rx_64_data_out[61]_i_8 ),
        .I1(mcp1_block_field_reg[7]),
        .I2(data0[53]),
        .I3(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .O(\n_0_mcp1_rx_64_data_out[53]_i_5 ));
LUT6 #(
    .INIT(64'hFF450000FF45FF45)) 
     \mcp1_rx_64_data_out[53]_i_6 
       (.I0(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I2(data0[53]),
        .I3(\n_0_mcp1_rx_64_data_out[55]_i_9 ),
        .I4(\n_0_mcp1_rx_64_data_out[42]_i_7 ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[55] ),
        .O(\n_0_mcp1_rx_64_data_out[53]_i_6 ));
LUT6 #(
    .INIT(64'h0000208800002000)) 
     \mcp1_rx_64_data_out[53]_i_7 
       (.I0(\n_0_mcp1_rx_64_data_out[37]_i_5 ),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I2(data0[53]),
        .I3(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I4(mcp1_block_field_reg[7]),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[55] ),
        .O(\n_0_mcp1_rx_64_data_out[53]_i_7 ));
LUT6 #(
    .INIT(64'h8000080880000000)) 
     \mcp1_rx_64_data_out[53]_i_8 
       (.I0(\n_0_mcp1_rx_64_data_out[49]_i_6 ),
        .I1(mcp1_block_field_reg[7]),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[63] ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I5(data0[53]),
        .O(\n_0_mcp1_rx_64_data_out[53]_i_8 ));
LUT6 #(
    .INIT(64'hB8B8B888B8B8B8B8)) 
     \mcp1_rx_64_data_out[54]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[56] ),
        .I1(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ),
        .I2(\n_0_mcp1_rx_64_data_out[54]_i_2 ),
        .I3(\n_0_mcp1_rx_64_data_out[54]_i_3 ),
        .I4(\n_0_mcp1_rx_64_data_out[54]_i_4 ),
        .I5(\n_0_mcp1_rx_64_data_out[54]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[54]_i_1 ));
LUT5 #(
    .INIT(32'hFFFFF1FF)) 
     \mcp1_rx_64_data_out[54]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[54]_i_6 ),
        .I1(mcp1_block_field_reg[1]),
        .I2(\n_0_mcp1_rx_64_data_out[54]_i_7 ),
        .I3(mcp1_block_field_reg[0]),
        .I4(\n_0_mcp1_rx_64_data_out[54]_i_8 ),
        .O(\n_0_mcp1_rx_64_data_out[54]_i_2 ));
LUT6 #(
    .INIT(64'h0088002000000020)) 
     \mcp1_rx_64_data_out[54]_i_3 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[1]_i_3 ),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I2(data0[54]),
        .I3(mcp1_block_field_reg[7]),
        .I4(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[56] ),
        .O(\n_0_mcp1_rx_64_data_out[54]_i_3 ));
LUT6 #(
    .INIT(64'hAAAEAAAAAAAAAAAA)) 
     \mcp1_rx_64_data_out[54]_i_4 
       (.I0(mcp1_block_field_reg[0]),
        .I1(mcp1_block_field_reg[3]),
        .I2(mcp1_block_field_reg[2]),
        .I3(mcp1_block_field_reg[1]),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[56] ),
        .I5(\n_0_mcp1_rx_64_data_out[57]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[54]_i_4 ));
LUT5 #(
    .INIT(32'hFFBFBFFF)) 
     \mcp1_rx_64_data_out[54]_i_5 
       (.I0(\n_0_mcp1_rx_64_data_out[61]_i_8 ),
        .I1(mcp1_block_field_reg[7]),
        .I2(data0[54]),
        .I3(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .O(\n_0_mcp1_rx_64_data_out[54]_i_5 ));
LUT6 #(
    .INIT(64'hFF450000FF45FF45)) 
     \mcp1_rx_64_data_out[54]_i_6 
       (.I0(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I2(data0[54]),
        .I3(\n_0_mcp1_rx_64_data_out[55]_i_9 ),
        .I4(\n_0_mcp1_rx_64_data_out[42]_i_7 ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[56] ),
        .O(\n_0_mcp1_rx_64_data_out[54]_i_6 ));
LUT6 #(
    .INIT(64'h8000080880000000)) 
     \mcp1_rx_64_data_out[54]_i_7 
       (.I0(\n_0_mcp1_rx_64_data_out[49]_i_6 ),
        .I1(mcp1_block_field_reg[7]),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[64] ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I5(data0[54]),
        .O(\n_0_mcp1_rx_64_data_out[54]_i_7 ));
LUT6 #(
    .INIT(64'h0000208800002000)) 
     \mcp1_rx_64_data_out[54]_i_8 
       (.I0(\n_0_mcp1_rx_64_data_out[37]_i_5 ),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I2(data0[54]),
        .I3(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I4(mcp1_block_field_reg[7]),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[56] ),
        .O(\n_0_mcp1_rx_64_data_out[54]_i_8 ));
LUT6 #(
    .INIT(64'hB8B8B888B8B8B8B8)) 
     \mcp1_rx_64_data_out[55]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[57] ),
        .I1(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ),
        .I2(\n_0_mcp1_rx_64_data_out[55]_i_2 ),
        .I3(\n_0_mcp1_rx_64_data_out[55]_i_3 ),
        .I4(\n_0_mcp1_rx_64_data_out[55]_i_4 ),
        .I5(\n_0_mcp1_rx_64_data_out[55]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[55]_i_1 ));
LUT5 #(
    .INIT(32'hFFFFF1FF)) 
     \mcp1_rx_64_data_out[55]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[55]_i_6 ),
        .I1(mcp1_block_field_reg[1]),
        .I2(\n_0_mcp1_rx_64_data_out[55]_i_7 ),
        .I3(mcp1_block_field_reg[0]),
        .I4(\n_0_mcp1_rx_64_data_out[55]_i_8 ),
        .O(\n_0_mcp1_rx_64_data_out[55]_i_2 ));
LUT6 #(
    .INIT(64'h0088002000000020)) 
     \mcp1_rx_64_data_out[55]_i_3 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[1]_i_3 ),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I2(data0[55]),
        .I3(mcp1_block_field_reg[7]),
        .I4(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[57] ),
        .O(\n_0_mcp1_rx_64_data_out[55]_i_3 ));
LUT6 #(
    .INIT(64'hAAAEAAAAAAAAAAAA)) 
     \mcp1_rx_64_data_out[55]_i_4 
       (.I0(mcp1_block_field_reg[0]),
        .I1(mcp1_block_field_reg[3]),
        .I2(mcp1_block_field_reg[2]),
        .I3(mcp1_block_field_reg[1]),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[57] ),
        .I5(\n_0_mcp1_rx_64_data_out[57]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[55]_i_4 ));
LUT5 #(
    .INIT(32'hFFBFBFFF)) 
     \mcp1_rx_64_data_out[55]_i_5 
       (.I0(\n_0_mcp1_rx_64_data_out[61]_i_8 ),
        .I1(mcp1_block_field_reg[7]),
        .I2(data0[55]),
        .I3(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .O(\n_0_mcp1_rx_64_data_out[55]_i_5 ));
LUT6 #(
    .INIT(64'hD0DDD0D0D0DDD0DD)) 
     \mcp1_rx_64_data_out[55]_i_6 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[57] ),
        .I1(\n_0_mcp1_rx_64_data_out[42]_i_7 ),
        .I2(\n_0_mcp1_rx_64_data_out[55]_i_9 ),
        .I3(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I5(data0[55]),
        .O(\n_0_mcp1_rx_64_data_out[55]_i_6 ));
LUT6 #(
    .INIT(64'h8000080880000000)) 
     \mcp1_rx_64_data_out[55]_i_7 
       (.I0(\n_0_mcp1_rx_64_data_out[49]_i_6 ),
        .I1(mcp1_block_field_reg[7]),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[65] ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I5(data0[55]),
        .O(\n_0_mcp1_rx_64_data_out[55]_i_7 ));
LUT6 #(
    .INIT(64'h0000208800002000)) 
     \mcp1_rx_64_data_out[55]_i_8 
       (.I0(\n_0_mcp1_rx_64_data_out[37]_i_5 ),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I2(data0[55]),
        .I3(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I4(mcp1_block_field_reg[7]),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[57] ),
        .O(\n_0_mcp1_rx_64_data_out[55]_i_8 ));
LUT6 #(
    .INIT(64'hFFEFFCFFFFFFFFFF)) 
     \mcp1_rx_64_data_out[55]_i_9 
       (.I0(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I1(mcp1_block_field_reg[2]),
        .I2(mcp1_block_field_reg[3]),
        .I3(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I4(mcp1_block_field_reg[4]),
        .I5(mcp1_block_field_reg[7]),
        .O(\n_0_mcp1_rx_64_data_out[55]_i_9 ));
LUT6 #(
    .INIT(64'hFDFDFDFDFD00FDFD)) 
     \mcp1_rx_64_data_out[56]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[58] ),
        .I3(\n_0_mcp1_rx_64_data_out[56]_i_2 ),
        .I4(\n_0_mcp1_rx_64_data_out[56]_i_3 ),
        .I5(\n_0_mcp1_rx_64_data_out[56]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[56]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFBEEBEBBE)) 
     \mcp1_rx_64_data_out[56]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[56]_i_5 ),
        .I1(mcp1_block_field_reg[3]),
        .I2(mcp1_block_field_reg[4]),
        .I3(mcp1_block_field_reg[1]),
        .I4(mcp1_block_field_reg[2]),
        .I5(\n_0_mcp1_rx_64_data_out[34]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[56]_i_2 ));
LUT6 #(
    .INIT(64'h0000000067EFEFEE)) 
     \mcp1_rx_64_data_out[56]_i_3 
       (.I0(mcp1_block_field_reg[4]),
        .I1(mcp1_block_field_reg[5]),
        .I2(data0[56]),
        .I3(mcp1_block_field_reg[6]),
        .I4(mcp1_block_field_reg[7]),
        .I5(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[56]_i_3 ));
LUT6 #(
    .INIT(64'hAFAE8CAEA0A280A2)) 
     \mcp1_rx_64_data_out[56]_i_4 
       (.I0(data0[56]),
        .I1(mcp1_block_field_reg[5]),
        .I2(mcp1_block_field_reg[7]),
        .I3(mcp1_block_field_reg[6]),
        .I4(mcp1_block_field_reg[4]),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[58] ),
        .O(\n_0_mcp1_rx_64_data_out[56]_i_4 ));
LUT6 #(
    .INIT(64'h6FF9F69FF96F9FF6)) 
     \mcp1_rx_64_data_out[56]_i_5 
       (.I0(mcp1_block_field_reg[2]),
        .I1(mcp1_block_field_reg[7]),
        .I2(mcp1_block_field_reg[4]),
        .I3(mcp1_block_field_reg[3]),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I5(mcp1_block_field_reg[6]),
        .O(\n_0_mcp1_rx_64_data_out[56]_i_5 ));
LUT6 #(
    .INIT(64'hB8B8B888B8B8B8B8)) 
     \mcp1_rx_64_data_out[57]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[59] ),
        .I1(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ),
        .I2(\n_0_mcp1_rx_64_data_out[57]_i_2 ),
        .I3(\n_0_mcp1_rx_64_data_out[57]_i_3 ),
        .I4(\n_0_mcp1_rx_64_data_out[57]_i_4 ),
        .I5(\n_0_mcp1_rx_64_data_out[57]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[57]_i_1 ));
LUT3 #(
    .INIT(8'hE7)) 
     \mcp1_rx_64_data_out[57]_i_10 
       (.I0(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I1(mcp1_block_field_reg[4]),
        .I2(mcp1_block_field_reg[3]),
        .O(\n_0_mcp1_rx_64_data_out[57]_i_10 ));
LUT5 #(
    .INIT(32'h55D5FFFF)) 
     \mcp1_rx_64_data_out[57]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[57]_i_6 ),
        .I1(data0[57]),
        .I2(mcp1_block_field_reg[7]),
        .I3(\n_0_mcp1_rx_64_data_out[63]_i_6 ),
        .I4(mcp1_block_field_reg[0]),
        .O(\n_0_mcp1_rx_64_data_out[57]_i_2 ));
LUT6 #(
    .INIT(64'h0800020208000000)) 
     \mcp1_rx_64_data_out[57]_i_3 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[1]_i_3 ),
        .I1(mcp1_block_field_reg[6]),
        .I2(mcp1_block_field_reg[7]),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[59] ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I5(data0[57]),
        .O(\n_0_mcp1_rx_64_data_out[57]_i_3 ));
LUT6 #(
    .INIT(64'hAAAEAAAAAAAAAAAA)) 
     \mcp1_rx_64_data_out[57]_i_4 
       (.I0(mcp1_block_field_reg[0]),
        .I1(mcp1_block_field_reg[3]),
        .I2(mcp1_block_field_reg[2]),
        .I3(mcp1_block_field_reg[1]),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[59] ),
        .I5(\n_0_mcp1_rx_64_data_out[57]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[57]_i_4 ));
LUT5 #(
    .INIT(32'hFFBFBFFF)) 
     \mcp1_rx_64_data_out[57]_i_5 
       (.I0(\n_0_mcp1_rx_64_data_out[61]_i_8 ),
        .I1(mcp1_block_field_reg[7]),
        .I2(data0[57]),
        .I3(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I4(mcp1_block_field_reg[6]),
        .O(\n_0_mcp1_rx_64_data_out[57]_i_5 ));
LUT6 #(
    .INIT(64'hB8FFB800B8FFB8FF)) 
     \mcp1_rx_64_data_out[57]_i_6 
       (.I0(\n_0_mcp1_rx_64_data_out[57]_i_8 ),
        .I1(mcp1_block_field_reg[2]),
        .I2(\n_0_mcp1_rx_64_data_out[57]_i_9 ),
        .I3(mcp1_block_field_reg[1]),
        .I4(\n_0_mcp1_rx_64_data_out[42]_i_7 ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[59] ),
        .O(\n_0_mcp1_rx_64_data_out[57]_i_6 ));
LUT4 #(
    .INIT(16'h0080)) 
     \mcp1_rx_64_data_out[57]_i_7 
       (.I0(mcp1_block_field_reg[4]),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I3(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .O(\n_0_mcp1_rx_64_data_out[57]_i_7 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
     \mcp1_rx_64_data_out[57]_i_8 
       (.I0(data0[57]),
        .I1(mcp1_block_field_reg[7]),
        .I2(mcp1_block_field_reg[3]),
        .I3(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I5(mcp1_block_field_reg[4]),
        .O(\n_0_mcp1_rx_64_data_out[57]_i_8 ));
LUT6 #(
    .INIT(64'hFFEEFFBFFFFFFFBF)) 
     \mcp1_rx_64_data_out[57]_i_9 
       (.I0(\n_0_mcp1_rx_64_data_out[57]_i_10 ),
        .I1(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I2(data0[57]),
        .I3(mcp1_block_field_reg[7]),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[59] ),
        .O(\n_0_mcp1_rx_64_data_out[57]_i_9 ));
LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
     \mcp1_rx_64_data_out[58]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[60] ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I3(\n_0_mcp1_rx_64_data_out[58]_i_2 ),
        .I4(mcp1_block_field_reg[0]),
        .I5(\n_0_mcp1_rx_64_data_out[58]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[58]_i_1 ));
LUT6 #(
    .INIT(64'hEEEAFFFFEEEAEEEA)) 
     \mcp1_rx_64_data_out[58]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[58]_i_4 ),
        .I1(\n_0_mcp1_rx_64_data_out[61]_i_5 ),
        .I2(\n_0_mcp1_rx_64_data_out[58]_i_5 ),
        .I3(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I4(\n_0_mcp1_rx_64_data_out[63]_i_6 ),
        .I5(\n_0_mcp1_rx_64_data_out[58]_i_6 ),
        .O(\n_0_mcp1_rx_64_data_out[58]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF14000000)) 
     \mcp1_rx_64_data_out[58]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[61]_i_8 ),
        .I1(mcp1_block_field_reg[6]),
        .I2(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I3(data0[58]),
        .I4(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I5(\n_0_mcp1_rx_64_data_out[58]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[58]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFF06000000)) 
     \mcp1_rx_64_data_out[58]_i_4 
       (.I0(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I1(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I2(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[60] ),
        .I4(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I5(\n_0_mcp1_rx_64_data_out[58]_i_8 ),
        .O(\n_0_mcp1_rx_64_data_out[58]_i_4 ));
LUT2 #(
    .INIT(4'h2)) 
     \mcp1_rx_64_data_out[58]_i_5 
       (.I0(data0[58]),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .O(\n_0_mcp1_rx_64_data_out[58]_i_5 ));
LUT2 #(
    .INIT(4'h8)) 
     \mcp1_rx_64_data_out[58]_i_6 
       (.I0(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I1(data0[58]),
        .O(\n_0_mcp1_rx_64_data_out[58]_i_6 ));
LUT6 #(
    .INIT(64'hAAAEAAAAAAAAAAAA)) 
     \mcp1_rx_64_data_out[58]_i_7 
       (.I0(\n_0_mcp1_rx_64_data_out[58]_i_9 ),
        .I1(mcp1_block_field_reg[3]),
        .I2(mcp1_block_field_reg[2]),
        .I3(mcp1_block_field_reg[1]),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[60] ),
        .I5(\n_0_mcp1_rx_64_data_out[57]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[58]_i_7 ));
LUT6 #(
    .INIT(64'h0000208800002000)) 
     \mcp1_rx_64_data_out[58]_i_8 
       (.I0(\n_0_mcp1_rx_64_data_out[37]_i_5 ),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I2(data0[58]),
        .I3(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[60] ),
        .O(\n_0_mcp1_rx_64_data_out[58]_i_8 ));
LUT6 #(
    .INIT(64'h0088002000000020)) 
     \mcp1_rx_64_data_out[58]_i_9 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[1]_i_3 ),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I2(data0[58]),
        .I3(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[60] ),
        .O(\n_0_mcp1_rx_64_data_out[58]_i_9 ));
LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
     \mcp1_rx_64_data_out[59]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[61] ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I3(\n_0_mcp1_rx_64_data_out[59]_i_2 ),
        .I4(mcp1_block_field_reg[0]),
        .I5(\n_0_mcp1_rx_64_data_out[59]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[59]_i_1 ));
LUT6 #(
    .INIT(64'hEEEAFFFFEEEAEEEA)) 
     \mcp1_rx_64_data_out[59]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[59]_i_4 ),
        .I1(\n_0_mcp1_rx_64_data_out[61]_i_5 ),
        .I2(\n_0_mcp1_rx_64_data_out[59]_i_5 ),
        .I3(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I4(\n_0_mcp1_rx_64_data_out[63]_i_6 ),
        .I5(\n_0_mcp1_rx_64_data_out[59]_i_6 ),
        .O(\n_0_mcp1_rx_64_data_out[59]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF14000000)) 
     \mcp1_rx_64_data_out[59]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[61]_i_8 ),
        .I1(mcp1_block_field_reg[6]),
        .I2(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I3(data0[59]),
        .I4(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I5(\n_0_mcp1_rx_64_data_out[59]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[59]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFF06000000)) 
     \mcp1_rx_64_data_out[59]_i_4 
       (.I0(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I1(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I2(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[61] ),
        .I4(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I5(\n_0_mcp1_rx_64_data_out[59]_i_8 ),
        .O(\n_0_mcp1_rx_64_data_out[59]_i_4 ));
LUT2 #(
    .INIT(4'h2)) 
     \mcp1_rx_64_data_out[59]_i_5 
       (.I0(data0[59]),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .O(\n_0_mcp1_rx_64_data_out[59]_i_5 ));
LUT2 #(
    .INIT(4'h8)) 
     \mcp1_rx_64_data_out[59]_i_6 
       (.I0(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I1(data0[59]),
        .O(\n_0_mcp1_rx_64_data_out[59]_i_6 ));
LUT6 #(
    .INIT(64'hAAAEAAAAAAAAAAAA)) 
     \mcp1_rx_64_data_out[59]_i_7 
       (.I0(\n_0_mcp1_rx_64_data_out[59]_i_9 ),
        .I1(mcp1_block_field_reg[3]),
        .I2(mcp1_block_field_reg[2]),
        .I3(mcp1_block_field_reg[1]),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[61] ),
        .I5(\n_0_mcp1_rx_64_data_out[57]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[59]_i_7 ));
LUT6 #(
    .INIT(64'h0000208800002000)) 
     \mcp1_rx_64_data_out[59]_i_8 
       (.I0(\n_0_mcp1_rx_64_data_out[37]_i_5 ),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I2(data0[59]),
        .I3(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[61] ),
        .O(\n_0_mcp1_rx_64_data_out[59]_i_8 ));
LUT6 #(
    .INIT(64'h0088002000000020)) 
     \mcp1_rx_64_data_out[59]_i_9 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[1]_i_3 ),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I2(data0[59]),
        .I3(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[61] ),
        .O(\n_0_mcp1_rx_64_data_out[59]_i_9 ));
LUT6 #(
    .INIT(64'hBBB8BBBBBBB88888)) 
     \mcp1_rx_64_data_out[5]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[7] ),
        .I1(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ),
        .I2(\n_0_mcp1_rx_64_data_out[5]_i_2 ),
        .I3(\n_0_mcp1_rx_64_data_out[5]_i_3 ),
        .I4(mcp1_block_field_reg[0]),
        .I5(\n_0_mcp1_rx_64_data_out[5]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[5]_i_1 ));
LUT6 #(
    .INIT(64'h020202020202A202)) 
     \mcp1_rx_64_data_out[5]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[31]_i_5 ),
        .I1(\n_0_mcp1_rx_64_data_out[5]_i_5 ),
        .I2(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I3(data0[5]),
        .I4(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I5(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .O(\n_0_mcp1_rx_64_data_out[5]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF83000000)) 
     \mcp1_rx_64_data_out[5]_i_3 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[15] ),
        .I1(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I2(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I3(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I4(\n_0_mcp1_rx_64_data_out[49]_i_6 ),
        .I5(\n_0_mcp1_rx_64_data_out[5]_i_6 ),
        .O(\n_0_mcp1_rx_64_data_out[5]_i_3 ));
LUT6 #(
    .INIT(64'hEAEEEAEAEAFFEAFF)) 
     \mcp1_rx_64_data_out[5]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[5]_i_7 ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[15] ),
        .I2(\n_0_mcp1_rx_64_data_out[47]_i_8 ),
        .I3(mcp1_block_field_reg[1]),
        .I4(\n_0_mcp1_rx_64_data_out[47]_i_6 ),
        .I5(\n_0_mcp1_rx_64_data_out[6]_i_6 ),
        .O(\n_0_mcp1_rx_64_data_out[5]_i_4 ));
LUT6 #(
    .INIT(64'hFFFF8001FFFFFFFF)) 
     \mcp1_rx_64_data_out[5]_i_5 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[35] ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[36] ),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[34] ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[37] ),
        .I4(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I5(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .O(\n_0_mcp1_rx_64_data_out[5]_i_5 ));
LUT6 #(
    .INIT(64'h0000000000000200)) 
     \mcp1_rx_64_data_out[5]_i_6 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[15] ),
        .I1(mcp1_block_field_reg[1]),
        .I2(mcp1_block_field_reg[2]),
        .I3(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I4(\n_0_mcp1_rx_64_ctrl_out[7]_i_3 ),
        .I5(\n_0_mcp1_rx_64_data_out[33]_i_8 ),
        .O(\n_0_mcp1_rx_64_data_out[5]_i_6 ));
LUT6 #(
    .INIT(64'h00000008AAAA0008)) 
     \mcp1_rx_64_data_out[5]_i_7 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[1]_i_3 ),
        .I1(data0[5]),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I3(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I5(\n_0_mcp1_rx_64_data_out[5]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[5]_i_7 ));
LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
     \mcp1_rx_64_data_out[60]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[62] ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I3(\n_0_mcp1_rx_64_data_out[60]_i_2 ),
        .I4(mcp1_block_field_reg[0]),
        .I5(\n_0_mcp1_rx_64_data_out[60]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[60]_i_1 ));
LUT6 #(
    .INIT(64'hEEEAFFFFEEEAEEEA)) 
     \mcp1_rx_64_data_out[60]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[60]_i_4 ),
        .I1(\n_0_mcp1_rx_64_data_out[61]_i_5 ),
        .I2(\n_0_mcp1_rx_64_data_out[60]_i_5 ),
        .I3(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I4(\n_0_mcp1_rx_64_data_out[63]_i_6 ),
        .I5(\n_0_mcp1_rx_64_data_out[60]_i_6 ),
        .O(\n_0_mcp1_rx_64_data_out[60]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF14000000)) 
     \mcp1_rx_64_data_out[60]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[61]_i_8 ),
        .I1(mcp1_block_field_reg[6]),
        .I2(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I3(data0[60]),
        .I4(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I5(\n_0_mcp1_rx_64_data_out[60]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[60]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFF06000000)) 
     \mcp1_rx_64_data_out[60]_i_4 
       (.I0(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I1(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I2(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[62] ),
        .I4(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I5(\n_0_mcp1_rx_64_data_out[60]_i_8 ),
        .O(\n_0_mcp1_rx_64_data_out[60]_i_4 ));
LUT2 #(
    .INIT(4'h2)) 
     \mcp1_rx_64_data_out[60]_i_5 
       (.I0(data0[60]),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .O(\n_0_mcp1_rx_64_data_out[60]_i_5 ));
LUT2 #(
    .INIT(4'h8)) 
     \mcp1_rx_64_data_out[60]_i_6 
       (.I0(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I1(data0[60]),
        .O(\n_0_mcp1_rx_64_data_out[60]_i_6 ));
LUT6 #(
    .INIT(64'hAAAEAAAAAAAAAAAA)) 
     \mcp1_rx_64_data_out[60]_i_7 
       (.I0(\n_0_mcp1_rx_64_data_out[60]_i_9 ),
        .I1(mcp1_block_field_reg[3]),
        .I2(mcp1_block_field_reg[2]),
        .I3(mcp1_block_field_reg[1]),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[62] ),
        .I5(\n_0_mcp1_rx_64_data_out[57]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[60]_i_7 ));
LUT6 #(
    .INIT(64'h0000208800002000)) 
     \mcp1_rx_64_data_out[60]_i_8 
       (.I0(\n_0_mcp1_rx_64_data_out[37]_i_5 ),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I2(data0[60]),
        .I3(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[62] ),
        .O(\n_0_mcp1_rx_64_data_out[60]_i_8 ));
LUT6 #(
    .INIT(64'h0088002000000020)) 
     \mcp1_rx_64_data_out[60]_i_9 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[1]_i_3 ),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I2(data0[60]),
        .I3(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[62] ),
        .O(\n_0_mcp1_rx_64_data_out[60]_i_9 ));
LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
     \mcp1_rx_64_data_out[61]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[63] ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I3(\n_0_mcp1_rx_64_data_out[61]_i_2 ),
        .I4(mcp1_block_field_reg[0]),
        .I5(\n_0_mcp1_rx_64_data_out[61]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[61]_i_1 ));
LUT6 #(
    .INIT(64'h0000208800002000)) 
     \mcp1_rx_64_data_out[61]_i_10 
       (.I0(\n_0_mcp1_rx_64_data_out[37]_i_5 ),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I2(data0[61]),
        .I3(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[63] ),
        .O(\n_0_mcp1_rx_64_data_out[61]_i_10 ));
LUT6 #(
    .INIT(64'h0088002000000020)) 
     \mcp1_rx_64_data_out[61]_i_11 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[1]_i_3 ),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I2(data0[61]),
        .I3(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[63] ),
        .O(\n_0_mcp1_rx_64_data_out[61]_i_11 ));
LUT6 #(
    .INIT(64'hEEEAFFFFEEEAEEEA)) 
     \mcp1_rx_64_data_out[61]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[61]_i_4 ),
        .I1(\n_0_mcp1_rx_64_data_out[61]_i_5 ),
        .I2(\n_0_mcp1_rx_64_data_out[61]_i_6 ),
        .I3(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I4(\n_0_mcp1_rx_64_data_out[63]_i_6 ),
        .I5(\n_0_mcp1_rx_64_data_out[61]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[61]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF14000000)) 
     \mcp1_rx_64_data_out[61]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[61]_i_8 ),
        .I1(mcp1_block_field_reg[6]),
        .I2(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I3(data0[61]),
        .I4(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I5(\n_0_mcp1_rx_64_data_out[61]_i_9 ),
        .O(\n_0_mcp1_rx_64_data_out[61]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFF06000000)) 
     \mcp1_rx_64_data_out[61]_i_4 
       (.I0(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I1(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I2(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[63] ),
        .I4(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I5(\n_0_mcp1_rx_64_data_out[61]_i_10 ),
        .O(\n_0_mcp1_rx_64_data_out[61]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair300" *) 
   LUT4 #(
    .INIT(16'h8088)) 
     \mcp1_rx_64_data_out[61]_i_5 
       (.I0(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I1(\n_0_mcp1_rx_64_data_out[49]_i_6 ),
        .I2(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I3(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .O(\n_0_mcp1_rx_64_data_out[61]_i_5 ));
LUT2 #(
    .INIT(4'h2)) 
     \mcp1_rx_64_data_out[61]_i_6 
       (.I0(data0[61]),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .O(\n_0_mcp1_rx_64_data_out[61]_i_6 ));
LUT2 #(
    .INIT(4'h8)) 
     \mcp1_rx_64_data_out[61]_i_7 
       (.I0(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I1(data0[61]),
        .O(\n_0_mcp1_rx_64_data_out[61]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair283" *) 
   LUT5 #(
    .INIT(32'hFFDBBDFF)) 
     \mcp1_rx_64_data_out[61]_i_8 
       (.I0(mcp1_block_field_reg[1]),
        .I1(mcp1_block_field_reg[2]),
        .I2(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I3(mcp1_block_field_reg[4]),
        .I4(mcp1_block_field_reg[3]),
        .O(\n_0_mcp1_rx_64_data_out[61]_i_8 ));
LUT6 #(
    .INIT(64'hAAAEAAAAAAAAAAAA)) 
     \mcp1_rx_64_data_out[61]_i_9 
       (.I0(\n_0_mcp1_rx_64_data_out[61]_i_11 ),
        .I1(mcp1_block_field_reg[3]),
        .I2(mcp1_block_field_reg[2]),
        .I3(mcp1_block_field_reg[1]),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[63] ),
        .I5(\n_0_mcp1_rx_64_data_out[57]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[61]_i_9 ));
LUT6 #(
    .INIT(64'hFF00FF004000FFFF)) 
     \mcp1_rx_64_data_out[62]_i_1 
       (.I0(\n_0_mcp1_rx_64_data_out[63]_i_2 ),
        .I1(mcp1_block_field_reg[0]),
        .I2(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[64] ),
        .I4(\n_0_mcp1_rx_64_data_out[62]_i_2 ),
        .I5(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[62]_i_1 ));
LUT6 #(
    .INIT(64'h8AAAFFFF8AAA0000)) 
     \mcp1_rx_64_data_out[62]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[62]_i_3 ),
        .I1(\n_0_mcp1_rx_64_data_out[63]_i_6 ),
        .I2(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I3(data0[62]),
        .I4(mcp1_block_field_reg[0]),
        .I5(\n_0_mcp1_rx_64_data_out[62]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[62]_i_2 ));
LUT6 #(
    .INIT(64'h000000EFCFEFFFEF)) 
     \mcp1_rx_64_data_out[62]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[62]_i_5 ),
        .I1(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I2(\n_0_mcp1_rx_64_data_out[37]_i_5 ),
        .I3(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I4(\n_0_mcp1_rx_64_data_out[62]_i_6 ),
        .I5(\n_0_mcp1_rx_64_data_out[61]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[62]_i_3 ));
LUT6 #(
    .INIT(64'h00000000FFFF9FFF)) 
     \mcp1_rx_64_data_out[62]_i_4 
       (.I0(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I2(data0[62]),
        .I3(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I4(\n_0_mcp1_rx_64_data_out[61]_i_8 ),
        .I5(\n_0_mcp1_rx_64_data_out[62]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[62]_i_4 ));
LUT2 #(
    .INIT(4'h7)) 
     \mcp1_rx_64_data_out[62]_i_5 
       (.I0(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[64] ),
        .O(\n_0_mcp1_rx_64_data_out[62]_i_5 ));
LUT2 #(
    .INIT(4'h2)) 
     \mcp1_rx_64_data_out[62]_i_6 
       (.I0(data0[62]),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .O(\n_0_mcp1_rx_64_data_out[62]_i_6 ));
LUT6 #(
    .INIT(64'hAAAEAAAAAAAAAAAA)) 
     \mcp1_rx_64_data_out[62]_i_7 
       (.I0(\n_0_mcp1_rx_64_data_out[62]_i_8 ),
        .I1(mcp1_block_field_reg[3]),
        .I2(mcp1_block_field_reg[2]),
        .I3(mcp1_block_field_reg[1]),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[64] ),
        .I5(\n_0_mcp1_rx_64_data_out[57]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[62]_i_7 ));
LUT6 #(
    .INIT(64'h0088002000000020)) 
     \mcp1_rx_64_data_out[62]_i_8 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[1]_i_3 ),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I2(data0[62]),
        .I3(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[64] ),
        .O(\n_0_mcp1_rx_64_data_out[62]_i_8 ));
LUT6 #(
    .INIT(64'hFF00FF004000FFFF)) 
     \mcp1_rx_64_data_out[63]_i_1 
       (.I0(\n_0_mcp1_rx_64_data_out[63]_i_2 ),
        .I1(mcp1_block_field_reg[0]),
        .I2(\n_0_mcp1_rx_64_data_out[63]_i_3 ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[65] ),
        .I4(\n_0_mcp1_rx_64_data_out[63]_i_4 ),
        .I5(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[63]_i_1 ));
LUT6 #(
    .INIT(64'hAAAAAAEAAAAAAAAA)) 
     \mcp1_rx_64_data_out[63]_i_10 
       (.I0(\n_0_mcp1_rx_64_data_out[63]_i_11 ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[65] ),
        .I2(\n_0_mcp1_rx_64_data_out[57]_i_7 ),
        .I3(mcp1_block_field_reg[1]),
        .I4(mcp1_block_field_reg[2]),
        .I5(mcp1_block_field_reg[3]),
        .O(\n_0_mcp1_rx_64_data_out[63]_i_10 ));
LUT6 #(
    .INIT(64'h0088002000000020)) 
     \mcp1_rx_64_data_out[63]_i_11 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[1]_i_3 ),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I2(data0[63]),
        .I3(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[65] ),
        .O(\n_0_mcp1_rx_64_data_out[63]_i_11 ));
(* SOFT_HLUTNM = "soft_lutpair291" *) 
   LUT3 #(
    .INIT(8'hEB)) 
     \mcp1_rx_64_data_out[63]_i_2 
       (.I0(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I1(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I2(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .O(\n_0_mcp1_rx_64_data_out[63]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair297" *) 
   LUT5 #(
    .INIT(32'h00002400)) 
     \mcp1_rx_64_data_out[63]_i_3 
       (.I0(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I1(mcp1_block_field_reg[4]),
        .I2(mcp1_block_field_reg[3]),
        .I3(mcp1_block_field_reg[2]),
        .I4(mcp1_block_field_reg[1]),
        .O(\n_0_mcp1_rx_64_data_out[63]_i_3 ));
LUT6 #(
    .INIT(64'h8AAAFFFF8AAA0000)) 
     \mcp1_rx_64_data_out[63]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[63]_i_5 ),
        .I1(\n_0_mcp1_rx_64_data_out[63]_i_6 ),
        .I2(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I3(data0[63]),
        .I4(mcp1_block_field_reg[0]),
        .I5(\n_0_mcp1_rx_64_data_out[63]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[63]_i_4 ));
LUT6 #(
    .INIT(64'h00F500FD00FFFDFD)) 
     \mcp1_rx_64_data_out[63]_i_5 
       (.I0(\n_0_mcp1_rx_64_data_out[37]_i_5 ),
        .I1(\n_0_mcp1_rx_64_data_out[63]_i_8 ),
        .I2(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I3(\n_0_mcp1_rx_64_data_out[61]_i_5 ),
        .I4(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I5(\n_0_mcp1_rx_64_data_out[63]_i_9 ),
        .O(\n_0_mcp1_rx_64_data_out[63]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFEFFFFFDFFFF)) 
     \mcp1_rx_64_data_out[63]_i_6 
       (.I0(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I1(mcp1_block_field_reg[2]),
        .I2(mcp1_block_field_reg[1]),
        .I3(mcp1_block_field_reg[4]),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I5(mcp1_block_field_reg[3]),
        .O(\n_0_mcp1_rx_64_data_out[63]_i_6 ));
LUT6 #(
    .INIT(64'h00000000EBFFFFFF)) 
     \mcp1_rx_64_data_out[63]_i_7 
       (.I0(\n_0_mcp1_rx_64_data_out[61]_i_8 ),
        .I1(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I2(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I3(data0[63]),
        .I4(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I5(\n_0_mcp1_rx_64_data_out[63]_i_10 ),
        .O(\n_0_mcp1_rx_64_data_out[63]_i_7 ));
LUT2 #(
    .INIT(4'h7)) 
     \mcp1_rx_64_data_out[63]_i_8 
       (.I0(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[65] ),
        .O(\n_0_mcp1_rx_64_data_out[63]_i_8 ));
LUT2 #(
    .INIT(4'h2)) 
     \mcp1_rx_64_data_out[63]_i_9 
       (.I0(data0[63]),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .O(\n_0_mcp1_rx_64_data_out[63]_i_9 ));
LUT5 #(
    .INIT(32'h0808FB08)) 
     \mcp1_rx_64_data_out[6]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[8] ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I3(\n_0_mcp1_rx_64_data_out[6]_i_2 ),
        .I4(\n_0_mcp1_rx_64_data_out[6]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[6]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFF30FFB0FF30)) 
     \mcp1_rx_64_data_out[6]_i_2 
       (.I0(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I2(\n_0_mcp1_rx_64_data_out[61]_i_5 ),
        .I3(\n_0_mcp1_rx_64_data_out[6]_i_4 ),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[16] ),
        .I5(\n_0_mcp1_rx_64_data_out[6]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[6]_i_2 ));
LUT6 #(
    .INIT(64'h000000FA00F200FA)) 
     \mcp1_rx_64_data_out[6]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[6]_i_6 ),
        .I1(\n_0_mcp1_rx_64_data_out[47]_i_6 ),
        .I2(mcp1_block_field_reg[1]),
        .I3(\n_0_mcp1_rx_64_data_out[6]_i_7 ),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[16] ),
        .I5(\n_0_mcp1_rx_64_data_out[47]_i_8 ),
        .O(\n_0_mcp1_rx_64_data_out[6]_i_3 ));
LUT6 #(
    .INIT(64'h404F0000FFFFFFFF)) 
     \mcp1_rx_64_data_out[6]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[41]_i_8 ),
        .I1(data0[6]),
        .I2(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I3(\n_0_mcp1_rx_64_data_out[6]_i_8 ),
        .I4(\n_0_mcp1_rx_64_data_out[31]_i_5 ),
        .I5(mcp1_block_field_reg[0]),
        .O(\n_0_mcp1_rx_64_data_out[6]_i_4 ));
LUT6 #(
    .INIT(64'h0100000100000000)) 
     \mcp1_rx_64_data_out[6]_i_5 
       (.I0(mcp1_block_field_reg[2]),
        .I1(mcp1_block_field_reg[1]),
        .I2(\n_0_mcp1_rx_64_data_out[33]_i_8 ),
        .I3(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I4(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I5(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .O(\n_0_mcp1_rx_64_data_out[6]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
     \mcp1_rx_64_data_out[6]_i_6 
       (.I0(mcp1_block_field_reg[3]),
        .I1(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I2(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I3(mcp1_block_field_reg[4]),
        .I4(mcp1_block_field_reg[2]),
        .I5(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .O(\n_0_mcp1_rx_64_data_out[6]_i_6 ));
LUT6 #(
    .INIT(64'hBABFBABAAAAAAAAA)) 
     \mcp1_rx_64_data_out[6]_i_7 
       (.I0(mcp1_block_field_reg[0]),
        .I1(\n_0_mcp1_rx_64_data_out[6]_i_8 ),
        .I2(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I3(\n_0_mcp1_rx_64_data_out[41]_i_8 ),
        .I4(data0[6]),
        .I5(\n_0_mcp1_rx_64_ctrl_out[1]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[6]_i_7 ));
LUT6 #(
    .INIT(64'hDDDDDDDDDDDDDDDF)) 
     \mcp1_rx_64_data_out[6]_i_8 
       (.I0(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I1(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[37] ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[34] ),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[36] ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[35] ),
        .O(\n_0_mcp1_rx_64_data_out[6]_i_8 ));
LUT6 #(
    .INIT(64'hDDDDDDDDDDD0DDDD)) 
     \mcp1_rx_64_data_out[7]_i_1 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[9] ),
        .I2(\n_0_mcp1_rx_64_data_out[7]_i_2 ),
        .I3(\n_0_mcp1_rx_64_data_out[7]_i_3 ),
        .I4(\n_0_mcp1_rx_64_data_out[7]_i_4 ),
        .I5(\n_0_mcp1_rx_64_data_out[7]_i_5 ),
        .O(\n_0_mcp1_rx_64_data_out[7]_i_1 ));
LUT6 #(
    .INIT(64'h5454045404540455)) 
     \mcp1_rx_64_data_out[7]_i_2 
       (.I0(mcp1_block_field_reg[7]),
        .I1(data0[7]),
        .I2(mcp1_block_field_reg[6]),
        .I3(\n_0_mcp1_rx_64_data_out[7]_i_6 ),
        .I4(mcp1_block_field_reg[5]),
        .I5(mcp1_block_field_reg[4]),
        .O(\n_0_mcp1_rx_64_data_out[7]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair303" *) 
   LUT4 #(
    .INIT(16'h6995)) 
     \mcp1_rx_64_data_out[7]_i_3 
       (.I0(mcp1_block_field_reg[3]),
        .I1(mcp1_block_field_reg[4]),
        .I2(mcp1_block_field_reg[6]),
        .I3(mcp1_block_field_reg[5]),
        .O(\n_0_mcp1_rx_64_data_out[7]_i_3 ));
LUT6 #(
    .INIT(64'h9006069009606009)) 
     \mcp1_rx_64_data_out[7]_i_4 
       (.I0(mcp1_block_field_reg[0]),
        .I1(mcp1_block_field_reg[5]),
        .I2(mcp1_block_field_reg[2]),
        .I3(mcp1_block_field_reg[1]),
        .I4(mcp1_block_field_reg[4]),
        .I5(mcp1_block_field_reg[3]),
        .O(\n_0_mcp1_rx_64_data_out[7]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFEAAA0000)) 
     \mcp1_rx_64_data_out[7]_i_5 
       (.I0(mcp1_block_field_reg[7]),
        .I1(mcp1_block_field_reg[5]),
        .I2(mcp1_block_field_reg[6]),
        .I3(mcp1_block_field_reg[4]),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[17] ),
        .I5(\n_0_mcp1_rx_64_data_out[7]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[7]_i_5 ));
LUT4 #(
    .INIT(16'h8000)) 
     \mcp1_rx_64_data_out[7]_i_6 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[36] ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[37] ),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[34] ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[35] ),
        .O(\n_0_mcp1_rx_64_data_out[7]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFFFFF6969969F)) 
     \mcp1_rx_64_data_out[7]_i_7 
       (.I0(mcp1_block_field_reg[2]),
        .I1(mcp1_block_field_reg[7]),
        .I2(mcp1_block_field_reg[4]),
        .I3(mcp1_block_field_reg[6]),
        .I4(mcp1_block_field_reg[5]),
        .I5(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ),
        .O(\n_0_mcp1_rx_64_data_out[7]_i_7 ));
LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
     \mcp1_rx_64_data_out[8]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[10] ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .I3(\n_0_mcp1_rx_64_data_out[8]_i_2 ),
        .I4(mcp1_block_field_reg[0]),
        .I5(\n_0_mcp1_rx_64_data_out[8]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[8]_i_1 ));
LUT6 #(
    .INIT(64'hFF05FF05FFFFFF0D)) 
     \mcp1_rx_64_data_out[8]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[8]_i_4 ),
        .I1(\n_0_mcp1_rx_64_data_out[41]_i_11 ),
        .I2(mcp1_block_field_reg[1]),
        .I3(\n_0_mcp1_rx_64_data_out[8]_i_5 ),
        .I4(\n_0_mcp1_rx_64_data_out[37]_i_5 ),
        .I5(\n_0_mcp1_rx_64_data_out[8]_i_6 ),
        .O(\n_0_mcp1_rx_64_data_out[8]_i_2 ));
LUT6 #(
    .INIT(64'hF4F4F4F4FFF4F4F4)) 
     \mcp1_rx_64_data_out[8]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[15]_i_4 ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[18] ),
        .I2(\n_0_mcp1_rx_64_data_out[8]_i_7 ),
        .I3(\n_0_mcp1_rx_64_data_out[57]_i_7 ),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[10] ),
        .I5(\n_0_mcp1_rx_64_data_out[46]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out[8]_i_3 ));
LUT4 #(
    .INIT(16'hBFAA)) 
     \mcp1_rx_64_data_out[8]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[55]_i_9 ),
        .I1(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I2(\n_0_mcp1_rx_66_enc_reg_reg[18] ),
        .I3(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .O(\n_0_mcp1_rx_64_data_out[8]_i_4 ));
LUT6 #(
    .INIT(64'h8200800002000000)) 
     \mcp1_rx_64_data_out[8]_i_5 
       (.I0(\n_0_mcp1_rx_64_data_out[49]_i_6 ),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I3(mcp1_block_field_reg[7]),
        .I4(data0[8]),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[18] ),
        .O(\n_0_mcp1_rx_64_data_out[8]_i_5 ));
LUT5 #(
    .INIT(32'hFCFFF7F7)) 
     \mcp1_rx_64_data_out[8]_i_6 
       (.I0(data0[8]),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep__0 ),
        .I2(mcp1_block_field_reg[7]),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[10] ),
        .I4(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .O(\n_0_mcp1_rx_64_data_out[8]_i_6 ));
LUT6 #(
    .INIT(64'h00A0000800000008)) 
     \mcp1_rx_64_data_out[8]_i_7 
       (.I0(\n_0_mcp1_rx_64_ctrl_out[1]_i_3 ),
        .I1(data0[8]),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I3(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I5(\n_0_mcp1_rx_66_enc_reg_reg[10] ),
        .O(\n_0_mcp1_rx_64_data_out[8]_i_7 ));
LUT6 #(
    .INIT(64'h88888888B8B8BBB8)) 
     \mcp1_rx_64_data_out[9]_i_1 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[11] ),
        .I1(\n_0_mcp1_rx_64_ctrl_out[3]_i_4 ),
        .I2(\n_0_mcp1_rx_64_data_out[9]_i_2 ),
        .I3(\n_0_mcp1_rx_66_enc_reg_reg[19] ),
        .I4(\n_0_mcp1_rx_64_data_out[15]_i_4 ),
        .I5(\n_0_mcp1_rx_64_data_out[9]_i_3 ),
        .O(\n_0_mcp1_rx_64_data_out[9]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF4F444444)) 
     \mcp1_rx_64_data_out[9]_i_2 
       (.I0(\n_0_mcp1_rx_64_data_out[9]_i_4 ),
        .I1(\n_0_mcp1_rx_64_ctrl_out[1]_i_3 ),
        .I2(\n_0_mcp1_rx_64_data_out[46]_i_7 ),
        .I3(\n_0_mcp1_rx_64_data_out[57]_i_7 ),
        .I4(\n_0_mcp1_rx_66_enc_reg_reg[11] ),
        .I5(mcp1_block_field_reg[0]),
        .O(\n_0_mcp1_rx_64_data_out[9]_i_2 ));
LUT6 #(
    .INIT(64'h00000000BFFFFFFF)) 
     \mcp1_rx_64_data_out[9]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[9]_i_5 ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[19] ),
        .I2(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I3(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I5(\n_0_mcp1_rx_64_data_out[9]_i_6 ),
        .O(\n_0_mcp1_rx_64_data_out[9]_i_3 ));
LUT5 #(
    .INIT(32'hF7FCF7FF)) 
     \mcp1_rx_64_data_out[9]_i_4 
       (.I0(\n_0_mcp1_rx_66_enc_reg_reg[11] ),
        .I1(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I2(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I3(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I4(data0[9]),
        .O(\n_0_mcp1_rx_64_data_out[9]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair290" *) 
   LUT5 #(
    .INIT(32'h7EFFFFEE)) 
     \mcp1_rx_64_data_out[9]_i_5 
       (.I0(mcp1_block_field_reg[3]),
        .I1(mcp1_block_field_reg[4]),
        .I2(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .I3(mcp1_block_field_reg[2]),
        .I4(mcp1_block_field_reg[1]),
        .O(\n_0_mcp1_rx_64_data_out[9]_i_5 ));
LUT6 #(
    .INIT(64'hBBBBBBBBBBFBBBBB)) 
     \mcp1_rx_64_data_out[9]_i_6 
       (.I0(\n_0_mcp1_rx_64_data_out[9]_i_7 ),
        .I1(mcp1_block_field_reg[0]),
        .I2(\n_0_mcp1_rx_64_data_out[49]_i_6 ),
        .I3(\n_0_mcp1_rx_64_ctrl_out[5]_i_4 ),
        .I4(data0[9]),
        .I5(\n_0_mcp1_block_field_reg_reg[5]_rep__1 ),
        .O(\n_0_mcp1_rx_64_data_out[9]_i_6 ));
LUT6 #(
    .INIT(64'h000A080000000800)) 
     \mcp1_rx_64_data_out[9]_i_7 
       (.I0(\n_0_mcp1_rx_64_data_out[31]_i_5 ),
        .I1(\n_0_mcp1_rx_66_enc_reg_reg[11] ),
        .I2(\n_0_mcp1_block_field_reg_reg[7]_rep ),
        .I3(\n_0_mcp1_block_field_reg_reg[6]_rep ),
        .I4(\n_0_mcp1_block_field_reg_reg[5]_rep ),
        .I5(data0[9]),
        .O(\n_0_mcp1_rx_64_data_out[9]_i_7 ));
FDRE \mcp1_rx_64_data_out_reg[0] 
       (.C(rxusrclk2),
        .CE(I29),
        .D(\n_0_mcp1_rx_64_data_out[0]_i_1 ),
        .Q(O23[0]),
        .R(I1));
MUXF7 \mcp1_rx_64_data_out_reg[0]_i_3 
       (.I0(\n_0_mcp1_rx_64_data_out[0]_i_8 ),
        .I1(\n_0_mcp1_rx_64_data_out[0]_i_9 ),
        .O(\n_0_mcp1_rx_64_data_out_reg[0]_i_3 ),
        .S(mcp1_block_field_reg[1]));
MUXF7 \mcp1_rx_64_data_out_reg[0]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[0]_i_10 ),
        .I1(\n_0_mcp1_rx_64_data_out[0]_i_11 ),
        .O(\n_0_mcp1_rx_64_data_out_reg[0]_i_4 ),
        .S(mcp1_block_field_reg[2]));
FDRE \mcp1_rx_64_data_out_reg[10] 
       (.C(rxusrclk2),
        .CE(I29),
        .D(\n_0_mcp1_rx_64_data_out[10]_i_1 ),
        .Q(O23[10]),
        .R(I1));
FDRE \mcp1_rx_64_data_out_reg[11] 
       (.C(rxusrclk2),
        .CE(I29),
        .D(\n_0_mcp1_rx_64_data_out[11]_i_1 ),
        .Q(O23[11]),
        .R(I1));
FDRE \mcp1_rx_64_data_out_reg[12] 
       (.C(rxusrclk2),
        .CE(I29),
        .D(\n_0_mcp1_rx_64_data_out[12]_i_1 ),
        .Q(O23[12]),
        .R(I1));
FDRE \mcp1_rx_64_data_out_reg[13] 
       (.C(rxusrclk2),
        .CE(I29),
        .D(\n_0_mcp1_rx_64_data_out[13]_i_1 ),
        .Q(O23[13]),
        .R(I1));
FDRE \mcp1_rx_64_data_out_reg[14] 
       (.C(rxusrclk2),
        .CE(I29),
        .D(\n_0_mcp1_rx_64_data_out[14]_i_1 ),
        .Q(O23[14]),
        .R(I1));
FDRE \mcp1_rx_64_data_out_reg[15] 
       (.C(rxusrclk2),
        .CE(I29),
        .D(\n_0_mcp1_rx_64_data_out[15]_i_1 ),
        .Q(O23[15]),
        .R(I1));
FDRE \mcp1_rx_64_data_out_reg[16] 
       (.C(rxusrclk2),
        .CE(I29),
        .D(\n_0_mcp1_rx_64_data_out[16]_i_1 ),
        .Q(O23[16]),
        .R(I1));
FDRE \mcp1_rx_64_data_out_reg[17] 
       (.C(rxusrclk2),
        .CE(I29),
        .D(\n_0_mcp1_rx_64_data_out[17]_i_1 ),
        .Q(O23[17]),
        .R(I1));
FDRE \mcp1_rx_64_data_out_reg[18] 
       (.C(rxusrclk2),
        .CE(I29),
        .D(\n_0_mcp1_rx_64_data_out[18]_i_1 ),
        .Q(O23[18]),
        .R(I1));
FDRE \mcp1_rx_64_data_out_reg[19] 
       (.C(rxusrclk2),
        .CE(I29),
        .D(\n_0_mcp1_rx_64_data_out[19]_i_1 ),
        .Q(O23[19]),
        .R(I1));
FDRE \mcp1_rx_64_data_out_reg[1] 
       (.C(rxusrclk2),
        .CE(I29),
        .D(\n_0_mcp1_rx_64_data_out[1]_i_1 ),
        .Q(O23[1]),
        .R(I1));
FDRE \mcp1_rx_64_data_out_reg[20] 
       (.C(rxusrclk2),
        .CE(I29),
        .D(\n_0_mcp1_rx_64_data_out[20]_i_1 ),
        .Q(O23[20]),
        .R(I1));
FDRE \mcp1_rx_64_data_out_reg[21] 
       (.C(rxusrclk2),
        .CE(I29),
        .D(\n_0_mcp1_rx_64_data_out[21]_i_1 ),
        .Q(O23[21]),
        .R(I1));
FDRE \mcp1_rx_64_data_out_reg[22] 
       (.C(rxusrclk2),
        .CE(I29),
        .D(\n_0_mcp1_rx_64_data_out[22]_i_1 ),
        .Q(O23[22]),
        .R(I1));
FDRE \mcp1_rx_64_data_out_reg[23] 
       (.C(rxusrclk2),
        .CE(I29),
        .D(\n_0_mcp1_rx_64_data_out[23]_i_1 ),
        .Q(O23[23]),
        .R(I1));
FDSE \mcp1_rx_64_data_out_reg[24] 
       (.C(rxusrclk2),
        .CE(I9[1]),
        .D(\n_0_mcp1_rx_64_data_out[24]_i_1 ),
        .Q(O23[24]),
        .S(I1));
FDRE \mcp1_rx_64_data_out_reg[25] 
       (.C(rxusrclk2),
        .CE(I29),
        .D(\n_0_mcp1_rx_64_data_out[25]_i_1 ),
        .Q(O23[25]),
        .R(I1));
FDRE \mcp1_rx_64_data_out_reg[26] 
       (.C(rxusrclk2),
        .CE(I29),
        .D(\n_0_mcp1_rx_64_data_out[26]_i_1 ),
        .Q(O23[26]),
        .R(I1));
FDRE \mcp1_rx_64_data_out_reg[27] 
       (.C(rxusrclk2),
        .CE(I29),
        .D(\n_0_mcp1_rx_64_data_out[27]_i_1 ),
        .Q(O23[27]),
        .R(I1));
FDRE \mcp1_rx_64_data_out_reg[28] 
       (.C(rxusrclk2),
        .CE(I29),
        .D(\n_0_mcp1_rx_64_data_out[28]_i_1 ),
        .Q(O23[28]),
        .R(I1));
FDRE \mcp1_rx_64_data_out_reg[29] 
       (.C(rxusrclk2),
        .CE(I29),
        .D(\n_0_mcp1_rx_64_data_out[29]_i_1 ),
        .Q(O23[29]),
        .R(I1));
FDSE \mcp1_rx_64_data_out_reg[2] 
       (.C(rxusrclk2),
        .CE(I9[1]),
        .D(\n_0_mcp1_rx_64_data_out[2]_i_1 ),
        .Q(O23[2]),
        .S(I1));
FDRE \mcp1_rx_64_data_out_reg[30] 
       (.C(rxusrclk2),
        .CE(I29),
        .D(\n_0_mcp1_rx_64_data_out[30]_i_1 ),
        .Q(O23[30]),
        .R(I1));
FDRE \mcp1_rx_64_data_out_reg[31] 
       (.C(rxusrclk2),
        .CE(I29),
        .D(\n_0_mcp1_rx_64_data_out[31]_i_1 ),
        .Q(O23[31]),
        .R(I1));
MUXF7 \mcp1_rx_64_data_out_reg[31]_i_4 
       (.I0(\n_0_mcp1_rx_64_data_out[31]_i_6 ),
        .I1(\n_0_mcp1_rx_64_data_out[31]_i_7 ),
        .O(\n_0_mcp1_rx_64_data_out_reg[31]_i_4 ),
        .S(mcp1_block_field_reg[1]));
FDRE \mcp1_rx_64_data_out_reg[32] 
       (.C(rxusrclk2),
        .CE(I29),
        .D(\n_0_mcp1_rx_64_data_out[32]_i_1 ),
        .Q(O23[32]),
        .R(I1));
FDRE \mcp1_rx_64_data_out_reg[33] 
       (.C(rxusrclk2),
        .CE(I29),
        .D(\n_0_mcp1_rx_64_data_out[33]_i_1 ),
        .Q(O23[33]),
        .R(I1));
FDSE \mcp1_rx_64_data_out_reg[34] 
       (.C(rxusrclk2),
        .CE(I9[1]),
        .D(\n_0_mcp1_rx_64_data_out[34]_i_1 ),
        .Q(O23[34]),
        .S(I1));
FDSE \mcp1_rx_64_data_out_reg[35] 
       (.C(rxusrclk2),
        .CE(I9[1]),
        .D(\n_0_mcp1_rx_64_data_out[35]_i_1 ),
        .Q(O23[35]),
        .S(I1));
FDSE \mcp1_rx_64_data_out_reg[36] 
       (.C(rxusrclk2),
        .CE(I9[1]),
        .D(\n_0_mcp1_rx_64_data_out[36]_i_1 ),
        .Q(O23[36]),
        .S(I1));
FDRE \mcp1_rx_64_data_out_reg[37] 
       (.C(rxusrclk2),
        .CE(I29),
        .D(\n_0_mcp1_rx_64_data_out[37]_i_1 ),
        .Q(O23[37]),
        .R(I1));
FDRE \mcp1_rx_64_data_out_reg[38] 
       (.C(rxusrclk2),
        .CE(I29),
        .D(\n_0_mcp1_rx_64_data_out[38]_i_1 ),
        .Q(O23[38]),
        .R(I1));
FDSE \mcp1_rx_64_data_out_reg[39] 
       (.C(rxusrclk2),
        .CE(I9[1]),
        .D(\n_0_mcp1_rx_64_data_out[39]_i_1 ),
        .Q(O23[39]),
        .S(I1));
FDSE \mcp1_rx_64_data_out_reg[3] 
       (.C(rxusrclk2),
        .CE(I9[1]),
        .D(\n_0_mcp1_rx_64_data_out[3]_i_1 ),
        .Q(O23[3]),
        .S(I1));
FDRE \mcp1_rx_64_data_out_reg[40] 
       (.C(rxusrclk2),
        .CE(I29),
        .D(\n_0_mcp1_rx_64_data_out[40]_i_1 ),
        .Q(O23[40]),
        .R(I1));
FDRE \mcp1_rx_64_data_out_reg[41] 
       (.C(rxusrclk2),
        .CE(I29),
        .D(\n_0_mcp1_rx_64_data_out[41]_i_1 ),
        .Q(O23[41]),
        .R(I1));
FDRE \mcp1_rx_64_data_out_reg[42] 
       (.C(rxusrclk2),
        .CE(I29),
        .D(\n_0_mcp1_rx_64_data_out[42]_i_1 ),
        .Q(O23[42]),
        .R(I1));
FDRE \mcp1_rx_64_data_out_reg[43] 
       (.C(rxusrclk2),
        .CE(I29),
        .D(\n_0_mcp1_rx_64_data_out[43]_i_1 ),
        .Q(O23[43]),
        .R(I1));
FDRE \mcp1_rx_64_data_out_reg[44] 
       (.C(rxusrclk2),
        .CE(I29),
        .D(\n_0_mcp1_rx_64_data_out[44]_i_1 ),
        .Q(O23[44]),
        .R(I1));
FDRE \mcp1_rx_64_data_out_reg[45] 
       (.C(rxusrclk2),
        .CE(I29),
        .D(\n_0_mcp1_rx_64_data_out[45]_i_1 ),
        .Q(O23[45]),
        .R(I1));
FDRE \mcp1_rx_64_data_out_reg[46] 
       (.C(rxusrclk2),
        .CE(I29),
        .D(\n_0_mcp1_rx_64_data_out[46]_i_1 ),
        .Q(O23[46]),
        .R(I1));
FDRE \mcp1_rx_64_data_out_reg[47] 
       (.C(rxusrclk2),
        .CE(I29),
        .D(\n_0_mcp1_rx_64_data_out[47]_i_1 ),
        .Q(O23[47]),
        .R(I1));
FDRE \mcp1_rx_64_data_out_reg[48] 
       (.C(rxusrclk2),
        .CE(I29),
        .D(\n_0_mcp1_rx_64_data_out[48]_i_1 ),
        .Q(O23[48]),
        .R(I1));
FDRE \mcp1_rx_64_data_out_reg[49] 
       (.C(rxusrclk2),
        .CE(I29),
        .D(\n_0_mcp1_rx_64_data_out[49]_i_1 ),
        .Q(O23[49]),
        .R(I1));
FDSE \mcp1_rx_64_data_out_reg[4] 
       (.C(rxusrclk2),
        .CE(I9[1]),
        .D(\n_0_mcp1_rx_64_data_out[4]_i_1 ),
        .Q(O23[4]),
        .S(I1));
FDRE \mcp1_rx_64_data_out_reg[50] 
       (.C(rxusrclk2),
        .CE(I29),
        .D(\n_0_mcp1_rx_64_data_out[50]_i_1 ),
        .Q(O23[50]),
        .R(I1));
FDRE \mcp1_rx_64_data_out_reg[51] 
       (.C(rxusrclk2),
        .CE(I29),
        .D(\n_0_mcp1_rx_64_data_out[51]_i_1 ),
        .Q(O23[51]),
        .R(I1));
FDRE \mcp1_rx_64_data_out_reg[52] 
       (.C(rxusrclk2),
        .CE(I29),
        .D(\n_0_mcp1_rx_64_data_out[52]_i_1 ),
        .Q(O23[52]),
        .R(I1));
FDRE \mcp1_rx_64_data_out_reg[53] 
       (.C(rxusrclk2),
        .CE(I29),
        .D(\n_0_mcp1_rx_64_data_out[53]_i_1 ),
        .Q(O23[53]),
        .R(I1));
FDRE \mcp1_rx_64_data_out_reg[54] 
       (.C(rxusrclk2),
        .CE(I29),
        .D(\n_0_mcp1_rx_64_data_out[54]_i_1 ),
        .Q(O23[54]),
        .R(I1));
FDRE \mcp1_rx_64_data_out_reg[55] 
       (.C(rxusrclk2),
        .CE(I29),
        .D(\n_0_mcp1_rx_64_data_out[55]_i_1 ),
        .Q(O23[55]),
        .R(I1));
FDSE \mcp1_rx_64_data_out_reg[56] 
       (.C(rxusrclk2),
        .CE(I9[1]),
        .D(\n_0_mcp1_rx_64_data_out[56]_i_1 ),
        .Q(O23[56]),
        .S(I1));
FDRE \mcp1_rx_64_data_out_reg[57] 
       (.C(rxusrclk2),
        .CE(I29),
        .D(\n_0_mcp1_rx_64_data_out[57]_i_1 ),
        .Q(O23[57]),
        .R(I1));
FDRE \mcp1_rx_64_data_out_reg[58] 
       (.C(rxusrclk2),
        .CE(I29),
        .D(\n_0_mcp1_rx_64_data_out[58]_i_1 ),
        .Q(O23[58]),
        .R(I1));
FDRE \mcp1_rx_64_data_out_reg[59] 
       (.C(rxusrclk2),
        .CE(I9[1]),
        .D(\n_0_mcp1_rx_64_data_out[59]_i_1 ),
        .Q(O23[59]),
        .R(I1));
FDRE \mcp1_rx_64_data_out_reg[5] 
       (.C(rxusrclk2),
        .CE(I29),
        .D(\n_0_mcp1_rx_64_data_out[5]_i_1 ),
        .Q(O23[5]),
        .R(I1));
FDRE \mcp1_rx_64_data_out_reg[60] 
       (.C(rxusrclk2),
        .CE(I9[1]),
        .D(\n_0_mcp1_rx_64_data_out[60]_i_1 ),
        .Q(O23[60]),
        .R(I1));
FDRE \mcp1_rx_64_data_out_reg[61] 
       (.C(rxusrclk2),
        .CE(I9[1]),
        .D(\n_0_mcp1_rx_64_data_out[61]_i_1 ),
        .Q(O23[61]),
        .R(I1));
FDRE \mcp1_rx_64_data_out_reg[62] 
       (.C(rxusrclk2),
        .CE(I9[1]),
        .D(\n_0_mcp1_rx_64_data_out[62]_i_1 ),
        .Q(O23[62]),
        .R(I1));
FDRE \mcp1_rx_64_data_out_reg[63] 
       (.C(rxusrclk2),
        .CE(I9[1]),
        .D(\n_0_mcp1_rx_64_data_out[63]_i_1 ),
        .Q(O23[63]),
        .R(I1));
FDRE \mcp1_rx_64_data_out_reg[6] 
       (.C(rxusrclk2),
        .CE(I29),
        .D(\n_0_mcp1_rx_64_data_out[6]_i_1 ),
        .Q(O23[6]),
        .R(I1));
FDSE \mcp1_rx_64_data_out_reg[7] 
       (.C(rxusrclk2),
        .CE(I9[1]),
        .D(\n_0_mcp1_rx_64_data_out[7]_i_1 ),
        .Q(O23[7]),
        .S(I1));
FDRE \mcp1_rx_64_data_out_reg[8] 
       (.C(rxusrclk2),
        .CE(I29),
        .D(\n_0_mcp1_rx_64_data_out[8]_i_1 ),
        .Q(O23[8]),
        .R(I1));
FDRE \mcp1_rx_64_data_out_reg[9] 
       (.C(rxusrclk2),
        .CE(I29),
        .D(\n_0_mcp1_rx_64_data_out[9]_i_1 ),
        .Q(O23[9]),
        .R(I1));
LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[60]_i_1 
       (.I0(I2[14]),
        .I1(I2[8]),
        .I2(I2[2]),
        .O(D[0]));
LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[61]_i_1 
       (.I0(I2[15]),
        .I1(I2[9]),
        .I2(I2[3]),
        .O(D[1]));
LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[62]_i_1 
       (.I0(I2[16]),
        .I1(I2[10]),
        .I2(I2[4]),
        .O(D[2]));
LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[63]_i_1 
       (.I0(I2[17]),
        .I1(I2[11]),
        .I2(I2[5]),
        .O(D[3]));
LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[64]_i_1 
       (.I0(I2[18]),
        .I1(I2[12]),
        .I2(I2[6]),
        .O(D[4]));
LUT3 #(
    .INIT(8'h96)) 
     \mcp1_rx_66_enc_reg[65]_i_1 
       (.I0(I2[19]),
        .I1(I2[13]),
        .I2(I2[7]),
        .O(D[5]));
FDRE \mcp1_rx_66_enc_reg_reg[0] 
       (.C(rxusrclk2),
        .CE(I10[0]),
        .D(I2[0]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[0] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[10] 
       (.C(rxusrclk2),
        .CE(I10[0]),
        .D(I11[8]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[10] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[11] 
       (.C(rxusrclk2),
        .CE(I10[0]),
        .D(I11[9]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[11] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[12] 
       (.C(rxusrclk2),
        .CE(I10[0]),
        .D(I11[10]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[12] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[13] 
       (.C(rxusrclk2),
        .CE(I10[0]),
        .D(I11[11]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[13] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[14] 
       (.C(rxusrclk2),
        .CE(I10[0]),
        .D(I11[12]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[14] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[15] 
       (.C(rxusrclk2),
        .CE(I10[0]),
        .D(I11[13]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[15] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[16] 
       (.C(rxusrclk2),
        .CE(I10[0]),
        .D(I11[14]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[16] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[17] 
       (.C(rxusrclk2),
        .CE(I10[0]),
        .D(I11[15]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[17] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[18] 
       (.C(rxusrclk2),
        .CE(I10[0]),
        .D(I11[16]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[18] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[19] 
       (.C(rxusrclk2),
        .CE(I10[0]),
        .D(I11[17]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[19] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[1] 
       (.C(rxusrclk2),
        .CE(I10[0]),
        .D(I2[1]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[1] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[20] 
       (.C(rxusrclk2),
        .CE(I10[0]),
        .D(I11[18]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[20] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[21] 
       (.C(rxusrclk2),
        .CE(I10[0]),
        .D(I11[19]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[21] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[22] 
       (.C(rxusrclk2),
        .CE(I10[0]),
        .D(I11[20]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[22] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[23] 
       (.C(rxusrclk2),
        .CE(I10[0]),
        .D(I11[21]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[23] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[24] 
       (.C(rxusrclk2),
        .CE(I10[0]),
        .D(I11[22]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[24] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[25] 
       (.C(rxusrclk2),
        .CE(I10[0]),
        .D(I11[23]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[25] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[26] 
       (.C(rxusrclk2),
        .CE(I10[0]),
        .D(I11[24]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[26] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[27] 
       (.C(rxusrclk2),
        .CE(I10[0]),
        .D(I11[25]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[27] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[28] 
       (.C(rxusrclk2),
        .CE(I10[0]),
        .D(I11[26]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[28] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[29] 
       (.C(rxusrclk2),
        .CE(I10[0]),
        .D(I11[27]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[29] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[2] 
       (.C(rxusrclk2),
        .CE(I10[0]),
        .D(I11[0]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[2] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[30] 
       (.C(rxusrclk2),
        .CE(I10[0]),
        .D(I11[28]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[30] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[31] 
       (.C(rxusrclk2),
        .CE(I10[0]),
        .D(I11[29]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[31] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[32] 
       (.C(rxusrclk2),
        .CE(I10[0]),
        .D(I11[30]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[32] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[33] 
       (.C(rxusrclk2),
        .CE(I10[0]),
        .D(I11[31]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[33] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[34] 
       (.C(rxusrclk2),
        .CE(I10[0]),
        .D(I11[32]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[34] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[35] 
       (.C(rxusrclk2),
        .CE(I10[0]),
        .D(I11[33]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[35] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[36] 
       (.C(rxusrclk2),
        .CE(I10[0]),
        .D(I11[34]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[36] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[37] 
       (.C(rxusrclk2),
        .CE(I10[0]),
        .D(I11[35]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[37] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[38] 
       (.C(rxusrclk2),
        .CE(I10[0]),
        .D(I11[36]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[38] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[39] 
       (.C(rxusrclk2),
        .CE(I10[0]),
        .D(I11[37]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[39] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[3] 
       (.C(rxusrclk2),
        .CE(I10[0]),
        .D(I11[1]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[3] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[40] 
       (.C(rxusrclk2),
        .CE(I10[0]),
        .D(I11[38]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[40] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[41] 
       (.C(rxusrclk2),
        .CE(I10[0]),
        .D(I11[39]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[41] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[42] 
       (.C(rxusrclk2),
        .CE(I10[0]),
        .D(I11[40]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[42] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[43] 
       (.C(rxusrclk2),
        .CE(I10[0]),
        .D(I11[41]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[43] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[44] 
       (.C(rxusrclk2),
        .CE(I10[0]),
        .D(I11[42]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[44] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[45] 
       (.C(rxusrclk2),
        .CE(I10[0]),
        .D(I11[43]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[45] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[46] 
       (.C(rxusrclk2),
        .CE(I10[0]),
        .D(I11[44]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[46] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[47] 
       (.C(rxusrclk2),
        .CE(I10[0]),
        .D(I11[45]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[47] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[48] 
       (.C(rxusrclk2),
        .CE(I10[0]),
        .D(I11[46]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[48] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[49] 
       (.C(rxusrclk2),
        .CE(I10[1]),
        .D(I11[47]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[49] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[4] 
       (.C(rxusrclk2),
        .CE(I10[0]),
        .D(I11[2]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[4] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[50] 
       (.C(rxusrclk2),
        .CE(I10[1]),
        .D(I11[48]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[50] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[51] 
       (.C(rxusrclk2),
        .CE(I10[1]),
        .D(I11[49]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[51] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[52] 
       (.C(rxusrclk2),
        .CE(I10[1]),
        .D(I11[50]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[52] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[53] 
       (.C(rxusrclk2),
        .CE(I10[1]),
        .D(I11[51]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[53] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[54] 
       (.C(rxusrclk2),
        .CE(I10[1]),
        .D(I11[52]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[54] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[55] 
       (.C(rxusrclk2),
        .CE(I10[1]),
        .D(I11[53]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[55] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[56] 
       (.C(rxusrclk2),
        .CE(I10[1]),
        .D(I11[54]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[56] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[57] 
       (.C(rxusrclk2),
        .CE(I10[1]),
        .D(I11[55]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[57] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[58] 
       (.C(rxusrclk2),
        .CE(I10[1]),
        .D(I11[56]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[58] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[59] 
       (.C(rxusrclk2),
        .CE(I10[1]),
        .D(I11[57]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[59] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[5] 
       (.C(rxusrclk2),
        .CE(I10[0]),
        .D(I11[3]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[5] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[60] 
       (.C(rxusrclk2),
        .CE(I10[1]),
        .D(D[0]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[60] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[61] 
       (.C(rxusrclk2),
        .CE(I10[1]),
        .D(D[1]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[61] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[62] 
       (.C(rxusrclk2),
        .CE(I10[1]),
        .D(D[2]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[62] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[63] 
       (.C(rxusrclk2),
        .CE(I10[1]),
        .D(D[3]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[63] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[64] 
       (.C(rxusrclk2),
        .CE(I10[1]),
        .D(D[4]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[64] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[65] 
       (.C(rxusrclk2),
        .CE(I10[1]),
        .D(D[5]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[65] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[6] 
       (.C(rxusrclk2),
        .CE(I10[0]),
        .D(I11[4]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[6] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[7] 
       (.C(rxusrclk2),
        .CE(I10[0]),
        .D(I11[5]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[7] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[8] 
       (.C(rxusrclk2),
        .CE(I10[0]),
        .D(I11[6]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[8] ),
        .R(I1));
FDRE \mcp1_rx_66_enc_reg_reg[9] 
       (.C(rxusrclk2),
        .CE(I10[0]),
        .D(I11[7]),
        .Q(\n_0_mcp1_rx_66_enc_reg_reg[9] ),
        .R(I1));
(* SOFT_HLUTNM = "soft_lutpair288" *) 
   LUT5 #(
    .INIT(32'h00001000)) 
     \mcp1_rx_ebuff_ctrl[7]_i_10 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(out[0]),
        .I4(out[2]),
        .O(\n_0_mcp1_rx_ebuff_ctrl[7]_i_10 ));
LUT6 #(
    .INIT(64'h000000000000FFCB)) 
     \mcp1_rx_ebuff_ctrl[7]_i_11 
       (.I0(out[1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(O9),
        .I5(I3),
        .O(\n_0_mcp1_rx_ebuff_ctrl[7]_i_11 ));
LUT6 #(
    .INIT(64'hFFFFFFFF00003A0A)) 
     \mcp1_rx_ebuff_ctrl[7]_i_4 
       (.I0(\n_0_mcp1_rx_ebuff_ctrl[7]_i_9 ),
        .I1(out[2]),
        .I2(out[1]),
        .I3(O9),
        .I4(out[0]),
        .I5(\n_0_mcp1_rx_ebuff_ctrl[7]_i_10 ),
        .O(next_state[0]));
LUT6 #(
    .INIT(64'hFFFFFFFEFEAAFEAA)) 
     \mcp1_rx_ebuff_ctrl[7]_i_5 
       (.I0(\n_0_mcp1_rx_ebuff_ctrl[7]_i_11 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(out[0]),
        .I4(out[1]),
        .I5(out[2]),
        .O(next_state[1]));
LUT6 #(
    .INIT(64'h0012001200120052)) 
     \mcp1_rx_ebuff_ctrl[7]_i_6 
       (.I0(out[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(r_type_next[0]),
        .I5(r_type_next[2]),
        .O(O12));
LUT6 #(
    .INIT(64'hFFFBFFFBFFFBFBFB)) 
     \mcp1_rx_ebuff_ctrl[7]_i_7 
       (.I0(out[0]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(r_type_next[0]),
        .I5(r_type_next[2]),
        .O(O10));
(* SOFT_HLUTNM = "soft_lutpair288" *) 
   LUT5 #(
    .INIT(32'h00000100)) 
     \mcp1_rx_ebuff_ctrl[7]_i_8 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(out[0]),
        .I4(out[2]),
        .O(O11));
LUT6 #(
    .INIT(64'h0303030700000000)) 
     \mcp1_rx_ebuff_ctrl[7]_i_9 
       (.I0(out[2]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(r_type_next[2]),
        .I4(r_type_next[0]),
        .I5(Q[1]),
        .O(\n_0_mcp1_rx_ebuff_ctrl[7]_i_9 ));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_rx_pcs" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_rx_pcs
   (SR,
    O1,
    gt_slip_int,
    ber_count_inc,
    O2,
    err_block_count_inc,
    O4,
    D,
    O3,
    O5,
    O6,
    O7,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    O24,
    O25,
    O26,
    O27,
    O28,
    O29,
    O30,
    O31,
    O32,
    O33,
    O34,
    O35,
    I1,
    rxusrclk2,
    signal_detect,
    I2,
    I3,
    out,
    I4,
    S,
    I7,
    I5,
    I8,
    E,
    I11,
    I12,
    I6,
    I9,
    I10,
    I13,
    I14,
    I15,
    I16,
    I17);
  output [0:0]SR;
  output O1;
  output gt_slip_int;
  output ber_count_inc;
  output O2;
  output err_block_count_inc;
  output O4;
  output [1:0]D;
  output [0:0]O3;
  output [0:0]O5;
  output [0:0]O6;
  output [0:0]O7;
  output O10;
  output [63:0]O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output O17;
  output O18;
  output O19;
  output O20;
  output O21;
  output O22;
  output [7:0]O23;
  output O24;
  output O25;
  output O26;
  output O27;
  output O28;
  output O29;
  output O30;
  output O31;
  output O32;
  output O33;
  output O34;
  output O35;
  input I1;
  input rxusrclk2;
  input signal_detect;
  input [65:0]I2;
  input I3;
  input [2:0]out;
  input I4;
  input [1:0]S;
  input [1:0]I7;
  input [15:0]I5;
  input I8;
  input [1:0]E;
  input [0:0]I11;
  input I12;
  input [0:0]I6;
  input [1:0]I9;
  input [0:0]I10;
  input [0:0]I13;
  input [0:0]I14;
  input [0:0]I15;
  input [1:0]I16;
  input [0:0]I17;

  wire [1:0]D;
  wire [7:0]DecodeWord;
  wire [7:0]DecodeWord0;
  wire [7:0]DecodeWord1;
  wire [7:1]DecodeWord2;
  wire [7:0]DecodeWord3;
  wire [7:0]DecodeWord4;
  wire [7:0]DecodeWord5;
  wire [7:0]DecodeWord6;
  wire [1:0]E;
  wire I1;
  wire [0:0]I10;
  wire [0:0]I11;
  wire I12;
  wire [0:0]I13;
  wire [0:0]I14;
  wire [0:0]I15;
  wire [1:0]I16;
  wire [0:0]I17;
  wire [65:0]I2;
  wire I3;
  wire I4;
  wire [15:0]I5;
  wire [0:0]I6;
  wire [1:0]I7;
  wire I8;
  wire [1:0]I9;
  wire O1;
  wire O10;
  wire [63:0]O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire O21;
  wire O22;
  wire [7:0]O23;
  wire O24;
  wire O25;
  wire O26;
  wire O27;
  wire O28;
  wire O29;
  wire [0:0]O3;
  wire O30;
  wire O31;
  wire O32;
  wire O33;
  wire O34;
  wire O35;
  wire O4;
  wire [0:0]O5;
  wire [0:0]O6;
  wire [0:0]O7;
  wire [1:0]S;
  wire ber_count_inc;
  wire err_block_count_inc;
  wire gt_slip_int;
  wire mcp1_err_block_count_inc_out2;
  wire mcp1_err_block_count_inc_out20_out;
  wire [63:0]mcp1_rx_64_data_out;
  wire n_0_rx_pcs_fsm_i;
  wire n_10_rx_decoder_i;
  wire n_11_rx_decoder_i;
  wire n_12_rx_decoder_i;
  wire n_13_rx_decoder_i;
  wire n_14_rx_decoder_i;
  wire n_1_rx_pcs_fsm_i;
  wire n_20_rx_decoder_i;
  wire n_21_rx_decoder_i;
  wire n_22_rx_decoder_i;
  wire n_23_rx_decoder_i;
  wire n_24_rx_decoder_i;
  wire n_25_rx_decoder_i;
  wire n_26_rx_decoder_i;
  wire n_27_rx_decoder_i;
  wire n_28_rx_decoder_i;
  wire n_29_rx_decoder_i;
  wire n_2_rx_pcs_fsm_i;
  wire n_30_rx_decoder_i;
  wire n_31_rx_decoder_i;
  wire n_32_rx_decoder_i;
  wire n_3_rx_pcs_fsm_i;
  wire n_4_rx_block_lock_fsm_i;
  wire n_58_pcs_descramble_i;
  wire n_5_rx_block_lock_fsm_i;
  wire n_66_pcs_descramble_i;
  wire n_67_pcs_descramble_i;
  wire n_68_pcs_descramble_i;
  wire n_69_pcs_descramble_i;
  wire n_6_rx_decoder_i;
  wire n_72_pcs_descramble_i;
  wire n_73_pcs_descramble_i;
  wire n_7_rx_decoder_i;
  wire n_80_rx_pcs_fsm_i;
  wire n_83_pcs_descramble_i;
  wire n_84_pcs_descramble_i;
  wire n_8_rx_decoder_i;
  wire n_9_rx_decoder_i;
  wire [2:0]next_state;
  wire [2:0]out;
  wire [2:0]r_type;
  wire [65:2]rx_66_enc;
(* DONT_TOUCH *) (* equivalent_register_removal = "no" *)   wire rxreset_1;
(* DONT_TOUCH *) (* equivalent_register_removal = "no" *)   wire rxreset_2;
(* DONT_TOUCH *) (* equivalent_register_removal = "no" *)   wire rxreset_3;
(* DONT_TOUCH *) (* equivalent_register_removal = "no" *)   wire rxreset_4;
(* DONT_TOUCH *) (* equivalent_register_removal = "no" *)   wire rxreset_5;
(* DONT_TOUCH *) (* equivalent_register_removal = "no" *)   wire rxreset_6;
  wire rxusrclk2;
  wire sh_valid;
  wire signal_detect;
  wire signal_ok_reg;

  assign SR[0] = rxreset_5;
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_pcs_descramble pcs_descramble_i
       (.CO(mcp1_err_block_count_inc_out2),
        .D({DecodeWord2,n_66_pcs_descramble_i}),
        .E(E[0]),
        .I1({rx_66_enc[65],rx_66_enc[63],rx_66_enc[61:60]}),
        .I10(n_10_rx_decoder_i),
        .I11(n_6_rx_decoder_i),
        .I12(n_12_rx_decoder_i),
        .I13(n_11_rx_decoder_i),
        .I14(n_8_rx_decoder_i),
        .I15(n_7_rx_decoder_i),
        .I16(I11),
        .I2(I2),
        .I3(I3),
        .I4(D[1]),
        .I5(D[0]),
        .I6(n_13_rx_decoder_i),
        .I7(I7),
        .I8(I8),
        .I9(n_9_rx_decoder_i),
        .O1(n_67_pcs_descramble_i),
        .O10(n_84_pcs_descramble_i),
        .O11(O6),
        .O12(O7),
        .O13({DecodeWord0[7:3],DecodeWord0[1:0]}),
        .O14({DecodeWord1[7:3],DecodeWord1[1:0]}),
        .O15(DecodeWord3),
        .O16(DecodeWord4),
        .O17(DecodeWord5),
        .O18({DecodeWord6[7:3],DecodeWord6[1:0]}),
        .O2(n_68_pcs_descramble_i),
        .O3(n_69_pcs_descramble_i),
        .O4(mcp1_err_block_count_inc_out20_out),
        .O5(n_72_pcs_descramble_i),
        .O6(n_73_pcs_descramble_i),
        .O7({DecodeWord[7:3],O3,DecodeWord[1:0]}),
        .O8(O5),
        .O9(n_83_pcs_descramble_i),
        .S(S),
        .SR(rxreset_4),
        .SS(n_58_pcs_descramble_i),
        .out(out[1:0]),
        .rx_66_enc(rx_66_enc[59:2]),
        .rxusrclk2(rxusrclk2));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_rx_ber_mon_fsm rx_ber_mon_fsm_i
       (.I1(rxreset_2),
        .I2(I2[1:0]),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .I6(n_5_rx_block_lock_fsm_i),
        .O1(O2),
        .ber_count_inc(ber_count_inc),
        .rxusrclk2(rxusrclk2),
        .sh_valid(sh_valid));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_rx_block_lock_fsm rx_block_lock_fsm_i
       (.E(E[0]),
        .I1(rxreset_1),
        .I2(I2[1:0]),
        .I3(rxreset_6),
        .I4(I4),
        .I5(rxreset_2),
        .O1(O1),
        .O2(O2),
        .O3(n_4_rx_block_lock_fsm_i),
        .O4(O4),
        .O5(n_5_rx_block_lock_fsm_i),
        .gt_slip_int(gt_slip_int),
        .out(out[2]),
        .rxusrclk2(rxusrclk2),
        .sh_valid(sh_valid),
        .signal_ok_reg(signal_ok_reg));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_rx_decoder rx_decoder_i
       (.D({rx_66_enc[65],D[1],rx_66_enc[63],D[0],rx_66_enc[61:60]}),
        .E({I6,I16[0]}),
        .I1(rxreset_5),
        .I10(I9),
        .I11(rx_66_enc[59:2]),
        .I12(I12),
        .I13(I4),
        .I14(I10),
        .I15({DecodeWord[7:3],O3,DecodeWord[1:0]}),
        .I16(I13),
        .I17({DecodeWord0[7:3],O5,DecodeWord0[1:0]}),
        .I18(I14),
        .I19({DecodeWord1[7:3],O6,DecodeWord1[1:0]}),
        .I2({I2[65:60],I2[26:21],I2[7:0]}),
        .I20({DecodeWord2,n_66_pcs_descramble_i}),
        .I21(n_67_pcs_descramble_i),
        .I22(DecodeWord3),
        .I23(n_68_pcs_descramble_i),
        .I24(DecodeWord4),
        .I25(n_69_pcs_descramble_i),
        .I26(DecodeWord5),
        .I27(I15),
        .I28({DecodeWord6[7:3],O7,DecodeWord6[1:0]}),
        .I29(I17),
        .I3(n_80_rx_pcs_fsm_i),
        .I4(n_84_pcs_descramble_i),
        .I5(n_72_pcs_descramble_i),
        .I6(I3),
        .I7(n_83_pcs_descramble_i),
        .I8(n_73_pcs_descramble_i),
        .I9(E),
        .O1(n_6_rx_decoder_i),
        .O10(n_20_rx_decoder_i),
        .O11(n_21_rx_decoder_i),
        .O12(n_22_rx_decoder_i),
        .O13(n_23_rx_decoder_i),
        .O14(n_24_rx_decoder_i),
        .O15(n_25_rx_decoder_i),
        .O16(n_26_rx_decoder_i),
        .O17(n_27_rx_decoder_i),
        .O18(n_28_rx_decoder_i),
        .O19(n_29_rx_decoder_i),
        .O2(n_7_rx_decoder_i),
        .O20(n_30_rx_decoder_i),
        .O21(n_31_rx_decoder_i),
        .O22(n_32_rx_decoder_i),
        .O23(mcp1_rx_64_data_out),
        .O3(n_8_rx_decoder_i),
        .O4(n_9_rx_decoder_i),
        .O5(n_10_rx_decoder_i),
        .O6(n_11_rx_decoder_i),
        .O7(n_12_rx_decoder_i),
        .O8(n_13_rx_decoder_i),
        .O9(n_14_rx_decoder_i),
        .Q(r_type),
        .SS(n_58_pcs_descramble_i),
        .next_state({next_state[2],next_state[0]}),
        .out({n_0_rx_pcs_fsm_i,n_1_rx_pcs_fsm_i,n_2_rx_pcs_fsm_i}),
        .rxusrclk2(rxusrclk2));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_rx_pcs_fsm rx_pcs_fsm_i
       (.E({I6,I16[0]}),
        .I1(rxreset_3),
        .I10(n_14_rx_decoder_i),
        .I11(n_23_rx_decoder_i),
        .I12(n_4_rx_block_lock_fsm_i),
        .I13(n_24_rx_decoder_i),
        .I14(n_26_rx_decoder_i),
        .I15(n_32_rx_decoder_i),
        .I16(I16[1]),
        .I17(n_31_rx_decoder_i),
        .I18(n_30_rx_decoder_i),
        .I19(n_25_rx_decoder_i),
        .I2(O1),
        .I20(n_29_rx_decoder_i),
        .I21(n_28_rx_decoder_i),
        .I22(n_27_rx_decoder_i),
        .I23(mcp1_rx_64_data_out),
        .I3(out[2]),
        .I4(rxreset_6),
        .I5(I3),
        .I6({next_state[2],next_state[0]}),
        .I7(n_22_rx_decoder_i),
        .I8(n_20_rx_decoder_i),
        .I9(n_21_rx_decoder_i),
        .O1(n_3_rx_pcs_fsm_i),
        .O10(O10),
        .O11(O11),
        .O12(O12),
        .O13(O13),
        .O14(O14),
        .O15(O15),
        .O16(O16),
        .O17(O17),
        .O18(O18),
        .O19(O19),
        .O2(n_80_rx_pcs_fsm_i),
        .O20(O20),
        .O21(O21),
        .O22(O22),
        .O23(O23),
        .O24(O24),
        .O25(O25),
        .O26(O26),
        .O27(O27),
        .O28(O28),
        .O29(O29),
        .O30(O30),
        .O31(O31),
        .O32(O32),
        .O33(O33),
        .O34(O34),
        .O35(O35),
        .Q(r_type),
        .out({n_0_rx_pcs_fsm_i,n_1_rx_pcs_fsm_i,n_2_rx_pcs_fsm_i}),
        .rxusrclk2(rxusrclk2));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_rx_pcs_test rx_pcs_test_i
       (.CO(mcp1_err_block_count_inc_out2),
        .E(E[0]),
        .I1(O1),
        .I2(n_3_rx_pcs_fsm_i),
        .I3(I3),
        .I4(I4),
        .I5(rxreset_3),
        .O4(mcp1_err_block_count_inc_out20_out),
        .err_block_count_inc(err_block_count_inc),
        .out(out[2]),
        .rxusrclk2(rxusrclk2));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE rxreset_1_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(I1),
        .Q(rxreset_1),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE rxreset_2_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(I1),
        .Q(rxreset_2),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE rxreset_3_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(I1),
        .Q(rxreset_3),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE rxreset_4_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(I1),
        .Q(rxreset_4),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE rxreset_5_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(I1),
        .Q(rxreset_5),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE rxreset_6_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(I1),
        .Q(rxreset_6),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     signal_ok_reg_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(signal_detect),
        .Q(signal_ok_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_rx_pcs_fsm" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_rx_pcs_fsm
   (out,
    O1,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O2,
    O23,
    O24,
    O25,
    O26,
    O27,
    O28,
    O29,
    O30,
    O31,
    O32,
    O33,
    O34,
    O35,
    I1,
    I2,
    I3,
    I4,
    I5,
    Q,
    I6,
    I7,
    I8,
    I9,
    E,
    rxusrclk2,
    I16,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I17,
    I18,
    I19,
    I20,
    I21,
    I22,
    I23);
  output [2:0]out;
  output O1;
  output O10;
  output [63:0]O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output O17;
  output O18;
  output O19;
  output O20;
  output O21;
  output O22;
  output O2;
  output [7:0]O23;
  output O24;
  output O25;
  output O26;
  output O27;
  output O28;
  output O29;
  output O30;
  output O31;
  output O32;
  output O33;
  output O34;
  output O35;
  input I1;
  input I2;
  input [0:0]I3;
  input I4;
  input I5;
  input [2:0]Q;
  input [1:0]I6;
  input I7;
  input I8;
  input I9;
  input [1:0]E;
  input rxusrclk2;
  input [0:0]I16;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input I17;
  input I18;
  input I19;
  input I20;
  input I21;
  input I22;
  input [63:0]I23;

  wire [1:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire [0:0]I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire [63:0]I23;
  wire [0:0]I3;
  wire I4;
  wire I5;
  wire [1:0]I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire [63:0]O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire O21;
  wire O22;
  wire [7:0]O23;
  wire O24;
  wire O25;
  wire O26;
  wire O27;
  wire O28;
  wire O29;
  wire O30;
  wire O31;
  wire O32;
  wire O33;
  wire O34;
  wire O35;
  wire [2:0]Q;
(* RTL_KEEP = "yes" *)   wire [2:0]mcp1_state;
  wire \n_0_FSM_sequential_mcp1_state[0]_i_1__0 ;
  wire \n_0_FSM_sequential_mcp1_state[0]_i_2__0 ;
  wire \n_0_FSM_sequential_mcp1_state[1]_i_1__0 ;
  wire \n_0_FSM_sequential_mcp1_state[1]_i_3 ;
  wire \n_0_FSM_sequential_mcp1_state[2]_i_1__0 ;
  wire \n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ;
  wire [1:1]next_state;
  wire [7:0]rx_ebuff_ctrl_t;
  wire [63:0]rx_ebuff_data_t;
  wire rxusrclk2;

  assign out[2:0] = mcp1_state;
LUT4 #(
    .INIT(16'hFFE2)) 
     \FSM_sequential_mcp1_state[0]_i_1__0 
       (.I0(mcp1_state[0]),
        .I1(I5),
        .I2(\n_0_FSM_sequential_mcp1_state[0]_i_2__0 ),
        .I3(I12),
        .O(\n_0_FSM_sequential_mcp1_state[0]_i_1__0 ));
LUT6 #(
    .INIT(64'h0000000000470000)) 
     \FSM_sequential_mcp1_state[0]_i_2__0 
       (.I0(mcp1_state[2]),
        .I1(mcp1_state[0]),
        .I2(mcp1_state[1]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\n_0_FSM_sequential_mcp1_state[0]_i_2__0 ));
LUT5 #(
    .INIT(32'h00002E22)) 
     \FSM_sequential_mcp1_state[1]_i_1__0 
       (.I0(mcp1_state[1]),
        .I1(I5),
        .I2(I13),
        .I3(\n_0_FSM_sequential_mcp1_state[1]_i_3 ),
        .I4(I12),
        .O(\n_0_FSM_sequential_mcp1_state[1]_i_1__0 ));
LUT5 #(
    .INIT(32'h000305F4)) 
     \FSM_sequential_mcp1_state[1]_i_3 
       (.I0(mcp1_state[1]),
        .I1(Q[1]),
        .I2(mcp1_state[0]),
        .I3(mcp1_state[2]),
        .I4(Q[0]),
        .O(\n_0_FSM_sequential_mcp1_state[1]_i_3 ));
LUT6 #(
    .INIT(64'h000000002E222222)) 
     \FSM_sequential_mcp1_state[2]_i_1__0 
       (.I0(mcp1_state[2]),
        .I1(I5),
        .I2(O2),
        .I3(I10),
        .I4(I11),
        .I5(I12),
        .O(\n_0_FSM_sequential_mcp1_state[2]_i_1__0 ));
LUT2 #(
    .INIT(4'hE)) 
     \FSM_sequential_mcp1_state[2]_i_2 
       (.I0(mcp1_state[2]),
        .I1(mcp1_state[0]),
        .O(O2));
(* KEEP = "yes" *) 
   FDRE \FSM_sequential_mcp1_state_reg[0] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\n_0_FSM_sequential_mcp1_state[0]_i_1__0 ),
        .Q(mcp1_state[0]),
        .R(1'b0));
(* KEEP = "yes" *) 
   FDRE \FSM_sequential_mcp1_state_reg[1] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\n_0_FSM_sequential_mcp1_state[1]_i_1__0 ),
        .Q(mcp1_state[1]),
        .R(1'b0));
(* KEEP = "yes" *) 
   FDRE \FSM_sequential_mcp1_state_reg[2] 
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(\n_0_FSM_sequential_mcp1_state[2]_i_1__0 ),
        .Q(mcp1_state[2]),
        .R(1'b0));
LUT6 #(
    .INIT(64'hBFBFBFBFBFBFBFAA)) 
     mcp1_err_block_count_inc_out_i_3
       (.I0(I1),
        .I1(I2),
        .I2(I3),
        .I3(mcp1_state[1]),
        .I4(mcp1_state[0]),
        .I5(mcp1_state[2]),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair307" *) 
   LUT4 #(
    .INIT(16'hEEEF)) 
     \mcp1_rx_ebuff_ctrl[0]_i_1 
       (.I0(I6[1]),
        .I1(I14),
        .I2(next_state),
        .I3(I6[0]),
        .O(rx_ebuff_ctrl_t[0]));
(* SOFT_HLUTNM = "soft_lutpair307" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_ctrl[1]_i_1 
       (.I0(I15),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_ctrl_t[1]));
(* SOFT_HLUTNM = "soft_lutpair308" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_ctrl[2]_i_1 
       (.I0(I17),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_ctrl_t[2]));
(* SOFT_HLUTNM = "soft_lutpair308" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_ctrl[3]_i_1 
       (.I0(I18),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_ctrl_t[3]));
(* SOFT_HLUTNM = "soft_lutpair309" *) 
   LUT4 #(
    .INIT(16'hEEEF)) 
     \mcp1_rx_ebuff_ctrl[4]_i_1 
       (.I0(I6[1]),
        .I1(I19),
        .I2(next_state),
        .I3(I6[0]),
        .O(rx_ebuff_ctrl_t[4]));
(* SOFT_HLUTNM = "soft_lutpair309" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_ctrl[5]_i_1 
       (.I0(I20),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_ctrl_t[5]));
(* SOFT_HLUTNM = "soft_lutpair310" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_ctrl[6]_i_1 
       (.I0(I21),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_ctrl_t[6]));
LUT5 #(
    .INIT(32'hAABAAAAA)) 
     \mcp1_rx_ebuff_ctrl[7]_i_1 
       (.I0(I4),
        .I1(mcp1_state[1]),
        .I2(mcp1_state[0]),
        .I3(mcp1_state[2]),
        .I4(I5),
        .O(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair310" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_ctrl[7]_i_2 
       (.I0(I22),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_ctrl_t[7]));
LUT6 #(
    .INIT(64'hFFFFFFFF00440F44)) 
     \mcp1_rx_ebuff_ctrl[7]_i_3 
       (.I0(mcp1_state[0]),
        .I1(I7),
        .I2(mcp1_state[2]),
        .I3(mcp1_state[1]),
        .I4(I8),
        .I5(I9),
        .O(next_state));
FDSE \mcp1_rx_ebuff_ctrl_reg[0] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(rx_ebuff_ctrl_t[0]),
        .Q(O23[0]),
        .S(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_ctrl_reg[1] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(rx_ebuff_ctrl_t[1]),
        .Q(O23[1]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_ctrl_reg[2] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(rx_ebuff_ctrl_t[2]),
        .Q(O23[2]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_ctrl_reg[3] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(rx_ebuff_ctrl_t[3]),
        .Q(O23[3]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDSE \mcp1_rx_ebuff_ctrl_reg[4] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(rx_ebuff_ctrl_t[4]),
        .Q(O23[4]),
        .S(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_ctrl_reg[5] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(rx_ebuff_ctrl_t[5]),
        .Q(O23[5]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_ctrl_reg[6] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(rx_ebuff_ctrl_t[6]),
        .Q(O23[6]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_ctrl_reg[7] 
       (.C(rxusrclk2),
        .CE(E[1]),
        .D(rx_ebuff_ctrl_t[7]),
        .Q(O23[7]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair342" *) 
   LUT4 #(
    .INIT(16'h00E0)) 
     \mcp1_rx_ebuff_data[0]_i_1 
       (.I0(next_state),
        .I1(I6[0]),
        .I2(I23[0]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[0]));
(* SOFT_HLUTNM = "soft_lutpair337" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_data[10]_i_1 
       (.I0(I23[10]),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[10]));
(* SOFT_HLUTNM = "soft_lutpair337" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_data[11]_i_1 
       (.I0(I23[11]),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[11]));
(* SOFT_HLUTNM = "soft_lutpair336" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_data[12]_i_1 
       (.I0(I23[12]),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[12]));
(* SOFT_HLUTNM = "soft_lutpair336" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_data[13]_i_1 
       (.I0(I23[13]),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[13]));
(* SOFT_HLUTNM = "soft_lutpair335" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_data[14]_i_1 
       (.I0(I23[14]),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[14]));
(* SOFT_HLUTNM = "soft_lutpair335" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_data[15]_i_1 
       (.I0(I23[15]),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[15]));
(* SOFT_HLUTNM = "soft_lutpair334" *) 
   LUT4 #(
    .INIT(16'h00E0)) 
     \mcp1_rx_ebuff_data[16]_i_1 
       (.I0(next_state),
        .I1(I6[0]),
        .I2(I23[16]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[16]));
(* SOFT_HLUTNM = "soft_lutpair334" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_data[17]_i_1 
       (.I0(I23[17]),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[17]));
(* SOFT_HLUTNM = "soft_lutpair333" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_data[18]_i_1 
       (.I0(I23[18]),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[18]));
(* SOFT_HLUTNM = "soft_lutpair333" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_data[19]_i_1 
       (.I0(I23[19]),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[19]));
(* SOFT_HLUTNM = "soft_lutpair342" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_data[1]_i_1 
       (.I0(I23[1]),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[1]));
(* SOFT_HLUTNM = "soft_lutpair332" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_data[20]_i_1 
       (.I0(I23[20]),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[20]));
(* SOFT_HLUTNM = "soft_lutpair332" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_data[21]_i_1 
       (.I0(I23[21]),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[21]));
(* SOFT_HLUTNM = "soft_lutpair331" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_data[22]_i_1 
       (.I0(I23[22]),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[22]));
(* SOFT_HLUTNM = "soft_lutpair331" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_data[23]_i_1 
       (.I0(I23[23]),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[23]));
(* SOFT_HLUTNM = "soft_lutpair330" *) 
   LUT4 #(
    .INIT(16'hEEE3)) 
     \mcp1_rx_ebuff_data[24]_i_1 
       (.I0(I23[24]),
        .I1(I6[1]),
        .I2(next_state),
        .I3(I6[0]),
        .O(rx_ebuff_data_t[24]));
(* SOFT_HLUTNM = "soft_lutpair330" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_data[25]_i_1 
       (.I0(I23[25]),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[25]));
(* SOFT_HLUTNM = "soft_lutpair329" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_data[26]_i_1 
       (.I0(I23[26]),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[26]));
(* SOFT_HLUTNM = "soft_lutpair329" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_data[27]_i_1 
       (.I0(I23[27]),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[27]));
(* SOFT_HLUTNM = "soft_lutpair328" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_data[28]_i_1 
       (.I0(I23[28]),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[28]));
(* SOFT_HLUTNM = "soft_lutpair328" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_data[29]_i_1 
       (.I0(I23[29]),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[29]));
(* SOFT_HLUTNM = "soft_lutpair341" *) 
   LUT4 #(
    .INIT(16'hEEEF)) 
     \mcp1_rx_ebuff_data[2]_i_1 
       (.I0(I6[1]),
        .I1(I23[2]),
        .I2(next_state),
        .I3(I6[0]),
        .O(rx_ebuff_data_t[2]));
(* SOFT_HLUTNM = "soft_lutpair327" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_data[30]_i_1 
       (.I0(I23[30]),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[30]));
(* SOFT_HLUTNM = "soft_lutpair327" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_data[31]_i_1 
       (.I0(I23[31]),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[31]));
(* SOFT_HLUTNM = "soft_lutpair326" *) 
   LUT4 #(
    .INIT(16'h00E0)) 
     \mcp1_rx_ebuff_data[32]_i_1 
       (.I0(next_state),
        .I1(I6[0]),
        .I2(I23[32]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[32]));
(* SOFT_HLUTNM = "soft_lutpair326" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_data[33]_i_1 
       (.I0(I23[33]),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[33]));
(* SOFT_HLUTNM = "soft_lutpair325" *) 
   LUT4 #(
    .INIT(16'hEEEF)) 
     \mcp1_rx_ebuff_data[34]_i_1 
       (.I0(I6[1]),
        .I1(I23[34]),
        .I2(next_state),
        .I3(I6[0]),
        .O(rx_ebuff_data_t[34]));
(* SOFT_HLUTNM = "soft_lutpair325" *) 
   LUT4 #(
    .INIT(16'hEEEF)) 
     \mcp1_rx_ebuff_data[35]_i_1 
       (.I0(I6[1]),
        .I1(I23[35]),
        .I2(next_state),
        .I3(I6[0]),
        .O(rx_ebuff_data_t[35]));
(* SOFT_HLUTNM = "soft_lutpair324" *) 
   LUT4 #(
    .INIT(16'hEEEF)) 
     \mcp1_rx_ebuff_data[36]_i_1 
       (.I0(I6[1]),
        .I1(I23[36]),
        .I2(next_state),
        .I3(I6[0]),
        .O(rx_ebuff_data_t[36]));
(* SOFT_HLUTNM = "soft_lutpair324" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_data[37]_i_1 
       (.I0(I23[37]),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[37]));
(* SOFT_HLUTNM = "soft_lutpair323" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_data[38]_i_1 
       (.I0(I23[38]),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[38]));
(* SOFT_HLUTNM = "soft_lutpair323" *) 
   LUT4 #(
    .INIT(16'hEEEF)) 
     \mcp1_rx_ebuff_data[39]_i_1 
       (.I0(I6[1]),
        .I1(I23[39]),
        .I2(next_state),
        .I3(I6[0]),
        .O(rx_ebuff_data_t[39]));
(* SOFT_HLUTNM = "soft_lutpair341" *) 
   LUT4 #(
    .INIT(16'hEEEF)) 
     \mcp1_rx_ebuff_data[3]_i_1 
       (.I0(I6[1]),
        .I1(I23[3]),
        .I2(next_state),
        .I3(I6[0]),
        .O(rx_ebuff_data_t[3]));
(* SOFT_HLUTNM = "soft_lutpair322" *) 
   LUT4 #(
    .INIT(16'h00E0)) 
     \mcp1_rx_ebuff_data[40]_i_1 
       (.I0(next_state),
        .I1(I6[0]),
        .I2(I23[40]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[40]));
(* SOFT_HLUTNM = "soft_lutpair322" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_data[41]_i_1 
       (.I0(I23[41]),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[41]));
(* SOFT_HLUTNM = "soft_lutpair321" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_data[42]_i_1 
       (.I0(I23[42]),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[42]));
(* SOFT_HLUTNM = "soft_lutpair321" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_data[43]_i_1 
       (.I0(I23[43]),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[43]));
(* SOFT_HLUTNM = "soft_lutpair320" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_data[44]_i_1 
       (.I0(I23[44]),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[44]));
(* SOFT_HLUTNM = "soft_lutpair320" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_data[45]_i_1 
       (.I0(I23[45]),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[45]));
(* SOFT_HLUTNM = "soft_lutpair319" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_data[46]_i_1 
       (.I0(I23[46]),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[46]));
(* SOFT_HLUTNM = "soft_lutpair319" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_data[47]_i_1 
       (.I0(I23[47]),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[47]));
(* SOFT_HLUTNM = "soft_lutpair318" *) 
   LUT4 #(
    .INIT(16'h00E0)) 
     \mcp1_rx_ebuff_data[48]_i_1 
       (.I0(next_state),
        .I1(I6[0]),
        .I2(I23[48]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[48]));
(* SOFT_HLUTNM = "soft_lutpair318" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_data[49]_i_1 
       (.I0(I23[49]),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[49]));
(* SOFT_HLUTNM = "soft_lutpair340" *) 
   LUT4 #(
    .INIT(16'hEEEF)) 
     \mcp1_rx_ebuff_data[4]_i_1 
       (.I0(I6[1]),
        .I1(I23[4]),
        .I2(next_state),
        .I3(I6[0]),
        .O(rx_ebuff_data_t[4]));
(* SOFT_HLUTNM = "soft_lutpair317" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_data[50]_i_1 
       (.I0(I23[50]),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[50]));
(* SOFT_HLUTNM = "soft_lutpair317" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_data[51]_i_1 
       (.I0(I23[51]),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[51]));
(* SOFT_HLUTNM = "soft_lutpair316" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_data[52]_i_1 
       (.I0(I23[52]),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[52]));
(* SOFT_HLUTNM = "soft_lutpair316" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_data[53]_i_1 
       (.I0(I23[53]),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[53]));
(* SOFT_HLUTNM = "soft_lutpair315" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_data[54]_i_1 
       (.I0(I23[54]),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[54]));
(* SOFT_HLUTNM = "soft_lutpair315" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_data[55]_i_1 
       (.I0(I23[55]),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[55]));
(* SOFT_HLUTNM = "soft_lutpair314" *) 
   LUT4 #(
    .INIT(16'hEEE3)) 
     \mcp1_rx_ebuff_data[56]_i_1 
       (.I0(I23[56]),
        .I1(I6[1]),
        .I2(next_state),
        .I3(I6[0]),
        .O(rx_ebuff_data_t[56]));
(* SOFT_HLUTNM = "soft_lutpair314" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_data[57]_i_1 
       (.I0(I23[57]),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[57]));
(* SOFT_HLUTNM = "soft_lutpair313" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_data[58]_i_1 
       (.I0(I23[58]),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[58]));
(* SOFT_HLUTNM = "soft_lutpair313" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_data[59]_i_1 
       (.I0(I23[59]),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[59]));
(* SOFT_HLUTNM = "soft_lutpair340" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_data[5]_i_1 
       (.I0(I23[5]),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[5]));
(* SOFT_HLUTNM = "soft_lutpair312" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_data[60]_i_1 
       (.I0(I23[60]),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[60]));
(* SOFT_HLUTNM = "soft_lutpair312" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_data[61]_i_1 
       (.I0(I23[61]),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[61]));
(* SOFT_HLUTNM = "soft_lutpair311" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_data[62]_i_1 
       (.I0(I23[62]),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[62]));
(* SOFT_HLUTNM = "soft_lutpair311" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_data[63]_i_1 
       (.I0(I23[63]),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[63]));
(* SOFT_HLUTNM = "soft_lutpair339" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_data[6]_i_1 
       (.I0(I23[6]),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[6]));
(* SOFT_HLUTNM = "soft_lutpair339" *) 
   LUT4 #(
    .INIT(16'hEEEF)) 
     \mcp1_rx_ebuff_data[7]_i_1 
       (.I0(I6[1]),
        .I1(I23[7]),
        .I2(next_state),
        .I3(I6[0]),
        .O(rx_ebuff_data_t[7]));
(* SOFT_HLUTNM = "soft_lutpair338" *) 
   LUT4 #(
    .INIT(16'h00E0)) 
     \mcp1_rx_ebuff_data[8]_i_1 
       (.I0(next_state),
        .I1(I6[0]),
        .I2(I23[8]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[8]));
(* SOFT_HLUTNM = "soft_lutpair338" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \mcp1_rx_ebuff_data[9]_i_1 
       (.I0(I23[9]),
        .I1(next_state),
        .I2(I6[0]),
        .I3(I6[1]),
        .O(rx_ebuff_data_t[9]));
FDRE \mcp1_rx_ebuff_data_reg[0] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(rx_ebuff_data_t[0]),
        .Q(O11[0]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[10] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(rx_ebuff_data_t[10]),
        .Q(O11[10]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[11] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(rx_ebuff_data_t[11]),
        .Q(O11[11]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[12] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(rx_ebuff_data_t[12]),
        .Q(O11[12]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[13] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(rx_ebuff_data_t[13]),
        .Q(O11[13]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[14] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(rx_ebuff_data_t[14]),
        .Q(O11[14]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[15] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(rx_ebuff_data_t[15]),
        .Q(O11[15]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[16] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(rx_ebuff_data_t[16]),
        .Q(O11[16]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[17] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(rx_ebuff_data_t[17]),
        .Q(O11[17]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[18] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(rx_ebuff_data_t[18]),
        .Q(O11[18]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[19] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(rx_ebuff_data_t[19]),
        .Q(O11[19]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[1] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(rx_ebuff_data_t[1]),
        .Q(O11[1]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[20] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(rx_ebuff_data_t[20]),
        .Q(O11[20]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[21] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(rx_ebuff_data_t[21]),
        .Q(O11[21]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[22] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(rx_ebuff_data_t[22]),
        .Q(O11[22]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[23] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(rx_ebuff_data_t[23]),
        .Q(O11[23]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDSE \mcp1_rx_ebuff_data_reg[24] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(rx_ebuff_data_t[24]),
        .Q(O11[24]),
        .S(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[25] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(rx_ebuff_data_t[25]),
        .Q(O11[25]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[26] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(rx_ebuff_data_t[26]),
        .Q(O11[26]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[27] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(rx_ebuff_data_t[27]),
        .Q(O11[27]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[28] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(rx_ebuff_data_t[28]),
        .Q(O11[28]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[29] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(rx_ebuff_data_t[29]),
        .Q(O11[29]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDSE \mcp1_rx_ebuff_data_reg[2] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(rx_ebuff_data_t[2]),
        .Q(O11[2]),
        .S(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[30] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(rx_ebuff_data_t[30]),
        .Q(O11[30]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[31] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(rx_ebuff_data_t[31]),
        .Q(O11[31]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[32] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(rx_ebuff_data_t[32]),
        .Q(O11[32]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[33] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(rx_ebuff_data_t[33]),
        .Q(O11[33]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDSE \mcp1_rx_ebuff_data_reg[34] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(rx_ebuff_data_t[34]),
        .Q(O11[34]),
        .S(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDSE \mcp1_rx_ebuff_data_reg[35] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(rx_ebuff_data_t[35]),
        .Q(O11[35]),
        .S(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDSE \mcp1_rx_ebuff_data_reg[36] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(rx_ebuff_data_t[36]),
        .Q(O11[36]),
        .S(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[37] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(rx_ebuff_data_t[37]),
        .Q(O11[37]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[38] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(rx_ebuff_data_t[38]),
        .Q(O11[38]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDSE \mcp1_rx_ebuff_data_reg[39] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(rx_ebuff_data_t[39]),
        .Q(O11[39]),
        .S(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDSE \mcp1_rx_ebuff_data_reg[3] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(rx_ebuff_data_t[3]),
        .Q(O11[3]),
        .S(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[40] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(rx_ebuff_data_t[40]),
        .Q(O11[40]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[41] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(rx_ebuff_data_t[41]),
        .Q(O11[41]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[42] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(rx_ebuff_data_t[42]),
        .Q(O11[42]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[43] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(rx_ebuff_data_t[43]),
        .Q(O11[43]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[44] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(rx_ebuff_data_t[44]),
        .Q(O11[44]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[45] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(rx_ebuff_data_t[45]),
        .Q(O11[45]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[46] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(rx_ebuff_data_t[46]),
        .Q(O11[46]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[47] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(rx_ebuff_data_t[47]),
        .Q(O11[47]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[48] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(rx_ebuff_data_t[48]),
        .Q(O11[48]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[49] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(rx_ebuff_data_t[49]),
        .Q(O11[49]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDSE \mcp1_rx_ebuff_data_reg[4] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(rx_ebuff_data_t[4]),
        .Q(O11[4]),
        .S(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[50] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(rx_ebuff_data_t[50]),
        .Q(O11[50]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[51] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(rx_ebuff_data_t[51]),
        .Q(O11[51]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[52] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(rx_ebuff_data_t[52]),
        .Q(O11[52]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[53] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(rx_ebuff_data_t[53]),
        .Q(O11[53]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[54] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(rx_ebuff_data_t[54]),
        .Q(O11[54]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[55] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(rx_ebuff_data_t[55]),
        .Q(O11[55]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDSE \mcp1_rx_ebuff_data_reg[56] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(rx_ebuff_data_t[56]),
        .Q(O11[56]),
        .S(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[57] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(rx_ebuff_data_t[57]),
        .Q(O11[57]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[58] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(rx_ebuff_data_t[58]),
        .Q(O11[58]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[59] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(rx_ebuff_data_t[59]),
        .Q(O11[59]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[5] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(rx_ebuff_data_t[5]),
        .Q(O11[5]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[60] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(rx_ebuff_data_t[60]),
        .Q(O11[60]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[61] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(rx_ebuff_data_t[61]),
        .Q(O11[61]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[62] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(rx_ebuff_data_t[62]),
        .Q(O11[62]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[63] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(rx_ebuff_data_t[63]),
        .Q(O11[63]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[6] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(rx_ebuff_data_t[6]),
        .Q(O11[6]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDSE \mcp1_rx_ebuff_data_reg[7] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(rx_ebuff_data_t[7]),
        .Q(O11[7]),
        .S(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[8] 
       (.C(rxusrclk2),
        .CE(E[0]),
        .D(rx_ebuff_data_t[8]),
        .Q(O11[8]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
FDRE \mcp1_rx_ebuff_data_reg[9] 
       (.C(rxusrclk2),
        .CE(I16),
        .D(rx_ebuff_data_t[9]),
        .Q(O11[9]),
        .R(\n_0_mcp1_rx_ebuff_ctrl[7]_i_1 ));
LUT4 #(
    .INIT(16'h2000)) 
     muxcy_i0_i_1
       (.I0(O11[2]),
        .I1(O11[3]),
        .I2(O11[0]),
        .I3(O11[1]),
        .O(O28));
LUT4 #(
    .INIT(16'h1000)) 
     muxcy_i0_i_1__0
       (.I0(O11[0]),
        .I1(O11[1]),
        .I2(O11[3]),
        .I3(O11[2]),
        .O(O29));
LUT4 #(
    .INIT(16'h2000)) 
     muxcy_i0_i_1__1
       (.I0(O11[34]),
        .I1(O11[35]),
        .I2(O11[32]),
        .I3(O11[33]),
        .O(O34));
LUT4 #(
    .INIT(16'h1000)) 
     muxcy_i0_i_1__2
       (.I0(O11[32]),
        .I1(O11[33]),
        .I2(O11[35]),
        .I3(O11[34]),
        .O(O35));
LUT4 #(
    .INIT(16'h0001)) 
     muxcy_i1_i_1
       (.I0(O11[7]),
        .I1(O11[6]),
        .I2(O11[4]),
        .I3(O11[5]),
        .O(O26));
LUT4 #(
    .INIT(16'h1000)) 
     muxcy_i1_i_1__0
       (.I0(O11[5]),
        .I1(O11[6]),
        .I2(O11[4]),
        .I3(O11[7]),
        .O(O27));
LUT4 #(
    .INIT(16'h0001)) 
     muxcy_i1_i_1__1
       (.I0(O11[39]),
        .I1(O11[38]),
        .I2(O11[36]),
        .I3(O11[37]),
        .O(O32));
LUT4 #(
    .INIT(16'h1000)) 
     muxcy_i1_i_1__2
       (.I0(O11[37]),
        .I1(O11[38]),
        .I2(O11[36]),
        .I3(O11[39]),
        .O(O33));
LUT4 #(
    .INIT(16'h2000)) 
     muxcy_i2_i_1
       (.I0(O11[10]),
        .I1(O11[11]),
        .I2(O11[8]),
        .I3(O11[9]),
        .O(O16));
LUT4 #(
    .INIT(16'h2000)) 
     muxcy_i2_i_1__0
       (.I0(O11[42]),
        .I1(O11[43]),
        .I2(O11[40]),
        .I3(O11[41]),
        .O(O22));
LUT4 #(
    .INIT(16'h0010)) 
     muxcy_i2_i_1__1
       (.I0(O23[3]),
        .I1(O23[2]),
        .I2(O23[0]),
        .I3(O23[1]),
        .O(O25));
LUT4 #(
    .INIT(16'h0010)) 
     muxcy_i2_i_1__2
       (.I0(O23[7]),
        .I1(O23[6]),
        .I2(O23[4]),
        .I3(O23[5]),
        .O(O31));
LUT4 #(
    .INIT(16'h0001)) 
     muxcy_i3_i_1
       (.I0(O11[15]),
        .I1(O11[14]),
        .I2(O11[12]),
        .I3(O11[13]),
        .O(O15));
LUT4 #(
    .INIT(16'h0001)) 
     muxcy_i3_i_1__0
       (.I0(O11[47]),
        .I1(O11[46]),
        .I2(O11[44]),
        .I3(O11[45]),
        .O(O21));
LUT4 #(
    .INIT(16'h2000)) 
     muxcy_i4_i_1
       (.I0(O11[18]),
        .I1(O11[19]),
        .I2(O11[16]),
        .I3(O11[17]),
        .O(O14));
LUT4 #(
    .INIT(16'h2000)) 
     muxcy_i4_i_1__0
       (.I0(O11[50]),
        .I1(O11[51]),
        .I2(O11[48]),
        .I3(O11[49]),
        .O(O20));
LUT4 #(
    .INIT(16'h0001)) 
     muxcy_i5_i_1
       (.I0(O11[23]),
        .I1(O11[22]),
        .I2(O11[20]),
        .I3(O11[21]),
        .O(O13));
LUT4 #(
    .INIT(16'h0001)) 
     muxcy_i5_i_1__0
       (.I0(O11[55]),
        .I1(O11[54]),
        .I2(O11[52]),
        .I3(O11[53]),
        .O(O19));
LUT4 #(
    .INIT(16'h2000)) 
     muxcy_i6_i_1
       (.I0(O11[26]),
        .I1(O11[27]),
        .I2(O11[24]),
        .I3(O11[25]),
        .O(O12));
LUT4 #(
    .INIT(16'h2000)) 
     muxcy_i6_i_1__0
       (.I0(O11[58]),
        .I1(O11[59]),
        .I2(O11[56]),
        .I3(O11[57]),
        .O(O18));
LUT4 #(
    .INIT(16'h0001)) 
     muxcy_i7_i_1
       (.I0(O11[31]),
        .I1(O11[30]),
        .I2(O11[28]),
        .I3(O11[29]),
        .O(O10));
LUT4 #(
    .INIT(16'h0001)) 
     muxcy_i7_i_1__0
       (.I0(O11[63]),
        .I1(O11[62]),
        .I2(O11[60]),
        .I3(O11[61]),
        .O(O17));
LUT4 #(
    .INIT(16'h8000)) 
     muxcy_i8_i_1
       (.I0(O23[3]),
        .I1(O23[2]),
        .I2(O23[0]),
        .I3(O23[1]),
        .O(O24));
LUT4 #(
    .INIT(16'h8000)) 
     muxcy_i8_i_1__0
       (.I0(O23[7]),
        .I1(O23[6]),
        .I2(O23[4]),
        .I3(O23[5]),
        .O(O30));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_rx_pcs_test" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_rx_pcs_test
   (err_block_count_inc,
    rxusrclk2,
    CO,
    O4,
    I1,
    out,
    I2,
    I4,
    I3,
    I5,
    E);
  output err_block_count_inc;
  input rxusrclk2;
  input [0:0]CO;
  input [0:0]O4;
  input I1;
  input [0:0]out;
  input I2;
  input I4;
  input I3;
  input I5;
  input [0:0]E;

  wire [0:0]CO;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire [0:0]O4;
  wire err_block_count_inc;
  wire [6:0]mcp1_block_count_reg__0;
  wire mcp1_err_block_count_inc_out1_out;
  wire mcp1_ignore_next_mismatch;
  wire \n_0_mcp1_block_count[6]_i_2 ;
  wire n_0_mcp1_err_block_count_inc_out_i_1;
  wire n_0_mcp1_ignore_next_mismatch_i_1;
  wire n_0_mcp1_ignore_next_mismatch_i_2;
  wire n_0_mcp1_ignore_next_mismatch_i_3;
  wire [0:0]out;
  wire [6:0]p_0_in__1;
  wire rxusrclk2;

(* SOFT_HLUTNM = "soft_lutpair345" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \mcp1_block_count[0]_i_1 
       (.I0(mcp1_block_count_reg__0[0]),
        .O(p_0_in__1[0]));
(* SOFT_HLUTNM = "soft_lutpair345" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \mcp1_block_count[1]_i_1 
       (.I0(mcp1_block_count_reg__0[1]),
        .I1(mcp1_block_count_reg__0[0]),
        .O(p_0_in__1[1]));
(* SOFT_HLUTNM = "soft_lutpair344" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \mcp1_block_count[2]_i_1 
       (.I0(mcp1_block_count_reg__0[2]),
        .I1(mcp1_block_count_reg__0[0]),
        .I2(mcp1_block_count_reg__0[1]),
        .O(p_0_in__1[2]));
(* SOFT_HLUTNM = "soft_lutpair344" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \mcp1_block_count[3]_i_1 
       (.I0(mcp1_block_count_reg__0[3]),
        .I1(mcp1_block_count_reg__0[1]),
        .I2(mcp1_block_count_reg__0[0]),
        .I3(mcp1_block_count_reg__0[2]),
        .O(p_0_in__1[3]));
(* SOFT_HLUTNM = "soft_lutpair343" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \mcp1_block_count[4]_i_1 
       (.I0(mcp1_block_count_reg__0[4]),
        .I1(mcp1_block_count_reg__0[2]),
        .I2(mcp1_block_count_reg__0[0]),
        .I3(mcp1_block_count_reg__0[1]),
        .I4(mcp1_block_count_reg__0[3]),
        .O(p_0_in__1[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \mcp1_block_count[5]_i_1 
       (.I0(mcp1_block_count_reg__0[5]),
        .I1(mcp1_block_count_reg__0[3]),
        .I2(mcp1_block_count_reg__0[1]),
        .I3(mcp1_block_count_reg__0[0]),
        .I4(mcp1_block_count_reg__0[2]),
        .I5(mcp1_block_count_reg__0[4]),
        .O(p_0_in__1[5]));
LUT3 #(
    .INIT(8'h6A)) 
     \mcp1_block_count[6]_i_1 
       (.I0(mcp1_block_count_reg__0[6]),
        .I1(\n_0_mcp1_block_count[6]_i_2 ),
        .I2(mcp1_block_count_reg__0[5]),
        .O(p_0_in__1[6]));
(* SOFT_HLUTNM = "soft_lutpair343" *) 
   LUT5 #(
    .INIT(32'h80000000)) 
     \mcp1_block_count[6]_i_2 
       (.I0(mcp1_block_count_reg__0[4]),
        .I1(mcp1_block_count_reg__0[2]),
        .I2(mcp1_block_count_reg__0[0]),
        .I3(mcp1_block_count_reg__0[1]),
        .I4(mcp1_block_count_reg__0[3]),
        .O(\n_0_mcp1_block_count[6]_i_2 ));
FDRE \mcp1_block_count_reg[0] 
       (.C(rxusrclk2),
        .CE(E),
        .D(p_0_in__1[0]),
        .Q(mcp1_block_count_reg__0[0]),
        .R(I5));
FDRE \mcp1_block_count_reg[1] 
       (.C(rxusrclk2),
        .CE(E),
        .D(p_0_in__1[1]),
        .Q(mcp1_block_count_reg__0[1]),
        .R(I5));
FDRE \mcp1_block_count_reg[2] 
       (.C(rxusrclk2),
        .CE(E),
        .D(p_0_in__1[2]),
        .Q(mcp1_block_count_reg__0[2]),
        .R(I5));
FDRE \mcp1_block_count_reg[3] 
       (.C(rxusrclk2),
        .CE(E),
        .D(p_0_in__1[3]),
        .Q(mcp1_block_count_reg__0[3]),
        .R(I5));
FDRE \mcp1_block_count_reg[4] 
       (.C(rxusrclk2),
        .CE(E),
        .D(p_0_in__1[4]),
        .Q(mcp1_block_count_reg__0[4]),
        .R(I5));
FDRE \mcp1_block_count_reg[5] 
       (.C(rxusrclk2),
        .CE(E),
        .D(p_0_in__1[5]),
        .Q(mcp1_block_count_reg__0[5]),
        .R(I5));
FDRE \mcp1_block_count_reg[6] 
       (.C(rxusrclk2),
        .CE(E),
        .D(p_0_in__1[6]),
        .Q(mcp1_block_count_reg__0[6]),
        .R(I5));
LUT4 #(
    .INIT(16'hABA8)) 
     mcp1_err_block_count_inc_out_i_1
       (.I0(mcp1_err_block_count_inc_out1_out),
        .I1(I3),
        .I2(I5),
        .I3(err_block_count_inc),
        .O(n_0_mcp1_err_block_count_inc_out_i_1));
LUT6 #(
    .INIT(64'h0000000008FFFFFF)) 
     mcp1_err_block_count_inc_out_i_2
       (.I0(CO),
        .I1(O4),
        .I2(mcp1_ignore_next_mismatch),
        .I3(I1),
        .I4(out),
        .I5(I2),
        .O(mcp1_err_block_count_inc_out1_out));
FDRE mcp1_err_block_count_inc_out_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(n_0_mcp1_err_block_count_inc_out_i_1),
        .Q(err_block_count_inc),
        .R(1'b0));
LUT5 #(
    .INIT(32'hFFFFABAA)) 
     mcp1_ignore_next_mismatch_i_1
       (.I0(n_0_mcp1_ignore_next_mismatch_i_2),
        .I1(mcp1_block_count_reg__0[5]),
        .I2(mcp1_block_count_reg__0[4]),
        .I3(n_0_mcp1_ignore_next_mismatch_i_3),
        .I4(I5),
        .O(n_0_mcp1_ignore_next_mismatch_i_1));
LUT6 #(
    .INIT(64'h70F0F0F0F0F0F0F0)) 
     mcp1_ignore_next_mismatch_i_2
       (.I0(CO),
        .I1(I4),
        .I2(mcp1_ignore_next_mismatch),
        .I3(I1),
        .I4(out),
        .I5(O4),
        .O(n_0_mcp1_ignore_next_mismatch_i_2));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     mcp1_ignore_next_mismatch_i_3
       (.I0(mcp1_block_count_reg__0[1]),
        .I1(mcp1_block_count_reg__0[2]),
        .I2(I4),
        .I3(mcp1_block_count_reg__0[6]),
        .I4(mcp1_block_count_reg__0[0]),
        .I5(mcp1_block_count_reg__0[3]),
        .O(n_0_mcp1_ignore_next_mismatch_i_3));
FDRE mcp1_ignore_next_mismatch_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(n_0_mcp1_ignore_next_mismatch_i_1),
        .Q(mcp1_ignore_next_mismatch),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_rxratecounter" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_rxratecounter
   (O1,
    rxusrclk2_en156,
    E,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    SR,
    O9,
    O10,
    O11,
    O12,
    D,
    rxusrclk2,
    rxdatavalid,
    rxheadervalid,
    DecodeWord,
    DecodeWord0,
    DecodeWord1,
    DecodeWord6,
    I1,
    I2,
    Q);
  output O1;
  output rxusrclk2_en156;
  output [0:0]E;
  output [1:0]O2;
  output [1:0]O3;
  output [1:0]O4;
  output [0:0]O5;
  output [0:0]O6;
  output O7;
  output O8;
  output [0:0]SR;
  output [0:0]O9;
  output [0:0]O10;
  output [0:0]O11;
  output O12;
  output [65:0]D;
  input rxusrclk2;
  input rxdatavalid;
  input rxheadervalid;
  input [0:0]DecodeWord;
  input [0:0]DecodeWord0;
  input [0:0]DecodeWord1;
  input [0:0]DecodeWord6;
  input I1;
  input [0:0]I2;
  input [33:0]Q;

  wire [65:0]D;
  wire [0:0]DecodeWord;
  wire [0:0]DecodeWord0;
  wire [0:0]DecodeWord1;
  wire [0:0]DecodeWord6;
  wire [0:0]E;
  wire I1;
  wire [0:0]I2;
(* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *)   wire O1;
  wire [0:0]O10;
  wire [0:0]O11;
  wire O12;
  wire [1:0]O2;
  wire [1:0]O3;
  wire [1:0]O4;
  wire [0:0]O5;
  wire [0:0]O6;
  wire O7;
  wire O8;
  wire [0:0]O9;
  wire [33:0]Q;
  wire [0:0]SR;
(* RTL_MAX_FANOUT = "found" *) (* MAX_FANOUT = "0'b" *) (* equivalent_register_removal = "no" *)   wire n_0_rxusrclk2_en156_dup1_reg;
(* RTL_MAX_FANOUT = "found" *) (* MAX_FANOUT = "0'b" *) (* equivalent_register_removal = "no" *)   wire n_0_rxusrclk2_en156_dup2_reg;
(* RTL_MAX_FANOUT = "found" *) (* MAX_FANOUT = "0'b" *) (* equivalent_register_removal = "no" *)   wire n_0_rxusrclk2_en156_dup3_reg;
  wire n_0_rxusrclk2_en156_i_1;
  wire rxdatavalid;
  wire rxheadervalid;
  wire rxusrclk2;
  wire rxusrclk2_en156;

(* KEEP = "yes" *) 
   FDRE eq_rxusrclk2_en156_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(n_0_rxusrclk2_en156_i_1),
        .Q(O1),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     \mcp1_dec_c0[7]_i_1 
       (.I0(O8),
        .I1(DecodeWord),
        .O(SR));
LUT2 #(
    .INIT(4'h2)) 
     \mcp1_dec_c1[7]_i_1 
       (.I0(O8),
        .I1(DecodeWord0),
        .O(O9));
LUT2 #(
    .INIT(4'h2)) 
     \mcp1_dec_c2[7]_i_1 
       (.I0(O8),
        .I1(DecodeWord1),
        .O(O10));
LUT2 #(
    .INIT(4'h2)) 
     \mcp1_dec_c7[7]_i_1 
       (.I0(O8),
        .I1(DecodeWord6),
        .O(O11));
LUT2 #(
    .INIT(4'hE)) 
     \mcp1_r_type_next_reg[2]_i_6 
       (.I0(O7),
        .I1(I1),
        .O(O12));
FDRE \rx_66_out_reg[0] 
       (.C(rxusrclk2),
        .CE(I2),
        .D(Q[0]),
        .Q(D[0]),
        .R(1'b0));
FDRE \rx_66_out_reg[10] 
       (.C(rxusrclk2),
        .CE(I2),
        .D(Q[10]),
        .Q(D[10]),
        .R(1'b0));
FDRE \rx_66_out_reg[11] 
       (.C(rxusrclk2),
        .CE(I2),
        .D(Q[11]),
        .Q(D[11]),
        .R(1'b0));
FDRE \rx_66_out_reg[12] 
       (.C(rxusrclk2),
        .CE(I2),
        .D(Q[12]),
        .Q(D[12]),
        .R(1'b0));
FDRE \rx_66_out_reg[13] 
       (.C(rxusrclk2),
        .CE(I2),
        .D(Q[13]),
        .Q(D[13]),
        .R(1'b0));
FDRE \rx_66_out_reg[14] 
       (.C(rxusrclk2),
        .CE(I2),
        .D(Q[14]),
        .Q(D[14]),
        .R(1'b0));
FDRE \rx_66_out_reg[15] 
       (.C(rxusrclk2),
        .CE(I2),
        .D(Q[15]),
        .Q(D[15]),
        .R(1'b0));
FDRE \rx_66_out_reg[16] 
       (.C(rxusrclk2),
        .CE(I2),
        .D(Q[16]),
        .Q(D[16]),
        .R(1'b0));
FDRE \rx_66_out_reg[17] 
       (.C(rxusrclk2),
        .CE(I2),
        .D(Q[17]),
        .Q(D[17]),
        .R(1'b0));
FDRE \rx_66_out_reg[18] 
       (.C(rxusrclk2),
        .CE(I2),
        .D(Q[18]),
        .Q(D[18]),
        .R(1'b0));
FDRE \rx_66_out_reg[19] 
       (.C(rxusrclk2),
        .CE(I2),
        .D(Q[19]),
        .Q(D[19]),
        .R(1'b0));
FDRE \rx_66_out_reg[1] 
       (.C(rxusrclk2),
        .CE(I2),
        .D(Q[1]),
        .Q(D[1]),
        .R(1'b0));
FDRE \rx_66_out_reg[20] 
       (.C(rxusrclk2),
        .CE(I2),
        .D(Q[20]),
        .Q(D[20]),
        .R(1'b0));
FDRE \rx_66_out_reg[21] 
       (.C(rxusrclk2),
        .CE(I2),
        .D(Q[21]),
        .Q(D[21]),
        .R(1'b0));
FDRE \rx_66_out_reg[22] 
       (.C(rxusrclk2),
        .CE(I2),
        .D(Q[22]),
        .Q(D[22]),
        .R(1'b0));
FDRE \rx_66_out_reg[23] 
       (.C(rxusrclk2),
        .CE(I2),
        .D(Q[23]),
        .Q(D[23]),
        .R(1'b0));
FDRE \rx_66_out_reg[24] 
       (.C(rxusrclk2),
        .CE(I2),
        .D(Q[24]),
        .Q(D[24]),
        .R(1'b0));
FDRE \rx_66_out_reg[25] 
       (.C(rxusrclk2),
        .CE(I2),
        .D(Q[25]),
        .Q(D[25]),
        .R(1'b0));
FDRE \rx_66_out_reg[26] 
       (.C(rxusrclk2),
        .CE(I2),
        .D(Q[26]),
        .Q(D[26]),
        .R(1'b0));
FDRE \rx_66_out_reg[27] 
       (.C(rxusrclk2),
        .CE(I2),
        .D(Q[27]),
        .Q(D[27]),
        .R(1'b0));
FDRE \rx_66_out_reg[28] 
       (.C(rxusrclk2),
        .CE(I2),
        .D(Q[28]),
        .Q(D[28]),
        .R(1'b0));
FDRE \rx_66_out_reg[29] 
       (.C(rxusrclk2),
        .CE(I2),
        .D(Q[29]),
        .Q(D[29]),
        .R(1'b0));
FDRE \rx_66_out_reg[2] 
       (.C(rxusrclk2),
        .CE(I2),
        .D(Q[2]),
        .Q(D[2]),
        .R(1'b0));
FDRE \rx_66_out_reg[30] 
       (.C(rxusrclk2),
        .CE(I2),
        .D(Q[30]),
        .Q(D[30]),
        .R(1'b0));
FDRE \rx_66_out_reg[31] 
       (.C(rxusrclk2),
        .CE(I2),
        .D(Q[31]),
        .Q(D[31]),
        .R(1'b0));
FDRE \rx_66_out_reg[32] 
       (.C(rxusrclk2),
        .CE(I2),
        .D(Q[32]),
        .Q(D[32]),
        .R(1'b0));
FDRE \rx_66_out_reg[33] 
       (.C(rxusrclk2),
        .CE(I2),
        .D(Q[33]),
        .Q(D[33]),
        .R(1'b0));
FDRE \rx_66_out_reg[34] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[2]),
        .Q(D[34]),
        .R(1'b0));
FDRE \rx_66_out_reg[35] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[3]),
        .Q(D[35]),
        .R(1'b0));
FDRE \rx_66_out_reg[36] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[4]),
        .Q(D[36]),
        .R(1'b0));
FDRE \rx_66_out_reg[37] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[5]),
        .Q(D[37]),
        .R(1'b0));
FDRE \rx_66_out_reg[38] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[6]),
        .Q(D[38]),
        .R(1'b0));
FDRE \rx_66_out_reg[39] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[7]),
        .Q(D[39]),
        .R(1'b0));
FDRE \rx_66_out_reg[3] 
       (.C(rxusrclk2),
        .CE(I2),
        .D(Q[3]),
        .Q(D[3]),
        .R(1'b0));
FDRE \rx_66_out_reg[40] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[8]),
        .Q(D[40]),
        .R(1'b0));
FDRE \rx_66_out_reg[41] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[9]),
        .Q(D[41]),
        .R(1'b0));
FDRE \rx_66_out_reg[42] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[10]),
        .Q(D[42]),
        .R(1'b0));
FDRE \rx_66_out_reg[43] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[11]),
        .Q(D[43]),
        .R(1'b0));
FDRE \rx_66_out_reg[44] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[12]),
        .Q(D[44]),
        .R(1'b0));
FDRE \rx_66_out_reg[45] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[13]),
        .Q(D[45]),
        .R(1'b0));
FDRE \rx_66_out_reg[46] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[14]),
        .Q(D[46]),
        .R(1'b0));
FDRE \rx_66_out_reg[47] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[15]),
        .Q(D[47]),
        .R(1'b0));
FDRE \rx_66_out_reg[48] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[16]),
        .Q(D[48]),
        .R(1'b0));
FDRE \rx_66_out_reg[49] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[17]),
        .Q(D[49]),
        .R(1'b0));
FDRE \rx_66_out_reg[4] 
       (.C(rxusrclk2),
        .CE(I2),
        .D(Q[4]),
        .Q(D[4]),
        .R(1'b0));
FDRE \rx_66_out_reg[50] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[18]),
        .Q(D[50]),
        .R(1'b0));
FDRE \rx_66_out_reg[51] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[19]),
        .Q(D[51]),
        .R(1'b0));
FDRE \rx_66_out_reg[52] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[20]),
        .Q(D[52]),
        .R(1'b0));
FDRE \rx_66_out_reg[53] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[21]),
        .Q(D[53]),
        .R(1'b0));
FDRE \rx_66_out_reg[54] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[22]),
        .Q(D[54]),
        .R(1'b0));
FDRE \rx_66_out_reg[55] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[23]),
        .Q(D[55]),
        .R(1'b0));
FDRE \rx_66_out_reg[56] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[24]),
        .Q(D[56]),
        .R(1'b0));
FDRE \rx_66_out_reg[57] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[25]),
        .Q(D[57]),
        .R(1'b0));
FDRE \rx_66_out_reg[58] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[26]),
        .Q(D[58]),
        .R(1'b0));
FDRE \rx_66_out_reg[59] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[27]),
        .Q(D[59]),
        .R(1'b0));
FDRE \rx_66_out_reg[5] 
       (.C(rxusrclk2),
        .CE(I2),
        .D(Q[5]),
        .Q(D[5]),
        .R(1'b0));
FDRE \rx_66_out_reg[60] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[28]),
        .Q(D[60]),
        .R(1'b0));
FDRE \rx_66_out_reg[61] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[29]),
        .Q(D[61]),
        .R(1'b0));
FDRE \rx_66_out_reg[62] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[30]),
        .Q(D[62]),
        .R(1'b0));
FDRE \rx_66_out_reg[63] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[31]),
        .Q(D[63]),
        .R(1'b0));
FDRE \rx_66_out_reg[64] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[32]),
        .Q(D[64]),
        .R(1'b0));
FDRE \rx_66_out_reg[65] 
       (.C(rxusrclk2),
        .CE(n_0_rxusrclk2_en156_i_1),
        .D(Q[33]),
        .Q(D[65]),
        .R(1'b0));
FDRE \rx_66_out_reg[6] 
       (.C(rxusrclk2),
        .CE(I2),
        .D(Q[6]),
        .Q(D[6]),
        .R(1'b0));
FDRE \rx_66_out_reg[7] 
       (.C(rxusrclk2),
        .CE(I2),
        .D(Q[7]),
        .Q(D[7]),
        .R(1'b0));
FDRE \rx_66_out_reg[8] 
       (.C(rxusrclk2),
        .CE(I2),
        .D(Q[8]),
        .Q(D[8]),
        .R(1'b0));
FDRE \rx_66_out_reg[9] 
       (.C(rxusrclk2),
        .CE(I2),
        .D(Q[9]),
        .Q(D[9]),
        .R(1'b0));
(* equivalent_register_removal = "no" *) 
   FDRE rxusrclk2_en156_dup1_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(n_0_rxusrclk2_en156_i_1),
        .Q(n_0_rxusrclk2_en156_dup1_reg),
        .R(1'b0));
(* equivalent_register_removal = "no" *) 
   FDRE rxusrclk2_en156_dup2_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(n_0_rxusrclk2_en156_i_1),
        .Q(n_0_rxusrclk2_en156_dup2_reg),
        .R(1'b0));
(* equivalent_register_removal = "no" *) 
   FDRE rxusrclk2_en156_dup3_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(n_0_rxusrclk2_en156_i_1),
        .Q(n_0_rxusrclk2_en156_dup3_reg),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     rxusrclk2_en156_i_1
       (.I0(rxdatavalid),
        .I1(rxheadervalid),
        .O(n_0_rxusrclk2_en156_i_1));
(* ORIG_CELL_NAME = "rxusrclk2_en156_reg" *) 
   FDRE rxusrclk2_en156_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(n_0_rxusrclk2_en156_i_1),
        .Q(rxusrclk2_en156),
        .R(1'b0));
(* ORIG_CELL_NAME = "rxusrclk2_en156_reg" *) 
   FDRE rxusrclk2_en156_reg_rep
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(n_0_rxusrclk2_en156_i_1),
        .Q(E),
        .R(1'b0));
(* ORIG_CELL_NAME = "rxusrclk2_en156_reg" *) 
   FDRE rxusrclk2_en156_reg_rep__0
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(n_0_rxusrclk2_en156_i_1),
        .Q(O2[0]),
        .R(1'b0));
(* ORIG_CELL_NAME = "rxusrclk2_en156_reg" *) 
   FDRE rxusrclk2_en156_reg_rep__1
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(n_0_rxusrclk2_en156_i_1),
        .Q(O2[1]),
        .R(1'b0));
(* ORIG_CELL_NAME = "rxusrclk2_en156_reg" *) 
   FDRE rxusrclk2_en156_reg_rep__2
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(n_0_rxusrclk2_en156_i_1),
        .Q(O3[0]),
        .R(1'b0));
(* ORIG_CELL_NAME = "rxusrclk2_en156_reg" *) 
   FDRE rxusrclk2_en156_reg_rep__3
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(n_0_rxusrclk2_en156_i_1),
        .Q(O3[1]),
        .R(1'b0));
(* ORIG_CELL_NAME = "rxusrclk2_en156_reg" *) 
   FDRE rxusrclk2_en156_reg_rep__4
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(n_0_rxusrclk2_en156_i_1),
        .Q(O4[1]),
        .R(1'b0));
(* ORIG_CELL_NAME = "rxusrclk2_en156_reg" *) 
   FDRE rxusrclk2_en156_reg_rep__5
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(n_0_rxusrclk2_en156_i_1),
        .Q(O4[0]),
        .R(1'b0));
(* ORIG_CELL_NAME = "rxusrclk2_en156_reg" *) 
   FDRE rxusrclk2_en156_reg_rep__6
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(n_0_rxusrclk2_en156_i_1),
        .Q(O5),
        .R(1'b0));
(* ORIG_CELL_NAME = "rxusrclk2_en156_reg" *) 
   FDRE rxusrclk2_en156_reg_rep__7
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(n_0_rxusrclk2_en156_i_1),
        .Q(O6),
        .R(1'b0));
(* ORIG_CELL_NAME = "rxusrclk2_en156_reg" *) 
   FDRE rxusrclk2_en156_reg_rep__8
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(n_0_rxusrclk2_en156_i_1),
        .Q(O7),
        .R(1'b0));
(* ORIG_CELL_NAME = "rxusrclk2_en156_reg" *) 
   FDRE rxusrclk2_en156_reg_rep__9
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(n_0_rxusrclk2_en156_i_1),
        .Q(O8),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_rxusrclk2_clk156_counter_resync" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_rxusrclk2_clk156_counter_resync
   (counter_out,
    rxusrclk2,
    clk156,
    I1,
    rx_test_mode_int_reg,
    err_block_count_inc,
    rxreset322);
  output counter_out;
  input rxusrclk2;
  input clk156;
  input I1;
  input rx_test_mode_int_reg;
  input err_block_count_inc;
  input rxreset322;

  wire I1;
  wire clk156;
  wire counter_out;
  wire counter_out0;
  wire counter_sync_1;
  wire counter_sync_2;
  wire counter_sync_3;
  wire counter_sync_extra;
  wire err_block_count_inc;
  wire n_0_mcp1_counter_1_i_1__0;
  wire n_0_mcp1_counter_1_reg;
  wire n_0_mcp1_counter_2_i_1__0;
  wire n_0_mcp1_counter_2_reg;
  wire n_0_mcp1_counter_3_i_1__0;
  wire n_0_mcp1_counter_3_reg;
  wire n_1_psynch_1;
  wire rx_test_mode_int_reg;
  wire rxreset322;
  wire rxusrclk2;

FDRE counter_out_reg
       (.C(clk156),
        .CE(1'b1),
        .D(counter_out0),
        .Q(counter_out),
        .R(1'b0));
FDRE counter_sync_extra_reg
       (.C(clk156),
        .CE(1'b1),
        .D(n_1_psynch_1),
        .Q(counter_sync_extra),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair179" *) 
   LUT5 #(
    .INIT(32'h55550020)) 
     mcp1_counter_1_i_1__0
       (.I0(I1),
        .I1(rx_test_mode_int_reg),
        .I2(err_block_count_inc),
        .I3(n_0_mcp1_counter_2_reg),
        .I4(n_0_mcp1_counter_1_reg),
        .O(n_0_mcp1_counter_1_i_1__0));
FDRE mcp1_counter_1_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(n_0_mcp1_counter_1_i_1__0),
        .Q(n_0_mcp1_counter_1_reg),
        .R(rxreset322));
(* SOFT_HLUTNM = "soft_lutpair179" *) 
   LUT5 #(
    .INIT(32'h55552000)) 
     mcp1_counter_2_i_1__0
       (.I0(I1),
        .I1(rx_test_mode_int_reg),
        .I2(err_block_count_inc),
        .I3(n_0_mcp1_counter_1_reg),
        .I4(n_0_mcp1_counter_2_reg),
        .O(n_0_mcp1_counter_2_i_1__0));
FDRE mcp1_counter_2_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(n_0_mcp1_counter_2_i_1__0),
        .Q(n_0_mcp1_counter_2_reg),
        .R(rxreset322));
LUT5 #(
    .INIT(32'h55552000)) 
     mcp1_counter_3_i_1__0
       (.I0(I1),
        .I1(rx_test_mode_int_reg),
        .I2(err_block_count_inc),
        .I3(n_0_mcp1_counter_2_reg),
        .I4(n_0_mcp1_counter_3_reg),
        .O(n_0_mcp1_counter_3_i_1__0));
FDRE mcp1_counter_3_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(n_0_mcp1_counter_3_i_1__0),
        .Q(n_0_mcp1_counter_3_reg),
        .R(rxreset322));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_pulse_synchronizer_36 psynch_1
       (.I1(n_0_mcp1_counter_1_reg),
        .O1(n_1_psynch_1),
        .clk156(clk156),
        .counter_sync_1(counter_sync_1),
        .counter_sync_2(counter_sync_2),
        .counter_sync_3(counter_sync_3),
        .counter_sync_extra(counter_sync_extra),
        .rxusrclk2(rxusrclk2));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_pulse_synchronizer_37 psynch_2
       (.I1(n_0_mcp1_counter_2_reg),
        .clk156(clk156),
        .counter_out0(counter_out0),
        .counter_sync_1(counter_sync_1),
        .counter_sync_2(counter_sync_2),
        .counter_sync_3(counter_sync_3),
        .counter_sync_extra(counter_sync_extra),
        .rxusrclk2(rxusrclk2));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_pulse_synchronizer_38 psynch_3
       (.I1(n_0_mcp1_counter_3_reg),
        .clk156(clk156),
        .counter_sync_3(counter_sync_3),
        .rxusrclk2(rxusrclk2));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_rxusrclk2_clk156_counter_resync" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_rxusrclk2_clk156_counter_resync_19
   (counter_out,
    rxusrclk2,
    clk156,
    I1,
    ber_count_inc,
    rxreset322);
  output counter_out;
  input rxusrclk2;
  input clk156;
  input I1;
  input ber_count_inc;
  input rxreset322;

  wire I1;
  wire ber_count_inc;
  wire clk156;
  wire counter_out;
  wire counter_out0;
  wire counter_sync_1;
  wire counter_sync_2;
  wire counter_sync_3;
  wire counter_sync_extra;
  wire n_0_mcp1_counter_1_i_1;
  wire n_0_mcp1_counter_1_reg;
  wire n_0_mcp1_counter_2_i_1;
  wire n_0_mcp1_counter_2_reg;
  wire n_0_mcp1_counter_3_i_1;
  wire n_0_mcp1_counter_3_reg;
  wire n_1_psynch_1;
  wire rxreset322;
  wire rxusrclk2;

FDRE counter_out_reg
       (.C(clk156),
        .CE(1'b1),
        .D(counter_out0),
        .Q(counter_out),
        .R(1'b0));
FDRE counter_sync_extra_reg
       (.C(clk156),
        .CE(1'b1),
        .D(n_1_psynch_1),
        .Q(counter_sync_extra),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair180" *) 
   LUT4 #(
    .INIT(16'h5508)) 
     mcp1_counter_1_i_1
       (.I0(I1),
        .I1(ber_count_inc),
        .I2(n_0_mcp1_counter_2_reg),
        .I3(n_0_mcp1_counter_1_reg),
        .O(n_0_mcp1_counter_1_i_1));
FDRE mcp1_counter_1_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(n_0_mcp1_counter_1_i_1),
        .Q(n_0_mcp1_counter_1_reg),
        .R(rxreset322));
(* SOFT_HLUTNM = "soft_lutpair180" *) 
   LUT4 #(
    .INIT(16'h5580)) 
     mcp1_counter_2_i_1
       (.I0(I1),
        .I1(ber_count_inc),
        .I2(n_0_mcp1_counter_1_reg),
        .I3(n_0_mcp1_counter_2_reg),
        .O(n_0_mcp1_counter_2_i_1));
FDRE mcp1_counter_2_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(n_0_mcp1_counter_2_i_1),
        .Q(n_0_mcp1_counter_2_reg),
        .R(rxreset322));
LUT4 #(
    .INIT(16'h5580)) 
     mcp1_counter_3_i_1
       (.I0(I1),
        .I1(ber_count_inc),
        .I2(n_0_mcp1_counter_2_reg),
        .I3(n_0_mcp1_counter_3_reg),
        .O(n_0_mcp1_counter_3_i_1));
FDRE mcp1_counter_3_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(n_0_mcp1_counter_3_i_1),
        .Q(n_0_mcp1_counter_3_reg),
        .R(rxreset322));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_pulse_synchronizer_33 psynch_1
       (.I1(n_0_mcp1_counter_1_reg),
        .O1(n_1_psynch_1),
        .clk156(clk156),
        .counter_sync_1(counter_sync_1),
        .counter_sync_2(counter_sync_2),
        .counter_sync_3(counter_sync_3),
        .counter_sync_extra(counter_sync_extra),
        .rxusrclk2(rxusrclk2));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_pulse_synchronizer_34 psynch_2
       (.I1(n_0_mcp1_counter_2_reg),
        .clk156(clk156),
        .counter_out0(counter_out0),
        .counter_sync_1(counter_sync_1),
        .counter_sync_2(counter_sync_2),
        .counter_sync_3(counter_sync_3),
        .counter_sync_extra(counter_sync_extra),
        .rxusrclk2(rxusrclk2));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_pulse_synchronizer_35 psynch_3
       (.I1(n_0_mcp1_counter_3_reg),
        .clk156(clk156),
        .counter_sync_3(counter_sync_3),
        .rxusrclk2(rxusrclk2));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_rxusrclk2_clk156_counter_resync" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_rxusrclk2_clk156_counter_resync_22
   (counter_out,
    rxusrclk2,
    clk156,
    I1,
    out,
    err_block_count_inc,
    rx_test_mode_int_reg,
    rxreset322);
  output counter_out;
  input rxusrclk2;
  input clk156;
  input I1;
  input [0:0]out;
  input err_block_count_inc;
  input rx_test_mode_int_reg;
  input rxreset322;

  wire I1;
  wire clk156;
  wire counter_out;
  wire counter_out0;
  wire counter_sync_1;
  wire counter_sync_2;
  wire counter_sync_3;
  wire counter_sync_extra;
  wire err_block_count_inc;
  wire n_0_mcp1_counter_1_i_1__1;
  wire n_0_mcp1_counter_1_reg;
  wire n_0_mcp1_counter_2_i_1__1;
  wire n_0_mcp1_counter_2_reg;
  wire n_0_mcp1_counter_3_i_1__1;
  wire n_0_mcp1_counter_3_reg;
  wire n_1_psynch_1;
  wire [0:0]out;
  wire rx_test_mode_int_reg;
  wire rxreset322;
  wire rxusrclk2;

FDRE counter_out_reg
       (.C(clk156),
        .CE(1'b1),
        .D(counter_out0),
        .Q(counter_out),
        .R(1'b0));
FDRE counter_sync_extra_reg
       (.C(clk156),
        .CE(1'b1),
        .D(n_1_psynch_1),
        .Q(counter_sync_extra),
        .R(1'b0));
LUT6 #(
    .INIT(64'h5555555500002000)) 
     mcp1_counter_1_i_1__1
       (.I0(I1),
        .I1(out),
        .I2(err_block_count_inc),
        .I3(rx_test_mode_int_reg),
        .I4(n_0_mcp1_counter_2_reg),
        .I5(n_0_mcp1_counter_1_reg),
        .O(n_0_mcp1_counter_1_i_1__1));
FDRE mcp1_counter_1_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(n_0_mcp1_counter_1_i_1__1),
        .Q(n_0_mcp1_counter_1_reg),
        .R(rxreset322));
LUT6 #(
    .INIT(64'h5555555520000000)) 
     mcp1_counter_2_i_1__1
       (.I0(I1),
        .I1(out),
        .I2(err_block_count_inc),
        .I3(rx_test_mode_int_reg),
        .I4(n_0_mcp1_counter_1_reg),
        .I5(n_0_mcp1_counter_2_reg),
        .O(n_0_mcp1_counter_2_i_1__1));
FDRE mcp1_counter_2_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(n_0_mcp1_counter_2_i_1__1),
        .Q(n_0_mcp1_counter_2_reg),
        .R(rxreset322));
LUT6 #(
    .INIT(64'h5555555520000000)) 
     mcp1_counter_3_i_1__1
       (.I0(I1),
        .I1(out),
        .I2(err_block_count_inc),
        .I3(rx_test_mode_int_reg),
        .I4(n_0_mcp1_counter_2_reg),
        .I5(n_0_mcp1_counter_3_reg),
        .O(n_0_mcp1_counter_3_i_1__1));
FDRE mcp1_counter_3_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(n_0_mcp1_counter_3_i_1__1),
        .Q(n_0_mcp1_counter_3_reg),
        .R(rxreset322));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_pulse_synchronizer psynch_1
       (.I1(n_0_mcp1_counter_1_reg),
        .O1(n_1_psynch_1),
        .clk156(clk156),
        .counter_sync_1(counter_sync_1),
        .counter_sync_2(counter_sync_2),
        .counter_sync_3(counter_sync_3),
        .counter_sync_extra(counter_sync_extra),
        .rxusrclk2(rxusrclk2));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_pulse_synchronizer_23 psynch_2
       (.I1(n_0_mcp1_counter_2_reg),
        .clk156(clk156),
        .counter_out0(counter_out0),
        .counter_sync_1(counter_sync_1),
        .counter_sync_2(counter_sync_2),
        .counter_sync_3(counter_sync_3),
        .counter_sync_extra(counter_sync_extra),
        .rxusrclk2(rxusrclk2));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_pulse_synchronizer_24 psynch_3
       (.I1(n_0_mcp1_counter_3_reg),
        .clk156(clk156),
        .counter_sync_3(counter_sync_3),
        .rxusrclk2(rxusrclk2));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_seq_detect" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_seq_detect
   (D,
    I19,
    I20,
    I21);
  output [0:0]D;
  input I19;
  input I20;
  input I21;

  wire [0:0]D;
  wire I19;
  wire I20;
  wire I21;
  wire [3:0]NLW_muxcy_i0_CARRY4_CO_UNCONNECTED;
  wire [3:3]NLW_muxcy_i0_CARRY4_DI_UNCONNECTED;
  wire [3:0]NLW_muxcy_i0_CARRY4_O_UNCONNECTED;
  wire [3:3]NLW_muxcy_i0_CARRY4_S_UNCONNECTED;

(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 muxcy_i0_CARRY4
       (.CI(1'b0),
        .CO({NLW_muxcy_i0_CARRY4_CO_UNCONNECTED[3],D,NLW_muxcy_i0_CARRY4_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b1),
        .DI({NLW_muxcy_i0_CARRY4_DI_UNCONNECTED[3],1'b0,1'b0,1'b0}),
        .O(NLW_muxcy_i0_CARRY4_O_UNCONNECTED[3:0]),
        .S({NLW_muxcy_i0_CARRY4_S_UNCONNECTED[3],I21,I20,I19}));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_seq_detect" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_seq_detect_32
   (D,
    I22,
    I23,
    I24);
  output [0:0]D;
  input I22;
  input I23;
  input I24;

  wire [0:0]D;
  wire I22;
  wire I23;
  wire I24;
  wire [3:0]NLW_muxcy_i0_CARRY4_CO_UNCONNECTED;
  wire [3:3]NLW_muxcy_i0_CARRY4_DI_UNCONNECTED;
  wire [3:0]NLW_muxcy_i0_CARRY4_O_UNCONNECTED;
  wire [3:3]NLW_muxcy_i0_CARRY4_S_UNCONNECTED;

(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
   (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
   CARRY4 muxcy_i0_CARRY4
       (.CI(1'b0),
        .CO({NLW_muxcy_i0_CARRY4_CO_UNCONNECTED[3],D,NLW_muxcy_i0_CARRY4_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b1),
        .DI({NLW_muxcy_i0_CARRY4_DI_UNCONNECTED[3],1'b0,1'b0,1'b0}),
        .O(NLW_muxcy_i0_CARRY4_O_UNCONNECTED[3:0]),
        .S({NLW_muxcy_i0_CARRY4_S_UNCONNECTED[3],I24,I23,I22}));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer
   (pcs_rxreset_int,
    rxreset,
    pcs_reset_core_reg,
    rxusrclk2,
    rxreset322);
  output pcs_rxreset_int;
  output rxreset;
  input pcs_reset_core_reg;
  input rxusrclk2;
  input rxreset322;

  wire d1;
  wire d1b;
  wire d2;
  wire d3;
  wire d4;
  wire pcs_reset_core_reg;
  wire pcs_rxreset_int;
  wire rxreset;
  wire rxreset322;
  wire rxusrclk2;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(pcs_reset_core_reg),
        .Q(d1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1b_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d2_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d3_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(d2),
        .Q(d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d4_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(d3),
        .Q(d4),
        .R(1'b0));
FDRE q_reg
       (.C(rxusrclk2),
        .CE(1'b1),
        .D(d4),
        .Q(pcs_rxreset_int),
        .R(1'b0));
LUT2 #(
    .INIT(4'hE)) 
     rxreset_local_i_1
       (.I0(rxreset322),
        .I1(pcs_rxreset_int),
        .O(rxreset));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_20
   (tx_disable,
    tx_disable_int,
    txusrclk2);
  output tx_disable;
  input tx_disable_int;
  input txusrclk2;

  wire d1;
  wire d1b;
  wire d2;
  wire d3;
  wire d4;
  wire tx_disable;
  wire tx_disable_int;
  wire txusrclk2;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1_reg
       (.C(txusrclk2),
        .CE(1'b1),
        .D(tx_disable_int),
        .Q(d1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1b_reg
       (.C(txusrclk2),
        .CE(1'b1),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d2_reg
       (.C(txusrclk2),
        .CE(1'b1),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d3_reg
       (.C(txusrclk2),
        .CE(1'b1),
        .D(d2),
        .Q(d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d4_reg
       (.C(txusrclk2),
        .CE(1'b1),
        .D(d3),
        .Q(d4),
        .R(1'b0));
FDRE q_reg
       (.C(txusrclk2),
        .CE(1'b1),
        .D(d4),
        .Q(tx_disable),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_21
   (signal_detect_sync,
    signal_detect,
    clk156);
  output signal_detect_sync;
  input signal_detect;
  input clk156;

  wire clk156;
  wire d1;
  wire d1b;
  wire d2;
  wire d3;
  wire d4;
  wire signal_detect;
  wire signal_detect_sync;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1_reg
       (.C(clk156),
        .CE(1'b1),
        .D(signal_detect),
        .Q(d1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1b_reg
       (.C(clk156),
        .CE(1'b1),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d2_reg
       (.C(clk156),
        .CE(1'b1),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d3_reg
       (.C(clk156),
        .CE(1'b1),
        .D(d2),
        .Q(d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d4_reg
       (.C(clk156),
        .CE(1'b1),
        .D(d3),
        .Q(d4),
        .R(1'b0));
FDRE q_reg
       (.C(clk156),
        .CE(1'b1),
        .D(d4),
        .Q(signal_detect_sync),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_25
   (core_status,
    b_lock,
    clk156);
  output [0:0]core_status;
  input b_lock;
  input clk156;

  wire b_lock;
  wire clk156;
  wire [0:0]core_status;
  wire d1;
  wire d1b;
  wire d2;
  wire d3;
  wire d4;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1_reg
       (.C(clk156),
        .CE(1'b1),
        .D(b_lock),
        .Q(d1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1b_reg
       (.C(clk156),
        .CE(1'b1),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d2_reg
       (.C(clk156),
        .CE(1'b1),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d3_reg
       (.C(clk156),
        .CE(1'b1),
        .D(d2),
        .Q(d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d4_reg
       (.C(clk156),
        .CE(1'b1),
        .D(d3),
        .Q(d4),
        .R(1'b0));
FDRE q_reg
       (.C(clk156),
        .CE(1'b1),
        .D(d4),
        .Q(core_status),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_26
   (pcs_hi_ber_core_int,
    hiber,
    clk156);
  output pcs_hi_ber_core_int;
  input hiber;
  input clk156;

  wire clk156;
  wire d1;
  wire d1b;
  wire d2;
  wire d3;
  wire d4;
  wire hiber;
  wire pcs_hi_ber_core_int;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1_reg
       (.C(clk156),
        .CE(1'b1),
        .D(hiber),
        .Q(d1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1b_reg
       (.C(clk156),
        .CE(1'b1),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d2_reg
       (.C(clk156),
        .CE(1'b1),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d3_reg
       (.C(clk156),
        .CE(1'b1),
        .D(d2),
        .Q(d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d4_reg
       (.C(clk156),
        .CE(1'b1),
        .D(d3),
        .Q(d4),
        .R(1'b0));
FDRE q_reg
       (.C(clk156),
        .CE(1'b1),
        .D(d4),
        .Q(pcs_hi_ber_core_int),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_27
   (pcs_rx_link_up_core_sync_int,
    pcs_rx_link_up_core_reg,
    clk156);
  output pcs_rx_link_up_core_sync_int;
  input pcs_rx_link_up_core_reg;
  input clk156;

  wire clk156;
  wire d1;
  wire d1b;
  wire d2;
  wire d3;
  wire d4;
  wire pcs_rx_link_up_core_reg;
  wire pcs_rx_link_up_core_sync_int;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1_reg
       (.C(clk156),
        .CE(1'b1),
        .D(pcs_rx_link_up_core_reg),
        .Q(d1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1b_reg
       (.C(clk156),
        .CE(1'b1),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d2_reg
       (.C(clk156),
        .CE(1'b1),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d3_reg
       (.C(clk156),
        .CE(1'b1),
        .D(d2),
        .Q(d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d4_reg
       (.C(clk156),
        .CE(1'b1),
        .D(d3),
        .Q(d4),
        .R(1'b0));
FDRE q_reg
       (.C(clk156),
        .CE(1'b1),
        .D(d4),
        .Q(pcs_rx_link_up_core_sync_int),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_28
   (q,
    can_insert_wra_comb,
    clk156);
  output q;
  input can_insert_wra_comb;
  input clk156;

  wire can_insert_wra_comb;
  wire clk156;
  wire d1;
  wire d1b;
  wire d2;
  wire d3;
  wire d4;
  wire q;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1_reg
       (.C(clk156),
        .CE(1'b1),
        .D(can_insert_wra_comb),
        .Q(d1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1b_reg
       (.C(clk156),
        .CE(1'b1),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d2_reg
       (.C(clk156),
        .CE(1'b1),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d3_reg
       (.C(clk156),
        .CE(1'b1),
        .D(d2),
        .Q(d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d4_reg
       (.C(clk156),
        .CE(1'b1),
        .D(d3),
        .Q(d4),
        .R(1'b0));
FDRE q_reg
       (.C(clk156),
        .CE(1'b1),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_59
   (toggle_rdclk,
    E,
    toggle_reg,
    clk156,
    toggle_rdclk_reg);
  output toggle_rdclk;
  output [0:0]E;
  input toggle_reg;
  input clk156;
  input toggle_rdclk_reg;

  wire [0:0]E;
  wire clk156;
  wire d1;
  wire d1b;
  wire d2;
  wire d3;
  wire d4;
  wire toggle_rdclk;
  wire toggle_rdclk_reg;
  wire toggle_reg;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1_reg
       (.C(clk156),
        .CE(1'b1),
        .D(toggle_reg),
        .Q(d1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1b_reg
       (.C(clk156),
        .CE(1'b1),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d2_reg
       (.C(clk156),
        .CE(1'b1),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d3_reg
       (.C(clk156),
        .CE(1'b1),
        .D(d2),
        .Q(d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d4_reg
       (.C(clk156),
        .CE(1'b1),
        .D(d3),
        .Q(d4),
        .R(1'b0));
LUT2 #(
    .INIT(4'h6)) 
     \q[15]_i_1__7 
       (.I0(toggle_rdclk),
        .I1(toggle_rdclk_reg),
        .O(E));
FDRE q_reg
       (.C(clk156),
        .CE(1'b1),
        .D(d4),
        .Q(toggle_rdclk),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_60
   (toggle_rdclk,
    O1,
    O2,
    toggle_reg,
    dclk,
    toggle_rdclk_reg,
    state);
  output toggle_rdclk;
  output O1;
  output O2;
  input toggle_reg;
  input dclk;
  input toggle_rdclk_reg;
  input [1:0]state;

  wire O1;
  wire O2;
  wire d1;
  wire d1b;
  wire d2;
  wire d3;
  wire d4;
  wire dclk;
  wire [1:0]state;
  wire toggle_rdclk;
  wire toggle_rdclk_reg;
  wire toggle_reg;

(* SOFT_HLUTNM = "soft_lutpair9" *) 
   LUT2 #(
    .INIT(4'h6)) 
     control_out_i_1
       (.I0(toggle_rdclk),
        .I1(toggle_rdclk_reg),
        .O(O2));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1_reg
       (.C(dclk),
        .CE(1'b1),
        .D(toggle_reg),
        .Q(d1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1b_reg
       (.C(dclk),
        .CE(1'b1),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d2_reg
       (.C(dclk),
        .CE(1'b1),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d3_reg
       (.C(dclk),
        .CE(1'b1),
        .D(d2),
        .Q(d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d4_reg
       (.C(dclk),
        .CE(1'b1),
        .D(d3),
        .Q(d4),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair9" *) 
   LUT4 #(
    .INIT(16'h6066)) 
     \q[15]_i_1__8 
       (.I0(toggle_rdclk_reg),
        .I1(toggle_rdclk),
        .I2(state[0]),
        .I3(state[1]),
        .O(O1));
FDRE q_reg
       (.C(dclk),
        .CE(1'b1),
        .D(d4),
        .Q(toggle_rdclk),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_61
   (tx_prbs31_en,
    prbs31_tx_enable_core_reg,
    txusrclk2);
  output tx_prbs31_en;
  input prbs31_tx_enable_core_reg;
  input txusrclk2;

  wire d1;
  wire d1b;
  wire d2;
  wire d3;
  wire d4;
  wire prbs31_tx_enable_core_reg;
  wire tx_prbs31_en;
  wire txusrclk2;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1_reg
       (.C(txusrclk2),
        .CE(1'b1),
        .D(prbs31_tx_enable_core_reg),
        .Q(d1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1b_reg
       (.C(txusrclk2),
        .CE(1'b1),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d2_reg
       (.C(txusrclk2),
        .CE(1'b1),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d3_reg
       (.C(txusrclk2),
        .CE(1'b1),
        .D(d2),
        .Q(d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d4_reg
       (.C(txusrclk2),
        .CE(1'b1),
        .D(d3),
        .Q(d4),
        .R(1'b0));
FDRE q_reg
       (.C(txusrclk2),
        .CE(1'b1),
        .D(d4),
        .Q(tx_prbs31_en),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_62
   (O1,
    pcs_loopback_core_int,
    txusrclk2);
  output O1;
  input pcs_loopback_core_int;
  input txusrclk2;

  wire O1;
  wire d1;
  wire d1b;
  wire d2;
  wire d3;
  wire d4;
  wire pcs_loopback_core_int;
  wire txusrclk2;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1_reg
       (.C(txusrclk2),
        .CE(1'b1),
        .D(pcs_loopback_core_int),
        .Q(d1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1b_reg
       (.C(txusrclk2),
        .CE(1'b1),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d2_reg
       (.C(txusrclk2),
        .CE(1'b1),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d3_reg
       (.C(txusrclk2),
        .CE(1'b1),
        .D(d2),
        .Q(d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d4_reg
       (.C(txusrclk2),
        .CE(1'b1),
        .D(d3),
        .Q(d4),
        .R(1'b0));
FDRE q_reg
       (.C(txusrclk2),
        .CE(1'b1),
        .D(d4),
        .Q(O1),
        .R(1'b0));
endmodule

(* KEEP_HIERARCHY = "true" *) (* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_synchronizer_enable" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_enable
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  wire d1;
  wire d1b;
  wire d2;
  wire d3;
  wire d4;
  wire en;
  wire q;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
FDRE q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_synchronizer_enable" *) (* KEEP_HIERARCHY = "true" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_enable__21
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  wire d1;
  wire d1b;
  wire d2;
  wire d3;
  wire d4;
  wire en;
  wire q;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
FDRE q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_synchronizer_enable" *) (* KEEP_HIERARCHY = "true" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_enable__22
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  wire d1;
  wire d1b;
  wire d2;
  wire d3;
  wire d4;
  wire en;
  wire q;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
FDRE q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_synchronizer_enable" *) (* KEEP_HIERARCHY = "true" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_enable__23
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  wire d1;
  wire d1b;
  wire d2;
  wire d3;
  wire d4;
  wire en;
  wire q;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
FDRE q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_synchronizer_enable" *) (* KEEP_HIERARCHY = "true" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_enable__24
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  wire d1;
  wire d1b;
  wire d2;
  wire d3;
  wire d4;
  wire en;
  wire q;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
FDRE q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_synchronizer_enable" *) (* KEEP_HIERARCHY = "true" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_enable__25
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  wire d1;
  wire d1b;
  wire d2;
  wire d3;
  wire d4;
  wire en;
  wire q;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
FDRE q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_synchronizer_enable" *) (* KEEP_HIERARCHY = "true" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_enable__26
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  wire d1;
  wire d1b;
  wire d2;
  wire d3;
  wire d4;
  wire en;
  wire q;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
FDRE q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_synchronizer_enable" *) (* KEEP_HIERARCHY = "true" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_enable__27
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  wire d1;
  wire d1b;
  wire d2;
  wire d3;
  wire d4;
  wire en;
  wire q;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
FDRE q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_synchronizer_enable" *) (* KEEP_HIERARCHY = "true" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_enable__28
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  wire d1;
  wire d1b;
  wire d2;
  wire d3;
  wire d4;
  wire en;
  wire q;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
FDRE q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_synchronizer_enable" *) (* KEEP_HIERARCHY = "true" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_enable__29
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  wire d1;
  wire d1b;
  wire d2;
  wire d3;
  wire d4;
  wire en;
  wire q;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
FDRE q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_synchronizer_enable" *) (* KEEP_HIERARCHY = "true" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_enable__30
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  wire d1;
  wire d1b;
  wire d2;
  wire d3;
  wire d4;
  wire en;
  wire q;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
FDRE q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_synchronizer_enable" *) (* KEEP_HIERARCHY = "true" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_enable__31
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  wire d1;
  wire d1b;
  wire d2;
  wire d3;
  wire d4;
  wire en;
  wire q;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
FDRE q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_synchronizer_enable" *) (* KEEP_HIERARCHY = "true" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_enable__32
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  wire d1;
  wire d1b;
  wire d2;
  wire d3;
  wire d4;
  wire en;
  wire q;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
FDRE q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_synchronizer_enable" *) (* KEEP_HIERARCHY = "true" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_enable__33
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  wire d1;
  wire d1b;
  wire d2;
  wire d3;
  wire d4;
  wire en;
  wire q;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
FDRE q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_synchronizer_enable" *) (* KEEP_HIERARCHY = "true" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_enable__34
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  wire d1;
  wire d1b;
  wire d2;
  wire d3;
  wire d4;
  wire en;
  wire q;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
FDRE q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_synchronizer_enable" *) (* KEEP_HIERARCHY = "true" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_enable__35
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  wire d1;
  wire d1b;
  wire d2;
  wire d3;
  wire d4;
  wire en;
  wire q;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
FDRE q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_synchronizer_enable" *) (* KEEP_HIERARCHY = "true" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_enable__36
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  wire d1;
  wire d1b;
  wire d2;
  wire d3;
  wire d4;
  wire en;
  wire q;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
FDRE q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_synchronizer_enable" *) (* KEEP_HIERARCHY = "true" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_enable__37
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  wire d1;
  wire d1b;
  wire d2;
  wire d3;
  wire d4;
  wire en;
  wire q;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
FDRE q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_synchronizer_enable" *) (* KEEP_HIERARCHY = "true" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_enable__38
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  wire d1;
  wire d1b;
  wire d2;
  wire d3;
  wire d4;
  wire en;
  wire q;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
FDRE q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_synchronizer_enable" *) (* KEEP_HIERARCHY = "true" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_enable__39
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  wire d1;
  wire d1b;
  wire d2;
  wire d3;
  wire d4;
  wire en;
  wire q;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
FDRE q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_synchronizer_enable" *) (* KEEP_HIERARCHY = "true" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_enable__40
   (clk,
    d,
    en,
    q);
  input clk;
  input d;
  input en;
  output q;

  wire clk;
  wire d;
  wire d1;
  wire d1b;
  wire d2;
  wire d3;
  wire d4;
  wire en;
  wire q;

(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1_reg
       (.C(clk),
        .CE(en),
        .D(d),
        .Q(d1),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d1b_reg
       (.C(clk),
        .CE(en),
        .D(d1),
        .Q(d1b),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d2_reg
       (.C(clk),
        .CE(en),
        .D(d1b),
        .Q(d2),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d3_reg
       (.C(clk),
        .CE(en),
        .D(d2),
        .Q(d3),
        .R(1'b0));
(* ASYNC_REG *) 
   (* KEEP = "yes" *) 
   (* SHREG_EXTRACT = "no" *) 
   FDRE #(
    .INIT(1'b0)) 
     d4_reg
       (.C(clk),
        .CE(en),
        .D(d3),
        .Q(d4),
        .R(1'b0));
FDRE q_reg
       (.C(clk),
        .CE(en),
        .D(d4),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_toggle_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_toggle_synchronizer
   (toggle_reg,
    control_reg,
    E,
    O1,
    Q,
    O2,
    dclk,
    drp_cs,
    clk156,
    I1,
    state,
    ipif_cs_dclk_reg,
    dclk_reset,
    D,
    I2);
  output toggle_reg;
  output control_reg;
  output [0:0]E;
  output O1;
  output [16:0]Q;
  output [15:0]O2;
  input dclk;
  input drp_cs;
  input clk156;
  input I1;
  input [1:0]state;
  input ipif_cs_dclk_reg;
  input dclk_reset;
  input [16:0]D;
  input [15:0]I2;

  wire [16:0]D;
  wire [0:0]E;
  wire I1;
  wire [15:0]I2;
  wire O1;
  wire [15:0]O2;
  wire [16:0]Q;
  wire clk156;
  wire control_reg;
  wire dclk;
  wire dclk_reset;
  wire drp_cs;
  wire ipif_cs_dclk;
  wire ipif_cs_dclk_reg;
  wire n_1_toggle_sync;
  wire n_2_toggle_sync;
  wire [1:0]state;
  wire toggle_rdclk;
  wire toggle_rdclk_reg;
  wire toggle_reg;

FDRE #(
    .INIT(1'b0)) 
     control_out_reg
       (.C(dclk),
        .CE(1'b1),
        .D(n_2_toggle_sync),
        .Q(ipif_cs_dclk),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     control_reg_reg
       (.C(clk156),
        .CE(1'b1),
        .D(drp_cs),
        .Q(control_reg),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair10" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \ipif_addr_dclk[15]_i_1 
       (.I0(ipif_cs_dclk),
        .I1(ipif_cs_dclk_reg),
        .O(E));
(* SOFT_HLUTNM = "soft_lutpair10" *) 
   LUT2 #(
    .INIT(4'h2)) 
     ipif_cs_dclk_reg_i_1
       (.I0(ipif_cs_dclk),
        .I1(dclk_reset),
        .O(O1));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[0] 
       (.C(dclk),
        .CE(n_2_toggle_sync),
        .D(I2[0]),
        .Q(O2[0]),
        .R(n_1_toggle_sync));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[10] 
       (.C(dclk),
        .CE(n_2_toggle_sync),
        .D(I2[10]),
        .Q(O2[10]),
        .R(n_1_toggle_sync));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[11] 
       (.C(dclk),
        .CE(n_2_toggle_sync),
        .D(I2[11]),
        .Q(O2[11]),
        .R(n_1_toggle_sync));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[12] 
       (.C(dclk),
        .CE(n_2_toggle_sync),
        .D(I2[12]),
        .Q(O2[12]),
        .R(n_1_toggle_sync));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[13] 
       (.C(dclk),
        .CE(n_2_toggle_sync),
        .D(I2[13]),
        .Q(O2[13]),
        .R(n_1_toggle_sync));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[14] 
       (.C(dclk),
        .CE(n_2_toggle_sync),
        .D(I2[14]),
        .Q(O2[14]),
        .R(n_1_toggle_sync));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[15] 
       (.C(dclk),
        .CE(n_2_toggle_sync),
        .D(I2[15]),
        .Q(O2[15]),
        .R(n_1_toggle_sync));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[16] 
       (.C(dclk),
        .CE(n_2_toggle_sync),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[17] 
       (.C(dclk),
        .CE(n_2_toggle_sync),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[18] 
       (.C(dclk),
        .CE(n_2_toggle_sync),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[19] 
       (.C(dclk),
        .CE(n_2_toggle_sync),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[1] 
       (.C(dclk),
        .CE(n_2_toggle_sync),
        .D(I2[1]),
        .Q(O2[1]),
        .R(n_1_toggle_sync));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[20] 
       (.C(dclk),
        .CE(n_2_toggle_sync),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[21] 
       (.C(dclk),
        .CE(n_2_toggle_sync),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[22] 
       (.C(dclk),
        .CE(n_2_toggle_sync),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[23] 
       (.C(dclk),
        .CE(n_2_toggle_sync),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[24] 
       (.C(dclk),
        .CE(n_2_toggle_sync),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[25] 
       (.C(dclk),
        .CE(n_2_toggle_sync),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[26] 
       (.C(dclk),
        .CE(n_2_toggle_sync),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[27] 
       (.C(dclk),
        .CE(n_2_toggle_sync),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[28] 
       (.C(dclk),
        .CE(n_2_toggle_sync),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[29] 
       (.C(dclk),
        .CE(n_2_toggle_sync),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[2] 
       (.C(dclk),
        .CE(n_2_toggle_sync),
        .D(I2[2]),
        .Q(O2[2]),
        .R(n_1_toggle_sync));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[30] 
       (.C(dclk),
        .CE(n_2_toggle_sync),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[31] 
       (.C(dclk),
        .CE(n_2_toggle_sync),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[32] 
       (.C(dclk),
        .CE(n_2_toggle_sync),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[3] 
       (.C(dclk),
        .CE(n_2_toggle_sync),
        .D(I2[3]),
        .Q(O2[3]),
        .R(n_1_toggle_sync));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[4] 
       (.C(dclk),
        .CE(n_2_toggle_sync),
        .D(I2[4]),
        .Q(O2[4]),
        .R(n_1_toggle_sync));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[5] 
       (.C(dclk),
        .CE(n_2_toggle_sync),
        .D(I2[5]),
        .Q(O2[5]),
        .R(n_1_toggle_sync));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[6] 
       (.C(dclk),
        .CE(n_2_toggle_sync),
        .D(I2[6]),
        .Q(O2[6]),
        .R(n_1_toggle_sync));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[7] 
       (.C(dclk),
        .CE(n_2_toggle_sync),
        .D(I2[7]),
        .Q(O2[7]),
        .R(n_1_toggle_sync));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[8] 
       (.C(dclk),
        .CE(n_2_toggle_sync),
        .D(I2[8]),
        .Q(O2[8]),
        .R(n_1_toggle_sync));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[9] 
       (.C(dclk),
        .CE(n_2_toggle_sync),
        .D(I2[9]),
        .Q(O2[9]),
        .R(n_1_toggle_sync));
FDRE toggle_rdclk_reg_reg
       (.C(dclk),
        .CE(1'b1),
        .D(toggle_rdclk),
        .Q(toggle_rdclk_reg),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     toggle_reg_reg
       (.C(clk156),
        .CE(1'b1),
        .D(I1),
        .Q(toggle_reg),
        .R(1'b0));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_60 toggle_sync
       (.O1(n_1_toggle_sync),
        .O2(n_2_toggle_sync),
        .dclk(dclk),
        .state(state),
        .toggle_rdclk(toggle_rdclk),
        .toggle_rdclk_reg(toggle_rdclk_reg),
        .toggle_reg(toggle_reg));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_toggle_synchronizer" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_toggle_synchronizer__parameterized0
   (drp_ack,
    Q,
    clk156,
    drp_drdy,
    dclk,
    I1);
  output drp_ack;
  output [15:0]Q;
  input clk156;
  input drp_drdy;
  input dclk;
  input [15:0]I1;

  wire [15:0]I1;
  wire [15:0]Q;
  wire clk156;
  wire control_reg;
  wire dclk;
  wire drp_ack;
  wire drp_drdy;
  wire n_0_toggle_reg_i_1__0;
  wire n_1_toggle_sync;
  wire toggle_rdclk;
  wire toggle_rdclk_reg;
  wire toggle_reg;

FDRE #(
    .INIT(1'b0)) 
     control_out_reg
       (.C(clk156),
        .CE(1'b1),
        .D(n_1_toggle_sync),
        .Q(drp_ack),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     control_reg_reg
       (.C(dclk),
        .CE(1'b1),
        .D(drp_drdy),
        .Q(control_reg),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[0] 
       (.C(clk156),
        .CE(n_1_toggle_sync),
        .D(I1[0]),
        .Q(Q[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[10] 
       (.C(clk156),
        .CE(n_1_toggle_sync),
        .D(I1[10]),
        .Q(Q[10]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[11] 
       (.C(clk156),
        .CE(n_1_toggle_sync),
        .D(I1[11]),
        .Q(Q[11]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[12] 
       (.C(clk156),
        .CE(n_1_toggle_sync),
        .D(I1[12]),
        .Q(Q[12]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[13] 
       (.C(clk156),
        .CE(n_1_toggle_sync),
        .D(I1[13]),
        .Q(Q[13]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[14] 
       (.C(clk156),
        .CE(n_1_toggle_sync),
        .D(I1[14]),
        .Q(Q[14]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[15] 
       (.C(clk156),
        .CE(n_1_toggle_sync),
        .D(I1[15]),
        .Q(Q[15]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[1] 
       (.C(clk156),
        .CE(n_1_toggle_sync),
        .D(I1[1]),
        .Q(Q[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[2] 
       (.C(clk156),
        .CE(n_1_toggle_sync),
        .D(I1[2]),
        .Q(Q[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[3] 
       (.C(clk156),
        .CE(n_1_toggle_sync),
        .D(I1[3]),
        .Q(Q[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[4] 
       (.C(clk156),
        .CE(n_1_toggle_sync),
        .D(I1[4]),
        .Q(Q[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[5] 
       (.C(clk156),
        .CE(n_1_toggle_sync),
        .D(I1[5]),
        .Q(Q[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[6] 
       (.C(clk156),
        .CE(n_1_toggle_sync),
        .D(I1[6]),
        .Q(Q[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[7] 
       (.C(clk156),
        .CE(n_1_toggle_sync),
        .D(I1[7]),
        .Q(Q[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[8] 
       (.C(clk156),
        .CE(n_1_toggle_sync),
        .D(I1[8]),
        .Q(Q[8]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \q_reg[9] 
       (.C(clk156),
        .CE(n_1_toggle_sync),
        .D(I1[9]),
        .Q(Q[9]),
        .R(1'b0));
FDRE toggle_rdclk_reg_reg
       (.C(clk156),
        .CE(1'b1),
        .D(toggle_rdclk),
        .Q(toggle_rdclk_reg),
        .R(1'b0));
LUT3 #(
    .INIT(8'hD2)) 
     toggle_reg_i_1__0
       (.I0(drp_drdy),
        .I1(control_reg),
        .I2(toggle_reg),
        .O(n_0_toggle_reg_i_1__0));
FDRE #(
    .INIT(1'b0)) 
     toggle_reg_reg
       (.C(dclk),
        .CE(1'b1),
        .D(n_0_toggle_reg_i_1__0),
        .Q(toggle_reg),
        .R(1'b0));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_synchronizer_59 toggle_sync
       (.E(n_1_toggle_sync),
        .clk156(clk156),
        .toggle_rdclk(toggle_rdclk),
        .toggle_rdclk_reg(toggle_rdclk_reg),
        .toggle_reg(toggle_reg));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_tx_encoder" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_tx_encoder
   (D,
    Q,
    next_state,
    O1,
    I1,
    out,
    I2,
    clk156,
    I10);
  output [1:0]D;
  output [2:0]Q;
  output [0:0]next_state;
  output [65:0]O1;
  input I1;
  input [2:0]out;
  input [7:0]I2;
  input clk156;
  input [63:0]I10;

  wire [1:0]D;
  wire I1;
  wire [63:0]I10;
  wire [7:0]I2;
  wire [65:0]O1;
  wire [2:0]Q;
  wire [6:0]c0;
  wire [6:0]c1;
  wire [6:0]c2;
  wire [6:0]c3;
  wire [6:0]c4;
  wire [6:0]c5;
  wire [6:0]c6;
  wire [6:0]c7;
  wire clk156;
  wire [7:0]d0;
  wire [7:0]d1;
  wire [7:0]d2;
  wire [7:0]d3;
  wire [7:0]d4;
  wire [7:0]d5;
  wire [7:0]d6;
  wire [7:0]d7;
  wire \n_0_block_field[0]_i_1 ;
  wire \n_0_block_field[0]_i_2 ;
  wire \n_0_block_field[0]_i_3 ;
  wire \n_0_block_field[1]_i_1 ;
  wire \n_0_block_field[1]_i_2 ;
  wire \n_0_block_field[1]_i_3 ;
  wire \n_0_block_field[1]_i_4 ;
  wire \n_0_block_field[1]_i_5 ;
  wire \n_0_block_field[1]_i_6 ;
  wire \n_0_block_field[1]_i_7 ;
  wire \n_0_block_field[2]_i_1 ;
  wire \n_0_block_field[2]_i_2 ;
  wire \n_0_block_field[2]_i_3 ;
  wire \n_0_block_field[2]_i_4 ;
  wire \n_0_block_field[2]_i_5 ;
  wire \n_0_block_field[2]_i_6 ;
  wire \n_0_block_field[2]_i_7 ;
  wire \n_0_block_field[2]_i_8 ;
  wire \n_0_block_field[2]_i_9 ;
  wire \n_0_block_field[3]_i_1 ;
  wire \n_0_block_field[3]_i_10 ;
  wire \n_0_block_field[3]_i_2 ;
  wire \n_0_block_field[3]_i_3 ;
  wire \n_0_block_field[3]_i_4 ;
  wire \n_0_block_field[3]_i_5 ;
  wire \n_0_block_field[3]_i_6 ;
  wire \n_0_block_field[3]_i_7 ;
  wire \n_0_block_field[3]_i_8 ;
  wire \n_0_block_field[3]_i_9 ;
  wire \n_0_block_field[4]_i_1 ;
  wire \n_0_block_field[4]_i_2 ;
  wire \n_0_block_field[4]_i_3 ;
  wire \n_0_block_field[4]_i_4 ;
  wire \n_0_block_field[4]_i_5 ;
  wire \n_0_block_field[4]_i_6 ;
  wire \n_0_block_field[4]_i_7 ;
  wire \n_0_block_field[4]_i_8 ;
  wire \n_0_block_field[4]_i_9 ;
  wire \n_0_block_field[5]_i_1 ;
  wire \n_0_block_field[5]_i_10 ;
  wire \n_0_block_field[5]_i_11 ;
  wire \n_0_block_field[5]_i_12 ;
  wire \n_0_block_field[5]_i_13 ;
  wire \n_0_block_field[5]_i_14 ;
  wire \n_0_block_field[5]_i_15 ;
  wire \n_0_block_field[5]_i_16 ;
  wire \n_0_block_field[5]_i_17 ;
  wire \n_0_block_field[5]_i_18 ;
  wire \n_0_block_field[5]_i_19 ;
  wire \n_0_block_field[5]_i_2 ;
  wire \n_0_block_field[5]_i_20 ;
  wire \n_0_block_field[5]_i_21 ;
  wire \n_0_block_field[5]_i_22 ;
  wire \n_0_block_field[5]_i_23 ;
  wire \n_0_block_field[5]_i_24 ;
  wire \n_0_block_field[5]_i_25 ;
  wire \n_0_block_field[5]_i_26 ;
  wire \n_0_block_field[5]_i_27 ;
  wire \n_0_block_field[5]_i_3 ;
  wire \n_0_block_field[5]_i_4 ;
  wire \n_0_block_field[5]_i_5 ;
  wire \n_0_block_field[5]_i_6 ;
  wire \n_0_block_field[5]_i_7 ;
  wire \n_0_block_field[5]_i_8 ;
  wire \n_0_block_field[5]_i_9 ;
  wire \n_0_block_field[6]_i_1 ;
  wire \n_0_block_field[6]_i_2 ;
  wire \n_0_block_field[6]_i_3 ;
  wire \n_0_block_field[6]_i_4 ;
  wire \n_0_block_field[6]_i_5 ;
  wire \n_0_block_field[6]_i_6 ;
  wire \n_0_block_field[6]_i_7 ;
  wire \n_0_block_field[6]_i_8 ;
  wire \n_0_block_field[6]_i_9 ;
  wire \n_0_block_field[7]_i_1 ;
  wire \n_0_block_field[7]_i_2 ;
  wire \n_0_block_field[7]_i_3 ;
  wire \n_0_block_field[7]_i_4 ;
  wire \n_0_block_field[7]_i_5 ;
  wire \n_0_block_field[7]_i_6 ;
  wire \n_0_block_field[7]_i_7 ;
  wire \n_0_block_field[7]_i_8 ;
  wire \n_0_block_field_reg[0] ;
  wire \n_0_block_field_reg[1] ;
  wire \n_0_block_field_reg[2] ;
  wire \n_0_block_field_reg[3] ;
  wire \n_0_block_field_reg[4] ;
  wire \n_0_block_field_reg[5] ;
  wire \n_0_block_field_reg[6] ;
  wire \n_0_block_field_reg[7] ;
  wire \n_0_c0[0]_i_1 ;
  wire \n_0_c0[1]_i_1 ;
  wire \n_0_c0[2]_i_1 ;
  wire \n_0_c0[3]_i_1 ;
  wire \n_0_c0[4]_i_1 ;
  wire \n_0_c0[4]_i_2 ;
  wire \n_0_c0[5]_i_1 ;
  wire \n_0_c0[6]_i_1 ;
  wire \n_0_c0[6]_i_2 ;
  wire \n_0_c0[6]_i_3 ;
  wire \n_0_c0[6]_i_4 ;
  wire \n_0_c1[0]_i_1 ;
  wire \n_0_c1[1]_i_1 ;
  wire \n_0_c1[2]_i_1 ;
  wire \n_0_c1[3]_i_1 ;
  wire \n_0_c1[4]_i_1 ;
  wire \n_0_c1[4]_i_2 ;
  wire \n_0_c1[5]_i_1 ;
  wire \n_0_c1[6]_i_1 ;
  wire \n_0_c1[6]_i_2 ;
  wire \n_0_c1[6]_i_3 ;
  wire \n_0_c2[0]_i_1 ;
  wire \n_0_c2[1]_i_1 ;
  wire \n_0_c2[2]_i_1 ;
  wire \n_0_c2[3]_i_1 ;
  wire \n_0_c2[4]_i_1 ;
  wire \n_0_c2[4]_i_2 ;
  wire \n_0_c2[5]_i_1 ;
  wire \n_0_c2[6]_i_1 ;
  wire \n_0_c2[6]_i_2 ;
  wire \n_0_c2[6]_i_3 ;
  wire \n_0_c3[0]_i_1 ;
  wire \n_0_c3[1]_i_1 ;
  wire \n_0_c3[2]_i_1 ;
  wire \n_0_c3[3]_i_1 ;
  wire \n_0_c3[4]_i_1 ;
  wire \n_0_c3[4]_i_2 ;
  wire \n_0_c3[5]_i_1 ;
  wire \n_0_c3[6]_i_1 ;
  wire \n_0_c3[6]_i_2 ;
  wire \n_0_c3[6]_i_3 ;
  wire \n_0_c4[0]_i_1 ;
  wire \n_0_c4[1]_i_1 ;
  wire \n_0_c4[2]_i_1 ;
  wire \n_0_c4[3]_i_1 ;
  wire \n_0_c4[4]_i_1 ;
  wire \n_0_c4[4]_i_2 ;
  wire \n_0_c4[5]_i_1 ;
  wire \n_0_c4[6]_i_1 ;
  wire \n_0_c4[6]_i_2 ;
  wire \n_0_c4[6]_i_3 ;
  wire \n_0_c4[6]_i_4 ;
  wire \n_0_c4[6]_i_5 ;
  wire \n_0_c5[0]_i_1 ;
  wire \n_0_c5[1]_i_1 ;
  wire \n_0_c5[2]_i_1 ;
  wire \n_0_c5[3]_i_1 ;
  wire \n_0_c5[4]_i_1 ;
  wire \n_0_c5[4]_i_2 ;
  wire \n_0_c5[5]_i_1 ;
  wire \n_0_c5[6]_i_1 ;
  wire \n_0_c5[6]_i_2 ;
  wire \n_0_c5[6]_i_3 ;
  wire \n_0_c6[0]_i_1 ;
  wire \n_0_c6[1]_i_1 ;
  wire \n_0_c6[2]_i_1 ;
  wire \n_0_c6[3]_i_1 ;
  wire \n_0_c6[4]_i_1 ;
  wire \n_0_c6[4]_i_2 ;
  wire \n_0_c6[5]_i_1 ;
  wire \n_0_c6[6]_i_1 ;
  wire \n_0_c6[6]_i_2 ;
  wire \n_0_c6[6]_i_3 ;
  wire \n_0_c7[0]_i_1 ;
  wire \n_0_c7[1]_i_1 ;
  wire \n_0_c7[2]_i_1 ;
  wire \n_0_c7[3]_i_1 ;
  wire \n_0_c7[4]_i_1 ;
  wire \n_0_c7[4]_i_2 ;
  wire \n_0_c7[5]_i_1 ;
  wire \n_0_c7[6]_i_1 ;
  wire \n_0_c7[6]_i_2 ;
  wire \n_0_c7[6]_i_3 ;
  wire \n_0_d0[7]_i_1 ;
  wire \n_0_d1[7]_i_1 ;
  wire \n_0_d2[7]_i_1 ;
  wire \n_0_d3[7]_i_1 ;
  wire \n_0_d4[7]_i_1 ;
  wire \n_0_d5[7]_i_1 ;
  wire \n_0_d6[7]_i_1 ;
  wire \n_0_d7[7]_i_1 ;
  wire \n_0_o0[0]_i_1 ;
  wire \n_0_o0[1]_i_1 ;
  wire \n_0_o0[2]_i_1 ;
  wire \n_0_o0[3]_i_1 ;
  wire \n_0_o0[3]_i_2 ;
  wire \n_0_o4[0]_i_1 ;
  wire \n_0_o4[1]_i_1 ;
  wire \n_0_o4[2]_i_1 ;
  wire \n_0_o4[3]_i_1 ;
  wire \n_0_o4[3]_i_2 ;
  wire \n_0_t_type_reg[0]_i_1 ;
  wire \n_0_t_type_reg[0]_i_2 ;
  wire \n_0_t_type_reg[0]_i_3 ;
  wire \n_0_t_type_reg[0]_i_4 ;
  wire \n_0_t_type_reg[0]_i_5 ;
  wire \n_0_t_type_reg[0]_i_6 ;
  wire \n_0_t_type_reg[0]_i_7 ;
  wire \n_0_t_type_reg[0]_i_8 ;
  wire \n_0_t_type_reg[1]_i_1 ;
  wire \n_0_t_type_reg[1]_i_10 ;
  wire \n_0_t_type_reg[1]_i_11 ;
  wire \n_0_t_type_reg[1]_i_12 ;
  wire \n_0_t_type_reg[1]_i_13 ;
  wire \n_0_t_type_reg[1]_i_14 ;
  wire \n_0_t_type_reg[1]_i_15 ;
  wire \n_0_t_type_reg[1]_i_16 ;
  wire \n_0_t_type_reg[1]_i_17 ;
  wire \n_0_t_type_reg[1]_i_18 ;
  wire \n_0_t_type_reg[1]_i_19 ;
  wire \n_0_t_type_reg[1]_i_2 ;
  wire \n_0_t_type_reg[1]_i_20 ;
  wire \n_0_t_type_reg[1]_i_21 ;
  wire \n_0_t_type_reg[1]_i_22 ;
  wire \n_0_t_type_reg[1]_i_23 ;
  wire \n_0_t_type_reg[1]_i_24 ;
  wire \n_0_t_type_reg[1]_i_25 ;
  wire \n_0_t_type_reg[1]_i_26 ;
  wire \n_0_t_type_reg[1]_i_27 ;
  wire \n_0_t_type_reg[1]_i_28 ;
  wire \n_0_t_type_reg[1]_i_29 ;
  wire \n_0_t_type_reg[1]_i_3 ;
  wire \n_0_t_type_reg[1]_i_4 ;
  wire \n_0_t_type_reg[1]_i_5 ;
  wire \n_0_t_type_reg[1]_i_6 ;
  wire \n_0_t_type_reg[1]_i_7 ;
  wire \n_0_t_type_reg[1]_i_8 ;
  wire \n_0_t_type_reg[1]_i_9 ;
  wire \n_0_t_type_reg[2]_i_1 ;
  wire \n_0_t_type_reg[2]_i_10 ;
  wire \n_0_t_type_reg[2]_i_100 ;
  wire \n_0_t_type_reg[2]_i_101 ;
  wire \n_0_t_type_reg[2]_i_102 ;
  wire \n_0_t_type_reg[2]_i_103 ;
  wire \n_0_t_type_reg[2]_i_104 ;
  wire \n_0_t_type_reg[2]_i_105 ;
  wire \n_0_t_type_reg[2]_i_106 ;
  wire \n_0_t_type_reg[2]_i_107 ;
  wire \n_0_t_type_reg[2]_i_108 ;
  wire \n_0_t_type_reg[2]_i_109 ;
  wire \n_0_t_type_reg[2]_i_11 ;
  wire \n_0_t_type_reg[2]_i_110 ;
  wire \n_0_t_type_reg[2]_i_111 ;
  wire \n_0_t_type_reg[2]_i_112 ;
  wire \n_0_t_type_reg[2]_i_113 ;
  wire \n_0_t_type_reg[2]_i_114 ;
  wire \n_0_t_type_reg[2]_i_115 ;
  wire \n_0_t_type_reg[2]_i_116 ;
  wire \n_0_t_type_reg[2]_i_117 ;
  wire \n_0_t_type_reg[2]_i_12 ;
  wire \n_0_t_type_reg[2]_i_13 ;
  wire \n_0_t_type_reg[2]_i_14 ;
  wire \n_0_t_type_reg[2]_i_15 ;
  wire \n_0_t_type_reg[2]_i_16 ;
  wire \n_0_t_type_reg[2]_i_17 ;
  wire \n_0_t_type_reg[2]_i_18 ;
  wire \n_0_t_type_reg[2]_i_19 ;
  wire \n_0_t_type_reg[2]_i_2 ;
  wire \n_0_t_type_reg[2]_i_20 ;
  wire \n_0_t_type_reg[2]_i_21 ;
  wire \n_0_t_type_reg[2]_i_22 ;
  wire \n_0_t_type_reg[2]_i_23 ;
  wire \n_0_t_type_reg[2]_i_24 ;
  wire \n_0_t_type_reg[2]_i_25 ;
  wire \n_0_t_type_reg[2]_i_26 ;
  wire \n_0_t_type_reg[2]_i_27 ;
  wire \n_0_t_type_reg[2]_i_28 ;
  wire \n_0_t_type_reg[2]_i_29 ;
  wire \n_0_t_type_reg[2]_i_3 ;
  wire \n_0_t_type_reg[2]_i_30 ;
  wire \n_0_t_type_reg[2]_i_31 ;
  wire \n_0_t_type_reg[2]_i_32 ;
  wire \n_0_t_type_reg[2]_i_33 ;
  wire \n_0_t_type_reg[2]_i_34 ;
  wire \n_0_t_type_reg[2]_i_35 ;
  wire \n_0_t_type_reg[2]_i_36 ;
  wire \n_0_t_type_reg[2]_i_37 ;
  wire \n_0_t_type_reg[2]_i_38 ;
  wire \n_0_t_type_reg[2]_i_39 ;
  wire \n_0_t_type_reg[2]_i_4 ;
  wire \n_0_t_type_reg[2]_i_40 ;
  wire \n_0_t_type_reg[2]_i_41 ;
  wire \n_0_t_type_reg[2]_i_42 ;
  wire \n_0_t_type_reg[2]_i_43 ;
  wire \n_0_t_type_reg[2]_i_44 ;
  wire \n_0_t_type_reg[2]_i_45 ;
  wire \n_0_t_type_reg[2]_i_46 ;
  wire \n_0_t_type_reg[2]_i_47 ;
  wire \n_0_t_type_reg[2]_i_48 ;
  wire \n_0_t_type_reg[2]_i_49 ;
  wire \n_0_t_type_reg[2]_i_5 ;
  wire \n_0_t_type_reg[2]_i_50 ;
  wire \n_0_t_type_reg[2]_i_51 ;
  wire \n_0_t_type_reg[2]_i_52 ;
  wire \n_0_t_type_reg[2]_i_53 ;
  wire \n_0_t_type_reg[2]_i_54 ;
  wire \n_0_t_type_reg[2]_i_55 ;
  wire \n_0_t_type_reg[2]_i_56 ;
  wire \n_0_t_type_reg[2]_i_57 ;
  wire \n_0_t_type_reg[2]_i_58 ;
  wire \n_0_t_type_reg[2]_i_59 ;
  wire \n_0_t_type_reg[2]_i_6 ;
  wire \n_0_t_type_reg[2]_i_60 ;
  wire \n_0_t_type_reg[2]_i_61 ;
  wire \n_0_t_type_reg[2]_i_62 ;
  wire \n_0_t_type_reg[2]_i_63 ;
  wire \n_0_t_type_reg[2]_i_64 ;
  wire \n_0_t_type_reg[2]_i_65 ;
  wire \n_0_t_type_reg[2]_i_66 ;
  wire \n_0_t_type_reg[2]_i_67 ;
  wire \n_0_t_type_reg[2]_i_68 ;
  wire \n_0_t_type_reg[2]_i_69 ;
  wire \n_0_t_type_reg[2]_i_7 ;
  wire \n_0_t_type_reg[2]_i_70 ;
  wire \n_0_t_type_reg[2]_i_71 ;
  wire \n_0_t_type_reg[2]_i_72 ;
  wire \n_0_t_type_reg[2]_i_73 ;
  wire \n_0_t_type_reg[2]_i_74 ;
  wire \n_0_t_type_reg[2]_i_75 ;
  wire \n_0_t_type_reg[2]_i_76 ;
  wire \n_0_t_type_reg[2]_i_77 ;
  wire \n_0_t_type_reg[2]_i_78 ;
  wire \n_0_t_type_reg[2]_i_79 ;
  wire \n_0_t_type_reg[2]_i_8 ;
  wire \n_0_t_type_reg[2]_i_80 ;
  wire \n_0_t_type_reg[2]_i_81 ;
  wire \n_0_t_type_reg[2]_i_82 ;
  wire \n_0_t_type_reg[2]_i_83 ;
  wire \n_0_t_type_reg[2]_i_84 ;
  wire \n_0_t_type_reg[2]_i_85 ;
  wire \n_0_t_type_reg[2]_i_86 ;
  wire \n_0_t_type_reg[2]_i_87 ;
  wire \n_0_t_type_reg[2]_i_88 ;
  wire \n_0_t_type_reg[2]_i_89 ;
  wire \n_0_t_type_reg[2]_i_9 ;
  wire \n_0_t_type_reg[2]_i_90 ;
  wire \n_0_t_type_reg[2]_i_91 ;
  wire \n_0_t_type_reg[2]_i_92 ;
  wire \n_0_t_type_reg[2]_i_93 ;
  wire \n_0_t_type_reg[2]_i_94 ;
  wire \n_0_t_type_reg[2]_i_95 ;
  wire \n_0_t_type_reg[2]_i_96 ;
  wire \n_0_t_type_reg[2]_i_97 ;
  wire \n_0_t_type_reg[2]_i_98 ;
  wire \n_0_t_type_reg[2]_i_99 ;
  wire \n_0_t_type_reg_reg[0] ;
  wire \n_0_t_type_reg_reg[1] ;
  wire \n_0_t_type_reg_reg[2] ;
  wire \n_0_tx_encoded_data[11]_i_2 ;
  wire \n_0_tx_encoded_data[12]_i_2 ;
  wire \n_0_tx_encoded_data[13]_i_2 ;
  wire \n_0_tx_encoded_data[14]_i_2 ;
  wire \n_0_tx_encoded_data[14]_i_3 ;
  wire \n_0_tx_encoded_data[16]_i_2 ;
  wire \n_0_tx_encoded_data[17]_i_2 ;
  wire \n_0_tx_encoded_data[18]_i_2 ;
  wire \n_0_tx_encoded_data[19]_i_2 ;
  wire \n_0_tx_encoded_data[1]_i_2 ;
  wire \n_0_tx_encoded_data[20]_i_2 ;
  wire \n_0_tx_encoded_data[21]_i_2 ;
  wire \n_0_tx_encoded_data[21]_i_3 ;
  wire \n_0_tx_encoded_data[23]_i_2 ;
  wire \n_0_tx_encoded_data[23]_i_3 ;
  wire \n_0_tx_encoded_data[24]_i_2 ;
  wire \n_0_tx_encoded_data[24]_i_3 ;
  wire \n_0_tx_encoded_data[25]_i_2 ;
  wire \n_0_tx_encoded_data[26]_i_2 ;
  wire \n_0_tx_encoded_data[27]_i_2 ;
  wire \n_0_tx_encoded_data[28]_i_2 ;
  wire \n_0_tx_encoded_data[30]_i_2 ;
  wire \n_0_tx_encoded_data[30]_i_3 ;
  wire \n_0_tx_encoded_data[31]_i_2 ;
  wire \n_0_tx_encoded_data[31]_i_3 ;
  wire \n_0_tx_encoded_data[31]_i_4 ;
  wire \n_0_tx_encoded_data[32]_i_2 ;
  wire \n_0_tx_encoded_data[33]_i_2 ;
  wire \n_0_tx_encoded_data[33]_i_3 ;
  wire \n_0_tx_encoded_data[34]_i_2 ;
  wire \n_0_tx_encoded_data[35]_i_2 ;
  wire \n_0_tx_encoded_data[35]_i_3 ;
  wire \n_0_tx_encoded_data[35]_i_4 ;
  wire \n_0_tx_encoded_data[36]_i_2 ;
  wire \n_0_tx_encoded_data[37]_i_2 ;
  wire \n_0_tx_encoded_data[37]_i_3 ;
  wire \n_0_tx_encoded_data[37]_i_4 ;
  wire \n_0_tx_encoded_data[37]_i_5 ;
  wire \n_0_tx_encoded_data[37]_i_6 ;
  wire \n_0_tx_encoded_data[38]_i_2 ;
  wire \n_0_tx_encoded_data[38]_i_3 ;
  wire \n_0_tx_encoded_data[38]_i_4 ;
  wire \n_0_tx_encoded_data[38]_i_5 ;
  wire \n_0_tx_encoded_data[38]_i_6 ;
  wire \n_0_tx_encoded_data[39]_i_2 ;
  wire \n_0_tx_encoded_data[40]_i_2 ;
  wire \n_0_tx_encoded_data[41]_i_2 ;
  wire \n_0_tx_encoded_data[41]_i_3 ;
  wire \n_0_tx_encoded_data[41]_i_4 ;
  wire \n_0_tx_encoded_data[41]_i_5 ;
  wire \n_0_tx_encoded_data[42]_i_2 ;
  wire \n_0_tx_encoded_data[42]_i_3 ;
  wire \n_0_tx_encoded_data[43]_i_2 ;
  wire \n_0_tx_encoded_data[44]_i_2 ;
  wire \n_0_tx_encoded_data[44]_i_3 ;
  wire \n_0_tx_encoded_data[44]_i_4 ;
  wire \n_0_tx_encoded_data[45]_i_2 ;
  wire \n_0_tx_encoded_data[46]_i_2 ;
  wire \n_0_tx_encoded_data[47]_i_2 ;
  wire \n_0_tx_encoded_data[48]_i_2 ;
  wire \n_0_tx_encoded_data[49]_i_2 ;
  wire \n_0_tx_encoded_data[51]_i_2 ;
  wire \n_0_tx_encoded_data[51]_i_3 ;
  wire \n_0_tx_encoded_data[53]_i_2 ;
  wire \n_0_tx_encoded_data[54]_i_2 ;
  wire \n_0_tx_encoded_data[55]_i_2 ;
  wire \n_0_tx_encoded_data[56]_i_2 ;
  wire \n_0_tx_encoded_data[57]_i_2 ;
  wire \n_0_tx_encoded_data[58]_i_2 ;
  wire \n_0_tx_encoded_data[63]_i_2 ;
  wire \n_0_tx_encoded_data[63]_i_3 ;
  wire \n_0_tx_encoded_data[63]_i_4 ;
  wire \n_0_tx_encoded_data[63]_i_5 ;
  wire \n_0_tx_encoded_data[63]_i_6 ;
  wire \n_0_tx_encoded_data[65]_i_2 ;
  wire \n_0_tx_encoded_data[65]_i_3 ;
  wire \n_0_tx_encoded_data[65]_i_4 ;
  wire \n_0_tx_encoded_data[65]_i_5 ;
  wire \n_0_tx_encoded_data[9]_i_2 ;
  wire \n_0_tx_encoded_data[9]_i_3 ;
  wire \n_0_tx_xgmii_ctrl_reg2_reg_reg[0] ;
  wire \n_0_tx_xgmii_ctrl_reg2_reg_reg[1] ;
  wire \n_0_tx_xgmii_ctrl_reg2_reg_reg[2] ;
  wire \n_0_tx_xgmii_ctrl_reg2_reg_reg[3] ;
  wire \n_0_tx_xgmii_ctrl_reg2_reg_reg[4] ;
  wire \n_0_tx_xgmii_ctrl_reg2_reg_reg[5] ;
  wire \n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ;
  wire \n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ;
  wire [0:0]next_state;
  wire [3:0]o0;
  wire [3:0]o4;
  wire [2:0]out;
  wire [65:0]tx_encoded_data;
(* DONT_TOUCH *) (* equivalent_register_removal = "no" *)   wire [7:0]tx_xgmii_ctrl_reg1;
(* DONT_TOUCH *) (* equivalent_register_removal = "no" *)   wire [7:0]tx_xgmii_ctrl_reg2;
(* DONT_TOUCH *) (* equivalent_register_removal = "no" *)   wire [63:0]tx_xgmii_data_reg1;
(* DONT_TOUCH *) (* equivalent_register_removal = "no" *)   wire [63:0]tx_xgmii_data_reg2;

LUT6 #(
    .INIT(64'h0000000000044404)) 
     \FSM_sequential_state[0]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(out[2]),
        .I5(Q[0]),
        .O(D[0]));
LUT5 #(
    .INIT(32'h00000040)) 
     \FSM_sequential_state[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(out[2]),
        .I4(out[0]),
        .O(D[1]));
LUT6 #(
    .INIT(64'hFFFFEEFEEEEEEEEE)) 
     \block_field[0]_i_1 
       (.I0(\n_0_t_type_reg[0]_i_4 ),
        .I1(I1),
        .I2(\n_0_t_type_reg[1]_i_3 ),
        .I3(\n_0_block_field[0]_i_2 ),
        .I4(\n_0_block_field[5]_i_2 ),
        .I5(\n_0_block_field[7]_i_6 ),
        .O(\n_0_block_field[0]_i_1 ));
LUT4 #(
    .INIT(16'hEEEA)) 
     \block_field[0]_i_2 
       (.I0(\n_0_block_field[4]_i_5 ),
        .I1(tx_xgmii_ctrl_reg1[3]),
        .I2(\n_0_t_type_reg[1]_i_20 ),
        .I3(\n_0_block_field[0]_i_3 ),
        .O(\n_0_block_field[0]_i_2 ));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \block_field[0]_i_3 
       (.I0(\n_0_t_type_reg[2]_i_45 ),
        .I1(\n_0_t_type_reg[2]_i_46 ),
        .I2(tx_xgmii_ctrl_reg1[5]),
        .I3(\n_0_block_field[5]_i_11 ),
        .I4(\n_0_t_type_reg[2]_i_32 ),
        .O(\n_0_block_field[0]_i_3 ));
LUT6 #(
    .INIT(64'hAAAAAAAABBBFAAAA)) 
     \block_field[1]_i_1 
       (.I0(\n_0_block_field[1]_i_2 ),
        .I1(\n_0_block_field[4]_i_2 ),
        .I2(\n_0_block_field[1]_i_3 ),
        .I3(\n_0_block_field[4]_i_5 ),
        .I4(\n_0_block_field[2]_i_5 ),
        .I5(\n_0_block_field[1]_i_4 ),
        .O(\n_0_block_field[1]_i_1 ));
LUT6 #(
    .INIT(64'h1111111111111110)) 
     \block_field[1]_i_2 
       (.I0(I1),
        .I1(\n_0_t_type_reg[0]_i_8 ),
        .I2(tx_xgmii_ctrl_reg1[0]),
        .I3(\n_0_t_type_reg[2]_i_17 ),
        .I4(\n_0_t_type_reg[2]_i_16 ),
        .I5(\n_0_t_type_reg[2]_i_15 ),
        .O(\n_0_block_field[1]_i_2 ));
LUT6 #(
    .INIT(64'h0000000022222E22)) 
     \block_field[1]_i_3 
       (.I0(\n_0_block_field[1]_i_5 ),
        .I1(tx_xgmii_ctrl_reg1[3]),
        .I2(\n_0_t_type_reg[1]_i_10 ),
        .I3(\n_0_block_field[1]_i_6 ),
        .I4(\n_0_t_type_reg[1]_i_8 ),
        .I5(\n_0_block_field[1]_i_7 ),
        .O(\n_0_block_field[1]_i_3 ));
LUT6 #(
    .INIT(64'h000000002222222A)) 
     \block_field[1]_i_4 
       (.I0(\n_0_block_field[3]_i_3 ),
        .I1(\n_0_t_type_reg[2]_i_21 ),
        .I2(\n_0_t_type_reg[2]_i_22 ),
        .I3(\n_0_t_type_reg[2]_i_23 ),
        .I4(\n_0_t_type_reg[2]_i_24 ),
        .I5(\n_0_t_type_reg[2]_i_25 ),
        .O(\n_0_block_field[1]_i_4 ));
LUT3 #(
    .INIT(8'h4F)) 
     \block_field[1]_i_5 
       (.I0(\n_0_t_type_reg[1]_i_9 ),
        .I1(\n_0_t_type_reg[2]_i_64 ),
        .I2(tx_xgmii_ctrl_reg1[4]),
        .O(\n_0_block_field[1]_i_5 ));
LUT2 #(
    .INIT(4'h2)) 
     \block_field[1]_i_6 
       (.I0(tx_xgmii_ctrl_reg1[4]),
        .I1(\n_0_t_type_reg[1]_i_9 ),
        .O(\n_0_block_field[1]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
     \block_field[1]_i_7 
       (.I0(\n_0_block_field[5]_i_26 ),
        .I1(tx_xgmii_ctrl_reg1[5]),
        .I2(tx_xgmii_ctrl_reg1[6]),
        .I3(tx_xgmii_ctrl_reg1[7]),
        .I4(\n_0_block_field[2]_i_6 ),
        .I5(tx_xgmii_ctrl_reg1[0]),
        .O(\n_0_block_field[1]_i_7 ));
LUT6 #(
    .INIT(64'hAAAAAAAAFFABAAAA)) 
     \block_field[2]_i_1 
       (.I0(\n_0_block_field[2]_i_2 ),
        .I1(\n_0_block_field[2]_i_3 ),
        .I2(\n_0_block_field[4]_i_5 ),
        .I3(\n_0_block_field[2]_i_4 ),
        .I4(\n_0_block_field[2]_i_5 ),
        .I5(\n_0_t_type_reg[0]_i_3 ),
        .O(\n_0_block_field[2]_i_1 ));
LUT6 #(
    .INIT(64'hFF00FF00FFFFFFFE)) 
     \block_field[2]_i_2 
       (.I0(\n_0_t_type_reg[2]_i_15 ),
        .I1(\n_0_t_type_reg[2]_i_16 ),
        .I2(\n_0_t_type_reg[2]_i_17 ),
        .I3(I1),
        .I4(tx_xgmii_ctrl_reg1[0]),
        .I5(\n_0_t_type_reg[0]_i_8 ),
        .O(\n_0_block_field[2]_i_2 ));
LUT6 #(
    .INIT(64'h0054005400000054)) 
     \block_field[2]_i_3 
       (.I0(\n_0_block_field[2]_i_6 ),
        .I1(\n_0_t_type_reg[1]_i_13 ),
        .I2(\n_0_t_type_reg[1]_i_12 ),
        .I3(\n_0_block_field[2]_i_7 ),
        .I4(\n_0_block_field[2]_i_8 ),
        .I5(\n_0_block_field[2]_i_9 ),
        .O(\n_0_block_field[2]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair370" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \block_field[2]_i_4 
       (.I0(\n_0_t_type_reg[2]_i_20 ),
        .I1(\n_0_t_type_reg[2]_i_14 ),
        .I2(\n_0_block_field[3]_i_3 ),
        .I3(\n_0_block_field[4]_i_8 ),
        .O(\n_0_block_field[2]_i_4 ));
LUT2 #(
    .INIT(4'h2)) 
     \block_field[2]_i_5 
       (.I0(\n_0_t_type_reg[0]_i_8 ),
        .I1(I1),
        .O(\n_0_block_field[2]_i_5 ));
LUT3 #(
    .INIT(8'h7E)) 
     \block_field[2]_i_6 
       (.I0(tx_xgmii_ctrl_reg1[2]),
        .I1(tx_xgmii_ctrl_reg1[3]),
        .I2(tx_xgmii_ctrl_reg1[1]),
        .O(\n_0_block_field[2]_i_6 ));
LUT6 #(
    .INIT(64'hF7DFF7FDF7DFFFFF)) 
     \block_field[2]_i_7 
       (.I0(tx_xgmii_ctrl_reg1[0]),
        .I1(tx_xgmii_ctrl_reg1[6]),
        .I2(tx_xgmii_ctrl_reg1[3]),
        .I3(tx_xgmii_ctrl_reg1[5]),
        .I4(tx_xgmii_ctrl_reg1[4]),
        .I5(\n_0_block_field[6]_i_9 ),
        .O(\n_0_block_field[2]_i_7 ));
LUT2 #(
    .INIT(4'h2)) 
     \block_field[2]_i_8 
       (.I0(tx_xgmii_ctrl_reg1[4]),
        .I1(tx_xgmii_ctrl_reg1[5]),
        .O(\n_0_block_field[2]_i_8 ));
LUT6 #(
    .INIT(64'h0000000000000002)) 
     \block_field[2]_i_9 
       (.I0(\n_0_block_field[3]_i_8 ),
        .I1(\n_0_t_type_reg[2]_i_9 ),
        .I2(\n_0_t_type_reg[2]_i_66 ),
        .I3(\n_0_t_type_reg[2]_i_32 ),
        .I4(\n_0_t_type_reg[2]_i_46 ),
        .I5(\n_0_t_type_reg[2]_i_45 ),
        .O(\n_0_block_field[2]_i_9 ));
LUT6 #(
    .INIT(64'h000000000000BABB)) 
     \block_field[3]_i_1 
       (.I0(\n_0_block_field[3]_i_2 ),
        .I1(\n_0_block_field[3]_i_3 ),
        .I2(\n_0_block_field[3]_i_4 ),
        .I3(\n_0_block_field[3]_i_5 ),
        .I4(\n_0_block_field[3]_i_6 ),
        .I5(I1),
        .O(\n_0_block_field[3]_i_1 ));
LUT3 #(
    .INIT(8'h80)) 
     \block_field[3]_i_10 
       (.I0(tx_xgmii_data_reg1[37]),
        .I1(tx_xgmii_data_reg1[38]),
        .I2(tx_xgmii_data_reg1[39]),
        .O(\n_0_block_field[3]_i_10 ));
LUT6 #(
    .INIT(64'hBABBAAAAAAAAAAAB)) 
     \block_field[3]_i_2 
       (.I0(\n_0_t_type_reg[2]_i_25 ),
        .I1(\n_0_t_type_reg[2]_i_19 ),
        .I2(tx_xgmii_ctrl_reg1[1]),
        .I3(tx_xgmii_ctrl_reg1[0]),
        .I4(tx_xgmii_ctrl_reg1[3]),
        .I5(tx_xgmii_ctrl_reg1[2]),
        .O(\n_0_block_field[3]_i_2 ));
LUT4 #(
    .INIT(16'h0001)) 
     \block_field[3]_i_3 
       (.I0(tx_xgmii_ctrl_reg1[0]),
        .I1(tx_xgmii_ctrl_reg1[1]),
        .I2(tx_xgmii_ctrl_reg1[2]),
        .I3(\n_0_t_type_reg[2]_i_19 ),
        .O(\n_0_block_field[3]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair370" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \block_field[3]_i_4 
       (.I0(\n_0_block_field[4]_i_8 ),
        .I1(\n_0_t_type_reg[2]_i_20 ),
        .O(\n_0_block_field[3]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFF55550100)) 
     \block_field[3]_i_5 
       (.I0(\n_0_block_field[3]_i_7 ),
        .I1(\n_0_t_type_reg[1]_i_21 ),
        .I2(\n_0_t_type_reg[1]_i_20 ),
        .I3(\n_0_block_field[3]_i_8 ),
        .I4(\n_0_block_field[3]_i_9 ),
        .I5(\n_0_block_field[4]_i_5 ),
        .O(\n_0_block_field[3]_i_5 ));
LUT5 #(
    .INIT(32'h00000004)) 
     \block_field[3]_i_6 
       (.I0(\n_0_t_type_reg[2]_i_15 ),
        .I1(tx_xgmii_ctrl_reg1[0]),
        .I2(\n_0_t_type_reg[0]_i_8 ),
        .I3(\n_0_t_type_reg[2]_i_16 ),
        .I4(\n_0_t_type_reg[0]_i_7 ),
        .O(\n_0_block_field[3]_i_6 ));
LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
     \block_field[3]_i_7 
       (.I0(tx_xgmii_ctrl_reg1[5]),
        .I1(tx_xgmii_ctrl_reg1[6]),
        .I2(tx_xgmii_ctrl_reg1[7]),
        .I3(\n_0_block_field[2]_i_6 ),
        .I4(tx_xgmii_ctrl_reg1[0]),
        .I5(tx_xgmii_ctrl_reg1[4]),
        .O(\n_0_block_field[3]_i_7 ));
LUT6 #(
    .INIT(64'h0000000080000000)) 
     \block_field[3]_i_8 
       (.I0(\n_0_block_field[3]_i_10 ),
        .I1(tx_xgmii_data_reg1[36]),
        .I2(tx_xgmii_data_reg1[35]),
        .I3(tx_xgmii_data_reg1[32]),
        .I4(tx_xgmii_data_reg1[33]),
        .I5(tx_xgmii_data_reg1[34]),
        .O(\n_0_block_field[3]_i_8 ));
LUT3 #(
    .INIT(8'h04)) 
     \block_field[3]_i_9 
       (.I0(\n_0_block_field[5]_i_11 ),
        .I1(\n_0_t_type_reg[2]_i_64 ),
        .I2(tx_xgmii_ctrl_reg1[3]),
        .O(\n_0_block_field[3]_i_9 ));
LUT6 #(
    .INIT(64'hFFFFFFFF55F70000)) 
     \block_field[4]_i_1 
       (.I0(\n_0_block_field[4]_i_2 ),
        .I1(\n_0_block_field[4]_i_3 ),
        .I2(\n_0_block_field[4]_i_4 ),
        .I3(\n_0_block_field[4]_i_5 ),
        .I4(\n_0_block_field[4]_i_6 ),
        .I5(\n_0_block_field[4]_i_7 ),
        .O(\n_0_block_field[4]_i_1 ));
LUT5 #(
    .INIT(32'h00000007)) 
     \block_field[4]_i_2 
       (.I0(tx_xgmii_ctrl_reg1[5]),
        .I1(\n_0_block_field[4]_i_5 ),
        .I2(\n_0_t_type_reg[2]_i_14 ),
        .I3(\n_0_block_field[3]_i_3 ),
        .I4(\n_0_block_field[4]_i_8 ),
        .O(\n_0_block_field[4]_i_2 ));
LUT4 #(
    .INIT(16'h00F1)) 
     \block_field[4]_i_3 
       (.I0(tx_xgmii_ctrl_reg1[7]),
        .I1(tx_xgmii_ctrl_reg1[6]),
        .I2(\n_0_t_type_reg[1]_i_12 ),
        .I3(\n_0_t_type_reg[1]_i_15 ),
        .O(\n_0_block_field[4]_i_3 ));
LUT6 #(
    .INIT(64'hFFFF0000FEFE00FF)) 
     \block_field[4]_i_4 
       (.I0(\n_0_t_type_reg[1]_i_8 ),
        .I1(\n_0_t_type_reg[1]_i_9 ),
        .I2(\n_0_t_type_reg[1]_i_10 ),
        .I3(\n_0_block_field[4]_i_9 ),
        .I4(tx_xgmii_ctrl_reg1[3]),
        .I5(tx_xgmii_ctrl_reg1[5]),
        .O(\n_0_block_field[4]_i_4 ));
LUT6 #(
    .INIT(64'h0001000000000000)) 
     \block_field[4]_i_5 
       (.I0(\n_0_t_type_reg[0]_i_6 ),
        .I1(tx_xgmii_ctrl_reg1[3]),
        .I2(tx_xgmii_ctrl_reg1[2]),
        .I3(tx_xgmii_ctrl_reg1[4]),
        .I4(tx_xgmii_ctrl_reg1[6]),
        .I5(tx_xgmii_ctrl_reg1[7]),
        .O(\n_0_block_field[4]_i_5 ));
LUT6 #(
    .INIT(64'h00000000FFFB0000)) 
     \block_field[4]_i_6 
       (.I0(\n_0_t_type_reg[2]_i_16 ),
        .I1(\n_0_t_type_reg[2]_i_14 ),
        .I2(\n_0_t_type_reg[2]_i_13 ),
        .I3(\n_0_t_type_reg[2]_i_15 ),
        .I4(\n_0_block_field[2]_i_5 ),
        .I5(\n_0_t_type_reg[1]_i_18 ),
        .O(\n_0_block_field[4]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFFFFF0000FEFF)) 
     \block_field[4]_i_7 
       (.I0(\n_0_t_type_reg[2]_i_15 ),
        .I1(\n_0_t_type_reg[0]_i_7 ),
        .I2(\n_0_t_type_reg[2]_i_16 ),
        .I3(tx_xgmii_ctrl_reg1[0]),
        .I4(\n_0_t_type_reg[0]_i_8 ),
        .I5(I1),
        .O(\n_0_block_field[4]_i_7 ));
LUT6 #(
    .INIT(64'h4404444444044404)) 
     \block_field[4]_i_8 
       (.I0(tx_xgmii_ctrl_reg1[5]),
        .I1(\n_0_block_field[4]_i_5 ),
        .I2(\n_0_block_field[5]_i_8 ),
        .I3(\n_0_block_field[5]_i_7 ),
        .I4(\n_0_block_field[5]_i_6 ),
        .I5(\n_0_block_field[5]_i_5 ),
        .O(\n_0_block_field[4]_i_8 ));
LUT2 #(
    .INIT(4'h8)) 
     \block_field[4]_i_9 
       (.I0(\n_0_t_type_reg[2]_i_64 ),
        .I1(\n_0_block_field[3]_i_8 ),
        .O(\n_0_block_field[4]_i_9 ));
LUT5 #(
    .INIT(32'hEFEEAAAA)) 
     \block_field[5]_i_1 
       (.I0(\n_0_block_field[7]_i_7 ),
        .I1(\n_0_block_field[5]_i_2 ),
        .I2(\n_0_block_field[5]_i_3 ),
        .I3(\n_0_block_field[5]_i_4 ),
        .I4(\n_0_block_field[7]_i_6 ),
        .O(\n_0_block_field[5]_i_1 ));
LUT6 #(
    .INIT(64'h0BBBBBBBBBBBBBBB)) 
     \block_field[5]_i_10 
       (.I0(tx_xgmii_ctrl_reg1[5]),
        .I1(\n_0_block_field[4]_i_5 ),
        .I2(\n_0_block_field[5]_i_25 ),
        .I3(tx_xgmii_data_reg1[60]),
        .I4(tx_xgmii_data_reg1[61]),
        .I5(\n_0_block_field[6]_i_6 ),
        .O(\n_0_block_field[5]_i_10 ));
(* SOFT_HLUTNM = "soft_lutpair377" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \block_field[5]_i_11 
       (.I0(\n_0_t_type_reg[1]_i_9 ),
        .I1(\n_0_block_field[3]_i_8 ),
        .O(\n_0_block_field[5]_i_11 ));
LUT5 #(
    .INIT(32'h000000D5)) 
     \block_field[5]_i_12 
       (.I0(tx_xgmii_ctrl_reg1[4]),
        .I1(\n_0_t_type_reg[2]_i_64 ),
        .I2(\n_0_block_field[3]_i_8 ),
        .I3(\n_0_block_field[5]_i_26 ),
        .I4(tx_xgmii_ctrl_reg1[3]),
        .O(\n_0_block_field[5]_i_12 ));
LUT5 #(
    .INIT(32'h10000000)) 
     \block_field[5]_i_13 
       (.I0(\n_0_t_type_reg[2]_i_104 ),
        .I1(tx_xgmii_data_reg1[32]),
        .I2(tx_xgmii_data_reg1[36]),
        .I3(tx_xgmii_data_reg1[33]),
        .I4(tx_xgmii_data_reg1[37]),
        .O(\n_0_block_field[5]_i_13 ));
LUT5 #(
    .INIT(32'h00004000)) 
     \block_field[5]_i_14 
       (.I0(tx_xgmii_data_reg1[8]),
        .I1(tx_xgmii_data_reg1[13]),
        .I2(tx_xgmii_data_reg1[10]),
        .I3(tx_xgmii_data_reg1[9]),
        .I4(\n_0_t_type_reg[2]_i_83 ),
        .O(\n_0_block_field[5]_i_14 ));
LUT5 #(
    .INIT(32'h00004000)) 
     \block_field[5]_i_15 
       (.I0(tx_xgmii_data_reg1[24]),
        .I1(tx_xgmii_data_reg1[29]),
        .I2(tx_xgmii_data_reg1[26]),
        .I3(tx_xgmii_data_reg1[25]),
        .I4(\n_0_t_type_reg[2]_i_75 ),
        .O(\n_0_block_field[5]_i_15 ));
LUT5 #(
    .INIT(32'h00004000)) 
     \block_field[5]_i_16 
       (.I0(tx_xgmii_data_reg1[16]),
        .I1(tx_xgmii_data_reg1[21]),
        .I2(tx_xgmii_data_reg1[18]),
        .I3(tx_xgmii_data_reg1[17]),
        .I4(\n_0_t_type_reg[2]_i_81 ),
        .O(\n_0_block_field[5]_i_16 ));
LUT6 #(
    .INIT(64'h44444444F4444444)) 
     \block_field[5]_i_17 
       (.I0(\n_0_t_type_reg[2]_i_96 ),
        .I1(\n_0_t_type_reg[2]_i_97 ),
        .I2(tx_xgmii_data_reg1[6]),
        .I3(tx_xgmii_data_reg1[7]),
        .I4(\n_0_t_type_reg[2]_i_91 ),
        .I5(\n_0_t_type_reg[2]_i_92 ),
        .O(\n_0_block_field[5]_i_17 ));
LUT6 #(
    .INIT(64'h7FFF7FFF00007FFF)) 
     \block_field[5]_i_18 
       (.I0(\n_0_block_field[5]_i_23 ),
        .I1(tx_xgmii_data_reg1[60]),
        .I2(tx_xgmii_data_reg1[61]),
        .I3(\n_0_t_type_reg[2]_i_87 ),
        .I4(\n_0_block_field[5]_i_27 ),
        .I5(\n_0_t_type_reg[2]_i_102 ),
        .O(\n_0_block_field[5]_i_18 ));
LUT4 #(
    .INIT(16'hFF7F)) 
     \block_field[5]_i_19 
       (.I0(tx_xgmii_data_reg1[3]),
        .I1(tx_xgmii_data_reg1[2]),
        .I2(tx_xgmii_data_reg1[7]),
        .I3(tx_xgmii_data_reg1[1]),
        .O(\n_0_block_field[5]_i_19 ));
LUT6 #(
    .INIT(64'h000000000D00FFFF)) 
     \block_field[5]_i_2 
       (.I0(\n_0_block_field[5]_i_5 ),
        .I1(\n_0_block_field[5]_i_6 ),
        .I2(\n_0_block_field[5]_i_7 ),
        .I3(\n_0_block_field[5]_i_8 ),
        .I4(\n_0_block_field[5]_i_9 ),
        .I5(\n_0_block_field[5]_i_10 ),
        .O(\n_0_block_field[5]_i_2 ));
LUT3 #(
    .INIT(8'h7F)) 
     \block_field[5]_i_20 
       (.I0(tx_xgmii_ctrl_reg1[3]),
        .I1(tx_xgmii_ctrl_reg1[2]),
        .I2(tx_xgmii_ctrl_reg1[1]),
        .O(\n_0_block_field[5]_i_20 ));
LUT2 #(
    .INIT(4'h7)) 
     \block_field[5]_i_21 
       (.I0(tx_xgmii_ctrl_reg1[7]),
        .I1(tx_xgmii_data_reg1[58]),
        .O(\n_0_block_field[5]_i_21 ));
LUT2 #(
    .INIT(4'h7)) 
     \block_field[5]_i_22 
       (.I0(tx_xgmii_data_reg1[61]),
        .I1(tx_xgmii_data_reg1[60]),
        .O(\n_0_block_field[5]_i_22 ));
LUT4 #(
    .INIT(16'h8000)) 
     \block_field[5]_i_23 
       (.I0(tx_xgmii_data_reg1[57]),
        .I1(tx_xgmii_data_reg1[58]),
        .I2(tx_xgmii_data_reg1[62]),
        .I3(tx_xgmii_data_reg1[63]),
        .O(\n_0_block_field[5]_i_23 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \block_field[5]_i_24 
       (.I0(tx_xgmii_data_reg1[52]),
        .I1(tx_xgmii_data_reg1[53]),
        .I2(tx_xgmii_data_reg1[55]),
        .I3(tx_xgmii_data_reg1[54]),
        .O(\n_0_block_field[5]_i_24 ));
LUT6 #(
    .INIT(64'h0000000080000000)) 
     \block_field[5]_i_25 
       (.I0(tx_xgmii_data_reg1[56]),
        .I1(tx_xgmii_data_reg1[59]),
        .I2(tx_xgmii_data_reg1[63]),
        .I3(tx_xgmii_data_reg1[62]),
        .I4(tx_xgmii_data_reg1[58]),
        .I5(tx_xgmii_data_reg1[57]),
        .O(\n_0_block_field[5]_i_25 ));
LUT6 #(
    .INIT(64'h00000000FFFFFF7F)) 
     \block_field[5]_i_26 
       (.I0(tx_xgmii_data_reg1[7]),
        .I1(tx_xgmii_data_reg1[1]),
        .I2(tx_xgmii_data_reg1[3]),
        .I3(tx_xgmii_data_reg1[2]),
        .I4(\n_0_t_type_reg[2]_i_42 ),
        .I5(tx_xgmii_ctrl_reg1[4]),
        .O(\n_0_block_field[5]_i_26 ));
LUT2 #(
    .INIT(4'h8)) 
     \block_field[5]_i_27 
       (.I0(tx_xgmii_data_reg1[47]),
        .I1(tx_xgmii_data_reg1[46]),
        .O(\n_0_block_field[5]_i_27 ));
LUT6 #(
    .INIT(64'hFFFFFFFF7FFDFFFF)) 
     \block_field[5]_i_3 
       (.I0(tx_xgmii_ctrl_reg1[0]),
        .I1(tx_xgmii_ctrl_reg1[2]),
        .I2(tx_xgmii_ctrl_reg1[3]),
        .I3(tx_xgmii_ctrl_reg1[1]),
        .I4(\n_0_t_type_reg[1]_i_13 ),
        .I5(tx_xgmii_ctrl_reg1[5]),
        .O(\n_0_block_field[5]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
     \block_field[5]_i_4 
       (.I0(\n_0_t_type_reg[1]_i_20 ),
        .I1(\n_0_t_type_reg[1]_i_21 ),
        .I2(tx_xgmii_ctrl_reg1[3]),
        .I3(tx_xgmii_ctrl_reg1[4]),
        .I4(\n_0_block_field[5]_i_11 ),
        .I5(\n_0_block_field[5]_i_12 ),
        .O(\n_0_block_field[5]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
     \block_field[5]_i_5 
       (.I0(\n_0_block_field[5]_i_13 ),
        .I1(\n_0_block_field[5]_i_14 ),
        .I2(\n_0_block_field[5]_i_15 ),
        .I3(\n_0_block_field[5]_i_16 ),
        .I4(\n_0_block_field[5]_i_17 ),
        .I5(\n_0_block_field[5]_i_18 ),
        .O(\n_0_block_field[5]_i_5 ));
LUT5 #(
    .INIT(32'hFFF1FFFF)) 
     \block_field[5]_i_6 
       (.I0(\n_0_block_field[5]_i_19 ),
        .I1(\n_0_t_type_reg[2]_i_42 ),
        .I2(\n_0_t_type_reg[2]_i_19 ),
        .I3(\n_0_block_field[5]_i_20 ),
        .I4(tx_xgmii_ctrl_reg1[0]),
        .O(\n_0_block_field[5]_i_6 ));
LUT6 #(
    .INIT(64'hFBEFFBAFFBEFFBEF)) 
     \block_field[5]_i_7 
       (.I0(\n_0_block_field[5]_i_21 ),
        .I1(tx_xgmii_data_reg1[57]),
        .I2(tx_xgmii_data_reg1[59]),
        .I3(tx_xgmii_data_reg1[56]),
        .I4(\n_0_block_field[5]_i_22 ),
        .I5(\n_0_block_field[5]_i_23 ),
        .O(\n_0_block_field[5]_i_7 ));
LUT6 #(
    .INIT(64'h0000000010000000)) 
     \block_field[5]_i_8 
       (.I0(\n_0_block_field[5]_i_24 ),
        .I1(tx_xgmii_data_reg1[49]),
        .I2(tx_xgmii_data_reg1[51]),
        .I3(tx_xgmii_data_reg1[50]),
        .I4(tx_xgmii_data_reg1[48]),
        .I5(\n_0_t_type_reg[2]_i_43 ),
        .O(\n_0_block_field[5]_i_8 ));
LUT2 #(
    .INIT(4'h2)) 
     \block_field[5]_i_9 
       (.I0(\n_0_block_field[4]_i_5 ),
        .I1(tx_xgmii_ctrl_reg1[5]),
        .O(\n_0_block_field[5]_i_9 ));
LUT6 #(
    .INIT(64'hFFF8FFF8FFFFFFF8)) 
     \block_field[6]_i_1 
       (.I0(\n_0_block_field[6]_i_2 ),
        .I1(\n_0_block_field[6]_i_3 ),
        .I2(I1),
        .I3(\n_0_block_field[7]_i_4 ),
        .I4(\n_0_block_field[7]_i_6 ),
        .I5(\n_0_block_field[7]_i_5 ),
        .O(\n_0_block_field[6]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000400)) 
     \block_field[6]_i_2 
       (.I0(\n_0_block_field[6]_i_4 ),
        .I1(\n_0_block_field[6]_i_5 ),
        .I2(\n_0_block_field[6]_i_6 ),
        .I3(\n_0_block_field[7]_i_6 ),
        .I4(\n_0_block_field[6]_i_7 ),
        .I5(\n_0_block_field[6]_i_8 ),
        .O(\n_0_block_field[6]_i_2 ));
LUT3 #(
    .INIT(8'hF1)) 
     \block_field[6]_i_3 
       (.I0(tx_xgmii_ctrl_reg1[6]),
        .I1(tx_xgmii_ctrl_reg1[7]),
        .I2(\n_0_t_type_reg[1]_i_12 ),
        .O(\n_0_block_field[6]_i_3 ));
LUT3 #(
    .INIT(8'h6F)) 
     \block_field[6]_i_4 
       (.I0(tx_xgmii_ctrl_reg1[6]),
        .I1(tx_xgmii_ctrl_reg1[5]),
        .I2(tx_xgmii_ctrl_reg1[0]),
        .O(\n_0_block_field[6]_i_4 ));
LUT3 #(
    .INIT(8'h01)) 
     \block_field[6]_i_5 
       (.I0(tx_xgmii_ctrl_reg1[1]),
        .I1(tx_xgmii_ctrl_reg1[3]),
        .I2(tx_xgmii_ctrl_reg1[2]),
        .O(\n_0_block_field[6]_i_5 ));
LUT6 #(
    .INIT(64'h0000000000000002)) 
     \block_field[6]_i_6 
       (.I0(tx_xgmii_ctrl_reg1[7]),
        .I1(\n_0_t_type_reg[0]_i_5 ),
        .I2(\n_0_t_type_reg[0]_i_6 ),
        .I3(tx_xgmii_ctrl_reg1[4]),
        .I4(tx_xgmii_ctrl_reg1[6]),
        .I5(tx_xgmii_ctrl_reg1[5]),
        .O(\n_0_block_field[6]_i_6 ));
LUT2 #(
    .INIT(4'h1)) 
     \block_field[6]_i_7 
       (.I0(tx_xgmii_ctrl_reg1[4]),
        .I1(\n_0_block_field[6]_i_9 ),
        .O(\n_0_block_field[6]_i_7 ));
LUT4 #(
    .INIT(16'h4044)) 
     \block_field[6]_i_8 
       (.I0(tx_xgmii_ctrl_reg1[5]),
        .I1(tx_xgmii_ctrl_reg1[4]),
        .I2(\n_0_block_field[5]_i_11 ),
        .I3(\n_0_t_type_reg[2]_i_64 ),
        .O(\n_0_block_field[6]_i_8 ));
LUT6 #(
    .INIT(64'h0000000000004000)) 
     \block_field[6]_i_9 
       (.I0(tx_xgmii_ctrl_reg1[5]),
        .I1(tx_xgmii_data_reg1[7]),
        .I2(tx_xgmii_data_reg1[1]),
        .I3(tx_xgmii_data_reg1[3]),
        .I4(tx_xgmii_data_reg1[2]),
        .I5(\n_0_t_type_reg[2]_i_42 ),
        .O(\n_0_block_field[6]_i_9 ));
LUT2 #(
    .INIT(4'h1)) 
     \block_field[7]_i_1 
       (.I0(I1),
        .I1(\n_0_t_type_reg[0]_i_2 ),
        .O(\n_0_block_field[7]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFF8FFF8F8)) 
     \block_field[7]_i_2 
       (.I0(\n_0_block_field[7]_i_3 ),
        .I1(\n_0_t_type_reg[0]_i_4 ),
        .I2(\n_0_block_field[7]_i_4 ),
        .I3(\n_0_block_field[7]_i_5 ),
        .I4(\n_0_block_field[7]_i_6 ),
        .I5(\n_0_block_field[7]_i_7 ),
        .O(\n_0_block_field[7]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair369" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \block_field[7]_i_3 
       (.I0(I1),
        .I1(\n_0_t_type_reg[0]_i_8 ),
        .O(\n_0_block_field[7]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair369" *) 
   LUT4 #(
    .INIT(16'h0800)) 
     \block_field[7]_i_4 
       (.I0(\n_0_t_type_reg[1]_i_18 ),
        .I1(\n_0_t_type_reg[0]_i_8 ),
        .I2(I1),
        .I3(\n_0_block_field[3]_i_3 ),
        .O(\n_0_block_field[7]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair373" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \block_field[7]_i_5 
       (.I0(\n_0_t_type_reg[1]_i_17 ),
        .I1(\n_0_block_field[5]_i_2 ),
        .O(\n_0_block_field[7]_i_5 ));
LUT6 #(
    .INIT(64'h5555045455555554)) 
     \block_field[7]_i_6 
       (.I0(I1),
        .I1(tx_xgmii_ctrl_reg1[0]),
        .I2(tx_xgmii_ctrl_reg1[1]),
        .I3(tx_xgmii_ctrl_reg1[2]),
        .I4(\n_0_t_type_reg[2]_i_19 ),
        .I5(tx_xgmii_ctrl_reg1[3]),
        .O(\n_0_block_field[7]_i_6 ));
LUT6 #(
    .INIT(64'h0000000001FF0100)) 
     \block_field[7]_i_7 
       (.I0(\n_0_t_type_reg[2]_i_15 ),
        .I1(\n_0_t_type_reg[2]_i_16 ),
        .I2(\n_0_t_type_reg[2]_i_13 ),
        .I3(\n_0_t_type_reg[2]_i_14 ),
        .I4(\n_0_t_type_reg[1]_i_16 ),
        .I5(\n_0_block_field[7]_i_8 ),
        .O(\n_0_block_field[7]_i_7 ));
LUT6 #(
    .INIT(64'hFFFEFFFEFFFFFFFE)) 
     \block_field[7]_i_8 
       (.I0(tx_xgmii_ctrl_reg1[0]),
        .I1(I1),
        .I2(\n_0_t_type_reg[2]_i_19 ),
        .I3(tx_xgmii_ctrl_reg1[1]),
        .I4(tx_xgmii_ctrl_reg1[2]),
        .I5(tx_xgmii_ctrl_reg1[3]),
        .O(\n_0_block_field[7]_i_8 ));
FDRE \block_field_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_block_field[0]_i_1 ),
        .Q(\n_0_block_field_reg[0] ),
        .R(\n_0_block_field[7]_i_1 ));
FDRE \block_field_reg[1] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_block_field[1]_i_1 ),
        .Q(\n_0_block_field_reg[1] ),
        .R(\n_0_block_field[7]_i_1 ));
FDRE \block_field_reg[2] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_block_field[2]_i_1 ),
        .Q(\n_0_block_field_reg[2] ),
        .R(\n_0_block_field[7]_i_1 ));
FDRE \block_field_reg[3] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_block_field[3]_i_1 ),
        .Q(\n_0_block_field_reg[3] ),
        .R(\n_0_block_field[7]_i_1 ));
FDRE \block_field_reg[4] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_block_field[4]_i_1 ),
        .Q(\n_0_block_field_reg[4] ),
        .R(\n_0_block_field[7]_i_1 ));
FDRE \block_field_reg[5] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_block_field[5]_i_1 ),
        .Q(\n_0_block_field_reg[5] ),
        .R(\n_0_block_field[7]_i_1 ));
FDRE \block_field_reg[6] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_block_field[6]_i_1 ),
        .Q(\n_0_block_field_reg[6] ),
        .R(\n_0_block_field[7]_i_1 ));
FDRE \block_field_reg[7] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_block_field[7]_i_2 ),
        .Q(\n_0_block_field_reg[7] ),
        .R(\n_0_block_field[7]_i_1 ));
LUT4 #(
    .INIT(16'h020B)) 
     \c0[0]_i_1 
       (.I0(tx_xgmii_data_reg2[5]),
        .I1(tx_xgmii_data_reg2[7]),
        .I2(\n_0_c0[6]_i_3 ),
        .I3(tx_xgmii_data_reg2[6]),
        .O(\n_0_c0[0]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF7BFFFFFFFFF8)) 
     \c0[1]_i_1 
       (.I0(tx_xgmii_data_reg2[1]),
        .I1(tx_xgmii_data_reg2[4]),
        .I2(tx_xgmii_data_reg2[6]),
        .I3(tx_xgmii_data_reg2[7]),
        .I4(\n_0_c0[4]_i_2 ),
        .I5(tx_xgmii_data_reg2[5]),
        .O(\n_0_c0[1]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF7FFFDFDA)) 
     \c0[2]_i_1 
       (.I0(tx_xgmii_data_reg2[5]),
        .I1(tx_xgmii_data_reg2[1]),
        .I2(tx_xgmii_data_reg2[4]),
        .I3(tx_xgmii_data_reg2[6]),
        .I4(tx_xgmii_data_reg2[7]),
        .I5(\n_0_c0[4]_i_2 ),
        .O(\n_0_c0[2]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFF99FEBB)) 
     \c0[3]_i_1 
       (.I0(tx_xgmii_data_reg2[6]),
        .I1(tx_xgmii_data_reg2[5]),
        .I2(tx_xgmii_data_reg2[4]),
        .I3(tx_xgmii_data_reg2[1]),
        .I4(tx_xgmii_data_reg2[7]),
        .I5(\n_0_c0[4]_i_2 ),
        .O(\n_0_c0[3]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFF99FEEE)) 
     \c0[4]_i_1 
       (.I0(tx_xgmii_data_reg2[7]),
        .I1(tx_xgmii_data_reg2[5]),
        .I2(tx_xgmii_data_reg2[4]),
        .I3(tx_xgmii_data_reg2[1]),
        .I4(tx_xgmii_data_reg2[6]),
        .I5(\n_0_c0[4]_i_2 ),
        .O(\n_0_c0[4]_i_1 ));
LUT5 #(
    .INIT(32'hF7F7DFFF)) 
     \c0[4]_i_2 
       (.I0(tx_xgmii_data_reg2[2]),
        .I1(tx_xgmii_data_reg2[0]),
        .I2(tx_xgmii_data_reg2[3]),
        .I3(tx_xgmii_data_reg2[4]),
        .I4(tx_xgmii_data_reg2[1]),
        .O(\n_0_c0[4]_i_2 ));
LUT5 #(
    .INIT(32'h8080000F)) 
     \c0[5]_i_1 
       (.I0(\n_0_c0[6]_i_4 ),
        .I1(tx_xgmii_data_reg2[2]),
        .I2(tx_xgmii_data_reg2[7]),
        .I3(\n_0_c0[6]_i_3 ),
        .I4(tx_xgmii_data_reg2[6]),
        .O(\n_0_c0[5]_i_1 ));
LUT5 #(
    .INIT(32'hFF00F900)) 
     \c0[6]_i_1 
       (.I0(tx_xgmii_data_reg2[7]),
        .I1(tx_xgmii_data_reg2[6]),
        .I2(tx_xgmii_data_reg2[5]),
        .I3(tx_xgmii_ctrl_reg2[0]),
        .I4(\n_0_c0[6]_i_3 ),
        .O(\n_0_c0[6]_i_1 ));
LUT6 #(
    .INIT(64'h8800000088F0F000)) 
     \c0[6]_i_2 
       (.I0(\n_0_c0[6]_i_4 ),
        .I1(tx_xgmii_data_reg2[2]),
        .I2(tx_xgmii_data_reg2[5]),
        .I3(tx_xgmii_data_reg2[6]),
        .I4(tx_xgmii_data_reg2[7]),
        .I5(\n_0_c0[6]_i_3 ),
        .O(\n_0_c0[6]_i_2 ));
LUT5 #(
    .INIT(32'hFDFFFFFF)) 
     \c0[6]_i_3 
       (.I0(tx_xgmii_data_reg2[2]),
        .I1(tx_xgmii_data_reg2[1]),
        .I2(tx_xgmii_data_reg2[0]),
        .I3(tx_xgmii_data_reg2[3]),
        .I4(tx_xgmii_data_reg2[4]),
        .O(\n_0_c0[6]_i_3 ));
LUT5 #(
    .INIT(32'h20000008)) 
     \c0[6]_i_4 
       (.I0(tx_xgmii_data_reg2[4]),
        .I1(tx_xgmii_data_reg2[3]),
        .I2(tx_xgmii_data_reg2[0]),
        .I3(tx_xgmii_data_reg2[1]),
        .I4(tx_xgmii_data_reg2[5]),
        .O(\n_0_c0[6]_i_4 ));
FDRE \c0_reg[0] 
       (.C(clk156),
        .CE(\n_0_c0[6]_i_1 ),
        .D(\n_0_c0[0]_i_1 ),
        .Q(c0[0]),
        .R(1'b0));
FDRE \c0_reg[1] 
       (.C(clk156),
        .CE(\n_0_c0[6]_i_1 ),
        .D(\n_0_c0[1]_i_1 ),
        .Q(c0[1]),
        .R(1'b0));
FDRE \c0_reg[2] 
       (.C(clk156),
        .CE(\n_0_c0[6]_i_1 ),
        .D(\n_0_c0[2]_i_1 ),
        .Q(c0[2]),
        .R(1'b0));
FDRE \c0_reg[3] 
       (.C(clk156),
        .CE(\n_0_c0[6]_i_1 ),
        .D(\n_0_c0[3]_i_1 ),
        .Q(c0[3]),
        .R(1'b0));
FDRE \c0_reg[4] 
       (.C(clk156),
        .CE(\n_0_c0[6]_i_1 ),
        .D(\n_0_c0[4]_i_1 ),
        .Q(c0[4]),
        .R(1'b0));
FDRE \c0_reg[5] 
       (.C(clk156),
        .CE(\n_0_c0[6]_i_1 ),
        .D(\n_0_c0[5]_i_1 ),
        .Q(c0[5]),
        .R(1'b0));
FDRE \c0_reg[6] 
       (.C(clk156),
        .CE(\n_0_c0[6]_i_1 ),
        .D(\n_0_c0[6]_i_2 ),
        .Q(c0[6]),
        .R(1'b0));
LUT4 #(
    .INIT(16'h088C)) 
     \c1[0]_i_1 
       (.I0(tx_xgmii_data_reg2[13]),
        .I1(\n_0_c1[6]_i_3 ),
        .I2(tx_xgmii_data_reg2[14]),
        .I3(tx_xgmii_data_reg2[15]),
        .O(\n_0_c1[0]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF7BFFFFFFFFF8)) 
     \c1[1]_i_1 
       (.I0(tx_xgmii_data_reg2[9]),
        .I1(tx_xgmii_data_reg2[12]),
        .I2(tx_xgmii_data_reg2[14]),
        .I3(tx_xgmii_data_reg2[15]),
        .I4(\n_0_c1[4]_i_2 ),
        .I5(tx_xgmii_data_reg2[13]),
        .O(\n_0_c1[1]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF7FFFDFDA)) 
     \c1[2]_i_1 
       (.I0(tx_xgmii_data_reg2[13]),
        .I1(tx_xgmii_data_reg2[9]),
        .I2(tx_xgmii_data_reg2[12]),
        .I3(tx_xgmii_data_reg2[14]),
        .I4(tx_xgmii_data_reg2[15]),
        .I5(\n_0_c1[4]_i_2 ),
        .O(\n_0_c1[2]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFEFFFFEBBBB)) 
     \c1[3]_i_1 
       (.I0(\n_0_c1[4]_i_2 ),
        .I1(tx_xgmii_data_reg2[13]),
        .I2(tx_xgmii_data_reg2[15]),
        .I3(tx_xgmii_data_reg2[12]),
        .I4(tx_xgmii_data_reg2[9]),
        .I5(tx_xgmii_data_reg2[14]),
        .O(\n_0_c1[3]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEBEBFFFEFEFE)) 
     \c1[4]_i_1 
       (.I0(\n_0_c1[4]_i_2 ),
        .I1(tx_xgmii_data_reg2[13]),
        .I2(tx_xgmii_data_reg2[15]),
        .I3(tx_xgmii_data_reg2[12]),
        .I4(tx_xgmii_data_reg2[9]),
        .I5(tx_xgmii_data_reg2[14]),
        .O(\n_0_c1[4]_i_1 ));
LUT5 #(
    .INIT(32'hDDBFFFFF)) 
     \c1[4]_i_2 
       (.I0(tx_xgmii_data_reg2[8]),
        .I1(tx_xgmii_data_reg2[11]),
        .I2(tx_xgmii_data_reg2[12]),
        .I3(tx_xgmii_data_reg2[9]),
        .I4(tx_xgmii_data_reg2[10]),
        .O(\n_0_c1[4]_i_2 ));
LUT4 #(
    .INIT(16'hA00C)) 
     \c1[5]_i_1 
       (.I0(\n_0_c1[6]_i_2 ),
        .I1(\n_0_c1[6]_i_3 ),
        .I2(tx_xgmii_data_reg2[14]),
        .I3(tx_xgmii_data_reg2[15]),
        .O(\n_0_c1[5]_i_1 ));
LUT5 #(
    .INIT(32'hACC0A000)) 
     \c1[6]_i_1 
       (.I0(\n_0_c1[6]_i_2 ),
        .I1(\n_0_c1[6]_i_3 ),
        .I2(tx_xgmii_data_reg2[15]),
        .I3(tx_xgmii_data_reg2[14]),
        .I4(tx_xgmii_data_reg2[13]),
        .O(\n_0_c1[6]_i_1 ));
LUT6 #(
    .INIT(64'h0010800000000000)) 
     \c1[6]_i_2 
       (.I0(tx_xgmii_data_reg2[13]),
        .I1(tx_xgmii_data_reg2[9]),
        .I2(tx_xgmii_data_reg2[10]),
        .I3(tx_xgmii_data_reg2[8]),
        .I4(tx_xgmii_data_reg2[11]),
        .I5(tx_xgmii_data_reg2[12]),
        .O(\n_0_c1[6]_i_2 ));
LUT5 #(
    .INIT(32'h04000000)) 
     \c1[6]_i_3 
       (.I0(tx_xgmii_data_reg2[9]),
        .I1(tx_xgmii_data_reg2[10]),
        .I2(tx_xgmii_data_reg2[8]),
        .I3(tx_xgmii_data_reg2[11]),
        .I4(tx_xgmii_data_reg2[12]),
        .O(\n_0_c1[6]_i_3 ));
FDRE \c1_reg[0] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[1]),
        .D(\n_0_c1[0]_i_1 ),
        .Q(c1[0]),
        .R(1'b0));
FDRE \c1_reg[1] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[1]),
        .D(\n_0_c1[1]_i_1 ),
        .Q(c1[1]),
        .R(1'b0));
FDRE \c1_reg[2] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[1]),
        .D(\n_0_c1[2]_i_1 ),
        .Q(c1[2]),
        .R(1'b0));
FDRE \c1_reg[3] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[1]),
        .D(\n_0_c1[3]_i_1 ),
        .Q(c1[3]),
        .R(1'b0));
FDRE \c1_reg[4] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[1]),
        .D(\n_0_c1[4]_i_1 ),
        .Q(c1[4]),
        .R(1'b0));
FDRE \c1_reg[5] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[1]),
        .D(\n_0_c1[5]_i_1 ),
        .Q(c1[5]),
        .R(1'b0));
FDRE \c1_reg[6] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[1]),
        .D(\n_0_c1[6]_i_1 ),
        .Q(c1[6]),
        .R(1'b0));
LUT4 #(
    .INIT(16'h088C)) 
     \c2[0]_i_1 
       (.I0(tx_xgmii_data_reg2[21]),
        .I1(\n_0_c2[6]_i_3 ),
        .I2(tx_xgmii_data_reg2[22]),
        .I3(tx_xgmii_data_reg2[23]),
        .O(\n_0_c2[0]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF7BFFFFFFFFF8)) 
     \c2[1]_i_1 
       (.I0(tx_xgmii_data_reg2[17]),
        .I1(tx_xgmii_data_reg2[20]),
        .I2(tx_xgmii_data_reg2[22]),
        .I3(tx_xgmii_data_reg2[23]),
        .I4(\n_0_c2[4]_i_2 ),
        .I5(tx_xgmii_data_reg2[21]),
        .O(\n_0_c2[1]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF7FFFDFDA)) 
     \c2[2]_i_1 
       (.I0(tx_xgmii_data_reg2[21]),
        .I1(tx_xgmii_data_reg2[17]),
        .I2(tx_xgmii_data_reg2[20]),
        .I3(tx_xgmii_data_reg2[22]),
        .I4(tx_xgmii_data_reg2[23]),
        .I5(\n_0_c2[4]_i_2 ),
        .O(\n_0_c2[2]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFEFFFFEBBBB)) 
     \c2[3]_i_1 
       (.I0(\n_0_c2[4]_i_2 ),
        .I1(tx_xgmii_data_reg2[21]),
        .I2(tx_xgmii_data_reg2[23]),
        .I3(tx_xgmii_data_reg2[20]),
        .I4(tx_xgmii_data_reg2[17]),
        .I5(tx_xgmii_data_reg2[22]),
        .O(\n_0_c2[3]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEBEBFFFEFEFE)) 
     \c2[4]_i_1 
       (.I0(\n_0_c2[4]_i_2 ),
        .I1(tx_xgmii_data_reg2[21]),
        .I2(tx_xgmii_data_reg2[23]),
        .I3(tx_xgmii_data_reg2[20]),
        .I4(tx_xgmii_data_reg2[17]),
        .I5(tx_xgmii_data_reg2[22]),
        .O(\n_0_c2[4]_i_1 ));
LUT5 #(
    .INIT(32'hDDBFFFFF)) 
     \c2[4]_i_2 
       (.I0(tx_xgmii_data_reg2[16]),
        .I1(tx_xgmii_data_reg2[19]),
        .I2(tx_xgmii_data_reg2[20]),
        .I3(tx_xgmii_data_reg2[17]),
        .I4(tx_xgmii_data_reg2[18]),
        .O(\n_0_c2[4]_i_2 ));
LUT4 #(
    .INIT(16'hA00C)) 
     \c2[5]_i_1 
       (.I0(\n_0_c2[6]_i_2 ),
        .I1(\n_0_c2[6]_i_3 ),
        .I2(tx_xgmii_data_reg2[22]),
        .I3(tx_xgmii_data_reg2[23]),
        .O(\n_0_c2[5]_i_1 ));
LUT5 #(
    .INIT(32'hACC0A000)) 
     \c2[6]_i_1 
       (.I0(\n_0_c2[6]_i_2 ),
        .I1(\n_0_c2[6]_i_3 ),
        .I2(tx_xgmii_data_reg2[23]),
        .I3(tx_xgmii_data_reg2[22]),
        .I4(tx_xgmii_data_reg2[21]),
        .O(\n_0_c2[6]_i_1 ));
LUT6 #(
    .INIT(64'h0010800000000000)) 
     \c2[6]_i_2 
       (.I0(tx_xgmii_data_reg2[21]),
        .I1(tx_xgmii_data_reg2[17]),
        .I2(tx_xgmii_data_reg2[18]),
        .I3(tx_xgmii_data_reg2[16]),
        .I4(tx_xgmii_data_reg2[19]),
        .I5(tx_xgmii_data_reg2[20]),
        .O(\n_0_c2[6]_i_2 ));
LUT5 #(
    .INIT(32'h04000000)) 
     \c2[6]_i_3 
       (.I0(tx_xgmii_data_reg2[17]),
        .I1(tx_xgmii_data_reg2[18]),
        .I2(tx_xgmii_data_reg2[16]),
        .I3(tx_xgmii_data_reg2[19]),
        .I4(tx_xgmii_data_reg2[20]),
        .O(\n_0_c2[6]_i_3 ));
FDRE \c2_reg[0] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[2]),
        .D(\n_0_c2[0]_i_1 ),
        .Q(c2[0]),
        .R(1'b0));
FDRE \c2_reg[1] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[2]),
        .D(\n_0_c2[1]_i_1 ),
        .Q(c2[1]),
        .R(1'b0));
FDRE \c2_reg[2] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[2]),
        .D(\n_0_c2[2]_i_1 ),
        .Q(c2[2]),
        .R(1'b0));
FDRE \c2_reg[3] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[2]),
        .D(\n_0_c2[3]_i_1 ),
        .Q(c2[3]),
        .R(1'b0));
FDRE \c2_reg[4] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[2]),
        .D(\n_0_c2[4]_i_1 ),
        .Q(c2[4]),
        .R(1'b0));
FDRE \c2_reg[5] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[2]),
        .D(\n_0_c2[5]_i_1 ),
        .Q(c2[5]),
        .R(1'b0));
FDRE \c2_reg[6] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[2]),
        .D(\n_0_c2[6]_i_1 ),
        .Q(c2[6]),
        .R(1'b0));
LUT4 #(
    .INIT(16'h088C)) 
     \c3[0]_i_1 
       (.I0(tx_xgmii_data_reg2[29]),
        .I1(\n_0_c3[6]_i_3 ),
        .I2(tx_xgmii_data_reg2[30]),
        .I3(tx_xgmii_data_reg2[31]),
        .O(\n_0_c3[0]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF7BFFFFFFFFF8)) 
     \c3[1]_i_1 
       (.I0(tx_xgmii_data_reg2[25]),
        .I1(tx_xgmii_data_reg2[28]),
        .I2(tx_xgmii_data_reg2[30]),
        .I3(tx_xgmii_data_reg2[31]),
        .I4(\n_0_c3[4]_i_2 ),
        .I5(tx_xgmii_data_reg2[29]),
        .O(\n_0_c3[1]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF7FFFDFDA)) 
     \c3[2]_i_1 
       (.I0(tx_xgmii_data_reg2[29]),
        .I1(tx_xgmii_data_reg2[25]),
        .I2(tx_xgmii_data_reg2[28]),
        .I3(tx_xgmii_data_reg2[30]),
        .I4(tx_xgmii_data_reg2[31]),
        .I5(\n_0_c3[4]_i_2 ),
        .O(\n_0_c3[2]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFEFFFFEBBBB)) 
     \c3[3]_i_1 
       (.I0(\n_0_c3[4]_i_2 ),
        .I1(tx_xgmii_data_reg2[29]),
        .I2(tx_xgmii_data_reg2[31]),
        .I3(tx_xgmii_data_reg2[28]),
        .I4(tx_xgmii_data_reg2[25]),
        .I5(tx_xgmii_data_reg2[30]),
        .O(\n_0_c3[3]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEBEBFFFEFEFE)) 
     \c3[4]_i_1 
       (.I0(\n_0_c3[4]_i_2 ),
        .I1(tx_xgmii_data_reg2[29]),
        .I2(tx_xgmii_data_reg2[31]),
        .I3(tx_xgmii_data_reg2[28]),
        .I4(tx_xgmii_data_reg2[25]),
        .I5(tx_xgmii_data_reg2[30]),
        .O(\n_0_c3[4]_i_1 ));
LUT5 #(
    .INIT(32'hDDBFFFFF)) 
     \c3[4]_i_2 
       (.I0(tx_xgmii_data_reg2[24]),
        .I1(tx_xgmii_data_reg2[27]),
        .I2(tx_xgmii_data_reg2[28]),
        .I3(tx_xgmii_data_reg2[25]),
        .I4(tx_xgmii_data_reg2[26]),
        .O(\n_0_c3[4]_i_2 ));
LUT4 #(
    .INIT(16'hA00C)) 
     \c3[5]_i_1 
       (.I0(\n_0_c3[6]_i_2 ),
        .I1(\n_0_c3[6]_i_3 ),
        .I2(tx_xgmii_data_reg2[30]),
        .I3(tx_xgmii_data_reg2[31]),
        .O(\n_0_c3[5]_i_1 ));
LUT5 #(
    .INIT(32'hACC0A000)) 
     \c3[6]_i_1 
       (.I0(\n_0_c3[6]_i_2 ),
        .I1(\n_0_c3[6]_i_3 ),
        .I2(tx_xgmii_data_reg2[31]),
        .I3(tx_xgmii_data_reg2[30]),
        .I4(tx_xgmii_data_reg2[29]),
        .O(\n_0_c3[6]_i_1 ));
LUT6 #(
    .INIT(64'h0010800000000000)) 
     \c3[6]_i_2 
       (.I0(tx_xgmii_data_reg2[29]),
        .I1(tx_xgmii_data_reg2[25]),
        .I2(tx_xgmii_data_reg2[26]),
        .I3(tx_xgmii_data_reg2[24]),
        .I4(tx_xgmii_data_reg2[27]),
        .I5(tx_xgmii_data_reg2[28]),
        .O(\n_0_c3[6]_i_2 ));
LUT5 #(
    .INIT(32'h04000000)) 
     \c3[6]_i_3 
       (.I0(tx_xgmii_data_reg2[25]),
        .I1(tx_xgmii_data_reg2[26]),
        .I2(tx_xgmii_data_reg2[24]),
        .I3(tx_xgmii_data_reg2[27]),
        .I4(tx_xgmii_data_reg2[28]),
        .O(\n_0_c3[6]_i_3 ));
FDRE \c3_reg[0] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[3]),
        .D(\n_0_c3[0]_i_1 ),
        .Q(c3[0]),
        .R(1'b0));
FDRE \c3_reg[1] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[3]),
        .D(\n_0_c3[1]_i_1 ),
        .Q(c3[1]),
        .R(1'b0));
FDRE \c3_reg[2] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[3]),
        .D(\n_0_c3[2]_i_1 ),
        .Q(c3[2]),
        .R(1'b0));
FDRE \c3_reg[3] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[3]),
        .D(\n_0_c3[3]_i_1 ),
        .Q(c3[3]),
        .R(1'b0));
FDRE \c3_reg[4] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[3]),
        .D(\n_0_c3[4]_i_1 ),
        .Q(c3[4]),
        .R(1'b0));
FDRE \c3_reg[5] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[3]),
        .D(\n_0_c3[5]_i_1 ),
        .Q(c3[5]),
        .R(1'b0));
FDRE \c3_reg[6] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[3]),
        .D(\n_0_c3[6]_i_1 ),
        .Q(c3[6]),
        .R(1'b0));
LUT4 #(
    .INIT(16'h088C)) 
     \c4[0]_i_1 
       (.I0(tx_xgmii_data_reg2[37]),
        .I1(\n_0_c4[6]_i_5 ),
        .I2(tx_xgmii_data_reg2[38]),
        .I3(tx_xgmii_data_reg2[39]),
        .O(\n_0_c4[0]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF7BFFFFFFFFF8)) 
     \c4[1]_i_1 
       (.I0(tx_xgmii_data_reg2[33]),
        .I1(tx_xgmii_data_reg2[36]),
        .I2(tx_xgmii_data_reg2[38]),
        .I3(tx_xgmii_data_reg2[39]),
        .I4(\n_0_c4[4]_i_2 ),
        .I5(tx_xgmii_data_reg2[37]),
        .O(\n_0_c4[1]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF7FFFDFDA)) 
     \c4[2]_i_1 
       (.I0(tx_xgmii_data_reg2[37]),
        .I1(tx_xgmii_data_reg2[33]),
        .I2(tx_xgmii_data_reg2[36]),
        .I3(tx_xgmii_data_reg2[38]),
        .I4(tx_xgmii_data_reg2[39]),
        .I5(\n_0_c4[4]_i_2 ),
        .O(\n_0_c4[2]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFE9D9D)) 
     \c4[3]_i_1 
       (.I0(tx_xgmii_data_reg2[37]),
        .I1(tx_xgmii_data_reg2[38]),
        .I2(tx_xgmii_data_reg2[39]),
        .I3(tx_xgmii_data_reg2[36]),
        .I4(tx_xgmii_data_reg2[33]),
        .I5(\n_0_c4[4]_i_2 ),
        .O(\n_0_c4[3]_i_1 ));
LUT6 #(
    .INIT(64'hFFFCFFFFFCFFFFEC)) 
     \c4[4]_i_1 
       (.I0(tx_xgmii_data_reg2[36]),
        .I1(\n_0_c4[4]_i_2 ),
        .I2(tx_xgmii_data_reg2[33]),
        .I3(tx_xgmii_data_reg2[37]),
        .I4(tx_xgmii_data_reg2[38]),
        .I5(tx_xgmii_data_reg2[39]),
        .O(\n_0_c4[4]_i_1 ));
LUT5 #(
    .INIT(32'hDDBFFFFF)) 
     \c4[4]_i_2 
       (.I0(tx_xgmii_data_reg2[32]),
        .I1(tx_xgmii_data_reg2[35]),
        .I2(tx_xgmii_data_reg2[36]),
        .I3(tx_xgmii_data_reg2[33]),
        .I4(tx_xgmii_data_reg2[34]),
        .O(\n_0_c4[4]_i_2 ));
LUT4 #(
    .INIT(16'hA00C)) 
     \c4[5]_i_1 
       (.I0(\n_0_c4[6]_i_4 ),
        .I1(\n_0_c4[6]_i_5 ),
        .I2(tx_xgmii_data_reg2[38]),
        .I3(tx_xgmii_data_reg2[39]),
        .O(\n_0_c4[5]_i_1 ));
LUT4 #(
    .INIT(16'hF090)) 
     \c4[6]_i_1 
       (.I0(tx_xgmii_data_reg2[39]),
        .I1(tx_xgmii_data_reg2[38]),
        .I2(tx_xgmii_ctrl_reg2[4]),
        .I3(\n_0_c4[6]_i_3 ),
        .O(\n_0_c4[6]_i_1 ));
LUT5 #(
    .INIT(32'hACC0A000)) 
     \c4[6]_i_2 
       (.I0(\n_0_c4[6]_i_4 ),
        .I1(\n_0_c4[6]_i_5 ),
        .I2(tx_xgmii_data_reg2[39]),
        .I3(tx_xgmii_data_reg2[38]),
        .I4(tx_xgmii_data_reg2[37]),
        .O(\n_0_c4[6]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF7F)) 
     \c4[6]_i_3 
       (.I0(tx_xgmii_data_reg2[34]),
        .I1(tx_xgmii_data_reg2[36]),
        .I2(tx_xgmii_data_reg2[35]),
        .I3(tx_xgmii_data_reg2[32]),
        .I4(tx_xgmii_data_reg2[37]),
        .I5(tx_xgmii_data_reg2[33]),
        .O(\n_0_c4[6]_i_3 ));
LUT6 #(
    .INIT(64'h0180000000000000)) 
     \c4[6]_i_4 
       (.I0(tx_xgmii_data_reg2[33]),
        .I1(tx_xgmii_data_reg2[37]),
        .I2(tx_xgmii_data_reg2[32]),
        .I3(tx_xgmii_data_reg2[35]),
        .I4(tx_xgmii_data_reg2[36]),
        .I5(tx_xgmii_data_reg2[34]),
        .O(\n_0_c4[6]_i_4 ));
LUT5 #(
    .INIT(32'h00000080)) 
     \c4[6]_i_5 
       (.I0(tx_xgmii_data_reg2[34]),
        .I1(tx_xgmii_data_reg2[36]),
        .I2(tx_xgmii_data_reg2[35]),
        .I3(tx_xgmii_data_reg2[32]),
        .I4(tx_xgmii_data_reg2[33]),
        .O(\n_0_c4[6]_i_5 ));
FDRE \c4_reg[0] 
       (.C(clk156),
        .CE(\n_0_c4[6]_i_1 ),
        .D(\n_0_c4[0]_i_1 ),
        .Q(c4[0]),
        .R(1'b0));
FDRE \c4_reg[1] 
       (.C(clk156),
        .CE(\n_0_c4[6]_i_1 ),
        .D(\n_0_c4[1]_i_1 ),
        .Q(c4[1]),
        .R(1'b0));
FDRE \c4_reg[2] 
       (.C(clk156),
        .CE(\n_0_c4[6]_i_1 ),
        .D(\n_0_c4[2]_i_1 ),
        .Q(c4[2]),
        .R(1'b0));
FDRE \c4_reg[3] 
       (.C(clk156),
        .CE(\n_0_c4[6]_i_1 ),
        .D(\n_0_c4[3]_i_1 ),
        .Q(c4[3]),
        .R(1'b0));
FDRE \c4_reg[4] 
       (.C(clk156),
        .CE(\n_0_c4[6]_i_1 ),
        .D(\n_0_c4[4]_i_1 ),
        .Q(c4[4]),
        .R(1'b0));
FDRE \c4_reg[5] 
       (.C(clk156),
        .CE(\n_0_c4[6]_i_1 ),
        .D(\n_0_c4[5]_i_1 ),
        .Q(c4[5]),
        .R(1'b0));
FDRE \c4_reg[6] 
       (.C(clk156),
        .CE(\n_0_c4[6]_i_1 ),
        .D(\n_0_c4[6]_i_2 ),
        .Q(c4[6]),
        .R(1'b0));
LUT4 #(
    .INIT(16'h088C)) 
     \c5[0]_i_1 
       (.I0(tx_xgmii_data_reg2[45]),
        .I1(\n_0_c5[6]_i_3 ),
        .I2(tx_xgmii_data_reg2[46]),
        .I3(tx_xgmii_data_reg2[47]),
        .O(\n_0_c5[0]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF7BFFFFFFFFF8)) 
     \c5[1]_i_1 
       (.I0(tx_xgmii_data_reg2[41]),
        .I1(tx_xgmii_data_reg2[44]),
        .I2(tx_xgmii_data_reg2[46]),
        .I3(tx_xgmii_data_reg2[47]),
        .I4(\n_0_c5[4]_i_2 ),
        .I5(tx_xgmii_data_reg2[45]),
        .O(\n_0_c5[1]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF7FFFDFDA)) 
     \c5[2]_i_1 
       (.I0(tx_xgmii_data_reg2[45]),
        .I1(tx_xgmii_data_reg2[41]),
        .I2(tx_xgmii_data_reg2[44]),
        .I3(tx_xgmii_data_reg2[46]),
        .I4(tx_xgmii_data_reg2[47]),
        .I5(\n_0_c5[4]_i_2 ),
        .O(\n_0_c5[2]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFEFFFFEBBBB)) 
     \c5[3]_i_1 
       (.I0(\n_0_c5[4]_i_2 ),
        .I1(tx_xgmii_data_reg2[45]),
        .I2(tx_xgmii_data_reg2[47]),
        .I3(tx_xgmii_data_reg2[44]),
        .I4(tx_xgmii_data_reg2[41]),
        .I5(tx_xgmii_data_reg2[46]),
        .O(\n_0_c5[3]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEBEBFFFEFEFE)) 
     \c5[4]_i_1 
       (.I0(\n_0_c5[4]_i_2 ),
        .I1(tx_xgmii_data_reg2[45]),
        .I2(tx_xgmii_data_reg2[47]),
        .I3(tx_xgmii_data_reg2[44]),
        .I4(tx_xgmii_data_reg2[41]),
        .I5(tx_xgmii_data_reg2[46]),
        .O(\n_0_c5[4]_i_1 ));
LUT5 #(
    .INIT(32'hDDBFFFFF)) 
     \c5[4]_i_2 
       (.I0(tx_xgmii_data_reg2[40]),
        .I1(tx_xgmii_data_reg2[43]),
        .I2(tx_xgmii_data_reg2[44]),
        .I3(tx_xgmii_data_reg2[41]),
        .I4(tx_xgmii_data_reg2[42]),
        .O(\n_0_c5[4]_i_2 ));
LUT4 #(
    .INIT(16'hA00C)) 
     \c5[5]_i_1 
       (.I0(\n_0_c5[6]_i_2 ),
        .I1(\n_0_c5[6]_i_3 ),
        .I2(tx_xgmii_data_reg2[46]),
        .I3(tx_xgmii_data_reg2[47]),
        .O(\n_0_c5[5]_i_1 ));
LUT5 #(
    .INIT(32'hACC0A000)) 
     \c5[6]_i_1 
       (.I0(\n_0_c5[6]_i_2 ),
        .I1(\n_0_c5[6]_i_3 ),
        .I2(tx_xgmii_data_reg2[47]),
        .I3(tx_xgmii_data_reg2[46]),
        .I4(tx_xgmii_data_reg2[45]),
        .O(\n_0_c5[6]_i_1 ));
LUT6 #(
    .INIT(64'h0010800000000000)) 
     \c5[6]_i_2 
       (.I0(tx_xgmii_data_reg2[45]),
        .I1(tx_xgmii_data_reg2[41]),
        .I2(tx_xgmii_data_reg2[42]),
        .I3(tx_xgmii_data_reg2[40]),
        .I4(tx_xgmii_data_reg2[43]),
        .I5(tx_xgmii_data_reg2[44]),
        .O(\n_0_c5[6]_i_2 ));
LUT5 #(
    .INIT(32'h04000000)) 
     \c5[6]_i_3 
       (.I0(tx_xgmii_data_reg2[41]),
        .I1(tx_xgmii_data_reg2[42]),
        .I2(tx_xgmii_data_reg2[40]),
        .I3(tx_xgmii_data_reg2[43]),
        .I4(tx_xgmii_data_reg2[44]),
        .O(\n_0_c5[6]_i_3 ));
FDRE \c5_reg[0] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[5]),
        .D(\n_0_c5[0]_i_1 ),
        .Q(c5[0]),
        .R(1'b0));
FDRE \c5_reg[1] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[5]),
        .D(\n_0_c5[1]_i_1 ),
        .Q(c5[1]),
        .R(1'b0));
FDRE \c5_reg[2] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[5]),
        .D(\n_0_c5[2]_i_1 ),
        .Q(c5[2]),
        .R(1'b0));
FDRE \c5_reg[3] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[5]),
        .D(\n_0_c5[3]_i_1 ),
        .Q(c5[3]),
        .R(1'b0));
FDRE \c5_reg[4] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[5]),
        .D(\n_0_c5[4]_i_1 ),
        .Q(c5[4]),
        .R(1'b0));
FDRE \c5_reg[5] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[5]),
        .D(\n_0_c5[5]_i_1 ),
        .Q(c5[5]),
        .R(1'b0));
FDRE \c5_reg[6] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[5]),
        .D(\n_0_c5[6]_i_1 ),
        .Q(c5[6]),
        .R(1'b0));
LUT4 #(
    .INIT(16'h088C)) 
     \c6[0]_i_1 
       (.I0(tx_xgmii_data_reg2[53]),
        .I1(\n_0_c6[6]_i_3 ),
        .I2(tx_xgmii_data_reg2[54]),
        .I3(tx_xgmii_data_reg2[55]),
        .O(\n_0_c6[0]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF7BFFFFFFFFF8)) 
     \c6[1]_i_1 
       (.I0(tx_xgmii_data_reg2[49]),
        .I1(tx_xgmii_data_reg2[52]),
        .I2(tx_xgmii_data_reg2[54]),
        .I3(tx_xgmii_data_reg2[55]),
        .I4(\n_0_c6[4]_i_2 ),
        .I5(tx_xgmii_data_reg2[53]),
        .O(\n_0_c6[1]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF7FFFDFDA)) 
     \c6[2]_i_1 
       (.I0(tx_xgmii_data_reg2[53]),
        .I1(tx_xgmii_data_reg2[49]),
        .I2(tx_xgmii_data_reg2[52]),
        .I3(tx_xgmii_data_reg2[54]),
        .I4(tx_xgmii_data_reg2[55]),
        .I5(\n_0_c6[4]_i_2 ),
        .O(\n_0_c6[2]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFEFFFFEBBBB)) 
     \c6[3]_i_1 
       (.I0(\n_0_c6[4]_i_2 ),
        .I1(tx_xgmii_data_reg2[53]),
        .I2(tx_xgmii_data_reg2[55]),
        .I3(tx_xgmii_data_reg2[52]),
        .I4(tx_xgmii_data_reg2[49]),
        .I5(tx_xgmii_data_reg2[54]),
        .O(\n_0_c6[3]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEBEBFFFEFEFE)) 
     \c6[4]_i_1 
       (.I0(\n_0_c6[4]_i_2 ),
        .I1(tx_xgmii_data_reg2[53]),
        .I2(tx_xgmii_data_reg2[55]),
        .I3(tx_xgmii_data_reg2[52]),
        .I4(tx_xgmii_data_reg2[49]),
        .I5(tx_xgmii_data_reg2[54]),
        .O(\n_0_c6[4]_i_1 ));
LUT5 #(
    .INIT(32'hDDBFFFFF)) 
     \c6[4]_i_2 
       (.I0(tx_xgmii_data_reg2[48]),
        .I1(tx_xgmii_data_reg2[51]),
        .I2(tx_xgmii_data_reg2[52]),
        .I3(tx_xgmii_data_reg2[49]),
        .I4(tx_xgmii_data_reg2[50]),
        .O(\n_0_c6[4]_i_2 ));
LUT4 #(
    .INIT(16'hA00C)) 
     \c6[5]_i_1 
       (.I0(\n_0_c6[6]_i_2 ),
        .I1(\n_0_c6[6]_i_3 ),
        .I2(tx_xgmii_data_reg2[54]),
        .I3(tx_xgmii_data_reg2[55]),
        .O(\n_0_c6[5]_i_1 ));
LUT5 #(
    .INIT(32'hACC0A000)) 
     \c6[6]_i_1 
       (.I0(\n_0_c6[6]_i_2 ),
        .I1(\n_0_c6[6]_i_3 ),
        .I2(tx_xgmii_data_reg2[55]),
        .I3(tx_xgmii_data_reg2[54]),
        .I4(tx_xgmii_data_reg2[53]),
        .O(\n_0_c6[6]_i_1 ));
LUT6 #(
    .INIT(64'h0010800000000000)) 
     \c6[6]_i_2 
       (.I0(tx_xgmii_data_reg2[53]),
        .I1(tx_xgmii_data_reg2[49]),
        .I2(tx_xgmii_data_reg2[50]),
        .I3(tx_xgmii_data_reg2[48]),
        .I4(tx_xgmii_data_reg2[51]),
        .I5(tx_xgmii_data_reg2[52]),
        .O(\n_0_c6[6]_i_2 ));
LUT5 #(
    .INIT(32'h04000000)) 
     \c6[6]_i_3 
       (.I0(tx_xgmii_data_reg2[49]),
        .I1(tx_xgmii_data_reg2[50]),
        .I2(tx_xgmii_data_reg2[48]),
        .I3(tx_xgmii_data_reg2[51]),
        .I4(tx_xgmii_data_reg2[52]),
        .O(\n_0_c6[6]_i_3 ));
FDRE \c6_reg[0] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[6]),
        .D(\n_0_c6[0]_i_1 ),
        .Q(c6[0]),
        .R(1'b0));
FDRE \c6_reg[1] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[6]),
        .D(\n_0_c6[1]_i_1 ),
        .Q(c6[1]),
        .R(1'b0));
FDRE \c6_reg[2] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[6]),
        .D(\n_0_c6[2]_i_1 ),
        .Q(c6[2]),
        .R(1'b0));
FDRE \c6_reg[3] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[6]),
        .D(\n_0_c6[3]_i_1 ),
        .Q(c6[3]),
        .R(1'b0));
FDRE \c6_reg[4] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[6]),
        .D(\n_0_c6[4]_i_1 ),
        .Q(c6[4]),
        .R(1'b0));
FDRE \c6_reg[5] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[6]),
        .D(\n_0_c6[5]_i_1 ),
        .Q(c6[5]),
        .R(1'b0));
FDRE \c6_reg[6] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[6]),
        .D(\n_0_c6[6]_i_1 ),
        .Q(c6[6]),
        .R(1'b0));
LUT4 #(
    .INIT(16'h088C)) 
     \c7[0]_i_1 
       (.I0(tx_xgmii_data_reg2[61]),
        .I1(\n_0_c7[6]_i_3 ),
        .I2(tx_xgmii_data_reg2[62]),
        .I3(tx_xgmii_data_reg2[63]),
        .O(\n_0_c7[0]_i_1 ));
LUT6 #(
    .INIT(64'hFFFF7BFFFFFFFFF8)) 
     \c7[1]_i_1 
       (.I0(tx_xgmii_data_reg2[57]),
        .I1(tx_xgmii_data_reg2[60]),
        .I2(tx_xgmii_data_reg2[62]),
        .I3(tx_xgmii_data_reg2[63]),
        .I4(\n_0_c7[4]_i_2 ),
        .I5(tx_xgmii_data_reg2[61]),
        .O(\n_0_c7[1]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF7FFFDFDA)) 
     \c7[2]_i_1 
       (.I0(tx_xgmii_data_reg2[61]),
        .I1(tx_xgmii_data_reg2[57]),
        .I2(tx_xgmii_data_reg2[60]),
        .I3(tx_xgmii_data_reg2[62]),
        .I4(tx_xgmii_data_reg2[63]),
        .I5(\n_0_c7[4]_i_2 ),
        .O(\n_0_c7[2]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEFEFFFFEBBBB)) 
     \c7[3]_i_1 
       (.I0(\n_0_c7[4]_i_2 ),
        .I1(tx_xgmii_data_reg2[61]),
        .I2(tx_xgmii_data_reg2[63]),
        .I3(tx_xgmii_data_reg2[60]),
        .I4(tx_xgmii_data_reg2[57]),
        .I5(tx_xgmii_data_reg2[62]),
        .O(\n_0_c7[3]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFEBEBFFFEFEFE)) 
     \c7[4]_i_1 
       (.I0(\n_0_c7[4]_i_2 ),
        .I1(tx_xgmii_data_reg2[61]),
        .I2(tx_xgmii_data_reg2[63]),
        .I3(tx_xgmii_data_reg2[60]),
        .I4(tx_xgmii_data_reg2[57]),
        .I5(tx_xgmii_data_reg2[62]),
        .O(\n_0_c7[4]_i_1 ));
LUT5 #(
    .INIT(32'hDDBFFFFF)) 
     \c7[4]_i_2 
       (.I0(tx_xgmii_data_reg2[56]),
        .I1(tx_xgmii_data_reg2[59]),
        .I2(tx_xgmii_data_reg2[60]),
        .I3(tx_xgmii_data_reg2[57]),
        .I4(tx_xgmii_data_reg2[58]),
        .O(\n_0_c7[4]_i_2 ));
LUT4 #(
    .INIT(16'hA00C)) 
     \c7[5]_i_1 
       (.I0(\n_0_c7[6]_i_2 ),
        .I1(\n_0_c7[6]_i_3 ),
        .I2(tx_xgmii_data_reg2[62]),
        .I3(tx_xgmii_data_reg2[63]),
        .O(\n_0_c7[5]_i_1 ));
LUT5 #(
    .INIT(32'hACC0A000)) 
     \c7[6]_i_1 
       (.I0(\n_0_c7[6]_i_2 ),
        .I1(\n_0_c7[6]_i_3 ),
        .I2(tx_xgmii_data_reg2[63]),
        .I3(tx_xgmii_data_reg2[62]),
        .I4(tx_xgmii_data_reg2[61]),
        .O(\n_0_c7[6]_i_1 ));
LUT6 #(
    .INIT(64'h0010800000000000)) 
     \c7[6]_i_2 
       (.I0(tx_xgmii_data_reg2[61]),
        .I1(tx_xgmii_data_reg2[57]),
        .I2(tx_xgmii_data_reg2[58]),
        .I3(tx_xgmii_data_reg2[56]),
        .I4(tx_xgmii_data_reg2[59]),
        .I5(tx_xgmii_data_reg2[60]),
        .O(\n_0_c7[6]_i_2 ));
LUT5 #(
    .INIT(32'h04000000)) 
     \c7[6]_i_3 
       (.I0(tx_xgmii_data_reg2[57]),
        .I1(tx_xgmii_data_reg2[58]),
        .I2(tx_xgmii_data_reg2[56]),
        .I3(tx_xgmii_data_reg2[59]),
        .I4(tx_xgmii_data_reg2[60]),
        .O(\n_0_c7[6]_i_3 ));
FDRE \c7_reg[0] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[7]),
        .D(\n_0_c7[0]_i_1 ),
        .Q(c7[0]),
        .R(1'b0));
FDRE \c7_reg[1] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[7]),
        .D(\n_0_c7[1]_i_1 ),
        .Q(c7[1]),
        .R(1'b0));
FDRE \c7_reg[2] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[7]),
        .D(\n_0_c7[2]_i_1 ),
        .Q(c7[2]),
        .R(1'b0));
FDRE \c7_reg[3] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[7]),
        .D(\n_0_c7[3]_i_1 ),
        .Q(c7[3]),
        .R(1'b0));
FDRE \c7_reg[4] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[7]),
        .D(\n_0_c7[4]_i_1 ),
        .Q(c7[4]),
        .R(1'b0));
FDRE \c7_reg[5] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[7]),
        .D(\n_0_c7[5]_i_1 ),
        .Q(c7[5]),
        .R(1'b0));
FDRE \c7_reg[6] 
       (.C(clk156),
        .CE(tx_xgmii_ctrl_reg2[7]),
        .D(\n_0_c7[6]_i_1 ),
        .Q(c7[6]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \d0[7]_i_1 
       (.I0(tx_xgmii_ctrl_reg2[0]),
        .O(\n_0_d0[7]_i_1 ));
FDRE \d0_reg[0] 
       (.C(clk156),
        .CE(\n_0_d0[7]_i_1 ),
        .D(tx_xgmii_data_reg2[0]),
        .Q(d0[0]),
        .R(1'b0));
FDRE \d0_reg[1] 
       (.C(clk156),
        .CE(\n_0_d0[7]_i_1 ),
        .D(tx_xgmii_data_reg2[1]),
        .Q(d0[1]),
        .R(1'b0));
FDRE \d0_reg[2] 
       (.C(clk156),
        .CE(\n_0_d0[7]_i_1 ),
        .D(tx_xgmii_data_reg2[2]),
        .Q(d0[2]),
        .R(1'b0));
FDRE \d0_reg[3] 
       (.C(clk156),
        .CE(\n_0_d0[7]_i_1 ),
        .D(tx_xgmii_data_reg2[3]),
        .Q(d0[3]),
        .R(1'b0));
FDRE \d0_reg[4] 
       (.C(clk156),
        .CE(\n_0_d0[7]_i_1 ),
        .D(tx_xgmii_data_reg2[4]),
        .Q(d0[4]),
        .R(1'b0));
FDRE \d0_reg[5] 
       (.C(clk156),
        .CE(\n_0_d0[7]_i_1 ),
        .D(tx_xgmii_data_reg2[5]),
        .Q(d0[5]),
        .R(1'b0));
FDRE \d0_reg[6] 
       (.C(clk156),
        .CE(\n_0_d0[7]_i_1 ),
        .D(tx_xgmii_data_reg2[6]),
        .Q(d0[6]),
        .R(1'b0));
FDRE \d0_reg[7] 
       (.C(clk156),
        .CE(\n_0_d0[7]_i_1 ),
        .D(tx_xgmii_data_reg2[7]),
        .Q(d0[7]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \d1[7]_i_1 
       (.I0(tx_xgmii_ctrl_reg2[1]),
        .O(\n_0_d1[7]_i_1 ));
FDRE \d1_reg[0] 
       (.C(clk156),
        .CE(\n_0_d1[7]_i_1 ),
        .D(tx_xgmii_data_reg2[8]),
        .Q(d1[0]),
        .R(1'b0));
FDRE \d1_reg[1] 
       (.C(clk156),
        .CE(\n_0_d1[7]_i_1 ),
        .D(tx_xgmii_data_reg2[9]),
        .Q(d1[1]),
        .R(1'b0));
FDRE \d1_reg[2] 
       (.C(clk156),
        .CE(\n_0_d1[7]_i_1 ),
        .D(tx_xgmii_data_reg2[10]),
        .Q(d1[2]),
        .R(1'b0));
FDRE \d1_reg[3] 
       (.C(clk156),
        .CE(\n_0_d1[7]_i_1 ),
        .D(tx_xgmii_data_reg2[11]),
        .Q(d1[3]),
        .R(1'b0));
FDRE \d1_reg[4] 
       (.C(clk156),
        .CE(\n_0_d1[7]_i_1 ),
        .D(tx_xgmii_data_reg2[12]),
        .Q(d1[4]),
        .R(1'b0));
FDRE \d1_reg[5] 
       (.C(clk156),
        .CE(\n_0_d1[7]_i_1 ),
        .D(tx_xgmii_data_reg2[13]),
        .Q(d1[5]),
        .R(1'b0));
FDRE \d1_reg[6] 
       (.C(clk156),
        .CE(\n_0_d1[7]_i_1 ),
        .D(tx_xgmii_data_reg2[14]),
        .Q(d1[6]),
        .R(1'b0));
FDRE \d1_reg[7] 
       (.C(clk156),
        .CE(\n_0_d1[7]_i_1 ),
        .D(tx_xgmii_data_reg2[15]),
        .Q(d1[7]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \d2[7]_i_1 
       (.I0(tx_xgmii_ctrl_reg2[2]),
        .O(\n_0_d2[7]_i_1 ));
FDRE \d2_reg[0] 
       (.C(clk156),
        .CE(\n_0_d2[7]_i_1 ),
        .D(tx_xgmii_data_reg2[16]),
        .Q(d2[0]),
        .R(1'b0));
FDRE \d2_reg[1] 
       (.C(clk156),
        .CE(\n_0_d2[7]_i_1 ),
        .D(tx_xgmii_data_reg2[17]),
        .Q(d2[1]),
        .R(1'b0));
FDRE \d2_reg[2] 
       (.C(clk156),
        .CE(\n_0_d2[7]_i_1 ),
        .D(tx_xgmii_data_reg2[18]),
        .Q(d2[2]),
        .R(1'b0));
FDRE \d2_reg[3] 
       (.C(clk156),
        .CE(\n_0_d2[7]_i_1 ),
        .D(tx_xgmii_data_reg2[19]),
        .Q(d2[3]),
        .R(1'b0));
FDRE \d2_reg[4] 
       (.C(clk156),
        .CE(\n_0_d2[7]_i_1 ),
        .D(tx_xgmii_data_reg2[20]),
        .Q(d2[4]),
        .R(1'b0));
FDRE \d2_reg[5] 
       (.C(clk156),
        .CE(\n_0_d2[7]_i_1 ),
        .D(tx_xgmii_data_reg2[21]),
        .Q(d2[5]),
        .R(1'b0));
FDRE \d2_reg[6] 
       (.C(clk156),
        .CE(\n_0_d2[7]_i_1 ),
        .D(tx_xgmii_data_reg2[22]),
        .Q(d2[6]),
        .R(1'b0));
FDRE \d2_reg[7] 
       (.C(clk156),
        .CE(\n_0_d2[7]_i_1 ),
        .D(tx_xgmii_data_reg2[23]),
        .Q(d2[7]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \d3[7]_i_1 
       (.I0(tx_xgmii_ctrl_reg2[3]),
        .O(\n_0_d3[7]_i_1 ));
FDRE \d3_reg[0] 
       (.C(clk156),
        .CE(\n_0_d3[7]_i_1 ),
        .D(tx_xgmii_data_reg2[24]),
        .Q(d3[0]),
        .R(1'b0));
FDRE \d3_reg[1] 
       (.C(clk156),
        .CE(\n_0_d3[7]_i_1 ),
        .D(tx_xgmii_data_reg2[25]),
        .Q(d3[1]),
        .R(1'b0));
FDRE \d3_reg[2] 
       (.C(clk156),
        .CE(\n_0_d3[7]_i_1 ),
        .D(tx_xgmii_data_reg2[26]),
        .Q(d3[2]),
        .R(1'b0));
FDRE \d3_reg[3] 
       (.C(clk156),
        .CE(\n_0_d3[7]_i_1 ),
        .D(tx_xgmii_data_reg2[27]),
        .Q(d3[3]),
        .R(1'b0));
FDRE \d3_reg[4] 
       (.C(clk156),
        .CE(\n_0_d3[7]_i_1 ),
        .D(tx_xgmii_data_reg2[28]),
        .Q(d3[4]),
        .R(1'b0));
FDRE \d3_reg[5] 
       (.C(clk156),
        .CE(\n_0_d3[7]_i_1 ),
        .D(tx_xgmii_data_reg2[29]),
        .Q(d3[5]),
        .R(1'b0));
FDRE \d3_reg[6] 
       (.C(clk156),
        .CE(\n_0_d3[7]_i_1 ),
        .D(tx_xgmii_data_reg2[30]),
        .Q(d3[6]),
        .R(1'b0));
FDRE \d3_reg[7] 
       (.C(clk156),
        .CE(\n_0_d3[7]_i_1 ),
        .D(tx_xgmii_data_reg2[31]),
        .Q(d3[7]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \d4[7]_i_1 
       (.I0(tx_xgmii_ctrl_reg2[4]),
        .O(\n_0_d4[7]_i_1 ));
FDRE \d4_reg[0] 
       (.C(clk156),
        .CE(\n_0_d4[7]_i_1 ),
        .D(tx_xgmii_data_reg2[32]),
        .Q(d4[0]),
        .R(1'b0));
FDRE \d4_reg[1] 
       (.C(clk156),
        .CE(\n_0_d4[7]_i_1 ),
        .D(tx_xgmii_data_reg2[33]),
        .Q(d4[1]),
        .R(1'b0));
FDRE \d4_reg[2] 
       (.C(clk156),
        .CE(\n_0_d4[7]_i_1 ),
        .D(tx_xgmii_data_reg2[34]),
        .Q(d4[2]),
        .R(1'b0));
FDRE \d4_reg[3] 
       (.C(clk156),
        .CE(\n_0_d4[7]_i_1 ),
        .D(tx_xgmii_data_reg2[35]),
        .Q(d4[3]),
        .R(1'b0));
FDRE \d4_reg[4] 
       (.C(clk156),
        .CE(\n_0_d4[7]_i_1 ),
        .D(tx_xgmii_data_reg2[36]),
        .Q(d4[4]),
        .R(1'b0));
FDRE \d4_reg[5] 
       (.C(clk156),
        .CE(\n_0_d4[7]_i_1 ),
        .D(tx_xgmii_data_reg2[37]),
        .Q(d4[5]),
        .R(1'b0));
FDRE \d4_reg[6] 
       (.C(clk156),
        .CE(\n_0_d4[7]_i_1 ),
        .D(tx_xgmii_data_reg2[38]),
        .Q(d4[6]),
        .R(1'b0));
FDRE \d4_reg[7] 
       (.C(clk156),
        .CE(\n_0_d4[7]_i_1 ),
        .D(tx_xgmii_data_reg2[39]),
        .Q(d4[7]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \d5[7]_i_1 
       (.I0(tx_xgmii_ctrl_reg2[5]),
        .O(\n_0_d5[7]_i_1 ));
FDRE \d5_reg[0] 
       (.C(clk156),
        .CE(\n_0_d5[7]_i_1 ),
        .D(tx_xgmii_data_reg2[40]),
        .Q(d5[0]),
        .R(1'b0));
FDRE \d5_reg[1] 
       (.C(clk156),
        .CE(\n_0_d5[7]_i_1 ),
        .D(tx_xgmii_data_reg2[41]),
        .Q(d5[1]),
        .R(1'b0));
FDRE \d5_reg[2] 
       (.C(clk156),
        .CE(\n_0_d5[7]_i_1 ),
        .D(tx_xgmii_data_reg2[42]),
        .Q(d5[2]),
        .R(1'b0));
FDRE \d5_reg[3] 
       (.C(clk156),
        .CE(\n_0_d5[7]_i_1 ),
        .D(tx_xgmii_data_reg2[43]),
        .Q(d5[3]),
        .R(1'b0));
FDRE \d5_reg[4] 
       (.C(clk156),
        .CE(\n_0_d5[7]_i_1 ),
        .D(tx_xgmii_data_reg2[44]),
        .Q(d5[4]),
        .R(1'b0));
FDRE \d5_reg[5] 
       (.C(clk156),
        .CE(\n_0_d5[7]_i_1 ),
        .D(tx_xgmii_data_reg2[45]),
        .Q(d5[5]),
        .R(1'b0));
FDRE \d5_reg[6] 
       (.C(clk156),
        .CE(\n_0_d5[7]_i_1 ),
        .D(tx_xgmii_data_reg2[46]),
        .Q(d5[6]),
        .R(1'b0));
FDRE \d5_reg[7] 
       (.C(clk156),
        .CE(\n_0_d5[7]_i_1 ),
        .D(tx_xgmii_data_reg2[47]),
        .Q(d5[7]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \d6[7]_i_1 
       (.I0(tx_xgmii_ctrl_reg2[6]),
        .O(\n_0_d6[7]_i_1 ));
FDRE \d6_reg[0] 
       (.C(clk156),
        .CE(\n_0_d6[7]_i_1 ),
        .D(tx_xgmii_data_reg2[48]),
        .Q(d6[0]),
        .R(1'b0));
FDRE \d6_reg[1] 
       (.C(clk156),
        .CE(\n_0_d6[7]_i_1 ),
        .D(tx_xgmii_data_reg2[49]),
        .Q(d6[1]),
        .R(1'b0));
FDRE \d6_reg[2] 
       (.C(clk156),
        .CE(\n_0_d6[7]_i_1 ),
        .D(tx_xgmii_data_reg2[50]),
        .Q(d6[2]),
        .R(1'b0));
FDRE \d6_reg[3] 
       (.C(clk156),
        .CE(\n_0_d6[7]_i_1 ),
        .D(tx_xgmii_data_reg2[51]),
        .Q(d6[3]),
        .R(1'b0));
FDRE \d6_reg[4] 
       (.C(clk156),
        .CE(\n_0_d6[7]_i_1 ),
        .D(tx_xgmii_data_reg2[52]),
        .Q(d6[4]),
        .R(1'b0));
FDRE \d6_reg[5] 
       (.C(clk156),
        .CE(\n_0_d6[7]_i_1 ),
        .D(tx_xgmii_data_reg2[53]),
        .Q(d6[5]),
        .R(1'b0));
FDRE \d6_reg[6] 
       (.C(clk156),
        .CE(\n_0_d6[7]_i_1 ),
        .D(tx_xgmii_data_reg2[54]),
        .Q(d6[6]),
        .R(1'b0));
FDRE \d6_reg[7] 
       (.C(clk156),
        .CE(\n_0_d6[7]_i_1 ),
        .D(tx_xgmii_data_reg2[55]),
        .Q(d6[7]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \d7[7]_i_1 
       (.I0(tx_xgmii_ctrl_reg2[7]),
        .O(\n_0_d7[7]_i_1 ));
FDRE \d7_reg[0] 
       (.C(clk156),
        .CE(\n_0_d7[7]_i_1 ),
        .D(tx_xgmii_data_reg2[56]),
        .Q(d7[0]),
        .R(1'b0));
FDRE \d7_reg[1] 
       (.C(clk156),
        .CE(\n_0_d7[7]_i_1 ),
        .D(tx_xgmii_data_reg2[57]),
        .Q(d7[1]),
        .R(1'b0));
FDRE \d7_reg[2] 
       (.C(clk156),
        .CE(\n_0_d7[7]_i_1 ),
        .D(tx_xgmii_data_reg2[58]),
        .Q(d7[2]),
        .R(1'b0));
FDRE \d7_reg[3] 
       (.C(clk156),
        .CE(\n_0_d7[7]_i_1 ),
        .D(tx_xgmii_data_reg2[59]),
        .Q(d7[3]),
        .R(1'b0));
FDRE \d7_reg[4] 
       (.C(clk156),
        .CE(\n_0_d7[7]_i_1 ),
        .D(tx_xgmii_data_reg2[60]),
        .Q(d7[4]),
        .R(1'b0));
FDRE \d7_reg[5] 
       (.C(clk156),
        .CE(\n_0_d7[7]_i_1 ),
        .D(tx_xgmii_data_reg2[61]),
        .Q(d7[5]),
        .R(1'b0));
FDRE \d7_reg[6] 
       (.C(clk156),
        .CE(\n_0_d7[7]_i_1 ),
        .D(tx_xgmii_data_reg2[62]),
        .Q(d7[6]),
        .R(1'b0));
FDRE \d7_reg[7] 
       (.C(clk156),
        .CE(\n_0_d7[7]_i_1 ),
        .D(tx_xgmii_data_reg2[63]),
        .Q(d7[7]),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
     \o0[0]_i_1 
       (.I0(tx_xgmii_data_reg2[5]),
        .I1(tx_xgmii_data_reg2[7]),
        .I2(tx_xgmii_data_reg2[6]),
        .I3(tx_xgmii_ctrl_reg2[0]),
        .I4(\n_0_c0[6]_i_3 ),
        .I5(o0[0]),
        .O(\n_0_o0[0]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
     \o0[1]_i_1 
       (.I0(tx_xgmii_data_reg2[5]),
        .I1(tx_xgmii_data_reg2[7]),
        .I2(tx_xgmii_data_reg2[6]),
        .I3(tx_xgmii_ctrl_reg2[0]),
        .I4(\n_0_c0[6]_i_3 ),
        .I5(o0[1]),
        .O(\n_0_o0[1]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
     \o0[2]_i_1 
       (.I0(tx_xgmii_data_reg2[5]),
        .I1(tx_xgmii_data_reg2[7]),
        .I2(tx_xgmii_data_reg2[6]),
        .I3(tx_xgmii_ctrl_reg2[0]),
        .I4(\n_0_c0[6]_i_3 ),
        .I5(o0[2]),
        .O(\n_0_o0[2]_i_1 ));
LUT5 #(
    .INIT(32'h00000040)) 
     \o0[3]_i_1 
       (.I0(tx_xgmii_data_reg2[5]),
        .I1(tx_xgmii_data_reg2[7]),
        .I2(tx_xgmii_ctrl_reg2[0]),
        .I3(tx_xgmii_data_reg2[6]),
        .I4(\n_0_c0[6]_i_3 ),
        .O(\n_0_o0[3]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF00001000)) 
     \o0[3]_i_2 
       (.I0(tx_xgmii_data_reg2[5]),
        .I1(tx_xgmii_data_reg2[7]),
        .I2(tx_xgmii_data_reg2[6]),
        .I3(tx_xgmii_ctrl_reg2[0]),
        .I4(\n_0_c0[6]_i_3 ),
        .I5(o0[3]),
        .O(\n_0_o0[3]_i_2 ));
FDRE \o0_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_o0[0]_i_1 ),
        .Q(o0[0]),
        .R(\n_0_o0[3]_i_1 ));
FDRE \o0_reg[1] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_o0[1]_i_1 ),
        .Q(o0[1]),
        .R(\n_0_o0[3]_i_1 ));
FDRE \o0_reg[2] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_o0[2]_i_1 ),
        .Q(o0[2]),
        .R(\n_0_o0[3]_i_1 ));
FDRE \o0_reg[3] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_o0[3]_i_2 ),
        .Q(o0[3]),
        .R(\n_0_o0[3]_i_1 ));
LUT5 #(
    .INIT(32'hFFFF0008)) 
     \o4[0]_i_1 
       (.I0(tx_xgmii_data_reg2[38]),
        .I1(tx_xgmii_ctrl_reg2[4]),
        .I2(tx_xgmii_data_reg2[39]),
        .I3(\n_0_c4[6]_i_3 ),
        .I4(o4[0]),
        .O(\n_0_o4[0]_i_1 ));
LUT5 #(
    .INIT(32'hFFFF0008)) 
     \o4[1]_i_1 
       (.I0(tx_xgmii_data_reg2[38]),
        .I1(tx_xgmii_ctrl_reg2[4]),
        .I2(tx_xgmii_data_reg2[39]),
        .I3(\n_0_c4[6]_i_3 ),
        .I4(o4[1]),
        .O(\n_0_o4[1]_i_1 ));
LUT5 #(
    .INIT(32'hFFFF0008)) 
     \o4[2]_i_1 
       (.I0(tx_xgmii_data_reg2[38]),
        .I1(tx_xgmii_ctrl_reg2[4]),
        .I2(tx_xgmii_data_reg2[39]),
        .I3(\n_0_c4[6]_i_3 ),
        .I4(o4[2]),
        .O(\n_0_o4[2]_i_1 ));
LUT4 #(
    .INIT(16'h0040)) 
     \o4[3]_i_1 
       (.I0(tx_xgmii_data_reg2[38]),
        .I1(tx_xgmii_data_reg2[39]),
        .I2(tx_xgmii_ctrl_reg2[4]),
        .I3(\n_0_c4[6]_i_3 ),
        .O(\n_0_o4[3]_i_1 ));
LUT5 #(
    .INIT(32'hFFFF0008)) 
     \o4[3]_i_2 
       (.I0(tx_xgmii_data_reg2[38]),
        .I1(tx_xgmii_ctrl_reg2[4]),
        .I2(tx_xgmii_data_reg2[39]),
        .I3(\n_0_c4[6]_i_3 ),
        .I4(o4[3]),
        .O(\n_0_o4[3]_i_2 ));
FDRE \o4_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_o4[0]_i_1 ),
        .Q(o4[0]),
        .R(\n_0_o4[3]_i_1 ));
FDRE \o4_reg[1] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_o4[1]_i_1 ),
        .Q(o4[1]),
        .R(\n_0_o4[3]_i_1 ));
FDRE \o4_reg[2] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_o4[2]_i_1 ),
        .Q(o4[2]),
        .R(\n_0_o4[3]_i_1 ));
FDRE \o4_reg[3] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_o4[3]_i_2 ),
        .Q(o4[3]),
        .R(\n_0_o4[3]_i_1 ));
FDRE \t_type_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_t_type_reg_reg[0] ),
        .Q(Q[0]),
        .R(I1));
(* SOFT_HLUTNM = "soft_lutpair351" *) 
   LUT5 #(
    .INIT(32'h55515555)) 
     \t_type_reg[0]_i_1 
       (.I0(I1),
        .I1(\n_0_t_type_reg[0]_i_2 ),
        .I2(\n_0_t_type_reg[0]_i_3 ),
        .I3(\n_0_t_type_reg[0]_i_4 ),
        .I4(\n_0_t_type_reg[1]_i_4 ),
        .O(\n_0_t_type_reg[0]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \t_type_reg[0]_i_2 
       (.I0(tx_xgmii_ctrl_reg1[7]),
        .I1(\n_0_t_type_reg[0]_i_5 ),
        .I2(\n_0_t_type_reg[0]_i_6 ),
        .I3(tx_xgmii_ctrl_reg1[4]),
        .I4(tx_xgmii_ctrl_reg1[6]),
        .I5(tx_xgmii_ctrl_reg1[5]),
        .O(\n_0_t_type_reg[0]_i_2 ));
LUT4 #(
    .INIT(16'h0004)) 
     \t_type_reg[0]_i_3 
       (.I0(\n_0_t_type_reg[2]_i_13 ),
        .I1(\n_0_t_type_reg[2]_i_14 ),
        .I2(\n_0_t_type_reg[2]_i_16 ),
        .I3(\n_0_t_type_reg[2]_i_15 ),
        .O(\n_0_t_type_reg[0]_i_3 ));
LUT6 #(
    .INIT(64'h0000000000030005)) 
     \t_type_reg[0]_i_4 
       (.I0(\n_0_t_type_reg[2]_i_17 ),
        .I1(\n_0_t_type_reg[0]_i_7 ),
        .I2(\n_0_t_type_reg[2]_i_16 ),
        .I3(\n_0_t_type_reg[0]_i_8 ),
        .I4(tx_xgmii_ctrl_reg1[0]),
        .I5(\n_0_t_type_reg[2]_i_15 ),
        .O(\n_0_t_type_reg[0]_i_4 ));
LUT2 #(
    .INIT(4'hE)) 
     \t_type_reg[0]_i_5 
       (.I0(tx_xgmii_ctrl_reg1[2]),
        .I1(tx_xgmii_ctrl_reg1[3]),
        .O(\n_0_t_type_reg[0]_i_5 ));
LUT2 #(
    .INIT(4'hE)) 
     \t_type_reg[0]_i_6 
       (.I0(tx_xgmii_ctrl_reg1[0]),
        .I1(tx_xgmii_ctrl_reg1[1]),
        .O(\n_0_t_type_reg[0]_i_6 ));
LUT2 #(
    .INIT(4'hE)) 
     \t_type_reg[0]_i_7 
       (.I0(\n_0_t_type_reg[2]_i_9 ),
        .I1(\n_0_t_type_reg[2]_i_10 ),
        .O(\n_0_t_type_reg[0]_i_7 ));
LUT4 #(
    .INIT(16'hBFFF)) 
     \t_type_reg[0]_i_8 
       (.I0(\n_0_t_type_reg[2]_i_19 ),
        .I1(tx_xgmii_ctrl_reg1[1]),
        .I2(tx_xgmii_ctrl_reg1[2]),
        .I3(tx_xgmii_ctrl_reg1[3]),
        .O(\n_0_t_type_reg[0]_i_8 ));
FDSE \t_type_reg[1] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_t_type_reg_reg[1] ),
        .Q(Q[1]),
        .S(I1));
LUT6 #(
    .INIT(64'h4FFF4FFFFFFF4FFF)) 
     \t_type_reg[1]_i_1 
       (.I0(\n_0_t_type_reg[1]_i_2 ),
        .I1(\n_0_t_type_reg[1]_i_3 ),
        .I2(\n_0_t_type_reg[1]_i_4 ),
        .I3(\n_0_t_type_reg[1]_i_5 ),
        .I4(\n_0_t_type_reg[1]_i_6 ),
        .I5(\n_0_t_type_reg[1]_i_7 ),
        .O(\n_0_t_type_reg[1]_i_1 ));
LUT5 #(
    .INIT(32'hAAFBAAAA)) 
     \t_type_reg[1]_i_10 
       (.I0(\n_0_t_type_reg[1]_i_26 ),
        .I1(\n_0_t_type_reg[1]_i_23 ),
        .I2(\n_0_t_type_reg[1]_i_24 ),
        .I3(\n_0_t_type_reg[0]_i_8 ),
        .I4(\n_0_t_type_reg[2]_i_10 ),
        .O(\n_0_t_type_reg[1]_i_10 ));
LUT6 #(
    .INIT(64'hAAAAAAAAEFAAABAB)) 
     \t_type_reg[1]_i_11 
       (.I0(\n_0_block_field[4]_i_5 ),
        .I1(tx_xgmii_ctrl_reg1[1]),
        .I2(tx_xgmii_ctrl_reg1[0]),
        .I3(tx_xgmii_ctrl_reg1[3]),
        .I4(tx_xgmii_ctrl_reg1[2]),
        .I5(\n_0_t_type_reg[2]_i_19 ),
        .O(\n_0_t_type_reg[1]_i_11 ));
LUT6 #(
    .INIT(64'h00002AAA00000000)) 
     \t_type_reg[1]_i_12 
       (.I0(\n_0_t_type_reg[2]_i_34 ),
        .I1(\n_0_t_type_reg[1]_i_6 ),
        .I2(\n_0_t_type_reg[2]_i_10 ),
        .I3(\n_0_block_field[5]_i_5 ),
        .I4(\n_0_t_type_reg[2]_i_35 ),
        .I5(\n_0_t_type_reg[2]_i_69 ),
        .O(\n_0_t_type_reg[1]_i_12 ));
LUT2 #(
    .INIT(4'h1)) 
     \t_type_reg[1]_i_13 
       (.I0(tx_xgmii_ctrl_reg1[7]),
        .I1(tx_xgmii_ctrl_reg1[6]),
        .O(\n_0_t_type_reg[1]_i_13 ));
(* SOFT_HLUTNM = "soft_lutpair377" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \t_type_reg[1]_i_14 
       (.I0(\n_0_t_type_reg[2]_i_64 ),
        .I1(\n_0_t_type_reg[1]_i_9 ),
        .O(\n_0_t_type_reg[1]_i_14 ));
LUT5 #(
    .INIT(32'hFFFF7EFF)) 
     \t_type_reg[1]_i_15 
       (.I0(tx_xgmii_ctrl_reg1[1]),
        .I1(tx_xgmii_ctrl_reg1[3]),
        .I2(tx_xgmii_ctrl_reg1[2]),
        .I3(tx_xgmii_ctrl_reg1[4]),
        .I4(\n_0_block_field[6]_i_4 ),
        .O(\n_0_t_type_reg[1]_i_15 ));
LUT6 #(
    .INIT(64'h00000000A2000000)) 
     \t_type_reg[1]_i_16 
       (.I0(\n_0_t_type_reg[2]_i_61 ),
        .I1(\n_0_block_field[5]_i_5 ),
        .I2(\n_0_block_field[5]_i_6 ),
        .I3(\n_0_t_type_reg[2]_i_62 ),
        .I4(\n_0_t_type_reg[2]_i_34 ),
        .I5(\n_0_t_type_reg[2]_i_35 ),
        .O(\n_0_t_type_reg[1]_i_16 ));
LUT5 #(
    .INIT(32'h00000040)) 
     \t_type_reg[1]_i_17 
       (.I0(\n_0_t_type_reg[2]_i_45 ),
        .I1(\n_0_block_field[4]_i_5 ),
        .I2(tx_xgmii_ctrl_reg1[5]),
        .I3(\n_0_t_type_reg[2]_i_52 ),
        .I4(\n_0_t_type_reg[2]_i_53 ),
        .O(\n_0_t_type_reg[1]_i_17 ));
LUT6 #(
    .INIT(64'h0000000000000080)) 
     \t_type_reg[1]_i_18 
       (.I0(tx_xgmii_ctrl_reg1[5]),
        .I1(tx_xgmii_data_reg1[42]),
        .I2(\n_0_t_type_reg[2]_i_21 ),
        .I3(\n_0_t_type_reg[2]_i_45 ),
        .I4(\n_0_t_type_reg[2]_i_54 ),
        .I5(\n_0_t_type_reg[2]_i_23 ),
        .O(\n_0_t_type_reg[1]_i_18 ));
LUT6 #(
    .INIT(64'hFFFFBFFFFFFFFFFF)) 
     \t_type_reg[1]_i_19 
       (.I0(tx_xgmii_data_reg1[17]),
        .I1(tx_xgmii_data_reg1[19]),
        .I2(tx_xgmii_data_reg1[16]),
        .I3(tx_xgmii_data_reg1[18]),
        .I4(\n_0_t_type_reg[2]_i_49 ),
        .I5(\n_0_t_type_reg[2]_i_14 ),
        .O(\n_0_t_type_reg[1]_i_19 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
     \t_type_reg[1]_i_2 
       (.I0(\n_0_t_type_reg[1]_i_8 ),
        .I1(\n_0_t_type_reg[1]_i_9 ),
        .I2(tx_xgmii_ctrl_reg1[5]),
        .I3(\n_0_t_type_reg[1]_i_10 ),
        .I4(tx_xgmii_ctrl_reg1[3]),
        .I5(\n_0_t_type_reg[1]_i_11 ),
        .O(\n_0_t_type_reg[1]_i_2 ));
LUT6 #(
    .INIT(64'hAAEAFFFFFFFFFFFF)) 
     \t_type_reg[1]_i_20 
       (.I0(\n_0_t_type_reg[2]_i_9 ),
        .I1(\n_0_block_field[5]_i_5 ),
        .I2(\n_0_t_type_reg[2]_i_10 ),
        .I3(\n_0_t_type_reg[0]_i_8 ),
        .I4(tx_xgmii_ctrl_reg1[0]),
        .I5(tx_xgmii_data_reg1[2]),
        .O(\n_0_t_type_reg[1]_i_20 ));
(* SOFT_HLUTNM = "soft_lutpair376" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \t_type_reg[1]_i_21 
       (.I0(\n_0_t_type_reg[2]_i_32 ),
        .I1(\n_0_t_type_reg[2]_i_46 ),
        .I2(\n_0_t_type_reg[2]_i_45 ),
        .O(\n_0_t_type_reg[1]_i_21 ));
LUT4 #(
    .INIT(16'hFFF7)) 
     \t_type_reg[1]_i_22 
       (.I0(tx_xgmii_data_reg1[18]),
        .I1(tx_xgmii_ctrl_reg1[2]),
        .I2(\n_0_t_type_reg[2]_i_36 ),
        .I3(\n_0_t_type_reg[2]_i_38 ),
        .O(\n_0_t_type_reg[1]_i_22 ));
LUT4 #(
    .INIT(16'h0008)) 
     \t_type_reg[1]_i_23 
       (.I0(\n_0_t_type_reg[2]_i_57 ),
        .I1(\n_0_t_type_reg[2]_i_100 ),
        .I2(\n_0_t_type_reg[1]_i_27 ),
        .I3(\n_0_t_type_reg[1]_i_28 ),
        .O(\n_0_t_type_reg[1]_i_23 ));
LUT4 #(
    .INIT(16'hFFFE)) 
     \t_type_reg[1]_i_24 
       (.I0(\n_0_block_field[5]_i_16 ),
        .I1(\n_0_block_field[5]_i_15 ),
        .I2(\n_0_block_field[5]_i_14 ),
        .I3(\n_0_block_field[5]_i_13 ),
        .O(\n_0_t_type_reg[1]_i_24 ));
LUT3 #(
    .INIT(8'hEB)) 
     \t_type_reg[1]_i_25 
       (.I0(tx_xgmii_data_reg1[37]),
        .I1(tx_xgmii_data_reg1[38]),
        .I2(tx_xgmii_data_reg1[39]),
        .O(\n_0_t_type_reg[1]_i_25 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
     \t_type_reg[1]_i_26 
       (.I0(\n_0_t_type_reg[2]_i_39 ),
        .I1(\n_0_t_type_reg[2]_i_46 ),
        .I2(tx_xgmii_data_reg1[2]),
        .I3(tx_xgmii_ctrl_reg1[0]),
        .I4(\n_0_t_type_reg[2]_i_40 ),
        .I5(\n_0_t_type_reg[2]_i_41 ),
        .O(\n_0_t_type_reg[1]_i_26 ));
LUT6 #(
    .INIT(64'h0000000040000000)) 
     \t_type_reg[1]_i_27 
       (.I0(tx_xgmii_data_reg1[0]),
        .I1(tx_xgmii_data_reg1[5]),
        .I2(tx_xgmii_data_reg1[2]),
        .I3(tx_xgmii_data_reg1[1]),
        .I4(\n_0_t_type_reg[2]_i_91 ),
        .I5(\n_0_t_type_reg[1]_i_29 ),
        .O(\n_0_t_type_reg[1]_i_27 ));
LUT5 #(
    .INIT(32'h00004000)) 
     \t_type_reg[1]_i_28 
       (.I0(tx_xgmii_data_reg1[48]),
        .I1(tx_xgmii_data_reg1[53]),
        .I2(tx_xgmii_data_reg1[50]),
        .I3(tx_xgmii_data_reg1[49]),
        .I4(\n_0_t_type_reg[2]_i_96 ),
        .O(\n_0_t_type_reg[1]_i_28 ));
LUT2 #(
    .INIT(4'h7)) 
     \t_type_reg[1]_i_29 
       (.I0(tx_xgmii_data_reg1[7]),
        .I1(tx_xgmii_data_reg1[6]),
        .O(\n_0_t_type_reg[1]_i_29 ));
LUT6 #(
    .INIT(64'h00000000EEEEEEE0)) 
     \t_type_reg[1]_i_3 
       (.I0(\n_0_t_type_reg[1]_i_12 ),
        .I1(\n_0_t_type_reg[1]_i_13 ),
        .I2(tx_xgmii_ctrl_reg1[5]),
        .I3(tx_xgmii_ctrl_reg1[3]),
        .I4(\n_0_t_type_reg[1]_i_14 ),
        .I5(\n_0_t_type_reg[1]_i_15 ),
        .O(\n_0_t_type_reg[1]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair373" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \t_type_reg[1]_i_4 
       (.I0(\n_0_t_type_reg[1]_i_16 ),
        .I1(\n_0_t_type_reg[1]_i_17 ),
        .I2(\n_0_block_field[5]_i_2 ),
        .I3(\n_0_t_type_reg[1]_i_18 ),
        .O(\n_0_t_type_reg[1]_i_4 ));
LUT6 #(
    .INIT(64'h00000000FFFFFFD0)) 
     \t_type_reg[1]_i_5 
       (.I0(\n_0_t_type_reg[2]_i_18 ),
        .I1(\n_0_t_type_reg[2]_i_17 ),
        .I2(\n_0_t_type_reg[1]_i_19 ),
        .I3(\n_0_t_type_reg[2]_i_16 ),
        .I4(\n_0_t_type_reg[2]_i_15 ),
        .I5(I1),
        .O(\n_0_t_type_reg[1]_i_5 ));
LUT5 #(
    .INIT(32'h00008000)) 
     \t_type_reg[1]_i_6 
       (.I0(tx_xgmii_ctrl_reg1[0]),
        .I1(tx_xgmii_ctrl_reg1[3]),
        .I2(tx_xgmii_ctrl_reg1[2]),
        .I3(tx_xgmii_ctrl_reg1[1]),
        .I4(\n_0_t_type_reg[2]_i_19 ),
        .O(\n_0_t_type_reg[1]_i_6 ));
LUT6 #(
    .INIT(64'hEFFFEFFFEFFFEF00)) 
     \t_type_reg[1]_i_7 
       (.I0(\n_0_t_type_reg[1]_i_20 ),
        .I1(\n_0_t_type_reg[1]_i_21 ),
        .I2(\n_0_t_type_reg[2]_i_11 ),
        .I3(\n_0_t_type_reg[2]_i_10 ),
        .I4(\n_0_t_type_reg[2]_i_9 ),
        .I5(\n_0_t_type_reg[2]_i_8 ),
        .O(\n_0_t_type_reg[1]_i_7 ));
LUT6 #(
    .INIT(64'hFFEFEEEEEEEEEEEE)) 
     \t_type_reg[1]_i_8 
       (.I0(\n_0_t_type_reg[2]_i_32 ),
        .I1(\n_0_t_type_reg[1]_i_22 ),
        .I2(\n_0_t_type_reg[1]_i_23 ),
        .I3(\n_0_t_type_reg[1]_i_24 ),
        .I4(\n_0_t_type_reg[1]_i_6 ),
        .I5(\n_0_t_type_reg[2]_i_10 ),
        .O(\n_0_t_type_reg[1]_i_8 ));
LUT6 #(
    .INIT(64'hFFEFFFFFFFFFFFFF)) 
     \t_type_reg[1]_i_9 
       (.I0(\n_0_t_type_reg[1]_i_25 ),
        .I1(tx_xgmii_data_reg1[33]),
        .I2(tx_xgmii_data_reg1[36]),
        .I3(tx_xgmii_data_reg1[32]),
        .I4(tx_xgmii_data_reg1[34]),
        .I5(tx_xgmii_data_reg1[35]),
        .O(\n_0_t_type_reg[1]_i_9 ));
FDRE \t_type_reg[2] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_t_type_reg_reg[2] ),
        .Q(Q[2]),
        .R(I1));
LUT6 #(
    .INIT(64'h00000000FEEEFEFE)) 
     \t_type_reg[2]_i_1 
       (.I0(\n_0_t_type_reg[2]_i_2 ),
        .I1(\n_0_t_type_reg[2]_i_3 ),
        .I2(\n_0_t_type_reg[2]_i_4 ),
        .I3(\n_0_t_type_reg[2]_i_5 ),
        .I4(\n_0_t_type_reg[2]_i_6 ),
        .I5(\n_0_t_type_reg[2]_i_7 ),
        .O(\n_0_t_type_reg[2]_i_1 ));
LUT5 #(
    .INIT(32'hEFFFFFFF)) 
     \t_type_reg[2]_i_10 
       (.I0(\n_0_t_type_reg[2]_i_42 ),
        .I1(tx_xgmii_data_reg1[1]),
        .I2(tx_xgmii_data_reg1[7]),
        .I3(tx_xgmii_data_reg1[2]),
        .I4(tx_xgmii_data_reg1[3]),
        .O(\n_0_t_type_reg[2]_i_10 ));
LUT5 #(
    .INIT(32'hDFFFFFFF)) 
     \t_type_reg[2]_i_100 
       (.I0(tx_xgmii_data_reg1[59]),
        .I1(tx_xgmii_data_reg1[56]),
        .I2(tx_xgmii_data_reg1[61]),
        .I3(tx_xgmii_data_reg1[60]),
        .I4(\n_0_block_field[5]_i_23 ),
        .O(\n_0_t_type_reg[2]_i_100 ));
LUT5 #(
    .INIT(32'hFF7FFFFF)) 
     \t_type_reg[2]_i_101 
       (.I0(\n_0_t_type_reg[2]_i_117 ),
        .I1(tx_xgmii_data_reg1[42]),
        .I2(tx_xgmii_data_reg1[40]),
        .I3(tx_xgmii_data_reg1[41]),
        .I4(tx_xgmii_data_reg1[43]),
        .O(\n_0_t_type_reg[2]_i_101 ));
LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
     \t_type_reg[2]_i_102 
       (.I0(tx_xgmii_data_reg1[45]),
        .I1(tx_xgmii_data_reg1[42]),
        .I2(tx_xgmii_data_reg1[40]),
        .I3(tx_xgmii_data_reg1[43]),
        .I4(tx_xgmii_data_reg1[44]),
        .I5(tx_xgmii_data_reg1[41]),
        .O(\n_0_t_type_reg[2]_i_102 ));
LUT5 #(
    .INIT(32'h608080A1)) 
     \t_type_reg[2]_i_103 
       (.I0(tx_xgmii_data_reg1[43]),
        .I1(tx_xgmii_data_reg1[45]),
        .I2(tx_xgmii_data_reg1[44]),
        .I3(tx_xgmii_data_reg1[47]),
        .I4(tx_xgmii_data_reg1[46]),
        .O(\n_0_t_type_reg[2]_i_103 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \t_type_reg[2]_i_104 
       (.I0(tx_xgmii_data_reg1[38]),
        .I1(tx_xgmii_data_reg1[39]),
        .I2(tx_xgmii_data_reg1[35]),
        .I3(tx_xgmii_data_reg1[34]),
        .O(\n_0_t_type_reg[2]_i_104 ));
LUT3 #(
    .INIT(8'hFE)) 
     \t_type_reg[2]_i_105 
       (.I0(tx_xgmii_ctrl_reg1[2]),
        .I1(tx_xgmii_ctrl_reg1[1]),
        .I2(tx_xgmii_ctrl_reg1[0]),
        .O(\n_0_t_type_reg[2]_i_105 ));
LUT2 #(
    .INIT(4'h2)) 
     \t_type_reg[2]_i_106 
       (.I0(tx_xgmii_data_reg1[27]),
        .I1(tx_xgmii_data_reg1[25]),
        .O(\n_0_t_type_reg[2]_i_106 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \t_type_reg[2]_i_107 
       (.I0(tx_xgmii_data_reg1[28]),
        .I1(tx_xgmii_data_reg1[29]),
        .I2(tx_xgmii_data_reg1[31]),
        .I3(tx_xgmii_data_reg1[30]),
        .O(\n_0_t_type_reg[2]_i_107 ));
LUT2 #(
    .INIT(4'h2)) 
     \t_type_reg[2]_i_108 
       (.I0(tx_xgmii_data_reg1[51]),
        .I1(tx_xgmii_data_reg1[49]),
        .O(\n_0_t_type_reg[2]_i_108 ));
LUT4 #(
    .INIT(16'hFFF9)) 
     \t_type_reg[2]_i_109 
       (.I0(tx_xgmii_data_reg1[7]),
        .I1(tx_xgmii_data_reg1[6]),
        .I2(tx_xgmii_data_reg1[5]),
        .I3(tx_xgmii_data_reg1[1]),
        .O(\n_0_t_type_reg[2]_i_109 ));
LUT6 #(
    .INIT(64'h0004000400000004)) 
     \t_type_reg[2]_i_11 
       (.I0(\n_0_t_type_reg[2]_i_35 ),
        .I1(\n_0_t_type_reg[2]_i_34 ),
        .I2(\n_0_t_type_reg[2]_i_43 ),
        .I3(\n_0_t_type_reg[2]_i_44 ),
        .I4(\n_0_block_field[5]_i_5 ),
        .I5(\n_0_block_field[5]_i_6 ),
        .O(\n_0_t_type_reg[2]_i_11 ));
LUT2 #(
    .INIT(4'hB)) 
     \t_type_reg[2]_i_110 
       (.I0(tx_xgmii_data_reg1[32]),
        .I1(tx_xgmii_data_reg1[36]),
        .O(\n_0_t_type_reg[2]_i_110 ));
LUT2 #(
    .INIT(4'h7)) 
     \t_type_reg[2]_i_111 
       (.I0(tx_xgmii_data_reg1[27]),
        .I1(tx_xgmii_data_reg1[28]),
        .O(\n_0_t_type_reg[2]_i_111 ));
LUT2 #(
    .INIT(4'h7)) 
     \t_type_reg[2]_i_112 
       (.I0(tx_xgmii_data_reg1[34]),
        .I1(tx_xgmii_ctrl_reg1[4]),
        .O(\n_0_t_type_reg[2]_i_112 ));
LUT3 #(
    .INIT(8'h42)) 
     \t_type_reg[2]_i_113 
       (.I0(tx_xgmii_data_reg1[35]),
        .I1(tx_xgmii_data_reg1[33]),
        .I2(tx_xgmii_data_reg1[32]),
        .O(\n_0_t_type_reg[2]_i_113 ));
LUT4 #(
    .INIT(16'hFF7F)) 
     \t_type_reg[2]_i_114 
       (.I0(tx_xgmii_data_reg1[37]),
        .I1(tx_xgmii_data_reg1[33]),
        .I2(tx_xgmii_data_reg1[36]),
        .I3(tx_xgmii_data_reg1[32]),
        .O(\n_0_t_type_reg[2]_i_114 ));
LUT5 #(
    .INIT(32'hF7FFFFFE)) 
     \t_type_reg[2]_i_115 
       (.I0(tx_xgmii_data_reg1[37]),
        .I1(tx_xgmii_data_reg1[36]),
        .I2(tx_xgmii_data_reg1[35]),
        .I3(tx_xgmii_data_reg1[39]),
        .I4(tx_xgmii_data_reg1[38]),
        .O(\n_0_t_type_reg[2]_i_115 ));
LUT5 #(
    .INIT(32'hF7777FF7)) 
     \t_type_reg[2]_i_116 
       (.I0(tx_xgmii_data_reg1[35]),
        .I1(tx_xgmii_data_reg1[36]),
        .I2(tx_xgmii_data_reg1[39]),
        .I3(tx_xgmii_data_reg1[38]),
        .I4(tx_xgmii_data_reg1[37]),
        .O(\n_0_t_type_reg[2]_i_116 ));
LUT4 #(
    .INIT(16'h8000)) 
     \t_type_reg[2]_i_117 
       (.I0(tx_xgmii_data_reg1[46]),
        .I1(tx_xgmii_data_reg1[47]),
        .I2(tx_xgmii_data_reg1[44]),
        .I3(tx_xgmii_data_reg1[45]),
        .O(\n_0_t_type_reg[2]_i_117 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \t_type_reg[2]_i_12 
       (.I0(\n_0_t_type_reg[2]_i_45 ),
        .I1(\n_0_t_type_reg[2]_i_46 ),
        .I2(\n_0_t_type_reg[2]_i_32 ),
        .I3(\n_0_t_type_reg[2]_i_47 ),
        .I4(\n_0_t_type_reg[2]_i_48 ),
        .I5(\n_0_t_type_reg[2]_i_9 ),
        .O(\n_0_t_type_reg[2]_i_12 ));
LUT5 #(
    .INIT(32'hFFFFBFFF)) 
     \t_type_reg[2]_i_13 
       (.I0(\n_0_t_type_reg[2]_i_49 ),
        .I1(tx_xgmii_data_reg1[18]),
        .I2(tx_xgmii_data_reg1[16]),
        .I3(tx_xgmii_data_reg1[19]),
        .I4(tx_xgmii_data_reg1[17]),
        .O(\n_0_t_type_reg[2]_i_13 ));
LUT5 #(
    .INIT(32'h00000040)) 
     \t_type_reg[2]_i_14 
       (.I0(\n_0_t_type_reg[2]_i_19 ),
        .I1(tx_xgmii_ctrl_reg1[2]),
        .I2(tx_xgmii_ctrl_reg1[3]),
        .I3(tx_xgmii_ctrl_reg1[0]),
        .I4(tx_xgmii_ctrl_reg1[1]),
        .O(\n_0_t_type_reg[2]_i_14 ));
LUT2 #(
    .INIT(4'hB)) 
     \t_type_reg[2]_i_15 
       (.I0(\n_0_t_type_reg[2]_i_35 ),
        .I1(\n_0_t_type_reg[2]_i_34 ),
        .O(\n_0_t_type_reg[2]_i_15 ));
LUT6 #(
    .INIT(64'hFFFEFEFEFEFEFEFE)) 
     \t_type_reg[2]_i_16 
       (.I0(\n_0_t_type_reg[2]_i_43 ),
        .I1(\n_0_t_type_reg[2]_i_44 ),
        .I2(\n_0_t_type_reg[2]_i_32 ),
        .I3(\n_0_block_field[5]_i_5 ),
        .I4(\n_0_t_type_reg[1]_i_6 ),
        .I5(\n_0_t_type_reg[2]_i_10 ),
        .O(\n_0_t_type_reg[2]_i_16 ));
LUT6 #(
    .INIT(64'hFFFFFFFFEFFFFFFF)) 
     \t_type_reg[2]_i_17 
       (.I0(\n_0_t_type_reg[2]_i_50 ),
        .I1(tx_xgmii_data_reg1[9]),
        .I2(tx_xgmii_data_reg1[11]),
        .I3(tx_xgmii_data_reg1[8]),
        .I4(tx_xgmii_data_reg1[10]),
        .I5(\n_0_t_type_reg[2]_i_51 ),
        .O(\n_0_t_type_reg[2]_i_17 ));
LUT2 #(
    .INIT(4'h1)) 
     \t_type_reg[2]_i_18 
       (.I0(tx_xgmii_ctrl_reg1[0]),
        .I1(\n_0_t_type_reg[0]_i_8 ),
        .O(\n_0_t_type_reg[2]_i_18 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \t_type_reg[2]_i_19 
       (.I0(tx_xgmii_ctrl_reg1[4]),
        .I1(tx_xgmii_ctrl_reg1[5]),
        .I2(tx_xgmii_ctrl_reg1[7]),
        .I3(tx_xgmii_ctrl_reg1[6]),
        .O(\n_0_t_type_reg[2]_i_19 ));
LUT6 #(
    .INIT(64'hAAA8AAA800A8AAA8)) 
     \t_type_reg[2]_i_2 
       (.I0(\n_0_t_type_reg[1]_i_6 ),
        .I1(\n_0_t_type_reg[2]_i_8 ),
        .I2(\n_0_t_type_reg[2]_i_9 ),
        .I3(\n_0_t_type_reg[2]_i_10 ),
        .I4(\n_0_t_type_reg[2]_i_11 ),
        .I5(\n_0_t_type_reg[2]_i_12 ),
        .O(\n_0_t_type_reg[2]_i_2 ));
LUT5 #(
    .INIT(32'h88888880)) 
     \t_type_reg[2]_i_20 
       (.I0(tx_xgmii_ctrl_reg1[5]),
        .I1(\n_0_block_field[4]_i_5 ),
        .I2(\n_0_t_type_reg[2]_i_45 ),
        .I3(\n_0_t_type_reg[2]_i_52 ),
        .I4(\n_0_t_type_reg[2]_i_53 ),
        .O(\n_0_t_type_reg[2]_i_20 ));
LUT5 #(
    .INIT(32'h00000001)) 
     \t_type_reg[2]_i_21 
       (.I0(tx_xgmii_ctrl_reg1[2]),
        .I1(tx_xgmii_ctrl_reg1[3]),
        .I2(tx_xgmii_ctrl_reg1[0]),
        .I3(tx_xgmii_ctrl_reg1[1]),
        .I4(\n_0_t_type_reg[2]_i_19 ),
        .O(\n_0_t_type_reg[2]_i_21 ));
(* SOFT_HLUTNM = "soft_lutpair376" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \t_type_reg[2]_i_22 
       (.I0(\n_0_t_type_reg[2]_i_45 ),
        .I1(\n_0_t_type_reg[2]_i_54 ),
        .O(\n_0_t_type_reg[2]_i_22 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF22F2)) 
     \t_type_reg[2]_i_23 
       (.I0(\n_0_t_type_reg[2]_i_55 ),
        .I1(\n_0_t_type_reg[2]_i_56 ),
        .I2(\n_0_t_type_reg[2]_i_57 ),
        .I3(\n_0_t_type_reg[2]_i_58 ),
        .I4(\n_0_t_type_reg[2]_i_59 ),
        .I5(\n_0_t_type_reg[2]_i_60 ),
        .O(\n_0_t_type_reg[2]_i_23 ));
LUT3 #(
    .INIT(8'hBF)) 
     \t_type_reg[2]_i_24 
       (.I0(\n_0_t_type_reg[2]_i_45 ),
        .I1(tx_xgmii_ctrl_reg1[5]),
        .I2(tx_xgmii_data_reg1[42]),
        .O(\n_0_t_type_reg[2]_i_24 ));
LUT6 #(
    .INIT(64'h8A8AAA8AAAAAAAAA)) 
     \t_type_reg[2]_i_25 
       (.I0(\n_0_t_type_reg[2]_i_61 ),
        .I1(\n_0_t_type_reg[2]_i_35 ),
        .I2(\n_0_t_type_reg[2]_i_34 ),
        .I3(\n_0_block_field[5]_i_5 ),
        .I4(\n_0_block_field[5]_i_6 ),
        .I5(\n_0_t_type_reg[2]_i_62 ),
        .O(\n_0_t_type_reg[2]_i_25 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFF8AFFFF)) 
     \t_type_reg[2]_i_26 
       (.I0(\n_0_t_type_reg[2]_i_63 ),
        .I1(\n_0_block_field[5]_i_6 ),
        .I2(\n_0_block_field[5]_i_5 ),
        .I3(\n_0_block_field[3]_i_3 ),
        .I4(\n_0_block_field[4]_i_5 ),
        .I5(tx_xgmii_ctrl_reg1[5]),
        .O(\n_0_t_type_reg[2]_i_26 ));
LUT5 #(
    .INIT(32'hAAAAFBAA)) 
     \t_type_reg[2]_i_27 
       (.I0(tx_xgmii_ctrl_reg1[3]),
        .I1(\n_0_t_type_reg[2]_i_64 ),
        .I2(\n_0_block_field[5]_i_11 ),
        .I3(tx_xgmii_ctrl_reg1[4]),
        .I4(tx_xgmii_ctrl_reg1[5]),
        .O(\n_0_t_type_reg[2]_i_27 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \t_type_reg[2]_i_28 
       (.I0(\n_0_t_type_reg[2]_i_65 ),
        .I1(\n_0_t_type_reg[2]_i_9 ),
        .I2(\n_0_t_type_reg[2]_i_66 ),
        .I3(\n_0_t_type_reg[2]_i_45 ),
        .I4(\n_0_t_type_reg[2]_i_46 ),
        .I5(\n_0_t_type_reg[2]_i_32 ),
        .O(\n_0_t_type_reg[2]_i_28 ));
LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
     \t_type_reg[2]_i_29 
       (.I0(\n_0_t_type_reg[2]_i_67 ),
        .I1(\n_0_t_type_reg[2]_i_34 ),
        .I2(\n_0_t_type_reg[2]_i_68 ),
        .I3(\n_0_t_type_reg[2]_i_35 ),
        .I4(\n_0_t_type_reg[2]_i_69 ),
        .I5(\n_0_t_type_reg[2]_i_70 ),
        .O(\n_0_t_type_reg[2]_i_29 ));
LUT6 #(
    .INIT(64'hFFFFFFF8CCC8CCC8)) 
     \t_type_reg[2]_i_3 
       (.I0(\n_0_t_type_reg[2]_i_13 ),
        .I1(\n_0_t_type_reg[2]_i_14 ),
        .I2(\n_0_t_type_reg[2]_i_15 ),
        .I3(\n_0_t_type_reg[2]_i_16 ),
        .I4(\n_0_t_type_reg[2]_i_17 ),
        .I5(\n_0_t_type_reg[2]_i_18 ),
        .O(\n_0_t_type_reg[2]_i_3 ));
LUT4 #(
    .INIT(16'h7EFF)) 
     \t_type_reg[2]_i_30 
       (.I0(tx_xgmii_ctrl_reg1[1]),
        .I1(tx_xgmii_ctrl_reg1[3]),
        .I2(tx_xgmii_ctrl_reg1[2]),
        .I3(tx_xgmii_ctrl_reg1[0]),
        .O(\n_0_t_type_reg[2]_i_30 ));
LUT6 #(
    .INIT(64'hFFFFFFFF0000D5DD)) 
     \t_type_reg[2]_i_31 
       (.I0(\n_0_block_field[5]_i_9 ),
        .I1(\n_0_t_type_reg[2]_i_63 ),
        .I2(\n_0_block_field[5]_i_6 ),
        .I3(\n_0_block_field[5]_i_5 ),
        .I4(\n_0_block_field[5]_i_10 ),
        .I5(\n_0_t_type_reg[2]_i_71 ),
        .O(\n_0_t_type_reg[2]_i_31 ));
LUT6 #(
    .INIT(64'hF4F0F4F4FFF0FFFF)) 
     \t_type_reg[2]_i_32 
       (.I0(\n_0_t_type_reg[2]_i_72 ),
        .I1(\n_0_t_type_reg[2]_i_73 ),
        .I2(\n_0_t_type_reg[2]_i_74 ),
        .I3(\n_0_t_type_reg[2]_i_75 ),
        .I4(\n_0_t_type_reg[2]_i_76 ),
        .I5(\n_0_t_type_reg[2]_i_77 ),
        .O(\n_0_t_type_reg[2]_i_32 ));
LUT2 #(
    .INIT(4'hE)) 
     \t_type_reg[2]_i_33 
       (.I0(\n_0_t_type_reg[2]_i_43 ),
        .I1(\n_0_t_type_reg[2]_i_44 ),
        .O(\n_0_t_type_reg[2]_i_33 ));
LUT3 #(
    .INIT(8'h0B)) 
     \t_type_reg[2]_i_34 
       (.I0(\n_0_t_type_reg[2]_i_58 ),
        .I1(\n_0_t_type_reg[2]_i_57 ),
        .I2(\n_0_t_type_reg[2]_i_52 ),
        .O(\n_0_t_type_reg[2]_i_34 ));
LUT6 #(
    .INIT(64'hFFFFFFFF55545555)) 
     \t_type_reg[2]_i_35 
       (.I0(\n_0_block_field[5]_i_6 ),
        .I1(\n_0_t_type_reg[2]_i_78 ),
        .I2(\n_0_t_type_reg[2]_i_79 ),
        .I3(\n_0_block_field[5]_i_17 ),
        .I4(\n_0_block_field[5]_i_18 ),
        .I5(\n_0_t_type_reg[2]_i_80 ),
        .O(\n_0_t_type_reg[2]_i_35 ));
LUT6 #(
    .INIT(64'hFFFF00FFBF00BFFF)) 
     \t_type_reg[2]_i_36 
       (.I0(\n_0_t_type_reg[2]_i_81 ),
        .I1(tx_xgmii_data_reg1[18]),
        .I2(tx_xgmii_data_reg1[21]),
        .I3(tx_xgmii_data_reg1[17]),
        .I4(tx_xgmii_data_reg1[19]),
        .I5(tx_xgmii_data_reg1[16]),
        .O(\n_0_t_type_reg[2]_i_36 ));
LUT2 #(
    .INIT(4'h7)) 
     \t_type_reg[2]_i_37 
       (.I0(tx_xgmii_data_reg1[18]),
        .I1(tx_xgmii_ctrl_reg1[2]),
        .O(\n_0_t_type_reg[2]_i_37 ));
LUT6 #(
    .INIT(64'h147FFFFE947FFFFE)) 
     \t_type_reg[2]_i_38 
       (.I0(tx_xgmii_data_reg1[21]),
        .I1(tx_xgmii_data_reg1[22]),
        .I2(tx_xgmii_data_reg1[23]),
        .I3(tx_xgmii_data_reg1[19]),
        .I4(tx_xgmii_data_reg1[20]),
        .I5(\n_0_t_type_reg[2]_i_82 ),
        .O(\n_0_t_type_reg[2]_i_38 ));
LUT6 #(
    .INIT(64'hFFFF00FFBF00BFFF)) 
     \t_type_reg[2]_i_39 
       (.I0(\n_0_t_type_reg[2]_i_83 ),
        .I1(tx_xgmii_data_reg1[10]),
        .I2(tx_xgmii_data_reg1[13]),
        .I3(tx_xgmii_data_reg1[9]),
        .I4(tx_xgmii_data_reg1[11]),
        .I5(tx_xgmii_data_reg1[8]),
        .O(\n_0_t_type_reg[2]_i_39 ));
LUT5 #(
    .INIT(32'hFFFF4FFF)) 
     \t_type_reg[2]_i_4 
       (.I0(tx_xgmii_ctrl_reg1[1]),
        .I1(tx_xgmii_ctrl_reg1[0]),
        .I2(tx_xgmii_ctrl_reg1[3]),
        .I3(tx_xgmii_ctrl_reg1[2]),
        .I4(\n_0_t_type_reg[2]_i_19 ),
        .O(\n_0_t_type_reg[2]_i_4 ));
LUT2 #(
    .INIT(4'h7)) 
     \t_type_reg[2]_i_40 
       (.I0(tx_xgmii_ctrl_reg1[1]),
        .I1(tx_xgmii_data_reg1[10]),
        .O(\n_0_t_type_reg[2]_i_40 ));
LUT6 #(
    .INIT(64'h147FFFFE947FFFFE)) 
     \t_type_reg[2]_i_41 
       (.I0(tx_xgmii_data_reg1[13]),
        .I1(tx_xgmii_data_reg1[14]),
        .I2(tx_xgmii_data_reg1[15]),
        .I3(tx_xgmii_data_reg1[11]),
        .I4(tx_xgmii_data_reg1[12]),
        .I5(\n_0_t_type_reg[2]_i_84 ),
        .O(\n_0_t_type_reg[2]_i_41 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \t_type_reg[2]_i_42 
       (.I0(tx_xgmii_data_reg1[0]),
        .I1(tx_xgmii_data_reg1[4]),
        .I2(tx_xgmii_data_reg1[6]),
        .I3(tx_xgmii_data_reg1[5]),
        .O(\n_0_t_type_reg[2]_i_42 ));
LUT6 #(
    .INIT(64'h0888888888888888)) 
     \t_type_reg[2]_i_43 
       (.I0(\n_0_t_type_reg[2]_i_85 ),
        .I1(\n_0_t_type_reg[2]_i_86 ),
        .I2(\n_0_t_type_reg[2]_i_87 ),
        .I3(tx_xgmii_data_reg1[61]),
        .I4(tx_xgmii_data_reg1[60]),
        .I5(\n_0_block_field[5]_i_23 ),
        .O(\n_0_t_type_reg[2]_i_43 ));
LUT6 #(
    .INIT(64'hFFFFFFFFDBD3DBDB)) 
     \t_type_reg[2]_i_44 
       (.I0(tx_xgmii_data_reg1[57]),
        .I1(tx_xgmii_data_reg1[59]),
        .I2(tx_xgmii_data_reg1[56]),
        .I3(\n_0_block_field[5]_i_22 ),
        .I4(\n_0_block_field[5]_i_23 ),
        .I5(\n_0_t_type_reg[2]_i_88 ),
        .O(\n_0_t_type_reg[2]_i_44 ));
LUT6 #(
    .INIT(64'h00000000FFFFFFFD)) 
     \t_type_reg[2]_i_45 
       (.I0(\n_0_block_field[5]_i_18 ),
        .I1(\n_0_block_field[5]_i_17 ),
        .I2(\n_0_block_field[5]_i_16 ),
        .I3(\n_0_block_field[5]_i_15 ),
        .I4(\n_0_t_type_reg[2]_i_78 ),
        .I5(\n_0_block_field[5]_i_6 ),
        .O(\n_0_t_type_reg[2]_i_45 ));
LUT6 #(
    .INIT(64'hEEEEEEEE0EEEEEEE)) 
     \t_type_reg[2]_i_46 
       (.I0(\n_0_t_type_reg[2]_i_89 ),
        .I1(\n_0_t_type_reg[2]_i_90 ),
        .I2(tx_xgmii_data_reg1[6]),
        .I3(tx_xgmii_data_reg1[7]),
        .I4(\n_0_t_type_reg[2]_i_91 ),
        .I5(\n_0_t_type_reg[2]_i_92 ),
        .O(\n_0_t_type_reg[2]_i_46 ));
LUT2 #(
    .INIT(4'h7)) 
     \t_type_reg[2]_i_47 
       (.I0(tx_xgmii_ctrl_reg1[0]),
        .I1(tx_xgmii_data_reg1[2]),
        .O(\n_0_t_type_reg[2]_i_47 ));
LUT6 #(
    .INIT(64'h00000000FFFFFFFD)) 
     \t_type_reg[2]_i_48 
       (.I0(\n_0_block_field[5]_i_18 ),
        .I1(\n_0_block_field[5]_i_17 ),
        .I2(\n_0_block_field[5]_i_16 ),
        .I3(\n_0_block_field[5]_i_15 ),
        .I4(\n_0_t_type_reg[2]_i_78 ),
        .I5(\n_0_t_type_reg[2]_i_93 ),
        .O(\n_0_t_type_reg[2]_i_48 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \t_type_reg[2]_i_49 
       (.I0(tx_xgmii_data_reg1[20]),
        .I1(tx_xgmii_data_reg1[21]),
        .I2(tx_xgmii_data_reg1[23]),
        .I3(tx_xgmii_data_reg1[22]),
        .O(\n_0_t_type_reg[2]_i_49 ));
LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEEEA)) 
     \t_type_reg[2]_i_5 
       (.I0(\n_0_t_type_reg[2]_i_20 ),
        .I1(\n_0_t_type_reg[2]_i_21 ),
        .I2(\n_0_t_type_reg[2]_i_22 ),
        .I3(\n_0_t_type_reg[2]_i_23 ),
        .I4(\n_0_t_type_reg[2]_i_24 ),
        .I5(\n_0_t_type_reg[2]_i_25 ),
        .O(\n_0_t_type_reg[2]_i_5 ));
LUT4 #(
    .INIT(16'hFFBF)) 
     \t_type_reg[2]_i_50 
       (.I0(\n_0_t_type_reg[2]_i_38 ),
        .I1(tx_xgmii_data_reg1[18]),
        .I2(tx_xgmii_ctrl_reg1[2]),
        .I3(\n_0_t_type_reg[2]_i_36 ),
        .O(\n_0_t_type_reg[2]_i_50 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \t_type_reg[2]_i_51 
       (.I0(tx_xgmii_data_reg1[12]),
        .I1(tx_xgmii_data_reg1[13]),
        .I2(tx_xgmii_data_reg1[15]),
        .I3(tx_xgmii_data_reg1[14]),
        .O(\n_0_t_type_reg[2]_i_51 ));
LUT6 #(
    .INIT(64'hF4F0F4F4FFF0FFFF)) 
     \t_type_reg[2]_i_52 
       (.I0(\n_0_t_type_reg[2]_i_94 ),
        .I1(\n_0_t_type_reg[2]_i_55 ),
        .I2(\n_0_t_type_reg[2]_i_95 ),
        .I3(\n_0_t_type_reg[2]_i_96 ),
        .I4(\n_0_t_type_reg[2]_i_97 ),
        .I5(\n_0_t_type_reg[2]_i_98 ),
        .O(\n_0_t_type_reg[2]_i_52 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7F77)) 
     \t_type_reg[2]_i_53 
       (.I0(tx_xgmii_data_reg1[58]),
        .I1(tx_xgmii_ctrl_reg1[7]),
        .I2(\n_0_t_type_reg[2]_i_99 ),
        .I3(\n_0_t_type_reg[2]_i_100 ),
        .I4(\n_0_t_type_reg[2]_i_43 ),
        .I5(\n_0_t_type_reg[2]_i_101 ),
        .O(\n_0_t_type_reg[2]_i_53 ));
LUT5 #(
    .INIT(32'hAEFFFFFF)) 
     \t_type_reg[2]_i_54 
       (.I0(\n_0_t_type_reg[2]_i_43 ),
        .I1(\n_0_t_type_reg[2]_i_100 ),
        .I2(\n_0_t_type_reg[2]_i_99 ),
        .I3(tx_xgmii_ctrl_reg1[7]),
        .I4(tx_xgmii_data_reg1[58]),
        .O(\n_0_t_type_reg[2]_i_54 ));
LUT5 #(
    .INIT(32'hBFFFFFFE)) 
     \t_type_reg[2]_i_55 
       (.I0(tx_xgmii_data_reg1[51]),
        .I1(tx_xgmii_data_reg1[54]),
        .I2(tx_xgmii_data_reg1[55]),
        .I3(tx_xgmii_data_reg1[52]),
        .I4(tx_xgmii_data_reg1[53]),
        .O(\n_0_t_type_reg[2]_i_55 ));
LUT6 #(
    .INIT(64'h80C0C0C0C00000C0)) 
     \t_type_reg[2]_i_56 
       (.I0(\n_0_t_type_reg[2]_i_97 ),
        .I1(tx_xgmii_data_reg1[52]),
        .I2(tx_xgmii_data_reg1[51]),
        .I3(tx_xgmii_data_reg1[55]),
        .I4(tx_xgmii_data_reg1[54]),
        .I5(tx_xgmii_data_reg1[53]),
        .O(\n_0_t_type_reg[2]_i_56 ));
LUT3 #(
    .INIT(8'hBF)) 
     \t_type_reg[2]_i_57 
       (.I0(\n_0_t_type_reg[2]_i_102 ),
        .I1(tx_xgmii_data_reg1[46]),
        .I2(tx_xgmii_data_reg1[47]),
        .O(\n_0_t_type_reg[2]_i_57 ));
LUT4 #(
    .INIT(16'h2008)) 
     \t_type_reg[2]_i_58 
       (.I0(\n_0_t_type_reg[2]_i_103 ),
        .I1(tx_xgmii_data_reg1[43]),
        .I2(tx_xgmii_data_reg1[41]),
        .I3(tx_xgmii_data_reg1[40]),
        .O(\n_0_t_type_reg[2]_i_58 ));
LUT5 #(
    .INIT(32'hEFFFFFFF)) 
     \t_type_reg[2]_i_59 
       (.I0(\n_0_t_type_reg[2]_i_104 ),
        .I1(tx_xgmii_data_reg1[33]),
        .I2(tx_xgmii_data_reg1[36]),
        .I3(tx_xgmii_data_reg1[32]),
        .I4(tx_xgmii_data_reg1[37]),
        .O(\n_0_t_type_reg[2]_i_59 ));
LUT6 #(
    .INIT(64'hFFFFFFAE000000A2)) 
     \t_type_reg[2]_i_6 
       (.I0(\n_0_t_type_reg[2]_i_26 ),
        .I1(\n_0_t_type_reg[2]_i_27 ),
        .I2(\n_0_t_type_reg[2]_i_28 ),
        .I3(\n_0_t_type_reg[2]_i_29 ),
        .I4(\n_0_t_type_reg[2]_i_30 ),
        .I5(\n_0_t_type_reg[2]_i_31 ),
        .O(\n_0_t_type_reg[2]_i_6 ));
LUT5 #(
    .INIT(32'h51FFFFFF)) 
     \t_type_reg[2]_i_60 
       (.I0(\n_0_t_type_reg[2]_i_98 ),
        .I1(\n_0_t_type_reg[2]_i_97 ),
        .I2(\n_0_t_type_reg[2]_i_96 ),
        .I3(tx_xgmii_ctrl_reg1[6]),
        .I4(tx_xgmii_data_reg1[50]),
        .O(\n_0_t_type_reg[2]_i_60 ));
LUT6 #(
    .INIT(64'h4000000000000000)) 
     \t_type_reg[2]_i_61 
       (.I0(\n_0_t_type_reg[2]_i_105 ),
        .I1(tx_xgmii_ctrl_reg1[3]),
        .I2(tx_xgmii_ctrl_reg1[4]),
        .I3(tx_xgmii_ctrl_reg1[5]),
        .I4(tx_xgmii_ctrl_reg1[7]),
        .I5(tx_xgmii_ctrl_reg1[6]),
        .O(\n_0_t_type_reg[2]_i_61 ));
LUT6 #(
    .INIT(64'h0000000000004000)) 
     \t_type_reg[2]_i_62 
       (.I0(\n_0_t_type_reg[2]_i_44 ),
        .I1(tx_xgmii_data_reg1[26]),
        .I2(tx_xgmii_data_reg1[24]),
        .I3(\n_0_t_type_reg[2]_i_106 ),
        .I4(\n_0_t_type_reg[2]_i_107 ),
        .I5(\n_0_t_type_reg[2]_i_43 ),
        .O(\n_0_t_type_reg[2]_i_62 ));
LUT6 #(
    .INIT(64'h0000000000004000)) 
     \t_type_reg[2]_i_63 
       (.I0(\n_0_t_type_reg[2]_i_43 ),
        .I1(tx_xgmii_data_reg1[48]),
        .I2(tx_xgmii_data_reg1[50]),
        .I3(\n_0_t_type_reg[2]_i_108 ),
        .I4(\n_0_block_field[5]_i_24 ),
        .I5(\n_0_block_field[5]_i_7 ),
        .O(\n_0_t_type_reg[2]_i_63 ));
LUT5 #(
    .INIT(32'h00004000)) 
     \t_type_reg[2]_i_64 
       (.I0(tx_xgmii_data_reg1[0]),
        .I1(tx_xgmii_data_reg1[2]),
        .I2(tx_xgmii_data_reg1[3]),
        .I3(tx_xgmii_data_reg1[4]),
        .I4(\n_0_t_type_reg[2]_i_109 ),
        .O(\n_0_t_type_reg[2]_i_64 ));
LUT5 #(
    .INIT(32'hFFFF4FFF)) 
     \t_type_reg[2]_i_65 
       (.I0(\n_0_block_field[3]_i_8 ),
        .I1(\n_0_t_type_reg[1]_i_9 ),
        .I2(tx_xgmii_ctrl_reg1[3]),
        .I3(tx_xgmii_ctrl_reg1[4]),
        .I4(tx_xgmii_ctrl_reg1[5]),
        .O(\n_0_t_type_reg[2]_i_65 ));
LUT6 #(
    .INIT(64'hBBBBBBBABBBBBBBB)) 
     \t_type_reg[2]_i_66 
       (.I0(\n_0_t_type_reg[2]_i_47 ),
        .I1(\n_0_t_type_reg[2]_i_93 ),
        .I2(\n_0_t_type_reg[2]_i_78 ),
        .I3(\n_0_t_type_reg[2]_i_79 ),
        .I4(\n_0_block_field[5]_i_17 ),
        .I5(\n_0_block_field[5]_i_18 ),
        .O(\n_0_t_type_reg[2]_i_66 ));
LUT5 #(
    .INIT(32'h7777DD0D)) 
     \t_type_reg[2]_i_67 
       (.I0(tx_xgmii_ctrl_reg1[4]),
        .I1(tx_xgmii_ctrl_reg1[5]),
        .I2(\n_0_block_field[6]_i_9 ),
        .I3(tx_xgmii_ctrl_reg1[7]),
        .I4(tx_xgmii_ctrl_reg1[6]),
        .O(\n_0_t_type_reg[2]_i_67 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAE)) 
     \t_type_reg[2]_i_68 
       (.I0(\n_0_block_field[5]_i_6 ),
        .I1(\n_0_block_field[5]_i_18 ),
        .I2(\n_0_block_field[5]_i_17 ),
        .I3(\n_0_block_field[5]_i_16 ),
        .I4(\n_0_block_field[5]_i_15 ),
        .I5(\n_0_t_type_reg[2]_i_78 ),
        .O(\n_0_t_type_reg[2]_i_68 ));
LUT5 #(
    .INIT(32'h00004000)) 
     \t_type_reg[2]_i_69 
       (.I0(\n_0_t_type_reg[2]_i_44 ),
        .I1(\n_0_t_type_reg[2]_i_64 ),
        .I2(tx_xgmii_ctrl_reg1[7]),
        .I3(tx_xgmii_ctrl_reg1[6]),
        .I4(\n_0_t_type_reg[2]_i_43 ),
        .O(\n_0_t_type_reg[2]_i_69 ));
(* SOFT_HLUTNM = "soft_lutpair351" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \t_type_reg[2]_i_7 
       (.I0(I1),
        .I1(\n_0_t_type_reg[0]_i_2 ),
        .O(\n_0_t_type_reg[2]_i_7 ));
LUT5 #(
    .INIT(32'hFFFFFF0D)) 
     \t_type_reg[2]_i_70 
       (.I0(tx_xgmii_ctrl_reg1[4]),
        .I1(tx_xgmii_ctrl_reg1[5]),
        .I2(\n_0_block_field[6]_i_9 ),
        .I3(tx_xgmii_ctrl_reg1[7]),
        .I4(tx_xgmii_ctrl_reg1[6]),
        .O(\n_0_t_type_reg[2]_i_70 ));
LUT3 #(
    .INIT(8'hF8)) 
     \t_type_reg[2]_i_71 
       (.I0(tx_xgmii_ctrl_reg1[5]),
        .I1(\n_0_block_field[4]_i_5 ),
        .I2(\n_0_block_field[3]_i_3 ),
        .O(\n_0_t_type_reg[2]_i_71 ));
LUT5 #(
    .INIT(32'h6B000000)) 
     \t_type_reg[2]_i_72 
       (.I0(tx_xgmii_data_reg1[29]),
        .I1(tx_xgmii_data_reg1[30]),
        .I2(tx_xgmii_data_reg1[31]),
        .I3(tx_xgmii_data_reg1[27]),
        .I4(tx_xgmii_data_reg1[28]),
        .O(\n_0_t_type_reg[2]_i_72 ));
LUT5 #(
    .INIT(32'hBFFFFFFE)) 
     \t_type_reg[2]_i_73 
       (.I0(tx_xgmii_data_reg1[27]),
        .I1(tx_xgmii_data_reg1[30]),
        .I2(tx_xgmii_data_reg1[31]),
        .I3(tx_xgmii_data_reg1[28]),
        .I4(tx_xgmii_data_reg1[29]),
        .O(\n_0_t_type_reg[2]_i_73 ));
LUT2 #(
    .INIT(4'h7)) 
     \t_type_reg[2]_i_74 
       (.I0(tx_xgmii_data_reg1[26]),
        .I1(tx_xgmii_ctrl_reg1[3]),
        .O(\n_0_t_type_reg[2]_i_74 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \t_type_reg[2]_i_75 
       (.I0(tx_xgmii_data_reg1[30]),
        .I1(tx_xgmii_data_reg1[31]),
        .I2(tx_xgmii_data_reg1[28]),
        .I3(tx_xgmii_data_reg1[27]),
        .O(\n_0_t_type_reg[2]_i_75 ));
LUT4 #(
    .INIT(16'h0080)) 
     \t_type_reg[2]_i_76 
       (.I0(tx_xgmii_data_reg1[25]),
        .I1(tx_xgmii_data_reg1[26]),
        .I2(tx_xgmii_data_reg1[29]),
        .I3(tx_xgmii_data_reg1[24]),
        .O(\n_0_t_type_reg[2]_i_76 ));
LUT3 #(
    .INIT(8'h24)) 
     \t_type_reg[2]_i_77 
       (.I0(tx_xgmii_data_reg1[24]),
        .I1(tx_xgmii_data_reg1[27]),
        .I2(tx_xgmii_data_reg1[25]),
        .O(\n_0_t_type_reg[2]_i_77 ));
LUT6 #(
    .INIT(64'h0008FFFF00080008)) 
     \t_type_reg[2]_i_78 
       (.I0(tx_xgmii_data_reg1[37]),
        .I1(tx_xgmii_data_reg1[33]),
        .I2(\n_0_t_type_reg[2]_i_110 ),
        .I3(\n_0_t_type_reg[2]_i_104 ),
        .I4(\n_0_t_type_reg[2]_i_83 ),
        .I5(\n_0_t_type_reg[2]_i_84 ),
        .O(\n_0_t_type_reg[2]_i_78 ));
LUT6 #(
    .INIT(64'h0800FFFF08000800)) 
     \t_type_reg[2]_i_79 
       (.I0(tx_xgmii_data_reg1[30]),
        .I1(tx_xgmii_data_reg1[31]),
        .I2(\n_0_t_type_reg[2]_i_111 ),
        .I3(\n_0_t_type_reg[2]_i_76 ),
        .I4(\n_0_t_type_reg[2]_i_81 ),
        .I5(\n_0_t_type_reg[2]_i_82 ),
        .O(\n_0_t_type_reg[2]_i_79 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFF4FFFF)) 
     \t_type_reg[2]_i_8 
       (.I0(\n_0_block_field[5]_i_6 ),
        .I1(\n_0_block_field[5]_i_5 ),
        .I2(\n_0_t_type_reg[2]_i_32 ),
        .I3(\n_0_t_type_reg[2]_i_33 ),
        .I4(\n_0_t_type_reg[2]_i_34 ),
        .I5(\n_0_t_type_reg[2]_i_35 ),
        .O(\n_0_t_type_reg[2]_i_8 ));
LUT6 #(
    .INIT(64'hFFFABBBABBBABBBA)) 
     \t_type_reg[2]_i_80 
       (.I0(\n_0_t_type_reg[2]_i_112 ),
        .I1(\n_0_t_type_reg[2]_i_113 ),
        .I2(\n_0_t_type_reg[2]_i_114 ),
        .I3(\n_0_t_type_reg[2]_i_104 ),
        .I4(\n_0_t_type_reg[2]_i_115 ),
        .I5(\n_0_t_type_reg[2]_i_116 ),
        .O(\n_0_t_type_reg[2]_i_80 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \t_type_reg[2]_i_81 
       (.I0(tx_xgmii_data_reg1[22]),
        .I1(tx_xgmii_data_reg1[23]),
        .I2(tx_xgmii_data_reg1[20]),
        .I3(tx_xgmii_data_reg1[19]),
        .O(\n_0_t_type_reg[2]_i_81 ));
LUT4 #(
    .INIT(16'h0080)) 
     \t_type_reg[2]_i_82 
       (.I0(tx_xgmii_data_reg1[17]),
        .I1(tx_xgmii_data_reg1[18]),
        .I2(tx_xgmii_data_reg1[21]),
        .I3(tx_xgmii_data_reg1[16]),
        .O(\n_0_t_type_reg[2]_i_82 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \t_type_reg[2]_i_83 
       (.I0(tx_xgmii_data_reg1[14]),
        .I1(tx_xgmii_data_reg1[15]),
        .I2(tx_xgmii_data_reg1[12]),
        .I3(tx_xgmii_data_reg1[11]),
        .O(\n_0_t_type_reg[2]_i_83 ));
LUT4 #(
    .INIT(16'h0080)) 
     \t_type_reg[2]_i_84 
       (.I0(tx_xgmii_data_reg1[9]),
        .I1(tx_xgmii_data_reg1[10]),
        .I2(tx_xgmii_data_reg1[13]),
        .I3(tx_xgmii_data_reg1[8]),
        .O(\n_0_t_type_reg[2]_i_84 ));
LUT5 #(
    .INIT(32'h94FFFFFF)) 
     \t_type_reg[2]_i_85 
       (.I0(tx_xgmii_data_reg1[61]),
        .I1(tx_xgmii_data_reg1[62]),
        .I2(tx_xgmii_data_reg1[63]),
        .I3(tx_xgmii_data_reg1[59]),
        .I4(tx_xgmii_data_reg1[60]),
        .O(\n_0_t_type_reg[2]_i_85 ));
LUT5 #(
    .INIT(32'hDFFFFFFE)) 
     \t_type_reg[2]_i_86 
       (.I0(tx_xgmii_data_reg1[63]),
        .I1(tx_xgmii_data_reg1[59]),
        .I2(tx_xgmii_data_reg1[61]),
        .I3(tx_xgmii_data_reg1[62]),
        .I4(tx_xgmii_data_reg1[60]),
        .O(\n_0_t_type_reg[2]_i_86 ));
LUT2 #(
    .INIT(4'h2)) 
     \t_type_reg[2]_i_87 
       (.I0(tx_xgmii_data_reg1[59]),
        .I1(tx_xgmii_data_reg1[56]),
        .O(\n_0_t_type_reg[2]_i_87 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \t_type_reg[2]_i_88 
       (.I0(tx_xgmii_data_reg1[58]),
        .I1(tx_xgmii_ctrl_reg1[7]),
        .I2(tx_xgmii_ctrl_reg1[5]),
        .I3(tx_xgmii_data_reg1[42]),
        .O(\n_0_t_type_reg[2]_i_88 ));
LUT6 #(
    .INIT(64'hFFFFFF1414FFFFFF)) 
     \t_type_reg[2]_i_89 
       (.I0(tx_xgmii_data_reg1[5]),
        .I1(tx_xgmii_data_reg1[7]),
        .I2(tx_xgmii_data_reg1[6]),
        .I3(tx_xgmii_data_reg1[0]),
        .I4(tx_xgmii_data_reg1[1]),
        .I5(tx_xgmii_data_reg1[3]),
        .O(\n_0_t_type_reg[2]_i_89 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \t_type_reg[2]_i_9 
       (.I0(\n_0_t_type_reg[2]_i_36 ),
        .I1(\n_0_t_type_reg[2]_i_37 ),
        .I2(\n_0_t_type_reg[2]_i_38 ),
        .I3(\n_0_t_type_reg[2]_i_39 ),
        .I4(\n_0_t_type_reg[2]_i_40 ),
        .I5(\n_0_t_type_reg[2]_i_41 ),
        .O(\n_0_t_type_reg[2]_i_9 ));
LUT5 #(
    .INIT(32'h807FFFFE)) 
     \t_type_reg[2]_i_90 
       (.I0(tx_xgmii_data_reg1[5]),
        .I1(tx_xgmii_data_reg1[6]),
        .I2(tx_xgmii_data_reg1[7]),
        .I3(tx_xgmii_data_reg1[3]),
        .I4(tx_xgmii_data_reg1[4]),
        .O(\n_0_t_type_reg[2]_i_90 ));
LUT2 #(
    .INIT(4'h8)) 
     \t_type_reg[2]_i_91 
       (.I0(tx_xgmii_data_reg1[3]),
        .I1(tx_xgmii_data_reg1[4]),
        .O(\n_0_t_type_reg[2]_i_91 ));
LUT4 #(
    .INIT(16'hFF7F)) 
     \t_type_reg[2]_i_92 
       (.I0(tx_xgmii_data_reg1[1]),
        .I1(tx_xgmii_data_reg1[2]),
        .I2(tx_xgmii_data_reg1[5]),
        .I3(tx_xgmii_data_reg1[0]),
        .O(\n_0_t_type_reg[2]_i_92 ));
LUT6 #(
    .INIT(64'hFF7FFF7FFF7FFFFF)) 
     \t_type_reg[2]_i_93 
       (.I0(tx_xgmii_ctrl_reg1[3]),
        .I1(tx_xgmii_ctrl_reg1[2]),
        .I2(tx_xgmii_ctrl_reg1[1]),
        .I3(\n_0_t_type_reg[2]_i_19 ),
        .I4(\n_0_block_field[5]_i_19 ),
        .I5(\n_0_t_type_reg[2]_i_42 ),
        .O(\n_0_t_type_reg[2]_i_93 ));
LUT5 #(
    .INIT(32'h6B000000)) 
     \t_type_reg[2]_i_94 
       (.I0(tx_xgmii_data_reg1[53]),
        .I1(tx_xgmii_data_reg1[54]),
        .I2(tx_xgmii_data_reg1[55]),
        .I3(tx_xgmii_data_reg1[51]),
        .I4(tx_xgmii_data_reg1[52]),
        .O(\n_0_t_type_reg[2]_i_94 ));
LUT2 #(
    .INIT(4'h7)) 
     \t_type_reg[2]_i_95 
       (.I0(tx_xgmii_data_reg1[50]),
        .I1(tx_xgmii_ctrl_reg1[6]),
        .O(\n_0_t_type_reg[2]_i_95 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \t_type_reg[2]_i_96 
       (.I0(tx_xgmii_data_reg1[54]),
        .I1(tx_xgmii_data_reg1[55]),
        .I2(tx_xgmii_data_reg1[52]),
        .I3(tx_xgmii_data_reg1[51]),
        .O(\n_0_t_type_reg[2]_i_96 ));
LUT4 #(
    .INIT(16'h0080)) 
     \t_type_reg[2]_i_97 
       (.I0(tx_xgmii_data_reg1[49]),
        .I1(tx_xgmii_data_reg1[50]),
        .I2(tx_xgmii_data_reg1[53]),
        .I3(tx_xgmii_data_reg1[48]),
        .O(\n_0_t_type_reg[2]_i_97 ));
LUT3 #(
    .INIT(8'h24)) 
     \t_type_reg[2]_i_98 
       (.I0(tx_xgmii_data_reg1[48]),
        .I1(tx_xgmii_data_reg1[51]),
        .I2(tx_xgmii_data_reg1[49]),
        .O(\n_0_t_type_reg[2]_i_98 ));
LUT3 #(
    .INIT(8'h24)) 
     \t_type_reg[2]_i_99 
       (.I0(tx_xgmii_data_reg1[57]),
        .I1(tx_xgmii_data_reg1[59]),
        .I2(tx_xgmii_data_reg1[56]),
        .O(\n_0_t_type_reg[2]_i_99 ));
FDRE \t_type_reg_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_t_type_reg[0]_i_1 ),
        .Q(\n_0_t_type_reg_reg[0] ),
        .R(1'b0));
FDRE \t_type_reg_reg[1] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_t_type_reg[1]_i_1 ),
        .Q(\n_0_t_type_reg_reg[1] ),
        .R(1'b0));
FDRE \t_type_reg_reg[2] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_t_type_reg[2]_i_1 ),
        .Q(\n_0_t_type_reg_reg[2] ),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFCFCF3FCF1)) 
     \tx_66_enc_out[65]_i_4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(out[0]),
        .I4(out[1]),
        .I5(out[2]),
        .O(next_state));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \tx_encoded_data[0]_i_1 
       (.I0(\n_0_tx_xgmii_ctrl_reg2_reg_reg[4] ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .I2(\n_0_tx_xgmii_ctrl_reg2_reg_reg[5] ),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .I4(\n_0_tx_encoded_data[1]_i_2 ),
        .I5(\n_0_tx_xgmii_ctrl_reg2_reg_reg[0] ),
        .O(tx_encoded_data[0]));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \tx_encoded_data[10]_i_1 
       (.I0(\n_0_tx_encoded_data[31]_i_2 ),
        .I1(d1[0]),
        .I2(\n_0_tx_encoded_data[16]_i_2 ),
        .I3(c0[0]),
        .I4(d0[0]),
        .I5(\n_0_tx_encoded_data[17]_i_2 ),
        .O(tx_encoded_data[10]));
(* SOFT_HLUTNM = "soft_lutpair372" *) 
   LUT4 #(
    .INIT(16'hFFF8)) 
     \tx_encoded_data[11]_i_1 
       (.I0(\n_0_tx_encoded_data[14]_i_2 ),
        .I1(c0[1]),
        .I2(\n_0_tx_encoded_data[11]_i_2 ),
        .I3(\n_0_tx_encoded_data[63]_i_2 ),
        .O(tx_encoded_data[11]));
LUT6 #(
    .INIT(64'h2200AA88F2F0AAF8)) 
     \tx_encoded_data[11]_i_2 
       (.I0(d0[1]),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .I2(d1[1]),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .I4(\n_0_tx_xgmii_ctrl_reg2_reg_reg[0] ),
        .I5(\n_0_tx_xgmii_ctrl_reg2_reg_reg[1] ),
        .O(\n_0_tx_encoded_data[11]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair364" *) 
   LUT4 #(
    .INIT(16'hFFF8)) 
     \tx_encoded_data[12]_i_1 
       (.I0(\n_0_tx_encoded_data[14]_i_2 ),
        .I1(c0[2]),
        .I2(\n_0_tx_encoded_data[12]_i_2 ),
        .I3(\n_0_tx_encoded_data[63]_i_2 ),
        .O(tx_encoded_data[12]));
LUT6 #(
    .INIT(64'h2200AA88F2F0AAF8)) 
     \tx_encoded_data[12]_i_2 
       (.I0(d0[2]),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .I2(d1[2]),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .I4(\n_0_tx_xgmii_ctrl_reg2_reg_reg[0] ),
        .I5(\n_0_tx_xgmii_ctrl_reg2_reg_reg[1] ),
        .O(\n_0_tx_encoded_data[12]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair362" *) 
   LUT4 #(
    .INIT(16'hFFF8)) 
     \tx_encoded_data[13]_i_1 
       (.I0(\n_0_tx_encoded_data[14]_i_2 ),
        .I1(c0[3]),
        .I2(\n_0_tx_encoded_data[13]_i_2 ),
        .I3(\n_0_tx_encoded_data[63]_i_2 ),
        .O(tx_encoded_data[13]));
LUT6 #(
    .INIT(64'h2200AA88F2F0AAF8)) 
     \tx_encoded_data[13]_i_2 
       (.I0(d0[3]),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .I2(d1[3]),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .I4(\n_0_tx_xgmii_ctrl_reg2_reg_reg[0] ),
        .I5(\n_0_tx_xgmii_ctrl_reg2_reg_reg[1] ),
        .O(\n_0_tx_encoded_data[13]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair363" *) 
   LUT4 #(
    .INIT(16'hFFF8)) 
     \tx_encoded_data[14]_i_1 
       (.I0(\n_0_tx_encoded_data[14]_i_2 ),
        .I1(c0[4]),
        .I2(\n_0_tx_encoded_data[14]_i_3 ),
        .I3(\n_0_tx_encoded_data[63]_i_2 ),
        .O(tx_encoded_data[14]));
(* SOFT_HLUTNM = "soft_lutpair374" *) 
   LUT4 #(
    .INIT(16'h5D00)) 
     \tx_encoded_data[14]_i_2 
       (.I0(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[0] ),
        .I2(\n_0_t_type_reg_reg[0] ),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[1] ),
        .O(\n_0_tx_encoded_data[14]_i_2 ));
LUT6 #(
    .INIT(64'h2200AA88F2F0AAF8)) 
     \tx_encoded_data[14]_i_3 
       (.I0(d0[4]),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .I2(d1[4]),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .I4(\n_0_tx_xgmii_ctrl_reg2_reg_reg[0] ),
        .I5(\n_0_tx_xgmii_ctrl_reg2_reg_reg[1] ),
        .O(\n_0_tx_encoded_data[14]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \tx_encoded_data[15]_i_1 
       (.I0(\n_0_tx_encoded_data[31]_i_2 ),
        .I1(d1[5]),
        .I2(\n_0_tx_encoded_data[16]_i_2 ),
        .I3(c0[5]),
        .I4(d0[5]),
        .I5(\n_0_tx_encoded_data[17]_i_2 ),
        .O(tx_encoded_data[15]));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \tx_encoded_data[16]_i_1 
       (.I0(\n_0_tx_encoded_data[31]_i_2 ),
        .I1(d1[6]),
        .I2(\n_0_tx_encoded_data[16]_i_2 ),
        .I3(c0[6]),
        .I4(d0[6]),
        .I5(\n_0_tx_encoded_data[17]_i_2 ),
        .O(tx_encoded_data[16]));
LUT6 #(
    .INIT(64'hFFFFFFFF02000000)) 
     \tx_encoded_data[16]_i_2 
       (.I0(\n_0_tx_encoded_data[23]_i_3 ),
        .I1(\n_0_t_type_reg_reg[0] ),
        .I2(\n_0_t_type_reg_reg[2] ),
        .I3(\n_0_t_type_reg_reg[1] ),
        .I4(\n_0_tx_encoded_data[44]_i_2 ),
        .I5(\n_0_tx_encoded_data[9]_i_3 ),
        .O(\n_0_tx_encoded_data[16]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \tx_encoded_data[17]_i_1 
       (.I0(\n_0_tx_encoded_data[31]_i_2 ),
        .I1(d1[7]),
        .I2(\n_0_tx_encoded_data[23]_i_2 ),
        .I3(c1[0]),
        .I4(d0[7]),
        .I5(\n_0_tx_encoded_data[17]_i_2 ),
        .O(tx_encoded_data[17]));
LUT6 #(
    .INIT(64'hFFFFFFFF00008000)) 
     \tx_encoded_data[17]_i_2 
       (.I0(\n_0_tx_encoded_data[44]_i_2 ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[3] ),
        .I2(\n_0_tx_xgmii_ctrl_reg2_reg_reg[2] ),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[4] ),
        .I4(\n_0_tx_xgmii_ctrl_reg2_reg_reg[0] ),
        .I5(\n_0_tx_encoded_data[24]_i_2 ),
        .O(\n_0_tx_encoded_data[17]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair365" *) 
   LUT4 #(
    .INIT(16'hFFF8)) 
     \tx_encoded_data[18]_i_1 
       (.I0(\n_0_tx_encoded_data[21]_i_2 ),
        .I1(d1[0]),
        .I2(\n_0_tx_encoded_data[18]_i_2 ),
        .I3(\n_0_tx_encoded_data[63]_i_2 ),
        .O(tx_encoded_data[18]));
LUT5 #(
    .INIT(32'hAA00CC0C)) 
     \tx_encoded_data[18]_i_2 
       (.I0(c1[1]),
        .I1(d2[0]),
        .I2(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[0] ),
        .I4(\n_0_tx_xgmii_ctrl_reg2_reg_reg[1] ),
        .O(\n_0_tx_encoded_data[18]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair366" *) 
   LUT4 #(
    .INIT(16'hFFF8)) 
     \tx_encoded_data[19]_i_1 
       (.I0(\n_0_tx_encoded_data[21]_i_2 ),
        .I1(d1[1]),
        .I2(\n_0_tx_encoded_data[19]_i_2 ),
        .I3(\n_0_tx_encoded_data[63]_i_2 ),
        .O(tx_encoded_data[19]));
LUT5 #(
    .INIT(32'hAA00CC0C)) 
     \tx_encoded_data[19]_i_2 
       (.I0(c1[2]),
        .I1(d2[1]),
        .I2(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[0] ),
        .I4(\n_0_tx_xgmii_ctrl_reg2_reg_reg[1] ),
        .O(\n_0_tx_encoded_data[19]_i_2 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \tx_encoded_data[1]_i_1 
       (.I0(\n_0_tx_xgmii_ctrl_reg2_reg_reg[0] ),
        .I1(\n_0_tx_encoded_data[1]_i_2 ),
        .I2(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[5] ),
        .I4(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .I5(\n_0_tx_xgmii_ctrl_reg2_reg_reg[4] ),
        .O(tx_encoded_data[1]));
(* SOFT_HLUTNM = "soft_lutpair352" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \tx_encoded_data[1]_i_2 
       (.I0(\n_0_tx_xgmii_ctrl_reg2_reg_reg[2] ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[1] ),
        .I2(\n_0_tx_xgmii_ctrl_reg2_reg_reg[3] ),
        .O(\n_0_tx_encoded_data[1]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair368" *) 
   LUT4 #(
    .INIT(16'hFFF8)) 
     \tx_encoded_data[20]_i_1 
       (.I0(\n_0_tx_encoded_data[21]_i_2 ),
        .I1(d1[2]),
        .I2(\n_0_tx_encoded_data[20]_i_2 ),
        .I3(\n_0_tx_encoded_data[63]_i_2 ),
        .O(tx_encoded_data[20]));
LUT5 #(
    .INIT(32'hAA00CC0C)) 
     \tx_encoded_data[20]_i_2 
       (.I0(c1[3]),
        .I1(d2[2]),
        .I2(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[0] ),
        .I4(\n_0_tx_xgmii_ctrl_reg2_reg_reg[1] ),
        .O(\n_0_tx_encoded_data[20]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair371" *) 
   LUT4 #(
    .INIT(16'hFFF8)) 
     \tx_encoded_data[21]_i_1 
       (.I0(\n_0_tx_encoded_data[21]_i_2 ),
        .I1(d1[3]),
        .I2(\n_0_tx_encoded_data[21]_i_3 ),
        .I3(\n_0_tx_encoded_data[63]_i_2 ),
        .O(tx_encoded_data[21]));
(* SOFT_HLUTNM = "soft_lutpair350" *) 
   LUT4 #(
    .INIT(16'h1F10)) 
     \tx_encoded_data[21]_i_2 
       (.I0(\n_0_tx_xgmii_ctrl_reg2_reg_reg[0] ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[1] ),
        .I2(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .O(\n_0_tx_encoded_data[21]_i_2 ));
LUT5 #(
    .INIT(32'hAA00CC0C)) 
     \tx_encoded_data[21]_i_3 
       (.I0(c1[4]),
        .I1(d2[3]),
        .I2(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[0] ),
        .I4(\n_0_tx_xgmii_ctrl_reg2_reg_reg[1] ),
        .O(\n_0_tx_encoded_data[21]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \tx_encoded_data[22]_i_1 
       (.I0(\n_0_tx_encoded_data[31]_i_2 ),
        .I1(d2[4]),
        .I2(\n_0_tx_encoded_data[24]_i_2 ),
        .I3(d1[4]),
        .I4(c1[5]),
        .I5(\n_0_tx_encoded_data[23]_i_2 ),
        .O(tx_encoded_data[22]));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \tx_encoded_data[23]_i_1 
       (.I0(\n_0_tx_encoded_data[31]_i_2 ),
        .I1(d2[5]),
        .I2(\n_0_tx_encoded_data[24]_i_2 ),
        .I3(d1[5]),
        .I4(c1[6]),
        .I5(\n_0_tx_encoded_data[23]_i_2 ),
        .O(tx_encoded_data[23]));
LUT6 #(
    .INIT(64'h4000000F00000000)) 
     \tx_encoded_data[23]_i_2 
       (.I0(\n_0_t_type_reg_reg[2] ),
        .I1(\n_0_t_type_reg_reg[1] ),
        .I2(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[5] ),
        .I4(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .I5(\n_0_tx_encoded_data[23]_i_3 ),
        .O(\n_0_tx_encoded_data[23]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair352" *) 
   LUT5 #(
    .INIT(32'h80000000)) 
     \tx_encoded_data[23]_i_3 
       (.I0(\n_0_tx_xgmii_ctrl_reg2_reg_reg[1] ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[2] ),
        .I2(\n_0_tx_xgmii_ctrl_reg2_reg_reg[3] ),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[4] ),
        .I4(\n_0_tx_xgmii_ctrl_reg2_reg_reg[0] ),
        .O(\n_0_tx_encoded_data[23]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \tx_encoded_data[24]_i_1 
       (.I0(\n_0_tx_encoded_data[30]_i_2 ),
        .I1(c2[0]),
        .I2(\n_0_tx_encoded_data[31]_i_2 ),
        .I3(d2[6]),
        .I4(d1[6]),
        .I5(\n_0_tx_encoded_data[24]_i_2 ),
        .O(tx_encoded_data[24]));
LUT5 #(
    .INIT(32'hAAAABAAA)) 
     \tx_encoded_data[24]_i_2 
       (.I0(\n_0_tx_encoded_data[24]_i_3 ),
        .I1(\n_0_tx_encoded_data[1]_i_2 ),
        .I2(\n_0_tx_encoded_data[38]_i_3 ),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .I4(\n_0_tx_xgmii_ctrl_reg2_reg_reg[0] ),
        .O(\n_0_tx_encoded_data[24]_i_2 ));
LUT6 #(
    .INIT(64'h0040000000000000)) 
     \tx_encoded_data[24]_i_3 
       (.I0(\n_0_tx_encoded_data[31]_i_4 ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .I2(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[1] ),
        .I4(\n_0_tx_xgmii_ctrl_reg2_reg_reg[3] ),
        .I5(\n_0_tx_xgmii_ctrl_reg2_reg_reg[5] ),
        .O(\n_0_tx_encoded_data[24]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
     \tx_encoded_data[25]_i_1 
       (.I0(\n_0_tx_encoded_data[25]_i_2 ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[1] ),
        .I2(c2[1]),
        .I3(d2[7]),
        .I4(\n_0_tx_encoded_data[33]_i_3 ),
        .I5(\n_0_tx_encoded_data[63]_i_2 ),
        .O(tx_encoded_data[25]));
(* SOFT_HLUTNM = "soft_lutpair350" *) 
   LUT5 #(
    .INIT(32'h222E0000)) 
     \tx_encoded_data[25]_i_2 
       (.I0(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .I2(\n_0_tx_xgmii_ctrl_reg2_reg_reg[1] ),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[0] ),
        .I4(d1[7]),
        .O(\n_0_tx_encoded_data[25]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
     \tx_encoded_data[26]_i_1 
       (.I0(\n_0_tx_encoded_data[26]_i_2 ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[1] ),
        .I2(c2[2]),
        .I3(d3[0]),
        .I4(\n_0_tx_encoded_data[33]_i_3 ),
        .I5(\n_0_tx_encoded_data[63]_i_2 ),
        .O(tx_encoded_data[26]));
LUT6 #(
    .INIT(64'h1F10DFDC00000000)) 
     \tx_encoded_data[26]_i_2 
       (.I0(\n_0_tx_xgmii_ctrl_reg2_reg_reg[0] ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[3] ),
        .I2(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .I4(\n_0_tx_xgmii_ctrl_reg2_reg_reg[2] ),
        .I5(d2[0]),
        .O(\n_0_tx_encoded_data[26]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
     \tx_encoded_data[27]_i_1 
       (.I0(\n_0_tx_encoded_data[27]_i_2 ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[1] ),
        .I2(c2[3]),
        .I3(d3[1]),
        .I4(\n_0_tx_encoded_data[33]_i_3 ),
        .I5(\n_0_tx_encoded_data[63]_i_2 ),
        .O(tx_encoded_data[27]));
LUT6 #(
    .INIT(64'h1F10DFDC00000000)) 
     \tx_encoded_data[27]_i_2 
       (.I0(\n_0_tx_xgmii_ctrl_reg2_reg_reg[0] ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[3] ),
        .I2(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .I4(\n_0_tx_xgmii_ctrl_reg2_reg_reg[2] ),
        .I5(d2[1]),
        .O(\n_0_tx_encoded_data[27]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
     \tx_encoded_data[28]_i_1 
       (.I0(\n_0_tx_encoded_data[28]_i_2 ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[1] ),
        .I2(c2[4]),
        .I3(d3[2]),
        .I4(\n_0_tx_encoded_data[33]_i_3 ),
        .I5(\n_0_tx_encoded_data[63]_i_2 ),
        .O(tx_encoded_data[28]));
LUT6 #(
    .INIT(64'h1F10DFDC00000000)) 
     \tx_encoded_data[28]_i_2 
       (.I0(\n_0_tx_xgmii_ctrl_reg2_reg_reg[0] ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[3] ),
        .I2(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .I4(\n_0_tx_xgmii_ctrl_reg2_reg_reg[2] ),
        .I5(d2[2]),
        .O(\n_0_tx_encoded_data[28]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \tx_encoded_data[29]_i_1 
       (.I0(\n_0_tx_encoded_data[30]_i_2 ),
        .I1(c2[5]),
        .I2(\n_0_tx_encoded_data[31]_i_2 ),
        .I3(d3[3]),
        .I4(d2[3]),
        .I5(\n_0_tx_encoded_data[31]_i_3 ),
        .O(tx_encoded_data[29]));
LUT6 #(
    .INIT(64'hFE00FFFFFE00FE00)) 
     \tx_encoded_data[2]_i_1 
       (.I0(\n_0_tx_encoded_data[9]_i_2 ),
        .I1(\n_0_tx_encoded_data[9]_i_3 ),
        .I2(\n_0_tx_encoded_data[51]_i_2 ),
        .I3(\n_0_block_field_reg[0] ),
        .I4(tx_encoded_data[0]),
        .I5(d0[0]),
        .O(tx_encoded_data[2]));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \tx_encoded_data[30]_i_1 
       (.I0(\n_0_tx_encoded_data[30]_i_2 ),
        .I1(c2[6]),
        .I2(\n_0_tx_encoded_data[31]_i_2 ),
        .I3(d3[4]),
        .I4(d2[4]),
        .I5(\n_0_tx_encoded_data[31]_i_3 ),
        .O(tx_encoded_data[30]));
LUT6 #(
    .INIT(64'hFFFFFFFF20F00000)) 
     \tx_encoded_data[30]_i_2 
       (.I0(\n_0_t_type_reg_reg[1] ),
        .I1(\n_0_t_type_reg_reg[2] ),
        .I2(\n_0_tx_xgmii_ctrl_reg2_reg_reg[4] ),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[0] ),
        .I4(\n_0_tx_encoded_data[30]_i_3 ),
        .I5(\n_0_tx_encoded_data[9]_i_3 ),
        .O(\n_0_tx_encoded_data[30]_i_2 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \tx_encoded_data[30]_i_3 
       (.I0(\n_0_tx_xgmii_ctrl_reg2_reg_reg[1] ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[2] ),
        .I2(\n_0_tx_xgmii_ctrl_reg2_reg_reg[3] ),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .I4(\n_0_tx_xgmii_ctrl_reg2_reg_reg[5] ),
        .I5(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .O(\n_0_tx_encoded_data[30]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \tx_encoded_data[31]_i_1 
       (.I0(\n_0_tx_encoded_data[31]_i_2 ),
        .I1(d3[5]),
        .I2(\n_0_tx_encoded_data[37]_i_3 ),
        .I3(c3[0]),
        .I4(d2[5]),
        .I5(\n_0_tx_encoded_data[31]_i_3 ),
        .O(tx_encoded_data[31]));
LUT6 #(
    .INIT(64'h0000000081010001)) 
     \tx_encoded_data[31]_i_2 
       (.I0(\n_0_tx_xgmii_ctrl_reg2_reg_reg[5] ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .I2(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[4] ),
        .I4(\n_0_tx_xgmii_ctrl_reg2_reg_reg[0] ),
        .I5(\n_0_tx_encoded_data[1]_i_2 ),
        .O(\n_0_tx_encoded_data[31]_i_2 ));
LUT6 #(
    .INIT(64'hFFFF000200020002)) 
     \tx_encoded_data[31]_i_3 
       (.I0(\n_0_tx_encoded_data[44]_i_2 ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[2] ),
        .I2(\n_0_tx_xgmii_ctrl_reg2_reg_reg[1] ),
        .I3(\n_0_tx_encoded_data[31]_i_4 ),
        .I4(\n_0_tx_encoded_data[38]_i_3 ),
        .I5(\n_0_tx_encoded_data[38]_i_4 ),
        .O(\n_0_tx_encoded_data[31]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair357" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \tx_encoded_data[31]_i_4 
       (.I0(\n_0_tx_xgmii_ctrl_reg2_reg_reg[0] ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[4] ),
        .O(\n_0_tx_encoded_data[31]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
     \tx_encoded_data[32]_i_1 
       (.I0(\n_0_tx_encoded_data[32]_i_2 ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[2] ),
        .I2(c3[1]),
        .I3(d3[6]),
        .I4(\n_0_tx_encoded_data[33]_i_3 ),
        .I5(\n_0_tx_encoded_data[63]_i_2 ),
        .O(tx_encoded_data[32]));
LUT6 #(
    .INIT(64'h1F10DFDC00000000)) 
     \tx_encoded_data[32]_i_2 
       (.I0(\n_0_tx_xgmii_ctrl_reg2_reg_reg[0] ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[3] ),
        .I2(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .I4(\n_0_tx_xgmii_ctrl_reg2_reg_reg[2] ),
        .I5(d2[6]),
        .O(\n_0_tx_encoded_data[32]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
     \tx_encoded_data[33]_i_1 
       (.I0(\n_0_tx_encoded_data[33]_i_2 ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[2] ),
        .I2(c3[2]),
        .I3(d3[7]),
        .I4(\n_0_tx_encoded_data[33]_i_3 ),
        .I5(\n_0_tx_encoded_data[63]_i_2 ),
        .O(tx_encoded_data[33]));
LUT6 #(
    .INIT(64'h1F10DFDC00000000)) 
     \tx_encoded_data[33]_i_2 
       (.I0(\n_0_tx_xgmii_ctrl_reg2_reg_reg[0] ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[3] ),
        .I2(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .I4(\n_0_tx_xgmii_ctrl_reg2_reg_reg[2] ),
        .I5(d2[7]),
        .O(\n_0_tx_encoded_data[33]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair356" *) 
   LUT3 #(
    .INIT(8'h0D)) 
     \tx_encoded_data[33]_i_3 
       (.I0(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[0] ),
        .I2(\n_0_tx_xgmii_ctrl_reg2_reg_reg[1] ),
        .O(\n_0_tx_encoded_data[33]_i_3 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \tx_encoded_data[34]_i_1 
       (.I0(\n_0_tx_encoded_data[34]_i_2 ),
        .I1(\n_0_tx_encoded_data[41]_i_2 ),
        .I2(d3[0]),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[2] ),
        .I4(c3[3]),
        .O(tx_encoded_data[34]));
LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
     \tx_encoded_data[34]_i_2 
       (.I0(\n_0_tx_encoded_data[63]_i_2 ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[1] ),
        .I2(o0[0]),
        .I3(\n_0_tx_encoded_data[35]_i_3 ),
        .I4(d4[0]),
        .I5(\n_0_tx_encoded_data[35]_i_4 ),
        .O(\n_0_tx_encoded_data[34]_i_2 ));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \tx_encoded_data[35]_i_1 
       (.I0(\n_0_tx_encoded_data[35]_i_2 ),
        .I1(\n_0_tx_encoded_data[41]_i_2 ),
        .I2(d3[1]),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[2] ),
        .I4(c3[4]),
        .O(tx_encoded_data[35]));
LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
     \tx_encoded_data[35]_i_2 
       (.I0(\n_0_tx_encoded_data[63]_i_2 ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[1] ),
        .I2(o0[1]),
        .I3(\n_0_tx_encoded_data[35]_i_3 ),
        .I4(d4[1]),
        .I5(\n_0_tx_encoded_data[35]_i_4 ),
        .O(\n_0_tx_encoded_data[35]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair354" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \tx_encoded_data[35]_i_3 
       (.I0(\n_0_tx_xgmii_ctrl_reg2_reg_reg[0] ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .I2(\n_0_tx_xgmii_ctrl_reg2_reg_reg[4] ),
        .O(\n_0_tx_encoded_data[35]_i_3 ));
LUT2 #(
    .INIT(4'h1)) 
     \tx_encoded_data[35]_i_4 
       (.I0(\n_0_tx_xgmii_ctrl_reg2_reg_reg[4] ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .O(\n_0_tx_encoded_data[35]_i_4 ));
LUT5 #(
    .INIT(32'hFFAEAEAE)) 
     \tx_encoded_data[36]_i_1 
       (.I0(\n_0_tx_encoded_data[36]_i_2 ),
        .I1(d4[2]),
        .I2(\n_0_tx_encoded_data[38]_i_5 ),
        .I3(c3[5]),
        .I4(\n_0_tx_encoded_data[37]_i_3 ),
        .O(tx_encoded_data[36]));
LUT6 #(
    .INIT(64'hFF80808080808080)) 
     \tx_encoded_data[36]_i_2 
       (.I0(\n_0_tx_encoded_data[38]_i_4 ),
        .I1(\n_0_tx_encoded_data[38]_i_3 ),
        .I2(d3[2]),
        .I3(\n_0_tx_encoded_data[37]_i_4 ),
        .I4(\n_0_tx_encoded_data[37]_i_5 ),
        .I5(o0[2]),
        .O(\n_0_tx_encoded_data[36]_i_2 ));
LUT5 #(
    .INIT(32'hFFAEAEAE)) 
     \tx_encoded_data[37]_i_1 
       (.I0(\n_0_tx_encoded_data[37]_i_2 ),
        .I1(d4[3]),
        .I2(\n_0_tx_encoded_data[38]_i_5 ),
        .I3(c3[6]),
        .I4(\n_0_tx_encoded_data[37]_i_3 ),
        .O(tx_encoded_data[37]));
LUT6 #(
    .INIT(64'hFF80808080808080)) 
     \tx_encoded_data[37]_i_2 
       (.I0(\n_0_tx_encoded_data[38]_i_4 ),
        .I1(\n_0_tx_encoded_data[38]_i_3 ),
        .I2(d3[3]),
        .I3(\n_0_tx_encoded_data[37]_i_4 ),
        .I4(\n_0_tx_encoded_data[37]_i_5 ),
        .I5(o0[3]),
        .O(\n_0_tx_encoded_data[37]_i_2 ));
LUT5 #(
    .INIT(32'hFFFF8000)) 
     \tx_encoded_data[37]_i_3 
       (.I0(\n_0_tx_encoded_data[37]_i_6 ),
        .I1(\n_0_tx_encoded_data[44]_i_2 ),
        .I2(\n_0_tx_xgmii_ctrl_reg2_reg_reg[3] ),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[2] ),
        .I4(\n_0_tx_encoded_data[9]_i_3 ),
        .O(\n_0_tx_encoded_data[37]_i_3 ));
LUT6 #(
    .INIT(64'h0100000000000001)) 
     \tx_encoded_data[37]_i_4 
       (.I0(\n_0_tx_xgmii_ctrl_reg2_reg_reg[2] ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[1] ),
        .I2(\n_0_tx_xgmii_ctrl_reg2_reg_reg[3] ),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .I4(\n_0_tx_xgmii_ctrl_reg2_reg_reg[5] ),
        .I5(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .O(\n_0_tx_encoded_data[37]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair374" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \tx_encoded_data[37]_i_5 
       (.I0(\n_0_tx_xgmii_ctrl_reg2_reg_reg[0] ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[4] ),
        .O(\n_0_tx_encoded_data[37]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair357" *) 
   LUT5 #(
    .INIT(32'h0800FF00)) 
     \tx_encoded_data[37]_i_6 
       (.I0(\n_0_tx_xgmii_ctrl_reg2_reg_reg[1] ),
        .I1(\n_0_t_type_reg_reg[1] ),
        .I2(\n_0_t_type_reg_reg[2] ),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[4] ),
        .I4(\n_0_tx_xgmii_ctrl_reg2_reg_reg[0] ),
        .O(\n_0_tx_encoded_data[37]_i_6 ));
LUT6 #(
    .INIT(64'hEAAAFFFFEAAAEAAA)) 
     \tx_encoded_data[38]_i_1 
       (.I0(\n_0_tx_encoded_data[38]_i_2 ),
        .I1(d3[4]),
        .I2(\n_0_tx_encoded_data[38]_i_3 ),
        .I3(\n_0_tx_encoded_data[38]_i_4 ),
        .I4(\n_0_tx_encoded_data[38]_i_5 ),
        .I5(d4[4]),
        .O(tx_encoded_data[38]));
LUT6 #(
    .INIT(64'hFF80808080808080)) 
     \tx_encoded_data[38]_i_2 
       (.I0(\n_0_tx_encoded_data[44]_i_3 ),
        .I1(\n_0_tx_encoded_data[44]_i_2 ),
        .I2(c4[0]),
        .I3(\n_0_tx_encoded_data[38]_i_6 ),
        .I4(\n_0_tx_encoded_data[41]_i_5 ),
        .I5(o4[0]),
        .O(\n_0_tx_encoded_data[38]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair360" *) 
   LUT3 #(
    .INIT(8'h8B)) 
     \tx_encoded_data[38]_i_3 
       (.I0(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[5] ),
        .I2(\n_0_tx_xgmii_ctrl_reg2_reg_reg[4] ),
        .O(\n_0_tx_encoded_data[38]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair356" *) 
   LUT5 #(
    .INIT(32'h00000100)) 
     \tx_encoded_data[38]_i_4 
       (.I0(\n_0_tx_xgmii_ctrl_reg2_reg_reg[3] ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[1] ),
        .I2(\n_0_tx_xgmii_ctrl_reg2_reg_reg[2] ),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .I4(\n_0_tx_xgmii_ctrl_reg2_reg_reg[0] ),
        .O(\n_0_tx_encoded_data[38]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair358" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \tx_encoded_data[38]_i_5 
       (.I0(\n_0_tx_encoded_data[1]_i_2 ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .I2(\n_0_tx_xgmii_ctrl_reg2_reg_reg[5] ),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .I4(\n_0_tx_xgmii_ctrl_reg2_reg_reg[4] ),
        .O(\n_0_tx_encoded_data[38]_i_5 ));
LUT6 #(
    .INIT(64'h4001000000000000)) 
     \tx_encoded_data[38]_i_6 
       (.I0(\n_0_tx_encoded_data[65]_i_5 ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[1] ),
        .I2(\n_0_tx_xgmii_ctrl_reg2_reg_reg[2] ),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[3] ),
        .I4(\n_0_tx_xgmii_ctrl_reg2_reg_reg[4] ),
        .I5(\n_0_tx_xgmii_ctrl_reg2_reg_reg[0] ),
        .O(\n_0_tx_encoded_data[38]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
     \tx_encoded_data[39]_i_1 
       (.I0(\n_0_tx_encoded_data[41]_i_2 ),
        .I1(d3[5]),
        .I2(\n_0_tx_encoded_data[41]_i_3 ),
        .I3(c4[1]),
        .I4(\n_0_tx_encoded_data[63]_i_2 ),
        .I5(\n_0_tx_encoded_data[39]_i_2 ),
        .O(tx_encoded_data[39]));
LUT6 #(
    .INIT(64'h00F0222200002222)) 
     \tx_encoded_data[39]_i_2 
       (.I0(d4[5]),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .I2(\n_0_tx_encoded_data[41]_i_5 ),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .I4(\n_0_tx_xgmii_ctrl_reg2_reg_reg[4] ),
        .I5(o4[1]),
        .O(\n_0_tx_encoded_data[39]_i_2 ));
LUT5 #(
    .INIT(32'hFAFAFAEE)) 
     \tx_encoded_data[3]_i_1 
       (.I0(\n_0_tx_encoded_data[63]_i_2 ),
        .I1(d0[1]),
        .I2(\n_0_block_field_reg[1] ),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[0] ),
        .I4(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .O(tx_encoded_data[3]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
     \tx_encoded_data[40]_i_1 
       (.I0(\n_0_tx_encoded_data[41]_i_2 ),
        .I1(d3[6]),
        .I2(\n_0_tx_encoded_data[41]_i_3 ),
        .I3(c4[2]),
        .I4(\n_0_tx_encoded_data[63]_i_2 ),
        .I5(\n_0_tx_encoded_data[40]_i_2 ),
        .O(tx_encoded_data[40]));
LUT6 #(
    .INIT(64'h00F0222200002222)) 
     \tx_encoded_data[40]_i_2 
       (.I0(d4[6]),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .I2(\n_0_tx_encoded_data[41]_i_5 ),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .I4(\n_0_tx_xgmii_ctrl_reg2_reg_reg[4] ),
        .I5(o4[2]),
        .O(\n_0_tx_encoded_data[40]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
     \tx_encoded_data[41]_i_1 
       (.I0(\n_0_tx_encoded_data[41]_i_2 ),
        .I1(d3[7]),
        .I2(\n_0_tx_encoded_data[41]_i_3 ),
        .I3(c4[3]),
        .I4(\n_0_tx_encoded_data[63]_i_2 ),
        .I5(\n_0_tx_encoded_data[41]_i_4 ),
        .O(tx_encoded_data[41]));
(* SOFT_HLUTNM = "soft_lutpair375" *) 
   LUT4 #(
    .INIT(16'h1F10)) 
     \tx_encoded_data[41]_i_2 
       (.I0(\n_0_tx_xgmii_ctrl_reg2_reg_reg[0] ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[3] ),
        .I2(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .O(\n_0_tx_encoded_data[41]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair353" *) 
   LUT4 #(
    .INIT(16'hFE0C)) 
     \tx_encoded_data[41]_i_3 
       (.I0(\n_0_tx_xgmii_ctrl_reg2_reg_reg[0] ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[3] ),
        .I2(\n_0_tx_xgmii_ctrl_reg2_reg_reg[1] ),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .O(\n_0_tx_encoded_data[41]_i_3 ));
LUT6 #(
    .INIT(64'h00F0222200002222)) 
     \tx_encoded_data[41]_i_4 
       (.I0(d4[7]),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .I2(\n_0_tx_encoded_data[41]_i_5 ),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .I4(\n_0_tx_xgmii_ctrl_reg2_reg_reg[4] ),
        .I5(o4[3]),
        .O(\n_0_tx_encoded_data[41]_i_4 ));
LUT3 #(
    .INIT(8'hFE)) 
     \tx_encoded_data[41]_i_5 
       (.I0(\n_0_t_type_reg_reg[2] ),
        .I1(\n_0_t_type_reg_reg[0] ),
        .I2(\n_0_t_type_reg_reg[1] ),
        .O(\n_0_tx_encoded_data[41]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFFFFEAFFEAEA)) 
     \tx_encoded_data[42]_i_1 
       (.I0(\n_0_tx_encoded_data[42]_i_2 ),
        .I1(d4[0]),
        .I2(\n_0_tx_encoded_data[42]_i_3 ),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .I4(d5[0]),
        .I5(\n_0_tx_encoded_data[63]_i_2 ),
        .O(tx_encoded_data[42]));
(* SOFT_HLUTNM = "soft_lutpair353" *) 
   LUT5 #(
    .INIT(32'hBAB80000)) 
     \tx_encoded_data[42]_i_2 
       (.I0(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[1] ),
        .I2(\n_0_tx_xgmii_ctrl_reg2_reg_reg[3] ),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[0] ),
        .I4(c4[4]),
        .O(\n_0_tx_encoded_data[42]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair375" *) 
   LUT3 #(
    .INIT(8'h74)) 
     \tx_encoded_data[42]_i_3 
       (.I0(\n_0_tx_xgmii_ctrl_reg2_reg_reg[4] ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .I2(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .O(\n_0_tx_encoded_data[42]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
     \tx_encoded_data[43]_i_1 
       (.I0(d5[1]),
        .I1(\n_0_tx_encoded_data[65]_i_2 ),
        .I2(c4[5]),
        .I3(\n_0_tx_encoded_data[44]_i_2 ),
        .I4(\n_0_tx_encoded_data[44]_i_3 ),
        .I5(\n_0_tx_encoded_data[43]_i_2 ),
        .O(tx_encoded_data[43]));
(* SOFT_HLUTNM = "soft_lutpair360" *) 
   LUT5 #(
    .INIT(32'h008A0000)) 
     \tx_encoded_data[43]_i_2 
       (.I0(d4[1]),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .I2(\n_0_tx_xgmii_ctrl_reg2_reg_reg[5] ),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[4] ),
        .I4(\n_0_tx_encoded_data[38]_i_4 ),
        .O(\n_0_tx_encoded_data[43]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFF8888888)) 
     \tx_encoded_data[44]_i_1 
       (.I0(d5[2]),
        .I1(\n_0_tx_encoded_data[65]_i_2 ),
        .I2(c4[6]),
        .I3(\n_0_tx_encoded_data[44]_i_2 ),
        .I4(\n_0_tx_encoded_data[44]_i_3 ),
        .I5(\n_0_tx_encoded_data[44]_i_4 ),
        .O(tx_encoded_data[44]));
(* SOFT_HLUTNM = "soft_lutpair355" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \tx_encoded_data[44]_i_2 
       (.I0(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[5] ),
        .I2(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .O(\n_0_tx_encoded_data[44]_i_2 ));
LUT6 #(
    .INIT(64'hFFFF100000001000)) 
     \tx_encoded_data[44]_i_3 
       (.I0(\n_0_tx_xgmii_ctrl_reg2_reg_reg[2] ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[1] ),
        .I2(\n_0_tx_xgmii_ctrl_reg2_reg_reg[0] ),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[4] ),
        .I4(\n_0_tx_xgmii_ctrl_reg2_reg_reg[3] ),
        .I5(\n_0_tx_encoded_data[51]_i_3 ),
        .O(\n_0_tx_encoded_data[44]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair361" *) 
   LUT5 #(
    .INIT(32'h008A0000)) 
     \tx_encoded_data[44]_i_4 
       (.I0(d4[2]),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .I2(\n_0_tx_xgmii_ctrl_reg2_reg_reg[5] ),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[4] ),
        .I4(\n_0_tx_encoded_data[38]_i_4 ),
        .O(\n_0_tx_encoded_data[44]_i_4 ));
LUT5 #(
    .INIT(32'hFFF8F8F8)) 
     \tx_encoded_data[45]_i_1 
       (.I0(c5[0]),
        .I1(\n_0_tx_encoded_data[51]_i_2 ),
        .I2(\n_0_tx_encoded_data[45]_i_2 ),
        .I3(\n_0_tx_encoded_data[65]_i_2 ),
        .I4(d5[3]),
        .O(tx_encoded_data[45]));
(* SOFT_HLUTNM = "soft_lutpair359" *) 
   LUT5 #(
    .INIT(32'h008A0000)) 
     \tx_encoded_data[45]_i_2 
       (.I0(d4[3]),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .I2(\n_0_tx_xgmii_ctrl_reg2_reg_reg[5] ),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[4] ),
        .I4(\n_0_tx_encoded_data[38]_i_4 ),
        .O(\n_0_tx_encoded_data[45]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair362" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \tx_encoded_data[46]_i_1 
       (.I0(\n_0_tx_encoded_data[46]_i_2 ),
        .I1(\n_0_tx_encoded_data[63]_i_2 ),
        .O(tx_encoded_data[46]));
LUT6 #(
    .INIT(64'hFF22F2F2E2E2E2E2)) 
     \tx_encoded_data[46]_i_2 
       (.I0(d5[4]),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .I2(d4[4]),
        .I3(c5[1]),
        .I4(\n_0_tx_xgmii_ctrl_reg2_reg_reg[4] ),
        .I5(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .O(\n_0_tx_encoded_data[46]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair363" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \tx_encoded_data[47]_i_1 
       (.I0(\n_0_tx_encoded_data[47]_i_2 ),
        .I1(\n_0_tx_encoded_data[63]_i_2 ),
        .O(tx_encoded_data[47]));
LUT6 #(
    .INIT(64'hFF22F2F2E2E2E2E2)) 
     \tx_encoded_data[47]_i_2 
       (.I0(d5[5]),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .I2(d4[5]),
        .I3(c5[2]),
        .I4(\n_0_tx_xgmii_ctrl_reg2_reg_reg[4] ),
        .I5(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .O(\n_0_tx_encoded_data[47]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair364" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \tx_encoded_data[48]_i_1 
       (.I0(\n_0_tx_encoded_data[48]_i_2 ),
        .I1(\n_0_tx_encoded_data[63]_i_2 ),
        .O(tx_encoded_data[48]));
LUT6 #(
    .INIT(64'hFF22F2F2E2E2E2E2)) 
     \tx_encoded_data[48]_i_2 
       (.I0(d5[6]),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .I2(d4[6]),
        .I3(c5[3]),
        .I4(\n_0_tx_xgmii_ctrl_reg2_reg_reg[4] ),
        .I5(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .O(\n_0_tx_encoded_data[48]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair365" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \tx_encoded_data[49]_i_1 
       (.I0(\n_0_tx_encoded_data[49]_i_2 ),
        .I1(\n_0_tx_encoded_data[63]_i_2 ),
        .O(tx_encoded_data[49]));
LUT6 #(
    .INIT(64'hFF22F2F2E2E2E2E2)) 
     \tx_encoded_data[49]_i_2 
       (.I0(d5[7]),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .I2(d4[7]),
        .I3(c5[4]),
        .I4(\n_0_tx_xgmii_ctrl_reg2_reg_reg[4] ),
        .I5(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .O(\n_0_tx_encoded_data[49]_i_2 ));
LUT5 #(
    .INIT(32'hFAFAFAEE)) 
     \tx_encoded_data[4]_i_1 
       (.I0(\n_0_tx_encoded_data[63]_i_2 ),
        .I1(d0[2]),
        .I2(\n_0_block_field_reg[2] ),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[0] ),
        .I4(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .O(tx_encoded_data[4]));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \tx_encoded_data[50]_i_1 
       (.I0(\n_0_tx_encoded_data[65]_i_2 ),
        .I1(d6[0]),
        .I2(\n_0_tx_encoded_data[51]_i_2 ),
        .I3(c5[5]),
        .I4(d5[0]),
        .I5(\n_0_tx_encoded_data[57]_i_2 ),
        .O(tx_encoded_data[50]));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \tx_encoded_data[51]_i_1 
       (.I0(\n_0_tx_encoded_data[65]_i_2 ),
        .I1(d6[1]),
        .I2(\n_0_tx_encoded_data[51]_i_2 ),
        .I3(c5[6]),
        .I4(d5[1]),
        .I5(\n_0_tx_encoded_data[57]_i_2 ),
        .O(tx_encoded_data[51]));
LUT6 #(
    .INIT(64'h8080808A80808080)) 
     \tx_encoded_data[51]_i_2 
       (.I0(\n_0_tx_encoded_data[44]_i_2 ),
        .I1(\n_0_tx_encoded_data[51]_i_3 ),
        .I2(\n_0_tx_xgmii_ctrl_reg2_reg_reg[3] ),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[1] ),
        .I4(\n_0_tx_xgmii_ctrl_reg2_reg_reg[2] ),
        .I5(\n_0_tx_xgmii_ctrl_reg2_reg_reg[4] ),
        .O(\n_0_tx_encoded_data[51]_i_2 ));
LUT6 #(
    .INIT(64'h00800000BBBB0000)) 
     \tx_encoded_data[51]_i_3 
       (.I0(\n_0_tx_xgmii_ctrl_reg2_reg_reg[2] ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[1] ),
        .I2(\n_0_t_type_reg_reg[1] ),
        .I3(\n_0_t_type_reg_reg[2] ),
        .I4(\n_0_tx_xgmii_ctrl_reg2_reg_reg[4] ),
        .I5(\n_0_tx_xgmii_ctrl_reg2_reg_reg[0] ),
        .O(\n_0_tx_encoded_data[51]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \tx_encoded_data[52]_i_1 
       (.I0(\n_0_tx_encoded_data[65]_i_2 ),
        .I1(d6[2]),
        .I2(\n_0_tx_encoded_data[57]_i_2 ),
        .I3(d5[2]),
        .I4(c6[0]),
        .I5(\n_0_tx_encoded_data[58]_i_2 ),
        .O(tx_encoded_data[52]));
(* SOFT_HLUTNM = "soft_lutpair366" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \tx_encoded_data[53]_i_1 
       (.I0(\n_0_tx_encoded_data[53]_i_2 ),
        .I1(\n_0_tx_encoded_data[63]_i_2 ),
        .O(tx_encoded_data[53]));
LUT6 #(
    .INIT(64'hCCF0FCF0EEFAEEAA)) 
     \tx_encoded_data[53]_i_2 
       (.I0(d6[3]),
        .I1(c6[1]),
        .I2(d5[3]),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[5] ),
        .I4(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .I5(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .O(\n_0_tx_encoded_data[53]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair368" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \tx_encoded_data[54]_i_1 
       (.I0(\n_0_tx_encoded_data[54]_i_2 ),
        .I1(\n_0_tx_encoded_data[63]_i_2 ),
        .O(tx_encoded_data[54]));
LUT6 #(
    .INIT(64'hCCF0FCF0EEFAEEAA)) 
     \tx_encoded_data[54]_i_2 
       (.I0(d6[4]),
        .I1(c6[2]),
        .I2(d5[4]),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[5] ),
        .I4(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .I5(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .O(\n_0_tx_encoded_data[54]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair371" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \tx_encoded_data[55]_i_1 
       (.I0(\n_0_tx_encoded_data[55]_i_2 ),
        .I1(\n_0_tx_encoded_data[63]_i_2 ),
        .O(tx_encoded_data[55]));
LUT6 #(
    .INIT(64'hCCF0FCF0EEFAEEAA)) 
     \tx_encoded_data[55]_i_2 
       (.I0(d6[5]),
        .I1(c6[3]),
        .I2(d5[5]),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[5] ),
        .I4(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .I5(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .O(\n_0_tx_encoded_data[55]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair372" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \tx_encoded_data[56]_i_1 
       (.I0(\n_0_tx_encoded_data[56]_i_2 ),
        .I1(\n_0_tx_encoded_data[63]_i_2 ),
        .O(tx_encoded_data[56]));
LUT6 #(
    .INIT(64'hCCF0FCF0EEFAEEAA)) 
     \tx_encoded_data[56]_i_2 
       (.I0(d6[6]),
        .I1(c6[4]),
        .I2(d5[6]),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[5] ),
        .I4(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .I5(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .O(\n_0_tx_encoded_data[56]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \tx_encoded_data[57]_i_1 
       (.I0(\n_0_tx_encoded_data[65]_i_2 ),
        .I1(d6[7]),
        .I2(\n_0_tx_encoded_data[57]_i_2 ),
        .I3(d5[7]),
        .I4(c6[5]),
        .I5(\n_0_tx_encoded_data[58]_i_2 ),
        .O(tx_encoded_data[57]));
(* SOFT_HLUTNM = "soft_lutpair361" *) 
   LUT3 #(
    .INIT(8'h04)) 
     \tx_encoded_data[57]_i_2 
       (.I0(\n_0_tx_xgmii_ctrl_reg2_reg_reg[4] ),
        .I1(\n_0_tx_encoded_data[38]_i_4 ),
        .I2(\n_0_tx_xgmii_ctrl_reg2_reg_reg[5] ),
        .O(\n_0_tx_encoded_data[57]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \tx_encoded_data[58]_i_1 
       (.I0(\n_0_tx_encoded_data[65]_i_2 ),
        .I1(d7[0]),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(d6[0]),
        .I4(c6[6]),
        .I5(\n_0_tx_encoded_data[58]_i_2 ),
        .O(tx_encoded_data[58]));
(* SOFT_HLUTNM = "soft_lutpair367" *) 
   LUT4 #(
    .INIT(16'hFF80)) 
     \tx_encoded_data[58]_i_2 
       (.I0(\n_0_tx_xgmii_ctrl_reg2_reg_reg[5] ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .I2(\n_0_tx_encoded_data[38]_i_4 ),
        .I3(\n_0_tx_encoded_data[51]_i_2 ),
        .O(\n_0_tx_encoded_data[58]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \tx_encoded_data[59]_i_1 
       (.I0(\n_0_tx_encoded_data[65]_i_2 ),
        .I1(d7[1]),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(d6[1]),
        .I4(c7[0]),
        .I5(\n_0_tx_encoded_data[65]_i_4 ),
        .O(tx_encoded_data[59]));
LUT5 #(
    .INIT(32'hFAFAFAEE)) 
     \tx_encoded_data[5]_i_1 
       (.I0(\n_0_tx_encoded_data[63]_i_2 ),
        .I1(d0[3]),
        .I2(\n_0_block_field_reg[3] ),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[0] ),
        .I4(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .O(tx_encoded_data[5]));
LUT6 #(
    .INIT(64'hFFFFFFFFFB73EA40)) 
     \tx_encoded_data[60]_i_1 
       (.I0(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .I2(d6[2]),
        .I3(c7[1]),
        .I4(d7[2]),
        .I5(\n_0_tx_encoded_data[63]_i_2 ),
        .O(tx_encoded_data[60]));
LUT6 #(
    .INIT(64'hFFFFFFFFFB73EA40)) 
     \tx_encoded_data[61]_i_1 
       (.I0(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .I2(d6[3]),
        .I3(c7[2]),
        .I4(d7[3]),
        .I5(\n_0_tx_encoded_data[63]_i_2 ),
        .O(tx_encoded_data[61]));
LUT6 #(
    .INIT(64'hFFFFFFFFFB73EA40)) 
     \tx_encoded_data[62]_i_1 
       (.I0(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .I2(d6[4]),
        .I3(c7[3]),
        .I4(d7[4]),
        .I5(\n_0_tx_encoded_data[63]_i_2 ),
        .O(tx_encoded_data[62]));
LUT6 #(
    .INIT(64'hFFFFFFFFFB73EA40)) 
     \tx_encoded_data[63]_i_1 
       (.I0(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .I2(d6[5]),
        .I3(c7[4]),
        .I4(d7[5]),
        .I5(\n_0_tx_encoded_data[63]_i_2 ),
        .O(tx_encoded_data[63]));
LUT5 #(
    .INIT(32'hFFFFBFBA)) 
     \tx_encoded_data[63]_i_2 
       (.I0(\n_0_tx_encoded_data[63]_i_3 ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[4] ),
        .I2(\n_0_tx_xgmii_ctrl_reg2_reg_reg[3] ),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[2] ),
        .I4(\n_0_tx_encoded_data[63]_i_4 ),
        .O(\n_0_tx_encoded_data[63]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair355" *) 
   LUT5 #(
    .INIT(32'hFFFFFF74)) 
     \tx_encoded_data[63]_i_3 
       (.I0(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .I2(\n_0_tx_xgmii_ctrl_reg2_reg_reg[5] ),
        .I3(\n_0_tx_encoded_data[63]_i_5 ),
        .I4(\n_0_tx_encoded_data[63]_i_6 ),
        .O(\n_0_tx_encoded_data[63]_i_3 ));
LUT6 #(
    .INIT(64'h4F0044000FFF0000)) 
     \tx_encoded_data[63]_i_4 
       (.I0(\n_0_t_type_reg_reg[1] ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[1] ),
        .I2(\n_0_tx_xgmii_ctrl_reg2_reg_reg[5] ),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .I4(\n_0_tx_xgmii_ctrl_reg2_reg_reg[4] ),
        .I5(\n_0_tx_xgmii_ctrl_reg2_reg_reg[0] ),
        .O(\n_0_tx_encoded_data[63]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair354" *) 
   LUT5 #(
    .INIT(32'h22F20000)) 
     \tx_encoded_data[63]_i_5 
       (.I0(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[4] ),
        .I2(\n_0_tx_xgmii_ctrl_reg2_reg_reg[3] ),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[1] ),
        .I4(\n_0_tx_xgmii_ctrl_reg2_reg_reg[0] ),
        .O(\n_0_tx_encoded_data[63]_i_5 ));
LUT6 #(
    .INIT(64'h8A80FFFF0A000A00)) 
     \tx_encoded_data[63]_i_6 
       (.I0(\n_0_tx_xgmii_ctrl_reg2_reg_reg[0] ),
        .I1(\n_0_t_type_reg_reg[2] ),
        .I2(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .I4(\n_0_tx_xgmii_ctrl_reg2_reg_reg[2] ),
        .I5(\n_0_tx_xgmii_ctrl_reg2_reg_reg[1] ),
        .O(\n_0_tx_encoded_data[63]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \tx_encoded_data[64]_i_1 
       (.I0(\n_0_tx_encoded_data[65]_i_2 ),
        .I1(d7[6]),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(d6[6]),
        .I4(c7[5]),
        .I5(\n_0_tx_encoded_data[65]_i_4 ),
        .O(tx_encoded_data[64]));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \tx_encoded_data[65]_i_1 
       (.I0(\n_0_tx_encoded_data[65]_i_2 ),
        .I1(d7[7]),
        .I2(\n_0_tx_encoded_data[65]_i_3 ),
        .I3(d6[7]),
        .I4(c7[6]),
        .I5(\n_0_tx_encoded_data[65]_i_4 ),
        .O(tx_encoded_data[65]));
LUT6 #(
    .INIT(64'h0000000081010001)) 
     \tx_encoded_data[65]_i_2 
       (.I0(\n_0_tx_xgmii_ctrl_reg2_reg_reg[1] ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[2] ),
        .I2(\n_0_tx_xgmii_ctrl_reg2_reg_reg[3] ),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[4] ),
        .I4(\n_0_tx_xgmii_ctrl_reg2_reg_reg[0] ),
        .I5(\n_0_tx_encoded_data[65]_i_5 ),
        .O(\n_0_tx_encoded_data[65]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair359" *) 
   LUT4 #(
    .INIT(16'h0004)) 
     \tx_encoded_data[65]_i_3 
       (.I0(\n_0_tx_xgmii_ctrl_reg2_reg_reg[4] ),
        .I1(\n_0_tx_encoded_data[38]_i_4 ),
        .I2(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[5] ),
        .O(\n_0_tx_encoded_data[65]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair367" *) 
   LUT4 #(
    .INIT(16'hFF08)) 
     \tx_encoded_data[65]_i_4 
       (.I0(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .I1(\n_0_tx_encoded_data[38]_i_4 ),
        .I2(\n_0_tx_xgmii_ctrl_reg2_reg_reg[4] ),
        .I3(\n_0_tx_encoded_data[51]_i_2 ),
        .O(\n_0_tx_encoded_data[65]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair358" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \tx_encoded_data[65]_i_5 
       (.I0(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[5] ),
        .I2(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .O(\n_0_tx_encoded_data[65]_i_5 ));
LUT5 #(
    .INIT(32'hFAFAFAEE)) 
     \tx_encoded_data[6]_i_1 
       (.I0(\n_0_tx_encoded_data[63]_i_2 ),
        .I1(d0[4]),
        .I2(\n_0_block_field_reg[4] ),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[0] ),
        .I4(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .O(tx_encoded_data[6]));
LUT6 #(
    .INIT(64'hFE00FFFFFE00FE00)) 
     \tx_encoded_data[7]_i_1 
       (.I0(\n_0_tx_encoded_data[9]_i_2 ),
        .I1(\n_0_tx_encoded_data[9]_i_3 ),
        .I2(\n_0_tx_encoded_data[51]_i_2 ),
        .I3(\n_0_block_field_reg[5] ),
        .I4(tx_encoded_data[0]),
        .I5(d0[5]),
        .O(tx_encoded_data[7]));
LUT6 #(
    .INIT(64'hFE00FFFFFE00FE00)) 
     \tx_encoded_data[8]_i_1 
       (.I0(\n_0_tx_encoded_data[9]_i_2 ),
        .I1(\n_0_tx_encoded_data[9]_i_3 ),
        .I2(\n_0_tx_encoded_data[51]_i_2 ),
        .I3(\n_0_block_field_reg[6] ),
        .I4(tx_encoded_data[0]),
        .I5(d0[6]),
        .O(tx_encoded_data[8]));
LUT6 #(
    .INIT(64'hFE00FFFFFE00FE00)) 
     \tx_encoded_data[9]_i_1 
       (.I0(\n_0_tx_encoded_data[9]_i_2 ),
        .I1(\n_0_tx_encoded_data[9]_i_3 ),
        .I2(\n_0_tx_encoded_data[51]_i_2 ),
        .I3(\n_0_block_field_reg[7] ),
        .I4(tx_encoded_data[0]),
        .I5(d0[7]),
        .O(tx_encoded_data[9]));
LUT6 #(
    .INIT(64'h00000011008B0000)) 
     \tx_encoded_data[9]_i_2 
       (.I0(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[5] ),
        .I2(\n_0_tx_xgmii_ctrl_reg2_reg_reg[4] ),
        .I3(\n_0_tx_encoded_data[1]_i_2 ),
        .I4(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .I5(\n_0_tx_xgmii_ctrl_reg2_reg_reg[0] ),
        .O(\n_0_tx_encoded_data[9]_i_2 ));
LUT6 #(
    .INIT(64'h0000000080000000)) 
     \tx_encoded_data[9]_i_3 
       (.I0(\n_0_tx_xgmii_ctrl_reg2_reg_reg[0] ),
        .I1(\n_0_tx_xgmii_ctrl_reg2_reg_reg[4] ),
        .I2(\n_0_tx_xgmii_ctrl_reg2_reg_reg[3] ),
        .I3(\n_0_tx_xgmii_ctrl_reg2_reg_reg[2] ),
        .I4(\n_0_tx_xgmii_ctrl_reg2_reg_reg[1] ),
        .I5(\n_0_tx_encoded_data[65]_i_5 ),
        .O(\n_0_tx_encoded_data[9]_i_3 ));
FDSE \tx_encoded_data_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[0]),
        .Q(O1[0]),
        .S(I1));
FDRE \tx_encoded_data_reg[10] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[10]),
        .Q(O1[10]),
        .R(I1));
FDRE \tx_encoded_data_reg[11] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[11]),
        .Q(O1[11]),
        .R(I1));
FDRE \tx_encoded_data_reg[12] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[12]),
        .Q(O1[12]),
        .R(I1));
FDRE \tx_encoded_data_reg[13] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[13]),
        .Q(O1[13]),
        .R(I1));
FDRE \tx_encoded_data_reg[14] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[14]),
        .Q(O1[14]),
        .R(I1));
FDRE \tx_encoded_data_reg[15] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[15]),
        .Q(O1[15]),
        .R(I1));
FDRE \tx_encoded_data_reg[16] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[16]),
        .Q(O1[16]),
        .R(I1));
FDRE \tx_encoded_data_reg[17] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[17]),
        .Q(O1[17]),
        .R(I1));
FDRE \tx_encoded_data_reg[18] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[18]),
        .Q(O1[18]),
        .R(I1));
FDRE \tx_encoded_data_reg[19] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[19]),
        .Q(O1[19]),
        .R(I1));
FDRE \tx_encoded_data_reg[1] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[1]),
        .Q(O1[1]),
        .R(I1));
FDRE \tx_encoded_data_reg[20] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[20]),
        .Q(O1[20]),
        .R(I1));
FDRE \tx_encoded_data_reg[21] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[21]),
        .Q(O1[21]),
        .R(I1));
FDRE \tx_encoded_data_reg[22] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[22]),
        .Q(O1[22]),
        .R(I1));
FDRE \tx_encoded_data_reg[23] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[23]),
        .Q(O1[23]),
        .R(I1));
FDRE \tx_encoded_data_reg[24] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[24]),
        .Q(O1[24]),
        .R(I1));
FDRE \tx_encoded_data_reg[25] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[25]),
        .Q(O1[25]),
        .R(I1));
FDSE \tx_encoded_data_reg[26] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[26]),
        .Q(O1[26]),
        .S(I1));
FDRE \tx_encoded_data_reg[27] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[27]),
        .Q(O1[27]),
        .R(I1));
FDRE \tx_encoded_data_reg[28] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[28]),
        .Q(O1[28]),
        .R(I1));
FDRE \tx_encoded_data_reg[29] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[29]),
        .Q(O1[29]),
        .R(I1));
FDSE \tx_encoded_data_reg[2] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[2]),
        .Q(O1[2]),
        .S(I1));
FDRE \tx_encoded_data_reg[30] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[30]),
        .Q(O1[30]),
        .R(I1));
FDRE \tx_encoded_data_reg[31] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[31]),
        .Q(O1[31]),
        .R(I1));
FDRE \tx_encoded_data_reg[32] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[32]),
        .Q(O1[32]),
        .R(I1));
FDRE \tx_encoded_data_reg[33] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[33]),
        .Q(O1[33]),
        .R(I1));
FDRE \tx_encoded_data_reg[34] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[34]),
        .Q(O1[34]),
        .R(I1));
FDRE \tx_encoded_data_reg[35] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[35]),
        .Q(O1[35]),
        .R(I1));
FDRE \tx_encoded_data_reg[36] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[36]),
        .Q(O1[36]),
        .R(I1));
FDRE \tx_encoded_data_reg[37] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[37]),
        .Q(O1[37]),
        .R(I1));
FDRE \tx_encoded_data_reg[38] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[38]),
        .Q(O1[38]),
        .R(I1));
FDRE \tx_encoded_data_reg[39] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[39]),
        .Q(O1[39]),
        .R(I1));
FDRE \tx_encoded_data_reg[3] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[3]),
        .Q(O1[3]),
        .R(I1));
FDRE \tx_encoded_data_reg[40] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[40]),
        .Q(O1[40]),
        .R(I1));
FDRE \tx_encoded_data_reg[41] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[41]),
        .Q(O1[41]),
        .R(I1));
FDRE \tx_encoded_data_reg[42] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[42]),
        .Q(O1[42]),
        .R(I1));
FDRE \tx_encoded_data_reg[43] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[43]),
        .Q(O1[43]),
        .R(I1));
FDRE \tx_encoded_data_reg[44] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[44]),
        .Q(O1[44]),
        .R(I1));
FDRE \tx_encoded_data_reg[45] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[45]),
        .Q(O1[45]),
        .R(I1));
FDRE \tx_encoded_data_reg[46] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[46]),
        .Q(O1[46]),
        .R(I1));
FDRE \tx_encoded_data_reg[47] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[47]),
        .Q(O1[47]),
        .R(I1));
FDRE \tx_encoded_data_reg[48] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[48]),
        .Q(O1[48]),
        .R(I1));
FDRE \tx_encoded_data_reg[49] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[49]),
        .Q(O1[49]),
        .R(I1));
FDSE \tx_encoded_data_reg[4] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[4]),
        .Q(O1[4]),
        .S(I1));
FDRE \tx_encoded_data_reg[50] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[50]),
        .Q(O1[50]),
        .R(I1));
FDRE \tx_encoded_data_reg[51] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[51]),
        .Q(O1[51]),
        .R(I1));
FDRE \tx_encoded_data_reg[52] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[52]),
        .Q(O1[52]),
        .R(I1));
FDRE \tx_encoded_data_reg[53] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[53]),
        .Q(O1[53]),
        .R(I1));
FDRE \tx_encoded_data_reg[54] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[54]),
        .Q(O1[54]),
        .R(I1));
FDRE \tx_encoded_data_reg[55] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[55]),
        .Q(O1[55]),
        .R(I1));
FDRE \tx_encoded_data_reg[56] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[56]),
        .Q(O1[56]),
        .R(I1));
FDRE \tx_encoded_data_reg[57] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[57]),
        .Q(O1[57]),
        .R(I1));
FDSE \tx_encoded_data_reg[58] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[58]),
        .Q(O1[58]),
        .S(I1));
FDRE \tx_encoded_data_reg[59] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[59]),
        .Q(O1[59]),
        .R(I1));
FDRE \tx_encoded_data_reg[5] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[5]),
        .Q(O1[5]),
        .R(I1));
FDRE \tx_encoded_data_reg[60] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[60]),
        .Q(O1[60]),
        .R(I1));
FDRE \tx_encoded_data_reg[61] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[61]),
        .Q(O1[61]),
        .R(I1));
FDRE \tx_encoded_data_reg[62] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[62]),
        .Q(O1[62]),
        .R(I1));
FDRE \tx_encoded_data_reg[63] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[63]),
        .Q(O1[63]),
        .R(I1));
FDRE \tx_encoded_data_reg[64] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[64]),
        .Q(O1[64]),
        .R(I1));
FDRE \tx_encoded_data_reg[65] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[65]),
        .Q(O1[65]),
        .R(I1));
FDSE \tx_encoded_data_reg[6] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[6]),
        .Q(O1[6]),
        .S(I1));
FDRE \tx_encoded_data_reg[7] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[7]),
        .Q(O1[7]),
        .R(I1));
FDSE \tx_encoded_data_reg[8] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[8]),
        .Q(O1[8]),
        .S(I1));
FDRE \tx_encoded_data_reg[9] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_encoded_data[9]),
        .Q(O1[9]),
        .R(I1));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_ctrl_reg1_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(I2[0]),
        .Q(tx_xgmii_ctrl_reg1[0]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_ctrl_reg1_reg[1] 
       (.C(clk156),
        .CE(1'b1),
        .D(I2[1]),
        .Q(tx_xgmii_ctrl_reg1[1]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_ctrl_reg1_reg[2] 
       (.C(clk156),
        .CE(1'b1),
        .D(I2[2]),
        .Q(tx_xgmii_ctrl_reg1[2]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_ctrl_reg1_reg[3] 
       (.C(clk156),
        .CE(1'b1),
        .D(I2[3]),
        .Q(tx_xgmii_ctrl_reg1[3]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_ctrl_reg1_reg[4] 
       (.C(clk156),
        .CE(1'b1),
        .D(I2[4]),
        .Q(tx_xgmii_ctrl_reg1[4]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_ctrl_reg1_reg[5] 
       (.C(clk156),
        .CE(1'b1),
        .D(I2[5]),
        .Q(tx_xgmii_ctrl_reg1[5]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_ctrl_reg1_reg[6] 
       (.C(clk156),
        .CE(1'b1),
        .D(I2[6]),
        .Q(tx_xgmii_ctrl_reg1[6]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_ctrl_reg1_reg[7] 
       (.C(clk156),
        .CE(1'b1),
        .D(I2[7]),
        .Q(tx_xgmii_ctrl_reg1[7]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_ctrl_reg2_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(I2[0]),
        .Q(tx_xgmii_ctrl_reg2[0]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_ctrl_reg2_reg[1] 
       (.C(clk156),
        .CE(1'b1),
        .D(I2[1]),
        .Q(tx_xgmii_ctrl_reg2[1]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_ctrl_reg2_reg[2] 
       (.C(clk156),
        .CE(1'b1),
        .D(I2[2]),
        .Q(tx_xgmii_ctrl_reg2[2]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_ctrl_reg2_reg[3] 
       (.C(clk156),
        .CE(1'b1),
        .D(I2[3]),
        .Q(tx_xgmii_ctrl_reg2[3]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_ctrl_reg2_reg[4] 
       (.C(clk156),
        .CE(1'b1),
        .D(I2[4]),
        .Q(tx_xgmii_ctrl_reg2[4]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_ctrl_reg2_reg[5] 
       (.C(clk156),
        .CE(1'b1),
        .D(I2[5]),
        .Q(tx_xgmii_ctrl_reg2[5]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_ctrl_reg2_reg[6] 
       (.C(clk156),
        .CE(1'b1),
        .D(I2[6]),
        .Q(tx_xgmii_ctrl_reg2[6]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_ctrl_reg2_reg[7] 
       (.C(clk156),
        .CE(1'b1),
        .D(I2[7]),
        .Q(tx_xgmii_ctrl_reg2[7]),
        .R(1'b0));
FDRE \tx_xgmii_ctrl_reg2_reg_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_xgmii_ctrl_reg2[0]),
        .Q(\n_0_tx_xgmii_ctrl_reg2_reg_reg[0] ),
        .R(1'b0));
FDRE \tx_xgmii_ctrl_reg2_reg_reg[1] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_xgmii_ctrl_reg2[1]),
        .Q(\n_0_tx_xgmii_ctrl_reg2_reg_reg[1] ),
        .R(1'b0));
FDRE \tx_xgmii_ctrl_reg2_reg_reg[2] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_xgmii_ctrl_reg2[2]),
        .Q(\n_0_tx_xgmii_ctrl_reg2_reg_reg[2] ),
        .R(1'b0));
FDRE \tx_xgmii_ctrl_reg2_reg_reg[3] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_xgmii_ctrl_reg2[3]),
        .Q(\n_0_tx_xgmii_ctrl_reg2_reg_reg[3] ),
        .R(1'b0));
FDRE \tx_xgmii_ctrl_reg2_reg_reg[4] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_xgmii_ctrl_reg2[4]),
        .Q(\n_0_tx_xgmii_ctrl_reg2_reg_reg[4] ),
        .R(1'b0));
FDRE \tx_xgmii_ctrl_reg2_reg_reg[5] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_xgmii_ctrl_reg2[5]),
        .Q(\n_0_tx_xgmii_ctrl_reg2_reg_reg[5] ),
        .R(1'b0));
FDRE \tx_xgmii_ctrl_reg2_reg_reg[6] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_xgmii_ctrl_reg2[6]),
        .Q(\n_0_tx_xgmii_ctrl_reg2_reg_reg[6] ),
        .R(1'b0));
FDRE \tx_xgmii_ctrl_reg2_reg_reg[7] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_xgmii_ctrl_reg2[7]),
        .Q(\n_0_tx_xgmii_ctrl_reg2_reg_reg[7] ),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[0]),
        .Q(tx_xgmii_data_reg1[0]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[10] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[10]),
        .Q(tx_xgmii_data_reg1[10]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[11] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[11]),
        .Q(tx_xgmii_data_reg1[11]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[12] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[12]),
        .Q(tx_xgmii_data_reg1[12]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[13] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[13]),
        .Q(tx_xgmii_data_reg1[13]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[14] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[14]),
        .Q(tx_xgmii_data_reg1[14]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[15] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[15]),
        .Q(tx_xgmii_data_reg1[15]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[16] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[16]),
        .Q(tx_xgmii_data_reg1[16]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[17] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[17]),
        .Q(tx_xgmii_data_reg1[17]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[18] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[18]),
        .Q(tx_xgmii_data_reg1[18]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[19] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[19]),
        .Q(tx_xgmii_data_reg1[19]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[1] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[1]),
        .Q(tx_xgmii_data_reg1[1]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[20] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[20]),
        .Q(tx_xgmii_data_reg1[20]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[21] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[21]),
        .Q(tx_xgmii_data_reg1[21]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[22] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[22]),
        .Q(tx_xgmii_data_reg1[22]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[23] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[23]),
        .Q(tx_xgmii_data_reg1[23]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[24] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[24]),
        .Q(tx_xgmii_data_reg1[24]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[25] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[25]),
        .Q(tx_xgmii_data_reg1[25]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[26] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[26]),
        .Q(tx_xgmii_data_reg1[26]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[27] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[27]),
        .Q(tx_xgmii_data_reg1[27]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[28] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[28]),
        .Q(tx_xgmii_data_reg1[28]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[29] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[29]),
        .Q(tx_xgmii_data_reg1[29]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[2] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[2]),
        .Q(tx_xgmii_data_reg1[2]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[30] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[30]),
        .Q(tx_xgmii_data_reg1[30]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[31] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[31]),
        .Q(tx_xgmii_data_reg1[31]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[32] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[32]),
        .Q(tx_xgmii_data_reg1[32]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[33] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[33]),
        .Q(tx_xgmii_data_reg1[33]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[34] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[34]),
        .Q(tx_xgmii_data_reg1[34]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[35] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[35]),
        .Q(tx_xgmii_data_reg1[35]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[36] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[36]),
        .Q(tx_xgmii_data_reg1[36]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[37] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[37]),
        .Q(tx_xgmii_data_reg1[37]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[38] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[38]),
        .Q(tx_xgmii_data_reg1[38]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[39] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[39]),
        .Q(tx_xgmii_data_reg1[39]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[3] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[3]),
        .Q(tx_xgmii_data_reg1[3]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[40] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[40]),
        .Q(tx_xgmii_data_reg1[40]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[41] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[41]),
        .Q(tx_xgmii_data_reg1[41]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[42] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[42]),
        .Q(tx_xgmii_data_reg1[42]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[43] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[43]),
        .Q(tx_xgmii_data_reg1[43]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[44] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[44]),
        .Q(tx_xgmii_data_reg1[44]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[45] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[45]),
        .Q(tx_xgmii_data_reg1[45]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[46] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[46]),
        .Q(tx_xgmii_data_reg1[46]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[47] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[47]),
        .Q(tx_xgmii_data_reg1[47]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[48] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[48]),
        .Q(tx_xgmii_data_reg1[48]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[49] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[49]),
        .Q(tx_xgmii_data_reg1[49]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[4] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[4]),
        .Q(tx_xgmii_data_reg1[4]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[50] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[50]),
        .Q(tx_xgmii_data_reg1[50]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[51] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[51]),
        .Q(tx_xgmii_data_reg1[51]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[52] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[52]),
        .Q(tx_xgmii_data_reg1[52]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[53] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[53]),
        .Q(tx_xgmii_data_reg1[53]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[54] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[54]),
        .Q(tx_xgmii_data_reg1[54]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[55] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[55]),
        .Q(tx_xgmii_data_reg1[55]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[56] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[56]),
        .Q(tx_xgmii_data_reg1[56]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[57] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[57]),
        .Q(tx_xgmii_data_reg1[57]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[58] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[58]),
        .Q(tx_xgmii_data_reg1[58]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[59] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[59]),
        .Q(tx_xgmii_data_reg1[59]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[5] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[5]),
        .Q(tx_xgmii_data_reg1[5]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[60] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[60]),
        .Q(tx_xgmii_data_reg1[60]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[61] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[61]),
        .Q(tx_xgmii_data_reg1[61]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[62] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[62]),
        .Q(tx_xgmii_data_reg1[62]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[63] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[63]),
        .Q(tx_xgmii_data_reg1[63]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[6] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[6]),
        .Q(tx_xgmii_data_reg1[6]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[7] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[7]),
        .Q(tx_xgmii_data_reg1[7]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[8] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[8]),
        .Q(tx_xgmii_data_reg1[8]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg1_reg[9] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[9]),
        .Q(tx_xgmii_data_reg1[9]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[0]),
        .Q(tx_xgmii_data_reg2[0]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[10] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[10]),
        .Q(tx_xgmii_data_reg2[10]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[11] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[11]),
        .Q(tx_xgmii_data_reg2[11]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[12] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[12]),
        .Q(tx_xgmii_data_reg2[12]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[13] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[13]),
        .Q(tx_xgmii_data_reg2[13]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[14] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[14]),
        .Q(tx_xgmii_data_reg2[14]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[15] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[15]),
        .Q(tx_xgmii_data_reg2[15]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[16] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[16]),
        .Q(tx_xgmii_data_reg2[16]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[17] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[17]),
        .Q(tx_xgmii_data_reg2[17]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[18] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[18]),
        .Q(tx_xgmii_data_reg2[18]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[19] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[19]),
        .Q(tx_xgmii_data_reg2[19]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[1] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[1]),
        .Q(tx_xgmii_data_reg2[1]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[20] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[20]),
        .Q(tx_xgmii_data_reg2[20]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[21] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[21]),
        .Q(tx_xgmii_data_reg2[21]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[22] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[22]),
        .Q(tx_xgmii_data_reg2[22]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[23] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[23]),
        .Q(tx_xgmii_data_reg2[23]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[24] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[24]),
        .Q(tx_xgmii_data_reg2[24]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[25] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[25]),
        .Q(tx_xgmii_data_reg2[25]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[26] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[26]),
        .Q(tx_xgmii_data_reg2[26]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[27] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[27]),
        .Q(tx_xgmii_data_reg2[27]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[28] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[28]),
        .Q(tx_xgmii_data_reg2[28]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[29] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[29]),
        .Q(tx_xgmii_data_reg2[29]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[2] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[2]),
        .Q(tx_xgmii_data_reg2[2]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[30] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[30]),
        .Q(tx_xgmii_data_reg2[30]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[31] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[31]),
        .Q(tx_xgmii_data_reg2[31]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[32] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[32]),
        .Q(tx_xgmii_data_reg2[32]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[33] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[33]),
        .Q(tx_xgmii_data_reg2[33]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[34] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[34]),
        .Q(tx_xgmii_data_reg2[34]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[35] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[35]),
        .Q(tx_xgmii_data_reg2[35]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[36] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[36]),
        .Q(tx_xgmii_data_reg2[36]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[37] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[37]),
        .Q(tx_xgmii_data_reg2[37]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[38] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[38]),
        .Q(tx_xgmii_data_reg2[38]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[39] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[39]),
        .Q(tx_xgmii_data_reg2[39]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[3] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[3]),
        .Q(tx_xgmii_data_reg2[3]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[40] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[40]),
        .Q(tx_xgmii_data_reg2[40]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[41] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[41]),
        .Q(tx_xgmii_data_reg2[41]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[42] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[42]),
        .Q(tx_xgmii_data_reg2[42]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[43] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[43]),
        .Q(tx_xgmii_data_reg2[43]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[44] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[44]),
        .Q(tx_xgmii_data_reg2[44]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[45] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[45]),
        .Q(tx_xgmii_data_reg2[45]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[46] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[46]),
        .Q(tx_xgmii_data_reg2[46]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[47] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[47]),
        .Q(tx_xgmii_data_reg2[47]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[48] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[48]),
        .Q(tx_xgmii_data_reg2[48]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[49] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[49]),
        .Q(tx_xgmii_data_reg2[49]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[4] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[4]),
        .Q(tx_xgmii_data_reg2[4]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[50] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[50]),
        .Q(tx_xgmii_data_reg2[50]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[51] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[51]),
        .Q(tx_xgmii_data_reg2[51]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[52] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[52]),
        .Q(tx_xgmii_data_reg2[52]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[53] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[53]),
        .Q(tx_xgmii_data_reg2[53]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[54] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[54]),
        .Q(tx_xgmii_data_reg2[54]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[55] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[55]),
        .Q(tx_xgmii_data_reg2[55]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[56] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[56]),
        .Q(tx_xgmii_data_reg2[56]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[57] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[57]),
        .Q(tx_xgmii_data_reg2[57]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[58] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[58]),
        .Q(tx_xgmii_data_reg2[58]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[59] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[59]),
        .Q(tx_xgmii_data_reg2[59]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[5] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[5]),
        .Q(tx_xgmii_data_reg2[5]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[60] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[60]),
        .Q(tx_xgmii_data_reg2[60]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[61] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[61]),
        .Q(tx_xgmii_data_reg2[61]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[62] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[62]),
        .Q(tx_xgmii_data_reg2[62]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[63] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[63]),
        .Q(tx_xgmii_data_reg2[63]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[6] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[6]),
        .Q(tx_xgmii_data_reg2[6]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[7] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[7]),
        .Q(tx_xgmii_data_reg2[7]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[8] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[8]),
        .Q(tx_xgmii_data_reg2[8]),
        .R(1'b0));
(* DONT_TOUCH *) 
   (* KEEP = "yes" *) 
   FDRE \tx_xgmii_data_reg2_reg[9] 
       (.C(clk156),
        .CE(1'b1),
        .D(I10[9]),
        .Q(tx_xgmii_data_reg2[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_tx_pcs" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_tx_pcs
   (new_tx_test_seed,
    Q,
    tx_66_fifo,
    O5,
    clk156,
    I1,
    I2,
    pcs_test_pattern_seedA_core_int,
    pcs_test_pattern_seedB_core_int,
    I5,
    I6,
    D,
    I10);
  output new_tx_test_seed;
  output [0:0]Q;
  output [64:0]tx_66_fifo;
  output [0:0]O5;
  input clk156;
  input I1;
  input [1:0]I2;
  input [57:0]pcs_test_pattern_seedA_core_int;
  input [57:0]pcs_test_pattern_seedB_core_int;
  input I5;
  input I6;
  input [7:0]D;
  input [63:0]I10;

  wire [7:0]D;
  wire I1;
  wire [63:0]I10;
  wire [1:0]I2;
  wire I5;
  wire I6;
  wire [0:0]O5;
  wire [0:0]Q;
  wire clk156;
  wire n_0_tx_encoder_i;
  wire n_0_tx_pcs_fsm_i;
  wire n_10_tx_pcs_fsm_i;
  wire n_11_tx_pcs_fsm_i;
  wire n_12_tx_pcs_fsm_i;
  wire n_13_tx_pcs_fsm_i;
  wire n_14_tx_pcs_fsm_i;
  wire n_15_tx_pcs_fsm_i;
  wire n_16_tx_pcs_fsm_i;
  wire n_17_tx_pcs_fsm_i;
  wire n_18_tx_pcs_fsm_i;
  wire n_19_tx_pcs_fsm_i;
  wire n_1_tx_encoder_i;
  wire n_1_tx_pcs_fsm_i;
  wire n_20_tx_pcs_fsm_i;
  wire n_21_tx_pcs_fsm_i;
  wire n_22_tx_pcs_fsm_i;
  wire n_23_tx_pcs_fsm_i;
  wire n_24_tx_pcs_fsm_i;
  wire n_25_tx_pcs_fsm_i;
  wire n_26_tx_pcs_fsm_i;
  wire n_27_tx_pcs_fsm_i;
  wire n_28_tx_pcs_fsm_i;
  wire n_29_tx_pcs_fsm_i;
  wire n_2_tx_pcs_fsm_i;
  wire n_30_tx_pcs_fsm_i;
  wire n_31_tx_pcs_fsm_i;
  wire n_32_tx_pcs_fsm_i;
  wire n_33_tx_pcs_fsm_i;
  wire n_34_tx_pcs_fsm_i;
  wire n_35_tx_pcs_fsm_i;
  wire n_36_tx_pcs_fsm_i;
  wire n_37_tx_pcs_fsm_i;
  wire n_38_tx_pcs_fsm_i;
  wire n_39_tx_pcs_fsm_i;
  wire n_40_tx_pcs_fsm_i;
  wire n_41_tx_pcs_fsm_i;
  wire n_42_tx_pcs_fsm_i;
  wire n_43_tx_pcs_fsm_i;
  wire n_44_tx_pcs_fsm_i;
  wire n_45_tx_pcs_fsm_i;
  wire n_46_tx_pcs_fsm_i;
  wire n_47_tx_pcs_fsm_i;
  wire n_48_tx_pcs_fsm_i;
  wire n_49_tx_pcs_fsm_i;
  wire n_4_tx_pcs_fsm_i;
  wire n_50_tx_pcs_fsm_i;
  wire n_51_tx_pcs_fsm_i;
  wire n_52_tx_pcs_fsm_i;
  wire n_53_tx_pcs_fsm_i;
  wire n_54_tx_pcs_fsm_i;
  wire n_55_tx_pcs_fsm_i;
  wire n_56_tx_pcs_fsm_i;
  wire n_57_tx_pcs_fsm_i;
  wire n_58_tx_pcs_fsm_i;
  wire n_59_tx_pcs_fsm_i;
  wire n_5_tx_pcs_fsm_i;
  wire n_60_tx_pcs_fsm_i;
  wire n_61_tx_pcs_fsm_i;
  wire n_62_tx_pcs_fsm_i;
  wire n_63_tx_pcs_fsm_i;
  wire n_64_tx_pcs_fsm_i;
  wire n_65_tx_pcs_fsm_i;
  wire n_66_tx_pcs_fsm_i;
  wire n_67_tx_pcs_fsm_i;
  wire n_6_tx_pcs_fsm_i;
  wire n_7_tx_pcs_fsm_i;
  wire n_8_tx_pcs_fsm_i;
  wire n_9_tx_pcs_fsm_i;
  wire new_tx_test_seed;
  wire [2:2]next_state;
  wire [57:0]pcs_test_pattern_seedA_core_int;
  wire [57:0]pcs_test_pattern_seedB_core_int;
  wire [2:0]t_type;
  wire [64:0]tx_66_fifo;
  wire [65:0]tx_encoded_data;

ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_pcs_scramble pcs_scramble_i
       (.I1({n_4_tx_pcs_fsm_i,n_5_tx_pcs_fsm_i,n_6_tx_pcs_fsm_i,n_7_tx_pcs_fsm_i,n_8_tx_pcs_fsm_i,n_9_tx_pcs_fsm_i,n_10_tx_pcs_fsm_i,n_11_tx_pcs_fsm_i,n_12_tx_pcs_fsm_i,n_13_tx_pcs_fsm_i,n_14_tx_pcs_fsm_i,n_15_tx_pcs_fsm_i,n_16_tx_pcs_fsm_i,n_17_tx_pcs_fsm_i,n_18_tx_pcs_fsm_i,n_19_tx_pcs_fsm_i,n_20_tx_pcs_fsm_i,n_21_tx_pcs_fsm_i,n_22_tx_pcs_fsm_i,n_23_tx_pcs_fsm_i,n_24_tx_pcs_fsm_i,n_25_tx_pcs_fsm_i,n_26_tx_pcs_fsm_i,n_27_tx_pcs_fsm_i,n_28_tx_pcs_fsm_i,n_29_tx_pcs_fsm_i,n_30_tx_pcs_fsm_i,n_31_tx_pcs_fsm_i,n_32_tx_pcs_fsm_i,n_33_tx_pcs_fsm_i,n_34_tx_pcs_fsm_i,n_35_tx_pcs_fsm_i,n_36_tx_pcs_fsm_i,n_37_tx_pcs_fsm_i,n_38_tx_pcs_fsm_i,n_39_tx_pcs_fsm_i,n_40_tx_pcs_fsm_i,n_41_tx_pcs_fsm_i,n_42_tx_pcs_fsm_i,n_43_tx_pcs_fsm_i,n_44_tx_pcs_fsm_i,n_45_tx_pcs_fsm_i,n_46_tx_pcs_fsm_i,n_47_tx_pcs_fsm_i,n_48_tx_pcs_fsm_i,n_49_tx_pcs_fsm_i,n_50_tx_pcs_fsm_i,n_51_tx_pcs_fsm_i,n_52_tx_pcs_fsm_i,n_53_tx_pcs_fsm_i,n_54_tx_pcs_fsm_i,n_55_tx_pcs_fsm_i,n_56_tx_pcs_fsm_i,n_57_tx_pcs_fsm_i,n_58_tx_pcs_fsm_i,n_59_tx_pcs_fsm_i,n_60_tx_pcs_fsm_i,n_61_tx_pcs_fsm_i,n_62_tx_pcs_fsm_i,n_63_tx_pcs_fsm_i,n_64_tx_pcs_fsm_i,n_65_tx_pcs_fsm_i,n_66_tx_pcs_fsm_i,n_67_tx_pcs_fsm_i}),
        .I2(I2),
        .I3(I1),
        .I5(I5),
        .I6(I6),
        .Q(Q),
        .clk156(clk156),
        .new_tx_test_seed(new_tx_test_seed),
        .pcs_test_pattern_seedA_core_int(pcs_test_pattern_seedA_core_int),
        .pcs_test_pattern_seedB_core_int(pcs_test_pattern_seedB_core_int),
        .tx_66_fifo(tx_66_fifo[64:1]));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_tx_encoder tx_encoder_i
       (.D({n_0_tx_encoder_i,n_1_tx_encoder_i}),
        .I1(I1),
        .I10(I10),
        .I2(D),
        .O1(tx_encoded_data),
        .Q(t_type),
        .clk156(clk156),
        .next_state(next_state),
        .out({n_0_tx_pcs_fsm_i,n_1_tx_pcs_fsm_i,n_2_tx_pcs_fsm_i}));
ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_tx_pcs_fsm tx_pcs_fsm_i
       (.D({n_0_tx_encoder_i,n_1_tx_encoder_i}),
        .I1(next_state),
        .I2(I2[1]),
        .I3(I1),
        .O1(tx_encoded_data),
        .O2({n_4_tx_pcs_fsm_i,n_5_tx_pcs_fsm_i,n_6_tx_pcs_fsm_i,n_7_tx_pcs_fsm_i,n_8_tx_pcs_fsm_i,n_9_tx_pcs_fsm_i,n_10_tx_pcs_fsm_i,n_11_tx_pcs_fsm_i,n_12_tx_pcs_fsm_i,n_13_tx_pcs_fsm_i,n_14_tx_pcs_fsm_i,n_15_tx_pcs_fsm_i,n_16_tx_pcs_fsm_i,n_17_tx_pcs_fsm_i,n_18_tx_pcs_fsm_i,n_19_tx_pcs_fsm_i,n_20_tx_pcs_fsm_i,n_21_tx_pcs_fsm_i,n_22_tx_pcs_fsm_i,n_23_tx_pcs_fsm_i,n_24_tx_pcs_fsm_i,n_25_tx_pcs_fsm_i,n_26_tx_pcs_fsm_i,n_27_tx_pcs_fsm_i,n_28_tx_pcs_fsm_i,n_29_tx_pcs_fsm_i,n_30_tx_pcs_fsm_i,n_31_tx_pcs_fsm_i,n_32_tx_pcs_fsm_i,n_33_tx_pcs_fsm_i,n_34_tx_pcs_fsm_i,n_35_tx_pcs_fsm_i,n_36_tx_pcs_fsm_i,n_37_tx_pcs_fsm_i,n_38_tx_pcs_fsm_i,n_39_tx_pcs_fsm_i,n_40_tx_pcs_fsm_i,n_41_tx_pcs_fsm_i,n_42_tx_pcs_fsm_i,n_43_tx_pcs_fsm_i,n_44_tx_pcs_fsm_i,n_45_tx_pcs_fsm_i,n_46_tx_pcs_fsm_i,n_47_tx_pcs_fsm_i,n_48_tx_pcs_fsm_i,n_49_tx_pcs_fsm_i,n_50_tx_pcs_fsm_i,n_51_tx_pcs_fsm_i,n_52_tx_pcs_fsm_i,n_53_tx_pcs_fsm_i,n_54_tx_pcs_fsm_i,n_55_tx_pcs_fsm_i,n_56_tx_pcs_fsm_i,n_57_tx_pcs_fsm_i,n_58_tx_pcs_fsm_i,n_59_tx_pcs_fsm_i,n_60_tx_pcs_fsm_i,n_61_tx_pcs_fsm_i,n_62_tx_pcs_fsm_i,n_63_tx_pcs_fsm_i,n_64_tx_pcs_fsm_i,n_65_tx_pcs_fsm_i,n_66_tx_pcs_fsm_i,n_67_tx_pcs_fsm_i,O5}),
        .Q(t_type),
        .clk156(clk156),
        .out({n_0_tx_pcs_fsm_i,n_1_tx_pcs_fsm_i,n_2_tx_pcs_fsm_i}),
        .tx_66_fifo(tx_66_fifo[0]));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_tx_pcs_fsm" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_tx_pcs_fsm
   (out,
    tx_66_fifo,
    O2,
    I2,
    Q,
    I1,
    O1,
    I3,
    clk156,
    D);
  output [2:0]out;
  output [0:0]tx_66_fifo;
  output [64:0]O2;
  input [0:0]I2;
  input [2:0]Q;
  input [0:0]I1;
  input [65:0]O1;
  input I3;
  input clk156;
  input [1:0]D;

  wire [1:0]D;
  wire [0:0]I1;
  wire [0:0]I2;
  wire I3;
  wire [65:0]O1;
  wire [64:0]O2;
  wire [2:0]Q;
  wire clk156;
  wire \n_0_FSM_sequential_state[1]_i_1 ;
  wire [1:0]next_state;
(* RTL_KEEP = "yes" *)   wire [2:0]state;
  wire [1:1]tx_66_enc_fsm;
  wire [65:0]tx_66_enc_out_t;
  wire [0:0]tx_66_fifo;

  assign out[2:0] = state;
LUT6 #(
    .INIT(64'h000000000311031C)) 
     \FSM_sequential_state[1]_i_1 
       (.I0(state[1]),
        .I1(Q[0]),
        .I2(state[2]),
        .I3(state[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\n_0_FSM_sequential_state[1]_i_1 ));
(* KEEP = "yes" *) 
   FDSE \FSM_sequential_state_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(D[0]),
        .Q(state[0]),
        .S(I3));
(* KEEP = "yes" *) 
   FDRE \FSM_sequential_state_reg[1] 
       (.C(clk156),
        .CE(1'b1),
        .D(\n_0_FSM_sequential_state[1]_i_1 ),
        .Q(state[1]),
        .R(I3));
(* KEEP = "yes" *) 
   FDRE \FSM_sequential_state_reg[2] 
       (.C(clk156),
        .CE(1'b1),
        .D(D[1]),
        .Q(state[2]),
        .R(I3));
LUT2 #(
    .INIT(4'h2)) 
     asynch_fifo_i_i_65
       (.I0(tx_66_enc_fsm),
        .I1(I2),
        .O(tx_66_fifo));
LUT4 #(
    .INIT(16'hEEEF)) 
     \tx_66_enc_out[0]_i_1 
       (.I0(I1),
        .I1(O1[0]),
        .I2(next_state[1]),
        .I3(next_state[0]),
        .O(tx_66_enc_out_t[0]));
(* SOFT_HLUTNM = "soft_lutpair405" *) 
   LUT4 #(
    .INIT(16'h00E0)) 
     \tx_66_enc_out[10]_i_1 
       (.I0(next_state[1]),
        .I1(next_state[0]),
        .I2(O1[10]),
        .I3(I1),
        .O(tx_66_enc_out_t[10]));
(* SOFT_HLUTNM = "soft_lutpair405" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \tx_66_enc_out[11]_i_1 
       (.I0(O1[11]),
        .I1(next_state[1]),
        .I2(next_state[0]),
        .I3(I1),
        .O(tx_66_enc_out_t[11]));
(* SOFT_HLUTNM = "soft_lutpair404" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \tx_66_enc_out[12]_i_1 
       (.I0(O1[12]),
        .I1(next_state[1]),
        .I2(next_state[0]),
        .I3(I1),
        .O(tx_66_enc_out_t[12]));
(* SOFT_HLUTNM = "soft_lutpair404" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \tx_66_enc_out[13]_i_1 
       (.I0(O1[13]),
        .I1(next_state[1]),
        .I2(next_state[0]),
        .I3(I1),
        .O(tx_66_enc_out_t[13]));
(* SOFT_HLUTNM = "soft_lutpair403" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \tx_66_enc_out[14]_i_1 
       (.I0(O1[14]),
        .I1(next_state[1]),
        .I2(next_state[0]),
        .I3(I1),
        .O(tx_66_enc_out_t[14]));
(* SOFT_HLUTNM = "soft_lutpair403" *) 
   LUT4 #(
    .INIT(16'h00E0)) 
     \tx_66_enc_out[15]_i_1 
       (.I0(next_state[1]),
        .I1(next_state[0]),
        .I2(O1[15]),
        .I3(I1),
        .O(tx_66_enc_out_t[15]));
(* SOFT_HLUTNM = "soft_lutpair402" *) 
   LUT4 #(
    .INIT(16'h00E0)) 
     \tx_66_enc_out[16]_i_1 
       (.I0(next_state[1]),
        .I1(next_state[0]),
        .I2(O1[16]),
        .I3(I1),
        .O(tx_66_enc_out_t[16]));
(* SOFT_HLUTNM = "soft_lutpair402" *) 
   LUT4 #(
    .INIT(16'h00E0)) 
     \tx_66_enc_out[17]_i_1 
       (.I0(next_state[1]),
        .I1(next_state[0]),
        .I2(O1[17]),
        .I3(I1),
        .O(tx_66_enc_out_t[17]));
(* SOFT_HLUTNM = "soft_lutpair401" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \tx_66_enc_out[18]_i_1 
       (.I0(O1[18]),
        .I1(next_state[1]),
        .I2(next_state[0]),
        .I3(I1),
        .O(tx_66_enc_out_t[18]));
(* SOFT_HLUTNM = "soft_lutpair401" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \tx_66_enc_out[19]_i_1 
       (.I0(O1[19]),
        .I1(next_state[1]),
        .I2(next_state[0]),
        .I3(I1),
        .O(tx_66_enc_out_t[19]));
LUT4 #(
    .INIT(16'h00E0)) 
     \tx_66_enc_out[1]_i_1 
       (.I0(next_state[1]),
        .I1(next_state[0]),
        .I2(O1[1]),
        .I3(I1),
        .O(tx_66_enc_out_t[1]));
(* SOFT_HLUTNM = "soft_lutpair400" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \tx_66_enc_out[20]_i_1 
       (.I0(O1[20]),
        .I1(next_state[1]),
        .I2(next_state[0]),
        .I3(I1),
        .O(tx_66_enc_out_t[20]));
(* SOFT_HLUTNM = "soft_lutpair400" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \tx_66_enc_out[21]_i_1 
       (.I0(O1[21]),
        .I1(next_state[1]),
        .I2(next_state[0]),
        .I3(I1),
        .O(tx_66_enc_out_t[21]));
(* SOFT_HLUTNM = "soft_lutpair399" *) 
   LUT4 #(
    .INIT(16'h00E0)) 
     \tx_66_enc_out[22]_i_1 
       (.I0(next_state[1]),
        .I1(next_state[0]),
        .I2(O1[22]),
        .I3(I1),
        .O(tx_66_enc_out_t[22]));
(* SOFT_HLUTNM = "soft_lutpair399" *) 
   LUT4 #(
    .INIT(16'h00E0)) 
     \tx_66_enc_out[23]_i_1 
       (.I0(next_state[1]),
        .I1(next_state[0]),
        .I2(O1[23]),
        .I3(I1),
        .O(tx_66_enc_out_t[23]));
(* SOFT_HLUTNM = "soft_lutpair398" *) 
   LUT4 #(
    .INIT(16'h00E0)) 
     \tx_66_enc_out[24]_i_1 
       (.I0(next_state[1]),
        .I1(next_state[0]),
        .I2(O1[24]),
        .I3(I1),
        .O(tx_66_enc_out_t[24]));
(* SOFT_HLUTNM = "soft_lutpair398" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \tx_66_enc_out[25]_i_1 
       (.I0(O1[25]),
        .I1(next_state[1]),
        .I2(next_state[0]),
        .I3(I1),
        .O(tx_66_enc_out_t[25]));
(* SOFT_HLUTNM = "soft_lutpair382" *) 
   LUT4 #(
    .INIT(16'hEEEF)) 
     \tx_66_enc_out[26]_i_1 
       (.I0(I1),
        .I1(O1[26]),
        .I2(next_state[1]),
        .I3(next_state[0]),
        .O(tx_66_enc_out_t[26]));
(* SOFT_HLUTNM = "soft_lutpair397" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \tx_66_enc_out[27]_i_1 
       (.I0(O1[27]),
        .I1(next_state[1]),
        .I2(next_state[0]),
        .I3(I1),
        .O(tx_66_enc_out_t[27]));
(* SOFT_HLUTNM = "soft_lutpair397" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \tx_66_enc_out[28]_i_1 
       (.I0(O1[28]),
        .I1(next_state[1]),
        .I2(next_state[0]),
        .I3(I1),
        .O(tx_66_enc_out_t[28]));
(* SOFT_HLUTNM = "soft_lutpair396" *) 
   LUT4 #(
    .INIT(16'h00E0)) 
     \tx_66_enc_out[29]_i_1 
       (.I0(next_state[1]),
        .I1(next_state[0]),
        .I2(O1[29]),
        .I3(I1),
        .O(tx_66_enc_out_t[29]));
(* SOFT_HLUTNM = "soft_lutpair409" *) 
   LUT4 #(
    .INIT(16'hEEE3)) 
     \tx_66_enc_out[2]_i_1 
       (.I0(O1[2]),
        .I1(I1),
        .I2(next_state[1]),
        .I3(next_state[0]),
        .O(tx_66_enc_out_t[2]));
(* SOFT_HLUTNM = "soft_lutpair396" *) 
   LUT4 #(
    .INIT(16'h00E0)) 
     \tx_66_enc_out[30]_i_1 
       (.I0(next_state[1]),
        .I1(next_state[0]),
        .I2(O1[30]),
        .I3(I1),
        .O(tx_66_enc_out_t[30]));
(* SOFT_HLUTNM = "soft_lutpair395" *) 
   LUT4 #(
    .INIT(16'h00E0)) 
     \tx_66_enc_out[31]_i_1 
       (.I0(next_state[1]),
        .I1(next_state[0]),
        .I2(O1[31]),
        .I3(I1),
        .O(tx_66_enc_out_t[31]));
(* SOFT_HLUTNM = "soft_lutpair395" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \tx_66_enc_out[32]_i_1 
       (.I0(O1[32]),
        .I1(next_state[1]),
        .I2(next_state[0]),
        .I3(I1),
        .O(tx_66_enc_out_t[32]));
(* SOFT_HLUTNM = "soft_lutpair394" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \tx_66_enc_out[33]_i_1 
       (.I0(O1[33]),
        .I1(next_state[1]),
        .I2(next_state[0]),
        .I3(I1),
        .O(tx_66_enc_out_t[33]));
(* SOFT_HLUTNM = "soft_lutpair394" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \tx_66_enc_out[34]_i_1 
       (.I0(O1[34]),
        .I1(next_state[1]),
        .I2(next_state[0]),
        .I3(I1),
        .O(tx_66_enc_out_t[34]));
(* SOFT_HLUTNM = "soft_lutpair393" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \tx_66_enc_out[35]_i_1 
       (.I0(O1[35]),
        .I1(next_state[1]),
        .I2(next_state[0]),
        .I3(I1),
        .O(tx_66_enc_out_t[35]));
(* SOFT_HLUTNM = "soft_lutpair393" *) 
   LUT4 #(
    .INIT(16'h00E0)) 
     \tx_66_enc_out[36]_i_1 
       (.I0(next_state[1]),
        .I1(next_state[0]),
        .I2(O1[36]),
        .I3(I1),
        .O(tx_66_enc_out_t[36]));
(* SOFT_HLUTNM = "soft_lutpair392" *) 
   LUT4 #(
    .INIT(16'h00E0)) 
     \tx_66_enc_out[37]_i_1 
       (.I0(next_state[1]),
        .I1(next_state[0]),
        .I2(O1[37]),
        .I3(I1),
        .O(tx_66_enc_out_t[37]));
(* SOFT_HLUTNM = "soft_lutpair392" *) 
   LUT4 #(
    .INIT(16'h00E0)) 
     \tx_66_enc_out[38]_i_1 
       (.I0(next_state[1]),
        .I1(next_state[0]),
        .I2(O1[38]),
        .I3(I1),
        .O(tx_66_enc_out_t[38]));
(* SOFT_HLUTNM = "soft_lutpair391" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \tx_66_enc_out[39]_i_1 
       (.I0(O1[39]),
        .I1(next_state[1]),
        .I2(next_state[0]),
        .I3(I1),
        .O(tx_66_enc_out_t[39]));
(* SOFT_HLUTNM = "soft_lutpair408" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \tx_66_enc_out[3]_i_1 
       (.I0(O1[3]),
        .I1(next_state[1]),
        .I2(next_state[0]),
        .I3(I1),
        .O(tx_66_enc_out_t[3]));
(* SOFT_HLUTNM = "soft_lutpair391" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \tx_66_enc_out[40]_i_1 
       (.I0(O1[40]),
        .I1(next_state[1]),
        .I2(next_state[0]),
        .I3(I1),
        .O(tx_66_enc_out_t[40]));
(* SOFT_HLUTNM = "soft_lutpair390" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \tx_66_enc_out[41]_i_1 
       (.I0(O1[41]),
        .I1(next_state[1]),
        .I2(next_state[0]),
        .I3(I1),
        .O(tx_66_enc_out_t[41]));
(* SOFT_HLUTNM = "soft_lutpair390" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \tx_66_enc_out[42]_i_1 
       (.I0(O1[42]),
        .I1(next_state[1]),
        .I2(next_state[0]),
        .I3(I1),
        .O(tx_66_enc_out_t[42]));
(* SOFT_HLUTNM = "soft_lutpair389" *) 
   LUT4 #(
    .INIT(16'h00E0)) 
     \tx_66_enc_out[43]_i_1 
       (.I0(next_state[1]),
        .I1(next_state[0]),
        .I2(O1[43]),
        .I3(I1),
        .O(tx_66_enc_out_t[43]));
(* SOFT_HLUTNM = "soft_lutpair389" *) 
   LUT4 #(
    .INIT(16'h00E0)) 
     \tx_66_enc_out[44]_i_1 
       (.I0(next_state[1]),
        .I1(next_state[0]),
        .I2(O1[44]),
        .I3(I1),
        .O(tx_66_enc_out_t[44]));
(* SOFT_HLUTNM = "soft_lutpair388" *) 
   LUT4 #(
    .INIT(16'h00E0)) 
     \tx_66_enc_out[45]_i_1 
       (.I0(next_state[1]),
        .I1(next_state[0]),
        .I2(O1[45]),
        .I3(I1),
        .O(tx_66_enc_out_t[45]));
(* SOFT_HLUTNM = "soft_lutpair388" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \tx_66_enc_out[46]_i_1 
       (.I0(O1[46]),
        .I1(next_state[1]),
        .I2(next_state[0]),
        .I3(I1),
        .O(tx_66_enc_out_t[46]));
(* SOFT_HLUTNM = "soft_lutpair387" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \tx_66_enc_out[47]_i_1 
       (.I0(O1[47]),
        .I1(next_state[1]),
        .I2(next_state[0]),
        .I3(I1),
        .O(tx_66_enc_out_t[47]));
(* SOFT_HLUTNM = "soft_lutpair387" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \tx_66_enc_out[48]_i_1 
       (.I0(O1[48]),
        .I1(next_state[1]),
        .I2(next_state[0]),
        .I3(I1),
        .O(tx_66_enc_out_t[48]));
(* SOFT_HLUTNM = "soft_lutpair386" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \tx_66_enc_out[49]_i_1 
       (.I0(O1[49]),
        .I1(next_state[1]),
        .I2(next_state[0]),
        .I3(I1),
        .O(tx_66_enc_out_t[49]));
(* SOFT_HLUTNM = "soft_lutpair409" *) 
   LUT4 #(
    .INIT(16'hEEEF)) 
     \tx_66_enc_out[4]_i_1 
       (.I0(I1),
        .I1(O1[4]),
        .I2(next_state[1]),
        .I3(next_state[0]),
        .O(tx_66_enc_out_t[4]));
(* SOFT_HLUTNM = "soft_lutpair386" *) 
   LUT4 #(
    .INIT(16'h00E0)) 
     \tx_66_enc_out[50]_i_1 
       (.I0(next_state[1]),
        .I1(next_state[0]),
        .I2(O1[50]),
        .I3(I1),
        .O(tx_66_enc_out_t[50]));
(* SOFT_HLUTNM = "soft_lutpair385" *) 
   LUT4 #(
    .INIT(16'h00E0)) 
     \tx_66_enc_out[51]_i_1 
       (.I0(next_state[1]),
        .I1(next_state[0]),
        .I2(O1[51]),
        .I3(I1),
        .O(tx_66_enc_out_t[51]));
(* SOFT_HLUTNM = "soft_lutpair385" *) 
   LUT4 #(
    .INIT(16'h00E0)) 
     \tx_66_enc_out[52]_i_1 
       (.I0(next_state[1]),
        .I1(next_state[0]),
        .I2(O1[52]),
        .I3(I1),
        .O(tx_66_enc_out_t[52]));
(* SOFT_HLUTNM = "soft_lutpair384" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \tx_66_enc_out[53]_i_1 
       (.I0(O1[53]),
        .I1(next_state[1]),
        .I2(next_state[0]),
        .I3(I1),
        .O(tx_66_enc_out_t[53]));
(* SOFT_HLUTNM = "soft_lutpair384" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \tx_66_enc_out[54]_i_1 
       (.I0(O1[54]),
        .I1(next_state[1]),
        .I2(next_state[0]),
        .I3(I1),
        .O(tx_66_enc_out_t[54]));
(* SOFT_HLUTNM = "soft_lutpair383" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \tx_66_enc_out[55]_i_1 
       (.I0(O1[55]),
        .I1(next_state[1]),
        .I2(next_state[0]),
        .I3(I1),
        .O(tx_66_enc_out_t[55]));
(* SOFT_HLUTNM = "soft_lutpair383" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \tx_66_enc_out[56]_i_1 
       (.I0(O1[56]),
        .I1(next_state[1]),
        .I2(next_state[0]),
        .I3(I1),
        .O(tx_66_enc_out_t[56]));
(* SOFT_HLUTNM = "soft_lutpair381" *) 
   LUT4 #(
    .INIT(16'h00E0)) 
     \tx_66_enc_out[57]_i_1 
       (.I0(next_state[1]),
        .I1(next_state[0]),
        .I2(O1[57]),
        .I3(I1),
        .O(tx_66_enc_out_t[57]));
(* SOFT_HLUTNM = "soft_lutpair382" *) 
   LUT4 #(
    .INIT(16'hEEE3)) 
     \tx_66_enc_out[58]_i_1 
       (.I0(O1[58]),
        .I1(I1),
        .I2(next_state[1]),
        .I3(next_state[0]),
        .O(tx_66_enc_out_t[58]));
(* SOFT_HLUTNM = "soft_lutpair381" *) 
   LUT4 #(
    .INIT(16'h00E0)) 
     \tx_66_enc_out[59]_i_1 
       (.I0(next_state[1]),
        .I1(next_state[0]),
        .I2(O1[59]),
        .I3(I1),
        .O(tx_66_enc_out_t[59]));
(* SOFT_HLUTNM = "soft_lutpair408" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \tx_66_enc_out[5]_i_1 
       (.I0(O1[5]),
        .I1(next_state[1]),
        .I2(next_state[0]),
        .I3(I1),
        .O(tx_66_enc_out_t[5]));
(* SOFT_HLUTNM = "soft_lutpair380" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \tx_66_enc_out[60]_i_1 
       (.I0(O1[60]),
        .I1(next_state[1]),
        .I2(next_state[0]),
        .I3(I1),
        .O(tx_66_enc_out_t[60]));
(* SOFT_HLUTNM = "soft_lutpair380" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \tx_66_enc_out[61]_i_1 
       (.I0(O1[61]),
        .I1(next_state[1]),
        .I2(next_state[0]),
        .I3(I1),
        .O(tx_66_enc_out_t[61]));
(* SOFT_HLUTNM = "soft_lutpair379" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \tx_66_enc_out[62]_i_1 
       (.I0(O1[62]),
        .I1(next_state[1]),
        .I2(next_state[0]),
        .I3(I1),
        .O(tx_66_enc_out_t[62]));
(* SOFT_HLUTNM = "soft_lutpair379" *) 
   LUT4 #(
    .INIT(16'h03A8)) 
     \tx_66_enc_out[63]_i_1 
       (.I0(O1[63]),
        .I1(next_state[1]),
        .I2(next_state[0]),
        .I3(I1),
        .O(tx_66_enc_out_t[63]));
(* SOFT_HLUTNM = "soft_lutpair378" *) 
   LUT4 #(
    .INIT(16'h00E0)) 
     \tx_66_enc_out[64]_i_1 
       (.I0(next_state[1]),
        .I1(next_state[0]),
        .I2(O1[64]),
        .I3(I1),
        .O(tx_66_enc_out_t[64]));
(* SOFT_HLUTNM = "soft_lutpair378" *) 
   LUT4 #(
    .INIT(16'h00E0)) 
     \tx_66_enc_out[65]_i_1 
       (.I0(next_state[1]),
        .I1(next_state[0]),
        .I2(O1[65]),
        .I3(I1),
        .O(tx_66_enc_out_t[65]));
LUT6 #(
    .INIT(64'h0000005000050052)) 
     \tx_66_enc_out[65]_i_2 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(state[0]),
        .I5(Q[1]),
        .O(next_state[1]));
LUT6 #(
    .INIT(64'h0000050005000300)) 
     \tx_66_enc_out[65]_i_3 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(state[0]),
        .O(next_state[0]));
(* SOFT_HLUTNM = "soft_lutpair407" *) 
   LUT4 #(
    .INIT(16'hEEEF)) 
     \tx_66_enc_out[6]_i_1 
       (.I0(I1),
        .I1(O1[6]),
        .I2(next_state[1]),
        .I3(next_state[0]),
        .O(tx_66_enc_out_t[6]));
(* SOFT_HLUTNM = "soft_lutpair406" *) 
   LUT4 #(
    .INIT(16'h00E0)) 
     \tx_66_enc_out[7]_i_1 
       (.I0(next_state[1]),
        .I1(next_state[0]),
        .I2(O1[7]),
        .I3(I1),
        .O(tx_66_enc_out_t[7]));
(* SOFT_HLUTNM = "soft_lutpair407" *) 
   LUT4 #(
    .INIT(16'hEEE3)) 
     \tx_66_enc_out[8]_i_1 
       (.I0(O1[8]),
        .I1(I1),
        .I2(next_state[1]),
        .I3(next_state[0]),
        .O(tx_66_enc_out_t[8]));
(* SOFT_HLUTNM = "soft_lutpair406" *) 
   LUT4 #(
    .INIT(16'h00E0)) 
     \tx_66_enc_out[9]_i_1 
       (.I0(next_state[1]),
        .I1(next_state[0]),
        .I2(O1[9]),
        .I3(I1),
        .O(tx_66_enc_out_t[9]));
FDSE \tx_66_enc_out_reg[0] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[0]),
        .Q(O2[0]),
        .S(I3));
FDRE \tx_66_enc_out_reg[10] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[10]),
        .Q(O2[9]),
        .R(I3));
FDRE \tx_66_enc_out_reg[11] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[11]),
        .Q(O2[10]),
        .R(I3));
FDRE \tx_66_enc_out_reg[12] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[12]),
        .Q(O2[11]),
        .R(I3));
FDRE \tx_66_enc_out_reg[13] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[13]),
        .Q(O2[12]),
        .R(I3));
FDRE \tx_66_enc_out_reg[14] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[14]),
        .Q(O2[13]),
        .R(I3));
FDRE \tx_66_enc_out_reg[15] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[15]),
        .Q(O2[14]),
        .R(I3));
FDRE \tx_66_enc_out_reg[16] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[16]),
        .Q(O2[15]),
        .R(I3));
FDRE \tx_66_enc_out_reg[17] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[17]),
        .Q(O2[16]),
        .R(I3));
FDRE \tx_66_enc_out_reg[18] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[18]),
        .Q(O2[17]),
        .R(I3));
FDRE \tx_66_enc_out_reg[19] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[19]),
        .Q(O2[18]),
        .R(I3));
FDRE \tx_66_enc_out_reg[1] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[1]),
        .Q(tx_66_enc_fsm),
        .R(I3));
FDRE \tx_66_enc_out_reg[20] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[20]),
        .Q(O2[19]),
        .R(I3));
FDRE \tx_66_enc_out_reg[21] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[21]),
        .Q(O2[20]),
        .R(I3));
FDRE \tx_66_enc_out_reg[22] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[22]),
        .Q(O2[21]),
        .R(I3));
FDRE \tx_66_enc_out_reg[23] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[23]),
        .Q(O2[22]),
        .R(I3));
FDRE \tx_66_enc_out_reg[24] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[24]),
        .Q(O2[23]),
        .R(I3));
FDRE \tx_66_enc_out_reg[25] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[25]),
        .Q(O2[24]),
        .R(I3));
FDSE \tx_66_enc_out_reg[26] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[26]),
        .Q(O2[25]),
        .S(I3));
FDRE \tx_66_enc_out_reg[27] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[27]),
        .Q(O2[26]),
        .R(I3));
FDRE \tx_66_enc_out_reg[28] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[28]),
        .Q(O2[27]),
        .R(I3));
FDRE \tx_66_enc_out_reg[29] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[29]),
        .Q(O2[28]),
        .R(I3));
FDSE \tx_66_enc_out_reg[2] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[2]),
        .Q(O2[1]),
        .S(I3));
FDRE \tx_66_enc_out_reg[30] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[30]),
        .Q(O2[29]),
        .R(I3));
FDRE \tx_66_enc_out_reg[31] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[31]),
        .Q(O2[30]),
        .R(I3));
FDRE \tx_66_enc_out_reg[32] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[32]),
        .Q(O2[31]),
        .R(I3));
FDRE \tx_66_enc_out_reg[33] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[33]),
        .Q(O2[32]),
        .R(I3));
FDRE \tx_66_enc_out_reg[34] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[34]),
        .Q(O2[33]),
        .R(I3));
FDRE \tx_66_enc_out_reg[35] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[35]),
        .Q(O2[34]),
        .R(I3));
FDRE \tx_66_enc_out_reg[36] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[36]),
        .Q(O2[35]),
        .R(I3));
FDRE \tx_66_enc_out_reg[37] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[37]),
        .Q(O2[36]),
        .R(I3));
FDRE \tx_66_enc_out_reg[38] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[38]),
        .Q(O2[37]),
        .R(I3));
FDRE \tx_66_enc_out_reg[39] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[39]),
        .Q(O2[38]),
        .R(I3));
FDRE \tx_66_enc_out_reg[3] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[3]),
        .Q(O2[2]),
        .R(I3));
FDRE \tx_66_enc_out_reg[40] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[40]),
        .Q(O2[39]),
        .R(I3));
FDRE \tx_66_enc_out_reg[41] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[41]),
        .Q(O2[40]),
        .R(I3));
FDRE \tx_66_enc_out_reg[42] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[42]),
        .Q(O2[41]),
        .R(I3));
FDRE \tx_66_enc_out_reg[43] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[43]),
        .Q(O2[42]),
        .R(I3));
FDRE \tx_66_enc_out_reg[44] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[44]),
        .Q(O2[43]),
        .R(I3));
FDRE \tx_66_enc_out_reg[45] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[45]),
        .Q(O2[44]),
        .R(I3));
FDRE \tx_66_enc_out_reg[46] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[46]),
        .Q(O2[45]),
        .R(I3));
FDRE \tx_66_enc_out_reg[47] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[47]),
        .Q(O2[46]),
        .R(I3));
FDRE \tx_66_enc_out_reg[48] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[48]),
        .Q(O2[47]),
        .R(I3));
FDRE \tx_66_enc_out_reg[49] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[49]),
        .Q(O2[48]),
        .R(I3));
FDSE \tx_66_enc_out_reg[4] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[4]),
        .Q(O2[3]),
        .S(I3));
FDRE \tx_66_enc_out_reg[50] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[50]),
        .Q(O2[49]),
        .R(I3));
FDRE \tx_66_enc_out_reg[51] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[51]),
        .Q(O2[50]),
        .R(I3));
FDRE \tx_66_enc_out_reg[52] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[52]),
        .Q(O2[51]),
        .R(I3));
FDRE \tx_66_enc_out_reg[53] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[53]),
        .Q(O2[52]),
        .R(I3));
FDRE \tx_66_enc_out_reg[54] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[54]),
        .Q(O2[53]),
        .R(I3));
FDRE \tx_66_enc_out_reg[55] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[55]),
        .Q(O2[54]),
        .R(I3));
FDRE \tx_66_enc_out_reg[56] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[56]),
        .Q(O2[55]),
        .R(I3));
FDRE \tx_66_enc_out_reg[57] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[57]),
        .Q(O2[56]),
        .R(I3));
FDSE \tx_66_enc_out_reg[58] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[58]),
        .Q(O2[57]),
        .S(I3));
FDRE \tx_66_enc_out_reg[59] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[59]),
        .Q(O2[58]),
        .R(I3));
FDRE \tx_66_enc_out_reg[5] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[5]),
        .Q(O2[4]),
        .R(I3));
FDRE \tx_66_enc_out_reg[60] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[60]),
        .Q(O2[59]),
        .R(I3));
FDRE \tx_66_enc_out_reg[61] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[61]),
        .Q(O2[60]),
        .R(I3));
FDRE \tx_66_enc_out_reg[62] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[62]),
        .Q(O2[61]),
        .R(I3));
FDRE \tx_66_enc_out_reg[63] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[63]),
        .Q(O2[62]),
        .R(I3));
FDRE \tx_66_enc_out_reg[64] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[64]),
        .Q(O2[63]),
        .R(I3));
FDRE \tx_66_enc_out_reg[65] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[65]),
        .Q(O2[64]),
        .R(I3));
FDSE \tx_66_enc_out_reg[6] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[6]),
        .Q(O2[5]),
        .S(I3));
FDRE \tx_66_enc_out_reg[7] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[7]),
        .Q(O2[6]),
        .R(I3));
FDSE \tx_66_enc_out_reg[8] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[8]),
        .Q(O2[7]),
        .S(I3));
FDRE \tx_66_enc_out_reg[9] 
       (.C(clk156),
        .CE(1'b1),
        .D(tx_66_enc_out_t[9]),
        .Q(O2[8]),
        .R(I3));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_txratefifo" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_txratefifo
   (Q,
    fifo_full,
    D,
    O1,
    txreset322,
    clk156,
    reset,
    tx_66_fifo,
    txusrclk2,
    I1);
  output [5:0]Q;
  output fifo_full;
  output [31:0]D;
  output [1:0]O1;
  input txreset322;
  input clk156;
  input reset;
  input [65:0]tx_66_fifo;
  input txusrclk2;
  input I1;

  wire [31:0]D;
  wire I1;
  wire [1:0]O1;
  wire [5:0]Q;
  wire clk156;
  wire fifo_full;
  wire \n_0_gt_txd[10]_i_2 ;
  wire \n_0_gt_txd[11]_i_2 ;
  wire \n_0_gt_txd[12]_i_2 ;
  wire \n_0_gt_txd[13]_i_2 ;
  wire \n_0_gt_txd[14]_i_2 ;
  wire \n_0_gt_txd[15]_i_2 ;
  wire \n_0_gt_txd[18]_i_2 ;
  wire \n_0_gt_txd[19]_i_2 ;
  wire \n_0_gt_txd[20]_i_2 ;
  wire \n_0_gt_txd[21]_i_2 ;
  wire \n_0_gt_txd[22]_i_2 ;
  wire \n_0_gt_txd[23]_i_2 ;
  wire \n_0_gt_txd[26]_i_2 ;
  wire \n_0_gt_txd[27]_i_2 ;
  wire \n_0_gt_txd[28]_i_2 ;
  wire \n_0_gt_txd[29]_i_2 ;
  wire \n_0_gt_txd[2]_i_2 ;
  wire \n_0_gt_txd[30]_i_2 ;
  wire \n_0_gt_txd[31]_i_2 ;
  wire \n_0_gt_txd[3]_i_2 ;
  wire \n_0_gt_txd[4]_i_2 ;
  wire \n_0_gt_txd[5]_i_2 ;
  wire \n_0_gt_txd[6]_i_2 ;
  wire \n_0_gt_txd[7]_i_2 ;
  wire n_0_read_enable_i_1;
  wire n_0_read_enable_i_2;
  wire \n_0_txsequence_int[6]_i_3 ;
  wire \n_0_txsequence_int[6]_i_4 ;
  wire \n_0_txsequence_int_reg[0] ;
  wire [65:0]rd_data;
  wire read_enable;
  wire reset;
  wire [65:0]tx_66_fifo;
  wire txreset322;
  wire [6:0]txsequence_int;
  wire txsequence_int0;
  wire txusrclk2;
  wire NLW_asynch_fifo_i_empty_UNCONNECTED;
  wire [4:0]NLW_asynch_fifo_i_fifo_rd_addr_UNCONNECTED;
  wire [4:0]NLW_asynch_fifo_i_fifo_wr_addr_UNCONNECTED;
  wire [4:0]NLW_asynch_fifo_i_status_UNCONNECTED;

(* DowngradeIPIdentifiedWarnings = "yes" *) 
   (* KEEP_HIERARCHY = "true" *) 
   (* WIDTH = "66" *) 
   ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_asynch_fifo asynch_fifo_i
       (.empty(NLW_asynch_fifo_i_empty_UNCONNECTED),
        .fifo_rd_addr(NLW_asynch_fifo_i_fifo_rd_addr_UNCONNECTED[4:0]),
        .fifo_wr_addr(NLW_asynch_fifo_i_fifo_wr_addr_UNCONNECTED[4:0]),
        .full(fifo_full),
        .rd_clk(txusrclk2),
        .rd_clk_en(1'b1),
        .rd_data(rd_data),
        .rd_en(read_enable),
        .rd_reset(txreset322),
        .status(NLW_asynch_fifo_i_status_UNCONNECTED[4:0]),
        .wr_clk(clk156),
        .wr_clk_en(1'b1),
        .wr_data(tx_66_fifo),
        .wr_en(1'b1),
        .wr_reset(reset));
LUT6 #(
    .INIT(64'h0000CCC3AAAAAAAA)) 
     \gt_txc[0]_i_1 
       (.I0(rd_data[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[5]),
        .I5(I1),
        .O(O1[0]));
LUT6 #(
    .INIT(64'hFFFCCCCFAAAAAAAA)) 
     \gt_txc[1]_i_1 
       (.I0(rd_data[1]),
        .I1(Q[5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(I1),
        .O(O1[1]));
LUT6 #(
    .INIT(64'hEEEEEEEEF0FFF000)) 
     \gt_txd[0]_i_1 
       (.I0(Q[2]),
        .I1(Q[5]),
        .I2(rd_data[34]),
        .I3(\n_0_txsequence_int_reg[0] ),
        .I4(rd_data[2]),
        .I5(I1),
        .O(D[0]));
LUT5 #(
    .INIT(32'hD57F5555)) 
     \gt_txd[10]_i_1 
       (.I0(\n_0_gt_txd[10]_i_2 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(I1),
        .O(D[10]));
LUT5 #(
    .INIT(32'h47444777)) 
     \gt_txd[10]_i_2 
       (.I0(Q[5]),
        .I1(I1),
        .I2(rd_data[44]),
        .I3(\n_0_txsequence_int_reg[0] ),
        .I4(rd_data[12]),
        .O(\n_0_gt_txd[10]_i_2 ));
LUT5 #(
    .INIT(32'h00B8FFFF)) 
     \gt_txd[11]_i_1 
       (.I0(rd_data[45]),
        .I1(\n_0_txsequence_int_reg[0] ),
        .I2(rd_data[13]),
        .I3(I1),
        .I4(\n_0_gt_txd[11]_i_2 ),
        .O(D[11]));
(* SOFT_HLUTNM = "soft_lutpair7" *) 
   LUT5 #(
    .INIT(32'hDFFFFDDD)) 
     \gt_txd[11]_i_2 
       (.I0(I1),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\n_0_gt_txd[11]_i_2 ));
LUT5 #(
    .INIT(32'hA88AFFFF)) 
     \gt_txd[12]_i_1 
       (.I0(I1),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\n_0_gt_txd[12]_i_2 ),
        .O(D[12]));
LUT4 #(
    .INIT(16'hABFB)) 
     \gt_txd[12]_i_2 
       (.I0(I1),
        .I1(rd_data[14]),
        .I2(\n_0_txsequence_int_reg[0] ),
        .I3(rd_data[46]),
        .O(\n_0_gt_txd[12]_i_2 ));
LUT5 #(
    .INIT(32'h41FF4100)) 
     \gt_txd[13]_i_1 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(I1),
        .I4(\n_0_gt_txd[13]_i_2 ),
        .O(D[13]));
LUT3 #(
    .INIT(8'hB8)) 
     \gt_txd[13]_i_2 
       (.I0(rd_data[47]),
        .I1(\n_0_txsequence_int_reg[0] ),
        .I2(rd_data[15]),
        .O(\n_0_gt_txd[13]_i_2 ));
LUT5 #(
    .INIT(32'hFD575555)) 
     \gt_txd[14]_i_1 
       (.I0(\n_0_gt_txd[14]_i_2 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(I1),
        .O(D[14]));
LUT5 #(
    .INIT(32'h47444777)) 
     \gt_txd[14]_i_2 
       (.I0(Q[5]),
        .I1(I1),
        .I2(rd_data[48]),
        .I3(\n_0_txsequence_int_reg[0] ),
        .I4(rd_data[16]),
        .O(\n_0_gt_txd[14]_i_2 ));
LUT5 #(
    .INIT(32'h00B8FFFF)) 
     \gt_txd[15]_i_1 
       (.I0(rd_data[49]),
        .I1(\n_0_txsequence_int_reg[0] ),
        .I2(rd_data[17]),
        .I3(I1),
        .I4(\n_0_gt_txd[15]_i_2 ),
        .O(D[15]));
(* SOFT_HLUTNM = "soft_lutpair8" *) 
   LUT5 #(
    .INIT(32'hDDDFFFFD)) 
     \gt_txd[15]_i_2 
       (.I0(I1),
        .I1(Q[5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\n_0_gt_txd[15]_i_2 ));
LUT6 #(
    .INIT(64'hEEEEEEEEF0FFF000)) 
     \gt_txd[16]_i_1 
       (.I0(Q[2]),
        .I1(Q[5]),
        .I2(rd_data[50]),
        .I3(\n_0_txsequence_int_reg[0] ),
        .I4(rd_data[18]),
        .I5(I1),
        .O(D[16]));
LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
     \gt_txd[17]_i_1 
       (.I0(Q[2]),
        .I1(Q[5]),
        .I2(I1),
        .I3(rd_data[51]),
        .I4(\n_0_txsequence_int_reg[0] ),
        .I5(rd_data[19]),
        .O(D[17]));
LUT5 #(
    .INIT(32'h7DF55555)) 
     \gt_txd[18]_i_1 
       (.I0(\n_0_gt_txd[18]_i_2 ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(I1),
        .O(D[18]));
LUT5 #(
    .INIT(32'h47444777)) 
     \gt_txd[18]_i_2 
       (.I0(Q[5]),
        .I1(I1),
        .I2(rd_data[52]),
        .I3(\n_0_txsequence_int_reg[0] ),
        .I4(rd_data[20]),
        .O(\n_0_gt_txd[18]_i_2 ));
LUT5 #(
    .INIT(32'h00B8FFFF)) 
     \gt_txd[19]_i_1 
       (.I0(rd_data[53]),
        .I1(\n_0_txsequence_int_reg[0] ),
        .I2(rd_data[21]),
        .I3(I1),
        .I4(\n_0_gt_txd[19]_i_2 ),
        .O(D[19]));
(* SOFT_HLUTNM = "soft_lutpair8" *) 
   LUT5 #(
    .INIT(32'hFDDFDDFF)) 
     \gt_txd[19]_i_2 
       (.I0(I1),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\n_0_gt_txd[19]_i_2 ));
LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
     \gt_txd[1]_i_1 
       (.I0(Q[2]),
        .I1(Q[5]),
        .I2(I1),
        .I3(rd_data[35]),
        .I4(\n_0_txsequence_int_reg[0] ),
        .I5(rd_data[3]),
        .O(D[1]));
LUT5 #(
    .INIT(32'h8AA8FFFF)) 
     \gt_txd[20]_i_1 
       (.I0(I1),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\n_0_gt_txd[20]_i_2 ),
        .O(D[20]));
LUT4 #(
    .INIT(16'hABFB)) 
     \gt_txd[20]_i_2 
       (.I0(I1),
        .I1(rd_data[22]),
        .I2(\n_0_txsequence_int_reg[0] ),
        .I3(rd_data[54]),
        .O(\n_0_gt_txd[20]_i_2 ));
LUT5 #(
    .INIT(32'h06FF0600)) 
     \gt_txd[21]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[5]),
        .I3(I1),
        .I4(\n_0_gt_txd[21]_i_2 ),
        .O(D[21]));
LUT3 #(
    .INIT(8'hB8)) 
     \gt_txd[21]_i_2 
       (.I0(rd_data[55]),
        .I1(\n_0_txsequence_int_reg[0] ),
        .I2(rd_data[23]),
        .O(\n_0_gt_txd[21]_i_2 ));
LUT5 #(
    .INIT(32'h5F7D5555)) 
     \gt_txd[22]_i_1 
       (.I0(\n_0_gt_txd[22]_i_2 ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(I1),
        .O(D[22]));
LUT5 #(
    .INIT(32'h47444777)) 
     \gt_txd[22]_i_2 
       (.I0(Q[5]),
        .I1(I1),
        .I2(rd_data[56]),
        .I3(\n_0_txsequence_int_reg[0] ),
        .I4(rd_data[24]),
        .O(\n_0_gt_txd[22]_i_2 ));
LUT5 #(
    .INIT(32'h00B8FFFF)) 
     \gt_txd[23]_i_1 
       (.I0(rd_data[57]),
        .I1(\n_0_txsequence_int_reg[0] ),
        .I2(rd_data[25]),
        .I3(I1),
        .I4(\n_0_gt_txd[23]_i_2 ),
        .O(D[23]));
(* SOFT_HLUTNM = "soft_lutpair7" *) 
   LUT5 #(
    .INIT(32'hFFDDFDDF)) 
     \gt_txd[23]_i_2 
       (.I0(I1),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\n_0_gt_txd[23]_i_2 ));
LUT6 #(
    .INIT(64'hBBBBBBBBF0FFF000)) 
     \gt_txd[24]_i_1 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(rd_data[58]),
        .I3(\n_0_txsequence_int_reg[0] ),
        .I4(rd_data[26]),
        .I5(I1),
        .O(D[24]));
LUT6 #(
    .INIT(64'h1F101F1F1F101010)) 
     \gt_txd[25]_i_1 
       (.I0(Q[2]),
        .I1(Q[5]),
        .I2(I1),
        .I3(rd_data[59]),
        .I4(\n_0_txsequence_int_reg[0] ),
        .I5(rd_data[27]),
        .O(D[25]));
LUT5 #(
    .INIT(32'hD57F5555)) 
     \gt_txd[26]_i_1 
       (.I0(\n_0_gt_txd[26]_i_2 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(I1),
        .O(D[26]));
LUT5 #(
    .INIT(32'h47444777)) 
     \gt_txd[26]_i_2 
       (.I0(Q[5]),
        .I1(I1),
        .I2(rd_data[60]),
        .I3(\n_0_txsequence_int_reg[0] ),
        .I4(rd_data[28]),
        .O(\n_0_gt_txd[26]_i_2 ));
LUT5 #(
    .INIT(32'h00B8FFFF)) 
     \gt_txd[27]_i_1 
       (.I0(rd_data[61]),
        .I1(\n_0_txsequence_int_reg[0] ),
        .I2(rd_data[29]),
        .I3(I1),
        .I4(\n_0_gt_txd[27]_i_2 ),
        .O(D[27]));
(* SOFT_HLUTNM = "soft_lutpair6" *) 
   LUT5 #(
    .INIT(32'hDFFFFDDD)) 
     \gt_txd[27]_i_2 
       (.I0(I1),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\n_0_gt_txd[27]_i_2 ));
LUT5 #(
    .INIT(32'hA88AFFFF)) 
     \gt_txd[28]_i_1 
       (.I0(I1),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\n_0_gt_txd[28]_i_2 ),
        .O(D[28]));
LUT4 #(
    .INIT(16'hABFB)) 
     \gt_txd[28]_i_2 
       (.I0(I1),
        .I1(rd_data[30]),
        .I2(\n_0_txsequence_int_reg[0] ),
        .I3(rd_data[62]),
        .O(\n_0_gt_txd[28]_i_2 ));
LUT5 #(
    .INIT(32'h41FF4100)) 
     \gt_txd[29]_i_1 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(I1),
        .I4(\n_0_gt_txd[29]_i_2 ),
        .O(D[29]));
LUT3 #(
    .INIT(8'hB8)) 
     \gt_txd[29]_i_2 
       (.I0(rd_data[63]),
        .I1(\n_0_txsequence_int_reg[0] ),
        .I2(rd_data[31]),
        .O(\n_0_gt_txd[29]_i_2 ));
LUT5 #(
    .INIT(32'h7DF55555)) 
     \gt_txd[2]_i_1 
       (.I0(\n_0_gt_txd[2]_i_2 ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(I1),
        .O(D[2]));
LUT5 #(
    .INIT(32'h47444777)) 
     \gt_txd[2]_i_2 
       (.I0(Q[5]),
        .I1(I1),
        .I2(rd_data[36]),
        .I3(\n_0_txsequence_int_reg[0] ),
        .I4(rd_data[4]),
        .O(\n_0_gt_txd[2]_i_2 ));
LUT5 #(
    .INIT(32'hFD575555)) 
     \gt_txd[30]_i_1 
       (.I0(\n_0_gt_txd[30]_i_2 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(I1),
        .O(D[30]));
LUT5 #(
    .INIT(32'h47444777)) 
     \gt_txd[30]_i_2 
       (.I0(Q[5]),
        .I1(I1),
        .I2(rd_data[64]),
        .I3(\n_0_txsequence_int_reg[0] ),
        .I4(rd_data[32]),
        .O(\n_0_gt_txd[30]_i_2 ));
LUT5 #(
    .INIT(32'h00B8FFFF)) 
     \gt_txd[31]_i_1 
       (.I0(rd_data[65]),
        .I1(\n_0_txsequence_int_reg[0] ),
        .I2(rd_data[33]),
        .I3(I1),
        .I4(\n_0_gt_txd[31]_i_2 ),
        .O(D[31]));
(* SOFT_HLUTNM = "soft_lutpair5" *) 
   LUT5 #(
    .INIT(32'hDDDFFFFD)) 
     \gt_txd[31]_i_2 
       (.I0(I1),
        .I1(Q[5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(\n_0_gt_txd[31]_i_2 ));
LUT5 #(
    .INIT(32'h00B8FFFF)) 
     \gt_txd[3]_i_1 
       (.I0(rd_data[37]),
        .I1(\n_0_txsequence_int_reg[0] ),
        .I2(rd_data[5]),
        .I3(I1),
        .I4(\n_0_gt_txd[3]_i_2 ),
        .O(D[3]));
(* SOFT_HLUTNM = "soft_lutpair5" *) 
   LUT5 #(
    .INIT(32'hFDDFDDFF)) 
     \gt_txd[3]_i_2 
       (.I0(I1),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\n_0_gt_txd[3]_i_2 ));
LUT5 #(
    .INIT(32'h8AA8FFFF)) 
     \gt_txd[4]_i_1 
       (.I0(I1),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\n_0_gt_txd[4]_i_2 ),
        .O(D[4]));
LUT4 #(
    .INIT(16'hABFB)) 
     \gt_txd[4]_i_2 
       (.I0(I1),
        .I1(rd_data[6]),
        .I2(\n_0_txsequence_int_reg[0] ),
        .I3(rd_data[38]),
        .O(\n_0_gt_txd[4]_i_2 ));
LUT5 #(
    .INIT(32'h06FF0600)) 
     \gt_txd[5]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[5]),
        .I3(I1),
        .I4(\n_0_gt_txd[5]_i_2 ),
        .O(D[5]));
LUT3 #(
    .INIT(8'hB8)) 
     \gt_txd[5]_i_2 
       (.I0(rd_data[39]),
        .I1(\n_0_txsequence_int_reg[0] ),
        .I2(rd_data[7]),
        .O(\n_0_gt_txd[5]_i_2 ));
LUT5 #(
    .INIT(32'h5F7D5555)) 
     \gt_txd[6]_i_1 
       (.I0(\n_0_gt_txd[6]_i_2 ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(I1),
        .O(D[6]));
LUT5 #(
    .INIT(32'h47444777)) 
     \gt_txd[6]_i_2 
       (.I0(Q[5]),
        .I1(I1),
        .I2(rd_data[40]),
        .I3(\n_0_txsequence_int_reg[0] ),
        .I4(rd_data[8]),
        .O(\n_0_gt_txd[6]_i_2 ));
LUT5 #(
    .INIT(32'h00B8FFFF)) 
     \gt_txd[7]_i_1 
       (.I0(rd_data[41]),
        .I1(\n_0_txsequence_int_reg[0] ),
        .I2(rd_data[9]),
        .I3(I1),
        .I4(\n_0_gt_txd[7]_i_2 ),
        .O(D[7]));
(* SOFT_HLUTNM = "soft_lutpair6" *) 
   LUT5 #(
    .INIT(32'hFFDDFDDF)) 
     \gt_txd[7]_i_2 
       (.I0(I1),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\n_0_gt_txd[7]_i_2 ));
LUT6 #(
    .INIT(64'hBBBBBBBBF0FFF000)) 
     \gt_txd[8]_i_1 
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(rd_data[42]),
        .I3(\n_0_txsequence_int_reg[0] ),
        .I4(rd_data[10]),
        .I5(I1),
        .O(D[8]));
LUT6 #(
    .INIT(64'h1F101F1F1F101010)) 
     \gt_txd[9]_i_1 
       (.I0(Q[2]),
        .I1(Q[5]),
        .I2(I1),
        .I3(rd_data[43]),
        .I4(\n_0_txsequence_int_reg[0] ),
        .I5(rd_data[11]),
        .O(D[9]));
LUT3 #(
    .INIT(8'h01)) 
     read_enable_i_1
       (.I0(n_0_read_enable_i_2),
        .I1(txreset322),
        .I2(read_enable),
        .O(n_0_read_enable_i_1));
LUT6 #(
    .INIT(64'h2000000000000000)) 
     read_enable_i_2
       (.I0(Q[0]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(n_0_read_enable_i_2));
FDRE read_enable_reg
       (.C(txusrclk2),
        .CE(1'b1),
        .D(n_0_read_enable_i_1),
        .Q(read_enable),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \txsequence_int[0]_i_1 
       (.I0(\n_0_txsequence_int_reg[0] ),
        .O(txsequence_int[0]));
LUT3 #(
    .INIT(8'h38)) 
     \txsequence_int[1]_i_1 
       (.I0(\n_0_txsequence_int[6]_i_3 ),
        .I1(\n_0_txsequence_int_reg[0] ),
        .I2(Q[0]),
        .O(txsequence_int[1]));
LUT3 #(
    .INIT(8'h6A)) 
     \txsequence_int[2]_i_1 
       (.I0(Q[1]),
        .I1(\n_0_txsequence_int_reg[0] ),
        .I2(Q[0]),
        .O(txsequence_int[2]));
LUT4 #(
    .INIT(16'h6AAA)) 
     \txsequence_int[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\n_0_txsequence_int_reg[0] ),
        .I3(Q[1]),
        .O(txsequence_int[3]));
LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \txsequence_int[4]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\n_0_txsequence_int_reg[0] ),
        .O(txsequence_int[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \txsequence_int[5]_i_1 
       (.I0(Q[4]),
        .I1(\n_0_txsequence_int_reg[0] ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(txsequence_int[5]));
LUT4 #(
    .INIT(16'hF0F4)) 
     \txsequence_int[6]_i_1 
       (.I0(\n_0_txsequence_int[6]_i_3 ),
        .I1(\n_0_txsequence_int_reg[0] ),
        .I2(txreset322),
        .I3(read_enable),
        .O(txsequence_int0));
LUT6 #(
    .INIT(64'h0BBBBBBBB0000000)) 
     \txsequence_int[6]_i_2 
       (.I0(\n_0_txsequence_int[6]_i_3 ),
        .I1(\n_0_txsequence_int_reg[0] ),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\n_0_txsequence_int[6]_i_4 ),
        .I5(Q[5]),
        .O(txsequence_int[6]));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
     \txsequence_int[6]_i_3 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[5]),
        .O(\n_0_txsequence_int[6]_i_3 ));
LUT4 #(
    .INIT(16'h8000)) 
     \txsequence_int[6]_i_4 
       (.I0(\n_0_txsequence_int_reg[0] ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(\n_0_txsequence_int[6]_i_4 ));
FDSE \txsequence_int_reg[0] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(txsequence_int[0]),
        .Q(\n_0_txsequence_int_reg[0] ),
        .S(txsequence_int0));
FDRE \txsequence_int_reg[1] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(txsequence_int[1]),
        .Q(Q[0]),
        .R(txsequence_int0));
FDRE \txsequence_int_reg[2] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(txsequence_int[2]),
        .Q(Q[1]),
        .R(txsequence_int0));
FDRE \txsequence_int_reg[3] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(txsequence_int[3]),
        .Q(Q[2]),
        .R(txsequence_int0));
FDRE \txsequence_int_reg[4] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(txsequence_int[4]),
        .Q(Q[3]),
        .R(txsequence_int0));
FDRE \txsequence_int_reg[5] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(txsequence_int[5]),
        .Q(Q[4]),
        .R(txsequence_int0));
FDSE \txsequence_int_reg[6] 
       (.C(txusrclk2),
        .CE(1'b1),
        .D(txsequence_int[6]),
        .Q(Q[5]),
        .S(txsequence_int0));
endmodule

(* ORIG_REF_NAME = "ten_gig_eth_pcs_pma_v5_0_wrapper" *) 
module ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_wrapper
   (O1,
    drp_den,
    drp_daddr,
    drp_di,
    rxphy_ts_align,
    O2,
    core_status,
    mdio_out,
    mdio_tri,
    loopback_ctrl,
    drp_req,
    drp_dwe,
    rx_prbs31_en,
    tx_disable,
    tx_prbs31_en,
    gt_txd,
    gt_txc,
    gt_slip,
    clear_rx_prbs_err_count,
    core_in_testmode,
    xgmii_rxd,
    xgmii_rxc,
    txreset322,
    reset,
    pma_pmd_type,
    prtad,
    clk156,
    txusrclk2,
    rxusrclk2,
    signal_detect,
    rxreset322,
    areset_clk156,
    drp_drpdo,
    dclk,
    drp_drdy,
    drp_gnt,
    dclk_reset,
    mdc,
    mdio_in,
    resetdone,
    xgmii_txd,
    xgmii_txc,
    gt_rxc,
    gt_rxd);
  output O1;
  output drp_den;
  output [15:0]drp_daddr;
  output [15:0]drp_di;
  output rxphy_ts_align;
  output O2;
  output [0:0]core_status;
  output mdio_out;
  output mdio_tri;
  output [0:0]loopback_ctrl;
  output drp_req;
  output drp_dwe;
  output rx_prbs31_en;
  output tx_disable;
  output tx_prbs31_en;
  output [31:0]gt_txd;
  output [7:0]gt_txc;
  output gt_slip;
  output clear_rx_prbs_err_count;
  output core_in_testmode;
  output [63:0]xgmii_rxd;
  output [7:0]xgmii_rxc;
  input txreset322;
  input reset;
  input [2:0]pma_pmd_type;
  input [4:0]prtad;
  input clk156;
  input txusrclk2;
  input rxusrclk2;
  input signal_detect;
  input rxreset322;
  input areset_clk156;
  input [15:0]drp_drpdo;
  input dclk;
  input drp_drdy;
  input drp_gnt;
  input dclk_reset;
  input mdc;
  input mdio_in;
  input resetdone;
  input [63:0]xgmii_txd;
  input [7:0]xgmii_txc;
  input [3:0]gt_rxc;
  input [31:0]gt_rxd;

  wire O1;
  wire O2;
  wire areset_clk156;
  wire clear_rx_prbs_err_count;
  wire clk156;
  wire core_in_testmode;
  wire [0:0]core_status;
  wire dclk;
  wire dclk_reset;
  wire [15:0]drp_daddr;
  wire drp_den;
  wire [15:0]drp_di;
  wire drp_drdy;
  wire [15:0]drp_drpdo;
  wire drp_dwe;
  wire drp_gnt;
  wire drp_req;
  wire [3:0]gt_rxc;
  wire [31:0]gt_rxd;
  wire gt_slip;
  wire [7:0]gt_txc;
  wire [31:0]gt_txd;
  wire [0:0]loopback_ctrl;
  wire mdc;
  wire mdio_in;
  wire mdio_out;
  wire mdio_tri;
  wire [2:0]pma_pmd_type;
  wire [4:0]prtad;
  wire reset;
  wire resetdone;
  wire rx_prbs31_en;
  wire rxphy_ts_align;
  wire rxreset322;
  wire rxusrclk2;
  wire signal_detect;
  wire tx_disable;
  wire tx_prbs31_en;
  wire txreset322;
  wire txusrclk2;
  wire [7:0]xgmii_rxc;
  wire [63:0]xgmii_rxd;
  wire [7:0]xgmii_txc;
  wire [63:0]xgmii_txd;

ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v5_0_baser_gen__parameterized0 \G_IS_BASER.ten_gig_eth_pcs_pma_inst 
       (.O1(O2),
        .SR(O1),
        .areset_clk156(areset_clk156),
        .clear_rx_prbs_err_count(clear_rx_prbs_err_count),
        .clk156(clk156),
        .core_in_testmode(core_in_testmode),
        .core_status(core_status),
        .dclk(dclk),
        .dclk_reset(dclk_reset),
        .drp_daddr(drp_daddr),
        .drp_den(drp_den),
        .drp_di(drp_di),
        .drp_drdy(drp_drdy),
        .drp_drpdo(drp_drpdo),
        .drp_dwe(drp_dwe),
        .drp_gnt(drp_gnt),
        .drp_req(drp_req),
        .gt_rxc(gt_rxc),
        .gt_rxd(gt_rxd),
        .gt_slip(gt_slip),
        .gt_txc(gt_txc),
        .gt_txd(gt_txd),
        .loopback_ctrl(loopback_ctrl),
        .mdc(mdc),
        .mdio_in(mdio_in),
        .mdio_out(mdio_out),
        .mdio_tri(mdio_tri),
        .pma_pmd_type(pma_pmd_type),
        .prtad(prtad),
        .reset(reset),
        .resetdone(resetdone),
        .rx_prbs31_en(rx_prbs31_en),
        .rxphy_ts_align(rxphy_ts_align),
        .rxreset322(rxreset322),
        .rxusrclk2(rxusrclk2),
        .signal_detect(signal_detect),
        .tx_disable(tx_disable),
        .tx_prbs31_en(tx_prbs31_en),
        .txreset322(txreset322),
        .txusrclk2(txusrclk2),
        .xgmii_rxc(xgmii_rxc),
        .xgmii_rxd(xgmii_rxd),
        .xgmii_txc(xgmii_txc),
        .xgmii_txd(xgmii_txd));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
