#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Jun 28 10:02:31 2018
# Process ID: 16460
# Current directory: C:/Users/75654/Desktop/cpu_multi
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12912 C:\Users\75654\Desktop\cpu_multi\cpu_multi.xpr
# Log file: C:/Users/75654/Desktop/cpu_multi/vivado.log
# Journal file: C:/Users/75654/Desktop/cpu_multi\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/75654/Desktop/cpu_multi/cpu_multi.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 758.211 ; gain = 219.750
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_module' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/75654/Desktop/cpu_multi/cpu_multi.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_module_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75654/Desktop/cpu_multi/simulation/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/75654/Desktop/cpu_multi/simulation/RegFile.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75654/Desktop/cpu_multi/simulation/signZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75654/Desktop/cpu_multi/simulation/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75654/Desktop/cpu_multi/simulation/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75654/Desktop/cpu_multi/simulation/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75654/Desktop/cpu_multi/simulation/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75654/Desktop/cpu_multi/simulation/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75654/Desktop/cpu_multi/simulation/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75654/Desktop/cpu_multi/simulation/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75654/Desktop/cpu_multi/cpu_multi.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/75654/Desktop/cpu_multi/cpu_multi.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 488df51c949e4c638d4fe4d11f37d710 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_behav xil_defaultlib.top_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/75654/Desktop/cpu_multi/cpu_multi.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/75654/Desktop/cpu_multi/cpu_multi.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.signZeroExtend
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/75654/Desktop/cpu_multi/cpu_multi.sim/sim_1/behav/xsim.dir/top_module_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 28 10:03:12 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 758.211 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/75654/Desktop/cpu_multi/cpu_multi.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_behav -key {Behavioral:sim_1:Functional:top_module} -tclbatch {top_module.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source top_module.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 758.211 ; gain = 0.000
add_wave {{/top_module/regFile/regFile}} 
add_wave {{/top_module/ram/ram}} 
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_module' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/75654/Desktop/cpu_multi/cpu_multi.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_module_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75654/Desktop/cpu_multi/simulation/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/75654/Desktop/cpu_multi/simulation/RegFile.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75654/Desktop/cpu_multi/simulation/signZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75654/Desktop/cpu_multi/simulation/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75654/Desktop/cpu_multi/simulation/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75654/Desktop/cpu_multi/simulation/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75654/Desktop/cpu_multi/simulation/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75654/Desktop/cpu_multi/simulation/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75654/Desktop/cpu_multi/simulation/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75654/Desktop/cpu_multi/simulation/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75654/Desktop/cpu_multi/cpu_multi.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/75654/Desktop/cpu_multi/cpu_multi.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 488df51c949e4c638d4fe4d11f37d710 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_behav xil_defaultlib.top_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/75654/Desktop/cpu_multi/cpu_multi.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/75654/Desktop/cpu_multi/cpu_multi.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.signZeroExtend
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_behav
Vivado Simulator 2015.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 758.211 ; gain = 0.000
run 2 us
run 10 us
run 10 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'top_module' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/75654/Desktop/cpu_multi/cpu_multi.sim/sim_1/behav'
"xvlog -m64 --relax -prj top_module_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75654/Desktop/cpu_multi/simulation/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/75654/Desktop/cpu_multi/simulation/RegFile.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75654/Desktop/cpu_multi/simulation/signZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75654/Desktop/cpu_multi/simulation/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75654/Desktop/cpu_multi/simulation/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75654/Desktop/cpu_multi/simulation/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75654/Desktop/cpu_multi/simulation/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75654/Desktop/cpu_multi/simulation/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75654/Desktop/cpu_multi/simulation/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75654/Desktop/cpu_multi/simulation/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/75654/Desktop/cpu_multi/cpu_multi.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/75654/Desktop/cpu_multi/cpu_multi.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 488df51c949e4c638d4fe4d11f37d710 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_behav xil_defaultlib.top_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/75654/Desktop/cpu_multi/cpu_multi.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/75654/Desktop/cpu_multi/cpu_multi.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.signZeroExtend
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_behav
Vivado Simulator 2015.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 775.426 ; gain = 0.000
run 2 us
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun 29 08:19:07 2018...
