#-- Synopsys, Inc.
#-- Version D-2009.12L-1
#-- Project file D:\balirel\diamond\1.0\examples\mixedcounter\edif\rev_1\run_options.txt
#-- Written on Tue Jun 01 16:56:09 2010


#project files
add_file -vhdl -lib work "../source/typepackage.vhd"
add_file -vhdl -lib work "../source/count8.vhd"


#implementation: "rev_1"
impl -add rev_1 -type fpga

#
#implementation attributes

set_option -vlog_std v2001
set_option -project_relative_includes 1

#device options
set_option -technology LATTICE-ECP2
set_option -part LFE2_6E
set_option -package T144C
set_option -speed_grade -5
set_option -part_companion ""

#compilation/mapping options

# mapper_options
set_option -frequency auto
set_option -write_verilog 0
set_option -write_vhdl 0

# Lattice XP
set_option -maxfan 100
set_option -disable_io_insertion 1
set_option -retiming 0
set_option -pipe 0
set_option -forcegsr no
set_option -fixgatedclocks 3
set_option -fixgeneratedclocks 3
set_option -update_models_cp 1

# NFilter
set_option -popfeed 0
set_option -constprop 0
set_option -createhierarchy 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "./rev_1/count8.edn"
impl -active "rev_1"
