{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698717221685 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698717221689 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 19:53:41 2023 " "Processing started: Mon Oct 30 19:53:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698717221689 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698717221689 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga -c vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698717221689 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698717221982 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698717221982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "C:/Data/GIT/VGA/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698717228547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698717228547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_tb " "Found entity 1: vga_tb" {  } { { "vga_tb.v" "" { Text "C:/Data/GIT/VGA/vga_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698717228549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698717228549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file bit_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_gen " "Found entity 1: bit_gen" {  } { { "bit_gen.v" "" { Text "C:/Data/GIT/VGA/bit_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698717228551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698717228551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_control.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_control " "Found entity 1: vga_control" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698717228553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698717228553 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_25MHz vga_tb.v(14) " "Verilog HDL Implicit Net warning at vga_tb.v(14): created implicit net for \"clk_25MHz\"" {  } { { "vga_tb.v" "" { Text "C:/Data/GIT/VGA/vga_tb.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698717228553 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_control vga_control.v(9) " "Verilog HDL Parameter Declaration warning at vga_control.v(9): Parameter Declaration in module \"vga_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 9 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698717228553 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_control vga_control.v(10) " "Verilog HDL Parameter Declaration warning at vga_control.v(10): Parameter Declaration in module \"vga_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 10 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698717228553 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_control vga_control.v(11) " "Verilog HDL Parameter Declaration warning at vga_control.v(11): Parameter Declaration in module \"vga_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 11 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698717228553 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_control vga_control.v(12) " "Verilog HDL Parameter Declaration warning at vga_control.v(12): Parameter Declaration in module \"vga_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698717228553 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_control vga_control.v(13) " "Verilog HDL Parameter Declaration warning at vga_control.v(13): Parameter Declaration in module \"vga_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698717228553 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_control vga_control.v(16) " "Verilog HDL Parameter Declaration warning at vga_control.v(16): Parameter Declaration in module \"vga_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698717228553 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_control vga_control.v(17) " "Verilog HDL Parameter Declaration warning at vga_control.v(17): Parameter Declaration in module \"vga_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698717228553 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_control vga_control.v(18) " "Verilog HDL Parameter Declaration warning at vga_control.v(18): Parameter Declaration in module \"vga_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698717228553 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_control vga_control.v(19) " "Verilog HDL Parameter Declaration warning at vga_control.v(19): Parameter Declaration in module \"vga_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698717228553 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vga_control vga_control.v(20) " "Verilog HDL Parameter Declaration warning at vga_control.v(20): Parameter Declaration in module \"vga_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698717228553 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bit_gen bit_gen.v(7) " "Verilog HDL Parameter Declaration warning at bit_gen.v(7): Parameter Declaration in module \"bit_gen\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bit_gen.v" "" { Text "C:/Data/GIT/VGA/bit_gen.v" 7 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698717228554 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bit_gen bit_gen.v(8) " "Verilog HDL Parameter Declaration warning at bit_gen.v(8): Parameter Declaration in module \"bit_gen\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bit_gen.v" "" { Text "C:/Data/GIT/VGA/bit_gen.v" 8 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698717228554 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga " "Elaborating entity \"vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698717228572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_control vga_control:controller " "Elaborating entity \"vga_control\" for hierarchy \"vga_control:controller\"" {  } { { "vga.v" "controller" { Text "C:/Data/GIT/VGA/vga.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698717228588 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_control.v(40) " "Verilog HDL assignment warning at vga_control.v(40): truncated value with size 32 to match size of target (10)" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698717228589 "|vga_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_control.v(42) " "Verilog HDL assignment warning at vga_control.v(42): truncated value with size 32 to match size of target (10)" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698717228589 "|vga_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h_bright vga_control.v(47) " "Verilog HDL Always Construct warning at vga_control.v(47): inferring latch(es) for variable \"h_bright\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698717228589 "|vga_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h_sync vga_control.v(47) " "Verilog HDL Always Construct warning at vga_control.v(47): inferring latch(es) for variable \"h_sync\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698717228589 "|vga_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v_bright vga_control.v(59) " "Verilog HDL Always Construct warning at vga_control.v(59): inferring latch(es) for variable \"v_bright\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698717228589 "|vga_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v_sync vga_control.v(59) " "Verilog HDL Always Construct warning at vga_control.v(59): inferring latch(es) for variable \"v_sync\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698717228589 "|vga_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_sync vga_control.v(66) " "Inferred latch for \"v_sync\" at vga_control.v(66)" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698717228589 "|vga_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v_bright vga_control.v(66) " "Inferred latch for \"v_bright\" at vga_control.v(66)" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698717228589 "|vga_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_sync vga_control.v(54) " "Inferred latch for \"h_sync\" at vga_control.v(54)" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698717228589 "|vga_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "h_bright vga_control.v(54) " "Inferred latch for \"h_bright\" at vga_control.v(54)" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698717228589 "|vga_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_gen bit_gen:bits " "Elaborating entity \"bit_gen\" for hierarchy \"bit_gen:bits\"" {  } { { "vga.v" "bits" { Text "C:/Data/GIT/VGA/vga.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698717228590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_control:controller\|h_sync " "Latch vga_control:controller\|h_sync has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_control:controller\|h_count\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_control:controller\|h_count\[9\]" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698717228829 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE vga_control:controller\|h_count\[9\] " "Ports ENA and PRE on the latch are fed by the same signal vga_control:controller\|h_count\[9\]" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698717228829 ""}  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698717228829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_control:controller\|v_sync " "Latch vga_control:controller\|v_sync has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_control:controller\|v_count\[9\] " "Ports D and ENA on the latch are fed by the same signal vga_control:controller\|v_count\[9\]" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698717228829 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE vga_control:controller\|v_count\[9\] " "Ports ENA and PRE on the latch are fed by the same signal vga_control:controller\|v_count\[9\]" {  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698717228829 ""}  } { { "vga_control.v" "" { Text "C:/Data/GIT/VGA/vga_control.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698717228829 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698717228882 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698717229063 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698717229063 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "76 " "Implemented 76 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698717229083 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698717229083 ""} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Implemented 44 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698717229083 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698717229083 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698717229096 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 30 19:53:49 2023 " "Processing ended: Mon Oct 30 19:53:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698717229096 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698717229096 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698717229096 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698717229096 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1698717229990 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698717229995 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 19:53:49 2023 " "Processing started: Mon Oct 30 19:53:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698717229995 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1698717229995 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vga -c vga " "Command: quartus_fit --read_settings_files=off --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1698717229995 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1698717230061 ""}
{ "Info" "0" "" "Project  = vga" {  } {  } 0 0 "Project  = vga" 0 0 "Fitter" 0 0 1698717230062 ""}
{ "Info" "0" "" "Revision = vga" {  } {  } 0 0 "Revision = vga" 0 0 "Fitter" 0 0 1698717230062 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1698717230139 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1698717230139 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "vga 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"vga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1698717230143 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698717230173 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698717230173 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1698717230454 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1698717230467 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1698717230575 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 32 " "No exact pin location assignment(s) for 2 pins of 32 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1698717230702 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1698717237859 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_50MHz~inputCLKENA0 21 global CLKCTRL_G6 " "clk_50MHz~inputCLKENA0 with 21 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1698717237920 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1698717237920 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698717237920 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1698717237922 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698717237922 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698717237922 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1698717237922 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1698717237922 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1698717237922 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1698717238361 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vga.sdc " "Synopsys Design Constraints File file not found: 'vga.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1698717238361 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1698717238361 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1698717238363 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1698717238363 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1698717238363 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1698717238371 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1698717238371 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1698717238371 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698717238397 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1698717242074 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1698717242232 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698717242729 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1698717243031 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1698717244119 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698717244119 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1698717244831 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y70 X32_Y81 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81" {  } { { "loc" "" { Generic "C:/Data/GIT/VGA/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81"} { { 12 { 0 ""} 22 70 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1698717248084 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1698717248084 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1698717249359 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1698717249359 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698717249363 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.33 " "Total time spent on timing analysis during the Fitter is 0.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1698717250187 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698717250222 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698717250469 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698717250469 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698717250714 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698717252257 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Data/GIT/VGA/output_files/vga.fit.smsg " "Generated suppressed messages file C:/Data/GIT/VGA/output_files/vga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1698717252436 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6552 " "Peak virtual memory: 6552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698717252740 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 30 19:54:12 2023 " "Processing ended: Mon Oct 30 19:54:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698717252740 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698717252740 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698717252740 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1698717252740 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1698717253638 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698717253642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 19:54:13 2023 " "Processing started: Mon Oct 30 19:54:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698717253642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1698717253642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off vga -c vga " "Command: quartus_asm --read_settings_files=off --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1698717253642 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1698717254123 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1698717257635 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698717257943 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 30 19:54:17 2023 " "Processing ended: Mon Oct 30 19:54:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698717257943 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698717257943 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698717257943 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1698717257943 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1698717258526 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1698717258861 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698717258865 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 19:54:18 2023 " "Processing started: Mon Oct 30 19:54:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698717258865 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1698717258865 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vga -c vga " "Command: quartus_sta vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1698717258865 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1698717258931 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1698717259351 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1698717259351 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698717259382 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698717259382 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1698717259734 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vga.sdc " "Synopsys Design Constraints File file not found: 'vga.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1698717259759 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1698717259759 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50MHz clk_50MHz " "create_clock -period 1.000 -name clk_50MHz clk_50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698717259759 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_control:controller\|v_count\[0\] vga_control:controller\|v_count\[0\] " "create_clock -period 1.000 -name vga_control:controller\|v_count\[0\] vga_control:controller\|v_count\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698717259759 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_control:controller\|h_count\[0\] vga_control:controller\|h_count\[0\] " "create_clock -period 1.000 -name vga_control:controller\|h_count\[0\] vga_control:controller\|h_count\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698717259759 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698717259759 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1698717259760 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698717259760 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1698717259761 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1698717259765 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698717259773 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698717259773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.599 " "Worst-case setup slack is -6.599" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717259774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717259774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.599            -130.468 clk_50MHz  " "   -6.599            -130.468 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717259774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.471              -6.471 vga_control:controller\|h_count\[0\]  " "   -6.471              -6.471 vga_control:controller\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717259774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.698              -4.698 vga_control:controller\|v_count\[0\]  " "   -4.698              -4.698 vga_control:controller\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717259774 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698717259774 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.593 " "Worst-case hold slack is 0.593" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717259778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717259778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.593               0.000 vga_control:controller\|v_count\[0\]  " "    0.593               0.000 vga_control:controller\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717259778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.670               0.000 clk_50MHz  " "    0.670               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717259778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.228               0.000 vga_control:controller\|h_count\[0\]  " "    1.228               0.000 vga_control:controller\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717259778 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698717259778 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.366 " "Worst-case recovery slack is -6.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717259780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717259780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.366              -6.366 vga_control:controller\|h_count\[0\]  " "   -6.366              -6.366 vga_control:controller\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717259780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.626              -4.626 vga_control:controller\|v_count\[0\]  " "   -4.626              -4.626 vga_control:controller\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717259780 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698717259780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.813 " "Worst-case removal slack is 0.813" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717259782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717259782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.813               0.000 vga_control:controller\|v_count\[0\]  " "    0.813               0.000 vga_control:controller\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717259782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.158               0.000 vga_control:controller\|h_count\[0\]  " "    1.158               0.000 vga_control:controller\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717259782 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698717259782 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717259783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717259783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -11.154 clk_50MHz  " "   -0.394             -11.154 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717259783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 vga_control:controller\|h_count\[0\]  " "    0.244               0.000 vga_control:controller\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717259783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 vga_control:controller\|v_count\[0\]  " "    0.415               0.000 vga_control:controller\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717259783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698717259783 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1698717259792 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1698717259814 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1698717260385 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698717260425 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698717260429 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698717260429 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.531 " "Worst-case setup slack is -6.531" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717260430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717260430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.531              -6.531 vga_control:controller\|h_count\[0\]  " "   -6.531              -6.531 vga_control:controller\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717260430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.317            -124.307 clk_50MHz  " "   -6.317            -124.307 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717260430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.750              -4.750 vga_control:controller\|v_count\[0\]  " "   -4.750              -4.750 vga_control:controller\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717260430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698717260430 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.524 " "Worst-case hold slack is 0.524" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717260432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717260432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.524               0.000 clk_50MHz  " "    0.524               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717260432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.614               0.000 vga_control:controller\|v_count\[0\]  " "    0.614               0.000 vga_control:controller\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717260432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.259               0.000 vga_control:controller\|h_count\[0\]  " "    1.259               0.000 vga_control:controller\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717260432 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698717260432 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.432 " "Worst-case recovery slack is -6.432" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717260434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717260434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.432              -6.432 vga_control:controller\|h_count\[0\]  " "   -6.432              -6.432 vga_control:controller\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717260434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.670              -4.670 vga_control:controller\|v_count\[0\]  " "   -4.670              -4.670 vga_control:controller\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717260434 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698717260434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.792 " "Worst-case removal slack is 0.792" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717260436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717260436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.792               0.000 vga_control:controller\|v_count\[0\]  " "    0.792               0.000 vga_control:controller\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717260436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.181               0.000 vga_control:controller\|h_count\[0\]  " "    1.181               0.000 vga_control:controller\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717260436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698717260436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717260437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717260437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -11.857 clk_50MHz  " "   -0.394             -11.857 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717260437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264               0.000 vga_control:controller\|h_count\[0\]  " "    0.264               0.000 vga_control:controller\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717260437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 vga_control:controller\|v_count\[0\]  " "    0.388               0.000 vga_control:controller\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717260437 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698717260437 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1698717260444 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1698717260551 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1698717261014 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698717261054 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698717261055 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698717261055 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.172 " "Worst-case setup slack is -4.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717261057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717261057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.172             -80.234 clk_50MHz  " "   -4.172             -80.234 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717261057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.265              -3.265 vga_control:controller\|h_count\[0\]  " "   -3.265              -3.265 vga_control:controller\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717261057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.123              -2.123 vga_control:controller\|v_count\[0\]  " "   -2.123              -2.123 vga_control:controller\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717261057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698717261057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.296 " "Worst-case hold slack is 0.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717261060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717261060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 vga_control:controller\|v_count\[0\]  " "    0.296               0.000 vga_control:controller\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717261060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 clk_50MHz  " "    0.300               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717261060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.890               0.000 vga_control:controller\|h_count\[0\]  " "    0.890               0.000 vga_control:controller\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717261060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698717261060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.192 " "Worst-case recovery slack is -3.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717261062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717261062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.192              -3.192 vga_control:controller\|h_count\[0\]  " "   -3.192              -3.192 vga_control:controller\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717261062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.071              -2.071 vga_control:controller\|v_count\[0\]  " "   -2.071              -2.071 vga_control:controller\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717261062 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698717261062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.474 " "Worst-case removal slack is 0.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717261064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717261064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.474               0.000 vga_control:controller\|v_count\[0\]  " "    0.474               0.000 vga_control:controller\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717261064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.845               0.000 vga_control:controller\|h_count\[0\]  " "    0.845               0.000 vga_control:controller\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717261064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698717261064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.084 " "Worst-case minimum pulse width slack is -0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717261066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717261066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.084              -1.739 clk_50MHz  " "   -0.084              -1.739 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717261066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 vga_control:controller\|h_count\[0\]  " "    0.384               0.000 vga_control:controller\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717261066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.463               0.000 vga_control:controller\|v_count\[0\]  " "    0.463               0.000 vga_control:controller\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717261066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698717261066 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1698717261074 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698717261181 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698717261182 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698717261182 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.565 " "Worst-case setup slack is -3.565" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717261183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717261183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.565             -68.389 clk_50MHz  " "   -3.565             -68.389 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717261183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.049              -3.049 vga_control:controller\|h_count\[0\]  " "   -3.049              -3.049 vga_control:controller\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717261183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000              -2.000 vga_control:controller\|v_count\[0\]  " "   -2.000              -2.000 vga_control:controller\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717261183 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698717261183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.282 " "Worst-case hold slack is 0.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717261185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717261185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 vga_control:controller\|v_count\[0\]  " "    0.282               0.000 vga_control:controller\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717261185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 clk_50MHz  " "    0.292               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717261185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.816               0.000 vga_control:controller\|h_count\[0\]  " "    0.816               0.000 vga_control:controller\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717261185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698717261185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.989 " "Worst-case recovery slack is -2.989" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717261187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717261187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.989              -2.989 vga_control:controller\|h_count\[0\]  " "   -2.989              -2.989 vga_control:controller\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717261187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.960              -1.960 vga_control:controller\|v_count\[0\]  " "   -1.960              -1.960 vga_control:controller\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717261187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698717261187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.426 " "Worst-case removal slack is 0.426" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717261189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717261189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 vga_control:controller\|v_count\[0\]  " "    0.426               0.000 vga_control:controller\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717261189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.774               0.000 vga_control:controller\|h_count\[0\]  " "    0.774               0.000 vga_control:controller\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717261189 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698717261189 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.088 " "Worst-case minimum pulse width slack is -0.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717261190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717261190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.088              -1.801 clk_50MHz  " "   -0.088              -1.801 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717261190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 vga_control:controller\|h_count\[0\]  " "    0.399               0.000 vga_control:controller\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717261190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 vga_control:controller\|v_count\[0\]  " "    0.459               0.000 vga_control:controller\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698717261190 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698717261190 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1698717262212 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1698717262212 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5132 " "Peak virtual memory: 5132 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698717262252 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 30 19:54:22 2023 " "Processing ended: Mon Oct 30 19:54:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698717262252 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698717262252 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698717262252 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1698717262252 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1698717263124 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698717263128 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 19:54:23 2023 " "Processing started: Mon Oct 30 19:54:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698717263128 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1698717263128 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off vga -c vga " "Command: quartus_eda --read_settings_files=off --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1698717263128 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1698717263722 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga.vo C:/Data/GIT/VGA/simulation/modelsim/ simulation " "Generated file vga.vo in folder \"C:/Data/GIT/VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1698717263754 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698717263783 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 30 19:54:23 2023 " "Processing ended: Mon Oct 30 19:54:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698717263783 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698717263783 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698717263783 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1698717263783 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 41 s " "Quartus Prime Full Compilation was successful. 0 errors, 41 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1698717264425 ""}
