----------------------------------------------------------------------
State after executing cycle: 0
IF.nop: 0
IF.PC: 4
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 00000000000000000000000010000011
EX.nop: 1
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 0
EX.is_I_type: False
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
MEM.nop: 2
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: 3
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 1
IF.nop: 0
IF.PC: 8
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 00000000010000000000000100000011
EX.nop: 0
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs: 00000
EX.Rt: 0
EX.Wrt_reg_addr: 1
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: LW
EX.wrt_enable: 1
MEM.nop: 1
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: 2
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 2
IF.nop: 0
IF.PC: 12
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 00000000001000001000000110110011
EX.nop: 0
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 4
EX.Rs: 00000
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: LW
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 1
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 1
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 3
IF.nop: 0
IF.PC: 12
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 00000000001000001000000110110011
EX.nop: 0
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 0
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: LW
EX.wrt_enable: 0
MEM.nop: 0
MEM.ALUresult: 4
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: 5
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 1
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 4
IF.nop: 0
IF.PC: 16
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 01000000001000001000001000110011
EX.nop: 0
EX.Read_data1: 5
EX.Read_data2: 3
EX.Imm: 0
EX.Rs: 00001
EX.Rt: 00010
EX.Wrt_reg_addr: 3
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: ADD
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: 0
WB.Wrt_data: 3
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 5
IF.nop: 0
IF.PC: 20
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 00000000001100000010010000100011
EX.nop: 0
EX.Read_data1: 5
EX.Read_data2: 3
EX.Imm: 0
EX.Rs: 00001
EX.Rt: 00010
EX.Wrt_reg_addr: 4
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: SUB
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: 8
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: 5
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 6
IF.nop: 0
IF.PC: 24
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 00000000010000000010011000100011
EX.nop: 0
EX.Read_data1: 0
EX.Read_data2: 8
EX.Imm: 8
EX.Rs: 00000
EX.Rt: 00011
EX.Wrt_reg_addr: 0
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: SW
EX.wrt_enable: 0
MEM.nop: 0
MEM.ALUresult: 2
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 4
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: 8
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 3
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 7
IF.nop: 0
IF.PC: 28
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 00000000000100010111001010110011
EX.nop: 0
EX.Read_data1: 0
EX.Read_data2: 2
EX.Imm: 12
EX.Rs: 00000
EX.Rt: 00100
EX.Wrt_reg_addr: 0
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: SW
EX.wrt_enable: 0
MEM.nop: 0
MEM.ALUresult: 8
MEM.Store_data: 8
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 1
MEM.wrt_enable: 0
WB.nop: 0
WB.Wrt_data: 2
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 4
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 8
IF.nop: 0
IF.PC: 32
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 00000000000100010110001100110011
EX.nop: 0
EX.Read_data1: 3
EX.Read_data2: 5
EX.Imm: 0
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 5
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: AND
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: 12
MEM.Store_data: 2
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 1
MEM.wrt_enable: 0
WB.nop: 0
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 9
IF.nop: 0
IF.PC: 36
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 00000000000100010100001110110011
EX.nop: 0
EX.Read_data1: 3
EX.Read_data2: 5
EX.Imm: 0
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 6
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: OR
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: 1
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 5
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 10
IF.nop: 0
IF.PC: 40
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 00000001000000000000000100000011
EX.nop: 0
EX.Read_data1: 3
EX.Read_data2: 5
EX.Imm: 0
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 7
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: XOR
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: 7
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 6
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: 1
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 5
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 11
IF.nop: 0
IF.PC: 44
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 00000000001000001000010000110011
EX.nop: 0
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 16
EX.Rs: 00000
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: LW
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: 6
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 7
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: 7
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 6
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 12
IF.nop: 0
IF.PC: 44
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 00000000001000001000010000110011
EX.nop: 0
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 0
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: LW
EX.wrt_enable: 0
MEM.nop: 0
MEM.ALUresult: 16
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: 6
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 7
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 13
IF.nop: 0
IF.PC: 48
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 01000000001000001000010010110011
EX.nop: 0
EX.Read_data1: 5
EX.Read_data2: -3
EX.Imm: 0
EX.Rs: 00001
EX.Rt: 00010
EX.Wrt_reg_addr: 8
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: ADD
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: 0
WB.Wrt_data: -3
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 14
IF.nop: 0
IF.PC: 52
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 00000000000100010111010100110011
EX.nop: 0
EX.Read_data1: 5
EX.Read_data2: -3
EX.Imm: 0
EX.Rs: 00001
EX.Rt: 00010
EX.Wrt_reg_addr: 9
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: SUB
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: 2
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 8
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: 5
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 15
IF.nop: 0
IF.PC: 56
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 00000000000100010110010110110011
EX.nop: 0
EX.Read_data1: -3
EX.Read_data2: 5
EX.Imm: 0
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 10
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: AND
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: 8
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 9
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: 2
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 8
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 16
IF.nop: 0
IF.PC: 60
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 00000000000100010100011000110011
EX.nop: 0
EX.Read_data1: -3
EX.Read_data2: 5
EX.Imm: 0
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 11
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: OR
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: 5
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 10
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: 8
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 9
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 17
IF.nop: 0
IF.PC: 64
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 00000001010000000000000010000011
EX.nop: 0
EX.Read_data1: -3
EX.Read_data2: 5
EX.Imm: 0
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 12
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: XOR
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: -3
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 11
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: 5
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 10
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 18
IF.nop: 0
IF.PC: 68
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 00000001100000000000000100000011
EX.nop: 0
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 20
EX.Rs: 00000
EX.Rt: 0
EX.Wrt_reg_addr: 1
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: LW
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: -8
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 12
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: -3
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 11
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 19
IF.nop: 0
IF.PC: 72
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 00000000001000001000011010110011
EX.nop: 0
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 24
EX.Rs: 00000
EX.Rt: 0
EX.Wrt_reg_addr: 2
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: LW
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: 20
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 1
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: -8
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 12
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 20
IF.nop: 0
IF.PC: 72
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 00000000001000001000011010110011
EX.nop: 0
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 0
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: LW
EX.wrt_enable: 0
MEM.nop: 0
MEM.ALUresult: 24
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 2
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: -5
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 1
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 21
IF.nop: 0
IF.PC: 76
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 01000000001000001000011100110011
EX.nop: 0
EX.Read_data1: -5
EX.Read_data2: 2
EX.Imm: 0
EX.Rs: 00001
EX.Rt: 00010
EX.Wrt_reg_addr: 13
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: ADD
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 0
WB.nop: 0
WB.Wrt_data: 2
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 2
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 22
IF.nop: 0
IF.PC: 80
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 00000000000100010111011110110011
EX.nop: 0
EX.Read_data1: -5
EX.Read_data2: 2
EX.Imm: 0
EX.Rs: 00001
EX.Rt: 00010
EX.Wrt_reg_addr: 14
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: SUB
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: -3
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 13
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: 5
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 23
IF.nop: 0
IF.PC: 84
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 00000000000100010110100000110011
EX.nop: 0
EX.Read_data1: 2
EX.Read_data2: -5
EX.Imm: 0
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 15
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: AND
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: -7
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 14
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: -3
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 13
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 24
IF.nop: 0
IF.PC: 88
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 00000000000100010100100010110011
EX.nop: 0
EX.Read_data1: 2
EX.Read_data2: -5
EX.Imm: 0
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 16
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: OR
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: 2
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 15
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: -7
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 14
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 25
IF.nop: 0
IF.PC: 92
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 01111111111100010000100100010011
EX.nop: 0
EX.Read_data1: 2
EX.Read_data2: -5
EX.Imm: 0
EX.Rs: 00010
EX.Rt: 00001
EX.Wrt_reg_addr: 17
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: XOR
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: -5
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 16
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: 2
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 15
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 26
IF.nop: 0
IF.PC: 96
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 01111111111100010111100110010011
EX.nop: 0
EX.Read_data1: 2
EX.Read_data2: 0
EX.Imm: 2047
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 18
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: ADDI
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: -7
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 17
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: -5
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 16
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 27
IF.nop: 0
IF.PC: 100
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 01111111111100010110101000010011
EX.nop: 0
EX.Read_data1: 2
EX.Read_data2: 0
EX.Imm: 2047
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 19
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: ANDI
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: 2049
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 18
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: -7
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 17
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 28
IF.nop: 0
IF.PC: 104
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 01111111111100010100101010010011
EX.nop: 0
EX.Read_data1: 2
EX.Read_data2: 0
EX.Imm: 2047
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 20
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: ORI
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: 2
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 19
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: 2049
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 18
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 29
IF.nop: 0
IF.PC: 108
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 01111111111100001000101100010011
EX.nop: 0
EX.Read_data1: 2
EX.Read_data2: 0
EX.Imm: 2047
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 21
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: XORI
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: 2047
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 20
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: 2
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 19
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 30
IF.nop: 0
IF.PC: 112
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 01111111111100001111101110010011
EX.nop: 0
EX.Read_data1: -5
EX.Read_data2: 0
EX.Imm: 2047
EX.Rs: 00001
EX.Rt: 0
EX.Wrt_reg_addr: 22
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: ADDI
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: 2045
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 21
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: 2047
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 20
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 31
IF.nop: 0
IF.PC: 116
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 01111111111100001110110000010011
EX.nop: 0
EX.Read_data1: -5
EX.Read_data2: 0
EX.Imm: 2047
EX.Rs: 00001
EX.Rt: 0
EX.Wrt_reg_addr: 23
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: ANDI
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: 2042
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 22
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: 2045
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 21
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 32
IF.nop: 0
IF.PC: 120
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 01111111111100001100110010010011
EX.nop: 0
EX.Read_data1: -5
EX.Read_data2: 0
EX.Imm: 2047
EX.Rs: 00001
EX.Rt: 0
EX.Wrt_reg_addr: 24
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: ORI
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: 2043
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 23
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: 2042
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 22
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 33
IF.nop: 0
IF.PC: 124
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 11111111111100010000110100010011
EX.nop: 0
EX.Read_data1: -5
EX.Read_data2: 0
EX.Imm: 2047
EX.Rs: 00001
EX.Rt: 0
EX.Wrt_reg_addr: 25
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: XORI
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: -1
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 24
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: 2043
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 23
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 34
IF.nop: 0
IF.PC: 128
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 11111111111100010111110110010011
EX.nop: 0
EX.Read_data1: 2
EX.Read_data2: 0
EX.Imm: -1
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 26
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: ADDI
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: -2044
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 25
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: -1
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 24
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 35
IF.nop: 0
IF.PC: 132
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 11111111111100010110111000010011
EX.nop: 0
EX.Read_data1: 2
EX.Read_data2: 0
EX.Imm: -1
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 27
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: ANDI
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: 1
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 26
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: -2044
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 25
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 36
IF.nop: 0
IF.PC: 136
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 11111111111100010100111010010011
EX.nop: 0
EX.Read_data1: 2
EX.Read_data2: 0
EX.Imm: -1
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 28
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: ORI
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: 2
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 27
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: 1
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 26
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 37
IF.nop: 0
IF.PC: 140
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 11111111111100001000111100010011
EX.nop: 0
EX.Read_data1: 2
EX.Read_data2: 0
EX.Imm: -1
EX.Rs: 00010
EX.Rt: 0
EX.Wrt_reg_addr: 29
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: XORI
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: -1
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 28
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: 2
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 27
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 38
IF.nop: 0
IF.PC: 144
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 11111111111100001111111110010011
EX.nop: 0
EX.Read_data1: -5
EX.Read_data2: 0
EX.Imm: -1
EX.Rs: 00001
EX.Rt: 0
EX.Wrt_reg_addr: 30
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: ADDI
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: -3
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 29
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: -1
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 28
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 39
IF.nop: 0
IF.PC: 148
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 11111111111100001110111110010011
EX.nop: 0
EX.Read_data1: -5
EX.Read_data2: 0
EX.Imm: -1
EX.Rs: 00001
EX.Rt: 0
EX.Wrt_reg_addr: 31
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: ANDI
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: -6
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 30
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: -3
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 29
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 40
IF.nop: 0
IF.PC: 152
IF.branch: 0
IF.add_1: 0
ID.nop: 0
ID.Instr: 11111111111100001100000000010011
EX.nop: 0
EX.Read_data1: -5
EX.Read_data2: 0
EX.Imm: -1
EX.Rs: 00001
EX.Rt: 0
EX.Wrt_reg_addr: 31
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: ORI
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: -5
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 31
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: -6
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 30
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 41
IF.nop: 0
IF.PC: 156
IF.branch: 0
IF.add_1: 1
ID.nop: 0
ID.Instr: 11111111111111111111111111111111
EX.nop: 0
EX.Read_data1: -5
EX.Read_data2: 0
EX.Imm: -1
EX.Rs: 00001
EX.Rt: 0
EX.Wrt_reg_addr: 0
EX.is_I_type: True
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: XORI
EX.wrt_enable: 1
MEM.nop: 0
MEM.ALUresult: -1
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 31
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: -5
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 31
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 42
IF.nop: inf
IF.PC: 156
IF.branch: 0
IF.add_1: 1
ID.nop: inf
ID.Instr: 11111111111111111111111111111111
EX.nop: inf
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 0
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: HALT
EX.wrt_enable: 0
MEM.nop: 0
MEM.ALUresult: 4
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: -1
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 31
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 43
IF.nop: inf
IF.PC: 156
IF.branch: 0
IF.add_1: 1
ID.nop: inf
ID.Instr: 11111111111111111111111111111111
EX.nop: inf
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 0
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: HALT
EX.wrt_enable: 0
MEM.nop: inf
MEM.ALUresult: 4
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: 0
WB.Wrt_data: 4
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 44
IF.nop: inf
IF.PC: 156
IF.branch: 0
IF.add_1: 0
ID.nop: inf
ID.Instr: 11111111111111111111111111111111
EX.nop: inf
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 0
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: HALT
EX.wrt_enable: 0
MEM.nop: inf
MEM.ALUresult: 4
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: inf
WB.Wrt_data: 4
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1
----------------------------------------------------------------------
State after executing cycle: 45
IF.nop: inf
IF.PC: 156
IF.branch: 0
IF.add_1: 0
ID.nop: inf
ID.Instr: 11111111111111111111111111111111
EX.nop: inf
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 0
EX.is_I_type: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: HALT
EX.wrt_enable: 0
MEM.nop: inf
MEM.ALUresult: 4
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 1
WB.nop: inf
WB.Wrt_data: 4
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1
