#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_00000268b7dca7f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000268b7df76b0 .scope module, "tb" "tb" 3 77;
 .timescale -12 -12;
L_00000268b7dd4890 .functor NOT 1, L_00000268b7e50470, C4<0>, C4<0>, C4<0>;
L_00000268b7dd4270 .functor XOR 1, L_00000268b7e50150, L_00000268b7e501f0, C4<0>, C4<0>;
L_00000268b7dd3ef0 .functor XOR 1, L_00000268b7dd4270, L_00000268b7e503d0, C4<0>, C4<0>;
v00000268b7e4fcf0_0 .net *"_ivl_10", 0 0, L_00000268b7e503d0;  1 drivers
v00000268b7e50a10_0 .net *"_ivl_12", 0 0, L_00000268b7dd3ef0;  1 drivers
v00000268b7e4f890_0 .net *"_ivl_2", 0 0, L_00000268b7e50290;  1 drivers
v00000268b7e4fbb0_0 .net *"_ivl_4", 0 0, L_00000268b7e50150;  1 drivers
v00000268b7e4f930_0 .net *"_ivl_6", 0 0, L_00000268b7e501f0;  1 drivers
v00000268b7e4ff70_0 .net *"_ivl_8", 0 0, L_00000268b7dd4270;  1 drivers
v00000268b7e50330_0 .var "clk", 0 0;
v00000268b7e4fed0_0 .net "j", 0 0, v00000268b7e50970_0;  1 drivers
v00000268b7e4f750_0 .net "k", 0 0, v00000268b7e4f110_0;  1 drivers
v00000268b7e4fd90_0 .net "out_dut", 0 0, v00000268b7e4f6b0_0;  1 drivers
v00000268b7e4f1b0_0 .net "out_ref", 0 0, L_00000268b7e50c90;  1 drivers
v00000268b7e4fe30_0 .net "reset", 0 0, v00000268b7e4fc50_0;  1 drivers
v00000268b7e50010_0 .var/2u "stats1", 159 0;
v00000268b7e4f2f0_0 .var/2u "strobe", 0 0;
v00000268b7e500b0_0 .net "tb_match", 0 0, L_00000268b7e50470;  1 drivers
v00000268b7e505b0_0 .net "tb_mismatch", 0 0, L_00000268b7dd4890;  1 drivers
v00000268b7e4fa70_0 .net "wavedrom_enable", 0 0, v00000268b7e50790_0;  1 drivers
v00000268b7e50510_0 .net "wavedrom_title", 511 0, v00000268b7e4f4d0_0;  1 drivers
L_00000268b7e50290 .concat [ 1 0 0 0], L_00000268b7e50c90;
L_00000268b7e50150 .concat [ 1 0 0 0], L_00000268b7e50c90;
L_00000268b7e501f0 .concat [ 1 0 0 0], v00000268b7e4f6b0_0;
L_00000268b7e503d0 .concat [ 1 0 0 0], L_00000268b7e50c90;
L_00000268b7e50470 .cmp/eeq 1, L_00000268b7e50290, L_00000268b7dd3ef0;
S_00000268b7df4f60 .scope module, "good1" "RefModule" 3 120, 4 2 0, S_00000268b7df76b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "j";
    .port_info 2 /INPUT 1 "k";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "out";
P_00000268b7df1a10 .param/l "A" 0 4 10, +C4<00000000000000000000000000000000>;
P_00000268b7df1a48 .param/l "B" 0 4 10, +C4<00000000000000000000000000000001>;
v00000268b7dce8d0_0 .net *"_ivl_0", 31 0, L_00000268b7e4f430;  1 drivers
L_00000268b81d0088 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000268b7dcec90_0 .net *"_ivl_3", 30 0, L_00000268b81d0088;  1 drivers
L_00000268b81d00d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000268b7dceab0_0 .net/2u *"_ivl_4", 31 0, L_00000268b81d00d0;  1 drivers
v00000268b7dcebf0_0 .net "clk", 0 0, v00000268b7e50330_0;  1 drivers
v00000268b7dcefb0_0 .net "j", 0 0, v00000268b7e50970_0;  alias, 1 drivers
v00000268b7dced30_0 .net "k", 0 0, v00000268b7e4f110_0;  alias, 1 drivers
v00000268b7dcf190_0 .var "next", 0 0;
v00000268b7dcedd0_0 .net "out", 0 0, L_00000268b7e50c90;  alias, 1 drivers
v00000268b7dcf4b0_0 .net "reset", 0 0, v00000268b7e4fc50_0;  alias, 1 drivers
v00000268b7dcf2d0_0 .var "state", 0 0;
E_00000268b7df3430 .event posedge, v00000268b7dcebf0_0;
E_00000268b7df3af0 .event edge, v00000268b7dcf2d0_0, v00000268b7dcefb0_0, v00000268b7dced30_0;
L_00000268b7e4f430 .concat [ 1 31 0 0], v00000268b7dcf2d0_0, L_00000268b81d0088;
L_00000268b7e50c90 .cmp/eq 32, L_00000268b7e4f430, L_00000268b81d00d0;
S_00000268b7df50f0 .scope module, "stim1" "stimulus_gen" 3 114, 3 6 0, S_00000268b7df76b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "j";
    .port_info 2 /OUTPUT 1 "k";
    .port_info 3 /OUTPUT 1 "reset";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
    .port_info 6 /INPUT 1 "tb_match";
v00000268b7e50830_0 .net "clk", 0 0, v00000268b7e50330_0;  alias, 1 drivers
v00000268b7e4f390_0 .var "d", 23 0;
v00000268b7e50970_0 .var "j", 0 0;
v00000268b7e4f110_0 .var "k", 0 0;
v00000268b7e4fc50_0 .var "reset", 0 0;
v00000268b7e50ab0_0 .net "tb_match", 0 0, L_00000268b7e50470;  alias, 1 drivers
v00000268b7e50790_0 .var "wavedrom_enable", 0 0;
v00000268b7e4f4d0_0 .var "wavedrom_title", 511 0;
E_00000268b7df38b0/0 .event negedge, v00000268b7dcebf0_0;
E_00000268b7df38b0/1 .event posedge, v00000268b7dcebf0_0;
E_00000268b7df38b0 .event/or E_00000268b7df38b0/0, E_00000268b7df38b0/1;
S_00000268b7cbd920 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 64, 3 64 0, S_00000268b7df50f0;
 .timescale -12 -12;
v00000268b7dce6f0_0 .var/2s "i", 31 0;
S_00000268b7cbdab0 .scope task, "reset_test" "reset_test" 3 15, 3 15 0, S_00000268b7df50f0;
 .timescale -12 -12;
v00000268b7dcef10_0 .var/2u "arfail", 0 0;
v00000268b7dcf0f0_0 .var "async", 0 0;
v00000268b7dcf230_0 .var/2u "datafail", 0 0;
v00000268b7dcf050_0 .var/2u "srfail", 0 0;
E_00000268b7df33b0 .event negedge, v00000268b7dcebf0_0;
TD_tb.stim1.reset_test ;
    %wait E_00000268b7df3430;
    %wait E_00000268b7df3430;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000268b7e4fc50_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000268b7df3430;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_00000268b7df33b0;
    %load/vec4 v00000268b7e50ab0_0;
    %nor/r;
    %cast2;
    %store/vec4 v00000268b7dcf230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000268b7e4fc50_0, 0;
    %wait E_00000268b7df3430;
    %load/vec4 v00000268b7e50ab0_0;
    %nor/r;
    %cast2;
    %store/vec4 v00000268b7dcef10_0, 0, 1;
    %wait E_00000268b7df3430;
    %load/vec4 v00000268b7e50ab0_0;
    %nor/r;
    %cast2;
    %store/vec4 v00000268b7dcf050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000268b7e4fc50_0, 0;
    %load/vec4 v00000268b7dcf050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 29 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000268b7dcef10_0;
    %load/vec4 v00000268b7dcf0f0_0;
    %load/vec4 v00000268b7dcf230_0;
    %nor/r;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v00000268b7dcf0f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %vpi_call/w 3 31 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_00000268b7cbdc40 .scope task, "wavedrom_start" "wavedrom_start" 3 42, 3 42 0, S_00000268b7df50f0;
 .timescale -12 -12;
v00000268b7dcf370_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_00000268b7dec0d0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 45, 3 45 0, S_00000268b7df50f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_00000268b7dec260 .scope module, "top_module1" "TopModule" 3 127, 5 3 0, S_00000268b7df76b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "j";
    .port_info 2 /INPUT 1 "k";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "out";
P_00000268b7df2890 .param/l "OFF" 1 5 11, C4<0>;
P_00000268b7df28c8 .param/l "ON" 1 5 12, C4<1>;
v00000268b7e4f7f0_0 .net "clk", 0 0, v00000268b7e50330_0;  alias, 1 drivers
v00000268b7e4efd0_0 .net "j", 0 0, v00000268b7e50970_0;  alias, 1 drivers
v00000268b7e4f250_0 .net "k", 0 0, v00000268b7e4f110_0;  alias, 1 drivers
v00000268b7e4f9d0_0 .var "next_state", 0 0;
v00000268b7e50b50_0 .net "out", 0 0, v00000268b7e4f6b0_0;  alias, 1 drivers
v00000268b7e4fb10_0 .net "reset", 0 0, v00000268b7e4fc50_0;  alias, 1 drivers
v00000268b7e4f6b0_0 .var "state", 0 0;
E_00000268b7df3730 .event edge, v00000268b7e4f6b0_0, v00000268b7dcefb0_0, v00000268b7dced30_0;
S_00000268b7dec3f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 136, 3 136 0, S_00000268b7df76b0;
 .timescale -12 -12;
E_00000268b7df3830 .event edge, v00000268b7e4f2f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.9, 5;
    %jmp/1 T_3.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v00000268b7e4f2f0_0;
    %nor/r;
    %assign/vec4 v00000268b7e4f2f0_0, 0;
    %wait E_00000268b7df3830;
    %jmp T_3.8;
T_3.9 ;
    %pop/vec4 1;
    %end;
    .scope S_00000268b7df50f0;
T_4 ;
    %pushi/vec4 1387519, 0, 24;
    %store/vec4 v00000268b7e4f390_0, 0, 24;
    %end;
    .thread T_4, $init;
    .scope S_00000268b7df50f0;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000268b7e4fc50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000268b7e50970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000268b7e4f110_0, 0;
    %wait E_00000268b7df3430;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000268b7e4fc50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000268b7e50970_0, 0;
    %wait E_00000268b7df3430;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000268b7e50970_0, 0;
    %pushi/vec4 0, 0, 32;
    %pad/s 1;
    %store/vec4 v00000268b7dcf0f0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_00000268b7cbdab0;
    %join;
    %fork t_1, S_00000268b7cbd920;
    %jmp t_0;
    .scope S_00000268b7cbd920;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000268b7dce6f0_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000268b7dce6f0_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_00000268b7df3430;
    %load/vec4 v00000268b7e4f390_0;
    %pushi/vec4 22, 0, 34;
    %load/vec4 v00000268b7dce6f0_0;
    %pad/s 33;
    %muli 2, 0, 33;
    %pad/s 34;
    %sub;
    %part/s 2;
    %split/vec4 1;
    %assign/vec4 v00000268b7e50970_0, 0;
    %assign/vec4 v00000268b7e4f110_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000268b7dce6f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000268b7dce6f0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .scope S_00000268b7df50f0;
t_0 %join;
    %fork TD_tb.stim1.wavedrom_stop, S_00000268b7dec0d0;
    %join;
    %pushi/vec4 200, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000268b7df38b0;
    %vpi_func 3 68 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v00000268b7e4f110_0, 0;
    %assign/vec4 v00000268b7e50970_0, 0;
    %vpi_func 3 69 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v00000268b7e4fc50_0, 0;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 72 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_00000268b7df4f60;
T_6 ;
Ewait_0 .event/or E_00000268b7df3af0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v00000268b7dcf2d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %jmp T_6.2;
T_6.0 ;
    %load/vec4 v00000268b7dcefb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.3, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.4, 8;
T_6.3 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.4, 8;
 ; End of false expr.
    %blend;
T_6.4;
    %pad/s 1;
    %store/vec4 v00000268b7dcf190_0, 0, 1;
    %jmp T_6.2;
T_6.1 ;
    %load/vec4 v00000268b7dced30_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.5, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.6, 8;
T_6.5 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_6.6, 8;
 ; End of false expr.
    %blend;
T_6.6;
    %pad/s 1;
    %store/vec4 v00000268b7dcf190_0, 0, 1;
    %jmp T_6.2;
T_6.2 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000268b7df4f60;
T_7 ;
    %wait E_00000268b7df3430;
    %load/vec4 v00000268b7dcf4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000268b7dcf2d0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000268b7dcf190_0;
    %assign/vec4 v00000268b7dcf2d0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000268b7dec260;
T_8 ;
    %wait E_00000268b7df3430;
    %load/vec4 v00000268b7e4fb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000268b7e4f6b0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000268b7e4f9d0_0;
    %assign/vec4 v00000268b7e4f6b0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000268b7dec260;
T_9 ;
Ewait_1 .event/or E_00000268b7df3730, E_0x0;
    %wait Ewait_1;
    %load/vec4 v00000268b7e4f6b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000268b7e4f9d0_0, 0, 1;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v00000268b7e4efd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_9.5, 8;
T_9.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_9.5, 8;
 ; End of false expr.
    %blend;
T_9.5;
    %store/vec4 v00000268b7e4f9d0_0, 0, 1;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v00000268b7e4f250_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.6, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_9.7, 8;
T_9.6 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_9.7, 8;
 ; End of false expr.
    %blend;
T_9.7;
    %store/vec4 v00000268b7e4f9d0_0, 0, 1;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000268b7df76b0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000268b7e50330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000268b7e4f2f0_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_00000268b7df76b0;
T_11 ;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v00000268b7e50330_0;
    %inv;
    %store/vec4 v00000268b7e50330_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_00000268b7df76b0;
T_12 ;
    %vpi_call/w 3 106 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 107 "$dumpvars", 32'sb00000000000000000000000000000001, v00000268b7e50830_0, v00000268b7e505b0_0, v00000268b7e50330_0, v00000268b7e4fed0_0, v00000268b7e4f750_0, v00000268b7e4fe30_0, v00000268b7e4f1b0_0, v00000268b7e4fd90_0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_00000268b7df76b0;
T_13 ;
    %load/vec4 v00000268b7e50010_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %vpi_call/w 3 145 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", &PV<v00000268b7e50010_0, 64, 32>, &PV<v00000268b7e50010_0, 32, 32> {0 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 3 146 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_13.1 ;
    %vpi_call/w 3 148 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v00000268b7e50010_0, 128, 32>, &PV<v00000268b7e50010_0, 0, 32> {0 0 0};
    %vpi_call/w 3 149 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 150 "$display", "Mismatches: %1d in %1d samples", &PV<v00000268b7e50010_0, 128, 32>, &PV<v00000268b7e50010_0, 0, 32> {0 0 0};
    %end;
    .thread T_13, $final;
    .scope S_00000268b7df76b0;
T_14 ;
    %wait E_00000268b7df38b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000268b7e50010_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000268b7e50010_0, 4, 32;
    %load/vec4 v00000268b7e500b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v00000268b7e50010_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_func 3 161 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000268b7e50010_0, 4, 32;
T_14.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000268b7e50010_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000268b7e50010_0, 4, 32;
T_14.0 ;
    %load/vec4 v00000268b7e4f1b0_0;
    %load/vec4 v00000268b7e4f1b0_0;
    %load/vec4 v00000268b7e4fd90_0;
    %xor;
    %load/vec4 v00000268b7e4f1b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.4, 6;
    %load/vec4 v00000268b7e50010_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %vpi_func 3 165 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000268b7e50010_0, 4, 32;
T_14.6 ;
    %load/vec4 v00000268b7e50010_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000268b7e50010_0, 4, 32;
T_14.4 ;
    %jmp T_14;
    .thread T_14;
    .scope S_00000268b7df76b0;
T_15 ;
    %delay 1000000, 0;
    %vpi_call/w 3 173 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 174 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob111_fsm2s_test.sv";
    "dataset_code-complete-iccad2023/Prob111_fsm2s_ref.sv";
    "results\gpt-oss_20b_0shot_temp0.0\Prob111_fsm2s/Prob111_fsm2s_sample01.sv";
