Info: Generated by version: 19.4 build 64
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/canesche/HLStools/intel/a.prj/components/UTF8_getc/UTF8_getc.ip --synthesis=VERILOG --output-directory=/home/canesche/HLStools/intel/a.prj/components/UTF8_getc/UTF8_getc --family="Arria 10" --part=10AX115U1F45I1SG
Info: UTF8_getc: "Transforming system: UTF8_getc"
Info: UTF8_getc: "Naming system components in system: UTF8_getc"
Info: UTF8_getc: "Processing generation queue"
Info: UTF8_getc: "Generating: UTF8_getc"
Info: UTF8_getc: "Generating: UTF8_getc_internal"
Info: UTF8_getc: Done "UTF8_getc" with 2 modules, 120 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: IP-XACT
Info: qsys-generate /home/canesche/HLStools/intel/a.prj/components/UTF8_getc/UTF8_getc.ip --synthesis=VERILOG --ipxact --output-directory=/home/canesche/HLStools/intel/a.prj/components/UTF8_getc/UTF8_getc --family="Arria 10" --part=10AX115U1F45I1SG
Info: Finished: IP-XACT
