@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Running '/opt/Xilinx/Vivado_HLS/2015.3/bin/unwrapped/lnx64.o/vivado_hls'
            for user 'ctnguyen' on host 'finance.eit.uni-kl.de' (Linux_x86_64 version 2.6.32-573.12.1.el6.x86_64) on Wed Jun 29 10:01:21 CEST 2016
            in directory '/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab2'
@W [HLS-40] Environment variable 'C_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:.
@W [HLS-40] Environment variable 'CPLUS_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:.
@I [HLS-10] Opening project '/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab2/adders_io_prj'.
@I [HLS-10] Opening solution '/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab2/adders_io_prj/solution1'.
@I [SYN-201] Setting up clock 'default' with a period of 2ns.
@I [HLS-10] Setting target device to 'xc7k160tfbg484-1'
@I [SIM-47] Using XSIM for RTL simulation.
@I [SIM-14] Instrumenting C test bench ...
   Build using "/opt/Xilinx/Vivado_HLS/2015.3/lnx64/tools/gcc/bin/g++"
   Compiling apatb_adders_io.cpp
   Compiling (apcc) adders_io.c_pre.c.tb.c
@I [HLS-10] Running '/opt/Xilinx/Vivado_HLS/2015.3/bin/unwrapped/lnx64.o/apcc'
            for user 'ctnguyen' on host 'finance.eit.uni-kl.de' (Linux_x86_64 version 2.6.32-573.12.1.el6.x86_64) on Wed Jun 29 10:01:26 CEST 2016
            in directory '/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab2/adders_io_prj/solution1/sim/wrapc'
@W [HLS-40] Environment variable 'C_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:.
@W [HLS-40] Environment variable 'CPLUS_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:.
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
@I [APCC-3] Tmp directory is /tmp/apcc_db_ctnguyen/186151467187286524812
@I [APCC-1] APCC is done.
   Compiling (apcc) adders_io_test.c_pre.c.tb.c
@I [HLS-10] Running '/opt/Xilinx/Vivado_HLS/2015.3/bin/unwrapped/lnx64.o/apcc'
            for user 'ctnguyen' on host 'finance.eit.uni-kl.de' (Linux_x86_64 version 2.6.32-573.12.1.el6.x86_64) on Wed Jun 29 10:01:27 CEST 2016
            in directory '/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab2/adders_io_prj/solution1/sim/wrapc'
@W [HLS-40] Environment variable 'C_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:.
@W [HLS-40] Environment variable 'CPLUS_INCLUDE_PATH' is set to /opt/opencv/include:/opt/quantlib/include:.
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
@I [APCC-3] Tmp directory is /tmp/apcc_db_ctnguyen/186691467187287633508
@I [APCC-1] APCC is done.
   Generating cosim.tv.exe
@I [SIM-302] Starting C TB testing ... 
  10+20+30=60 
  20+30+40=90 
  30+40+50=120 
  40+50+60=150 
  50+60+70=180 
----------Pass!------------
@I [SIM-333] Generating C post check test bench ...
@I [SIM-12] Generating RTL test bench ...
@I [SIM-322] Starting VHDL simulation. 
@I [SIM-15] Starting XSIM ...
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.3/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_adders_io_top -prj adders_io.prj --lib ieee_proposed=./ieee_proposed -s adders_io 
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
    LIBRARY_PATH
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab2/adders_io_prj/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab2/adders_io_prj/solution1/sim/vhdl/adders_io.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_adders_io_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab2/adders_io_prj/solution1/sim/vhdl/adders_io.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adders_io
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling architecture behav of entity xil_defaultlib.adders_io [adders_io_default]
Compiling architecture behav of entity xil_defaultlib.apatb_adders_io_top
Built simulation snapshot adders_io

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:39 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab2/adders_io_prj/solution1/sim/vhdl/xsim.dir/adders_io/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 29 10:01:30 2016...

****** xsim v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:39 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source xsim.dir/adders_io/xsim_script.tcl
# xsim {adders_io} -maxdeltaid 10000 -autoloadwcfg -tclbatch {adders_io.tcl}
Vivado Simulator 2015.3
Time resolution is 1 ps
source adders_io.tcl
## run all
Note: simulation done!
Time: 135 ns  Iteration: 1  Process: /apatb_adders_io_top/generate_sim_done_proc  File: /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab2/adders_io_prj/solution1/sim/vhdl/adders_io.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 135 ns  Iteration: 1  Process: /apatb_adders_io_top/generate_sim_done_proc  File: /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab2/adders_io_prj/solution1/sim/vhdl/adders_io.autotb.vhd
$finish called at time : 135 ns
## quit
INFO: [Common 17-206] Exiting xsim at Wed Jun 29 10:01:32 2016...
@I [SIM-316] Starting C post checking ...
  10+20+30=60 
  20+30+40=90 
  30+40+50=120 
  40+50+60=150 
  50+60+70=180 
----------Pass!------------
@I [SIM-1000] *** C/RTL co-simulation finished: PASS ***
@I [LIC-101] Checked in feature [HLS]
