#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Nov 15 12:11:13 2024
# Process ID: 46600
# Current directory: C:/Users/Jeyun/Desktop/fpga/barami_project_2024/memory/memory.runs/design_1_axi_ahblite_bridge_0_0_synth_1
# Command line: vivado.exe -log design_1_axi_ahblite_bridge_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_ahblite_bridge_0_0.tcl
# Log file: C:/Users/Jeyun/Desktop/fpga/barami_project_2024/memory/memory.runs/design_1_axi_ahblite_bridge_0_0_synth_1/design_1_axi_ahblite_bridge_0_0.vds
# Journal file: C:/Users/Jeyun/Desktop/fpga/barami_project_2024/memory/memory.runs/design_1_axi_ahblite_bridge_0_0_synth_1\vivado.jou
# Running On: DESKTOP-O6GVJKR, OS: Windows, CPU Frequency: 3686 MHz, CPU Physical cores: 10, Host memory: 16908 MB
#-----------------------------------------------------------
source design_1_axi_ahblite_bridge_0_0.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_ahblite_bridge_0_0
Command: synth_design -top design_1_axi_ahblite_bridge_0_0 -part xc7z010clg400-3 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15276
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1824.008 ; gain = 408.641
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_axi_ahblite_bridge_0_0' [c:/Users/Jeyun/Desktop/fpga/barami_project_2024/memory/memory.gen/sources_1/bd/design_1/ip/design_1_axi_ahblite_bridge_0_0/synth/design_1_axi_ahblite_bridge_0_0.vhd:108]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_INSTANCE bound to: design_1_axi_ahblite_bridge_0_0 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AHB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AHB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_ahblite_bridge' declared at 'c:/Users/Jeyun/Desktop/fpga/barami_project_2024/memory/memory.gen/sources_1/bd/design_1/ipshared/b0b9/hdl/axi_ahblite_bridge_v3_0_vh_rfs.vhd:3634' bound to instance 'U0' of component 'axi_ahblite_bridge' [c:/Users/Jeyun/Desktop/fpga/barami_project_2024/memory/memory.gen/sources_1/bd/design_1/ip/design_1_axi_ahblite_bridge_0_0/synth/design_1_axi_ahblite_bridge_0_0.vhd:231]
INFO: [Synth 8-638] synthesizing module 'axi_ahblite_bridge' [c:/Users/Jeyun/Desktop/fpga/barami_project_2024/memory/memory.gen/sources_1/bd/design_1/ipshared/b0b9/hdl/axi_ahblite_bridge_v3_0_vh_rfs.vhd:3729]
INFO: [Synth 8-638] synthesizing module 'ahb_skid_buf' [c:/Users/Jeyun/Desktop/fpga/barami_project_2024/memory/memory.gen/sources_1/bd/design_1/ipshared/b0b9/hdl/axi_ahblite_bridge_v3_0_vh_rfs.vhd:535]
INFO: [Synth 8-256] done synthesizing module 'ahb_skid_buf' (0#1) [c:/Users/Jeyun/Desktop/fpga/barami_project_2024/memory/memory.gen/sources_1/bd/design_1/ipshared/b0b9/hdl/axi_ahblite_bridge_v3_0_vh_rfs.vhd:535]
INFO: [Synth 8-638] synthesizing module 'axi_slv_if' [c:/Users/Jeyun/Desktop/fpga/barami_project_2024/memory/memory.gen/sources_1/bd/design_1/ipshared/b0b9/hdl/axi_ahblite_bridge_v3_0_vh_rfs.vhd:1178]
INFO: [Synth 8-256] done synthesizing module 'axi_slv_if' (0#1) [c:/Users/Jeyun/Desktop/fpga/barami_project_2024/memory/memory.gen/sources_1/bd/design_1/ipshared/b0b9/hdl/axi_ahblite_bridge_v3_0_vh_rfs.vhd:1178]
INFO: [Synth 8-638] synthesizing module 'ahb_mstr_if' [c:/Users/Jeyun/Desktop/fpga/barami_project_2024/memory/memory.gen/sources_1/bd/design_1/ipshared/b0b9/hdl/axi_ahblite_bridge_v3_0_vh_rfs.vhd:2220]
INFO: [Synth 8-256] done synthesizing module 'ahb_mstr_if' (0#1) [c:/Users/Jeyun/Desktop/fpga/barami_project_2024/memory/memory.gen/sources_1/bd/design_1/ipshared/b0b9/hdl/axi_ahblite_bridge_v3_0_vh_rfs.vhd:2220]
INFO: [Synth 8-638] synthesizing module 'time_out' [c:/Users/Jeyun/Desktop/fpga/barami_project_2024/memory/memory.gen/sources_1/bd/design_1/ipshared/b0b9/hdl/axi_ahblite_bridge_v3_0_vh_rfs.vhd:314]
INFO: [Synth 8-256] done synthesizing module 'time_out' (0#1) [c:/Users/Jeyun/Desktop/fpga/barami_project_2024/memory/memory.gen/sources_1/bd/design_1/ipshared/b0b9/hdl/axi_ahblite_bridge_v3_0_vh_rfs.vhd:314]
INFO: [Synth 8-256] done synthesizing module 'axi_ahblite_bridge' (0#1) [c:/Users/Jeyun/Desktop/fpga/barami_project_2024/memory/memory.gen/sources_1/bd/design_1/ipshared/b0b9/hdl/axi_ahblite_bridge_v3_0_vh_rfs.vhd:3729]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_ahblite_bridge_0_0' (0#1) [c:/Users/Jeyun/Desktop/fpga/barami_project_2024/memory/memory.gen/sources_1/bd/design_1/ip/design_1_axi_ahblite_bridge_0_0/synth/design_1_axi_ahblite_bridge_0_0.vhd:108]
WARNING: [Synth 8-6014] Unused sequential element axi_wlast_reg was removed.  [c:/Users/Jeyun/Desktop/fpga/barami_project_2024/memory/memory.gen/sources_1/bd/design_1/ipshared/b0b9/hdl/axi_ahblite_bridge_v3_0_vh_rfs.vhd:1780]
WARNING: [Synth 8-6014] Unused sequential element ARREADY_i_reg was removed.  [c:/Users/Jeyun/Desktop/fpga/barami_project_2024/memory/memory.gen/sources_1/bd/design_1/ipshared/b0b9/hdl/axi_ahblite_bridge_v3_0_vh_rfs.vhd:1277]
WARNING: [Synth 8-6014] Unused sequential element ahb_wr_request_reg was removed.  [c:/Users/Jeyun/Desktop/fpga/barami_project_2024/memory/memory.gen/sources_1/bd/design_1/ipshared/b0b9/hdl/axi_ahblite_bridge_v3_0_vh_rfs.vhd:2051]
WARNING: [Synth 8-7129] Port S_AXI_ACLK in module time_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARESETN in module time_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AHB_HREADY in module time_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port load_cntr in module time_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port cntr_enable in module time_out is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_prot[1] in module ahb_mstr_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_cache[1] in module ahb_mstr_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port timeout_i in module axi_slv_if is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1931.859 ; gain = 516.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1931.859 ; gain = 516.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1931.859 ; gain = 516.492
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1931.859 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Jeyun/Desktop/fpga/barami_project_2024/memory/memory.gen/sources_1/bd/design_1/ip/design_1_axi_ahblite_bridge_0_0/design_1_axi_ahblite_bridge_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/Jeyun/Desktop/fpga/barami_project_2024/memory/memory.gen/sources_1/bd/design_1/ip/design_1_axi_ahblite_bridge_0_0/design_1_axi_ahblite_bridge_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/Jeyun/Desktop/fpga/barami_project_2024/memory/memory.runs/design_1_axi_ahblite_bridge_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Jeyun/Desktop/fpga/barami_project_2024/memory/memory.runs/design_1_axi_ahblite_bridge_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1999.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1999.355 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1999.355 ; gain = 583.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1999.355 ; gain = 583.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  C:/Users/Jeyun/Desktop/fpga/barami_project_2024/memory/memory.runs/design_1_axi_ahblite_bridge_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1999.355 ; gain = 583.988
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'axi_write_cs_reg' in module 'axi_slv_if'
INFO: [Synth 8-802] inferred FSM for state register 'axi_read_cs_reg' in module 'axi_slv_if'
INFO: [Synth 8-802] inferred FSM for state register 'ahb_wr_rd_cs_reg' in module 'ahb_mstr_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             axi_rd_idle |                              000 |                              000
           axi_read_last |                              001 |                              001
             axi_reading |                              010 |                              010
                 rd_resp |                              011 |                              100
         axi_wait_rready |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_read_cs_reg' using encoding 'sequential' in module 'axi_slv_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             axi_wr_idle |                              000 |                              000
        axi_wvalids_wait |                              001 |                              010
             axi_writing |                              010 |                              001
        axi_wr_resp_wait |                              011 |                              101
          axi_write_last |                              100 |                              100
             axi_wr_resp |                              101 |                              110
         axi_wvalid_wait |                              110 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_write_cs_reg' using encoding 'sequential' in module 'axi_slv_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                ahb_idle |                             0000 |                             0000
             ahb_wr_addr |                             0001 |                             0110
           ahb_wr_single |                             0010 |                             0111
             ahb_wr_incr |                             0011 |                             1001
           ahb_last_wait |                             0100 |                             1101
          ahb_onekb_last |                             0101 |                             1100
                ahb_last |                             0110 |                             1110
           ahb_last_addr |                             0111 |                             1011
             ahb_wr_wait |                             1000 |                             1000
           ahb_incr_addr |                             1001 |                             1010
           ahb_rd_single |                             1010 |                             0010
             ahb_rd_addr |                             1011 |                             0001
             ahb_rd_last |                             1100 |                             0100
        ahb_rd_data_incr |                             1101 |                             0011
             ahb_rd_wait |                             1110 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ahb_wr_rd_cs_reg' using encoding 'sequential' in module 'ahb_mstr_if'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1999.355 ; gain = 583.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 39    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	  15 Input   32 Bit        Muxes := 1     
	   7 Input   32 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	  27 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 16    
	   7 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 8     
	   5 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 46    
	   5 Input    1 Bit        Muxes := 6     
	   7 Input    1 Bit        Muxes := 7     
	  15 Input    1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port timeout_i in module axi_slv_if is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1999.355 ; gain = 583.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1999.355 ; gain = 583.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 1999.355 ; gain = 583.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 1999.355 ; gain = 583.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1999.355 ; gain = 583.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1999.355 ; gain = 583.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1999.355 ; gain = 583.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1999.355 ; gain = 583.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1999.355 ; gain = 583.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1999.355 ; gain = 583.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    13|
|2     |LUT1   |     2|
|3     |LUT2   |    45|
|4     |LUT3   |    99|
|5     |LUT4   |    31|
|6     |LUT5   |    40|
|7     |LUT6   |   133|
|8     |FDRE   |   299|
|9     |FDSE   |     2|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1999.355 ; gain = 583.988
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1999.355 ; gain = 516.492
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1999.355 ; gain = 583.988
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1999.355 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1999.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 9209023e
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 1999.355 ; gain = 958.121
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jeyun/Desktop/fpga/barami_project_2024/memory/memory.runs/design_1_axi_ahblite_bridge_0_0_synth_1/design_1_axi_ahblite_bridge_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_axi_ahblite_bridge_0_0, cache-ID = 7bf8fc70ba2f529b
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jeyun/Desktop/fpga/barami_project_2024/memory/memory.runs/design_1_axi_ahblite_bridge_0_0_synth_1/design_1_axi_ahblite_bridge_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_axi_ahblite_bridge_0_0_utilization_synth.rpt -pb design_1_axi_ahblite_bridge_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 15 12:11:52 2024...
