Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Nov  3 10:22:44 2022
| Host         : DESKTOP-JEO1C3A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: sw[6] (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: sw[7] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Display/my_clk/tmp_clk_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: RO_0/Slice_0/Latch_0/Q__0/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: RO_1/Slice_0/Latch_0/Q__0/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: RO_2/Slice_0/Latch_0/Q__0/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: RO_3/Slice_0/Latch_0/Q__0/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 12 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.856        0.000                      0                 5851        0.129        0.000                      0                 5851        4.500        0.000                       0                  2658  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.856        0.000                      0                 5549        0.129        0.000                      0                 5549        4.500        0.000                       0                  2658  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              9.776        0.000                      0                  302        0.901        0.000                      0                  302  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.856ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.856ns  (required time - arrival time)
  Source:                 hash/sha256_comp/current_iteration_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            hash/sha256_comp/a_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.106ns  (logic 6.674ns (36.860%)  route 11.432ns (63.140%))
  Logic Levels:           23  (CARRY4=9 LUT3=1 LUT4=2 LUT5=5 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 24.849 - 20.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        1.620     5.141    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X58Y63         FDCE                                         r  hash/sha256_comp/current_iteration_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  hash/sha256_comp/current_iteration_reg[1]_rep/Q
                         net (fo=125, routed)         2.342     7.939    hash/sha256_comp/current_iteration_reg[1]_rep_n_0
    SLICE_X33Y76         LUT6 (Prop_lut6_I2_O)        0.124     8.063 r  hash/sha256_comp/W[0][27]_i_404/O
                         net (fo=1, routed)           0.000     8.063    hash/sha256_comp/W[0][27]_i_404_n_0
    SLICE_X33Y76         MUXF7 (Prop_muxf7_I0_O)      0.212     8.275 r  hash/sha256_comp/W_reg[0][27]_i_235/O
                         net (fo=2, routed)           1.011     9.286    hash/sha256_comp/W_reg[0][27]_i_235_n_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.299     9.585 r  hash/sha256_comp/W[0][27]_i_106/O
                         net (fo=1, routed)           0.000     9.585    hash/sha256_comp/W[0][27]_i_106_n_0
    SLICE_X37Y74         MUXF7 (Prop_muxf7_I0_O)      0.238     9.823 r  hash/sha256_comp/W_reg[0][27]_i_46/O
                         net (fo=6, routed)           1.274    11.097    hash/sha256_comp/ROTATE_RIGHT1[2]
    SLICE_X45Y70         LUT5 (Prop_lut5_I4_O)        0.326    11.423 r  hash/sha256_comp/W[0][7]_i_11/O
                         net (fo=2, routed)           0.591    12.013    hash/sha256_comp/W[0][7]_i_11_n_0
    SLICE_X46Y70         LUT5 (Prop_lut5_I3_O)        0.332    12.345 r  hash/sha256_comp/W[0][7]_i_3/O
                         net (fo=2, routed)           0.773    13.118    hash/sha256_comp/W[0][7]_i_3_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.503 r  hash/sha256_comp/W_reg[0][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.503    hash/sha256_comp/W_reg[0][7]_i_2_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.837 r  hash/sha256_comp/W_reg[0][11]_i_2/O[1]
                         net (fo=1, routed)           0.571    14.408    hash/sha256_comp/schedule0[9]
    SLICE_X47Y71         LUT5 (Prop_lut5_I2_O)        0.303    14.711 r  hash/sha256_comp/W[0][9]_i_1/O
                         net (fo=66, routed)          1.095    15.806    hash/sha256_comp/W[9]
    SLICE_X47Y87         LUT3 (Prop_lut3_I1_O)        0.124    15.930 r  hash/sha256_comp/a[19]_i_34/O
                         net (fo=2, routed)           0.528    16.458    hash/sha256_comp/a[19]_i_34_n_0
    SLICE_X46Y87         LUT4 (Prop_lut4_I3_O)        0.124    16.582 r  hash/sha256_comp/a[19]_i_38/O
                         net (fo=1, routed)           0.000    16.582    hash/sha256_comp/a[19]_i_38_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.962 r  hash/sha256_comp/a_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.962    hash/sha256_comp/a_reg[19]_i_31_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.079 r  hash/sha256_comp/a_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.079    hash/sha256_comp/a_reg[23]_i_31_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.402 r  hash/sha256_comp/a_reg[27]_i_31/O[1]
                         net (fo=2, routed)           0.692    18.094    hash/sha256_comp/a_reg[27]_i_31_n_6
    SLICE_X48Y86         LUT5 (Prop_lut5_I0_O)        0.306    18.400 r  hash/sha256_comp/a[23]_i_21/O
                         net (fo=2, routed)           0.600    19.000    hash/sha256_comp/a[23]_i_21_n_0
    SLICE_X48Y91         LUT6 (Prop_lut6_I0_O)        0.124    19.124 r  hash/sha256_comp/a[23]_i_25/O
                         net (fo=1, routed)           0.000    19.124    hash/sha256_comp/a[23]_i_25_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.522 r  hash/sha256_comp/a_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.522    hash/sha256_comp/a_reg[23]_i_15_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.636 r  hash/sha256_comp/a_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.636    hash/sha256_comp/a_reg[27]_i_15_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.949 r  hash/sha256_comp/a_reg[31]_i_16/O[3]
                         net (fo=3, routed)           0.917    20.866    hash/sha256_comp/p_1_in[27]
    SLICE_X60Y95         LUT5 (Prop_lut5_I4_O)        0.306    21.172 r  hash/sha256_comp/a[31]_i_7/O
                         net (fo=2, routed)           0.621    21.793    hash/sha256_comp/a[31]_i_7_n_0
    SLICE_X59Y95         LUT6 (Prop_lut6_I0_O)        0.124    21.917 r  hash/sha256_comp/a[31]_i_11/O
                         net (fo=1, routed)           0.000    21.917    hash/sha256_comp/a[31]_i_11_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    22.523 r  hash/sha256_comp/a_reg[31]_i_4/O[3]
                         net (fo=1, routed)           0.418    22.941    hash/sha256_comp/in14[31]
    SLICE_X58Y95         LUT4 (Prop_lut4_I2_O)        0.306    23.247 r  hash/sha256_comp/a[31]_i_3/O
                         net (fo=1, routed)           0.000    23.247    hash/sha256_comp/a[31]_i_3_n_0
    SLICE_X58Y95         FDSE                                         r  hash/sha256_comp/a_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clkin (IN)
                         net (fo=0)                   0.000    20.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        1.508    24.849    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X58Y95         FDSE                                         r  hash/sha256_comp/a_reg[31]/C
                         clock pessimism              0.258    25.107    
                         clock uncertainty           -0.035    25.072    
    SLICE_X58Y95         FDSE (Setup_fdse_C_D)        0.032    25.104    hash/sha256_comp/a_reg[31]
  -------------------------------------------------------------------
                         required time                         25.104    
                         arrival time                         -23.247    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             1.856ns  (required time - arrival time)
  Source:                 hash/sha256_comp/current_iteration_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            hash/sha256_comp/a_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.105ns  (logic 6.815ns (37.641%)  route 11.290ns (62.359%))
  Logic Levels:           24  (CARRY4=10 LUT3=1 LUT4=2 LUT5=5 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 24.849 - 20.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        1.620     5.141    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X58Y63         FDCE                                         r  hash/sha256_comp/current_iteration_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  hash/sha256_comp/current_iteration_reg[1]_rep/Q
                         net (fo=125, routed)         2.342     7.939    hash/sha256_comp/current_iteration_reg[1]_rep_n_0
    SLICE_X33Y76         LUT6 (Prop_lut6_I2_O)        0.124     8.063 r  hash/sha256_comp/W[0][27]_i_404/O
                         net (fo=1, routed)           0.000     8.063    hash/sha256_comp/W[0][27]_i_404_n_0
    SLICE_X33Y76         MUXF7 (Prop_muxf7_I0_O)      0.212     8.275 r  hash/sha256_comp/W_reg[0][27]_i_235/O
                         net (fo=2, routed)           1.011     9.286    hash/sha256_comp/W_reg[0][27]_i_235_n_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.299     9.585 r  hash/sha256_comp/W[0][27]_i_106/O
                         net (fo=1, routed)           0.000     9.585    hash/sha256_comp/W[0][27]_i_106_n_0
    SLICE_X37Y74         MUXF7 (Prop_muxf7_I0_O)      0.238     9.823 r  hash/sha256_comp/W_reg[0][27]_i_46/O
                         net (fo=6, routed)           1.274    11.097    hash/sha256_comp/ROTATE_RIGHT1[2]
    SLICE_X45Y70         LUT5 (Prop_lut5_I4_O)        0.326    11.423 r  hash/sha256_comp/W[0][7]_i_11/O
                         net (fo=2, routed)           0.591    12.013    hash/sha256_comp/W[0][7]_i_11_n_0
    SLICE_X46Y70         LUT5 (Prop_lut5_I3_O)        0.332    12.345 r  hash/sha256_comp/W[0][7]_i_3/O
                         net (fo=2, routed)           0.773    13.118    hash/sha256_comp/W[0][7]_i_3_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.503 r  hash/sha256_comp/W_reg[0][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.503    hash/sha256_comp/W_reg[0][7]_i_2_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.837 r  hash/sha256_comp/W_reg[0][11]_i_2/O[1]
                         net (fo=1, routed)           0.571    14.408    hash/sha256_comp/schedule0[9]
    SLICE_X47Y71         LUT5 (Prop_lut5_I2_O)        0.303    14.711 r  hash/sha256_comp/W[0][9]_i_1/O
                         net (fo=66, routed)          1.095    15.806    hash/sha256_comp/W[9]
    SLICE_X47Y87         LUT3 (Prop_lut3_I1_O)        0.124    15.930 r  hash/sha256_comp/a[19]_i_34/O
                         net (fo=2, routed)           0.528    16.458    hash/sha256_comp/a[19]_i_34_n_0
    SLICE_X46Y87         LUT4 (Prop_lut4_I3_O)        0.124    16.582 r  hash/sha256_comp/a[19]_i_38/O
                         net (fo=1, routed)           0.000    16.582    hash/sha256_comp/a[19]_i_38_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.962 r  hash/sha256_comp/a_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.962    hash/sha256_comp/a_reg[19]_i_31_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.079 r  hash/sha256_comp/a_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.079    hash/sha256_comp/a_reg[23]_i_31_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.402 r  hash/sha256_comp/a_reg[27]_i_31/O[1]
                         net (fo=2, routed)           0.692    18.094    hash/sha256_comp/a_reg[27]_i_31_n_6
    SLICE_X48Y86         LUT5 (Prop_lut5_I0_O)        0.306    18.400 r  hash/sha256_comp/a[23]_i_21/O
                         net (fo=2, routed)           0.600    19.000    hash/sha256_comp/a[23]_i_21_n_0
    SLICE_X48Y91         LUT6 (Prop_lut6_I0_O)        0.124    19.124 r  hash/sha256_comp/a[23]_i_25/O
                         net (fo=1, routed)           0.000    19.124    hash/sha256_comp/a[23]_i_25_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.522 r  hash/sha256_comp/a_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.522    hash/sha256_comp/a_reg[23]_i_15_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.856 r  hash/sha256_comp/a_reg[27]_i_15/O[1]
                         net (fo=3, routed)           0.953    20.810    hash/sha256_comp/p_1_in[21]
    SLICE_X58Y93         LUT5 (Prop_lut5_I4_O)        0.303    21.113 r  hash/sha256_comp/a[23]_i_4/O
                         net (fo=2, routed)           0.453    21.565    hash/sha256_comp/a[23]_i_4_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I0_O)        0.124    21.689 r  hash/sha256_comp/a[23]_i_8/O
                         net (fo=1, routed)           0.000    21.689    hash/sha256_comp/a[23]_i_8_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.087 r  hash/sha256_comp/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.087    hash/sha256_comp/a_reg[23]_i_2_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.201 r  hash/sha256_comp/a_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.201    hash/sha256_comp/a_reg[27]_i_2_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.535 r  hash/sha256_comp/a_reg[31]_i_4/O[1]
                         net (fo=1, routed)           0.408    22.943    hash/sha256_comp/in14[29]
    SLICE_X59Y96         LUT4 (Prop_lut4_I2_O)        0.303    23.246 r  hash/sha256_comp/a[29]_i_1/O
                         net (fo=1, routed)           0.000    23.246    hash/sha256_comp/a[29]_i_1_n_0
    SLICE_X59Y96         FDSE                                         r  hash/sha256_comp/a_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clkin (IN)
                         net (fo=0)                   0.000    20.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        1.508    24.849    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X59Y96         FDSE                                         r  hash/sha256_comp/a_reg[29]/C
                         clock pessimism              0.258    25.107    
                         clock uncertainty           -0.035    25.072    
    SLICE_X59Y96         FDSE (Setup_fdse_C_D)        0.031    25.103    hash/sha256_comp/a_reg[29]
  -------------------------------------------------------------------
                         required time                         25.103    
                         arrival time                         -23.246    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             1.959ns  (required time - arrival time)
  Source:                 hash/sha256_comp/current_iteration_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            hash/sha256_comp/a_reg[24]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.050ns  (logic 6.585ns (36.482%)  route 11.465ns (63.518%))
  Logic Levels:           23  (CARRY4=9 LUT3=1 LUT4=2 LUT5=5 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 24.850 - 20.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        1.620     5.141    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X58Y63         FDCE                                         r  hash/sha256_comp/current_iteration_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  hash/sha256_comp/current_iteration_reg[1]_rep/Q
                         net (fo=125, routed)         2.342     7.939    hash/sha256_comp/current_iteration_reg[1]_rep_n_0
    SLICE_X33Y76         LUT6 (Prop_lut6_I2_O)        0.124     8.063 r  hash/sha256_comp/W[0][27]_i_404/O
                         net (fo=1, routed)           0.000     8.063    hash/sha256_comp/W[0][27]_i_404_n_0
    SLICE_X33Y76         MUXF7 (Prop_muxf7_I0_O)      0.212     8.275 r  hash/sha256_comp/W_reg[0][27]_i_235/O
                         net (fo=2, routed)           1.011     9.286    hash/sha256_comp/W_reg[0][27]_i_235_n_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.299     9.585 r  hash/sha256_comp/W[0][27]_i_106/O
                         net (fo=1, routed)           0.000     9.585    hash/sha256_comp/W[0][27]_i_106_n_0
    SLICE_X37Y74         MUXF7 (Prop_muxf7_I0_O)      0.238     9.823 r  hash/sha256_comp/W_reg[0][27]_i_46/O
                         net (fo=6, routed)           1.274    11.097    hash/sha256_comp/ROTATE_RIGHT1[2]
    SLICE_X45Y70         LUT5 (Prop_lut5_I4_O)        0.326    11.423 r  hash/sha256_comp/W[0][7]_i_11/O
                         net (fo=2, routed)           0.591    12.013    hash/sha256_comp/W[0][7]_i_11_n_0
    SLICE_X46Y70         LUT5 (Prop_lut5_I3_O)        0.332    12.345 r  hash/sha256_comp/W[0][7]_i_3/O
                         net (fo=2, routed)           0.773    13.118    hash/sha256_comp/W[0][7]_i_3_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.503 r  hash/sha256_comp/W_reg[0][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.503    hash/sha256_comp/W_reg[0][7]_i_2_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.837 r  hash/sha256_comp/W_reg[0][11]_i_2/O[1]
                         net (fo=1, routed)           0.571    14.408    hash/sha256_comp/schedule0[9]
    SLICE_X47Y71         LUT5 (Prop_lut5_I2_O)        0.303    14.711 r  hash/sha256_comp/W[0][9]_i_1/O
                         net (fo=66, routed)          1.095    15.806    hash/sha256_comp/W[9]
    SLICE_X47Y87         LUT3 (Prop_lut3_I1_O)        0.124    15.930 r  hash/sha256_comp/a[19]_i_34/O
                         net (fo=2, routed)           0.528    16.458    hash/sha256_comp/a[19]_i_34_n_0
    SLICE_X46Y87         LUT4 (Prop_lut4_I3_O)        0.124    16.582 r  hash/sha256_comp/a[19]_i_38/O
                         net (fo=1, routed)           0.000    16.582    hash/sha256_comp/a[19]_i_38_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.962 r  hash/sha256_comp/a_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.962    hash/sha256_comp/a_reg[19]_i_31_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.079 r  hash/sha256_comp/a_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.079    hash/sha256_comp/a_reg[23]_i_31_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.402 r  hash/sha256_comp/a_reg[27]_i_31/O[1]
                         net (fo=2, routed)           0.692    18.094    hash/sha256_comp/a_reg[27]_i_31_n_6
    SLICE_X48Y86         LUT5 (Prop_lut5_I0_O)        0.306    18.400 r  hash/sha256_comp/a[23]_i_21/O
                         net (fo=2, routed)           0.600    19.000    hash/sha256_comp/a[23]_i_21_n_0
    SLICE_X48Y91         LUT6 (Prop_lut6_I0_O)        0.124    19.124 r  hash/sha256_comp/a[23]_i_25/O
                         net (fo=1, routed)           0.000    19.124    hash/sha256_comp/a[23]_i_25_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.522 r  hash/sha256_comp/a_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.522    hash/sha256_comp/a_reg[23]_i_15_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.856 r  hash/sha256_comp/a_reg[27]_i_15/O[1]
                         net (fo=3, routed)           0.953    20.810    hash/sha256_comp/p_1_in[21]
    SLICE_X58Y93         LUT5 (Prop_lut5_I4_O)        0.303    21.113 r  hash/sha256_comp/a[23]_i_4/O
                         net (fo=2, routed)           0.453    21.565    hash/sha256_comp/a[23]_i_4_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I0_O)        0.124    21.689 r  hash/sha256_comp/a[23]_i_8/O
                         net (fo=1, routed)           0.000    21.689    hash/sha256_comp/a[23]_i_8_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.087 r  hash/sha256_comp/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.087    hash/sha256_comp/a_reg[23]_i_2_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.309 r  hash/sha256_comp/a_reg[27]_i_2/O[0]
                         net (fo=1, routed)           0.582    22.892    hash/sha256_comp/in14[24]
    SLICE_X64Y94         LUT4 (Prop_lut4_I2_O)        0.299    23.191 r  hash/sha256_comp/a[24]_i_1/O
                         net (fo=1, routed)           0.000    23.191    hash/sha256_comp/a[24]_i_1_n_0
    SLICE_X64Y94         FDSE                                         r  hash/sha256_comp/a_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clkin (IN)
                         net (fo=0)                   0.000    20.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        1.509    24.850    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X64Y94         FDSE                                         r  hash/sha256_comp/a_reg[24]/C
                         clock pessimism              0.258    25.108    
                         clock uncertainty           -0.035    25.073    
    SLICE_X64Y94         FDSE (Setup_fdse_C_D)        0.077    25.150    hash/sha256_comp/a_reg[24]
  -------------------------------------------------------------------
                         required time                         25.150    
                         arrival time                         -23.191    
  -------------------------------------------------------------------
                         slack                                  1.959    

Slack (MET) :             1.973ns  (required time - arrival time)
  Source:                 hash/sha256_comp/current_iteration_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            hash/sha256_comp/a_reg[27]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.989ns  (logic 6.683ns (37.151%)  route 11.306ns (62.849%))
  Logic Levels:           23  (CARRY4=9 LUT3=1 LUT4=2 LUT5=5 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 24.849 - 20.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        1.620     5.141    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X58Y63         FDCE                                         r  hash/sha256_comp/current_iteration_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  hash/sha256_comp/current_iteration_reg[1]_rep/Q
                         net (fo=125, routed)         2.342     7.939    hash/sha256_comp/current_iteration_reg[1]_rep_n_0
    SLICE_X33Y76         LUT6 (Prop_lut6_I2_O)        0.124     8.063 r  hash/sha256_comp/W[0][27]_i_404/O
                         net (fo=1, routed)           0.000     8.063    hash/sha256_comp/W[0][27]_i_404_n_0
    SLICE_X33Y76         MUXF7 (Prop_muxf7_I0_O)      0.212     8.275 r  hash/sha256_comp/W_reg[0][27]_i_235/O
                         net (fo=2, routed)           1.011     9.286    hash/sha256_comp/W_reg[0][27]_i_235_n_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.299     9.585 r  hash/sha256_comp/W[0][27]_i_106/O
                         net (fo=1, routed)           0.000     9.585    hash/sha256_comp/W[0][27]_i_106_n_0
    SLICE_X37Y74         MUXF7 (Prop_muxf7_I0_O)      0.238     9.823 r  hash/sha256_comp/W_reg[0][27]_i_46/O
                         net (fo=6, routed)           1.274    11.097    hash/sha256_comp/ROTATE_RIGHT1[2]
    SLICE_X45Y70         LUT5 (Prop_lut5_I4_O)        0.326    11.423 r  hash/sha256_comp/W[0][7]_i_11/O
                         net (fo=2, routed)           0.591    12.013    hash/sha256_comp/W[0][7]_i_11_n_0
    SLICE_X46Y70         LUT5 (Prop_lut5_I3_O)        0.332    12.345 r  hash/sha256_comp/W[0][7]_i_3/O
                         net (fo=2, routed)           0.773    13.118    hash/sha256_comp/W[0][7]_i_3_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.503 r  hash/sha256_comp/W_reg[0][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.503    hash/sha256_comp/W_reg[0][7]_i_2_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.837 r  hash/sha256_comp/W_reg[0][11]_i_2/O[1]
                         net (fo=1, routed)           0.571    14.408    hash/sha256_comp/schedule0[9]
    SLICE_X47Y71         LUT5 (Prop_lut5_I2_O)        0.303    14.711 r  hash/sha256_comp/W[0][9]_i_1/O
                         net (fo=66, routed)          1.095    15.806    hash/sha256_comp/W[9]
    SLICE_X47Y87         LUT3 (Prop_lut3_I1_O)        0.124    15.930 r  hash/sha256_comp/a[19]_i_34/O
                         net (fo=2, routed)           0.528    16.458    hash/sha256_comp/a[19]_i_34_n_0
    SLICE_X46Y87         LUT4 (Prop_lut4_I3_O)        0.124    16.582 r  hash/sha256_comp/a[19]_i_38/O
                         net (fo=1, routed)           0.000    16.582    hash/sha256_comp/a[19]_i_38_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.962 r  hash/sha256_comp/a_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.962    hash/sha256_comp/a_reg[19]_i_31_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.079 r  hash/sha256_comp/a_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.079    hash/sha256_comp/a_reg[23]_i_31_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.402 r  hash/sha256_comp/a_reg[27]_i_31/O[1]
                         net (fo=2, routed)           0.692    18.094    hash/sha256_comp/a_reg[27]_i_31_n_6
    SLICE_X48Y86         LUT5 (Prop_lut5_I0_O)        0.306    18.400 r  hash/sha256_comp/a[23]_i_21/O
                         net (fo=2, routed)           0.600    19.000    hash/sha256_comp/a[23]_i_21_n_0
    SLICE_X48Y91         LUT6 (Prop_lut6_I0_O)        0.124    19.124 r  hash/sha256_comp/a[23]_i_25/O
                         net (fo=1, routed)           0.000    19.124    hash/sha256_comp/a[23]_i_25_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.522 r  hash/sha256_comp/a_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.522    hash/sha256_comp/a_reg[23]_i_15_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.856 r  hash/sha256_comp/a_reg[27]_i_15/O[1]
                         net (fo=3, routed)           0.953    20.810    hash/sha256_comp/p_1_in[21]
    SLICE_X58Y93         LUT5 (Prop_lut5_I4_O)        0.303    21.113 r  hash/sha256_comp/a[23]_i_4/O
                         net (fo=2, routed)           0.453    21.565    hash/sha256_comp/a[23]_i_4_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I0_O)        0.124    21.689 r  hash/sha256_comp/a[23]_i_8/O
                         net (fo=1, routed)           0.000    21.689    hash/sha256_comp/a[23]_i_8_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.087 r  hash/sha256_comp/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.087    hash/sha256_comp/a_reg[23]_i_2_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.400 r  hash/sha256_comp/a_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.423    22.824    hash/sha256_comp/in14[27]
    SLICE_X58Y95         LUT4 (Prop_lut4_I2_O)        0.306    23.130 r  hash/sha256_comp/a[27]_i_1/O
                         net (fo=1, routed)           0.000    23.130    hash/sha256_comp/a[27]_i_1_n_0
    SLICE_X58Y95         FDSE                                         r  hash/sha256_comp/a_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clkin (IN)
                         net (fo=0)                   0.000    20.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        1.508    24.849    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X58Y95         FDSE                                         r  hash/sha256_comp/a_reg[27]/C
                         clock pessimism              0.258    25.107    
                         clock uncertainty           -0.035    25.072    
    SLICE_X58Y95         FDSE (Setup_fdse_C_D)        0.031    25.103    hash/sha256_comp/a_reg[27]
  -------------------------------------------------------------------
                         required time                         25.103    
                         arrival time                         -23.130    
  -------------------------------------------------------------------
                         slack                                  1.973    

Slack (MET) :             1.986ns  (required time - arrival time)
  Source:                 hash/sha256_comp/current_iteration_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            hash/sha256_comp/a_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.976ns  (logic 6.611ns (36.778%)  route 11.365ns (63.222%))
  Logic Levels:           23  (CARRY4=9 LUT3=1 LUT4=2 LUT5=5 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 24.849 - 20.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        1.620     5.141    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X58Y63         FDCE                                         r  hash/sha256_comp/current_iteration_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  hash/sha256_comp/current_iteration_reg[1]_rep/Q
                         net (fo=125, routed)         2.342     7.939    hash/sha256_comp/current_iteration_reg[1]_rep_n_0
    SLICE_X33Y76         LUT6 (Prop_lut6_I2_O)        0.124     8.063 r  hash/sha256_comp/W[0][27]_i_404/O
                         net (fo=1, routed)           0.000     8.063    hash/sha256_comp/W[0][27]_i_404_n_0
    SLICE_X33Y76         MUXF7 (Prop_muxf7_I0_O)      0.212     8.275 r  hash/sha256_comp/W_reg[0][27]_i_235/O
                         net (fo=2, routed)           1.011     9.286    hash/sha256_comp/W_reg[0][27]_i_235_n_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.299     9.585 r  hash/sha256_comp/W[0][27]_i_106/O
                         net (fo=1, routed)           0.000     9.585    hash/sha256_comp/W[0][27]_i_106_n_0
    SLICE_X37Y74         MUXF7 (Prop_muxf7_I0_O)      0.238     9.823 r  hash/sha256_comp/W_reg[0][27]_i_46/O
                         net (fo=6, routed)           1.274    11.097    hash/sha256_comp/ROTATE_RIGHT1[2]
    SLICE_X45Y70         LUT5 (Prop_lut5_I4_O)        0.326    11.423 r  hash/sha256_comp/W[0][7]_i_11/O
                         net (fo=2, routed)           0.591    12.013    hash/sha256_comp/W[0][7]_i_11_n_0
    SLICE_X46Y70         LUT5 (Prop_lut5_I3_O)        0.332    12.345 r  hash/sha256_comp/W[0][7]_i_3/O
                         net (fo=2, routed)           0.773    13.118    hash/sha256_comp/W[0][7]_i_3_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.503 r  hash/sha256_comp/W_reg[0][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.503    hash/sha256_comp/W_reg[0][7]_i_2_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.837 r  hash/sha256_comp/W_reg[0][11]_i_2/O[1]
                         net (fo=1, routed)           0.571    14.408    hash/sha256_comp/schedule0[9]
    SLICE_X47Y71         LUT5 (Prop_lut5_I2_O)        0.303    14.711 r  hash/sha256_comp/W[0][9]_i_1/O
                         net (fo=66, routed)          1.095    15.806    hash/sha256_comp/W[9]
    SLICE_X47Y87         LUT3 (Prop_lut3_I1_O)        0.124    15.930 r  hash/sha256_comp/a[19]_i_34/O
                         net (fo=2, routed)           0.528    16.458    hash/sha256_comp/a[19]_i_34_n_0
    SLICE_X46Y87         LUT4 (Prop_lut4_I3_O)        0.124    16.582 r  hash/sha256_comp/a[19]_i_38/O
                         net (fo=1, routed)           0.000    16.582    hash/sha256_comp/a[19]_i_38_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.962 r  hash/sha256_comp/a_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.962    hash/sha256_comp/a_reg[19]_i_31_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.079 r  hash/sha256_comp/a_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.079    hash/sha256_comp/a_reg[23]_i_31_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.402 r  hash/sha256_comp/a_reg[27]_i_31/O[1]
                         net (fo=2, routed)           0.692    18.094    hash/sha256_comp/a_reg[27]_i_31_n_6
    SLICE_X48Y86         LUT5 (Prop_lut5_I0_O)        0.306    18.400 r  hash/sha256_comp/a[23]_i_21/O
                         net (fo=2, routed)           0.600    19.000    hash/sha256_comp/a[23]_i_21_n_0
    SLICE_X48Y91         LUT6 (Prop_lut6_I0_O)        0.124    19.124 r  hash/sha256_comp/a[23]_i_25/O
                         net (fo=1, routed)           0.000    19.124    hash/sha256_comp/a[23]_i_25_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.522 r  hash/sha256_comp/a_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.522    hash/sha256_comp/a_reg[23]_i_15_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.636 r  hash/sha256_comp/a_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.636    hash/sha256_comp/a_reg[27]_i_15_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.949 r  hash/sha256_comp/a_reg[31]_i_16/O[3]
                         net (fo=3, routed)           0.917    20.866    hash/sha256_comp/p_1_in[27]
    SLICE_X60Y95         LUT5 (Prop_lut5_I4_O)        0.306    21.172 r  hash/sha256_comp/a[31]_i_7/O
                         net (fo=2, routed)           0.621    21.793    hash/sha256_comp/a[31]_i_7_n_0
    SLICE_X59Y95         LUT6 (Prop_lut6_I0_O)        0.124    21.917 r  hash/sha256_comp/a[31]_i_11/O
                         net (fo=1, routed)           0.000    21.917    hash/sha256_comp/a[31]_i_11_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    22.464 r  hash/sha256_comp/a_reg[31]_i_4/O[2]
                         net (fo=1, routed)           0.351    22.815    hash/sha256_comp/in14[30]
    SLICE_X58Y95         LUT4 (Prop_lut4_I2_O)        0.302    23.117 r  hash/sha256_comp/a[30]_i_1/O
                         net (fo=1, routed)           0.000    23.117    hash/sha256_comp/a[30]_i_1_n_0
    SLICE_X58Y95         FDSE                                         r  hash/sha256_comp/a_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clkin (IN)
                         net (fo=0)                   0.000    20.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        1.508    24.849    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X58Y95         FDSE                                         r  hash/sha256_comp/a_reg[30]/C
                         clock pessimism              0.258    25.107    
                         clock uncertainty           -0.035    25.072    
    SLICE_X58Y95         FDSE (Setup_fdse_C_D)        0.031    25.103    hash/sha256_comp/a_reg[30]
  -------------------------------------------------------------------
                         required time                         25.103    
                         arrival time                         -23.117    
  -------------------------------------------------------------------
                         slack                                  1.986    

Slack (MET) :             2.070ns  (required time - arrival time)
  Source:                 hash/sha256_comp/current_iteration_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            hash/sha256_comp/a_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.890ns  (logic 6.701ns (37.457%)  route 11.189ns (62.543%))
  Logic Levels:           23  (CARRY4=9 LUT3=1 LUT4=2 LUT5=5 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 24.849 - 20.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        1.620     5.141    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X58Y63         FDCE                                         r  hash/sha256_comp/current_iteration_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  hash/sha256_comp/current_iteration_reg[1]_rep/Q
                         net (fo=125, routed)         2.342     7.939    hash/sha256_comp/current_iteration_reg[1]_rep_n_0
    SLICE_X33Y76         LUT6 (Prop_lut6_I2_O)        0.124     8.063 r  hash/sha256_comp/W[0][27]_i_404/O
                         net (fo=1, routed)           0.000     8.063    hash/sha256_comp/W[0][27]_i_404_n_0
    SLICE_X33Y76         MUXF7 (Prop_muxf7_I0_O)      0.212     8.275 r  hash/sha256_comp/W_reg[0][27]_i_235/O
                         net (fo=2, routed)           1.011     9.286    hash/sha256_comp/W_reg[0][27]_i_235_n_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.299     9.585 r  hash/sha256_comp/W[0][27]_i_106/O
                         net (fo=1, routed)           0.000     9.585    hash/sha256_comp/W[0][27]_i_106_n_0
    SLICE_X37Y74         MUXF7 (Prop_muxf7_I0_O)      0.238     9.823 r  hash/sha256_comp/W_reg[0][27]_i_46/O
                         net (fo=6, routed)           1.274    11.097    hash/sha256_comp/ROTATE_RIGHT1[2]
    SLICE_X45Y70         LUT5 (Prop_lut5_I4_O)        0.326    11.423 r  hash/sha256_comp/W[0][7]_i_11/O
                         net (fo=2, routed)           0.591    12.013    hash/sha256_comp/W[0][7]_i_11_n_0
    SLICE_X46Y70         LUT5 (Prop_lut5_I3_O)        0.332    12.345 r  hash/sha256_comp/W[0][7]_i_3/O
                         net (fo=2, routed)           0.773    13.118    hash/sha256_comp/W[0][7]_i_3_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.503 r  hash/sha256_comp/W_reg[0][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.503    hash/sha256_comp/W_reg[0][7]_i_2_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.837 r  hash/sha256_comp/W_reg[0][11]_i_2/O[1]
                         net (fo=1, routed)           0.571    14.408    hash/sha256_comp/schedule0[9]
    SLICE_X47Y71         LUT5 (Prop_lut5_I2_O)        0.303    14.711 r  hash/sha256_comp/W[0][9]_i_1/O
                         net (fo=66, routed)          1.095    15.806    hash/sha256_comp/W[9]
    SLICE_X47Y87         LUT3 (Prop_lut3_I1_O)        0.124    15.930 r  hash/sha256_comp/a[19]_i_34/O
                         net (fo=2, routed)           0.528    16.458    hash/sha256_comp/a[19]_i_34_n_0
    SLICE_X46Y87         LUT4 (Prop_lut4_I3_O)        0.124    16.582 r  hash/sha256_comp/a[19]_i_38/O
                         net (fo=1, routed)           0.000    16.582    hash/sha256_comp/a[19]_i_38_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.962 r  hash/sha256_comp/a_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.962    hash/sha256_comp/a_reg[19]_i_31_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.079 r  hash/sha256_comp/a_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.079    hash/sha256_comp/a_reg[23]_i_31_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.402 r  hash/sha256_comp/a_reg[27]_i_31/O[1]
                         net (fo=2, routed)           0.692    18.094    hash/sha256_comp/a_reg[27]_i_31_n_6
    SLICE_X48Y86         LUT5 (Prop_lut5_I0_O)        0.306    18.400 r  hash/sha256_comp/a[23]_i_21/O
                         net (fo=2, routed)           0.600    19.000    hash/sha256_comp/a[23]_i_21_n_0
    SLICE_X48Y91         LUT6 (Prop_lut6_I0_O)        0.124    19.124 r  hash/sha256_comp/a[23]_i_25/O
                         net (fo=1, routed)           0.000    19.124    hash/sha256_comp/a[23]_i_25_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.522 r  hash/sha256_comp/a_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.522    hash/sha256_comp/a_reg[23]_i_15_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.856 r  hash/sha256_comp/a_reg[27]_i_15/O[1]
                         net (fo=3, routed)           0.953    20.810    hash/sha256_comp/p_1_in[21]
    SLICE_X58Y93         LUT5 (Prop_lut5_I4_O)        0.303    21.113 r  hash/sha256_comp/a[23]_i_4/O
                         net (fo=2, routed)           0.453    21.565    hash/sha256_comp/a[23]_i_4_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I0_O)        0.124    21.689 r  hash/sha256_comp/a[23]_i_8/O
                         net (fo=1, routed)           0.000    21.689    hash/sha256_comp/a[23]_i_8_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.087 r  hash/sha256_comp/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.087    hash/sha256_comp/a_reg[23]_i_2_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.421 r  hash/sha256_comp/a_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.306    22.728    hash/sha256_comp/in14[25]
    SLICE_X58Y95         LUT4 (Prop_lut4_I2_O)        0.303    23.031 r  hash/sha256_comp/a[25]_i_1/O
                         net (fo=1, routed)           0.000    23.031    hash/sha256_comp/a[25]_i_1_n_0
    SLICE_X58Y95         FDSE                                         r  hash/sha256_comp/a_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clkin (IN)
                         net (fo=0)                   0.000    20.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        1.508    24.849    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X58Y95         FDSE                                         r  hash/sha256_comp/a_reg[25]/C
                         clock pessimism              0.258    25.107    
                         clock uncertainty           -0.035    25.072    
    SLICE_X58Y95         FDSE (Setup_fdse_C_D)        0.029    25.101    hash/sha256_comp/a_reg[25]
  -------------------------------------------------------------------
                         required time                         25.101    
                         arrival time                         -23.031    
  -------------------------------------------------------------------
                         slack                                  2.070    

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 hash/sha256_comp/current_iteration_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            hash/sha256_comp/a_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.877ns  (logic 6.699ns (37.472%)  route 11.178ns (62.528%))
  Logic Levels:           24  (CARRY4=10 LUT3=1 LUT4=2 LUT5=5 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 24.849 - 20.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        1.620     5.141    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X58Y63         FDCE                                         r  hash/sha256_comp/current_iteration_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  hash/sha256_comp/current_iteration_reg[1]_rep/Q
                         net (fo=125, routed)         2.342     7.939    hash/sha256_comp/current_iteration_reg[1]_rep_n_0
    SLICE_X33Y76         LUT6 (Prop_lut6_I2_O)        0.124     8.063 r  hash/sha256_comp/W[0][27]_i_404/O
                         net (fo=1, routed)           0.000     8.063    hash/sha256_comp/W[0][27]_i_404_n_0
    SLICE_X33Y76         MUXF7 (Prop_muxf7_I0_O)      0.212     8.275 r  hash/sha256_comp/W_reg[0][27]_i_235/O
                         net (fo=2, routed)           1.011     9.286    hash/sha256_comp/W_reg[0][27]_i_235_n_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.299     9.585 r  hash/sha256_comp/W[0][27]_i_106/O
                         net (fo=1, routed)           0.000     9.585    hash/sha256_comp/W[0][27]_i_106_n_0
    SLICE_X37Y74         MUXF7 (Prop_muxf7_I0_O)      0.238     9.823 r  hash/sha256_comp/W_reg[0][27]_i_46/O
                         net (fo=6, routed)           1.274    11.097    hash/sha256_comp/ROTATE_RIGHT1[2]
    SLICE_X45Y70         LUT5 (Prop_lut5_I4_O)        0.326    11.423 r  hash/sha256_comp/W[0][7]_i_11/O
                         net (fo=2, routed)           0.591    12.013    hash/sha256_comp/W[0][7]_i_11_n_0
    SLICE_X46Y70         LUT5 (Prop_lut5_I3_O)        0.332    12.345 r  hash/sha256_comp/W[0][7]_i_3/O
                         net (fo=2, routed)           0.773    13.118    hash/sha256_comp/W[0][7]_i_3_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.503 r  hash/sha256_comp/W_reg[0][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.503    hash/sha256_comp/W_reg[0][7]_i_2_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.837 r  hash/sha256_comp/W_reg[0][11]_i_2/O[1]
                         net (fo=1, routed)           0.571    14.408    hash/sha256_comp/schedule0[9]
    SLICE_X47Y71         LUT5 (Prop_lut5_I2_O)        0.303    14.711 r  hash/sha256_comp/W[0][9]_i_1/O
                         net (fo=66, routed)          1.095    15.806    hash/sha256_comp/W[9]
    SLICE_X47Y87         LUT3 (Prop_lut3_I1_O)        0.124    15.930 r  hash/sha256_comp/a[19]_i_34/O
                         net (fo=2, routed)           0.528    16.458    hash/sha256_comp/a[19]_i_34_n_0
    SLICE_X46Y87         LUT4 (Prop_lut4_I3_O)        0.124    16.582 r  hash/sha256_comp/a[19]_i_38/O
                         net (fo=1, routed)           0.000    16.582    hash/sha256_comp/a[19]_i_38_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.962 r  hash/sha256_comp/a_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.962    hash/sha256_comp/a_reg[19]_i_31_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.079 r  hash/sha256_comp/a_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.079    hash/sha256_comp/a_reg[23]_i_31_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.402 r  hash/sha256_comp/a_reg[27]_i_31/O[1]
                         net (fo=2, routed)           0.692    18.094    hash/sha256_comp/a_reg[27]_i_31_n_6
    SLICE_X48Y86         LUT5 (Prop_lut5_I0_O)        0.306    18.400 r  hash/sha256_comp/a[23]_i_21/O
                         net (fo=2, routed)           0.600    19.000    hash/sha256_comp/a[23]_i_21_n_0
    SLICE_X48Y91         LUT6 (Prop_lut6_I0_O)        0.124    19.124 r  hash/sha256_comp/a[23]_i_25/O
                         net (fo=1, routed)           0.000    19.124    hash/sha256_comp/a[23]_i_25_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.522 r  hash/sha256_comp/a_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.522    hash/sha256_comp/a_reg[23]_i_15_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.856 r  hash/sha256_comp/a_reg[27]_i_15/O[1]
                         net (fo=3, routed)           0.953    20.810    hash/sha256_comp/p_1_in[21]
    SLICE_X58Y93         LUT5 (Prop_lut5_I4_O)        0.303    21.113 r  hash/sha256_comp/a[23]_i_4/O
                         net (fo=2, routed)           0.453    21.565    hash/sha256_comp/a[23]_i_4_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I0_O)        0.124    21.689 r  hash/sha256_comp/a[23]_i_8/O
                         net (fo=1, routed)           0.000    21.689    hash/sha256_comp/a[23]_i_8_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.087 r  hash/sha256_comp/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.087    hash/sha256_comp/a_reg[23]_i_2_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.201 r  hash/sha256_comp/a_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.201    hash/sha256_comp/a_reg[27]_i_2_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.423 r  hash/sha256_comp/a_reg[31]_i_4/O[0]
                         net (fo=1, routed)           0.296    22.719    hash/sha256_comp/in14[28]
    SLICE_X59Y96         LUT4 (Prop_lut4_I2_O)        0.299    23.018 r  hash/sha256_comp/a[28]_i_1/O
                         net (fo=1, routed)           0.000    23.018    hash/sha256_comp/a[28]_i_1_n_0
    SLICE_X59Y96         FDSE                                         r  hash/sha256_comp/a_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clkin (IN)
                         net (fo=0)                   0.000    20.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        1.508    24.849    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X59Y96         FDSE                                         r  hash/sha256_comp/a_reg[28]/C
                         clock pessimism              0.258    25.107    
                         clock uncertainty           -0.035    25.072    
    SLICE_X59Y96         FDSE (Setup_fdse_C_D)        0.031    25.103    hash/sha256_comp/a_reg[28]
  -------------------------------------------------------------------
                         required time                         25.103    
                         arrival time                         -23.018    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.163ns  (required time - arrival time)
  Source:                 hash/sha256_comp/current_iteration_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            hash/sha256_comp/a_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.798ns  (logic 6.278ns (35.274%)  route 11.520ns (64.726%))
  Logic Levels:           21  (CARRY4=7 LUT3=1 LUT4=2 LUT5=5 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 24.850 - 20.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        1.620     5.141    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X58Y63         FDCE                                         r  hash/sha256_comp/current_iteration_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  hash/sha256_comp/current_iteration_reg[1]_rep/Q
                         net (fo=125, routed)         2.342     7.939    hash/sha256_comp/current_iteration_reg[1]_rep_n_0
    SLICE_X33Y76         LUT6 (Prop_lut6_I2_O)        0.124     8.063 r  hash/sha256_comp/W[0][27]_i_404/O
                         net (fo=1, routed)           0.000     8.063    hash/sha256_comp/W[0][27]_i_404_n_0
    SLICE_X33Y76         MUXF7 (Prop_muxf7_I0_O)      0.212     8.275 r  hash/sha256_comp/W_reg[0][27]_i_235/O
                         net (fo=2, routed)           1.011     9.286    hash/sha256_comp/W_reg[0][27]_i_235_n_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.299     9.585 r  hash/sha256_comp/W[0][27]_i_106/O
                         net (fo=1, routed)           0.000     9.585    hash/sha256_comp/W[0][27]_i_106_n_0
    SLICE_X37Y74         MUXF7 (Prop_muxf7_I0_O)      0.238     9.823 r  hash/sha256_comp/W_reg[0][27]_i_46/O
                         net (fo=6, routed)           1.274    11.097    hash/sha256_comp/ROTATE_RIGHT1[2]
    SLICE_X45Y70         LUT5 (Prop_lut5_I4_O)        0.326    11.423 r  hash/sha256_comp/W[0][7]_i_11/O
                         net (fo=2, routed)           0.591    12.013    hash/sha256_comp/W[0][7]_i_11_n_0
    SLICE_X46Y70         LUT5 (Prop_lut5_I3_O)        0.332    12.345 r  hash/sha256_comp/W[0][7]_i_3/O
                         net (fo=2, routed)           0.773    13.118    hash/sha256_comp/W[0][7]_i_3_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.503 r  hash/sha256_comp/W_reg[0][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.503    hash/sha256_comp/W_reg[0][7]_i_2_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.837 r  hash/sha256_comp/W_reg[0][11]_i_2/O[1]
                         net (fo=1, routed)           0.571    14.408    hash/sha256_comp/schedule0[9]
    SLICE_X47Y71         LUT5 (Prop_lut5_I2_O)        0.303    14.711 r  hash/sha256_comp/W[0][9]_i_1/O
                         net (fo=66, routed)          1.095    15.806    hash/sha256_comp/W[9]
    SLICE_X47Y87         LUT3 (Prop_lut3_I1_O)        0.124    15.930 r  hash/sha256_comp/a[19]_i_34/O
                         net (fo=2, routed)           0.528    16.458    hash/sha256_comp/a[19]_i_34_n_0
    SLICE_X46Y87         LUT4 (Prop_lut4_I3_O)        0.124    16.582 r  hash/sha256_comp/a[19]_i_38/O
                         net (fo=1, routed)           0.000    16.582    hash/sha256_comp/a[19]_i_38_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.962 r  hash/sha256_comp/a_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.962    hash/sha256_comp/a_reg[19]_i_31_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.277 r  hash/sha256_comp/a_reg[23]_i_31/O[3]
                         net (fo=2, routed)           0.604    17.881    hash/sha256_comp/a_reg[23]_i_31_n_4
    SLICE_X49Y91         LUT5 (Prop_lut5_I0_O)        0.307    18.188 r  hash/sha256_comp/a[23]_i_23/O
                         net (fo=2, routed)           0.657    18.844    hash/sha256_comp/a[23]_i_23_n_0
    SLICE_X48Y91         LUT6 (Prop_lut6_I0_O)        0.124    18.968 r  hash/sha256_comp/a[23]_i_27/O
                         net (fo=1, routed)           0.000    18.968    hash/sha256_comp/a[23]_i_27_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    19.515 r  hash/sha256_comp/a_reg[23]_i_15/O[2]
                         net (fo=3, routed)           0.897    20.412    hash/sha256_comp/p_1_in[18]
    SLICE_X58Y92         LUT5 (Prop_lut5_I4_O)        0.302    20.714 r  hash/sha256_comp/a[19]_i_3/O
                         net (fo=2, routed)           0.587    21.302    hash/sha256_comp/a[19]_i_3_n_0
    SLICE_X59Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.426 r  hash/sha256_comp/a[19]_i_7/O
                         net (fo=1, routed)           0.000    21.426    hash/sha256_comp/a[19]_i_7_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.827 r  hash/sha256_comp/a_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.827    hash/sha256_comp/a_reg[19]_i_2_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.049 r  hash/sha256_comp/a_reg[23]_i_2/O[0]
                         net (fo=1, routed)           0.591    22.640    hash/sha256_comp/in14[20]
    SLICE_X65Y93         LUT4 (Prop_lut4_I2_O)        0.299    22.939 r  hash/sha256_comp/a[20]_i_1/O
                         net (fo=1, routed)           0.000    22.939    hash/sha256_comp/a[20]_i_1_n_0
    SLICE_X65Y93         FDSE                                         r  hash/sha256_comp/a_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clkin (IN)
                         net (fo=0)                   0.000    20.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        1.509    24.850    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X65Y93         FDSE                                         r  hash/sha256_comp/a_reg[20]/C
                         clock pessimism              0.258    25.108    
                         clock uncertainty           -0.035    25.073    
    SLICE_X65Y93         FDSE (Setup_fdse_C_D)        0.029    25.102    hash/sha256_comp/a_reg[20]
  -------------------------------------------------------------------
                         required time                         25.102    
                         arrival time                         -22.939    
  -------------------------------------------------------------------
                         slack                                  2.163    

Slack (MET) :             2.222ns  (required time - arrival time)
  Source:                 hash/sha256_comp/current_iteration_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            hash/sha256_comp/a_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.740ns  (logic 6.376ns (35.941%)  route 11.364ns (64.059%))
  Logic Levels:           21  (CARRY4=7 LUT3=1 LUT4=2 LUT5=5 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 24.850 - 20.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        1.620     5.141    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X58Y63         FDCE                                         r  hash/sha256_comp/current_iteration_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  hash/sha256_comp/current_iteration_reg[1]_rep/Q
                         net (fo=125, routed)         2.342     7.939    hash/sha256_comp/current_iteration_reg[1]_rep_n_0
    SLICE_X33Y76         LUT6 (Prop_lut6_I2_O)        0.124     8.063 r  hash/sha256_comp/W[0][27]_i_404/O
                         net (fo=1, routed)           0.000     8.063    hash/sha256_comp/W[0][27]_i_404_n_0
    SLICE_X33Y76         MUXF7 (Prop_muxf7_I0_O)      0.212     8.275 r  hash/sha256_comp/W_reg[0][27]_i_235/O
                         net (fo=2, routed)           1.011     9.286    hash/sha256_comp/W_reg[0][27]_i_235_n_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.299     9.585 r  hash/sha256_comp/W[0][27]_i_106/O
                         net (fo=1, routed)           0.000     9.585    hash/sha256_comp/W[0][27]_i_106_n_0
    SLICE_X37Y74         MUXF7 (Prop_muxf7_I0_O)      0.238     9.823 r  hash/sha256_comp/W_reg[0][27]_i_46/O
                         net (fo=6, routed)           1.274    11.097    hash/sha256_comp/ROTATE_RIGHT1[2]
    SLICE_X45Y70         LUT5 (Prop_lut5_I4_O)        0.326    11.423 r  hash/sha256_comp/W[0][7]_i_11/O
                         net (fo=2, routed)           0.591    12.013    hash/sha256_comp/W[0][7]_i_11_n_0
    SLICE_X46Y70         LUT5 (Prop_lut5_I3_O)        0.332    12.345 r  hash/sha256_comp/W[0][7]_i_3/O
                         net (fo=2, routed)           0.773    13.118    hash/sha256_comp/W[0][7]_i_3_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.503 r  hash/sha256_comp/W_reg[0][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.503    hash/sha256_comp/W_reg[0][7]_i_2_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.837 r  hash/sha256_comp/W_reg[0][11]_i_2/O[1]
                         net (fo=1, routed)           0.571    14.408    hash/sha256_comp/schedule0[9]
    SLICE_X47Y71         LUT5 (Prop_lut5_I2_O)        0.303    14.711 r  hash/sha256_comp/W[0][9]_i_1/O
                         net (fo=66, routed)          1.095    15.806    hash/sha256_comp/W[9]
    SLICE_X47Y87         LUT3 (Prop_lut3_I1_O)        0.124    15.930 r  hash/sha256_comp/a[19]_i_34/O
                         net (fo=2, routed)           0.528    16.458    hash/sha256_comp/a[19]_i_34_n_0
    SLICE_X46Y87         LUT4 (Prop_lut4_I3_O)        0.124    16.582 r  hash/sha256_comp/a[19]_i_38/O
                         net (fo=1, routed)           0.000    16.582    hash/sha256_comp/a[19]_i_38_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.962 r  hash/sha256_comp/a_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.962    hash/sha256_comp/a_reg[19]_i_31_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.277 r  hash/sha256_comp/a_reg[23]_i_31/O[3]
                         net (fo=2, routed)           0.604    17.881    hash/sha256_comp/a_reg[23]_i_31_n_4
    SLICE_X49Y91         LUT5 (Prop_lut5_I0_O)        0.307    18.188 r  hash/sha256_comp/a[23]_i_23/O
                         net (fo=2, routed)           0.657    18.844    hash/sha256_comp/a[23]_i_23_n_0
    SLICE_X48Y91         LUT6 (Prop_lut6_I0_O)        0.124    18.968 r  hash/sha256_comp/a[23]_i_27/O
                         net (fo=1, routed)           0.000    18.968    hash/sha256_comp/a[23]_i_27_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    19.515 r  hash/sha256_comp/a_reg[23]_i_15/O[2]
                         net (fo=3, routed)           0.897    20.412    hash/sha256_comp/p_1_in[18]
    SLICE_X58Y92         LUT5 (Prop_lut5_I4_O)        0.302    20.714 r  hash/sha256_comp/a[19]_i_3/O
                         net (fo=2, routed)           0.587    21.302    hash/sha256_comp/a[19]_i_3_n_0
    SLICE_X59Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.426 r  hash/sha256_comp/a[19]_i_7/O
                         net (fo=1, routed)           0.000    21.426    hash/sha256_comp/a[19]_i_7_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.827 r  hash/sha256_comp/a_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.827    hash/sha256_comp/a_reg[19]_i_2_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.140 r  hash/sha256_comp/a_reg[23]_i_2/O[3]
                         net (fo=1, routed)           0.436    22.575    hash/sha256_comp/in14[23]
    SLICE_X65Y93         LUT4 (Prop_lut4_I2_O)        0.306    22.881 r  hash/sha256_comp/a[23]_i_1/O
                         net (fo=1, routed)           0.000    22.881    hash/sha256_comp/a[23]_i_1_n_0
    SLICE_X65Y93         FDSE                                         r  hash/sha256_comp/a_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clkin (IN)
                         net (fo=0)                   0.000    20.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        1.509    24.850    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X65Y93         FDSE                                         r  hash/sha256_comp/a_reg[23]/C
                         clock pessimism              0.258    25.108    
                         clock uncertainty           -0.035    25.073    
    SLICE_X65Y93         FDSE (Setup_fdse_C_D)        0.031    25.104    hash/sha256_comp/a_reg[23]
  -------------------------------------------------------------------
                         required time                         25.104    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                  2.222    

Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 hash/sha256_comp/current_iteration_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            hash/sha256_comp/a_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.787ns  (logic 6.605ns (37.134%)  route 11.182ns (62.866%))
  Logic Levels:           23  (CARRY4=9 LUT3=1 LUT4=2 LUT5=5 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 24.849 - 20.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        1.620     5.141    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X58Y63         FDCE                                         r  hash/sha256_comp/current_iteration_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  hash/sha256_comp/current_iteration_reg[1]_rep/Q
                         net (fo=125, routed)         2.342     7.939    hash/sha256_comp/current_iteration_reg[1]_rep_n_0
    SLICE_X33Y76         LUT6 (Prop_lut6_I2_O)        0.124     8.063 r  hash/sha256_comp/W[0][27]_i_404/O
                         net (fo=1, routed)           0.000     8.063    hash/sha256_comp/W[0][27]_i_404_n_0
    SLICE_X33Y76         MUXF7 (Prop_muxf7_I0_O)      0.212     8.275 r  hash/sha256_comp/W_reg[0][27]_i_235/O
                         net (fo=2, routed)           1.011     9.286    hash/sha256_comp/W_reg[0][27]_i_235_n_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I1_O)        0.299     9.585 r  hash/sha256_comp/W[0][27]_i_106/O
                         net (fo=1, routed)           0.000     9.585    hash/sha256_comp/W[0][27]_i_106_n_0
    SLICE_X37Y74         MUXF7 (Prop_muxf7_I0_O)      0.238     9.823 r  hash/sha256_comp/W_reg[0][27]_i_46/O
                         net (fo=6, routed)           1.274    11.097    hash/sha256_comp/ROTATE_RIGHT1[2]
    SLICE_X45Y70         LUT5 (Prop_lut5_I4_O)        0.326    11.423 r  hash/sha256_comp/W[0][7]_i_11/O
                         net (fo=2, routed)           0.591    12.013    hash/sha256_comp/W[0][7]_i_11_n_0
    SLICE_X46Y70         LUT5 (Prop_lut5_I3_O)        0.332    12.345 r  hash/sha256_comp/W[0][7]_i_3/O
                         net (fo=2, routed)           0.773    13.118    hash/sha256_comp/W[0][7]_i_3_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.503 r  hash/sha256_comp/W_reg[0][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.503    hash/sha256_comp/W_reg[0][7]_i_2_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.837 r  hash/sha256_comp/W_reg[0][11]_i_2/O[1]
                         net (fo=1, routed)           0.571    14.408    hash/sha256_comp/schedule0[9]
    SLICE_X47Y71         LUT5 (Prop_lut5_I2_O)        0.303    14.711 r  hash/sha256_comp/W[0][9]_i_1/O
                         net (fo=66, routed)          1.095    15.806    hash/sha256_comp/W[9]
    SLICE_X47Y87         LUT3 (Prop_lut3_I1_O)        0.124    15.930 r  hash/sha256_comp/a[19]_i_34/O
                         net (fo=2, routed)           0.528    16.458    hash/sha256_comp/a[19]_i_34_n_0
    SLICE_X46Y87         LUT4 (Prop_lut4_I3_O)        0.124    16.582 r  hash/sha256_comp/a[19]_i_38/O
                         net (fo=1, routed)           0.000    16.582    hash/sha256_comp/a[19]_i_38_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.962 r  hash/sha256_comp/a_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.962    hash/sha256_comp/a_reg[19]_i_31_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.079 r  hash/sha256_comp/a_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.079    hash/sha256_comp/a_reg[23]_i_31_n_0
    SLICE_X46Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.402 r  hash/sha256_comp/a_reg[27]_i_31/O[1]
                         net (fo=2, routed)           0.692    18.094    hash/sha256_comp/a_reg[27]_i_31_n_6
    SLICE_X48Y86         LUT5 (Prop_lut5_I0_O)        0.306    18.400 r  hash/sha256_comp/a[23]_i_21/O
                         net (fo=2, routed)           0.600    19.000    hash/sha256_comp/a[23]_i_21_n_0
    SLICE_X48Y91         LUT6 (Prop_lut6_I0_O)        0.124    19.124 r  hash/sha256_comp/a[23]_i_25/O
                         net (fo=1, routed)           0.000    19.124    hash/sha256_comp/a[23]_i_25_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.522 r  hash/sha256_comp/a_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.522    hash/sha256_comp/a_reg[23]_i_15_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.856 r  hash/sha256_comp/a_reg[27]_i_15/O[1]
                         net (fo=3, routed)           0.953    20.810    hash/sha256_comp/p_1_in[21]
    SLICE_X58Y93         LUT5 (Prop_lut5_I4_O)        0.303    21.113 r  hash/sha256_comp/a[23]_i_4/O
                         net (fo=2, routed)           0.453    21.565    hash/sha256_comp/a[23]_i_4_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I0_O)        0.124    21.689 r  hash/sha256_comp/a[23]_i_8/O
                         net (fo=1, routed)           0.000    21.689    hash/sha256_comp/a[23]_i_8_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.087 r  hash/sha256_comp/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.087    hash/sha256_comp/a_reg[23]_i_2_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.326 r  hash/sha256_comp/a_reg[27]_i_2/O[2]
                         net (fo=1, routed)           0.300    22.626    hash/sha256_comp/in14[26]
    SLICE_X60Y94         LUT4 (Prop_lut4_I2_O)        0.302    22.928 r  hash/sha256_comp/a[26]_i_1/O
                         net (fo=1, routed)           0.000    22.928    hash/sha256_comp/a[26]_i_1_n_0
    SLICE_X60Y94         FDSE                                         r  hash/sha256_comp/a_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clkin (IN)
                         net (fo=0)                   0.000    20.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        1.508    24.849    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X60Y94         FDSE                                         r  hash/sha256_comp/a_reg[26]/C
                         clock pessimism              0.258    25.107    
                         clock uncertainty           -0.035    25.072    
    SLICE_X60Y94         FDSE (Setup_fdse_C_D)        0.081    25.153    hash/sha256_comp/a_reg[26]
  -------------------------------------------------------------------
                         required time                         25.153    
                         arrival time                         -22.928    
  -------------------------------------------------------------------
                         slack                                  2.225    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 hash/sha256_comp/b_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            hash/sha256_comp/c_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.613%)  route 0.077ns (29.387%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        0.592     1.475    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X65Y90         FDSE                                         r  hash/sha256_comp/b_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDSE (Prop_fdse_C_Q)         0.141     1.616 r  hash/sha256_comp/b_reg[8]/Q
                         net (fo=5, routed)           0.077     1.694    hash/sha256_comp/b_reg_n_0_[8]
    SLICE_X64Y90         LUT4 (Prop_lut4_I2_O)        0.045     1.739 r  hash/sha256_comp/c[8]_i_1/O
                         net (fo=1, routed)           0.000     1.739    hash/sha256_comp/c[8]_i_1_n_0
    SLICE_X64Y90         FDSE                                         r  hash/sha256_comp/c_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        0.862     1.990    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X64Y90         FDSE                                         r  hash/sha256_comp/c_reg[8]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X64Y90         FDSE (Hold_fdse_C_D)         0.121     1.609    hash/sha256_comp/c_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Std_Counter/zero/Q3_FF/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            Std_Counter/one/Q0_FF/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        0.592     1.475    Std_Counter/zero/clkin_IBUF_BUFG
    SLICE_X65Y58         FDRE                                         r  Std_Counter/zero/Q3_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  Std_Counter/zero/Q3_FF/Q
                         net (fo=3, routed)           0.098     1.714    Std_Counter/zero/Q3_FF_n_0
    SLICE_X64Y58         LUT6 (Prop_lut6_I4_O)        0.045     1.759 r  Std_Counter/zero/Q0_FF_i_1__2/O
                         net (fo=1, routed)           0.000     1.759    Std_Counter/one/Q0_FF_1[0]
    SLICE_X64Y58         FDRE                                         r  Std_Counter/one/Q0_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        0.862     1.990    Std_Counter/one/clkin_IBUF_BUFG
    SLICE_X64Y58         FDRE                                         r  Std_Counter/one/Q0_FF/C
                         clock pessimism             -0.502     1.488    
    SLICE_X64Y58         FDRE (Hold_fdre_C_D)         0.120     1.608    Std_Counter/one/Q0_FF
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 hash/sha256_comp/h5_reg[14]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            hash/sha256_comp/f_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        0.560     1.443    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X39Y91         FDPE                                         r  hash/sha256_comp/h5_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDPE (Prop_fdpe_C_Q)         0.141     1.584 r  hash/sha256_comp/h5_reg[14]/Q
                         net (fo=3, routed)           0.099     1.684    hash/sha256_comp/decode_data[94]
    SLICE_X38Y91         LUT4 (Prop_lut4_I0_O)        0.045     1.729 r  hash/sha256_comp/f[14]_i_1/O
                         net (fo=1, routed)           0.000     1.729    hash/sha256_comp/f[14]_i_1_n_0
    SLICE_X38Y91         FDSE                                         r  hash/sha256_comp/f_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        0.828     1.956    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X38Y91         FDSE                                         r  hash/sha256_comp/f_reg[14]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X38Y91         FDSE (Hold_fdse_C_D)         0.120     1.576    hash/sha256_comp/f_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 hash/sha256_comp/c_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            hash/sha256_comp/d_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.040%)  route 0.134ns (41.960%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        0.564     1.447    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X57Y89         FDSE                                         r  hash/sha256_comp/c_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDSE (Prop_fdse_C_Q)         0.141     1.588 r  hash/sha256_comp/c_reg[7]/Q
                         net (fo=5, routed)           0.134     1.723    hash/sha256_comp/c_reg_n_0_[7]
    SLICE_X54Y89         LUT4 (Prop_lut4_I2_O)        0.045     1.768 r  hash/sha256_comp/d[7]_i_1/O
                         net (fo=1, routed)           0.000     1.768    hash/sha256_comp/d[7]_i_1_n_0
    SLICE_X54Y89         FDSE                                         r  hash/sha256_comp/d_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        0.832     1.960    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X54Y89         FDSE                                         r  hash/sha256_comp/d_reg[7]/C
                         clock pessimism             -0.478     1.482    
    SLICE_X54Y89         FDSE (Hold_fdse_C_D)         0.121     1.603    hash/sha256_comp/d_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 hash/sha256_comp/c_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            hash/sha256_comp/d_reg[27]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.462%)  route 0.138ns (42.538%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        0.566     1.449    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X57Y96         FDSE                                         r  hash/sha256_comp/c_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDSE (Prop_fdse_C_Q)         0.141     1.590 r  hash/sha256_comp/c_reg[27]/Q
                         net (fo=5, routed)           0.138     1.728    hash/sha256_comp/c_reg_n_0_[27]
    SLICE_X54Y95         LUT4 (Prop_lut4_I2_O)        0.045     1.773 r  hash/sha256_comp/d[27]_i_1/O
                         net (fo=1, routed)           0.000     1.773    hash/sha256_comp/d[27]_i_1_n_0
    SLICE_X54Y95         FDSE                                         r  hash/sha256_comp/d_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        0.834     1.962    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X54Y95         FDSE                                         r  hash/sha256_comp/d_reg[27]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X54Y95         FDSE (Hold_fdse_C_D)         0.121     1.605    hash/sha256_comp/d_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 hash/sha256_comp/h5_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            hash/sha256_comp/f_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.012%)  route 0.140ns (42.988%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        0.562     1.445    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X44Y95         FDCE                                         r  hash/sha256_comp/h5_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y95         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  hash/sha256_comp/h5_reg[17]/Q
                         net (fo=3, routed)           0.140     1.726    hash/sha256_comp/decode_data[97]
    SLICE_X42Y94         LUT4 (Prop_lut4_I0_O)        0.045     1.771 r  hash/sha256_comp/f[17]_i_1/O
                         net (fo=1, routed)           0.000     1.771    hash/sha256_comp/f[17]_i_1_n_0
    SLICE_X42Y94         FDSE                                         r  hash/sha256_comp/f_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        0.831     1.958    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X42Y94         FDSE                                         r  hash/sha256_comp/f_reg[17]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X42Y94         FDSE (Hold_fdse_C_D)         0.120     1.600    hash/sha256_comp/f_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 hash/sha256_comp/c_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            hash/sha256_comp/d_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.991%)  route 0.152ns (45.009%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        0.566     1.449    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X57Y96         FDSE                                         r  hash/sha256_comp/c_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y96         FDSE (Prop_fdse_C_Q)         0.141     1.590 r  hash/sha256_comp/c_reg[29]/Q
                         net (fo=5, routed)           0.152     1.742    hash/sha256_comp/c_reg_n_0_[29]
    SLICE_X54Y96         LUT4 (Prop_lut4_I2_O)        0.045     1.787 r  hash/sha256_comp/d[29]_i_1/O
                         net (fo=1, routed)           0.000     1.787    hash/sha256_comp/d[29]_i_1_n_0
    SLICE_X54Y96         FDSE                                         r  hash/sha256_comp/d_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        0.834     1.962    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X54Y96         FDSE                                         r  hash/sha256_comp/d_reg[29]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X54Y96         FDSE (Hold_fdse_C_D)         0.120     1.604    hash/sha256_comp/d_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 hash/sha256_comp/c_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            hash/sha256_comp/d_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.724%)  route 0.154ns (45.276%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        0.566     1.449    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X57Y94         FDSE                                         r  hash/sha256_comp/c_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDSE (Prop_fdse_C_Q)         0.141     1.590 r  hash/sha256_comp/c_reg[23]/Q
                         net (fo=5, routed)           0.154     1.744    hash/sha256_comp/c_reg_n_0_[23]
    SLICE_X54Y95         LUT4 (Prop_lut4_I2_O)        0.045     1.789 r  hash/sha256_comp/d[23]_i_1/O
                         net (fo=1, routed)           0.000     1.789    hash/sha256_comp/d[23]_i_1_n_0
    SLICE_X54Y95         FDSE                                         r  hash/sha256_comp/d_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        0.834     1.962    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X54Y95         FDSE                                         r  hash/sha256_comp/d_reg[23]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X54Y95         FDSE (Hold_fdse_C_D)         0.120     1.604    hash/sha256_comp/d_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 hash/sha256_comp/h5_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            hash/sha256_comp/f_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.344%)  route 0.144ns (43.656%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        0.560     1.443    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X40Y91         FDPE                                         r  hash/sha256_comp/h5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDPE (Prop_fdpe_C_Q)         0.141     1.584 r  hash/sha256_comp/h5_reg[2]/Q
                         net (fo=3, routed)           0.144     1.728    hash/sha256_comp/decode_data[82]
    SLICE_X42Y90         LUT4 (Prop_lut4_I0_O)        0.045     1.773 r  hash/sha256_comp/f[2]_i_1/O
                         net (fo=1, routed)           0.000     1.773    hash/sha256_comp/f[2]_i_1_n_0
    SLICE_X42Y90         FDSE                                         r  hash/sha256_comp/f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        0.830     1.957    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X42Y90         FDSE                                         r  hash/sha256_comp/f_reg[2]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X42Y90         FDSE (Hold_fdse_C_D)         0.120     1.579    hash/sha256_comp/f_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 hash/sha256_comp/g_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            hash/sha256_comp/h_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.879%)  route 0.141ns (43.121%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        0.561     1.444    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X40Y94         FDSE                                         r  hash/sha256_comp/g_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDSE (Prop_fdse_C_Q)         0.141     1.585 r  hash/sha256_comp/g_reg[28]/Q
                         net (fo=5, routed)           0.141     1.726    hash/sha256_comp/g_reg_n_0_[28]
    SLICE_X39Y94         LUT4 (Prop_lut4_I2_O)        0.045     1.771 r  hash/sha256_comp/h[28]_i_1/O
                         net (fo=1, routed)           0.000     1.771    hash/sha256_comp/h[28]_i_1_n_0
    SLICE_X39Y94         FDSE                                         r  hash/sha256_comp/h_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        0.829     1.957    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X39Y94         FDSE                                         r  hash/sha256_comp/h_reg[28]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X39Y94         FDSE (Hold_fdse_C_D)         0.092     1.571    hash/sha256_comp/h_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         20.000
Sources:            { clkin }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clkin_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X35Y80   hash/sha256_comp/W_reg[1][9]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y64   hash/sha256_comp/W_reg[20][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X58Y60   hash/sha256_comp/W_reg[20][10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X30Y70   hash/sha256_comp/W_reg[20][11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X30Y70   hash/sha256_comp/W_reg[20][12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X55Y74   hash/sha256_comp/W_reg[20][13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X52Y60   hash/sha256_comp/W_reg[20][14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y70   hash/sha256_comp/W_reg[20][15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X29Y86   hash/sha256_comp/W_reg[20][16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X34Y83   hash/sha256_comp/W_reg[42][30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X30Y60   hash/sha256_comp/W_reg[42][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X33Y60   hash/sha256_comp/W_reg[7][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X52Y76   hash/sha256_comp/W_reg[32][17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X46Y70   hash/sha256_comp/W_reg[55][13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X28Y81   hash/sha256_comp/W_reg[8][22]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         15.000      14.500     SLICE_X62Y89   hash/sha256_comp/a_reg[4]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         15.000      14.500     SLICE_X62Y89   hash/sha256_comp/a_reg[5]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         15.000      14.500     SLICE_X62Y89   hash/sha256_comp/a_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X44Y79   hash/sha256_comp/W_reg[21][20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y60   hash/sha256_comp/W_reg[20][14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y83   hash/sha256_comp/W_reg[20][23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y63   hash/sha256_comp/W_reg[31][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y83   hash/sha256_comp/W_reg[31][22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y86   hash/sha256_comp/W_reg[31][26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y64   hash/sha256_comp/W_reg[31][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y83   hash/sha256_comp/W_reg[31][30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y64   hash/sha256_comp/W_reg[31][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y63   hash/sha256_comp/W_reg[31][4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y83   hash/sha256_comp/W_reg[42][30]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        9.776ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.901ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.776ns  (required time - arrival time)
  Source:                 ED_0/FF_Q2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            hash/sha256_comp/current_iteration_reg[0]_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.666ns  (logic 0.828ns (8.566%)  route 8.838ns (91.434%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 24.771 - 20.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        1.625     5.146    ED_0/clkin_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  ED_0/FF_Q2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  ED_0/FF_Q2/Q
                         net (fo=1, routed)           0.658     6.260    ED_0/p_0_in[2]
    SLICE_X62Y58         LUT4 (Prop_lut4_I1_O)        0.124     6.384 f  ED_0/reset_inferred_i_4/O
                         net (fo=1, routed)           0.579     6.962    ED_0/reset_inferred_i_4_n_0
    SLICE_X62Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.086 f  ED_0/reset_inferred_i_3/O
                         net (fo=1, routed)           0.162     7.248    ED_0/reset_inferred_i_3_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.372 f  ED_0/reset_inferred_i_1/O
                         net (fo=386, routed)         7.440    14.812    hash/sha256_comp/out
    SLICE_X39Y64         FDCE                                         f  hash/sha256_comp/current_iteration_reg[0]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clkin (IN)
                         net (fo=0)                   0.000    20.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        1.430    24.771    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X39Y64         FDCE                                         r  hash/sha256_comp/current_iteration_reg[0]_replica/C
                         clock pessimism              0.258    25.029    
                         clock uncertainty           -0.035    24.994    
    SLICE_X39Y64         FDCE (Recov_fdce_C_CLR)     -0.405    24.589    hash/sha256_comp/current_iteration_reg[0]_replica
  -------------------------------------------------------------------
                         required time                         24.589    
                         arrival time                         -14.812    
  -------------------------------------------------------------------
                         slack                                  9.776    

Slack (MET) :             10.111ns  (required time - arrival time)
  Source:                 ED_0/FF_Q2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            hash/sha256_comp/current_iteration_reg[0]_replica_5/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.329ns  (logic 0.828ns (8.876%)  route 8.501ns (91.124%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 24.768 - 20.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        1.625     5.146    ED_0/clkin_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  ED_0/FF_Q2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  ED_0/FF_Q2/Q
                         net (fo=1, routed)           0.658     6.260    ED_0/p_0_in[2]
    SLICE_X62Y58         LUT4 (Prop_lut4_I1_O)        0.124     6.384 f  ED_0/reset_inferred_i_4/O
                         net (fo=1, routed)           0.579     6.962    ED_0/reset_inferred_i_4_n_0
    SLICE_X62Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.086 f  ED_0/reset_inferred_i_3/O
                         net (fo=1, routed)           0.162     7.248    ED_0/reset_inferred_i_3_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.372 f  ED_0/reset_inferred_i_1/O
                         net (fo=386, routed)         7.103    14.475    hash/sha256_comp/out
    SLICE_X45Y70         FDCE                                         f  hash/sha256_comp/current_iteration_reg[0]_replica_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clkin (IN)
                         net (fo=0)                   0.000    20.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        1.427    24.768    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X45Y70         FDCE                                         r  hash/sha256_comp/current_iteration_reg[0]_replica_5/C
                         clock pessimism              0.258    25.026    
                         clock uncertainty           -0.035    24.991    
    SLICE_X45Y70         FDCE (Recov_fdce_C_CLR)     -0.405    24.586    hash/sha256_comp/current_iteration_reg[0]_replica_5
  -------------------------------------------------------------------
                         required time                         24.586    
                         arrival time                         -14.475    
  -------------------------------------------------------------------
                         slack                                 10.111    

Slack (MET) :             10.174ns  (required time - arrival time)
  Source:                 ED_0/FF_Q2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            hash/sha256_comp/current_iteration_reg[0]_replica_4/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.262ns  (logic 0.828ns (8.940%)  route 8.434ns (91.060%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 24.765 - 20.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        1.625     5.146    ED_0/clkin_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  ED_0/FF_Q2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  ED_0/FF_Q2/Q
                         net (fo=1, routed)           0.658     6.260    ED_0/p_0_in[2]
    SLICE_X62Y58         LUT4 (Prop_lut4_I1_O)        0.124     6.384 f  ED_0/reset_inferred_i_4/O
                         net (fo=1, routed)           0.579     6.962    ED_0/reset_inferred_i_4_n_0
    SLICE_X62Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.086 f  ED_0/reset_inferred_i_3/O
                         net (fo=1, routed)           0.162     7.248    ED_0/reset_inferred_i_3_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.372 f  ED_0/reset_inferred_i_1/O
                         net (fo=386, routed)         7.036    14.408    hash/sha256_comp/out
    SLICE_X39Y69         FDCE                                         f  hash/sha256_comp/current_iteration_reg[0]_replica_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clkin (IN)
                         net (fo=0)                   0.000    20.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        1.424    24.765    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X39Y69         FDCE                                         r  hash/sha256_comp/current_iteration_reg[0]_replica_4/C
                         clock pessimism              0.258    25.023    
                         clock uncertainty           -0.035    24.988    
    SLICE_X39Y69         FDCE (Recov_fdce_C_CLR)     -0.405    24.583    hash/sha256_comp/current_iteration_reg[0]_replica_4
  -------------------------------------------------------------------
                         required time                         24.583    
                         arrival time                         -14.408    
  -------------------------------------------------------------------
                         slack                                 10.174    

Slack (MET) :             10.508ns  (required time - arrival time)
  Source:                 ED_0/FF_Q2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            hash/sha256_comp/current_iteration_reg[0]_replica_3/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.931ns  (logic 0.828ns (9.271%)  route 8.103ns (90.729%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 24.767 - 20.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        1.625     5.146    ED_0/clkin_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  ED_0/FF_Q2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  ED_0/FF_Q2/Q
                         net (fo=1, routed)           0.658     6.260    ED_0/p_0_in[2]
    SLICE_X62Y58         LUT4 (Prop_lut4_I1_O)        0.124     6.384 f  ED_0/reset_inferred_i_4/O
                         net (fo=1, routed)           0.579     6.962    ED_0/reset_inferred_i_4_n_0
    SLICE_X62Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.086 f  ED_0/reset_inferred_i_3/O
                         net (fo=1, routed)           0.162     7.248    ED_0/reset_inferred_i_3_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.372 f  ED_0/reset_inferred_i_1/O
                         net (fo=386, routed)         6.705    14.077    hash/sha256_comp/out
    SLICE_X47Y78         FDCE                                         f  hash/sha256_comp/current_iteration_reg[0]_replica_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clkin (IN)
                         net (fo=0)                   0.000    20.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        1.426    24.767    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X47Y78         FDCE                                         r  hash/sha256_comp/current_iteration_reg[0]_replica_3/C
                         clock pessimism              0.258    25.025    
                         clock uncertainty           -0.035    24.990    
    SLICE_X47Y78         FDCE (Recov_fdce_C_CLR)     -0.405    24.585    hash/sha256_comp/current_iteration_reg[0]_replica_3
  -------------------------------------------------------------------
                         required time                         24.585    
                         arrival time                         -14.077    
  -------------------------------------------------------------------
                         slack                                 10.508    

Slack (MET) :             10.645ns  (required time - arrival time)
  Source:                 ED_0/FF_Q2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            hash/sha256_comp/current_iteration_reg[0]_replica_2/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.788ns  (logic 0.828ns (9.422%)  route 7.960ns (90.578%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 24.761 - 20.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        1.625     5.146    ED_0/clkin_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  ED_0/FF_Q2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  ED_0/FF_Q2/Q
                         net (fo=1, routed)           0.658     6.260    ED_0/p_0_in[2]
    SLICE_X62Y58         LUT4 (Prop_lut4_I1_O)        0.124     6.384 f  ED_0/reset_inferred_i_4/O
                         net (fo=1, routed)           0.579     6.962    ED_0/reset_inferred_i_4_n_0
    SLICE_X62Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.086 f  ED_0/reset_inferred_i_3/O
                         net (fo=1, routed)           0.162     7.248    ED_0/reset_inferred_i_3_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.372 f  ED_0/reset_inferred_i_1/O
                         net (fo=386, routed)         6.562    13.934    hash/sha256_comp/out
    SLICE_X41Y75         FDCE                                         f  hash/sha256_comp/current_iteration_reg[0]_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clkin (IN)
                         net (fo=0)                   0.000    20.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        1.420    24.761    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X41Y75         FDCE                                         r  hash/sha256_comp/current_iteration_reg[0]_replica_2/C
                         clock pessimism              0.258    25.019    
                         clock uncertainty           -0.035    24.984    
    SLICE_X41Y75         FDCE (Recov_fdce_C_CLR)     -0.405    24.579    hash/sha256_comp/current_iteration_reg[0]_replica_2
  -------------------------------------------------------------------
                         required time                         24.579    
                         arrival time                         -13.934    
  -------------------------------------------------------------------
                         slack                                 10.645    

Slack (MET) :             10.824ns  (required time - arrival time)
  Source:                 ED_0/FF_Q2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            hash/sha256_comp/h5_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.622ns  (logic 0.828ns (9.603%)  route 7.794ns (90.397%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 24.775 - 20.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        1.625     5.146    ED_0/clkin_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  ED_0/FF_Q2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  ED_0/FF_Q2/Q
                         net (fo=1, routed)           0.658     6.260    ED_0/p_0_in[2]
    SLICE_X62Y58         LUT4 (Prop_lut4_I1_O)        0.124     6.384 f  ED_0/reset_inferred_i_4/O
                         net (fo=1, routed)           0.579     6.962    ED_0/reset_inferred_i_4_n_0
    SLICE_X62Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.086 f  ED_0/reset_inferred_i_3/O
                         net (fo=1, routed)           0.162     7.248    ED_0/reset_inferred_i_3_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.372 f  ED_0/reset_inferred_i_1/O
                         net (fo=386, routed)         6.396    13.768    hash/sha256_comp/out
    SLICE_X45Y87         FDCE                                         f  hash/sha256_comp/h5_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clkin (IN)
                         net (fo=0)                   0.000    20.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        1.434    24.775    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X45Y87         FDCE                                         r  hash/sha256_comp/h5_reg[29]/C
                         clock pessimism              0.258    25.033    
                         clock uncertainty           -0.035    24.998    
    SLICE_X45Y87         FDCE (Recov_fdce_C_CLR)     -0.405    24.593    hash/sha256_comp/h5_reg[29]
  -------------------------------------------------------------------
                         required time                         24.593    
                         arrival time                         -13.768    
  -------------------------------------------------------------------
                         slack                                 10.824    

Slack (MET) :             10.824ns  (required time - arrival time)
  Source:                 ED_0/FF_Q2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            hash/sha256_comp/h6_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.622ns  (logic 0.828ns (9.603%)  route 7.794ns (90.397%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 24.775 - 20.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        1.625     5.146    ED_0/clkin_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  ED_0/FF_Q2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  ED_0/FF_Q2/Q
                         net (fo=1, routed)           0.658     6.260    ED_0/p_0_in[2]
    SLICE_X62Y58         LUT4 (Prop_lut4_I1_O)        0.124     6.384 f  ED_0/reset_inferred_i_4/O
                         net (fo=1, routed)           0.579     6.962    ED_0/reset_inferred_i_4_n_0
    SLICE_X62Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.086 f  ED_0/reset_inferred_i_3/O
                         net (fo=1, routed)           0.162     7.248    ED_0/reset_inferred_i_3_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.372 f  ED_0/reset_inferred_i_1/O
                         net (fo=386, routed)         6.396    13.768    hash/sha256_comp/out
    SLICE_X45Y87         FDCE                                         f  hash/sha256_comp/h6_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clkin (IN)
                         net (fo=0)                   0.000    20.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        1.434    24.775    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X45Y87         FDCE                                         r  hash/sha256_comp/h6_reg[2]/C
                         clock pessimism              0.258    25.033    
                         clock uncertainty           -0.035    24.998    
    SLICE_X45Y87         FDCE (Recov_fdce_C_CLR)     -0.405    24.593    hash/sha256_comp/h6_reg[2]
  -------------------------------------------------------------------
                         required time                         24.593    
                         arrival time                         -13.768    
  -------------------------------------------------------------------
                         slack                                 10.824    

Slack (MET) :             10.824ns  (required time - arrival time)
  Source:                 ED_0/FF_Q2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            hash/sha256_comp/h7_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.622ns  (logic 0.828ns (9.603%)  route 7.794ns (90.397%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 24.775 - 20.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        1.625     5.146    ED_0/clkin_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  ED_0/FF_Q2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  ED_0/FF_Q2/Q
                         net (fo=1, routed)           0.658     6.260    ED_0/p_0_in[2]
    SLICE_X62Y58         LUT4 (Prop_lut4_I1_O)        0.124     6.384 f  ED_0/reset_inferred_i_4/O
                         net (fo=1, routed)           0.579     6.962    ED_0/reset_inferred_i_4_n_0
    SLICE_X62Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.086 f  ED_0/reset_inferred_i_3/O
                         net (fo=1, routed)           0.162     7.248    ED_0/reset_inferred_i_3_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.372 f  ED_0/reset_inferred_i_1/O
                         net (fo=386, routed)         6.396    13.768    hash/sha256_comp/out
    SLICE_X45Y87         FDCE                                         f  hash/sha256_comp/h7_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clkin (IN)
                         net (fo=0)                   0.000    20.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        1.434    24.775    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X45Y87         FDCE                                         r  hash/sha256_comp/h7_reg[1]/C
                         clock pessimism              0.258    25.033    
                         clock uncertainty           -0.035    24.998    
    SLICE_X45Y87         FDCE (Recov_fdce_C_CLR)     -0.405    24.593    hash/sha256_comp/h7_reg[1]
  -------------------------------------------------------------------
                         required time                         24.593    
                         arrival time                         -13.768    
  -------------------------------------------------------------------
                         slack                                 10.824    

Slack (MET) :             10.824ns  (required time - arrival time)
  Source:                 ED_0/FF_Q2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            hash/sha256_comp/h7_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.622ns  (logic 0.828ns (9.603%)  route 7.794ns (90.397%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 24.775 - 20.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        1.625     5.146    ED_0/clkin_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  ED_0/FF_Q2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  ED_0/FF_Q2/Q
                         net (fo=1, routed)           0.658     6.260    ED_0/p_0_in[2]
    SLICE_X62Y58         LUT4 (Prop_lut4_I1_O)        0.124     6.384 f  ED_0/reset_inferred_i_4/O
                         net (fo=1, routed)           0.579     6.962    ED_0/reset_inferred_i_4_n_0
    SLICE_X62Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.086 f  ED_0/reset_inferred_i_3/O
                         net (fo=1, routed)           0.162     7.248    ED_0/reset_inferred_i_3_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.372 f  ED_0/reset_inferred_i_1/O
                         net (fo=386, routed)         6.396    13.768    hash/sha256_comp/out
    SLICE_X45Y87         FDCE                                         f  hash/sha256_comp/h7_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clkin (IN)
                         net (fo=0)                   0.000    20.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        1.434    24.775    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X45Y87         FDCE                                         r  hash/sha256_comp/h7_reg[31]/C
                         clock pessimism              0.258    25.033    
                         clock uncertainty           -0.035    24.998    
    SLICE_X45Y87         FDCE (Recov_fdce_C_CLR)     -0.405    24.593    hash/sha256_comp/h7_reg[31]
  -------------------------------------------------------------------
                         required time                         24.593    
                         arrival time                         -13.768    
  -------------------------------------------------------------------
                         slack                                 10.824    

Slack (MET) :             10.870ns  (required time - arrival time)
  Source:                 ED_0/FF_Q2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            hash/sha256_comp/h6_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.622ns  (logic 0.828ns (9.603%)  route 7.794ns (90.397%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 24.775 - 20.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        1.625     5.146    ED_0/clkin_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  ED_0/FF_Q2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  ED_0/FF_Q2/Q
                         net (fo=1, routed)           0.658     6.260    ED_0/p_0_in[2]
    SLICE_X62Y58         LUT4 (Prop_lut4_I1_O)        0.124     6.384 f  ED_0/reset_inferred_i_4/O
                         net (fo=1, routed)           0.579     6.962    ED_0/reset_inferred_i_4_n_0
    SLICE_X62Y57         LUT5 (Prop_lut5_I4_O)        0.124     7.086 f  ED_0/reset_inferred_i_3/O
                         net (fo=1, routed)           0.162     7.248    ED_0/reset_inferred_i_3_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.372 f  ED_0/reset_inferred_i_1/O
                         net (fo=386, routed)         6.396    13.768    hash/sha256_comp/out
    SLICE_X45Y87         FDPE                                         f  hash/sha256_comp/h6_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clkin (IN)
                         net (fo=0)                   0.000    20.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        1.434    24.775    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X45Y87         FDPE                                         r  hash/sha256_comp/h6_reg[0]/C
                         clock pessimism              0.258    25.033    
                         clock uncertainty           -0.035    24.998    
    SLICE_X45Y87         FDPE (Recov_fdpe_C_PRE)     -0.359    24.639    hash/sha256_comp/h6_reg[0]
  -------------------------------------------------------------------
                         required time                         24.639    
                         arrival time                         -13.768    
  -------------------------------------------------------------------
                         slack                                 10.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.901ns  (arrival time - required time)
  Source:                 ED_0/FF_Q5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            hash/sha256_comp/current_iteration_reg[3]_rep/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.186ns (22.667%)  route 0.635ns (77.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        0.592     1.475    ED_0/clkin_IBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  ED_0/FF_Q5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  ED_0/FF_Q5/Q
                         net (fo=1, routed)           0.221     1.837    ED_0/p_0_in[5]
    SLICE_X62Y57         LUT6 (Prop_lut6_I3_O)        0.045     1.882 f  ED_0/reset_inferred_i_1/O
                         net (fo=386, routed)         0.414     2.296    hash/sha256_comp/out
    SLICE_X63Y63         FDCE                                         f  hash/sha256_comp/current_iteration_reg[3]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        0.858     1.986    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X63Y63         FDCE                                         r  hash/sha256_comp/current_iteration_reg[3]_rep/C
                         clock pessimism             -0.499     1.487    
    SLICE_X63Y63         FDCE (Remov_fdce_C_CLR)     -0.092     1.395    hash/sha256_comp/current_iteration_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.901ns  (arrival time - required time)
  Source:                 ED_0/FF_Q5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            hash/sha256_comp/current_iteration_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.186ns (22.667%)  route 0.635ns (77.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        0.592     1.475    ED_0/clkin_IBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  ED_0/FF_Q5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  ED_0/FF_Q5/Q
                         net (fo=1, routed)           0.221     1.837    ED_0/p_0_in[5]
    SLICE_X62Y57         LUT6 (Prop_lut6_I3_O)        0.045     1.882 f  ED_0/reset_inferred_i_1/O
                         net (fo=386, routed)         0.414     2.296    hash/sha256_comp/out
    SLICE_X63Y63         FDCE                                         f  hash/sha256_comp/current_iteration_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        0.858     1.986    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X63Y63         FDCE                                         r  hash/sha256_comp/current_iteration_reg[4]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X63Y63         FDCE (Remov_fdce_C_CLR)     -0.092     1.395    hash/sha256_comp/current_iteration_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 ED_0/FF_Q5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            hash/sha256_comp/current_iteration_reg[1]_rep__7/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.186ns (20.931%)  route 0.703ns (79.069%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        0.592     1.475    ED_0/clkin_IBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  ED_0/FF_Q5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  ED_0/FF_Q5/Q
                         net (fo=1, routed)           0.221     1.837    ED_0/p_0_in[5]
    SLICE_X62Y57         LUT6 (Prop_lut6_I3_O)        0.045     1.882 f  ED_0/reset_inferred_i_1/O
                         net (fo=386, routed)         0.482     2.364    hash/sha256_comp/out
    SLICE_X61Y63         FDCE                                         f  hash/sha256_comp/current_iteration_reg[1]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        0.856     1.984    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X61Y63         FDCE                                         r  hash/sha256_comp/current_iteration_reg[1]_rep__7/C
                         clock pessimism             -0.478     1.506    
    SLICE_X61Y63         FDCE (Remov_fdce_C_CLR)     -0.092     1.414    hash/sha256_comp/current_iteration_reg[1]_rep__7
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 ED_0/FF_Q5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            hash/sha256_comp/current_iteration_reg[1]_rep__8/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.186ns (20.931%)  route 0.703ns (79.069%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        0.592     1.475    ED_0/clkin_IBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  ED_0/FF_Q5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  ED_0/FF_Q5/Q
                         net (fo=1, routed)           0.221     1.837    ED_0/p_0_in[5]
    SLICE_X62Y57         LUT6 (Prop_lut6_I3_O)        0.045     1.882 f  ED_0/reset_inferred_i_1/O
                         net (fo=386, routed)         0.482     2.364    hash/sha256_comp/out
    SLICE_X61Y63         FDCE                                         f  hash/sha256_comp/current_iteration_reg[1]_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        0.856     1.984    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X61Y63         FDCE                                         r  hash/sha256_comp/current_iteration_reg[1]_rep__8/C
                         clock pessimism             -0.478     1.506    
    SLICE_X61Y63         FDCE (Remov_fdce_C_CLR)     -0.092     1.414    hash/sha256_comp/current_iteration_reg[1]_rep__8
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 ED_0/FF_Q5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            hash/sha256_comp/current_iteration_reg[3]_rep__0/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.186ns (20.931%)  route 0.703ns (79.069%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        0.592     1.475    ED_0/clkin_IBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  ED_0/FF_Q5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  ED_0/FF_Q5/Q
                         net (fo=1, routed)           0.221     1.837    ED_0/p_0_in[5]
    SLICE_X62Y57         LUT6 (Prop_lut6_I3_O)        0.045     1.882 f  ED_0/reset_inferred_i_1/O
                         net (fo=386, routed)         0.482     2.364    hash/sha256_comp/out
    SLICE_X61Y63         FDCE                                         f  hash/sha256_comp/current_iteration_reg[3]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        0.856     1.984    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X61Y63         FDCE                                         r  hash/sha256_comp/current_iteration_reg[3]_rep__0/C
                         clock pessimism             -0.478     1.506    
    SLICE_X61Y63         FDCE (Remov_fdce_C_CLR)     -0.092     1.414    hash/sha256_comp/current_iteration_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             1.135ns  (arrival time - required time)
  Source:                 ED_0/FF_Q5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            hash/sha256_comp/current_iteration_reg[1]_rep/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.186ns (17.317%)  route 0.888ns (82.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        0.592     1.475    ED_0/clkin_IBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  ED_0/FF_Q5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  ED_0/FF_Q5/Q
                         net (fo=1, routed)           0.221     1.837    ED_0/p_0_in[5]
    SLICE_X62Y57         LUT6 (Prop_lut6_I3_O)        0.045     1.882 f  ED_0/reset_inferred_i_1/O
                         net (fo=386, routed)         0.667     2.549    hash/sha256_comp/out
    SLICE_X58Y63         FDCE                                         f  hash/sha256_comp/current_iteration_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        0.856     1.984    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X58Y63         FDCE                                         r  hash/sha256_comp/current_iteration_reg[1]_rep/C
                         clock pessimism             -0.478     1.506    
    SLICE_X58Y63         FDCE (Remov_fdce_C_CLR)     -0.092     1.414    hash/sha256_comp/current_iteration_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.549    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.135ns  (arrival time - required time)
  Source:                 ED_0/FF_Q5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            hash/sha256_comp/current_iteration_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.186ns (17.317%)  route 0.888ns (82.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        0.592     1.475    ED_0/clkin_IBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  ED_0/FF_Q5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  ED_0/FF_Q5/Q
                         net (fo=1, routed)           0.221     1.837    ED_0/p_0_in[5]
    SLICE_X62Y57         LUT6 (Prop_lut6_I3_O)        0.045     1.882 f  ED_0/reset_inferred_i_1/O
                         net (fo=386, routed)         0.667     2.549    hash/sha256_comp/out
    SLICE_X58Y63         FDCE                                         f  hash/sha256_comp/current_iteration_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        0.856     1.984    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X58Y63         FDCE                                         r  hash/sha256_comp/current_iteration_reg[2]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X58Y63         FDCE (Remov_fdce_C_CLR)     -0.092     1.414    hash/sha256_comp/current_iteration_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.549    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.135ns  (arrival time - required time)
  Source:                 ED_0/FF_Q5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            hash/sha256_comp/current_iteration_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.186ns (17.317%)  route 0.888ns (82.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        0.592     1.475    ED_0/clkin_IBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  ED_0/FF_Q5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  ED_0/FF_Q5/Q
                         net (fo=1, routed)           0.221     1.837    ED_0/p_0_in[5]
    SLICE_X62Y57         LUT6 (Prop_lut6_I3_O)        0.045     1.882 f  ED_0/reset_inferred_i_1/O
                         net (fo=386, routed)         0.667     2.549    hash/sha256_comp/out
    SLICE_X58Y63         FDCE                                         f  hash/sha256_comp/current_iteration_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        0.856     1.984    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X58Y63         FDCE                                         r  hash/sha256_comp/current_iteration_reg[3]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X58Y63         FDCE (Remov_fdce_C_CLR)     -0.092     1.414    hash/sha256_comp/current_iteration_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.549    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.158ns  (arrival time - required time)
  Source:                 ED_0/FF_Q5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            hash/sha256_comp/current_iteration_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.186ns (16.983%)  route 0.909ns (83.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        0.592     1.475    ED_0/clkin_IBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  ED_0/FF_Q5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  ED_0/FF_Q5/Q
                         net (fo=1, routed)           0.221     1.837    ED_0/p_0_in[5]
    SLICE_X62Y57         LUT6 (Prop_lut6_I3_O)        0.045     1.882 f  ED_0/reset_inferred_i_1/O
                         net (fo=386, routed)         0.688     2.570    hash/sha256_comp/out
    SLICE_X61Y66         FDCE                                         f  hash/sha256_comp/current_iteration_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        0.855     1.982    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X61Y66         FDCE                                         r  hash/sha256_comp/current_iteration_reg[0]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X61Y66         FDCE (Remov_fdce_C_CLR)     -0.092     1.412    hash/sha256_comp/current_iteration_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.570    
  -------------------------------------------------------------------
                         slack                                  1.158    

Slack (MET) :             1.158ns  (arrival time - required time)
  Source:                 ED_0/FF_Q5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            hash/sha256_comp/current_iteration_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.186ns (16.983%)  route 0.909ns (83.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        0.592     1.475    ED_0/clkin_IBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  ED_0/FF_Q5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  ED_0/FF_Q5/Q
                         net (fo=1, routed)           0.221     1.837    ED_0/p_0_in[5]
    SLICE_X62Y57         LUT6 (Prop_lut6_I3_O)        0.045     1.882 f  ED_0/reset_inferred_i_1/O
                         net (fo=386, routed)         0.688     2.570    hash/sha256_comp/out
    SLICE_X61Y66         FDCE                                         f  hash/sha256_comp/current_iteration_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkin_IBUF_BUFG_inst/O
                         net (fo=2657, routed)        0.855     1.982    hash/sha256_comp/clkin_IBUF_BUFG
    SLICE_X61Y66         FDCE                                         r  hash/sha256_comp/current_iteration_reg[1]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X61Y66         FDCE (Remov_fdce_C_CLR)     -0.092     1.412    hash/sha256_comp/current_iteration_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           2.570    
  -------------------------------------------------------------------
                         slack                                  1.158    





