Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Sep 21 23:29:18 2017
| Host         : DESKTOP-NK9IJDR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file aurora_8b10b_exdes_timing_summary_routed.rpt -rpx aurora_8b10b_exdes_timing_summary_routed.rpx
| Design       : aurora_8b10b_exdes
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 2 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.949        0.000                      0                 5707        0.051        0.000                      0                 5707        3.146        0.000                       0                  3132  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                              ------------         ----------      --------------
GT_REFCLK1                                                                                                         {0.000 4.000}        8.000           125.000         
INIT_CLK_IN                                                                                                        {0.000 10.000}       20.000          50.000          
aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {0.000 8.000}        16.000          62.500          
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                            {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GT_REFCLK1                                                                                                               6.692        0.000                      0                    7        0.215        0.000                      0                    7        3.146        0.000                       0                    11  
INIT_CLK_IN                                                                                                             14.046        0.000                      0                 2981        0.078        0.000                      0                 2981        8.870        0.000                       0                  1664  
aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK       11.719        0.000                      0                 1783        0.051        0.000                      0                 1783        7.146        0.000                       0                  1070  
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                 27.829        0.000                      0                  697        0.096        0.000                      0                  697       15.370        0.000                       0                   387  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                         To Clock                                                                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                         --------                                                                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  INIT_CLK_IN                                                                                                              1.542        0.000                      0                    6        0.568        0.000                      0                    6  
INIT_CLK_IN                                                                                                        aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK        0.949        0.000                      0                    9        0.291        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                         From Clock                                                                                                         To Clock                                                                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                         ----------                                                                                                         --------                                                                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                                  INIT_CLK_IN                                                                                                        INIT_CLK_IN                                                                                                             17.417        0.000                      0                  116        0.371        0.000                      0                  116  
**async_default**                                                                                                  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK       13.457        0.000                      0                    8        0.376        0.000                      0                    8  
**async_default**                                                                                                  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                 29.451        0.000                      0                  100        0.373        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GT_REFCLK1
  To Clock:  GT_REFCLK1

Setup :            0  Failing Endpoints,  Worst Slack        6.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.692ns  (required time - arrival time)
  Source:                 aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_REFCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_REFCLK1 rise@8.000ns - GT_REFCLK1 rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 1.345ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.683 - 8.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    1.124ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_REFCLK1 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  GTPQ2_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ2_P
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ2_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_module_i/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  aurora_module_i/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          1.452     3.807    aurora_module_i/inst/gt_common_support/gt_refclk1_n
    SLICE_X80Y171        SRLC32E                                      r  aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y171        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     5.152 r  aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     5.152    aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31_n_0
    SLICE_X80Y171        FDRE                                         r  aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_REFCLK1 rise edge)
                                                      8.000     8.000 r  
    F10                                               0.000     8.000 r  GTPQ2_P (IN)
                         net (fo=0)                   0.000     8.000    GTPQ2_P
    F10                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GTPQ2_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    aurora_module_i/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  aurora_module_i/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          1.265    10.683    aurora_module_i/inst/gt_common_support/gt_refclk1_n
    SLICE_X80Y171        FDRE                                         r  aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[95]/C
                         clock pessimism              1.124    11.807    
                         clock uncertainty           -0.035    11.772    
    SLICE_X80Y171        FDRE (Setup_fdre_C_D)        0.072    11.844    aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         11.844    
                         arrival time                          -5.152    
  -------------------------------------------------------------------
                         slack                                  6.692    

Slack (MET) :             6.692ns  (required time - arrival time)
  Source:                 aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_REFCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_REFCLK1 rise@8.000ns - GT_REFCLK1 rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 1.345ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.683 - 8.000 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    1.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_REFCLK1 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  GTPQ2_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ2_P
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ2_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_module_i/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  aurora_module_i/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          1.451     3.806    aurora_module_i/inst/gt_common_support/gt_refclk1_n
    SLICE_X80Y172        SRLC32E                                      r  aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y172        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     5.151 r  aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.151    aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31_n_0
    SLICE_X80Y172        FDRE                                         r  aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_REFCLK1 rise edge)
                                                      8.000     8.000 r  
    F10                                               0.000     8.000 r  GTPQ2_P (IN)
                         net (fo=0)                   0.000     8.000    GTPQ2_P
    F10                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GTPQ2_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    aurora_module_i/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  aurora_module_i/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          1.265    10.683    aurora_module_i/inst/gt_common_support/gt_refclk1_n
    SLICE_X80Y172        FDRE                                         r  aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[127]/C
                         clock pessimism              1.123    11.806    
                         clock uncertainty           -0.035    11.771    
    SLICE_X80Y172        FDRE (Setup_fdre_C_D)        0.072    11.843    aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         11.843    
                         arrival time                          -5.151    
  -------------------------------------------------------------------
                         slack                                  6.692    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_REFCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_REFCLK1 rise@8.000ns - GT_REFCLK1 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.957ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.683 - 8.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    1.124ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_REFCLK1 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  GTPQ2_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ2_P
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ2_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_module_i/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  aurora_module_i/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          1.452     3.807    aurora_module_i/inst/gt_common_support/gt_refclk1_n
    SLICE_X80Y171        SRLC32E                                      r  aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y171        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.957     4.764 r  aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     4.764    aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32_n_1
    SLICE_X80Y171        SRLC32E                                      r  aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_REFCLK1 rise edge)
                                                      8.000     8.000 r  
    F10                                               0.000     8.000 r  GTPQ2_P (IN)
                         net (fo=0)                   0.000     8.000    GTPQ2_P
    F10                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GTPQ2_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    aurora_module_i/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  aurora_module_i/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          1.265    10.683    aurora_module_i/inst/gt_common_support/gt_refclk1_n
    SLICE_X80Y171        SRLC32E                                      r  aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31/CLK
                         clock pessimism              1.124    11.807    
                         clock uncertainty           -0.035    11.772    
    SLICE_X80Y171        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.037    11.735    aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         11.735    
                         arrival time                          -4.764    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_REFCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_REFCLK1 rise@8.000ns - GT_REFCLK1 rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.957ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.683 - 8.000 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    1.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_REFCLK1 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  GTPQ2_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ2_P
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ2_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_module_i/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  aurora_module_i/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          1.451     3.806    aurora_module_i/inst/gt_common_support/gt_refclk1_n
    SLICE_X80Y172        SRLC32E                                      r  aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y172        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.957     4.763 r  aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     4.763    aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32_n_1
    SLICE_X80Y172        SRLC32E                                      r  aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_REFCLK1 rise edge)
                                                      8.000     8.000 r  
    F10                                               0.000     8.000 r  GTPQ2_P (IN)
                         net (fo=0)                   0.000     8.000    GTPQ2_P
    F10                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GTPQ2_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    aurora_module_i/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  aurora_module_i/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          1.265    10.683    aurora_module_i/inst/gt_common_support/gt_refclk1_n
    SLICE_X80Y172        SRLC32E                                      r  aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31/CLK
                         clock pessimism              1.123    11.806    
                         clock uncertainty           -0.035    11.771    
    SLICE_X80Y172        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.037    11.734    aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         11.734    
                         arrival time                          -4.763    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.974ns  (required time - arrival time)
  Source:                 aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_REFCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_REFCLK1 rise@8.000ns - GT_REFCLK1 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.955ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.683 - 8.000 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    1.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_REFCLK1 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  GTPQ2_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ2_P
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ2_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_module_i/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  aurora_module_i/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          1.451     3.806    aurora_module_i/inst/gt_common_support/gt_refclk1_n
    SLICE_X80Y172        SRLC32E                                      r  aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y172        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.955     4.761 r  aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     4.761    aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[31]_srl32_n_1
    SLICE_X80Y172        SRLC32E                                      r  aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_REFCLK1 rise edge)
                                                      8.000     8.000 r  
    F10                                               0.000     8.000 r  GTPQ2_P (IN)
                         net (fo=0)                   0.000     8.000    GTPQ2_P
    F10                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GTPQ2_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    aurora_module_i/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  aurora_module_i/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          1.265    10.683    aurora_module_i/inst/gt_common_support/gt_refclk1_n
    SLICE_X80Y172        SRLC32E                                      r  aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32/CLK
                         clock pessimism              1.123    11.806    
                         clock uncertainty           -0.035    11.771    
    SLICE_X80Y172        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.036    11.735    aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         11.735    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                  6.974    

Slack (MET) :             6.989ns  (required time - arrival time)
  Source:                 aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_REFCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_REFCLK1 rise@8.000ns - GT_REFCLK1 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.951ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.683 - 8.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    1.124ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_REFCLK1 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  GTPQ2_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ2_P
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ2_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_module_i/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  aurora_module_i/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          1.452     3.807    aurora_module_i/inst/gt_common_support/gt_refclk1_n
    SLICE_X80Y171        SRLC32E                                      r  aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y171        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.951     4.758 r  aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     4.758    aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[31]_srl32_n_1
    SLICE_X80Y171        SRLC32E                                      r  aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_REFCLK1 rise edge)
                                                      8.000     8.000 r  
    F10                                               0.000     8.000 r  GTPQ2_P (IN)
                         net (fo=0)                   0.000     8.000    GTPQ2_P
    F10                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GTPQ2_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    aurora_module_i/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  aurora_module_i/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          1.265    10.683    aurora_module_i/inst/gt_common_support/gt_refclk1_n
    SLICE_X80Y171        SRLC32E                                      r  aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32/CLK
                         clock pessimism              1.124    11.807    
                         clock uncertainty           -0.035    11.772    
    SLICE_X80Y171        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.025    11.747    aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         11.747    
                         arrival time                          -4.758    
  -------------------------------------------------------------------
                         slack                                  6.989    

Slack (MET) :             6.989ns  (required time - arrival time)
  Source:                 aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_REFCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_REFCLK1 rise@8.000ns - GT_REFCLK1 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.951ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.683 - 8.000 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    1.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_REFCLK1 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  GTPQ2_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ2_P
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ2_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_module_i/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  aurora_module_i/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          1.451     3.806    aurora_module_i/inst/gt_common_support/gt_refclk1_n
    SLICE_X80Y172        SRLC32E                                      r  aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y172        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.951     4.757 r  aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     4.757    aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32_n_1
    SLICE_X80Y172        SRLC32E                                      r  aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_REFCLK1 rise edge)
                                                      8.000     8.000 r  
    F10                                               0.000     8.000 r  GTPQ2_P (IN)
                         net (fo=0)                   0.000     8.000    GTPQ2_P
    F10                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GTPQ2_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    aurora_module_i/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  aurora_module_i/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          1.265    10.683    aurora_module_i/inst/gt_common_support/gt_refclk1_n
    SLICE_X80Y172        SRLC32E                                      r  aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32/CLK
                         clock pessimism              1.123    11.806    
                         clock uncertainty           -0.035    11.771    
    SLICE_X80Y172        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.025    11.746    aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         11.746    
                         arrival time                          -4.757    
  -------------------------------------------------------------------
                         slack                                  6.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_REFCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_REFCLK1 rise@0.000ns - GT_REFCLK1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_REFCLK1 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  GTPQ2_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ2_P
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ2_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_module_i/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  aurora_module_i/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          0.513     0.954    aurora_module_i/inst/gt_common_support/gt_refclk1_n
    SLICE_X80Y172        SRLC32E                                      r  aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y172        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.286 r  aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.286    aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32_n_1
    SLICE_X80Y172        SRLC32E                                      r  aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_REFCLK1 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  GTPQ2_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ2_P
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ2_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_module_i/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  aurora_module_i/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          0.786     1.518    aurora_module_i/inst/gt_common_support/gt_refclk1_n
    SLICE_X80Y172        SRLC32E                                      r  aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.564     0.954    
    SLICE_X80Y172        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.071    aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_REFCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_REFCLK1 rise@0.000ns - GT_REFCLK1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.519ns
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_REFCLK1 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  GTPQ2_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ2_P
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ2_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_module_i/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  aurora_module_i/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          0.513     0.954    aurora_module_i/inst/gt_common_support/gt_refclk1_n
    SLICE_X80Y171        SRLC32E                                      r  aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y171        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.286 r  aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.286    aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32_n_1
    SLICE_X80Y171        SRLC32E                                      r  aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_REFCLK1 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  GTPQ2_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ2_P
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ2_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_module_i/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  aurora_module_i/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          0.787     1.519    aurora_module_i/inst/gt_common_support/gt_refclk1_n
    SLICE_X80Y171        SRLC32E                                      r  aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.565     0.954    
    SLICE_X80Y171        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.071    aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_REFCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_REFCLK1 rise@0.000ns - GT_REFCLK1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_REFCLK1 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  GTPQ2_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ2_P
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ2_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_module_i/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  aurora_module_i/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          0.513     0.954    aurora_module_i/inst/gt_common_support/gt_refclk1_n
    SLICE_X80Y172        SRLC32E                                      r  aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y172        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     1.285 r  aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.285    aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32_n_1
    SLICE_X80Y172        SRLC32E                                      r  aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_REFCLK1 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  GTPQ2_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ2_P
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ2_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_module_i/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  aurora_module_i/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          0.786     1.518    aurora_module_i/inst/gt_common_support/gt_refclk1_n
    SLICE_X80Y172        SRLC32E                                      r  aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.564     0.954    
    SLICE_X80Y172        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.069    aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_REFCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_REFCLK1 rise@0.000ns - GT_REFCLK1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.519ns
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_REFCLK1 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  GTPQ2_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ2_P
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ2_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_module_i/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  aurora_module_i/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          0.513     0.954    aurora_module_i/inst/gt_common_support/gt_refclk1_n
    SLICE_X80Y171        SRLC32E                                      r  aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y171        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     1.285 r  aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.285    aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[31]_srl32_n_1
    SLICE_X80Y171        SRLC32E                                      r  aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_REFCLK1 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  GTPQ2_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ2_P
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ2_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_module_i/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  aurora_module_i/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          0.787     1.519    aurora_module_i/inst/gt_common_support/gt_refclk1_n
    SLICE_X80Y171        SRLC32E                                      r  aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.565     0.954    
    SLICE_X80Y171        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.069    aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_REFCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_REFCLK1 rise@0.000ns - GT_REFCLK1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_REFCLK1 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  GTPQ2_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ2_P
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ2_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_module_i/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  aurora_module_i/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          0.513     0.954    aurora_module_i/inst/gt_common_support/gt_refclk1_n
    SLICE_X80Y172        SRLC32E                                      r  aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y172        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.286 r  aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.286    aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[31]_srl32_n_1
    SLICE_X80Y172        SRLC32E                                      r  aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_REFCLK1 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  GTPQ2_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ2_P
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ2_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_module_i/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  aurora_module_i/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          0.786     1.518    aurora_module_i/inst/gt_common_support/gt_refclk1_n
    SLICE_X80Y172        SRLC32E                                      r  aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.564     0.954    
    SLICE_X80Y172        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.063    aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_REFCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_REFCLK1 rise@0.000ns - GT_REFCLK1 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_REFCLK1 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  GTPQ2_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ2_P
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ2_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_module_i/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  aurora_module_i/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          0.513     0.954    aurora_module_i/inst/gt_common_support/gt_refclk1_n
    SLICE_X80Y172        SRLC32E                                      r  aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y172        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.490     1.444 r  aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     1.444    aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31_n_0
    SLICE_X80Y172        FDRE                                         r  aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_REFCLK1 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  GTPQ2_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ2_P
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ2_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_module_i/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  aurora_module_i/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          0.786     1.518    aurora_module_i/inst/gt_common_support/gt_refclk1_n
    SLICE_X80Y172        FDRE                                         r  aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[127]/C
                         clock pessimism             -0.564     0.954    
    SLICE_X80Y172        FDRE (Hold_fdre_C_D)         0.120     1.074    aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_REFCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_REFCLK1 rise@0.000ns - GT_REFCLK1 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.519ns
    Source Clock Delay      (SCD):    0.954ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_REFCLK1 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  GTPQ2_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ2_P
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ2_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_module_i/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  aurora_module_i/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          0.513     0.954    aurora_module_i/inst/gt_common_support/gt_refclk1_n
    SLICE_X80Y171        SRLC32E                                      r  aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y171        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.490     1.444 r  aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     1.444    aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31_n_0
    SLICE_X80Y171        FDRE                                         r  aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_REFCLK1 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  GTPQ2_P (IN)
                         net (fo=0)                   0.000     0.000    GTPQ2_P
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTPQ2_P_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    aurora_module_i/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  aurora_module_i/inst/IBUFDS_GTE2_CLK1/O
                         net (fo=10, routed)          0.787     1.519    aurora_module_i/inst/gt_common_support/gt_refclk1_n
    SLICE_X80Y171        FDRE                                         r  aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[95]/C
                         clock pessimism             -0.565     0.954    
    SLICE_X80Y171        FDRE (Hold_fdre_C_D)         0.120     1.074    aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.370    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GT_REFCLK1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { GTPQ2_P }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.538         8.000       6.462      GTPE2_COMMON_X0Y1  aurora_module_i/inst/gt_common_support/gtpe2_common_0_i/GTREFCLK0
Min Period        n/a     IBUFDS_GTE2/I           n/a            1.408         8.000       6.592      IBUFDS_GTE2_X0Y3   aurora_module_i/inst/IBUFDS_GTE2_CLK1/I
Min Period        n/a     FDRE/C                  n/a            1.000         8.000       7.000      SLICE_X80Y171      aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[95]/C
Min Period        n/a     FDRE/C                  n/a            1.000         8.000       7.000      SLICE_X80Y172      aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[127]/C
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X80Y171      aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X80Y171      aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X80Y171      aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X80Y172      aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X80Y172      aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X80Y172      aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X80Y172      aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X80Y172      aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X80Y172      aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X80Y172      aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X80Y171      aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X80Y171      aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X80Y171      aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X80Y172      aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X80Y172      aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X80Y172      aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X80Y172      aurora_module_i/inst/gt_common_support/cpllreset_quad0_wait_reg[95]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X80Y171      aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X80Y171      aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X80Y171      aurora_module_i/inst/gt_common_support/cpllpd_quad0_wait_reg[94]_srl31/CLK



---------------------------------------------------------------------------------------------------
From Clock:  INIT_CLK_IN
  To Clock:  INIT_CLK_IN

Setup :            0  Failing Endpoints,  Worst Slack       14.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.046ns  (required time - arrival time)
  Source:                 chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             INIT_CLK_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (INIT_CLK_IN rise@20.000ns - INIT_CLK_IN rise@0.000ns)
  Data Path Delay:        5.951ns  (logic 0.797ns (13.392%)  route 5.154ns (86.608%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.306ns = ( 24.306 - 20.000 ) 
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  init_clk_bufg/O
                         net (fo=3, routed)           1.709     3.134    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.215 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.353     4.568    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X64Y135        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y135        FDRE (Prop_fdre_C_Q)         0.348     4.916 r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=136, routed)         4.151     9.067    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/s_daddr_o[1]
    SLICE_X71Y142        LUT5 (Prop_lut5_I2_O)        0.239     9.306 r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[1]_i_5/O
                         net (fo=1, routed)           0.878    10.184    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[1]_i_5_n_0
    SLICE_X70Y139        LUT6 (Prop_lut6_I0_O)        0.105    10.289 f  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[1]_i_3/O
                         net (fo=1, routed)           0.125    10.415    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[3]_3
    SLICE_X70Y139        LUT6 (Prop_lut6_I5_O)        0.105    10.520 r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[1]_i_1/O
                         net (fo=1, routed)           0.000    10.520    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_83_n_13
    SLICE_X70Y139        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK_IN rise edge)
                                                     20.000    20.000 r  
    L19                                               0.000    20.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.359    21.359 r  init_clk_bufg/O
                         net (fo=3, routed)           1.620    22.979    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.056 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.249    24.306    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X70Y139        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[1]/C
                         clock pessimism              0.224    24.529    
                         clock uncertainty           -0.035    24.494    
    SLICE_X70Y139        FDRE (Setup_fdre_C_D)        0.072    24.566    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[1]
  -------------------------------------------------------------------
                         required time                         24.566    
                         arrival time                         -10.520    
  -------------------------------------------------------------------
                         slack                                 14.046    

Slack (MET) :             14.102ns  (required time - arrival time)
  Source:                 chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             INIT_CLK_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (INIT_CLK_IN rise@20.000ns - INIT_CLK_IN rise@0.000ns)
  Data Path Delay:        5.852ns  (logic 0.797ns (13.619%)  route 5.055ns (86.381%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 24.305 - 20.000 ) 
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  init_clk_bufg/O
                         net (fo=3, routed)           1.709     3.134    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.215 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.353     4.568    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X64Y135        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y135        FDRE (Prop_fdre_C_Q)         0.348     4.916 r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=136, routed)         3.843     8.759    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/s_daddr_o[1]
    SLICE_X71Y143        LUT5 (Prop_lut5_I2_O)        0.239     8.998 r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[2]_i_5/O
                         net (fo=1, routed)           0.781     9.780    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[2]_i_5_n_0
    SLICE_X69Y140        LUT6 (Prop_lut6_I0_O)        0.105     9.885 f  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[2]_i_3/O
                         net (fo=1, routed)           0.431    10.316    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[3]_2
    SLICE_X71Y138        LUT6 (Prop_lut6_I5_O)        0.105    10.421 r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[2]_i_1/O
                         net (fo=1, routed)           0.000    10.421    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_83_n_12
    SLICE_X71Y138        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK_IN rise edge)
                                                     20.000    20.000 r  
    L19                                               0.000    20.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.359    21.359 r  init_clk_bufg/O
                         net (fo=3, routed)           1.620    22.979    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.056 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.248    24.305    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X71Y138        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[2]/C
                         clock pessimism              0.224    24.528    
                         clock uncertainty           -0.035    24.493    
    SLICE_X71Y138        FDRE (Setup_fdre_C_D)        0.030    24.523    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[2]
  -------------------------------------------------------------------
                         required time                         24.523    
                         arrival time                         -10.421    
  -------------------------------------------------------------------
                         slack                                 14.102    

Slack (MET) :             14.131ns  (required time - arrival time)
  Source:                 chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             INIT_CLK_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (INIT_CLK_IN rise@20.000ns - INIT_CLK_IN rise@0.000ns)
  Data Path Delay:        5.898ns  (logic 0.800ns (13.564%)  route 5.098ns (86.436%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.377ns = ( 24.377 - 20.000 ) 
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  init_clk_bufg/O
                         net (fo=3, routed)           1.709     3.134    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.215 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.353     4.568    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X64Y135        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y135        FDRE (Prop_fdre_C_Q)         0.348     4.916 r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=135, routed)         3.792     8.709    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/s_daddr_o[0]
    SLICE_X81Y141        LUT5 (Prop_lut5_I3_O)        0.242     8.951 r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[13]_i_6/O
                         net (fo=1, routed)           0.847     9.798    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]_0
    SLICE_X79Y141        LUT6 (Prop_lut6_I3_O)        0.105     9.903 f  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[13]_i_3/O
                         net (fo=1, routed)           0.459    10.362    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[2]_0
    SLICE_X77Y139        LUT6 (Prop_lut6_I5_O)        0.105    10.467 r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[13]_i_1/O
                         net (fo=1, routed)           0.000    10.467    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_83_n_2
    SLICE_X77Y139        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK_IN rise edge)
                                                     20.000    20.000 r  
    L19                                               0.000    20.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.359    21.359 r  init_clk_bufg/O
                         net (fo=3, routed)           1.620    22.979    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.056 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.320    24.377    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X77Y139        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[13]/C
                         clock pessimism              0.224    24.600    
                         clock uncertainty           -0.035    24.565    
    SLICE_X77Y139        FDRE (Setup_fdre_C_D)        0.032    24.597    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[13]
  -------------------------------------------------------------------
                         required time                         24.597    
                         arrival time                         -10.467    
  -------------------------------------------------------------------
                         slack                                 14.131    

Slack (MET) :             14.354ns  (required time - arrival time)
  Source:                 chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             INIT_CLK_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (INIT_CLK_IN rise@20.000ns - INIT_CLK_IN rise@0.000ns)
  Data Path Delay:        5.603ns  (logic 0.797ns (14.224%)  route 4.806ns (85.776%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 24.305 - 20.000 ) 
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  init_clk_bufg/O
                         net (fo=3, routed)           1.709     3.134    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.215 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.353     4.568    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X64Y135        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y135        FDRE (Prop_fdre_C_Q)         0.348     4.916 r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=136, routed)         3.702     8.618    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/s_daddr_o[1]
    SLICE_X71Y143        LUT5 (Prop_lut5_I2_O)        0.239     8.857 r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[0]_i_5/O
                         net (fo=1, routed)           0.772     9.630    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[0]_i_5_n_0
    SLICE_X71Y140        LUT6 (Prop_lut6_I0_O)        0.105     9.735 f  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[0]_i_3/O
                         net (fo=1, routed)           0.332    10.067    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[3]
    SLICE_X71Y138        LUT6 (Prop_lut6_I5_O)        0.105    10.172 r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[0]_i_1/O
                         net (fo=1, routed)           0.000    10.172    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_83_n_0
    SLICE_X71Y138        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK_IN rise edge)
                                                     20.000    20.000 r  
    L19                                               0.000    20.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.359    21.359 r  init_clk_bufg/O
                         net (fo=3, routed)           1.620    22.979    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.056 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.248    24.305    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X71Y138        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[0]/C
                         clock pessimism              0.224    24.528    
                         clock uncertainty           -0.035    24.493    
    SLICE_X71Y138        FDRE (Setup_fdre_C_D)        0.032    24.525    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[0]
  -------------------------------------------------------------------
                         required time                         24.525    
                         arrival time                         -10.172    
  -------------------------------------------------------------------
                         slack                                 14.354    

Slack (MET) :             14.374ns  (required time - arrival time)
  Source:                 chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             INIT_CLK_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (INIT_CLK_IN rise@20.000ns - INIT_CLK_IN rise@0.000ns)
  Data Path Delay:        5.650ns  (logic 0.797ns (14.107%)  route 4.853ns (85.893%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.374ns = ( 24.374 - 20.000 ) 
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  init_clk_bufg/O
                         net (fo=3, routed)           1.709     3.134    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.215 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.353     4.568    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X64Y135        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y135        FDRE (Prop_fdre_C_Q)         0.348     4.916 r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=136, routed)         4.048     8.964    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/s_daddr_o[1]
    SLICE_X71Y143        LUT5 (Prop_lut5_I2_O)        0.239     9.203 r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[8]_i_6/O
                         net (fo=1, routed)           0.450     9.654    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]_0
    SLICE_X72Y141        LUT6 (Prop_lut6_I3_O)        0.105     9.759 f  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[8]_i_3/O
                         net (fo=1, routed)           0.354    10.113    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[2]_4
    SLICE_X72Y138        LUT6 (Prop_lut6_I5_O)        0.105    10.218 r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[8]_i_1/O
                         net (fo=1, routed)           0.000    10.218    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_83_n_7
    SLICE_X72Y138        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK_IN rise edge)
                                                     20.000    20.000 r  
    L19                                               0.000    20.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.359    21.359 r  init_clk_bufg/O
                         net (fo=3, routed)           1.620    22.979    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.056 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.317    24.374    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X72Y138        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[8]/C
                         clock pessimism              0.224    24.597    
                         clock uncertainty           -0.035    24.562    
    SLICE_X72Y138        FDRE (Setup_fdre_C_D)        0.030    24.592    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[8]
  -------------------------------------------------------------------
                         required time                         24.592    
                         arrival time                         -10.218    
  -------------------------------------------------------------------
                         slack                                 14.374    

Slack (MET) :             14.414ns  (required time - arrival time)
  Source:                 chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             INIT_CLK_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (INIT_CLK_IN rise@20.000ns - INIT_CLK_IN rise@0.000ns)
  Data Path Delay:        5.654ns  (logic 0.797ns (14.096%)  route 4.857ns (85.904%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.376ns = ( 24.376 - 20.000 ) 
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  init_clk_bufg/O
                         net (fo=3, routed)           1.709     3.134    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.215 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.353     4.568    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X64Y135        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y135        FDRE (Prop_fdre_C_Q)         0.348     4.916 r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=136, routed)         3.680     8.596    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/s_daddr_o[1]
    SLICE_X75Y143        LUT5 (Prop_lut5_I2_O)        0.239     8.835 r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[9]_i_6/O
                         net (fo=1, routed)           0.787     9.622    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]_0
    SLICE_X74Y140        LUT6 (Prop_lut6_I3_O)        0.105     9.727 f  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[9]_i_3/O
                         net (fo=1, routed)           0.390    10.118    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[2]_3
    SLICE_X74Y138        LUT6 (Prop_lut6_I5_O)        0.105    10.223 r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[9]_i_1/O
                         net (fo=1, routed)           0.000    10.223    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_83_n_6
    SLICE_X74Y138        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK_IN rise edge)
                                                     20.000    20.000 r  
    L19                                               0.000    20.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.359    21.359 r  init_clk_bufg/O
                         net (fo=3, routed)           1.620    22.979    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.056 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.319    24.376    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X74Y138        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[9]/C
                         clock pessimism              0.224    24.599    
                         clock uncertainty           -0.035    24.564    
    SLICE_X74Y138        FDRE (Setup_fdre_C_D)        0.072    24.636    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[9]
  -------------------------------------------------------------------
                         required time                         24.636    
                         arrival time                         -10.223    
  -------------------------------------------------------------------
                         slack                                 14.414    

Slack (MET) :             14.424ns  (required time - arrival time)
  Source:                 chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             INIT_CLK_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (INIT_CLK_IN rise@20.000ns - INIT_CLK_IN rise@0.000ns)
  Data Path Delay:        5.602ns  (logic 0.800ns (14.280%)  route 4.802ns (85.720%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.376ns = ( 24.376 - 20.000 ) 
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  init_clk_bufg/O
                         net (fo=3, routed)           1.709     3.134    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.215 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.353     4.568    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X64Y135        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y135        FDRE (Prop_fdre_C_Q)         0.348     4.916 r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=135, routed)         3.759     8.675    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/s_daddr_o[0]
    SLICE_X80Y139        LUT5 (Prop_lut5_I3_O)        0.242     8.917 r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[14]_i_6/O
                         net (fo=1, routed)           0.477     9.394    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]_0
    SLICE_X79Y139        LUT6 (Prop_lut6_I3_O)        0.105     9.499 f  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[14]_i_3/O
                         net (fo=1, routed)           0.566    10.066    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[2]
    SLICE_X75Y138        LUT6 (Prop_lut6_I5_O)        0.105    10.171 r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[14]_i_1/O
                         net (fo=1, routed)           0.000    10.171    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_83_n_1
    SLICE_X75Y138        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK_IN rise edge)
                                                     20.000    20.000 r  
    L19                                               0.000    20.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.359    21.359 r  init_clk_bufg/O
                         net (fo=3, routed)           1.620    22.979    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.056 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.319    24.376    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X75Y138        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[14]/C
                         clock pessimism              0.224    24.599    
                         clock uncertainty           -0.035    24.564    
    SLICE_X75Y138        FDRE (Setup_fdre_C_D)        0.030    24.594    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[14]
  -------------------------------------------------------------------
                         required time                         24.594    
                         arrival time                         -10.171    
  -------------------------------------------------------------------
                         slack                                 14.424    

Slack (MET) :             14.522ns  (required time - arrival time)
  Source:                 chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             INIT_CLK_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (INIT_CLK_IN rise@20.000ns - INIT_CLK_IN rise@0.000ns)
  Data Path Delay:        5.449ns  (logic 0.797ns (14.627%)  route 4.652ns (85.373%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.302ns = ( 24.302 - 20.000 ) 
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  init_clk_bufg/O
                         net (fo=3, routed)           1.709     3.134    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.215 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.353     4.568    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X64Y135        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y135        FDRE (Prop_fdre_C_Q)         0.348     4.916 r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=136, routed)         3.216     8.132    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/s_daddr_o[1]
    SLICE_X77Y141        LUT5 (Prop_lut5_I1_O)        0.239     8.371 r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[6]_i_6/O
                         net (fo=1, routed)           0.975     9.347    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[6]_i_6_n_0
    SLICE_X69Y141        LUT6 (Prop_lut6_I0_O)        0.105     9.452 f  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[6]_i_2/O
                         net (fo=1, routed)           0.461     9.912    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[6]_i_2_n_0
    SLICE_X67Y138        LUT6 (Prop_lut6_I0_O)        0.105    10.017 r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[6]_i_1/O
                         net (fo=1, routed)           0.000    10.017    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_1a_n_9
    SLICE_X67Y138        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK_IN rise edge)
                                                     20.000    20.000 r  
    L19                                               0.000    20.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.359    21.359 r  init_clk_bufg/O
                         net (fo=3, routed)           1.620    22.979    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.056 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.245    24.302    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X67Y138        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[6]/C
                         clock pessimism              0.243    24.544    
                         clock uncertainty           -0.035    24.509    
    SLICE_X67Y138        FDRE (Setup_fdre_C_D)        0.030    24.539    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[6]
  -------------------------------------------------------------------
                         required time                         24.539    
                         arrival time                         -10.017    
  -------------------------------------------------------------------
                         slack                                 14.522    

Slack (MET) :             14.570ns  (required time - arrival time)
  Source:                 chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             INIT_CLK_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (INIT_CLK_IN rise@20.000ns - INIT_CLK_IN rise@0.000ns)
  Data Path Delay:        5.386ns  (logic 0.797ns (14.796%)  route 4.589ns (85.204%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 24.305 - 20.000 ) 
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  init_clk_bufg/O
                         net (fo=3, routed)           1.709     3.134    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.215 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.353     4.568    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X64Y135        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y135        FDRE (Prop_fdre_C_Q)         0.348     4.916 r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=136, routed)         3.880     8.796    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/s_daddr_o[1]
    SLICE_X71Y140        LUT5 (Prop_lut5_I1_O)        0.239     9.035 r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[3]_i_6/O
                         net (fo=1, routed)           0.372     9.407    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]_0
    SLICE_X71Y140        LUT6 (Prop_lut6_I3_O)        0.105     9.512 f  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[3]_i_3/O
                         net (fo=1, routed)           0.338     9.850    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[3]_1
    SLICE_X71Y138        LUT6 (Prop_lut6_I5_O)        0.105     9.955 r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[3]_i_1/O
                         net (fo=1, routed)           0.000     9.955    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_83_n_11
    SLICE_X71Y138        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK_IN rise edge)
                                                     20.000    20.000 r  
    L19                                               0.000    20.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.359    21.359 r  init_clk_bufg/O
                         net (fo=3, routed)           1.620    22.979    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.056 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.248    24.305    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X71Y138        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[3]/C
                         clock pessimism              0.224    24.528    
                         clock uncertainty           -0.035    24.493    
    SLICE_X71Y138        FDRE (Setup_fdre_C_D)        0.032    24.525    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[3]
  -------------------------------------------------------------------
                         required time                         24.525    
                         arrival time                          -9.955    
  -------------------------------------------------------------------
                         slack                                 14.570    

Slack (MET) :             14.574ns  (required time - arrival time)
  Source:                 chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             INIT_CLK_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (INIT_CLK_IN rise@20.000ns - INIT_CLK_IN rise@0.000ns)
  Data Path Delay:        5.452ns  (logic 0.800ns (14.673%)  route 4.652ns (85.327%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.377ns = ( 24.377 - 20.000 ) 
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  init_clk_bufg/O
                         net (fo=3, routed)           1.709     3.134    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.215 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.353     4.568    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X64Y135        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y135        FDRE (Prop_fdre_C_Q)         0.348     4.916 r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=135, routed)         3.842     8.759    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/s_daddr_o[0]
    SLICE_X81Y140        LUT5 (Prop_lut5_I3_O)        0.242     9.001 r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[15]_i_5/O
                         net (fo=1, routed)           0.344     9.344    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[15]_i_5_n_0
    SLICE_X78Y141        LUT6 (Prop_lut6_I0_O)        0.105     9.449 r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=1, routed)           0.466     9.916    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[15]_i_3_n_0
    SLICE_X77Y139        LUT6 (Prop_lut6_I0_O)        0.105    10.021 r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[15]_i_2/O
                         net (fo=1, routed)           0.000    10.021    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_1a_n_1
    SLICE_X77Y139        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK_IN rise edge)
                                                     20.000    20.000 r  
    L19                                               0.000    20.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.359    21.359 r  init_clk_bufg/O
                         net (fo=3, routed)           1.620    22.979    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.056 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.320    24.377    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X77Y139        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[15]/C
                         clock pessimism              0.224    24.600    
                         clock uncertainty           -0.035    24.565    
    SLICE_X77Y139        FDRE (Setup_fdre_C_D)        0.030    24.595    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[15]
  -------------------------------------------------------------------
                         required time                         24.595    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                 14.574    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             INIT_CLK_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_CLK_IN rise@0.000ns - INIT_CLK_IN rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.835%)  route 0.172ns (45.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  init_clk_bufg/O
                         net (fo=3, routed)           0.640     0.902    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.928 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.643     1.571    chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X60Y151        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y151        FDRE (Prop_fdre_C_Q)         0.164     1.735 r  chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[44]/Q
                         net (fo=1, routed)           0.172     1.907    chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/data2[12]
    SLICE_X60Y149        LUT6 (Prop_lut6_I1_O)        0.045     1.952 r  chipscope1.i_ila/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.952    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/input_data_reg[60]
    SLICE_X60Y149        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.450     0.450 r  init_clk_bufg/O
                         net (fo=3, routed)           0.695     1.145    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.174 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.832     2.005    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X60Y149        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]/C
                         clock pessimism             -0.251     1.755    
    SLICE_X60Y149        FDRE (Hold_fdre_C_D)         0.120     1.875    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             INIT_CLK_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_CLK_IN rise@0.000ns - INIT_CLK_IN rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.837%)  route 0.186ns (53.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  init_clk_bufg/O
                         net (fo=3, routed)           0.640     0.902    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.928 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.553     1.481    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X58Y131        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y131        FDCE (Prop_fdce_C_Q)         0.164     1.645 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.186     1.831    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X58Y132        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.450     0.450 r  init_clk_bufg/O
                         net (fo=3, routed)           0.695     1.145    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.174 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.822     1.996    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X58Y132        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.500     1.496    
    SLICE_X58Y132        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.736    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             INIT_CLK_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_CLK_IN rise@0.000ns - INIT_CLK_IN rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.837%)  route 0.186ns (53.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  init_clk_bufg/O
                         net (fo=3, routed)           0.640     0.902    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.928 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.553     1.481    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X58Y131        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y131        FDCE (Prop_fdce_C_Q)         0.164     1.645 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.186     1.831    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X58Y132        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.450     0.450 r  init_clk_bufg/O
                         net (fo=3, routed)           0.695     1.145    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.174 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.822     1.996    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X58Y132        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.500     1.496    
    SLICE_X58Y132        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.736    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             INIT_CLK_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_CLK_IN rise@0.000ns - INIT_CLK_IN rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.837%)  route 0.186ns (53.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  init_clk_bufg/O
                         net (fo=3, routed)           0.640     0.902    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.928 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.553     1.481    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X58Y131        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y131        FDCE (Prop_fdce_C_Q)         0.164     1.645 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.186     1.831    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X58Y132        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.450     0.450 r  init_clk_bufg/O
                         net (fo=3, routed)           0.695     1.145    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.174 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.822     1.996    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X58Y132        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.500     1.496    
    SLICE_X58Y132        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.736    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             INIT_CLK_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_CLK_IN rise@0.000ns - INIT_CLK_IN rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.837%)  route 0.186ns (53.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  init_clk_bufg/O
                         net (fo=3, routed)           0.640     0.902    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.928 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.553     1.481    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X58Y131        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y131        FDCE (Prop_fdce_C_Q)         0.164     1.645 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.186     1.831    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X58Y132        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.450     0.450 r  init_clk_bufg/O
                         net (fo=3, routed)           0.695     1.145    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.174 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.822     1.996    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X58Y132        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism             -0.500     1.496    
    SLICE_X58Y132        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.736    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             INIT_CLK_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_CLK_IN rise@0.000ns - INIT_CLK_IN rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.837%)  route 0.186ns (53.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  init_clk_bufg/O
                         net (fo=3, routed)           0.640     0.902    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.928 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.553     1.481    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X58Y131        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y131        FDCE (Prop_fdce_C_Q)         0.164     1.645 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.186     1.831    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X58Y132        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.450     0.450 r  init_clk_bufg/O
                         net (fo=3, routed)           0.695     1.145    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.174 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.822     1.996    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X58Y132        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
                         clock pessimism             -0.500     1.496    
    SLICE_X58Y132        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.736    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             INIT_CLK_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_CLK_IN rise@0.000ns - INIT_CLK_IN rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.837%)  route 0.186ns (53.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  init_clk_bufg/O
                         net (fo=3, routed)           0.640     0.902    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.928 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.553     1.481    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X58Y131        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y131        FDCE (Prop_fdce_C_Q)         0.164     1.645 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.186     1.831    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X58Y132        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.450     0.450 r  init_clk_bufg/O
                         net (fo=3, routed)           0.695     1.145    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.174 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.822     1.996    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X58Y132        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
                         clock pessimism             -0.500     1.496    
    SLICE_X58Y132        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.736    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             INIT_CLK_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_CLK_IN rise@0.000ns - INIT_CLK_IN rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.837%)  route 0.186ns (53.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  init_clk_bufg/O
                         net (fo=3, routed)           0.640     0.902    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.928 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.553     1.481    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X58Y131        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y131        FDCE (Prop_fdce_C_Q)         0.164     1.645 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.186     1.831    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X58Y132        RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.450     0.450 r  init_clk_bufg/O
                         net (fo=3, routed)           0.695     1.145    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.174 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.822     1.996    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X58Y132        RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
                         clock pessimism             -0.500     1.496    
    SLICE_X58Y132        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.736    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             INIT_CLK_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_CLK_IN rise@0.000ns - INIT_CLK_IN rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.837%)  route 0.186ns (53.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  init_clk_bufg/O
                         net (fo=3, routed)           0.640     0.902    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.928 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.553     1.481    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X58Y131        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y131        FDCE (Prop_fdce_C_Q)         0.164     1.645 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.186     1.831    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X58Y132        RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.450     0.450 r  init_clk_bufg/O
                         net (fo=3, routed)           0.695     1.145    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.174 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.822     1.996    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X58Y132        RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
                         clock pessimism             -0.500     1.496    
    SLICE_X58Y132        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.736    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             INIT_CLK_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_CLK_IN rise@0.000ns - INIT_CLK_IN rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.043%)  route 0.267ns (61.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  init_clk_bufg/O
                         net (fo=3, routed)           0.640     0.902    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.928 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.553     1.481    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X58Y131        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y131        FDCE (Prop_fdce_C_Q)         0.164     1.645 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=25, routed)          0.267     1.912    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD0
    SLICE_X58Y132        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.450     0.450 r  init_clk_bufg/O
                         net (fo=3, routed)           0.695     1.145    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.174 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.822     1.996    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X58Y132        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.500     1.496    
    SLICE_X58Y132        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.806    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         INIT_CLK_IN
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { INIT_CLK_IN }

Check Type        Corner  Lib Pin                      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK         n/a            5.714         20.000      14.286     GTPE2_CHANNEL_X0Y4  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/DRPCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK           n/a            2.472         20.000      17.528     RAMB36_X1Y30        chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK           n/a            2.472         20.000      17.528     RAMB36_X1Y29        chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I                       n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17      init_clk_i_BUFG_inst/I
Min Period        n/a     GTPE2_COMMON/PLL0LOCKDETCLK  n/a            1.538         20.000      18.462     GTPE2_COMMON_X0Y1   aurora_module_i/inst/gt_common_support/gtpe2_common_0_i/PLL0LOCKDETCLK
Min Period        n/a     FDRE/C                       n/a            1.000         20.000      19.000     SLICE_X72Y155       aurora_module_i/inst/aurora_8b10b_core_i/aurora_lane_0_i/aurora_8b10b_hotplug_i/count_for_reset_r_reg[0]/C
Min Period        n/a     FDRE/C                       n/a            1.000         20.000      19.000     SLICE_X72Y157       aurora_module_i/inst/aurora_8b10b_core_i/aurora_lane_0_i/aurora_8b10b_hotplug_i/count_for_reset_r_reg[10]/C
Min Period        n/a     FDRE/C                       n/a            1.000         20.000      19.000     SLICE_X72Y157       aurora_module_i/inst/aurora_8b10b_core_i/aurora_lane_0_i/aurora_8b10b_hotplug_i/count_for_reset_r_reg[11]/C
Min Period        n/a     FDRE/C                       n/a            1.000         20.000      19.000     SLICE_X72Y158       aurora_module_i/inst/aurora_8b10b_core_i/aurora_lane_0_i/aurora_8b10b_hotplug_i/count_for_reset_r_reg[12]/C
Min Period        n/a     FDRE/C                       n/a            1.000         20.000      19.000     SLICE_X72Y158       aurora_module_i/inst/aurora_8b10b_core_i/aurora_lane_0_i/aurora_8b10b_hotplug_i/count_for_reset_r_reg[13]/C
Low Pulse Width   Slow    RAMD32/CLK                   n/a            1.130         10.000      8.870      SLICE_X58Y133       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK                   n/a            1.130         10.000      8.870      SLICE_X58Y133       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK                   n/a            1.130         10.000      8.870      SLICE_X58Y133       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK                   n/a            1.130         10.000      8.870      SLICE_X58Y133       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK                   n/a            1.130         10.000      8.870      SLICE_X58Y133       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK                   n/a            1.130         10.000      8.870      SLICE_X58Y133       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK                   n/a            1.130         10.000      8.870      SLICE_X58Y133       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK                   n/a            1.130         10.000      8.870      SLICE_X58Y133       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK                   n/a            1.130         10.000      8.870      SLICE_X58Y133       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK                   n/a            1.130         10.000      8.870      SLICE_X58Y133       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK                   n/a            1.130         10.000      8.870      SLICE_X58Y133       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK                   n/a            1.130         10.000      8.870      SLICE_X58Y133       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK                   n/a            1.130         10.000      8.870      SLICE_X58Y133       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK                   n/a            1.130         10.000      8.870      SLICE_X58Y133       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK                   n/a            1.130         10.000      8.870      SLICE_X58Y133       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK                   n/a            1.130         10.000      8.870      SLICE_X58Y133       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK                   n/a            1.130         10.000      8.870      SLICE_X58Y133       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK                   n/a            1.130         10.000      8.870      SLICE_X58Y133       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK                   n/a            1.130         10.000      8.870      SLICE_X58Y132       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK                   n/a            1.130         10.000      8.870      SLICE_X58Y132       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
  To Clock:  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack       11.719ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.719ns  (required time - arrival time)
  Source:                 aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            traffic.frame_gen_i/idle_r_reg/S
                            (rising edge-triggered cell FDSE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@16.000ns - aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.538ns (14.196%)  route 3.252ns (85.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 18.674 - 16.000 ) 
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.436     2.774    aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/gtrxreset_o_reg
    SLICE_X78Y144        FDRE                                         r  aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y144        FDRE (Prop_fdre_C_Q)         0.433     3.207 r  aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=41, routed)          1.773     4.980    traffic.frame_gen_i/RESET
    SLICE_X65Y154        LUT6 (Prop_lut6_I5_O)        0.105     5.085 r  traffic.frame_gen_i/data_lfsr_r[0]_i_1/O
                         net (fo=36, routed)          1.479     6.564    traffic.frame_gen_i/reset_c
    SLICE_X58Y160        FDSE                                         r  traffic.frame_gen_i/idle_r_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.276 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.398    18.674    traffic.frame_gen_i/USER_CLK
    SLICE_X58Y160        FDSE                                         r  traffic.frame_gen_i/idle_r_reg/C
                         clock pessimism              0.068    18.742    
                         clock uncertainty           -0.035    18.706    
    SLICE_X58Y160        FDSE (Setup_fdse_C_S)       -0.423    18.283    traffic.frame_gen_i/idle_r_reg
  -------------------------------------------------------------------
                         required time                         18.283    
                         arrival time                          -6.564    
  -------------------------------------------------------------------
                         slack                                 11.719    

Slack (MET) :             11.725ns  (required time - arrival time)
  Source:                 aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            aurora_module_i/inst/aurora_8b10b_core_i/global_logic_i/channel_init_sm_i/free_count_r_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@16.000ns - aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 0.538ns (13.797%)  route 3.361ns (86.203%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 18.718 - 16.000 ) 
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.436     2.774    aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/gtrxreset_o_reg
    SLICE_X78Y144        FDRE                                         r  aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y144        FDRE (Prop_fdre_C_Q)         0.433     3.207 r  aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=41, routed)          2.486     5.693    aurora_module_i/inst/aurora_8b10b_core_i/global_logic_i/channel_err_detect_i/SYSTEM_RESET_reg
    SLICE_X65Y162        LUT2 (Prop_lut2_I1_O)        0.105     5.798 r  aurora_module_i/inst/aurora_8b10b_core_i/global_logic_i/channel_err_detect_i/ready_r_i_1/O
                         net (fo=17, routed)          0.875     6.673    aurora_module_i/inst/aurora_8b10b_core_i/global_logic_i/channel_init_sm_i/wait_for_lane_up_r0
    SLICE_X72Y165        FDSE                                         r  aurora_module_i/inst/aurora_8b10b_core_i/global_logic_i/channel_init_sm_i/free_count_r_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.276 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.442    18.718    aurora_module_i/inst/aurora_8b10b_core_i/global_logic_i/channel_init_sm_i/gtrxreset_o_reg
    SLICE_X72Y165        FDSE                                         r  aurora_module_i/inst/aurora_8b10b_core_i/global_logic_i/channel_init_sm_i/free_count_r_reg[0]/C
                         clock pessimism              0.068    18.786    
                         clock uncertainty           -0.035    18.750    
    SLICE_X72Y165        FDSE (Setup_fdse_C_S)       -0.352    18.398    aurora_module_i/inst/aurora_8b10b_core_i/global_logic_i/channel_init_sm_i/free_count_r_reg[0]
  -------------------------------------------------------------------
                         required time                         18.398    
                         arrival time                          -6.673    
  -------------------------------------------------------------------
                         slack                                 11.725    

Slack (MET) :             11.725ns  (required time - arrival time)
  Source:                 aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            aurora_module_i/inst/aurora_8b10b_core_i/global_logic_i/channel_init_sm_i/free_count_r_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@16.000ns - aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 0.538ns (13.797%)  route 3.361ns (86.203%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 18.718 - 16.000 ) 
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.436     2.774    aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/gtrxreset_o_reg
    SLICE_X78Y144        FDRE                                         r  aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y144        FDRE (Prop_fdre_C_Q)         0.433     3.207 r  aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=41, routed)          2.486     5.693    aurora_module_i/inst/aurora_8b10b_core_i/global_logic_i/channel_err_detect_i/SYSTEM_RESET_reg
    SLICE_X65Y162        LUT2 (Prop_lut2_I1_O)        0.105     5.798 r  aurora_module_i/inst/aurora_8b10b_core_i/global_logic_i/channel_err_detect_i/ready_r_i_1/O
                         net (fo=17, routed)          0.875     6.673    aurora_module_i/inst/aurora_8b10b_core_i/global_logic_i/channel_init_sm_i/wait_for_lane_up_r0
    SLICE_X72Y165        FDSE                                         r  aurora_module_i/inst/aurora_8b10b_core_i/global_logic_i/channel_init_sm_i/free_count_r_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.276 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.442    18.718    aurora_module_i/inst/aurora_8b10b_core_i/global_logic_i/channel_init_sm_i/gtrxreset_o_reg
    SLICE_X72Y165        FDSE                                         r  aurora_module_i/inst/aurora_8b10b_core_i/global_logic_i/channel_init_sm_i/free_count_r_reg[1]/C
                         clock pessimism              0.068    18.786    
                         clock uncertainty           -0.035    18.750    
    SLICE_X72Y165        FDSE (Setup_fdse_C_S)       -0.352    18.398    aurora_module_i/inst/aurora_8b10b_core_i/global_logic_i/channel_init_sm_i/free_count_r_reg[1]
  -------------------------------------------------------------------
                         required time                         18.398    
                         arrival time                          -6.673    
  -------------------------------------------------------------------
                         slack                                 11.725    

Slack (MET) :             11.790ns  (required time - arrival time)
  Source:                 aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            traffic.frame_gen_i/ifg_size_r_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@16.000ns - aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.538ns (14.196%)  route 3.252ns (85.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 18.674 - 16.000 ) 
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.436     2.774    aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/gtrxreset_o_reg
    SLICE_X78Y144        FDRE                                         r  aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y144        FDRE (Prop_fdre_C_Q)         0.433     3.207 r  aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=41, routed)          1.773     4.980    traffic.frame_gen_i/RESET
    SLICE_X65Y154        LUT6 (Prop_lut6_I5_O)        0.105     5.085 r  traffic.frame_gen_i/data_lfsr_r[0]_i_1/O
                         net (fo=36, routed)          1.479     6.564    traffic.frame_gen_i/reset_c
    SLICE_X59Y160        FDRE                                         r  traffic.frame_gen_i/ifg_size_r_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.276 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.398    18.674    traffic.frame_gen_i/USER_CLK
    SLICE_X59Y160        FDRE                                         r  traffic.frame_gen_i/ifg_size_r_reg[0]/C
                         clock pessimism              0.068    18.742    
                         clock uncertainty           -0.035    18.706    
    SLICE_X59Y160        FDRE (Setup_fdre_C_R)       -0.352    18.354    traffic.frame_gen_i/ifg_size_r_reg[0]
  -------------------------------------------------------------------
                         required time                         18.354    
                         arrival time                          -6.564    
  -------------------------------------------------------------------
                         slack                                 11.790    

Slack (MET) :             11.790ns  (required time - arrival time)
  Source:                 aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            traffic.frame_gen_i/ifg_size_r_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@16.000ns - aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.538ns (14.196%)  route 3.252ns (85.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 18.674 - 16.000 ) 
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.436     2.774    aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/gtrxreset_o_reg
    SLICE_X78Y144        FDRE                                         r  aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y144        FDRE (Prop_fdre_C_Q)         0.433     3.207 r  aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=41, routed)          1.773     4.980    traffic.frame_gen_i/RESET
    SLICE_X65Y154        LUT6 (Prop_lut6_I5_O)        0.105     5.085 r  traffic.frame_gen_i/data_lfsr_r[0]_i_1/O
                         net (fo=36, routed)          1.479     6.564    traffic.frame_gen_i/reset_c
    SLICE_X59Y160        FDRE                                         r  traffic.frame_gen_i/ifg_size_r_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.276 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.398    18.674    traffic.frame_gen_i/USER_CLK
    SLICE_X59Y160        FDRE                                         r  traffic.frame_gen_i/ifg_size_r_reg[1]/C
                         clock pessimism              0.068    18.742    
                         clock uncertainty           -0.035    18.706    
    SLICE_X59Y160        FDRE (Setup_fdre_C_R)       -0.352    18.354    traffic.frame_gen_i/ifg_size_r_reg[1]
  -------------------------------------------------------------------
                         required time                         18.354    
                         arrival time                          -6.564    
  -------------------------------------------------------------------
                         slack                                 11.790    

Slack (MET) :             11.790ns  (required time - arrival time)
  Source:                 aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            traffic.frame_gen_i/ifg_size_r_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@16.000ns - aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.538ns (14.196%)  route 3.252ns (85.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 18.674 - 16.000 ) 
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.436     2.774    aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/gtrxreset_o_reg
    SLICE_X78Y144        FDRE                                         r  aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y144        FDRE (Prop_fdre_C_Q)         0.433     3.207 r  aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=41, routed)          1.773     4.980    traffic.frame_gen_i/RESET
    SLICE_X65Y154        LUT6 (Prop_lut6_I5_O)        0.105     5.085 r  traffic.frame_gen_i/data_lfsr_r[0]_i_1/O
                         net (fo=36, routed)          1.479     6.564    traffic.frame_gen_i/reset_c
    SLICE_X59Y160        FDRE                                         r  traffic.frame_gen_i/ifg_size_r_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.276 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.398    18.674    traffic.frame_gen_i/USER_CLK
    SLICE_X59Y160        FDRE                                         r  traffic.frame_gen_i/ifg_size_r_reg[2]/C
                         clock pessimism              0.068    18.742    
                         clock uncertainty           -0.035    18.706    
    SLICE_X59Y160        FDRE (Setup_fdre_C_R)       -0.352    18.354    traffic.frame_gen_i/ifg_size_r_reg[2]
  -------------------------------------------------------------------
                         required time                         18.354    
                         arrival time                          -6.564    
  -------------------------------------------------------------------
                         slack                                 11.790    

Slack (MET) :             11.790ns  (required time - arrival time)
  Source:                 aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            traffic.frame_gen_i/ifg_size_r_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@16.000ns - aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.538ns (14.196%)  route 3.252ns (85.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 18.674 - 16.000 ) 
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.436     2.774    aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/gtrxreset_o_reg
    SLICE_X78Y144        FDRE                                         r  aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y144        FDRE (Prop_fdre_C_Q)         0.433     3.207 r  aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=41, routed)          1.773     4.980    traffic.frame_gen_i/RESET
    SLICE_X65Y154        LUT6 (Prop_lut6_I5_O)        0.105     5.085 r  traffic.frame_gen_i/data_lfsr_r[0]_i_1/O
                         net (fo=36, routed)          1.479     6.564    traffic.frame_gen_i/reset_c
    SLICE_X59Y160        FDRE                                         r  traffic.frame_gen_i/ifg_size_r_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.276 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.398    18.674    traffic.frame_gen_i/USER_CLK
    SLICE_X59Y160        FDRE                                         r  traffic.frame_gen_i/ifg_size_r_reg[3]/C
                         clock pessimism              0.068    18.742    
                         clock uncertainty           -0.035    18.706    
    SLICE_X59Y160        FDRE (Setup_fdre_C_R)       -0.352    18.354    traffic.frame_gen_i/ifg_size_r_reg[3]
  -------------------------------------------------------------------
                         required time                         18.354    
                         arrival time                          -6.564    
  -------------------------------------------------------------------
                         slack                                 11.790    

Slack (MET) :             11.832ns  (required time - arrival time)
  Source:                 aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            traffic.frame_gen_i/frame_size_r_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@16.000ns - aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.678ns  (logic 0.538ns (14.628%)  route 3.140ns (85.372%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 18.675 - 16.000 ) 
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.436     2.774    aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/gtrxreset_o_reg
    SLICE_X78Y144        FDRE                                         r  aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y144        FDRE (Prop_fdre_C_Q)         0.433     3.207 r  aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=41, routed)          1.773     4.980    traffic.frame_gen_i/RESET
    SLICE_X65Y154        LUT6 (Prop_lut6_I5_O)        0.105     5.085 r  traffic.frame_gen_i/data_lfsr_r[0]_i_1/O
                         net (fo=36, routed)          1.367     6.452    traffic.frame_gen_i/reset_c
    SLICE_X58Y159        FDRE                                         r  traffic.frame_gen_i/frame_size_r_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.276 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.399    18.675    traffic.frame_gen_i/USER_CLK
    SLICE_X58Y159        FDRE                                         r  traffic.frame_gen_i/frame_size_r_reg[1]/C
                         clock pessimism              0.068    18.743    
                         clock uncertainty           -0.035    18.707    
    SLICE_X58Y159        FDRE (Setup_fdre_C_R)       -0.423    18.284    traffic.frame_gen_i/frame_size_r_reg[1]
  -------------------------------------------------------------------
                         required time                         18.284    
                         arrival time                          -6.452    
  -------------------------------------------------------------------
                         slack                                 11.832    

Slack (MET) :             11.832ns  (required time - arrival time)
  Source:                 aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            traffic.frame_gen_i/frame_size_r_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@16.000ns - aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.678ns  (logic 0.538ns (14.628%)  route 3.140ns (85.372%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 18.675 - 16.000 ) 
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.436     2.774    aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/gtrxreset_o_reg
    SLICE_X78Y144        FDRE                                         r  aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y144        FDRE (Prop_fdre_C_Q)         0.433     3.207 r  aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=41, routed)          1.773     4.980    traffic.frame_gen_i/RESET
    SLICE_X65Y154        LUT6 (Prop_lut6_I5_O)        0.105     5.085 r  traffic.frame_gen_i/data_lfsr_r[0]_i_1/O
                         net (fo=36, routed)          1.367     6.452    traffic.frame_gen_i/reset_c
    SLICE_X58Y159        FDRE                                         r  traffic.frame_gen_i/frame_size_r_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.276 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.399    18.675    traffic.frame_gen_i/USER_CLK
    SLICE_X58Y159        FDRE                                         r  traffic.frame_gen_i/frame_size_r_reg[7]/C
                         clock pessimism              0.068    18.743    
                         clock uncertainty           -0.035    18.707    
    SLICE_X58Y159        FDRE (Setup_fdre_C_R)       -0.423    18.284    traffic.frame_gen_i/frame_size_r_reg[7]
  -------------------------------------------------------------------
                         required time                         18.284    
                         arrival time                          -6.452    
  -------------------------------------------------------------------
                         slack                                 11.832    

Slack (MET) :             11.838ns  (required time - arrival time)
  Source:                 aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            aurora_module_i/inst/aurora_8b10b_core_i/global_logic_i/channel_init_sm_i/free_count_r_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@16.000ns - aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.538ns (14.205%)  route 3.249ns (85.795%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 18.719 - 16.000 ) 
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.436     2.774    aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/gtrxreset_o_reg
    SLICE_X78Y144        FDRE                                         r  aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y144        FDRE (Prop_fdre_C_Q)         0.433     3.207 r  aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=41, routed)          2.486     5.693    aurora_module_i/inst/aurora_8b10b_core_i/global_logic_i/channel_err_detect_i/SYSTEM_RESET_reg
    SLICE_X65Y162        LUT2 (Prop_lut2_I1_O)        0.105     5.798 r  aurora_module_i/inst/aurora_8b10b_core_i/global_logic_i/channel_err_detect_i/ready_r_i_1/O
                         net (fo=17, routed)          0.763     6.561    aurora_module_i/inst/aurora_8b10b_core_i/global_logic_i/channel_init_sm_i/wait_for_lane_up_r0
    SLICE_X72Y164        FDSE                                         r  aurora_module_i/inst/aurora_8b10b_core_i/global_logic_i/channel_init_sm_i/free_count_r_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.276 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.443    18.719    aurora_module_i/inst/aurora_8b10b_core_i/global_logic_i/channel_init_sm_i/gtrxreset_o_reg
    SLICE_X72Y164        FDSE                                         r  aurora_module_i/inst/aurora_8b10b_core_i/global_logic_i/channel_init_sm_i/free_count_r_reg[2]/C
                         clock pessimism              0.068    18.787    
                         clock uncertainty           -0.035    18.751    
    SLICE_X72Y164        FDSE (Setup_fdse_C_S)       -0.352    18.399    aurora_module_i/inst/aurora_8b10b_core_i/global_logic_i/channel_init_sm_i/free_count_r_reg[2]
  -------------------------------------------------------------------
                         required time                         18.399    
                         arrival time                          -6.561    
  -------------------------------------------------------------------
                         slack                                 11.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 traffic.frame_gen_i/data_lfsr_r_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.941%)  route 0.130ns (48.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.392ns
    Source Clock Delay      (SCD):    1.082ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        0.563     1.082    traffic.frame_gen_i/USER_CLK
    SLICE_X68Y147        FDSE                                         r  traffic.frame_gen_i/data_lfsr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y147        FDSE (Prop_fdse_C_Q)         0.141     1.223 r  traffic.frame_gen_i/data_lfsr_r_reg[0]/Q
                         net (fo=5, routed)           0.130     1.354    chipscope1.i_ila/inst/ila_core_inst/probe0[15]
    SLICE_X66Y146        SRL16E                                       r  chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        0.834     1.392    chipscope1.i_ila/inst/ila_core_inst/out
    SLICE_X66Y146        SRL16E                                       r  chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/CLK
                         clock pessimism             -0.273     1.119    
    SLICE_X66Y146        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.302    chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/wait_bypass_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/wait_bypass_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.413ns (77.019%)  route 0.123ns (22.981%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.111ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        0.592     1.111    aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/gtrxreset_o_reg
    SLICE_X76Y148        FDRE                                         r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/wait_bypass_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y148        FDRE (Prop_fdre_C_Q)         0.164     1.275 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/wait_bypass_count_reg[10]/Q
                         net (fo=2, routed)           0.123     1.398    aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/wait_bypass_count_reg[10]
    SLICE_X76Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.554 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/wait_bypass_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.554    aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/wait_bypass_count_reg[8]_i_1_n_0
    SLICE_X76Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.594 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/wait_bypass_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.594    aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/wait_bypass_count_reg[12]_i_1_n_0
    SLICE_X76Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.647 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/wait_bypass_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.647    aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/wait_bypass_count_reg[16]_i_1_n_7
    SLICE_X76Y150        FDRE                                         r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/wait_bypass_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        0.941     1.500    aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/gtrxreset_o_reg
    SLICE_X76Y150        FDRE                                         r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/wait_bypass_count_reg[16]/C
                         clock pessimism             -0.044     1.456    
    SLICE_X76Y150        FDRE (Hold_fdre_C_D)         0.134     1.590    aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/wait_bypass_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][12]/C
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.148ns (37.434%)  route 0.247ns (62.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.431ns
    Source Clock Delay      (SCD):    1.081ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        0.562     1.081    chipscope1.i_ila/inst/ila_core_inst/out
    SLICE_X66Y146        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y146        FDRE (Prop_fdre_C_Q)         0.148     1.229 r  chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][12]/Q
                         net (fo=1, routed)           0.247     1.477    chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[11]
    RAMB36_X1Y29         RAMB36E1                                     r  chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        0.872     1.431    chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/out
    RAMB36_X1Y29         RAMB36E1                                     r  chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.273     1.158    
    RAMB36_X1Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.243     1.401    chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][20]/C
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.148ns (37.401%)  route 0.248ns (62.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.431ns
    Source Clock Delay      (SCD):    1.082ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        0.563     1.082    chipscope1.i_ila/inst/ila_core_inst/out
    SLICE_X66Y148        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y148        FDRE (Prop_fdre_C_Q)         0.148     1.230 r  chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[8][20]/Q
                         net (fo=1, routed)           0.248     1.478    chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[18]
    RAMB36_X1Y29         RAMB36E1                                     r  chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        0.872     1.431    chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/out
    RAMB36_X1Y29         RAMB36E1                                     r  chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.273     1.158    
    RAMB36_X1Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[18])
                                                      0.243     1.401    chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.141ns (21.388%)  route 0.518ns (78.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.081ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        0.562     1.081    chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X63Y143        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y143        FDRE (Prop_fdre_C_Q)         0.141     1.222 r  chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/Q
                         net (fo=2, routed)           0.518     1.740    chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/i_intcap.CAP_ADDR_O_reg[9][7]
    RAMB36_X1Y30         RAMB36E1                                     r  chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        0.958     1.516    chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/out
    RAMB36_X1Y30         RAMB36E1                                     r  chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.044     1.472    
    RAMB36_X1Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.655    chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.141ns (21.388%)  route 0.518ns (78.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.081ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        0.562     1.081    chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X63Y143        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y143        FDRE (Prop_fdre_C_Q)         0.141     1.222 r  chipscope1.i_ila/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/Q
                         net (fo=2, routed)           0.518     1.740    chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/i_intcap.CAP_ADDR_O_reg[9][9]
    RAMB36_X1Y30         RAMB36E1                                     r  chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        0.958     1.516    chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/out
    RAMB36_X1Y30         RAMB36E1                                     r  chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.044     1.472    
    RAMB36_X1Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.655    chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 traffic.frame_chk_axi_to_ll_pdu_i/LL_OP_DATA_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.533%)  route 0.204ns (61.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.393ns
    Source Clock Delay      (SCD):    1.164ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        0.644     1.164    traffic.frame_chk_axi_to_ll_pdu_i/USER_CLK
    SLICE_X65Y153        FDRE                                         r  traffic.frame_chk_axi_to_ll_pdu_i/LL_OP_DATA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y153        FDRE (Prop_fdre_C_Q)         0.128     1.292 r  traffic.frame_chk_axi_to_ll_pdu_i/LL_OP_DATA_reg[15]/Q
                         net (fo=3, routed)           0.204     1.496    chipscope1.i_ila/inst/ila_core_inst/probe0[16]
    SLICE_X66Y148        SRL16E                                       r  chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        0.835     1.393    chipscope1.i_ila/inst/ila_core_inst/out
    SLICE_X66Y148        SRL16E                                       r  chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/CLK
                         clock pessimism             -0.044     1.349    
    SLICE_X66Y148        SRL16E (Hold_srl16e_CLK_D)
                                                      0.049     1.398    chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 aurora_module_i/inst/aurora_8b10b_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXDATA[13]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.080%)  route 0.328ns (69.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.185ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        0.665     1.185    aurora_module_i/inst/aurora_8b10b_core_i/aurora_lane_0_i/sym_gen_i/gtrxreset_o_reg
    SLICE_X77Y154        FDRE                                         r  aurora_module_i/inst/aurora_8b10b_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y154        FDRE (Prop_fdre_C_Q)         0.141     1.326 r  aurora_module_i/inst/aurora_8b10b_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[5]/Q
                         net (fo=1, routed)           0.328     1.653    aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/TXDATA[13]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXDATA[13]
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.162     1.721    aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtrxreset_o_reg
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.277     1.443    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[13])
                                                      0.108     1.551    aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 traffic.frame_chk_axi_to_ll_pdu_i/LL_OP_DATA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.801%)  route 0.264ns (65.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.393ns
    Source Clock Delay      (SCD):    1.164ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        0.644     1.164    traffic.frame_chk_axi_to_ll_pdu_i/USER_CLK
    SLICE_X64Y153        FDRE                                         r  traffic.frame_chk_axi_to_ll_pdu_i/LL_OP_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y153        FDRE (Prop_fdre_C_Q)         0.141     1.305 r  traffic.frame_chk_axi_to_ll_pdu_i/LL_OP_DATA_reg[1]/Q
                         net (fo=3, routed)           0.264     1.569    chipscope1.i_ila/inst/ila_core_inst/probe0[30]
    SLICE_X66Y147        SRL16E                                       r  chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        0.835     1.393    chipscope1.i_ila/inst/ila_core_inst/out
    SLICE_X66Y147        SRL16E                                       r  chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8/CLK
                         clock pessimism             -0.044     1.349    
    SLICE_X66Y147        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.458    chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 aurora_module_i/inst/aurora_8b10b_core_i/aurora_lane_0_i/aurora_8b10b_hotplug_i/rx_cc_extend_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            aurora_module_i/inst/aurora_8b10b_core_i/aurora_lane_0_i/aurora_8b10b_hotplug_i/rx_cc_extend_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.485%)  route 0.067ns (26.515%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.494ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        0.661     1.181    aurora_module_i/inst/aurora_8b10b_core_i/aurora_lane_0_i/aurora_8b10b_hotplug_i/gtrxreset_o_reg
    SLICE_X75Y163        FDRE                                         r  aurora_module_i/inst/aurora_8b10b_core_i/aurora_lane_0_i/aurora_8b10b_hotplug_i/rx_cc_extend_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y163        FDRE (Prop_fdre_C_Q)         0.141     1.322 r  aurora_module_i/inst/aurora_8b10b_core_i/aurora_lane_0_i/aurora_8b10b_hotplug_i/rx_cc_extend_r_reg[2]/Q
                         net (fo=2, routed)           0.067     1.389    aurora_module_i/inst/aurora_8b10b_core_i/aurora_lane_0_i/aurora_8b10b_hotplug_i/rx_cc_extend_r[2]
    SLICE_X74Y163        LUT5 (Prop_lut5_I2_O)        0.045     1.434 r  aurora_module_i/inst/aurora_8b10b_core_i/aurora_lane_0_i/aurora_8b10b_hotplug_i/rx_cc_extend_r2_i_1/O
                         net (fo=1, routed)           0.000     1.434    aurora_module_i/inst/aurora_8b10b_core_i/aurora_lane_0_i/aurora_8b10b_hotplug_i/rx_cc_extend_r2_i_1_n_0
    SLICE_X74Y163        FDRE                                         r  aurora_module_i/inst/aurora_8b10b_core_i/aurora_lane_0_i/aurora_8b10b_hotplug_i/rx_cc_extend_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        0.935     1.494    aurora_module_i/inst/aurora_8b10b_core_i/aurora_lane_0_i/aurora_8b10b_hotplug_i/gtrxreset_o_reg
    SLICE_X74Y163        FDRE                                         r  aurora_module_i/inst/aurora_8b10b_core_i/aurora_lane_0_i/aurora_8b10b_hotplug_i/rx_cc_extend_r2_reg/C
                         clock pessimism             -0.300     1.194    
    SLICE_X74Y163        FDRE (Hold_fdre_C_D)         0.120     1.314    aurora_module_i/inst/aurora_8b10b_core_i/aurora_lane_0_i/aurora_8b10b_hotplug_i/rx_cc_extend_r2_reg
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK   n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y4  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y4  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/RXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK   n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y4  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y4  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK   n/a            2.424         16.000      13.576     GTPE2_CHANNEL_X0Y4  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.170         16.000      13.830     RAMB36_X1Y30        chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.170         16.000      13.830     RAMB36_X1Y29        chipscope1.i_ila/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I                   n/a            1.592         16.000      14.408     BUFGCTRL_X0Y16      aurora_module_i/inst/clock_module_i/user_clk_buf_i/I
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X80Y143       aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/tx_lock_cdc_sync/s_level_out_d1_aurora_8b10b_cdc_to_reg/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X80Y143       aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/tx_lock_cdc_sync/s_level_out_d2_reg/C
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         8.000       7.146      SLICE_X66Y145       chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         8.000       7.146      SLICE_X66Y146       chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         8.000       7.146      SLICE_X66Y146       chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         8.000       7.146      SLICE_X66Y146       chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         8.000       7.146      SLICE_X66Y146       chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         8.000       7.146      SLICE_X66Y146       chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         8.000       7.146      SLICE_X66Y146       chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         8.000       7.146      SLICE_X66Y148       chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         8.000       7.146      SLICE_X66Y148       chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.854         8.000       7.146      SLICE_X66Y148       chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         8.000       7.146      SLICE_X66Y145       chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         8.000       7.146      SLICE_X66Y146       chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         8.000       7.146      SLICE_X66Y146       chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         8.000       7.146      SLICE_X66Y146       chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         8.000       7.146      SLICE_X66Y146       chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         8.000       7.146      SLICE_X66Y146       chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         8.000       7.146      SLICE_X66Y146       chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         8.000       7.146      SLICE_X66Y148       chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         8.000       7.146      SLICE_X66Y148       chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.854         8.000       7.146      SLICE_X66Y148       chipscope1.i_ila/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.829ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.829ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 0.904ns (17.700%)  route 4.203ns (82.300%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 35.687 - 33.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.345     3.027    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X52Y132        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y132        FDRE (Prop_fdre_C_Q)         0.379     3.406 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/Q
                         net (fo=3, routed)           0.925     4.331    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_bit_count_reg[3][2]
    SLICE_X52Y132        LUT6 (Prop_lut6_I2_O)        0.105     4.436 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_3/O
                         net (fo=2, routed)           0.402     4.838    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/empty_fwft_i_reg
    SLICE_X56Y129        LUT3 (Prop_lut3_I2_O)        0.105     4.943 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          1.323     6.266    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/icn_cmd_en_reg[6]
    SLICE_X54Y134        LUT4 (Prop_lut4_I1_O)        0.105     6.371 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=25, routed)          0.604     6.975    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X59Y135        LUT6 (Prop_lut6_I0_O)        0.105     7.080 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2/O
                         net (fo=1, routed)           0.391     7.471    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2_n_0
    SLICE_X59Y134        LUT6 (Prop_lut6_I0_O)        0.105     7.576 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.558     8.134    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gnxpm_cdc.wr_pntr_bin_reg[3]
    SLICE_X54Y134        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.238    35.686    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X54Y134        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.316    36.003    
                         clock uncertainty           -0.035    35.967    
    SLICE_X54Y134        FDPE (Setup_fdpe_C_D)       -0.004    35.963    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         35.963    
                         arrival time                          -8.134    
  -------------------------------------------------------------------
                         slack                                 27.829    

Slack (MET) :             27.949ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.965ns  (logic 0.904ns (18.208%)  route 4.061ns (81.792%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 35.687 - 33.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.345     3.027    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X52Y132        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y132        FDRE (Prop_fdre_C_Q)         0.379     3.406 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/Q
                         net (fo=3, routed)           0.925     4.331    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_bit_count_reg[3][2]
    SLICE_X52Y132        LUT6 (Prop_lut6_I2_O)        0.105     4.436 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_3/O
                         net (fo=2, routed)           0.402     4.838    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/empty_fwft_i_reg
    SLICE_X56Y129        LUT3 (Prop_lut3_I2_O)        0.105     4.943 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          1.323     6.266    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/icn_cmd_en_reg[6]
    SLICE_X54Y134        LUT4 (Prop_lut4_I1_O)        0.105     6.371 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=25, routed)          0.604     6.975    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X59Y135        LUT6 (Prop_lut6_I0_O)        0.105     7.080 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2/O
                         net (fo=1, routed)           0.391     7.471    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2_n_0
    SLICE_X59Y134        LUT6 (Prop_lut6_I0_O)        0.105     7.576 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.416     7.991    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gnxpm_cdc.wr_pntr_bin_reg[3]
    SLICE_X54Y134        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.238    35.686    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X54Y134        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.316    36.003    
                         clock uncertainty           -0.035    35.967    
    SLICE_X54Y134        FDPE (Setup_fdpe_C_D)       -0.027    35.940    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         35.940    
                         arrival time                          -7.991    
  -------------------------------------------------------------------
                         slack                                 27.949    

Slack (MET) :             28.091ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 1.335ns (27.447%)  route 3.529ns (72.553%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 35.687 - 33.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.347     3.029    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y120        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y120        FDRE (Prop_fdre_C_Q)         0.348     3.377 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          1.348     4.725    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X52Y119        LUT5 (Prop_lut5_I1_O)        0.239     4.964 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.801     5.765    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X55Y119        LUT6 (Prop_lut6_I3_O)        0.105     5.870 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12/O
                         net (fo=1, routed)           0.000     5.870    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.310 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.310    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X55Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.408 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=17, routed)          1.380     7.788    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X49Y122        LUT5 (Prop_lut5_I3_O)        0.105     7.893 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     7.893    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X49Y122        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.238    35.687    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y122        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.299    35.986    
                         clock uncertainty           -0.035    35.950    
    SLICE_X49Y122        FDRE (Setup_fdre_C_D)        0.033    35.983    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         35.983    
                         arrival time                          -7.893    
  -------------------------------------------------------------------
                         slack                                 28.091    

Slack (MET) :             28.100ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.852ns  (logic 1.335ns (27.515%)  route 3.517ns (72.485%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 35.687 - 33.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.347     3.029    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y120        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y120        FDRE (Prop_fdre_C_Q)         0.348     3.377 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          1.348     4.725    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X52Y119        LUT5 (Prop_lut5_I1_O)        0.239     4.964 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.801     5.765    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X55Y119        LUT6 (Prop_lut6_I3_O)        0.105     5.870 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12/O
                         net (fo=1, routed)           0.000     5.870    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.310 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.310    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X55Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.408 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=17, routed)          1.368     7.776    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X49Y122        LUT5 (Prop_lut5_I3_O)        0.105     7.881 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     7.881    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/p_0_in__0[2]
    SLICE_X49Y122        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.238    35.687    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y122        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[2]/C
                         clock pessimism              0.299    35.986    
                         clock uncertainty           -0.035    35.950    
    SLICE_X49Y122        FDRE (Setup_fdre_C_D)        0.030    35.980    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         35.980    
                         arrival time                          -7.881    
  -------------------------------------------------------------------
                         slack                                 28.100    

Slack (MET) :             28.123ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.889ns  (logic 1.335ns (27.306%)  route 3.554ns (72.694%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 35.685 - 33.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.347     3.029    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y120        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y120        FDRE (Prop_fdre_C_Q)         0.348     3.377 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          1.348     4.725    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X52Y119        LUT5 (Prop_lut5_I1_O)        0.239     4.964 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.801     5.765    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X55Y119        LUT6 (Prop_lut6_I3_O)        0.105     5.870 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12/O
                         net (fo=1, routed)           0.000     5.870    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.310 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.310    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X55Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.408 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=17, routed)          1.405     7.813    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X50Y121        LUT5 (Prop_lut5_I3_O)        0.105     7.918 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[6]_i_1/O
                         net (fo=1, routed)           0.000     7.918    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/p_0_in__0[6]
    SLICE_X50Y121        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.236    35.684    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y121        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/C
                         clock pessimism              0.317    36.002    
                         clock uncertainty           -0.035    35.966    
    SLICE_X50Y121        FDRE (Setup_fdre_C_D)        0.074    36.040    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]
  -------------------------------------------------------------------
                         required time                         36.040    
                         arrival time                          -7.918    
  -------------------------------------------------------------------
                         slack                                 28.123    

Slack (MET) :             28.136ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/iTDO_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 0.918ns (20.389%)  route 3.584ns (79.611%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 35.681 - 33.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.345     3.027    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X52Y132        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y132        FDRE (Prop_fdre_C_Q)         0.379     3.406 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/Q
                         net (fo=3, routed)           0.925     4.331    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_bit_count_reg[3][2]
    SLICE_X52Y132        LUT6 (Prop_lut6_I2_O)        0.105     4.436 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_3/O
                         net (fo=2, routed)           0.396     4.832    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/empty_fwft_i_reg
    SLICE_X57Y129        LUT5 (Prop_lut5_I1_O)        0.105     4.937 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/iTDO_i_8/O
                         net (fo=1, routed)           0.627     5.564    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/iTDO_i_8_n_0
    SLICE_X57Y127        LUT6 (Prop_lut6_I0_O)        0.105     5.669 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/iTDO_i_4/O
                         net (fo=1, routed)           0.585     6.254    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/shift_reg_in_reg[17]
    SLICE_X52Y127        LUT6 (Prop_lut6_I2_O)        0.105     6.359 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/iTDO_i_2/O
                         net (fo=1, routed)           0.554     6.913    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]_0
    SLICE_X52Y127        LUT4 (Prop_lut4_I3_O)        0.119     7.032 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTDO_i_1/O
                         net (fo=1, routed)           0.497     7.529    dbg_hub/inst/CORE_XSDB.U_ICON/iTDO_next
    SLICE_X51Y125        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iTDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.233    35.681    dbg_hub/inst/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X51Y125        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iTDO_reg/C
                         clock pessimism              0.240    35.922    
                         clock uncertainty           -0.035    35.886    
    SLICE_X51Y125        FDRE (Setup_fdre_C_D)       -0.221    35.665    dbg_hub/inst/CORE_XSDB.U_ICON/iTDO_reg
  -------------------------------------------------------------------
                         required time                         35.665    
                         arrival time                          -7.529    
  -------------------------------------------------------------------
                         slack                                 28.136    

Slack (MET) :             28.137ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.875ns  (logic 1.335ns (27.385%)  route 3.540ns (72.615%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 35.685 - 33.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.347     3.029    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y120        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y120        FDRE (Prop_fdre_C_Q)         0.348     3.377 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          1.348     4.725    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X52Y119        LUT5 (Prop_lut5_I1_O)        0.239     4.964 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.801     5.765    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X55Y119        LUT6 (Prop_lut6_I3_O)        0.105     5.870 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12/O
                         net (fo=1, routed)           0.000     5.870    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.310 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.310    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X55Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.408 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=17, routed)          1.391     7.799    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X50Y121        LUT5 (Prop_lut5_I3_O)        0.105     7.904 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     7.904    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/p_0_in__0[4]
    SLICE_X50Y121        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.236    35.684    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y121        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[4]/C
                         clock pessimism              0.317    36.002    
                         clock uncertainty           -0.035    35.966    
    SLICE_X50Y121        FDRE (Setup_fdre_C_D)        0.074    36.040    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.040    
                         arrival time                          -7.904    
  -------------------------------------------------------------------
                         slack                                 28.137    

Slack (MET) :             28.299ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 1.335ns (28.679%)  route 3.320ns (71.321%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 35.687 - 33.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.347     3.029    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y120        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y120        FDRE (Prop_fdre_C_Q)         0.348     3.377 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          1.348     4.725    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X52Y119        LUT5 (Prop_lut5_I1_O)        0.239     4.964 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.801     5.765    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X55Y119        LUT6 (Prop_lut6_I3_O)        0.105     5.870 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12/O
                         net (fo=1, routed)           0.000     5.870    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.310 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.310    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X55Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.408 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=17, routed)          1.171     7.579    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X49Y122        LUT5 (Prop_lut5_I3_O)        0.105     7.684 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     7.684    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X49Y122        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.238    35.687    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y122        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.299    35.986    
                         clock uncertainty           -0.035    35.950    
    SLICE_X49Y122        FDRE (Setup_fdre_C_D)        0.032    35.982    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         35.982    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                 28.299    

Slack (MET) :             28.303ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.707ns  (logic 1.335ns (28.365%)  route 3.372ns (71.635%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 35.685 - 33.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.347     3.029    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y120        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y120        FDRE (Prop_fdre_C_Q)         0.348     3.377 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          1.348     4.725    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X52Y119        LUT5 (Prop_lut5_I1_O)        0.239     4.964 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.801     5.765    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X55Y119        LUT6 (Prop_lut6_I3_O)        0.105     5.870 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12/O
                         net (fo=1, routed)           0.000     5.870    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.310 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.310    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X55Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.408 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=17, routed)          1.223     7.630    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X50Y121        LUT5 (Prop_lut5_I3_O)        0.105     7.735 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     7.735    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/p_0_in__0[1]
    SLICE_X50Y121        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.236    35.684    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X50Y121        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[1]/C
                         clock pessimism              0.317    36.002    
                         clock uncertainty           -0.035    35.966    
    SLICE_X50Y121        FDRE (Setup_fdre_C_D)        0.072    36.038    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.038    
                         arrival time                          -7.735    
  -------------------------------------------------------------------
                         slack                                 28.303    

Slack (MET) :             28.425ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 1.335ns (29.214%)  route 3.235ns (70.786%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 35.687 - 33.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.347     3.029    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y120        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y120        FDRE (Prop_fdre_C_Q)         0.348     3.377 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          1.348     4.725    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X52Y119        LUT5 (Prop_lut5_I1_O)        0.239     4.964 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.801     5.765    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X55Y119        LUT6 (Prop_lut6_I3_O)        0.105     5.870 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12/O
                         net (fo=1, routed)           0.000     5.870    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.310 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.310    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X55Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.408 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=17, routed)          1.086     7.493    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X51Y120        LUT5 (Prop_lut5_I2_O)        0.105     7.598 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     7.598    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X51Y120        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.238    35.687    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y120        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.342    36.029    
                         clock uncertainty           -0.035    35.993    
    SLICE_X51Y120        FDRE (Setup_fdre_C_D)        0.030    36.023    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.023    
                         arrival time                          -7.598    
  -------------------------------------------------------------------
                         slack                                 28.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.327%)  route 0.071ns (35.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.725ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.552     1.332    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X71Y126        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDCE (Prop_fdce_C_Q)         0.128     1.460 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.071     1.531    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X70Y126        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.821     1.725    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X70Y126        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.380     1.345    
    SLICE_X70Y126        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090     1.435    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.725ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.552     1.332    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X71Y126        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y126        FDCE (Prop_fdce_C_Q)         0.141     1.473 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.110     1.584    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X70Y126        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.821     1.725    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X70Y126        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.380     1.345    
    SLICE_X70Y126        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.469    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.584    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.556     1.336    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X53Y136        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y136        FDPE (Prop_fdpe_C_Q)         0.141     1.477 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.532    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X53Y136        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.824     1.729    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X53Y136        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.393     1.336    
    SLICE_X53Y136        FDPE (Hold_fdpe_C_D)         0.075     1.411    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.556     1.336    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X65Y130        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y130        FDRE (Prop_fdre_C_Q)         0.141     1.477 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.055     1.532    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X65Y130        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.826     1.730    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X65Y130        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.394     1.336    
    SLICE_X65Y130        FDRE (Hold_fdre_C_D)         0.075     1.411    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.722ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.550     1.330    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X61Y126        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y126        FDRE (Prop_fdre_C_Q)         0.141     1.471 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.055     1.526    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[11]
    SLICE_X61Y126        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.817     1.722    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X61Y126        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
                         clock pessimism             -0.392     1.330    
    SLICE_X61Y126        FDRE (Hold_fdre_C_D)         0.075     1.405    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.557     1.337    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X61Y133        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y133        FDCE (Prop_fdce_C_Q)         0.141     1.478 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     1.533    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X61Y133        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.826     1.730    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X61Y133        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.393     1.337    
    SLICE_X61Y133        FDCE (Hold_fdce_C_D)         0.075     1.412    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.558     1.338    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X59Y136        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y136        FDCE (Prop_fdce_C_Q)         0.141     1.479 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     1.534    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X59Y136        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.827     1.732    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X59Y136        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.394     1.338    
    SLICE_X59Y136        FDCE (Hold_fdce_C_D)         0.075     1.413    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.725ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.552     1.332    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X69Y126        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y126        FDCE (Prop_fdce_C_Q)         0.141     1.473 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     1.528    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X69Y126        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.821     1.725    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X69Y126        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.393     1.332    
    SLICE_X69Y126        FDCE (Hold_fdce_C_D)         0.075     1.407    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.551     1.331    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X67Y125        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y125        FDCE (Prop_fdce_C_Q)         0.141     1.472 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     1.527    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X67Y125        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.820     1.724    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X67Y125        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.393     1.331    
    SLICE_X67Y125        FDCE (Hold_fdce_C_D)         0.075     1.406    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.848%)  route 0.058ns (29.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.551     1.331    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X68Y125        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y125        FDCE (Prop_fdce_C_Q)         0.141     1.472 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.058     1.530    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X68Y125        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.820     1.724    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X68Y125        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.393     1.331    
    SLICE_X68Y125        FDCE (Hold_fdce_C_D)         0.076     1.407    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y0  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X68Y125  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X68Y125  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X67Y125  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X69Y126  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X69Y126  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X69Y126  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.000      32.000     SLICE_X69Y126  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X60Y124  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X58Y126  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X70Y126  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X70Y126  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X70Y126  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X70Y126  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X70Y126  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X70Y126  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X70Y126  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X70Y126  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X70Y128  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X70Y128  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X70Y126  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X70Y126  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X70Y126  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X70Y126  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X70Y126  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X70Y126  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X70Y126  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X70Y126  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X70Y126  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X70Y126  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
  To Clock:  INIT_CLK_IN

Setup :            0  Failing Endpoints,  Worst Slack        1.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.568ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.542ns  (required time - arrival time)
  Source:                 chipscope1.channel_up_vio_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            chipscope1.channel_up_vio_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             INIT_CLK_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (INIT_CLK_IN rise@20.000ns - aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@16.000ns)
  Data Path Delay:        3.957ns  (logic 0.379ns (9.579%)  route 3.578ns (90.421%))
  Logic Levels:           0  
  Clock Path Skew:        1.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.377ns = ( 24.377 - 20.000 ) 
    Source Clock Delay      (SCD):    2.768ns = ( 18.768 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.257    17.257    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    17.338 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.430    18.768    chipscope1.channel_up_vio_cdc_sync_exdes/prmry_aclk
    SLICE_X73Y145        FDRE                                         r  chipscope1.channel_up_vio_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y145        FDRE (Prop_fdre_C_Q)         0.379    19.147 r  chipscope1.channel_up_vio_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/Q
                         net (fo=1, routed)           3.578    22.725    chipscope1.channel_up_vio_cdc_sync_exdes/p_level_in_d1_cdc_from
    SLICE_X73Y143        FDRE                                         r  chipscope1.channel_up_vio_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK_IN rise edge)
                                                     20.000    20.000 r  
    L19                                               0.000    20.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.359    21.359 r  init_clk_bufg/O
                         net (fo=3, routed)           1.620    22.979    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.056 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.320    24.377    chipscope1.channel_up_vio_cdc_sync_exdes/scndry_aclk
    SLICE_X73Y143        FDRE                                         r  chipscope1.channel_up_vio_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg/C
                         clock pessimism              0.000    24.377    
                         clock uncertainty           -0.035    24.341    
    SLICE_X73Y143        FDRE (Setup_fdre_C_D)       -0.075    24.266    chipscope1.channel_up_vio_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg
  -------------------------------------------------------------------
                         required time                         24.266    
                         arrival time                         -22.725    
  -------------------------------------------------------------------
                         slack                                  1.542    

Slack (MET) :             1.562ns  (required time - arrival time)
  Source:                 chipscope1.lane_up_vio_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            chipscope1.lane_up_vio_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             INIT_CLK_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (INIT_CLK_IN rise@20.000ns - aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@16.000ns)
  Data Path Delay:        3.938ns  (logic 0.379ns (9.624%)  route 3.559ns (90.376%))
  Logic Levels:           0  
  Clock Path Skew:        1.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.379ns = ( 24.379 - 20.000 ) 
    Source Clock Delay      (SCD):    2.768ns = ( 18.768 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.257    17.257    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    17.338 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.430    18.768    chipscope1.lane_up_vio_cdc_sync_exdes/prmry_aclk
    SLICE_X73Y147        FDRE                                         r  chipscope1.lane_up_vio_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y147        FDRE (Prop_fdre_C_Q)         0.379    19.147 r  chipscope1.lane_up_vio_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/Q
                         net (fo=1, routed)           3.559    22.706    chipscope1.lane_up_vio_cdc_sync_exdes/p_level_in_d1_cdc_from
    SLICE_X75Y145        FDRE                                         r  chipscope1.lane_up_vio_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK_IN rise edge)
                                                     20.000    20.000 r  
    L19                                               0.000    20.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.359    21.359 r  init_clk_bufg/O
                         net (fo=3, routed)           1.620    22.979    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.056 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.322    24.379    chipscope1.lane_up_vio_cdc_sync_exdes/scndry_aclk
    SLICE_X75Y145        FDRE                                         r  chipscope1.lane_up_vio_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg/C
                         clock pessimism              0.000    24.379    
                         clock uncertainty           -0.035    24.343    
    SLICE_X75Y145        FDRE (Setup_fdre_C_D)       -0.075    24.268    chipscope1.lane_up_vio_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg
  -------------------------------------------------------------------
                         required time                         24.268    
                         arrival time                         -22.706    
  -------------------------------------------------------------------
                         slack                                  1.562    

Slack (MET) :             1.852ns  (required time - arrival time)
  Source:                 chipscope1.tx_lock_vio_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            chipscope1.tx_lock_vio_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             INIT_CLK_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (INIT_CLK_IN rise@20.000ns - aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@16.000ns)
  Data Path Delay:        3.647ns  (logic 0.379ns (10.391%)  route 3.268ns (89.609%))
  Logic Levels:           0  
  Clock Path Skew:        1.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 24.373 - 20.000 ) 
    Source Clock Delay      (SCD):    2.763ns = ( 18.763 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.257    17.257    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    17.338 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.425    18.763    chipscope1.tx_lock_vio_cdc_sync_exdes/prmry_aclk
    SLICE_X75Y135        FDRE                                         r  chipscope1.tx_lock_vio_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y135        FDRE (Prop_fdre_C_Q)         0.379    19.142 r  chipscope1.tx_lock_vio_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/Q
                         net (fo=1, routed)           3.268    22.410    chipscope1.tx_lock_vio_cdc_sync_exdes/p_level_in_d1_cdc_from
    SLICE_X75Y134        FDRE                                         r  chipscope1.tx_lock_vio_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK_IN rise edge)
                                                     20.000    20.000 r  
    L19                                               0.000    20.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.359    21.359 r  init_clk_bufg/O
                         net (fo=3, routed)           1.620    22.979    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.056 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.316    24.373    chipscope1.tx_lock_vio_cdc_sync_exdes/scndry_aclk
    SLICE_X75Y134        FDRE                                         r  chipscope1.tx_lock_vio_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg/C
                         clock pessimism              0.000    24.373    
                         clock uncertainty           -0.035    24.337    
    SLICE_X75Y134        FDRE (Setup_fdre_C_D)       -0.075    24.262    chipscope1.tx_lock_vio_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg
  -------------------------------------------------------------------
                         required time                         24.262    
                         arrival time                         -22.410    
  -------------------------------------------------------------------
                         slack                                  1.852    

Slack (MET) :             1.877ns  (required time - arrival time)
  Source:                 chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             INIT_CLK_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (INIT_CLK_IN rise@20.000ns - aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@16.000ns)
  Data Path Delay:        3.539ns  (logic 0.398ns (11.246%)  route 3.141ns (88.754%))
  Logic Levels:           0  
  Clock Path Skew:        1.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns = ( 24.300 - 20.000 ) 
    Source Clock Delay      (SCD):    2.689ns = ( 18.689 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.257    17.257    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    17.338 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.351    18.689    chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/clk
    SLICE_X56Y140        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDRE (Prop_fdre_C_Q)         0.398    19.087 r  chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           3.141    22.228    chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1
    SLICE_X57Y140        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK_IN rise edge)
                                                     20.000    20.000 r  
    L19                                               0.000    20.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.359    21.359 r  init_clk_bufg/O
                         net (fo=3, routed)           1.620    22.979    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.056 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.243    24.300    chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/s_dclk_o
    SLICE_X57Y140        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/C
                         clock pessimism              0.000    24.300    
                         clock uncertainty           -0.035    24.264    
    SLICE_X57Y140        FDRE (Setup_fdre_C_D)       -0.159    24.105    chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                         24.105    
                         arrival time                         -22.228    
  -------------------------------------------------------------------
                         slack                                  1.877    

Slack (MET) :             1.980ns  (required time - arrival time)
  Source:                 chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             INIT_CLK_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (INIT_CLK_IN rise@20.000ns - aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@16.000ns)
  Data Path Delay:        3.423ns  (logic 0.398ns (11.627%)  route 3.025ns (88.373%))
  Logic Levels:           0  
  Clock Path Skew:        1.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns = ( 24.300 - 20.000 ) 
    Source Clock Delay      (SCD):    2.689ns = ( 18.689 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.257    17.257    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    17.338 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.351    18.689    chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/clk
    SLICE_X56Y140        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDRE (Prop_fdre_C_Q)         0.398    19.087 r  chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           3.025    22.112    chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1
    SLICE_X57Y140        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK_IN rise edge)
                                                     20.000    20.000 r  
    L19                                               0.000    20.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.359    21.359 r  init_clk_bufg/O
                         net (fo=3, routed)           1.620    22.979    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.056 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.243    24.300    chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/s_dclk_o
    SLICE_X57Y140        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/C
                         clock pessimism              0.000    24.300    
                         clock uncertainty           -0.035    24.264    
    SLICE_X57Y140        FDRE (Setup_fdre_C_D)       -0.172    24.092    chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                         24.092    
                         arrival time                         -22.112    
  -------------------------------------------------------------------
                         slack                                  1.980    

Slack (MET) :             2.005ns  (required time - arrival time)
  Source:                 aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            chipscope1.tx_resetdone_ila_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             INIT_CLK_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (INIT_CLK_IN rise@20.000ns - aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@16.000ns)
  Data Path Delay:        3.528ns  (logic 0.398ns (11.282%)  route 3.130ns (88.718%))
  Logic Levels:           0  
  Clock Path Skew:        1.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.504ns = ( 24.504 - 20.000 ) 
    Source Clock Delay      (SCD):    2.774ns = ( 18.774 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.257    17.257    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    17.338 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.436    18.774    aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/gtrxreset_o_reg
    SLICE_X78Y149        FDRE                                         r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y149        FDRE (Prop_fdre_C_Q)         0.398    19.172 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=3, routed)           3.130    22.302    chipscope1.tx_resetdone_ila_cdc_sync_exdes/prmry_in
    SLICE_X75Y151        FDRE                                         r  chipscope1.tx_resetdone_ila_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK_IN rise edge)
                                                     20.000    20.000 r  
    L19                                               0.000    20.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.359    21.359 r  init_clk_bufg/O
                         net (fo=3, routed)           1.620    22.979    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.056 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.448    24.504    chipscope1.tx_resetdone_ila_cdc_sync_exdes/prmry_aclk
    SLICE_X75Y151        FDRE                                         r  chipscope1.tx_resetdone_ila_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/C
                         clock pessimism              0.000    24.504    
                         clock uncertainty           -0.035    24.469    
    SLICE_X75Y151        FDRE (Setup_fdre_C_D)       -0.162    24.307    chipscope1.tx_resetdone_ila_cdc_sync_exdes/p_level_in_d1_cdc_from_reg
  -------------------------------------------------------------------
                         required time                         24.307    
                         arrival time                         -22.302    
  -------------------------------------------------------------------
                         slack                                  2.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            chipscope1.tx_resetdone_ila_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             INIT_CLK_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_CLK_IN rise@0.000ns - aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.148ns (9.109%)  route 1.477ns (90.891%))
  Logic Levels:           0  
  Clock Path Skew:        1.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.114ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        0.595     1.114    aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/gtrxreset_o_reg
    SLICE_X78Y149        FDRE                                         r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y149        FDRE (Prop_fdre_C_Q)         0.148     1.262 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=3, routed)           1.477     2.739    chipscope1.tx_resetdone_ila_cdc_sync_exdes/prmry_in
    SLICE_X75Y151        FDRE                                         r  chipscope1.tx_resetdone_ila_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.450     0.450 r  init_clk_bufg/O
                         net (fo=3, routed)           0.695     1.145    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.174 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.941     2.115    chipscope1.tx_resetdone_ila_cdc_sync_exdes/prmry_aclk
    SLICE_X75Y151        FDRE                                         r  chipscope1.tx_resetdone_ila_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/C
                         clock pessimism              0.000     2.115    
                         clock uncertainty            0.035     2.150    
    SLICE_X75Y151        FDRE (Hold_fdre_C_D)         0.021     2.171    chipscope1.tx_resetdone_ila_cdc_sync_exdes/p_level_in_d1_cdc_from_reg
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.739    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             INIT_CLK_IN
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (INIT_CLK_IN rise@0.000ns - aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.762ns  (logic 0.319ns (11.549%)  route 2.443ns (88.451%))
  Logic Levels:           0  
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.566ns
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.199     1.199    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     1.276 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.243     2.519    chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/clk
    SLICE_X56Y140        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDRE (Prop_fdre_C_Q)         0.319     2.838 r  chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           2.443     5.281    chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1
    SLICE_X57Y140        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  init_clk_bufg/O
                         net (fo=3, routed)           1.709     3.134    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.215 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.351     4.566    chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/s_dclk_o
    SLICE_X57Y140        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/C
                         clock pessimism              0.000     4.566    
                         clock uncertainty            0.035     4.602    
    SLICE_X57Y140        FDRE (Hold_fdre_C_D)         0.058     4.660    chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                         -4.660    
                         arrival time                           5.281    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 chipscope1.tx_lock_vio_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            chipscope1.tx_lock_vio_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             INIT_CLK_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_CLK_IN rise@0.000ns - aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.141ns (8.341%)  route 1.549ns (91.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.925ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.106ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        0.587     1.106    chipscope1.tx_lock_vio_cdc_sync_exdes/prmry_aclk
    SLICE_X75Y135        FDRE                                         r  chipscope1.tx_lock_vio_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y135        FDRE (Prop_fdre_C_Q)         0.141     1.247 r  chipscope1.tx_lock_vio_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/Q
                         net (fo=1, routed)           1.549     2.797    chipscope1.tx_lock_vio_cdc_sync_exdes/p_level_in_d1_cdc_from
    SLICE_X75Y134        FDRE                                         r  chipscope1.tx_lock_vio_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.450     0.450 r  init_clk_bufg/O
                         net (fo=3, routed)           0.695     1.145    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.174 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.858     2.031    chipscope1.tx_lock_vio_cdc_sync_exdes/scndry_aclk
    SLICE_X75Y134        FDRE                                         r  chipscope1.tx_lock_vio_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg/C
                         clock pessimism              0.000     2.031    
                         clock uncertainty            0.035     2.067    
    SLICE_X75Y134        FDRE (Hold_fdre_C_D)         0.046     2.113    chipscope1.tx_lock_vio_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             INIT_CLK_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_CLK_IN rise@0.000ns - aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 0.148ns (8.487%)  route 1.596ns (91.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.924ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.077ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        0.558     1.077    chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/clk
    SLICE_X56Y140        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y140        FDRE (Prop_fdre_C_Q)         0.148     1.225 r  chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           1.596     2.821    chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1
    SLICE_X57Y140        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.450     0.450 r  init_clk_bufg/O
                         net (fo=3, routed)           0.695     1.145    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.174 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.828     2.001    chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/s_dclk_o
    SLICE_X57Y140        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/C
                         clock pessimism              0.000     2.001    
                         clock uncertainty            0.035     2.037    
    SLICE_X57Y140        FDRE (Hold_fdre_C_D)         0.022     2.059    chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.821    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.892ns  (arrival time - required time)
  Source:                 chipscope1.lane_up_vio_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            chipscope1.lane_up_vio_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             INIT_CLK_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_CLK_IN rise@0.000ns - aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.141ns (7.417%)  route 1.760ns (92.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.928ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.109ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        0.590     1.109    chipscope1.lane_up_vio_cdc_sync_exdes/prmry_aclk
    SLICE_X73Y147        FDRE                                         r  chipscope1.lane_up_vio_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y147        FDRE (Prop_fdre_C_Q)         0.141     1.250 r  chipscope1.lane_up_vio_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/Q
                         net (fo=1, routed)           1.760     3.010    chipscope1.lane_up_vio_cdc_sync_exdes/p_level_in_d1_cdc_from
    SLICE_X75Y145        FDRE                                         r  chipscope1.lane_up_vio_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.450     0.450 r  init_clk_bufg/O
                         net (fo=3, routed)           0.695     1.145    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.174 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.864     2.037    chipscope1.lane_up_vio_cdc_sync_exdes/scndry_aclk
    SLICE_X75Y145        FDRE                                         r  chipscope1.lane_up_vio_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg/C
                         clock pessimism              0.000     2.037    
                         clock uncertainty            0.035     2.073    
    SLICE_X75Y145        FDRE (Hold_fdre_C_D)         0.046     2.119    chipscope1.lane_up_vio_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           3.010    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 chipscope1.channel_up_vio_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            chipscope1.channel_up_vio_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             INIT_CLK_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_CLK_IN rise@0.000ns - aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 0.141ns (7.174%)  route 1.825ns (92.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.108ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        0.589     1.108    chipscope1.channel_up_vio_cdc_sync_exdes/prmry_aclk
    SLICE_X73Y145        FDRE                                         r  chipscope1.channel_up_vio_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y145        FDRE (Prop_fdre_C_Q)         0.141     1.249 r  chipscope1.channel_up_vio_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/Q
                         net (fo=1, routed)           1.825     3.074    chipscope1.channel_up_vio_cdc_sync_exdes/p_level_in_d1_cdc_from
    SLICE_X73Y143        FDRE                                         r  chipscope1.channel_up_vio_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.450     0.450 r  init_clk_bufg/O
                         net (fo=3, routed)           0.695     1.145    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.174 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.860     2.034    chipscope1.channel_up_vio_cdc_sync_exdes/scndry_aclk
    SLICE_X73Y143        FDRE                                         r  chipscope1.channel_up_vio_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg/C
                         clock pessimism              0.000     2.034    
                         clock uncertainty            0.035     2.070    
    SLICE_X73Y143        FDRE (Hold_fdre_C_D)         0.046     2.116    chipscope1.channel_up_vio_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           3.074    
  -------------------------------------------------------------------
                         slack                                  0.958    





---------------------------------------------------------------------------------------------------
From Clock:  INIT_CLK_IN
  To Clock:  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.949ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.291ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.949ns  (required time - arrival time)
  Source:                 chipscope1.system_reset_vio_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chipscope1.system_reset_vio_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@64.000ns - INIT_CLK_IN rise@60.000ns)
  Data Path Delay:        0.897ns  (logic 0.433ns (48.277%)  route 0.464ns (51.723%))
  Logic Levels:           0  
  Clock Path Skew:        -2.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.598ns = ( 66.598 - 64.000 ) 
    Source Clock Delay      (SCD):    4.644ns = ( 64.644 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                     60.000    60.000 r  
    L19                                               0.000    60.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000    60.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.425    61.425 r  init_clk_bufg/O
                         net (fo=3, routed)           1.709    63.134    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    63.215 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.429    64.644    chipscope1.system_reset_vio_cdc_sync_exdes/prmry_aclk
    SLICE_X76Y139        FDRE                                         r  chipscope1.system_reset_vio_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y139        FDRE (Prop_fdre_C_Q)         0.433    65.077 r  chipscope1.system_reset_vio_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/Q
                         net (fo=1, routed)           0.464    65.541    chipscope1.system_reset_vio_cdc_sync_exdes/p_level_in_d1_cdc_from
    SLICE_X77Y143        FDRE                                         r  chipscope1.system_reset_vio_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                     64.000    64.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    64.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.199    65.199    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    65.276 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.322    66.598    chipscope1.system_reset_vio_cdc_sync_exdes/scndry_aclk
    SLICE_X77Y143        FDRE                                         r  chipscope1.system_reset_vio_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg/C
                         clock pessimism              0.000    66.598    
                         clock uncertainty           -0.035    66.563    
    SLICE_X77Y143        FDRE (Setup_fdre_C_D)       -0.073    66.490    chipscope1.system_reset_vio_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg
  -------------------------------------------------------------------
                         required time                         66.490    
                         arrival time                         -65.541    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             1.003ns  (required time - arrival time)
  Source:                 chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@64.000ns - INIT_CLK_IN rise@60.000ns)
  Data Path Delay:        0.781ns  (logic 0.398ns (50.961%)  route 0.383ns (49.039%))
  Logic Levels:           0  
  Clock Path Skew:        -2.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.520ns = ( 66.520 - 64.000 ) 
    Source Clock Delay      (SCD):    4.569ns = ( 64.569 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                     60.000    60.000 r  
    L19                                               0.000    60.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000    60.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.425    61.425 r  init_clk_bufg/O
                         net (fo=3, routed)           1.709    63.134    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    63.215 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.354    64.569    chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/s_dclk_o
    SLICE_X60Y141        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y141        FDRE (Prop_fdre_C_Q)         0.398    64.967 r  chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.383    65.350    chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1
    SLICE_X60Y140        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                     64.000    64.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    64.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.199    65.199    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    65.276 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.244    66.520    chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/out
    SLICE_X60Y140        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/C
                         clock pessimism              0.000    66.520    
                         clock uncertainty           -0.035    66.485    
    SLICE_X60Y140        FDRE (Setup_fdre_C_D)       -0.131    66.354    chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                         66.354    
                         arrival time                         -65.350    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.029ns  (required time - arrival time)
  Source:                 chipscope1.tx_lock_i_ila_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chipscope1.tx_lock_i_ila_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@64.000ns - INIT_CLK_IN rise@60.000ns)
  Data Path Delay:        0.806ns  (logic 0.433ns (53.740%)  route 0.373ns (46.260%))
  Logic Levels:           0  
  Clock Path Skew:        -2.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 66.724 - 64.000 ) 
    Source Clock Delay      (SCD):    4.781ns = ( 64.781 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                     60.000    60.000 r  
    L19                                               0.000    60.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000    60.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.425    61.425 r  init_clk_bufg/O
                         net (fo=3, routed)           1.709    63.134    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    63.215 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.566    64.781    chipscope1.tx_lock_i_ila_cdc_sync_exdes/prmry_aclk
    SLICE_X74Y153        FDRE                                         r  chipscope1.tx_lock_i_ila_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y153        FDRE (Prop_fdre_C_Q)         0.433    65.214 r  chipscope1.tx_lock_i_ila_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/Q
                         net (fo=1, routed)           0.373    65.587    chipscope1.tx_lock_i_ila_cdc_sync_exdes/p_level_in_d1_cdc_from
    SLICE_X73Y153        FDRE                                         r  chipscope1.tx_lock_i_ila_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                     64.000    64.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    64.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.199    65.199    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    65.276 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.448    66.724    chipscope1.tx_lock_i_ila_cdc_sync_exdes/scndry_aclk
    SLICE_X73Y153        FDRE                                         r  chipscope1.tx_lock_i_ila_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg/C
                         clock pessimism              0.000    66.724    
                         clock uncertainty           -0.035    66.689    
    SLICE_X73Y153        FDRE (Setup_fdre_C_D)       -0.073    66.616    chipscope1.tx_lock_i_ila_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg
  -------------------------------------------------------------------
                         required time                         66.616    
                         arrival time                         -65.587    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chipscope1.i_ila/inst/ila_core_inst/use_probe_debug_circuit_2_reg/D
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@64.000ns - INIT_CLK_IN rise@60.000ns)
  Data Path Delay:        0.786ns  (logic 0.379ns (48.239%)  route 0.407ns (51.761%))
  Logic Levels:           0  
  Clock Path Skew:        -2.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.527ns = ( 66.527 - 64.000 ) 
    Source Clock Delay      (SCD):    4.576ns = ( 64.576 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                     60.000    60.000 r  
    L19                                               0.000    60.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000    60.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.425    61.425 r  init_clk_bufg/O
                         net (fo=3, routed)           1.709    63.134    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    63.215 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.361    64.576    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X71Y144        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y144        FDRE (Prop_fdre_C_Q)         0.379    64.955 r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/Q
                         net (fo=2, routed)           0.407    65.362    chipscope1.i_ila/inst/ila_core_inst/use_probe_debug_circuit_1
    SLICE_X71Y145        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/use_probe_debug_circuit_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                     64.000    64.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    64.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.199    65.199    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    65.276 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.251    66.527    chipscope1.i_ila/inst/ila_core_inst/out
    SLICE_X71Y145        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/use_probe_debug_circuit_2_reg/C
                         clock pessimism              0.000    66.527    
                         clock uncertainty           -0.035    66.492    
    SLICE_X71Y145        FDRE (Setup_fdre_C_D)       -0.047    66.445    chipscope1.i_ila/inst/ila_core_inst/use_probe_debug_circuit_2_reg
  -------------------------------------------------------------------
                         required time                         66.445    
                         arrival time                         -65.362    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.105ns  (required time - arrival time)
  Source:                 chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chipscope1.i_ila/inst/ila_core_inst/en_adv_trigger_2_reg/D
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@64.000ns - INIT_CLK_IN rise@60.000ns)
  Data Path Delay:        0.776ns  (logic 0.379ns (48.810%)  route 0.397ns (51.190%))
  Logic Levels:           0  
  Clock Path Skew:        -2.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.523ns = ( 66.523 - 64.000 ) 
    Source Clock Delay      (SCD):    4.574ns = ( 64.574 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                     60.000    60.000 r  
    L19                                               0.000    60.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000    60.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.425    61.425 r  init_clk_bufg/O
                         net (fo=3, routed)           1.709    63.134    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    63.215 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.359    64.574    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X69Y141        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y141        FDRE (Prop_fdre_C_Q)         0.379    64.953 r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/Q
                         net (fo=2, routed)           0.397    65.351    chipscope1.i_ila/inst/ila_core_inst/en_adv_trigger_1
    SLICE_X67Y141        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/en_adv_trigger_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                     64.000    64.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    64.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.199    65.199    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    65.276 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.247    66.523    chipscope1.i_ila/inst/ila_core_inst/out
    SLICE_X67Y141        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/en_adv_trigger_2_reg/C
                         clock pessimism              0.000    66.523    
                         clock uncertainty           -0.035    66.488    
    SLICE_X67Y141        FDRE (Setup_fdre_C_D)       -0.032    66.456    chipscope1.i_ila/inst/ila_core_inst/en_adv_trigger_2_reg
  -------------------------------------------------------------------
                         required time                         66.456    
                         arrival time                         -65.351    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.116ns  (required time - arrival time)
  Source:                 chipscope1.pll_not_locked_ila_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chipscope1.pll_not_locked_ila_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@64.000ns - INIT_CLK_IN rise@60.000ns)
  Data Path Delay:        0.758ns  (logic 0.379ns (49.983%)  route 0.379ns (50.017%))
  Logic Levels:           0  
  Clock Path Skew:        -2.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 66.724 - 64.000 ) 
    Source Clock Delay      (SCD):    4.781ns = ( 64.781 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                     60.000    60.000 r  
    L19                                               0.000    60.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000    60.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.425    61.425 r  init_clk_bufg/O
                         net (fo=3, routed)           1.709    63.134    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    63.215 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.566    64.781    chipscope1.pll_not_locked_ila_cdc_sync_exdes/prmry_aclk
    SLICE_X75Y151        FDRE                                         r  chipscope1.pll_not_locked_ila_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y151        FDRE (Prop_fdre_C_Q)         0.379    65.160 r  chipscope1.pll_not_locked_ila_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/Q
                         net (fo=1, routed)           0.379    65.540    chipscope1.pll_not_locked_ila_cdc_sync_exdes/p_level_in_d1_cdc_from
    SLICE_X74Y151        FDRE                                         r  chipscope1.pll_not_locked_ila_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                     64.000    64.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    64.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.199    65.199    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    65.276 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.448    66.724    chipscope1.pll_not_locked_ila_cdc_sync_exdes/scndry_aclk
    SLICE_X74Y151        FDRE                                         r  chipscope1.pll_not_locked_ila_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg/C
                         clock pessimism              0.000    66.724    
                         clock uncertainty           -0.035    66.689    
    SLICE_X74Y151        FDRE (Setup_fdre_C_D)       -0.033    66.656    chipscope1.pll_not_locked_ila_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg
  -------------------------------------------------------------------
                         required time                         66.656    
                         arrival time                         -65.540    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.120ns  (required time - arrival time)
  Source:                 chipscope1.tx_resetdone_ila_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chipscope1.tx_resetdone_ila_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@64.000ns - INIT_CLK_IN rise@60.000ns)
  Data Path Delay:        0.576ns  (logic 0.348ns (60.443%)  route 0.228ns (39.557%))
  Logic Levels:           0  
  Clock Path Skew:        -2.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 66.724 - 64.000 ) 
    Source Clock Delay      (SCD):    4.781ns = ( 64.781 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                     60.000    60.000 r  
    L19                                               0.000    60.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000    60.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.425    61.425 r  init_clk_bufg/O
                         net (fo=3, routed)           1.709    63.134    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    63.215 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.566    64.781    chipscope1.tx_resetdone_ila_cdc_sync_exdes/prmry_aclk
    SLICE_X75Y151        FDRE                                         r  chipscope1.tx_resetdone_ila_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y151        FDRE (Prop_fdre_C_Q)         0.348    65.129 r  chipscope1.tx_resetdone_ila_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/Q
                         net (fo=1, routed)           0.228    65.357    chipscope1.tx_resetdone_ila_cdc_sync_exdes/p_level_in_d1_cdc_from
    SLICE_X75Y150        FDRE                                         r  chipscope1.tx_resetdone_ila_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                     64.000    64.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    64.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.199    65.199    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    65.276 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.448    66.724    chipscope1.tx_resetdone_ila_cdc_sync_exdes/scndry_aclk
    SLICE_X75Y150        FDRE                                         r  chipscope1.tx_resetdone_ila_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg/C
                         clock pessimism              0.000    66.724    
                         clock uncertainty           -0.035    66.689    
    SLICE_X75Y150        FDRE (Setup_fdre_C_D)       -0.212    66.477    chipscope1.tx_resetdone_ila_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg
  -------------------------------------------------------------------
                         required time                         66.477    
                         arrival time                         -65.357    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.153ns  (required time - arrival time)
  Source:                 chipscope1.link_reset_ila_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chipscope1.link_reset_ila_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@64.000ns - INIT_CLK_IN rise@60.000ns)
  Data Path Delay:        0.680ns  (logic 0.433ns (63.692%)  route 0.247ns (36.308%))
  Logic Levels:           0  
  Clock Path Skew:        -2.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 66.724 - 64.000 ) 
    Source Clock Delay      (SCD):    4.781ns = ( 64.781 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                     60.000    60.000 r  
    L19                                               0.000    60.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000    60.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.425    61.425 r  init_clk_bufg/O
                         net (fo=3, routed)           1.709    63.134    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    63.215 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.566    64.781    chipscope1.link_reset_ila_cdc_sync_exdes/prmry_aclk
    SLICE_X74Y153        FDRE                                         r  chipscope1.link_reset_ila_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y153        FDRE (Prop_fdre_C_Q)         0.433    65.214 r  chipscope1.link_reset_ila_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/Q
                         net (fo=1, routed)           0.247    65.461    chipscope1.link_reset_ila_cdc_sync_exdes/p_level_in_d1_cdc_from
    SLICE_X73Y153        FDRE                                         r  chipscope1.link_reset_ila_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                     64.000    64.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    64.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.199    65.199    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    65.276 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.448    66.724    chipscope1.link_reset_ila_cdc_sync_exdes/scndry_aclk
    SLICE_X73Y153        FDRE                                         r  chipscope1.link_reset_ila_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg/C
                         clock pessimism              0.000    66.724    
                         clock uncertainty           -0.035    66.689    
    SLICE_X73Y153        FDRE (Setup_fdre_C_D)       -0.075    66.614    chipscope1.link_reset_ila_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg
  -------------------------------------------------------------------
                         required time                         66.614    
                         arrival time                         -65.461    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.153ns  (required time - arrival time)
  Source:                 chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@64.000ns - INIT_CLK_IN rise@60.000ns)
  Data Path Delay:        0.611ns  (logic 0.348ns (56.912%)  route 0.263ns (43.088%))
  Logic Levels:           0  
  Clock Path Skew:        -2.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.519ns = ( 66.519 - 64.000 ) 
    Source Clock Delay      (SCD):    4.567ns = ( 64.567 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                     60.000    60.000 r  
    L19                                               0.000    60.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000    60.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.425    61.425 r  init_clk_bufg/O
                         net (fo=3, routed)           1.709    63.134    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    63.215 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.352    64.567    chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/s_dclk_o
    SLICE_X59Y138        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y138        FDRE (Prop_fdre_C_Q)         0.348    64.915 r  chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.263    65.179    chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1
    SLICE_X58Y139        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                     64.000    64.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    64.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.199    65.199    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    65.276 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.243    66.519    chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/out
    SLICE_X58Y139        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/C
                         clock pessimism              0.000    66.519    
                         clock uncertainty           -0.035    66.484    
    SLICE_X58Y139        FDRE (Setup_fdre_C_D)       -0.152    66.332    chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                         66.332    
                         arrival time                         -65.179    
  -------------------------------------------------------------------
                         slack                                  1.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 chipscope1.link_reset_ila_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chipscope1.link_reset_ila_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns - INIT_CLK_IN rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (59.028%)  route 0.114ns (40.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  init_clk_bufg/O
                         net (fo=3, routed)           0.640     0.902    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.928 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.665     1.593    chipscope1.link_reset_ila_cdc_sync_exdes/prmry_aclk
    SLICE_X74Y153        FDRE                                         r  chipscope1.link_reset_ila_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y153        FDRE (Prop_fdre_C_Q)         0.164     1.757 r  chipscope1.link_reset_ila_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/Q
                         net (fo=1, routed)           0.114     1.871    chipscope1.link_reset_ila_cdc_sync_exdes/p_level_in_d1_cdc_from
    SLICE_X73Y153        FDRE                                         r  chipscope1.link_reset_ila_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        0.940     1.499    chipscope1.link_reset_ila_cdc_sync_exdes/scndry_aclk
    SLICE_X73Y153        FDRE                                         r  chipscope1.link_reset_ila_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg/C
                         clock pessimism              0.000     1.499    
                         clock uncertainty            0.035     1.534    
    SLICE_X73Y153        FDRE (Hold_fdre_C_D)         0.046     1.580    chipscope1.link_reset_ila_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 chipscope1.pll_not_locked_ila_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chipscope1.pll_not_locked_ila_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns - INIT_CLK_IN rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.742%)  route 0.167ns (54.258%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  init_clk_bufg/O
                         net (fo=3, routed)           0.640     0.902    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.928 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.666     1.594    chipscope1.pll_not_locked_ila_cdc_sync_exdes/prmry_aclk
    SLICE_X75Y151        FDRE                                         r  chipscope1.pll_not_locked_ila_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y151        FDRE (Prop_fdre_C_Q)         0.141     1.735 r  chipscope1.pll_not_locked_ila_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/Q
                         net (fo=1, routed)           0.167     1.903    chipscope1.pll_not_locked_ila_cdc_sync_exdes/p_level_in_d1_cdc_from
    SLICE_X74Y151        FDRE                                         r  chipscope1.pll_not_locked_ila_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        0.941     1.500    chipscope1.pll_not_locked_ila_cdc_sync_exdes/scndry_aclk
    SLICE_X74Y151        FDRE                                         r  chipscope1.pll_not_locked_ila_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg/C
                         clock pessimism              0.000     1.500    
                         clock uncertainty            0.035     1.535    
    SLICE_X74Y151        FDRE (Hold_fdre_C_D)         0.075     1.610    chipscope1.pll_not_locked_ila_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 chipscope1.tx_resetdone_ila_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chipscope1.tx_resetdone_ila_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns - INIT_CLK_IN rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.759%)  route 0.106ns (45.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  init_clk_bufg/O
                         net (fo=3, routed)           0.640     0.902    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.928 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.666     1.594    chipscope1.tx_resetdone_ila_cdc_sync_exdes/prmry_aclk
    SLICE_X75Y151        FDRE                                         r  chipscope1.tx_resetdone_ila_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y151        FDRE (Prop_fdre_C_Q)         0.128     1.722 r  chipscope1.tx_resetdone_ila_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/Q
                         net (fo=1, routed)           0.106     1.828    chipscope1.tx_resetdone_ila_cdc_sync_exdes/p_level_in_d1_cdc_from
    SLICE_X75Y150        FDRE                                         r  chipscope1.tx_resetdone_ila_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        0.941     1.500    chipscope1.tx_resetdone_ila_cdc_sync_exdes/scndry_aclk
    SLICE_X75Y150        FDRE                                         r  chipscope1.tx_resetdone_ila_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg/C
                         clock pessimism              0.000     1.500    
                         clock uncertainty            0.035     1.535    
    SLICE_X75Y150        FDRE (Hold_fdre_C_D)        -0.008     1.527    chipscope1.tx_resetdone_ila_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns - INIT_CLK_IN rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.723%)  route 0.119ns (48.277%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.387ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  init_clk_bufg/O
                         net (fo=3, routed)           0.640     0.902    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.928 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.558     1.486    chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/s_dclk_o
    SLICE_X59Y138        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y138        FDRE (Prop_fdre_C_Q)         0.128     1.614 r  chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.119     1.733    chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1
    SLICE_X58Y139        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        0.829     1.387    chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/out
    SLICE_X58Y139        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/C
                         clock pessimism              0.000     1.387    
                         clock uncertainty            0.035     1.423    
    SLICE_X58Y139        FDRE (Hold_fdre_C_D)         0.005     1.428    chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chipscope1.i_ila/inst/ila_core_inst/en_adv_trigger_2_reg/D
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns - INIT_CLK_IN rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.724%)  route 0.181ns (56.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.391ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  init_clk_bufg/O
                         net (fo=3, routed)           0.640     0.902    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.928 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.561     1.489    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X69Y141        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y141        FDRE (Prop_fdre_C_Q)         0.141     1.630 r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/Q
                         net (fo=2, routed)           0.181     1.811    chipscope1.i_ila/inst/ila_core_inst/en_adv_trigger_1
    SLICE_X67Y141        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/en_adv_trigger_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        0.833     1.391    chipscope1.i_ila/inst/ila_core_inst/out
    SLICE_X67Y141        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/en_adv_trigger_2_reg/C
                         clock pessimism              0.000     1.391    
                         clock uncertainty            0.035     1.427    
    SLICE_X67Y141        FDRE (Hold_fdre_C_D)         0.075     1.502    chipscope1.i_ila/inst/ila_core_inst/en_adv_trigger_2_reg
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chipscope1.i_ila/inst/ila_core_inst/use_probe_debug_circuit_2_reg/D
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns - INIT_CLK_IN rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.107%)  route 0.179ns (55.893%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.392ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  init_clk_bufg/O
                         net (fo=3, routed)           0.640     0.902    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.928 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.562     1.490    chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X71Y144        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y144        FDRE (Prop_fdre_C_Q)         0.141     1.631 r  chipscope1.i_ila/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/Q
                         net (fo=2, routed)           0.179     1.810    chipscope1.i_ila/inst/ila_core_inst/use_probe_debug_circuit_1
    SLICE_X71Y145        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/use_probe_debug_circuit_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        0.834     1.392    chipscope1.i_ila/inst/ila_core_inst/out
    SLICE_X71Y145        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/use_probe_debug_circuit_2_reg/C
                         clock pessimism              0.000     1.392    
                         clock uncertainty            0.035     1.428    
    SLICE_X71Y145        FDRE (Hold_fdre_C_D)         0.070     1.498    chipscope1.i_ila/inst/ila_core_inst/use_probe_debug_circuit_2_reg
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 chipscope1.tx_lock_i_ila_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chipscope1.tx_lock_i_ila_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns - INIT_CLK_IN rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.142%)  route 0.170ns (50.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  init_clk_bufg/O
                         net (fo=3, routed)           0.640     0.902    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.928 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.665     1.593    chipscope1.tx_lock_i_ila_cdc_sync_exdes/prmry_aclk
    SLICE_X74Y153        FDRE                                         r  chipscope1.tx_lock_i_ila_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y153        FDRE (Prop_fdre_C_Q)         0.164     1.757 r  chipscope1.tx_lock_i_ila_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/Q
                         net (fo=1, routed)           0.170     1.927    chipscope1.tx_lock_i_ila_cdc_sync_exdes/p_level_in_d1_cdc_from
    SLICE_X73Y153        FDRE                                         r  chipscope1.tx_lock_i_ila_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        0.940     1.499    chipscope1.tx_lock_i_ila_cdc_sync_exdes/scndry_aclk
    SLICE_X73Y153        FDRE                                         r  chipscope1.tx_lock_i_ila_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg/C
                         clock pessimism              0.000     1.499    
                         clock uncertainty            0.035     1.534    
    SLICE_X73Y153        FDRE (Hold_fdre_C_D)         0.047     1.581    chipscope1.tx_lock_i_ila_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns - INIT_CLK_IN rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.148ns (45.541%)  route 0.177ns (54.459%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.388ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  init_clk_bufg/O
                         net (fo=3, routed)           0.640     0.902    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.928 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.559     1.487    chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/s_dclk_o
    SLICE_X60Y141        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y141        FDRE (Prop_fdre_C_Q)         0.148     1.635 r  chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.177     1.812    chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1
    SLICE_X60Y140        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        0.830     1.388    chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/out
    SLICE_X60Y140        FDRE                                         r  chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/C
                         clock pessimism              0.000     1.388    
                         clock uncertainty            0.035     1.424    
    SLICE_X60Y140        FDRE (Hold_fdre_C_D)         0.007     1.431    chipscope1.i_ila/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 chipscope1.system_reset_vio_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            chipscope1.system_reset_vio_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg/D
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns - INIT_CLK_IN rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.608%)  route 0.221ns (57.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.422ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  init_clk_bufg/O
                         net (fo=3, routed)           0.640     0.902    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.928 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.589     1.517    chipscope1.system_reset_vio_cdc_sync_exdes/prmry_aclk
    SLICE_X76Y139        FDRE                                         r  chipscope1.system_reset_vio_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y139        FDRE (Prop_fdre_C_Q)         0.164     1.681 r  chipscope1.system_reset_vio_cdc_sync_exdes/p_level_in_d1_cdc_from_reg/Q
                         net (fo=1, routed)           0.221     1.902    chipscope1.system_reset_vio_cdc_sync_exdes/p_level_in_d1_cdc_from
    SLICE_X77Y143        FDRE                                         r  chipscope1.system_reset_vio_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        0.864     1.422    chipscope1.system_reset_vio_cdc_sync_exdes/scndry_aclk
    SLICE_X77Y143        FDRE                                         r  chipscope1.system_reset_vio_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg/C
                         clock pessimism              0.000     1.422    
                         clock uncertainty            0.035     1.458    
    SLICE_X77Y143        FDRE (Hold_fdre_C_D)         0.047     1.505    chipscope1.system_reset_vio_cdc_sync_exdes/s_level_out_d1_aurora_8b10b_cdc_to_reg
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.397    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  INIT_CLK_IN
  To Clock:  INIT_CLK_IN

Setup :            0  Failing Endpoints,  Worst Slack       17.417ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.371ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.417ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (INIT_CLK_IN rise@20.000ns - INIT_CLK_IN rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 0.484ns (21.821%)  route 1.734ns (78.179%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 24.295 - 20.000 ) 
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  init_clk_bufg/O
                         net (fo=3, routed)           1.709     3.134    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.215 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.341     4.556    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X61Y128        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y128        FDRE (Prop_fdre_C_Q)         0.379     4.935 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.643     5.578    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ctl_reg_reg[0]
    SLICE_X55Y132        LUT2 (Prop_lut2_I1_O)        0.105     5.683 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1__0/O
                         net (fo=20, routed)          1.092     6.775    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0
    SLICE_X54Y136        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK_IN rise edge)
                                                     20.000    20.000 r  
    L19                                               0.000    20.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.359    21.359 r  init_clk_bufg/O
                         net (fo=3, routed)           1.620    22.979    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.056 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.238    24.295    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X54Y136        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.224    24.518    
                         clock uncertainty           -0.035    24.483    
    SLICE_X54Y136        FDPE (Recov_fdpe_C_PRE)     -0.292    24.191    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         24.191    
                         arrival time                          -6.775    
  -------------------------------------------------------------------
                         slack                                 17.417    

Slack (MET) :             17.451ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (INIT_CLK_IN rise@20.000ns - INIT_CLK_IN rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 0.484ns (21.821%)  route 1.734ns (78.179%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 24.295 - 20.000 ) 
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  init_clk_bufg/O
                         net (fo=3, routed)           1.709     3.134    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.215 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.341     4.556    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X61Y128        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y128        FDRE (Prop_fdre_C_Q)         0.379     4.935 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.643     5.578    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ctl_reg_reg[0]
    SLICE_X55Y132        LUT2 (Prop_lut2_I1_O)        0.105     5.683 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1__0/O
                         net (fo=20, routed)          1.092     6.775    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0
    SLICE_X54Y136        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK_IN rise edge)
                                                     20.000    20.000 r  
    L19                                               0.000    20.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.359    21.359 r  init_clk_bufg/O
                         net (fo=3, routed)           1.620    22.979    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.056 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.238    24.295    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X54Y136        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.224    24.518    
                         clock uncertainty           -0.035    24.483    
    SLICE_X54Y136        FDPE (Recov_fdpe_C_PRE)     -0.258    24.225    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         24.225    
                         arrival time                          -6.775    
  -------------------------------------------------------------------
                         slack                                 17.451    

Slack (MET) :             17.534ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (INIT_CLK_IN rise@20.000ns - INIT_CLK_IN rise@0.000ns)
  Data Path Delay:        2.029ns  (logic 0.590ns (29.084%)  route 1.439ns (70.916%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.296ns = ( 24.296 - 20.000 ) 
    Source Clock Delay      (SCD):    4.629ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  init_clk_bufg/O
                         net (fo=3, routed)           1.709     3.134    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.215 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.414     4.629    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X73Y127        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y127        FDRE (Prop_fdre_C_Q)         0.348     4.977 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.685     5.663    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X73Y127        LUT2 (Prop_lut2_I1_O)        0.242     5.905 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.754     6.658    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X68Y127        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK_IN rise edge)
                                                     20.000    20.000 r  
    L19                                               0.000    20.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.359    21.359 r  init_clk_bufg/O
                         net (fo=3, routed)           1.620    22.979    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.056 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.239    24.296    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X68Y127        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.224    24.519    
                         clock uncertainty           -0.035    24.484    
    SLICE_X68Y127        FDPE (Recov_fdpe_C_PRE)     -0.292    24.192    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         24.192    
                         arrival time                          -6.658    
  -------------------------------------------------------------------
                         slack                                 17.534    

Slack (MET) :             17.534ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (INIT_CLK_IN rise@20.000ns - INIT_CLK_IN rise@0.000ns)
  Data Path Delay:        2.029ns  (logic 0.590ns (29.084%)  route 1.439ns (70.916%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.296ns = ( 24.296 - 20.000 ) 
    Source Clock Delay      (SCD):    4.629ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  init_clk_bufg/O
                         net (fo=3, routed)           1.709     3.134    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.215 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.414     4.629    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X73Y127        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y127        FDRE (Prop_fdre_C_Q)         0.348     4.977 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.685     5.663    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X73Y127        LUT2 (Prop_lut2_I1_O)        0.242     5.905 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.754     6.658    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X68Y127        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK_IN rise edge)
                                                     20.000    20.000 r  
    L19                                               0.000    20.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.359    21.359 r  init_clk_bufg/O
                         net (fo=3, routed)           1.620    22.979    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.056 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.239    24.296    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X68Y127        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.224    24.519    
                         clock uncertainty           -0.035    24.484    
    SLICE_X68Y127        FDPE (Recov_fdpe_C_PRE)     -0.292    24.192    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.192    
                         arrival time                          -6.658    
  -------------------------------------------------------------------
                         slack                                 17.534    

Slack (MET) :             17.534ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (INIT_CLK_IN rise@20.000ns - INIT_CLK_IN rise@0.000ns)
  Data Path Delay:        2.029ns  (logic 0.590ns (29.084%)  route 1.439ns (70.916%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.296ns = ( 24.296 - 20.000 ) 
    Source Clock Delay      (SCD):    4.629ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  init_clk_bufg/O
                         net (fo=3, routed)           1.709     3.134    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.215 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.414     4.629    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X73Y127        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y127        FDRE (Prop_fdre_C_Q)         0.348     4.977 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.685     5.663    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X73Y127        LUT2 (Prop_lut2_I1_O)        0.242     5.905 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.754     6.658    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X68Y127        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK_IN rise edge)
                                                     20.000    20.000 r  
    L19                                               0.000    20.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.359    21.359 r  init_clk_bufg/O
                         net (fo=3, routed)           1.620    22.979    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.056 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.239    24.296    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X68Y127        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.224    24.519    
                         clock uncertainty           -0.035    24.484    
    SLICE_X68Y127        FDPE (Recov_fdpe_C_PRE)     -0.292    24.192    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         24.192    
                         arrival time                          -6.658    
  -------------------------------------------------------------------
                         slack                                 17.534    

Slack (MET) :             17.558ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/CLR
                            (recovery check against rising-edge clock INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (INIT_CLK_IN rise@20.000ns - INIT_CLK_IN rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.379ns (18.602%)  route 1.658ns (81.398%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 24.295 - 20.000 ) 
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  init_clk_bufg/O
                         net (fo=3, routed)           1.709     3.134    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.215 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.341     4.556    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X61Y128        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y128        FDRE (Prop_fdre_C_Q)         0.379     4.935 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.658     6.594    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X64Y129        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK_IN rise edge)
                                                     20.000    20.000 r  
    L19                                               0.000    20.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.359    21.359 r  init_clk_bufg/O
                         net (fo=3, routed)           1.620    22.979    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.056 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.238    24.295    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X64Y129        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]/C
                         clock pessimism              0.224    24.518    
                         clock uncertainty           -0.035    24.483    
    SLICE_X64Y129        FDCE (Recov_fdce_C_CLR)     -0.331    24.152    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]
  -------------------------------------------------------------------
                         required time                         24.152    
                         arrival time                          -6.594    
  -------------------------------------------------------------------
                         slack                                 17.558    

Slack (MET) :             17.562ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (INIT_CLK_IN rise@20.000ns - INIT_CLK_IN rise@0.000ns)
  Data Path Delay:        2.034ns  (logic 0.379ns (18.636%)  route 1.655ns (81.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 24.295 - 20.000 ) 
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  init_clk_bufg/O
                         net (fo=3, routed)           1.709     3.134    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.215 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.341     4.556    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X61Y128        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y128        FDRE (Prop_fdre_C_Q)         0.379     4.935 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.655     6.590    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X65Y129        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK_IN rise edge)
                                                     20.000    20.000 r  
    L19                                               0.000    20.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.359    21.359 r  init_clk_bufg/O
                         net (fo=3, routed)           1.620    22.979    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.056 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.238    24.295    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X65Y129        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.224    24.518    
                         clock uncertainty           -0.035    24.483    
    SLICE_X65Y129        FDCE (Recov_fdce_C_CLR)     -0.331    24.152    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         24.152    
                         arrival time                          -6.590    
  -------------------------------------------------------------------
                         slack                                 17.562    

Slack (MET) :             17.562ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/CLR
                            (recovery check against rising-edge clock INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (INIT_CLK_IN rise@20.000ns - INIT_CLK_IN rise@0.000ns)
  Data Path Delay:        2.034ns  (logic 0.379ns (18.636%)  route 1.655ns (81.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 24.295 - 20.000 ) 
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  init_clk_bufg/O
                         net (fo=3, routed)           1.709     3.134    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.215 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.341     4.556    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X61Y128        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y128        FDRE (Prop_fdre_C_Q)         0.379     4.935 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.655     6.590    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X65Y129        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK_IN rise edge)
                                                     20.000    20.000 r  
    L19                                               0.000    20.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.359    21.359 r  init_clk_bufg/O
                         net (fo=3, routed)           1.620    22.979    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.056 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.238    24.295    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X65Y129        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/C
                         clock pessimism              0.224    24.518    
                         clock uncertainty           -0.035    24.483    
    SLICE_X65Y129        FDCE (Recov_fdce_C_CLR)     -0.331    24.152    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]
  -------------------------------------------------------------------
                         required time                         24.152    
                         arrival time                          -6.590    
  -------------------------------------------------------------------
                         slack                                 17.562    

Slack (MET) :             17.562ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]/CLR
                            (recovery check against rising-edge clock INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (INIT_CLK_IN rise@20.000ns - INIT_CLK_IN rise@0.000ns)
  Data Path Delay:        2.034ns  (logic 0.379ns (18.636%)  route 1.655ns (81.364%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 24.295 - 20.000 ) 
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  init_clk_bufg/O
                         net (fo=3, routed)           1.709     3.134    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.215 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.341     4.556    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X61Y128        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y128        FDRE (Prop_fdre_C_Q)         0.379     4.935 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.655     6.590    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X65Y129        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK_IN rise edge)
                                                     20.000    20.000 r  
    L19                                               0.000    20.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.359    21.359 r  init_clk_bufg/O
                         net (fo=3, routed)           1.620    22.979    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.056 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.238    24.295    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X65Y129        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]/C
                         clock pessimism              0.224    24.518    
                         clock uncertainty           -0.035    24.483    
    SLICE_X65Y129        FDCE (Recov_fdce_C_CLR)     -0.331    24.152    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]
  -------------------------------------------------------------------
                         required time                         24.152    
                         arrival time                          -6.590    
  -------------------------------------------------------------------
                         slack                                 17.562    

Slack (MET) :             17.671ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (INIT_CLK_IN rise@20.000ns - INIT_CLK_IN rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.379ns (19.713%)  route 1.544ns (80.287%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns = ( 24.293 - 20.000 ) 
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  init_clk_bufg/O
                         net (fo=3, routed)           1.709     3.134    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.215 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.341     4.556    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X61Y128        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y128        FDRE (Prop_fdre_C_Q)         0.379     4.935 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.544     6.479    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X64Y128        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK_IN rise edge)
                                                     20.000    20.000 r  
    L19                                               0.000    20.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         1.359    21.359 r  init_clk_bufg/O
                         net (fo=3, routed)           1.620    22.979    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    23.056 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        1.236    24.293    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X64Y128        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.224    24.516    
                         clock uncertainty           -0.035    24.481    
    SLICE_X64Y128        FDCE (Recov_fdce_C_CLR)     -0.331    24.150    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         24.150    
                         arrival time                          -6.479    
  -------------------------------------------------------------------
                         slack                                 17.671    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_CLK_IN rise@0.000ns - INIT_CLK_IN rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.836%)  route 0.196ns (58.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  init_clk_bufg/O
                         net (fo=3, routed)           0.640     0.902    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.928 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.552     1.480    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X68Y127        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y127        FDPE (Prop_fdpe_C_Q)         0.141     1.621 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.196     1.817    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X66Y126        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.450     0.450 r  init_clk_bufg/O
                         net (fo=3, routed)           0.695     1.145    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.174 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.819     1.992    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X66Y126        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.479     1.513    
    SLICE_X66Y126        FDCE (Remov_fdce_C_CLR)     -0.067     1.446    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_CLK_IN rise@0.000ns - INIT_CLK_IN rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.836%)  route 0.196ns (58.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  init_clk_bufg/O
                         net (fo=3, routed)           0.640     0.902    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.928 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.552     1.480    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X68Y127        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y127        FDPE (Prop_fdpe_C_Q)         0.141     1.621 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.196     1.817    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X66Y126        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.450     0.450 r  init_clk_bufg/O
                         net (fo=3, routed)           0.695     1.145    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.174 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.819     1.992    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X66Y126        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.479     1.513    
    SLICE_X66Y126        FDCE (Remov_fdce_C_CLR)     -0.067     1.446    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_CLK_IN rise@0.000ns - INIT_CLK_IN rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.148ns (56.094%)  route 0.116ns (43.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  init_clk_bufg/O
                         net (fo=3, routed)           0.640     0.902    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.928 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.554     1.482    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X54Y136        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y136        FDPE (Prop_fdpe_C_Q)         0.148     1.630 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.116     1.746    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X54Y137        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.450     0.450 r  init_clk_bufg/O
                         net (fo=3, routed)           0.695     1.145    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.174 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.823     1.997    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X54Y137        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.499     1.498    
    SLICE_X54Y137        FDPE (Remov_fdpe_C_PRE)     -0.124     1.374    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_CLK_IN rise@0.000ns - INIT_CLK_IN rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.615%)  route 0.198ns (58.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  init_clk_bufg/O
                         net (fo=3, routed)           0.640     0.902    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.928 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.552     1.480    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X68Y127        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y127        FDPE (Prop_fdpe_C_Q)         0.141     1.621 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.198     1.819    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X66Y127        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.450     0.450 r  init_clk_bufg/O
                         net (fo=3, routed)           0.695     1.145    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.174 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.821     1.994    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/clk
    SLICE_X66Y127        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.479     1.515    
    SLICE_X66Y127        FDPE (Remov_fdpe_C_PRE)     -0.071     1.444    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_CLK_IN rise@0.000ns - INIT_CLK_IN rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.615%)  route 0.198ns (58.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  init_clk_bufg/O
                         net (fo=3, routed)           0.640     0.902    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.928 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.552     1.480    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X68Y127        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y127        FDPE (Prop_fdpe_C_Q)         0.141     1.621 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.198     1.819    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X66Y127        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.450     0.450 r  init_clk_bufg/O
                         net (fo=3, routed)           0.695     1.145    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.174 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.821     1.994    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/clk
    SLICE_X66Y127        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.479     1.515    
    SLICE_X66Y127        FDPE (Remov_fdpe_C_PRE)     -0.071     1.444    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_CLK_IN rise@0.000ns - INIT_CLK_IN rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.946%)  route 0.187ns (57.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  init_clk_bufg/O
                         net (fo=3, routed)           0.640     0.902    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.928 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.552     1.480    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X68Y127        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y127        FDPE (Prop_fdpe_C_Q)         0.141     1.621 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.187     1.808    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X67Y128        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.450     0.450 r  init_clk_bufg/O
                         net (fo=3, routed)           0.695     1.145    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.174 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.822     1.995    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X67Y128        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.479     1.516    
    SLICE_X67Y128        FDCE (Remov_fdce_C_CLR)     -0.092     1.424    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_CLK_IN rise@0.000ns - INIT_CLK_IN rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.946%)  route 0.187ns (57.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  init_clk_bufg/O
                         net (fo=3, routed)           0.640     0.902    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.928 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.552     1.480    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X68Y127        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y127        FDPE (Prop_fdpe_C_Q)         0.141     1.621 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.187     1.808    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X67Y128        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.450     0.450 r  init_clk_bufg/O
                         net (fo=3, routed)           0.695     1.145    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.174 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.822     1.995    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X67Y128        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.479     1.516    
    SLICE_X67Y128        FDPE (Remov_fdpe_C_PRE)     -0.095     1.421    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_CLK_IN rise@0.000ns - INIT_CLK_IN rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.615%)  route 0.198ns (58.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  init_clk_bufg/O
                         net (fo=3, routed)           0.640     0.902    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.928 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.552     1.480    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X68Y127        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y127        FDPE (Prop_fdpe_C_Q)         0.141     1.621 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.198     1.819    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X67Y127        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.450     0.450 r  init_clk_bufg/O
                         net (fo=3, routed)           0.695     1.145    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.174 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.821     1.994    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X67Y127        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.479     1.515    
    SLICE_X67Y127        FDCE (Remov_fdce_C_CLR)     -0.092     1.423    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_CLK_IN rise@0.000ns - INIT_CLK_IN rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.615%)  route 0.198ns (58.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  init_clk_bufg/O
                         net (fo=3, routed)           0.640     0.902    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.928 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.552     1.480    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X68Y127        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y127        FDPE (Prop_fdpe_C_Q)         0.141     1.621 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.198     1.819    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X67Y127        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.450     0.450 r  init_clk_bufg/O
                         net (fo=3, routed)           0.695     1.145    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.174 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.821     1.994    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X67Y127        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.479     1.515    
    SLICE_X67Y127        FDCE (Remov_fdce_C_CLR)     -0.092     1.423    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock INIT_CLK_IN  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_CLK_IN rise@0.000ns - INIT_CLK_IN rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.615%)  route 0.198ns (58.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  init_clk_bufg/O
                         net (fo=3, routed)           0.640     0.902    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.928 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.552     1.480    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X68Y127        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y127        FDPE (Prop_fdpe_C_Q)         0.141     1.621 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.198     1.819    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X67Y127        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_CLK_IN rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  INIT_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    INIT_CLK_IN
    L19                  IBUF (Prop_ibuf_I_O)         0.450     0.450 r  init_clk_bufg/O
                         net (fo=3, routed)           0.695     1.145    init_clk_i
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.174 r  init_clk_i_BUFG_inst/O
                         net (fo=1661, routed)        0.821     1.994    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X67Y127        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.479     1.515    
    SLICE_X67Y127        FDCE (Remov_fdce_C_CLR)     -0.092     1.423    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.396    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
  To Clock:  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack       13.457ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.376ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.457ns  (required time - arrival time)
  Source:                 aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/gt_txresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@16.000ns - aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.128ns  (logic 0.633ns (29.748%)  route 1.495ns (70.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.598ns = ( 18.598 - 16.000 ) 
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.436     2.774    aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/gtrxreset_o_reg
    SLICE_X78Y149        FDRE                                         r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y149        FDRE (Prop_fdre_C_Q)         0.398     3.172 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=3, routed)           0.955     4.127    aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3
    SLICE_X77Y146        LUT1 (Prop_lut1_I0_O)        0.235     4.362 f  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/gt_txresetdone_r_i_1/O
                         net (fo=2, routed)           0.540     4.902    aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/s_level_out_d3_reg
    SLICE_X77Y146        FDCE                                         f  aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/gt_txresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.276 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.322    18.598    aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/gtrxreset_o_reg
    SLICE_X77Y146        FDCE                                         r  aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/gt_txresetdone_r2_reg/C
                         clock pessimism              0.127    18.725    
                         clock uncertainty           -0.035    18.690    
    SLICE_X77Y146        FDCE (Recov_fdce_C_CLR)     -0.331    18.359    aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/gt_txresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         18.359    
                         arrival time                          -4.902    
  -------------------------------------------------------------------
                         slack                                 13.457    

Slack (MET) :             13.457ns  (required time - arrival time)
  Source:                 aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/gt_txresetdone_r_reg/CLR
                            (recovery check against rising-edge clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@16.000ns - aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.128ns  (logic 0.633ns (29.748%)  route 1.495ns (70.252%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.598ns = ( 18.598 - 16.000 ) 
    Source Clock Delay      (SCD):    2.774ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.436     2.774    aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/gtrxreset_o_reg
    SLICE_X78Y149        FDRE                                         r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y149        FDRE (Prop_fdre_C_Q)         0.398     3.172 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=3, routed)           0.955     4.127    aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3
    SLICE_X77Y146        LUT1 (Prop_lut1_I0_O)        0.235     4.362 f  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/gt_txresetdone_r_i_1/O
                         net (fo=2, routed)           0.540     4.902    aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/s_level_out_d3_reg
    SLICE_X77Y146        FDCE                                         f  aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/gt_txresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.276 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.322    18.598    aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/gtrxreset_o_reg
    SLICE_X77Y146        FDCE                                         r  aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/gt_txresetdone_r_reg/C
                         clock pessimism              0.127    18.725    
                         clock uncertainty           -0.035    18.690    
    SLICE_X77Y146        FDCE (Recov_fdce_C_CLR)     -0.331    18.359    aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/gt_txresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         18.359    
                         arrival time                          -4.902    
  -------------------------------------------------------------------
                         slack                                 13.457    

Slack (MET) :             13.992ns  (required time - arrival time)
  Source:                 aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@16.000ns - aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.666ns  (logic 0.538ns (32.288%)  route 1.128ns (67.712%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.601ns = ( 18.601 - 16.000 ) 
    Source Clock Delay      (SCD):    2.776ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.438     2.776    aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gtrxreset_o_reg
    SLICE_X80Y145        FDRE                                         r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y145        FDRE (Prop_fdre_C_Q)         0.433     3.209 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/Q
                         net (fo=3, routed)           0.560     3.769    aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/rx_resetdone_out
    SLICE_X80Y145        LUT1 (Prop_lut1_I0_O)        0.105     3.874 f  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_rxresetdone_r_i_1/O
                         net (fo=2, routed)           0.568     4.442    aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/rxfsm_rxresetdone_r3_reg
    SLICE_X78Y145        FDCE                                         f  aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.276 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.325    18.601    aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/gtrxreset_o_reg
    SLICE_X78Y145        FDCE                                         r  aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/gt_rxresetdone_r2_reg/C
                         clock pessimism              0.127    18.728    
                         clock uncertainty           -0.035    18.693    
    SLICE_X78Y145        FDCE (Recov_fdce_C_CLR)     -0.258    18.435    aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/gt_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         18.435    
                         arrival time                          -4.442    
  -------------------------------------------------------------------
                         slack                                 13.992    

Slack (MET) :             13.992ns  (required time - arrival time)
  Source:                 aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/gt_rxresetdone_r_reg/CLR
                            (recovery check against rising-edge clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@16.000ns - aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.666ns  (logic 0.538ns (32.288%)  route 1.128ns (67.712%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.601ns = ( 18.601 - 16.000 ) 
    Source Clock Delay      (SCD):    2.776ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.438     2.776    aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gtrxreset_o_reg
    SLICE_X80Y145        FDRE                                         r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y145        FDRE (Prop_fdre_C_Q)         0.433     3.209 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/Q
                         net (fo=3, routed)           0.560     3.769    aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/rx_resetdone_out
    SLICE_X80Y145        LUT1 (Prop_lut1_I0_O)        0.105     3.874 f  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_rxresetdone_r_i_1/O
                         net (fo=2, routed)           0.568     4.442    aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/rxfsm_rxresetdone_r3_reg
    SLICE_X78Y145        FDCE                                         f  aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/gt_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.276 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.325    18.601    aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/gtrxreset_o_reg
    SLICE_X78Y145        FDCE                                         r  aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/gt_rxresetdone_r_reg/C
                         clock pessimism              0.127    18.728    
                         clock uncertainty           -0.035    18.693    
    SLICE_X78Y145        FDCE (Recov_fdce_C_CLR)     -0.258    18.435    aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/gt_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         18.435    
                         arrival time                          -4.442    
  -------------------------------------------------------------------
                         slack                                 13.992    

Slack (MET) :             14.785ns  (required time - arrival time)
  Source:                 aurora_module_i/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            aurora_module_i/inst/support_reset_logic_i/reset_debounce_r_reg[0]/PRE
                            (recovery check against rising-edge clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@16.000ns - aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.433ns (51.533%)  route 0.407ns (48.467%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.601ns = ( 18.601 - 16.000 ) 
    Source Clock Delay      (SCD):    2.775ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.437     2.775    aurora_module_i/inst/support_reset_logic_i/gt_rst_r_cdc_sync/CLK
    SLICE_X80Y143        FDRE                                         r  aurora_module_i/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y143        FDRE (Prop_fdre_C_Q)         0.433     3.208 f  aurora_module_i/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=4, routed)           0.407     3.615    aurora_module_i/inst/support_reset_logic_i/gt_rst_sync
    SLICE_X78Y143        FDPE                                         f  aurora_module_i/inst/support_reset_logic_i/reset_debounce_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.276 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.325    18.601    aurora_module_i/inst/support_reset_logic_i/CLK
    SLICE_X78Y143        FDPE                                         r  aurora_module_i/inst/support_reset_logic_i/reset_debounce_r_reg[0]/C
                         clock pessimism              0.127    18.728    
                         clock uncertainty           -0.035    18.693    
    SLICE_X78Y143        FDPE (Recov_fdpe_C_PRE)     -0.292    18.401    aurora_module_i/inst/support_reset_logic_i/reset_debounce_r_reg[0]
  -------------------------------------------------------------------
                         required time                         18.401    
                         arrival time                          -3.615    
  -------------------------------------------------------------------
                         slack                                 14.785    

Slack (MET) :             14.785ns  (required time - arrival time)
  Source:                 aurora_module_i/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            aurora_module_i/inst/support_reset_logic_i/reset_debounce_r_reg[1]/PRE
                            (recovery check against rising-edge clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@16.000ns - aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.433ns (51.533%)  route 0.407ns (48.467%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.601ns = ( 18.601 - 16.000 ) 
    Source Clock Delay      (SCD):    2.775ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.437     2.775    aurora_module_i/inst/support_reset_logic_i/gt_rst_r_cdc_sync/CLK
    SLICE_X80Y143        FDRE                                         r  aurora_module_i/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y143        FDRE (Prop_fdre_C_Q)         0.433     3.208 f  aurora_module_i/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=4, routed)           0.407     3.615    aurora_module_i/inst/support_reset_logic_i/gt_rst_sync
    SLICE_X78Y143        FDPE                                         f  aurora_module_i/inst/support_reset_logic_i/reset_debounce_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.276 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.325    18.601    aurora_module_i/inst/support_reset_logic_i/CLK
    SLICE_X78Y143        FDPE                                         r  aurora_module_i/inst/support_reset_logic_i/reset_debounce_r_reg[1]/C
                         clock pessimism              0.127    18.728    
                         clock uncertainty           -0.035    18.693    
    SLICE_X78Y143        FDPE (Recov_fdpe_C_PRE)     -0.292    18.401    aurora_module_i/inst/support_reset_logic_i/reset_debounce_r_reg[1]
  -------------------------------------------------------------------
                         required time                         18.401    
                         arrival time                          -3.615    
  -------------------------------------------------------------------
                         slack                                 14.785    

Slack (MET) :             14.785ns  (required time - arrival time)
  Source:                 aurora_module_i/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            aurora_module_i/inst/support_reset_logic_i/reset_debounce_r_reg[2]/PRE
                            (recovery check against rising-edge clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@16.000ns - aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.433ns (51.533%)  route 0.407ns (48.467%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.601ns = ( 18.601 - 16.000 ) 
    Source Clock Delay      (SCD):    2.775ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.437     2.775    aurora_module_i/inst/support_reset_logic_i/gt_rst_r_cdc_sync/CLK
    SLICE_X80Y143        FDRE                                         r  aurora_module_i/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y143        FDRE (Prop_fdre_C_Q)         0.433     3.208 f  aurora_module_i/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=4, routed)           0.407     3.615    aurora_module_i/inst/support_reset_logic_i/gt_rst_sync
    SLICE_X78Y143        FDPE                                         f  aurora_module_i/inst/support_reset_logic_i/reset_debounce_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.276 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.325    18.601    aurora_module_i/inst/support_reset_logic_i/CLK
    SLICE_X78Y143        FDPE                                         r  aurora_module_i/inst/support_reset_logic_i/reset_debounce_r_reg[2]/C
                         clock pessimism              0.127    18.728    
                         clock uncertainty           -0.035    18.693    
    SLICE_X78Y143        FDPE (Recov_fdpe_C_PRE)     -0.292    18.401    aurora_module_i/inst/support_reset_logic_i/reset_debounce_r_reg[2]
  -------------------------------------------------------------------
                         required time                         18.401    
                         arrival time                          -3.615    
  -------------------------------------------------------------------
                         slack                                 14.785    

Slack (MET) :             14.785ns  (required time - arrival time)
  Source:                 aurora_module_i/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            aurora_module_i/inst/support_reset_logic_i/reset_debounce_r_reg[3]/PRE
                            (recovery check against rising-edge clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@16.000ns - aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.433ns (51.533%)  route 0.407ns (48.467%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.601ns = ( 18.601 - 16.000 ) 
    Source Clock Delay      (SCD):    2.775ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.257     1.257    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.437     2.775    aurora_module_i/inst/support_reset_logic_i/gt_rst_r_cdc_sync/CLK
    SLICE_X80Y143        FDRE                                         r  aurora_module_i/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y143        FDRE (Prop_fdre_C_Q)         0.433     3.208 f  aurora_module_i/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=4, routed)           0.407     3.615    aurora_module_i/inst/support_reset_logic_i/gt_rst_sync
    SLICE_X78Y143        FDPE                                         f  aurora_module_i/inst/support_reset_logic_i/reset_debounce_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.199    17.199    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.276 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        1.325    18.601    aurora_module_i/inst/support_reset_logic_i/CLK
    SLICE_X78Y143        FDPE                                         r  aurora_module_i/inst/support_reset_logic_i/reset_debounce_r_reg[3]/C
                         clock pessimism              0.127    18.728    
                         clock uncertainty           -0.035    18.693    
    SLICE_X78Y143        FDPE (Recov_fdpe_C_PRE)     -0.292    18.401    aurora_module_i/inst/support_reset_logic_i/reset_debounce_r_reg[3]
  -------------------------------------------------------------------
                         required time                         18.401    
                         arrival time                          -3.615    
  -------------------------------------------------------------------
                         slack                                 14.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 aurora_module_i/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            aurora_module_i/inst/support_reset_logic_i/reset_debounce_r_reg[0]/PRE
                            (removal check against rising-edge clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.060%)  route 0.177ns (51.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.424ns
    Source Clock Delay      (SCD):    1.115ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        0.596     1.115    aurora_module_i/inst/support_reset_logic_i/gt_rst_r_cdc_sync/CLK
    SLICE_X80Y143        FDRE                                         r  aurora_module_i/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y143        FDRE (Prop_fdre_C_Q)         0.164     1.279 f  aurora_module_i/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=4, routed)           0.177     1.456    aurora_module_i/inst/support_reset_logic_i/gt_rst_sync
    SLICE_X78Y143        FDPE                                         f  aurora_module_i/inst/support_reset_logic_i/reset_debounce_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        0.866     1.424    aurora_module_i/inst/support_reset_logic_i/CLK
    SLICE_X78Y143        FDPE                                         r  aurora_module_i/inst/support_reset_logic_i/reset_debounce_r_reg[0]/C
                         clock pessimism             -0.273     1.151    
    SLICE_X78Y143        FDPE (Remov_fdpe_C_PRE)     -0.071     1.080    aurora_module_i/inst/support_reset_logic_i/reset_debounce_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 aurora_module_i/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            aurora_module_i/inst/support_reset_logic_i/reset_debounce_r_reg[1]/PRE
                            (removal check against rising-edge clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.060%)  route 0.177ns (51.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.424ns
    Source Clock Delay      (SCD):    1.115ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        0.596     1.115    aurora_module_i/inst/support_reset_logic_i/gt_rst_r_cdc_sync/CLK
    SLICE_X80Y143        FDRE                                         r  aurora_module_i/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y143        FDRE (Prop_fdre_C_Q)         0.164     1.279 f  aurora_module_i/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=4, routed)           0.177     1.456    aurora_module_i/inst/support_reset_logic_i/gt_rst_sync
    SLICE_X78Y143        FDPE                                         f  aurora_module_i/inst/support_reset_logic_i/reset_debounce_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        0.866     1.424    aurora_module_i/inst/support_reset_logic_i/CLK
    SLICE_X78Y143        FDPE                                         r  aurora_module_i/inst/support_reset_logic_i/reset_debounce_r_reg[1]/C
                         clock pessimism             -0.273     1.151    
    SLICE_X78Y143        FDPE (Remov_fdpe_C_PRE)     -0.071     1.080    aurora_module_i/inst/support_reset_logic_i/reset_debounce_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 aurora_module_i/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            aurora_module_i/inst/support_reset_logic_i/reset_debounce_r_reg[2]/PRE
                            (removal check against rising-edge clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.060%)  route 0.177ns (51.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.424ns
    Source Clock Delay      (SCD):    1.115ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        0.596     1.115    aurora_module_i/inst/support_reset_logic_i/gt_rst_r_cdc_sync/CLK
    SLICE_X80Y143        FDRE                                         r  aurora_module_i/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y143        FDRE (Prop_fdre_C_Q)         0.164     1.279 f  aurora_module_i/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=4, routed)           0.177     1.456    aurora_module_i/inst/support_reset_logic_i/gt_rst_sync
    SLICE_X78Y143        FDPE                                         f  aurora_module_i/inst/support_reset_logic_i/reset_debounce_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        0.866     1.424    aurora_module_i/inst/support_reset_logic_i/CLK
    SLICE_X78Y143        FDPE                                         r  aurora_module_i/inst/support_reset_logic_i/reset_debounce_r_reg[2]/C
                         clock pessimism             -0.273     1.151    
    SLICE_X78Y143        FDPE (Remov_fdpe_C_PRE)     -0.071     1.080    aurora_module_i/inst/support_reset_logic_i/reset_debounce_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 aurora_module_i/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            aurora_module_i/inst/support_reset_logic_i/reset_debounce_r_reg[3]/PRE
                            (removal check against rising-edge clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.060%)  route 0.177ns (51.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.424ns
    Source Clock Delay      (SCD):    1.115ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        0.596     1.115    aurora_module_i/inst/support_reset_logic_i/gt_rst_r_cdc_sync/CLK
    SLICE_X80Y143        FDRE                                         r  aurora_module_i/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y143        FDRE (Prop_fdre_C_Q)         0.164     1.279 f  aurora_module_i/inst/support_reset_logic_i/gt_rst_r_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=4, routed)           0.177     1.456    aurora_module_i/inst/support_reset_logic_i/gt_rst_sync
    SLICE_X78Y143        FDPE                                         f  aurora_module_i/inst/support_reset_logic_i/reset_debounce_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        0.866     1.424    aurora_module_i/inst/support_reset_logic_i/CLK
    SLICE_X78Y143        FDPE                                         r  aurora_module_i/inst/support_reset_logic_i/reset_debounce_r_reg[3]/C
                         clock pessimism             -0.273     1.151    
    SLICE_X78Y143        FDPE (Remov_fdpe_C_PRE)     -0.071     1.080    aurora_module_i/inst/support_reset_logic_i/reset_debounce_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
                            (removal check against rising-edge clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.209ns (30.061%)  route 0.486ns (69.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.424ns
    Source Clock Delay      (SCD):    1.115ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        0.596     1.115    aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gtrxreset_o_reg
    SLICE_X80Y145        FDRE                                         r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y145        FDRE (Prop_fdre_C_Q)         0.164     1.279 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/Q
                         net (fo=3, routed)           0.236     1.515    aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/rx_resetdone_out
    SLICE_X80Y145        LUT1 (Prop_lut1_I0_O)        0.045     1.560 f  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_rxresetdone_r_i_1/O
                         net (fo=2, routed)           0.250     1.810    aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/rxfsm_rxresetdone_r3_reg
    SLICE_X78Y145        FDCE                                         f  aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        0.866     1.424    aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/gtrxreset_o_reg
    SLICE_X78Y145        FDCE                                         r  aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/gt_rxresetdone_r2_reg/C
                         clock pessimism             -0.273     1.151    
    SLICE_X78Y145        FDCE (Remov_fdce_C_CLR)     -0.067     1.084    aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/gt_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/gt_rxresetdone_r_reg/CLR
                            (removal check against rising-edge clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.209ns (30.061%)  route 0.486ns (69.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.424ns
    Source Clock Delay      (SCD):    1.115ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        0.596     1.115    aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gtrxreset_o_reg
    SLICE_X80Y145        FDRE                                         r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y145        FDRE (Prop_fdre_C_Q)         0.164     1.279 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/Q
                         net (fo=3, routed)           0.236     1.515    aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/rx_resetdone_out
    SLICE_X80Y145        LUT1 (Prop_lut1_I0_O)        0.045     1.560 f  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_rxresetdone_r_i_1/O
                         net (fo=2, routed)           0.250     1.810    aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/rxfsm_rxresetdone_r3_reg
    SLICE_X78Y145        FDCE                                         f  aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/gt_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        0.866     1.424    aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/gtrxreset_o_reg
    SLICE_X78Y145        FDCE                                         r  aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/gt_rxresetdone_r_reg/C
                         clock pessimism             -0.273     1.151    
    SLICE_X78Y145        FDCE (Remov_fdce_C_CLR)     -0.067     1.084    aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/gt_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.977ns  (arrival time - required time)
  Source:                 aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/gt_txresetdone_r2_reg/CLR
                            (removal check against rising-edge clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.247ns (26.852%)  route 0.673ns (73.148%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.422ns
    Source Clock Delay      (SCD):    1.114ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        0.595     1.114    aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/gtrxreset_o_reg
    SLICE_X78Y149        FDRE                                         r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y149        FDRE (Prop_fdre_C_Q)         0.148     1.262 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=3, routed)           0.427     1.689    aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3
    SLICE_X77Y146        LUT1 (Prop_lut1_I0_O)        0.099     1.788 f  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/gt_txresetdone_r_i_1/O
                         net (fo=2, routed)           0.246     2.034    aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/s_level_out_d3_reg
    SLICE_X77Y146        FDCE                                         f  aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/gt_txresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        0.864     1.422    aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/gtrxreset_o_reg
    SLICE_X77Y146        FDCE                                         r  aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/gt_txresetdone_r2_reg/C
                         clock pessimism             -0.273     1.149    
    SLICE_X77Y146        FDCE (Remov_fdce_C_CLR)     -0.092     1.057    aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/gt_txresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.977ns  (arrival time - required time)
  Source:                 aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/gt_txresetdone_r_reg/CLR
                            (removal check against rising-edge clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns - aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.247ns (26.852%)  route 0.673ns (73.148%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.422ns
    Source Clock Delay      (SCD):    1.114ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.493     0.493    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        0.595     1.114    aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/gtrxreset_o_reg
    SLICE_X78Y149        FDRE                                         r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y149        FDRE (Prop_fdre_C_Q)         0.148     1.262 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=3, routed)           0.427     1.689    aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3
    SLICE_X77Y146        LUT1 (Prop_lut1_I0_O)        0.099     1.788 f  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/gt_txresetdone_r_i_1/O
                         net (fo=2, routed)           0.246     2.034    aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/s_level_out_d3_reg
    SLICE_X77Y146        FDCE                                         f  aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/gt_txresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  aurora_module_i/inst/aurora_8b10b_core_i/gt_wrapper_i/aurora_8b10b_multi_gt_i/gt0_aurora_8b10b_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.530     0.530    aurora_module_i/inst/clock_module_i/tx_out_clk_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  aurora_module_i/inst/clock_module_i/user_clk_buf_i/O
                         net (fo=1068, routed)        0.864     1.422    aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/gtrxreset_o_reg
    SLICE_X77Y146        FDCE                                         r  aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/gt_txresetdone_r_reg/C
                         clock pessimism             -0.273     1.149    
    SLICE_X77Y146        FDCE (Remov_fdce_C_CLR)     -0.092     1.057    aurora_module_i/inst/aurora_8b10b_core_i/core_reset_logic_i/gt_txresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.977    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.451ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.373ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.451ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.075ns  (logic 0.589ns (19.156%)  route 2.486ns (80.844%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 35.681 - 33.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.347     3.029    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y120        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y120        FDRE (Prop_fdre_C_Q)         0.379     3.408 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=42, routed)          1.421     4.829    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X50Y123        LUT4 (Prop_lut4_I2_O)        0.105     4.934 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.571     5.505    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X50Y125        LUT1 (Prop_lut1_I0_O)        0.105     5.610 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.494     6.103    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X52Y127        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.232    35.681    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X52Y127        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.240    35.921    
                         clock uncertainty           -0.035    35.885    
    SLICE_X52Y127        FDCE (Recov_fdce_C_CLR)     -0.331    35.554    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.554    
                         arrival time                          -6.103    
  -------------------------------------------------------------------
                         slack                                 29.451    

Slack (MET) :             29.451ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.075ns  (logic 0.589ns (19.156%)  route 2.486ns (80.844%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 35.681 - 33.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.347     3.029    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y120        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y120        FDRE (Prop_fdre_C_Q)         0.379     3.408 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=42, routed)          1.421     4.829    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X50Y123        LUT4 (Prop_lut4_I2_O)        0.105     4.934 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.571     5.505    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X50Y125        LUT1 (Prop_lut1_I0_O)        0.105     5.610 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.494     6.103    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X52Y127        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.232    35.681    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X52Y127        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.240    35.921    
                         clock uncertainty           -0.035    35.885    
    SLICE_X52Y127        FDCE (Recov_fdce_C_CLR)     -0.331    35.554    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.554    
                         arrival time                          -6.103    
  -------------------------------------------------------------------
                         slack                                 29.451    

Slack (MET) :             29.451ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.075ns  (logic 0.589ns (19.156%)  route 2.486ns (80.844%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 35.681 - 33.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.347     3.029    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y120        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y120        FDRE (Prop_fdre_C_Q)         0.379     3.408 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=42, routed)          1.421     4.829    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X50Y123        LUT4 (Prop_lut4_I2_O)        0.105     4.934 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.571     5.505    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X50Y125        LUT1 (Prop_lut1_I0_O)        0.105     5.610 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.494     6.103    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X52Y127        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.232    35.681    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X52Y127        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.240    35.921    
                         clock uncertainty           -0.035    35.885    
    SLICE_X52Y127        FDCE (Recov_fdce_C_CLR)     -0.331    35.554    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.554    
                         arrival time                          -6.103    
  -------------------------------------------------------------------
                         slack                                 29.451    

Slack (MET) :             29.451ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.075ns  (logic 0.589ns (19.156%)  route 2.486ns (80.844%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 35.681 - 33.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.347     3.029    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y120        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y120        FDRE (Prop_fdre_C_Q)         0.379     3.408 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=42, routed)          1.421     4.829    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X50Y123        LUT4 (Prop_lut4_I2_O)        0.105     4.934 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.571     5.505    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X50Y125        LUT1 (Prop_lut1_I0_O)        0.105     5.610 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.494     6.103    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X52Y127        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.232    35.681    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X52Y127        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.240    35.921    
                         clock uncertainty           -0.035    35.885    
    SLICE_X52Y127        FDCE (Recov_fdce_C_CLR)     -0.331    35.554    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.554    
                         arrival time                          -6.103    
  -------------------------------------------------------------------
                         slack                                 29.451    

Slack (MET) :             29.451ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.075ns  (logic 0.589ns (19.156%)  route 2.486ns (80.844%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 35.681 - 33.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.347     3.029    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y120        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y120        FDRE (Prop_fdre_C_Q)         0.379     3.408 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=42, routed)          1.421     4.829    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X50Y123        LUT4 (Prop_lut4_I2_O)        0.105     4.934 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.571     5.505    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X50Y125        LUT1 (Prop_lut1_I0_O)        0.105     5.610 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.494     6.103    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X52Y127        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.232    35.681    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X52Y127        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.240    35.921    
                         clock uncertainty           -0.035    35.885    
    SLICE_X52Y127        FDCE (Recov_fdce_C_CLR)     -0.331    35.554    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.554    
                         arrival time                          -6.103    
  -------------------------------------------------------------------
                         slack                                 29.451    

Slack (MET) :             29.451ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.075ns  (logic 0.589ns (19.156%)  route 2.486ns (80.844%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 35.681 - 33.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.347     3.029    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y120        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y120        FDRE (Prop_fdre_C_Q)         0.379     3.408 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=42, routed)          1.421     4.829    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X50Y123        LUT4 (Prop_lut4_I2_O)        0.105     4.934 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.571     5.505    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X50Y125        LUT1 (Prop_lut1_I0_O)        0.105     5.610 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.494     6.103    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X52Y127        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.232    35.681    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X52Y127        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.240    35.921    
                         clock uncertainty           -0.035    35.885    
    SLICE_X52Y127        FDCE (Recov_fdce_C_CLR)     -0.331    35.554    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.554    
                         arrival time                          -6.103    
  -------------------------------------------------------------------
                         slack                                 29.451    

Slack (MET) :             29.454ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.589ns (19.180%)  route 2.482ns (80.820%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 35.681 - 33.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.347     3.029    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y120        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y120        FDRE (Prop_fdre_C_Q)         0.379     3.408 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=42, routed)          1.421     4.829    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X50Y123        LUT4 (Prop_lut4_I2_O)        0.105     4.934 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.571     5.505    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X50Y125        LUT1 (Prop_lut1_I0_O)        0.105     5.610 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.490     6.100    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X53Y127        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.232    35.681    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X53Y127        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.240    35.921    
                         clock uncertainty           -0.035    35.885    
    SLICE_X53Y127        FDCE (Recov_fdce_C_CLR)     -0.331    35.554    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.554    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                 29.454    

Slack (MET) :             29.454ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.589ns (19.180%)  route 2.482ns (80.820%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 35.681 - 33.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.347     3.029    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y120        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y120        FDRE (Prop_fdre_C_Q)         0.379     3.408 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=42, routed)          1.421     4.829    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X50Y123        LUT4 (Prop_lut4_I2_O)        0.105     4.934 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.571     5.505    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X50Y125        LUT1 (Prop_lut1_I0_O)        0.105     5.610 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.490     6.100    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X53Y127        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.232    35.681    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X53Y127        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.240    35.921    
                         clock uncertainty           -0.035    35.885    
    SLICE_X53Y127        FDCE (Recov_fdce_C_CLR)     -0.331    35.554    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.554    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                 29.454    

Slack (MET) :             29.454ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.589ns (19.180%)  route 2.482ns (80.820%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 35.681 - 33.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.347     3.029    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y120        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y120        FDRE (Prop_fdre_C_Q)         0.379     3.408 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=42, routed)          1.421     4.829    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X50Y123        LUT4 (Prop_lut4_I2_O)        0.105     4.934 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.571     5.505    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X50Y125        LUT1 (Prop_lut1_I0_O)        0.105     5.610 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.490     6.100    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X53Y127        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.232    35.681    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X53Y127        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.240    35.921    
                         clock uncertainty           -0.035    35.885    
    SLICE_X53Y127        FDCE (Recov_fdce_C_CLR)     -0.331    35.554    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.554    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                 29.454    

Slack (MET) :             29.454ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.589ns (19.180%)  route 2.482ns (80.820%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 35.681 - 33.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.347     3.029    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y120        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y120        FDRE (Prop_fdre_C_Q)         0.379     3.408 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=42, routed)          1.421     4.829    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X50Y123        LUT4 (Prop_lut4_I2_O)        0.105     4.934 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.571     5.505    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X50Y125        LUT1 (Prop_lut1_I0_O)        0.105     5.610 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.490     6.100    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X53Y127        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.232    35.681    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X53Y127        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.240    35.921    
                         clock uncertainty           -0.035    35.885    
    SLICE_X53Y127        FDCE (Recov_fdce_C_CLR)     -0.331    35.554    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.554    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                 29.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.032%)  route 0.179ns (55.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.556     1.336    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X53Y134        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y134        FDPE (Prop_fdpe_C_Q)         0.141     1.477 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.179     1.656    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X54Y134        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.823     1.728    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X54Y134        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.378     1.350    
    SLICE_X54Y134        FDCE (Remov_fdce_C_CLR)     -0.067     1.283    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.419%)  route 0.116ns (47.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.556     1.336    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X53Y136        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y136        FDPE (Prop_fdpe_C_Q)         0.128     1.464 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.116     1.580    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X53Y137        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.825     1.730    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X53Y137        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.378     1.352    
    SLICE_X53Y137        FDPE (Remov_fdpe_C_PRE)     -0.149     1.203    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.032%)  route 0.179ns (55.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.556     1.336    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X53Y134        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y134        FDPE (Prop_fdpe_C_Q)         0.141     1.477 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.179     1.656    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X54Y134        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.823     1.728    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X54Y134        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.378     1.350    
    SLICE_X54Y134        FDPE (Remov_fdpe_C_PRE)     -0.071     1.279    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.032%)  route 0.179ns (55.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.556     1.336    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X53Y134        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y134        FDPE (Prop_fdpe_C_Q)         0.141     1.477 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.179     1.656    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X54Y134        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.823     1.728    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X54Y134        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.378     1.350    
    SLICE_X54Y134        FDPE (Remov_fdpe_C_PRE)     -0.071     1.279    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.061%)  route 0.211ns (59.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.556     1.336    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X53Y134        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y134        FDPE (Prop_fdpe_C_Q)         0.141     1.477 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.211     1.688    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X58Y135        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.827     1.732    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X58Y135        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.358     1.374    
    SLICE_X58Y135        FDCE (Remov_fdce_C_CLR)     -0.067     1.307    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.061%)  route 0.211ns (59.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.556     1.336    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X53Y134        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y134        FDPE (Prop_fdpe_C_Q)         0.141     1.477 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.211     1.688    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X58Y135        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.827     1.732    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X58Y135        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.358     1.374    
    SLICE_X58Y135        FDCE (Remov_fdce_C_CLR)     -0.067     1.307    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.061%)  route 0.211ns (59.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.556     1.336    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X53Y134        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y134        FDPE (Prop_fdpe_C_Q)         0.141     1.477 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.211     1.688    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X58Y135        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.827     1.732    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X58Y135        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.358     1.374    
    SLICE_X58Y135        FDCE (Remov_fdce_C_CLR)     -0.067     1.307    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.061%)  route 0.211ns (59.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.556     1.336    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X53Y134        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y134        FDPE (Prop_fdpe_C_Q)         0.141     1.477 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.211     1.688    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X58Y135        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.827     1.732    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X58Y135        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.358     1.374    
    SLICE_X58Y135        FDCE (Remov_fdce_C_CLR)     -0.067     1.307    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.061%)  route 0.211ns (59.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.556     1.336    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X53Y134        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y134        FDPE (Prop_fdpe_C_Q)         0.141     1.477 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.211     1.688    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X58Y135        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.827     1.732    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X58Y135        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.358     1.374    
    SLICE_X58Y135        FDCE (Remov_fdce_C_CLR)     -0.067     1.307    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.061%)  route 0.211ns (59.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.556     1.336    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X53Y134        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y134        FDPE (Prop_fdpe_C_Q)         0.141     1.477 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.211     1.688    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X58Y135        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.827     1.732    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_bscan_tck[0]
    SLICE_X58Y135        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.358     1.374    
    SLICE_X58Y135        FDCE (Remov_fdce_C_CLR)     -0.067     1.307    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.381    





