Analysis & Synthesis report for pixel_writer
Fri Aug 14 00:26:48 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. General Register Statistics
 10. Physical Synthesis Netlist Optimizations
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for altsyncram0:inst17|altsyncram:altsyncram_component|altsyncram_i0n1:auto_generated
 13. Parameter Settings for User Entity Instance: geo_pixel_writer:inst
 14. Parameter Settings for User Entity Instance: geo_pixel_writer:inst|FIFO_3word_0_latency:input_cmd_fifo_1
 15. Parameter Settings for User Entity Instance: altsyncram0:inst17|altsyncram:altsyncram_component
 16. altsyncram Parameter Settings by Entity Instance
 17. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Aug 14 00:26:48 2020        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; pixel_writer                                 ;
; Top-level Entity Name              ; pixel_writer                                 ;
; Family                             ; Cyclone III                                  ;
; Total logic elements               ; 1,138                                        ;
;     Total combinational functions  ; 999                                          ;
;     Dedicated logic registers      ; 329                                          ;
; Total registers                    ; 329                                          ;
; Total pins                         ; 136                                          ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 65,536                                       ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                  ;
+----------------------------------------------------------------------------+--------------+--------------------+
; Option                                                                     ; Setting      ; Default Value      ;
+----------------------------------------------------------------------------+--------------+--------------------+
; Device                                                                     ; EP3C10F256C7 ;                    ;
; Top-level entity name                                                      ; pixel_writer ; pixel_writer       ;
; Family name                                                                ; Cyclone III  ; Stratix II         ;
; Remove Duplicate Registers                                                 ; Off          ; On                 ;
; Optimization Technique                                                     ; Speed        ; Balanced           ;
; Use Generated Physical Constraints File                                    ; Off          ;                    ;
; Auto Shift Register Replacement                                            ; Off          ; Auto               ;
; PowerPlay Power Optimization                                               ; Off          ; Normal compilation ;
; Use smart compilation                                                      ; Off          ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On           ; On                 ;
; Enable compact report table                                                ; Off          ; Off                ;
; Restructure Multiplexers                                                   ; Auto         ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off          ; Off                ;
; Preserve fewer node names                                                  ; On           ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off          ; Off                ;
; Verilog Version                                                            ; Verilog_2001 ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993    ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto         ; Auto               ;
; Safe State Machine                                                         ; Off          ; Off                ;
; Extract Verilog State Machines                                             ; On           ; On                 ;
; Extract VHDL State Machines                                                ; On           ; On                 ;
; Ignore Verilog initial constructs                                          ; Off          ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000         ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250          ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On           ; On                 ;
; Parallel Synthesis                                                         ; On           ; On                 ;
; DSP Block Balancing                                                        ; Auto         ; Auto               ;
; NOT Gate Push-Back                                                         ; On           ; On                 ;
; Power-Up Don't Care                                                        ; On           ; On                 ;
; Remove Redundant Logic Cells                                               ; Off          ; Off                ;
; Ignore CARRY Buffers                                                       ; Off          ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off          ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off          ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off          ; Off                ;
; Ignore LCELL Buffers                                                       ; Off          ; Off                ;
; Ignore SOFT Buffers                                                        ; On           ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off          ; Off                ;
; Carry Chain Length                                                         ; 70           ; 70                 ;
; Auto Carry Chains                                                          ; On           ; On                 ;
; Auto Open-Drain Pins                                                       ; On           ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off          ; Off                ;
; Auto ROM Replacement                                                       ; On           ; On                 ;
; Auto RAM Replacement                                                       ; On           ; On                 ;
; Auto DSP Block Replacement                                                 ; On           ; On                 ;
; Auto Clock Enable Replacement                                              ; On           ; On                 ;
; Strict RAM Replacement                                                     ; Off          ; Off                ;
; Allow Synchronous Control Signals                                          ; On           ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off          ; Off                ;
; Auto RAM Block Balancing                                                   ; On           ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off          ; Off                ;
; Auto Resource Sharing                                                      ; Off          ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off          ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off          ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off          ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On           ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off          ; Off                ;
; Timing-Driven Synthesis                                                    ; On           ; On                 ;
; Show Parameter Settings Tables in Synthesis Report                         ; On           ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off          ; Off                ;
; Synchronization Register Chain Length                                      ; 2            ; 2                  ;
; HDL message level                                                          ; Level2       ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off          ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000         ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100          ; 100                ;
; Clock MUX Protection                                                       ; On           ; On                 ;
; Auto Gated Clock Conversion                                                ; Off          ; Off                ;
; Block Design Naming                                                        ; Auto         ; Auto               ;
; SDC constraint protection                                                  ; Off          ; Off                ;
; Synthesis Effort                                                           ; Auto         ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On           ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium       ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto         ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On           ; On                 ;
+----------------------------------------------------------------------------+--------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                   ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                   ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------+
; pixel_writer.bdf                 ; yes             ; User Block Diagram/Schematic File  ; C:/altera/Qdesigns/pixel_writer/pixel_writer.bdf               ;
; geo_pixel_writer.sv              ; yes             ; User SystemVerilog HDL File        ; C:/altera/Qdesigns/pixel_writer/geo_pixel_writer.sv            ;
; fifo_3word_0_latency.sv          ; yes             ; User SystemVerilog HDL File        ; C:/altera/Qdesigns/pixel_writer/fifo_3word_0_latency.sv        ;
; altsyncram0.v                    ; yes             ; User Wizard-Generated File         ; C:/altera/Qdesigns/pixel_writer/altsyncram0.v                  ;
; test.mif                         ; yes             ; User Memory Initialization File    ; C:/altera/Qdesigns/pixel_writer/test.mif                       ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf ;
; db/altsyncram_i0n1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/altera/Qdesigns/pixel_writer/db/altsyncram_i0n1.tdf         ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,138     ;
;                                             ;           ;
; Total combinational functions               ; 999       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 783       ;
;     -- 3 input functions                    ; 111       ;
;     -- <=2 input functions                  ; 105       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 985       ;
;     -- arithmetic mode                      ; 14        ;
;                                             ;           ;
; Total registers                             ; 329       ;
;     -- Dedicated logic registers            ; 329       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 136       ;
; Total memory bits                           ; 65536     ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 345       ;
; Total fan-out                               ; 5120      ;
; Average fan-out                             ; 3.17      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                        ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                    ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                             ; Library Name ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------+--------------+
; |pixel_writer                                 ; 999 (1)           ; 329 (4)      ; 65536       ; 0            ; 0       ; 0         ; 136  ; 0            ; |pixel_writer                                                                                   ; work         ;
;    |altsyncram0:inst17|                       ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pixel_writer|altsyncram0:inst17                                                                ;              ;
;       |altsyncram:altsyncram_component|       ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pixel_writer|altsyncram0:inst17|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_i0n1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pixel_writer|altsyncram0:inst17|altsyncram:altsyncram_component|altsyncram_i0n1:auto_generated ; work         ;
;    |geo_pixel_writer:inst|                    ; 998 (855)         ; 325 (155)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pixel_writer|geo_pixel_writer:inst                                                             ;              ;
;       |FIFO_3word_0_latency:input_cmd_fifo_1| ; 143 (143)         ; 170 (170)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pixel_writer|geo_pixel_writer:inst|FIFO_3word_0_latency:input_cmd_fifo_1                       ; work         ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+----------+
; Name                                                                                         ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF      ;
+----------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+----------+
; altsyncram0:inst17|altsyncram:altsyncram_component|altsyncram_i0n1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 4096         ; 16           ; --           ; --           ; 65536 ; test.mif ;
+----------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+----------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 329   ;
; Number of registers using Synchronous Clear  ; 25    ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 298   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                                                ;
+--------------------------------------------------------+----------+---------------------+
; Node                                                   ; Action   ; Reason              ;
+--------------------------------------------------------+----------+---------------------+
; geo_pixel_writer:inst|Equal9~5                         ; Deleted  ; Timing optimization ;
; geo_pixel_writer:inst|Equal9~7                         ; Deleted  ; Timing optimization ;
; geo_pixel_writer:inst|Equal9~8                         ; Deleted  ; Timing optimization ;
; geo_pixel_writer:inst|Equal9~9                         ; Deleted  ; Timing optimization ;
; geo_pixel_writer:inst|Equal9~10                        ; Modified ; Timing optimization ;
; geo_pixel_writer:inst|Equal9~10_RESYN14_BDD15          ; Created  ; Timing optimization ;
; geo_pixel_writer:inst|Equal9~10_RESYN16_BDD17          ; Created  ; Timing optimization ;
; geo_pixel_writer:inst|Equal9~10_RESYN18_BDD19          ; Created  ; Timing optimization ;
; geo_pixel_writer:inst|Equal9~10_RESYN20_BDD21          ; Created  ; Timing optimization ;
; geo_pixel_writer:inst|Equal9~11                        ; Deleted  ; Timing optimization ;
; geo_pixel_writer:inst|Equal9~34                        ; Deleted  ; Timing optimization ;
; geo_pixel_writer:inst|Equal9~35                        ; Modified ; Timing optimization ;
; geo_pixel_writer:inst|Equal9~35_RESYN0_BDD1            ; Created  ; Timing optimization ;
; geo_pixel_writer:inst|Equal9~35_RESYN2_BDD3            ; Created  ; Timing optimization ;
; geo_pixel_writer:inst|Equal9~35_RESYN4_BDD5            ; Created  ; Timing optimization ;
; geo_pixel_writer:inst|Mux21~3                          ; Modified ; Timing optimization ;
; geo_pixel_writer:inst|Mux21~3_RESYN8_BDD9              ; Created  ; Timing optimization ;
; geo_pixel_writer:inst|PX_COPY_COLOUR_z~0               ; Modified ; Timing optimization ;
; geo_pixel_writer:inst|PX_COPY_COLOUR_z~0_RESYN10_BDD11 ; Created  ; Timing optimization ;
; geo_pixel_writer:inst|PX_COPY_COLOUR_z~0_RESYN12_BDD13 ; Created  ; Timing optimization ;
; geo_pixel_writer:inst|always1~16                       ; Modified ; Timing optimization ;
; geo_pixel_writer:inst|always1~16_RESYN6_BDD7           ; Created  ; Timing optimization ;
+--------------------------------------------------------+----------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |pixel_writer|geo_pixel_writer:inst|rcd[13]                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |pixel_writer|geo_pixel_writer:inst|collision_rd[6]                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |pixel_writer|geo_pixel_writer:inst|collision_wr[0]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |pixel_writer|geo_pixel_writer:inst|FIFO_3word_0_latency:input_cmd_fifo_1|fifo_words[0]        ;
; 4:1                ; 40 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |pixel_writer|geo_pixel_writer:inst|FIFO_3word_0_latency:input_cmd_fifo_1|fifo_data_reg[3][21] ;
; 4:1                ; 40 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |pixel_writer|geo_pixel_writer:inst|FIFO_3word_0_latency:input_cmd_fifo_1|fifo_data_reg[2][35] ;
; 4:1                ; 40 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |pixel_writer|geo_pixel_writer:inst|FIFO_3word_0_latency:input_cmd_fifo_1|fifo_data_reg[1][28] ;
; 4:1                ; 40 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |pixel_writer|geo_pixel_writer:inst|FIFO_3word_0_latency:input_cmd_fifo_1|fifo_data_reg[0][39] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |pixel_writer|geo_pixel_writer:inst|wc_valid                                                   ;
; 4:1                ; 36 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |pixel_writer|geo_pixel_writer:inst|wc_target[1]                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |pixel_writer|geo_pixel_writer:inst|collision_wr_inc                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pixel_writer|geo_pixel_writer:inst|wcd[12]                                                    ;
; 6:1                ; 28 bits   ; 112 LEs       ; 28 LEs               ; 84 LEs                 ; Yes        ; |pixel_writer|geo_pixel_writer:inst|rc_addr[19]                                                ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pixel_writer|geo_pixel_writer:inst|PX_COPY_COLOUR[1]                                          ;
; 4:1                ; 40 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |pixel_writer|geo_pixel_writer:inst|FIFO_3word_0_latency:input_cmd_fifo_1|Mux22                ;
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; No         ; |pixel_writer|geo_pixel_writer:inst|ShiftLeft2                                                 ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |pixel_writer|geo_pixel_writer:inst|ShiftRight2                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |pixel_writer|geo_pixel_writer:inst|ShiftRight0                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |pixel_writer|geo_pixel_writer:inst|ShiftRight1                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |pixel_writer|geo_pixel_writer:inst|ShiftRight2                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |pixel_writer|geo_pixel_writer:inst|ShiftRight0                                                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |pixel_writer|geo_pixel_writer:inst|ShiftRight1                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |pixel_writer|geo_pixel_writer:inst|ShiftLeft1                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |pixel_writer|geo_pixel_writer:inst|ShiftRight0                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altsyncram0:inst17|altsyncram:altsyncram_component|altsyncram_i0n1:auto_generated ;
+---------------------------------+-------+------+---------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------+


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: geo_pixel_writer:inst ;
+----------------------+-------+-------------------------------------+
; Parameter Name       ; Value ; Type                                ;
+----------------------+-------+-------------------------------------+
; ZERO_LATENCY         ; 0     ; Unsigned Binary                     ;
; overflow_protection  ; 1     ; Unsigned Binary                     ;
; underflow_protection ; 1     ; Unsigned Binary                     ;
; size7_fifo           ; 0     ; Unsigned Binary                     ;
+----------------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: geo_pixel_writer:inst|FIFO_3word_0_latency:input_cmd_fifo_1 ;
+----------------------+-------+---------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                      ;
+----------------------+-------+---------------------------------------------------------------------------+
; bits                 ; 40    ; Signed Integer                                                            ;
; zero_latency         ; 0     ; Unsigned Binary                                                           ;
; overflow_protection  ; 1     ; Unsigned Binary                                                           ;
; underflow_protection ; 1     ; Unsigned Binary                                                           ;
; size7_ena            ; 0     ; Unsigned Binary                                                           ;
+----------------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altsyncram0:inst17|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-----------------------------------+
; Parameter Name                     ; Value                  ; Type                              ;
+------------------------------------+------------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                           ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                           ;
; WIDTH_A                            ; 16                     ; Signed Integer                    ;
; WIDTHAD_A                          ; 12                     ; Signed Integer                    ;
; NUMWORDS_A                         ; 4096                   ; Signed Integer                    ;
; OUTDATA_REG_A                      ; CLOCK0                 ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                           ;
; WIDTH_B                            ; 1                      ; Untyped                           ;
; WIDTHAD_B                          ; 1                      ; Untyped                           ;
; NUMWORDS_B                         ; 1                      ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                           ;
; BYTE_SIZE                          ; 8                      ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; test.mif               ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone III            ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_i0n1        ; Untyped                           ;
+------------------------------------+------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                               ;
+-------------------------------------------+----------------------------------------------------+
; Name                                      ; Value                                              ;
+-------------------------------------------+----------------------------------------------------+
; Number of entity instances                ; 1                                                  ;
; Entity Instance                           ; altsyncram0:inst17|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                        ;
;     -- WIDTH_A                            ; 16                                                 ;
;     -- NUMWORDS_A                         ; 4096                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                             ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
+-------------------------------------------+----------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Aug 14 00:26:35 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pixel_writer -c pixel_writer
Info: Found 1 design units, including 1 entities, in source file pixel_writer.bdf
    Info: Found entity 1: pixel_writer
Info: Found 1 design units, including 1 entities, in source file geo_pixel_writer.sv
    Info: Found entity 1: geo_pixel_writer
Info: Found 1 design units, including 1 entities, in source file fifo_3word_0_latency.sv
    Info: Found entity 1: FIFO_3word_0_latency
Info: Found 1 design units, including 1 entities, in source file altsyncram0.v
    Info: Found entity 1: altsyncram0
Info: Elaborating entity "pixel_writer" for the top level hierarchy
Info: Elaborating entity "geo_pixel_writer" for hierarchy "geo_pixel_writer:inst"
Warning (10036): Verilog HDL or VHDL warning at geo_pixel_writer.sv(61): object "LUT_nmask" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at geo_pixel_writer.sv(62): object "LUT_pmask" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at geo_pixel_writer.sv(65): object "CMD_IN_NOP" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at geo_pixel_writer.sv(73): object "CMD_IN_RST_PXPASTE_M" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at geo_pixel_writer.sv(120): object "rc_colour" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at geo_pixel_writer.sv(202): truncated value with size 24 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at geo_pixel_writer.sv(203): truncated value with size 24 to match size of target (16)
Info: Elaborating entity "FIFO_3word_0_latency" for hierarchy "geo_pixel_writer:inst|FIFO_3word_0_latency:input_cmd_fifo_1"
Warning (10027): Verilog HDL or VHDL warning at the fifo_3word_0_latency.sv(65): index expression is not wide enough to address all of the elements in the array
Info: Elaborating entity "altsyncram0" for hierarchy "altsyncram0:inst17"
Info: Elaborating entity "altsyncram" for hierarchy "altsyncram0:inst17|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "altsyncram0:inst17|altsyncram:altsyncram_component"
Info: Instantiated megafunction "altsyncram0:inst17|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "test.mif"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "4096"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info: Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info: Parameter "widthad_a" = "12"
    Info: Parameter "width_a" = "16"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_i0n1.tdf
    Info: Found entity 1: altsyncram_i0n1
Info: Elaborating entity "altsyncram_i0n1" for hierarchy "altsyncram0:inst17|altsyncram:altsyncram_component|altsyncram_i0n1:auto_generated"
Info: Timing-Driven Synthesis is running
Info: Starting physical synthesis optimizations for speed
Info: Timing-driven compilation is using the TimeQuest Timing Analyzer
Info: Reading SDC File: 'SDC1.sdc'
Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning: From CLK (Rise) to CLK (Rise) (setup and hold)
Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info: Found 1 clocks
    Info:   Period   Clock Name
    Info: ======== ============
    Info:    8.000          CLK
Info: Starting physical synthesis algorithm register retiming
Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info: Starting physical synthesis algorithm combinational resynthesis using boolean division
Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 341 ps
Info: Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:02
Info: Implemented 1350 device resources after synthesis - the final resource count might be different
    Info: Implemented 46 input pins
    Info: Implemented 90 output pins
    Info: Implemented 1198 logic cells
    Info: Implemented 16 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 236 megabytes
    Info: Processing ended: Fri Aug 14 00:26:48 2020
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:14


