{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621980905876 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621980905878 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 25 19:15:05 2021 " "Processing started: Tue May 25 19:15:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621980905878 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621980905878 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBL3 -c PBL3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBL3 -c PBL3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621980905878 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621980906407 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621980906408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificador.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.v" "" { Text "/home/antony/Documents/Mega/UEFS/2020.1/MI - Circuitos Digitais/PBL3/decodificador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621980935981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621980935981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexador.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador " "Found entity 1: multiplexador" {  } { { "multiplexador.v" "" { Text "/home/antony/Documents/Mega/UEFS/2020.1/MI - Circuitos Digitais/PBL3/multiplexador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621980935984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621980935984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_principal.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_principal.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_principal " "Found entity 1: circuito_principal" {  } { { "circuito_principal.v" "" { Text "/home/antony/Documents/Mega/UEFS/2020.1/MI - Circuitos Digitais/PBL3/circuito_principal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621980935986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621980935986 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "acumulador.v(7) " "Verilog HDL information at acumulador.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "acumulador.v" "" { Text "/home/antony/Documents/Mega/UEFS/2020.1/MI - Circuitos Digitais/PBL3/acumulador.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1621980935988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acumulador.v 1 1 " "Found 1 design units, including 1 entities, in source file acumulador.v" { { "Info" "ISGN_ENTITY_NAME" "1 acumulador " "Found entity 1: acumulador" {  } { { "acumulador.v" "" { Text "/home/antony/Documents/Mega/UEFS/2020.1/MI - Circuitos Digitais/PBL3/acumulador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621980935989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621980935989 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "displays circuito_principal.v(20) " "Verilog HDL Implicit Net warning at circuito_principal.v(20): created implicit net for \"displays\"" {  } { { "circuito_principal.v" "" { Text "/home/antony/Documents/Mega/UEFS/2020.1/MI - Circuitos Digitais/PBL3/circuito_principal.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621980935989 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "segmentos circuito_principal.v(26) " "Verilog HDL Implicit Net warning at circuito_principal.v(26): created implicit net for \"segmentos\"" {  } { { "circuito_principal.v" "" { Text "/home/antony/Documents/Mega/UEFS/2020.1/MI - Circuitos Digitais/PBL3/circuito_principal.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621980935990 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "centavos_25 acumulador.v(10) " "Verilog HDL Procedural Assignment error at acumulador.v(10): object \"centavos_25\" on left-hand side of assignment must have a variable data type" {  } { { "acumulador.v" "" { Text "/home/antony/Documents/Mega/UEFS/2020.1/MI - Circuitos Digitais/PBL3/acumulador.v" 10 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1621980935991 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "centavos_25 acumulador.v(10) " "Verilog HDL error at acumulador.v(10): value cannot be assigned to input \"centavos_25\"" {  } { { "acumulador.v" "" { Text "/home/antony/Documents/Mega/UEFS/2020.1/MI - Circuitos Digitais/PBL3/acumulador.v" 10 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621980936037 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "centavos_50 acumulador.v(14) " "Verilog HDL Procedural Assignment error at acumulador.v(14): object \"centavos_50\" on left-hand side of assignment must have a variable data type" {  } { { "acumulador.v" "" { Text "/home/antony/Documents/Mega/UEFS/2020.1/MI - Circuitos Digitais/PBL3/acumulador.v" 14 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1621980936038 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "centavos_50 acumulador.v(14) " "Verilog HDL error at acumulador.v(14): value cannot be assigned to input \"centavos_50\"" {  } { { "acumulador.v" "" { Text "/home/antony/Documents/Mega/UEFS/2020.1/MI - Circuitos Digitais/PBL3/acumulador.v" 14 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621980936038 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "real_1 acumulador.v(18) " "Verilog HDL Procedural Assignment error at acumulador.v(18): object \"real_1\" on left-hand side of assignment must have a variable data type" {  } { { "acumulador.v" "" { Text "/home/antony/Documents/Mega/UEFS/2020.1/MI - Circuitos Digitais/PBL3/acumulador.v" 18 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1621980936038 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "real_1 acumulador.v(18) " "Verilog HDL error at acumulador.v(18): value cannot be assigned to input \"real_1\"" {  } { { "acumulador.v" "" { Text "/home/antony/Documents/Mega/UEFS/2020.1/MI - Circuitos Digitais/PBL3/acumulador.v" 18 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621980936038 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "326 " "Peak virtual memory: 326 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621980936101 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 25 19:15:36 2021 " "Processing ended: Tue May 25 19:15:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621980936101 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621980936101 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621980936101 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621980936101 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621980936517 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621980905876 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621980905878 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 25 19:15:05 2021 " "Processing started: Tue May 25 19:15:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621980905878 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621980905878 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBL3 -c PBL3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBL3 -c PBL3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621980905878 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621980906407 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621980906408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificador.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.v" "" { Text "/home/antony/Documents/Mega/UEFS/2020.1/MI - Circuitos Digitais/PBL3/decodificador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621980935981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621980935981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexador.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador " "Found entity 1: multiplexador" {  } { { "multiplexador.v" "" { Text "/home/antony/Documents/Mega/UEFS/2020.1/MI - Circuitos Digitais/PBL3/multiplexador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621980935984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621980935984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_principal.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_principal.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_principal " "Found entity 1: circuito_principal" {  } { { "circuito_principal.v" "" { Text "/home/antony/Documents/Mega/UEFS/2020.1/MI - Circuitos Digitais/PBL3/circuito_principal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621980935986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621980935986 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "acumulador.v(7) " "Verilog HDL information at acumulador.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "acumulador.v" "" { Text "/home/antony/Documents/Mega/UEFS/2020.1/MI - Circuitos Digitais/PBL3/acumulador.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1621980935988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acumulador.v 1 1 " "Found 1 design units, including 1 entities, in source file acumulador.v" { { "Info" "ISGN_ENTITY_NAME" "1 acumulador " "Found entity 1: acumulador" {  } { { "acumulador.v" "" { Text "/home/antony/Documents/Mega/UEFS/2020.1/MI - Circuitos Digitais/PBL3/acumulador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621980935989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621980935989 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "displays circuito_principal.v(20) " "Verilog HDL Implicit Net warning at circuito_principal.v(20): created implicit net for \"displays\"" {  } { { "circuito_principal.v" "" { Text "/home/antony/Documents/Mega/UEFS/2020.1/MI - Circuitos Digitais/PBL3/circuito_principal.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621980935989 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "segmentos circuito_principal.v(26) " "Verilog HDL Implicit Net warning at circuito_principal.v(26): created implicit net for \"segmentos\"" {  } { { "circuito_principal.v" "" { Text "/home/antony/Documents/Mega/UEFS/2020.1/MI - Circuitos Digitais/PBL3/circuito_principal.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621980935990 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "centavos_25 acumulador.v(10) " "Verilog HDL Procedural Assignment error at acumulador.v(10): object \"centavos_25\" on left-hand side of assignment must have a variable data type" {  } { { "acumulador.v" "" { Text "/home/antony/Documents/Mega/UEFS/2020.1/MI - Circuitos Digitais/PBL3/acumulador.v" 10 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1621980935991 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "centavos_25 acumulador.v(10) " "Verilog HDL error at acumulador.v(10): value cannot be assigned to input \"centavos_25\"" {  } { { "acumulador.v" "" { Text "/home/antony/Documents/Mega/UEFS/2020.1/MI - Circuitos Digitais/PBL3/acumulador.v" 10 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621980936037 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "centavos_50 acumulador.v(14) " "Verilog HDL Procedural Assignment error at acumulador.v(14): object \"centavos_50\" on left-hand side of assignment must have a variable data type" {  } { { "acumulador.v" "" { Text "/home/antony/Documents/Mega/UEFS/2020.1/MI - Circuitos Digitais/PBL3/acumulador.v" 14 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1621980936038 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "centavos_50 acumulador.v(14) " "Verilog HDL error at acumulador.v(14): value cannot be assigned to input \"centavos_50\"" {  } { { "acumulador.v" "" { Text "/home/antony/Documents/Mega/UEFS/2020.1/MI - Circuitos Digitais/PBL3/acumulador.v" 14 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621980936038 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "real_1 acumulador.v(18) " "Verilog HDL Procedural Assignment error at acumulador.v(18): object \"real_1\" on left-hand side of assignment must have a variable data type" {  } { { "acumulador.v" "" { Text "/home/antony/Documents/Mega/UEFS/2020.1/MI - Circuitos Digitais/PBL3/acumulador.v" 18 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1621980936038 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "real_1 acumulador.v(18) " "Verilog HDL error at acumulador.v(18): value cannot be assigned to input \"real_1\"" {  } { { "acumulador.v" "" { Text "/home/antony/Documents/Mega/UEFS/2020.1/MI - Circuitos Digitais/PBL3/acumulador.v" 18 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621980936038 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "326 " "Peak virtual memory: 326 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621980936101 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 25 19:15:36 2021 " "Processing ended: Tue May 25 19:15:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621980936101 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621980936101 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621980936101 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621980936101 ""}
