module mux_4(
input wire [1:0] wb_sel,
input wire [31:0] pc_four,
input wire [31:0] alu_data,
input wire [31:0] ld_data,
output reg [31:0] wb_data
);
always @(*) begin
case (wb_sel)
        2'b00: wb_data = pc_four;
	2'b01: wb_data = alu_data;
	2'b10: wb_data = ld_data;
default: wb_data = 32'd0;
end
endmodule