0.6
2018.3
Dec  7 2018
00:33:28
E:/Faryar/University/Masters/FPGA/Final_Project/Final/Final.srcs/sim_1/new/main_tb.vhd,1706302413,vhdl,,,,main_tb,,,,,,,,
E:/Faryar/University/Masters/FPGA/Final_Project/Final/Final.srcs/sources_1/imports/ALU.vhd,1706309622,vhdl,,,,alu,,,,,,,,
E:/Faryar/University/Masters/FPGA/Final_Project/Final/Final.srcs/sources_1/imports/control_unit.vhd,1594736999,vhdl,,,,control_unit,,,,,,,,
E:/Faryar/University/Masters/FPGA/Final_Project/Final/Final.srcs/sources_1/new/main.vhd,1706300505,vhdl,,,,main,,,,,,,,
