// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "LED_CONTROLLER,Vivado 2020.1" *)
module system_LED_CONTROLLER_0(val, led_o);
  input [0:0]val;
  output [0:0]led_o;
endmodule
