#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Mar 12 16:42:15 2025
# Process ID: 13764
# Current directory: D:/Rifai_es/tesina/shift_register/pasquale/Progetto_4/Progetto_4/Progetto 4.runs/synth_1
# Command line: vivado.exe -log shift_register.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source shift_register.tcl
# Log file: D:/Rifai_es/tesina/shift_register/pasquale/Progetto_4/Progetto_4/Progetto 4.runs/synth_1/shift_register.vds
# Journal file: D:/Rifai_es/tesina/shift_register/pasquale/Progetto_4/Progetto_4/Progetto 4.runs/synth_1\vivado.jou
# Running On: LAPTOP-1ES8J68V, OS: Windows, CPU Frequency: 2096 MHz, CPU Physical cores: 8, Host memory: 7448 MB
#-----------------------------------------------------------
source shift_register.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 473.938 ; gain = 177.582
Command: synth_design -top shift_register__Structural -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3056
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 921.277 ; gain = 444.363
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'shift_register' [D:/Rifai_es/tesina/shift_register/pasquale/Progetto_4/Progetto_4/Progetto 4.srcs/sources_1/new/shift_register.vhd:48]
INFO: [Synth 8-3491] module 'mux_4_1' declared at 'D:/Rifai_es/tesina/shift_register/pasquale/Progetto_4/Progetto_4/Progetto 4.srcs/sources_1/imports/new/mux_4_1.vhd:34' bound to instance 'shifter_mux' of component 'mux_4_1' [D:/Rifai_es/tesina/shift_register/pasquale/Progetto_4/Progetto_4/Progetto 4.srcs/sources_1/new/shift_register.vhd:89]
INFO: [Synth 8-638] synthesizing module 'mux_4_1' [D:/Rifai_es/tesina/shift_register/pasquale/Progetto_4/Progetto_4/Progetto 4.srcs/sources_1/imports/new/mux_4_1.vhd:41]
	Parameter Size bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'gen_mux_2_1' declared at 'D:/Rifai_es/tesina/shift_register/pasquale/Progetto_4/Progetto_4/Progetto 4.srcs/sources_1/imports/new/gen_mux_2_1.vhd:34' bound to instance 'mux00' of component 'gen_mux_2_1' [D:/Rifai_es/tesina/shift_register/pasquale/Progetto_4/Progetto_4/Progetto 4.srcs/sources_1/imports/new/mux_4_1.vhd:57]
INFO: [Synth 8-638] synthesizing module 'gen_mux_2_1' [D:/Rifai_es/tesina/shift_register/pasquale/Progetto_4/Progetto_4/Progetto 4.srcs/sources_1/imports/new/gen_mux_2_1.vhd:43]
	Parameter Size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gen_mux_2_1' (0#1) [D:/Rifai_es/tesina/shift_register/pasquale/Progetto_4/Progetto_4/Progetto 4.srcs/sources_1/imports/new/gen_mux_2_1.vhd:43]
	Parameter Size bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'gen_mux_2_1' declared at 'D:/Rifai_es/tesina/shift_register/pasquale/Progetto_4/Progetto_4/Progetto 4.srcs/sources_1/imports/new/gen_mux_2_1.vhd:34' bound to instance 'mux01' of component 'gen_mux_2_1' [D:/Rifai_es/tesina/shift_register/pasquale/Progetto_4/Progetto_4/Progetto 4.srcs/sources_1/imports/new/mux_4_1.vhd:66]
	Parameter Size bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'gen_mux_2_1' declared at 'D:/Rifai_es/tesina/shift_register/pasquale/Progetto_4/Progetto_4/Progetto 4.srcs/sources_1/imports/new/gen_mux_2_1.vhd:34' bound to instance 'mux1' of component 'gen_mux_2_1' [D:/Rifai_es/tesina/shift_register/pasquale/Progetto_4/Progetto_4/Progetto 4.srcs/sources_1/imports/new/mux_4_1.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'mux_4_1' (0#1) [D:/Rifai_es/tesina/shift_register/pasquale/Progetto_4/Progetto_4/Progetto 4.srcs/sources_1/imports/new/mux_4_1.vhd:41]
	Parameter Size bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'gen_mux_2_1' declared at 'D:/Rifai_es/tesina/shift_register/pasquale/Progetto_4/Progetto_4/Progetto 4.srcs/sources_1/imports/new/gen_mux_2_1.vhd:34' bound to instance 'loader_mux' of component 'gen_mux_2_1' [D:/Rifai_es/tesina/shift_register/pasquale/Progetto_4/Progetto_4/Progetto 4.srcs/sources_1/new/shift_register.vhd:97]
INFO: [Synth 8-3491] module 'flip_flop_d' declared at 'D:/Rifai_es/tesina/shift_register/pasquale/Progetto_4/Progetto_4/Progetto 4.srcs/sources_1/new/flip_flop_d.vhd:25' bound to instance 'ff_gen' of component 'flip_flop_d' [D:/Rifai_es/tesina/shift_register/pasquale/Progetto_4/Progetto_4/Progetto 4.srcs/sources_1/new/shift_register.vhd:106]
INFO: [Synth 8-638] synthesizing module 'flip_flop_d' [D:/Rifai_es/tesina/shift_register/pasquale/Progetto_4/Progetto_4/Progetto 4.srcs/sources_1/new/flip_flop_d.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'flip_flop_d' (0#1) [D:/Rifai_es/tesina/shift_register/pasquale/Progetto_4/Progetto_4/Progetto 4.srcs/sources_1/new/flip_flop_d.vhd:31]
INFO: [Synth 8-3491] module 'mux_4_1' declared at 'D:/Rifai_es/tesina/shift_register/pasquale/Progetto_4/Progetto_4/Progetto 4.srcs/sources_1/imports/new/mux_4_1.vhd:34' bound to instance 'shifter_mux' of component 'mux_4_1' [D:/Rifai_es/tesina/shift_register/pasquale/Progetto_4/Progetto_4/Progetto 4.srcs/sources_1/new/shift_register.vhd:89]
	Parameter Size bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'gen_mux_2_1' declared at 'D:/Rifai_es/tesina/shift_register/pasquale/Progetto_4/Progetto_4/Progetto 4.srcs/sources_1/imports/new/gen_mux_2_1.vhd:34' bound to instance 'loader_mux' of component 'gen_mux_2_1' [D:/Rifai_es/tesina/shift_register/pasquale/Progetto_4/Progetto_4/Progetto 4.srcs/sources_1/new/shift_register.vhd:97]
INFO: [Synth 8-3491] module 'flip_flop_d' declared at 'D:/Rifai_es/tesina/shift_register/pasquale/Progetto_4/Progetto_4/Progetto 4.srcs/sources_1/new/flip_flop_d.vhd:25' bound to instance 'ff_gen' of component 'flip_flop_d' [D:/Rifai_es/tesina/shift_register/pasquale/Progetto_4/Progetto_4/Progetto 4.srcs/sources_1/new/shift_register.vhd:106]
INFO: [Synth 8-3491] module 'mux_4_1' declared at 'D:/Rifai_es/tesina/shift_register/pasquale/Progetto_4/Progetto_4/Progetto 4.srcs/sources_1/imports/new/mux_4_1.vhd:34' bound to instance 'shifter_mux' of component 'mux_4_1' [D:/Rifai_es/tesina/shift_register/pasquale/Progetto_4/Progetto_4/Progetto 4.srcs/sources_1/new/shift_register.vhd:89]
	Parameter Size bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'gen_mux_2_1' declared at 'D:/Rifai_es/tesina/shift_register/pasquale/Progetto_4/Progetto_4/Progetto 4.srcs/sources_1/imports/new/gen_mux_2_1.vhd:34' bound to instance 'loader_mux' of component 'gen_mux_2_1' [D:/Rifai_es/tesina/shift_register/pasquale/Progetto_4/Progetto_4/Progetto 4.srcs/sources_1/new/shift_register.vhd:97]
INFO: [Synth 8-3491] module 'flip_flop_d' declared at 'D:/Rifai_es/tesina/shift_register/pasquale/Progetto_4/Progetto_4/Progetto 4.srcs/sources_1/new/flip_flop_d.vhd:25' bound to instance 'ff_gen' of component 'flip_flop_d' [D:/Rifai_es/tesina/shift_register/pasquale/Progetto_4/Progetto_4/Progetto 4.srcs/sources_1/new/shift_register.vhd:106]
INFO: [Synth 8-3491] module 'mux_4_1' declared at 'D:/Rifai_es/tesina/shift_register/pasquale/Progetto_4/Progetto_4/Progetto 4.srcs/sources_1/imports/new/mux_4_1.vhd:34' bound to instance 'shifter_mux' of component 'mux_4_1' [D:/Rifai_es/tesina/shift_register/pasquale/Progetto_4/Progetto_4/Progetto 4.srcs/sources_1/new/shift_register.vhd:89]
	Parameter Size bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'gen_mux_2_1' declared at 'D:/Rifai_es/tesina/shift_register/pasquale/Progetto_4/Progetto_4/Progetto 4.srcs/sources_1/imports/new/gen_mux_2_1.vhd:34' bound to instance 'loader_mux' of component 'gen_mux_2_1' [D:/Rifai_es/tesina/shift_register/pasquale/Progetto_4/Progetto_4/Progetto 4.srcs/sources_1/new/shift_register.vhd:97]
INFO: [Synth 8-3491] module 'flip_flop_d' declared at 'D:/Rifai_es/tesina/shift_register/pasquale/Progetto_4/Progetto_4/Progetto 4.srcs/sources_1/new/flip_flop_d.vhd:25' bound to instance 'ff_gen' of component 'flip_flop_d' [D:/Rifai_es/tesina/shift_register/pasquale/Progetto_4/Progetto_4/Progetto 4.srcs/sources_1/new/shift_register.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (0#1) [D:/Rifai_es/tesina/shift_register/pasquale/Progetto_4/Progetto_4/Progetto 4.srcs/sources_1/new/shift_register.vhd:48]
WARNING: [Synth 8-7129] Port shift_en in module shift_register is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1028.102 ; gain = 551.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1028.102 ; gain = 551.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1028.102 ; gain = 551.188
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'y_reg' [D:/Rifai_es/tesina/shift_register/pasquale/Progetto_4/Progetto_4/Progetto 4.srcs/sources_1/imports/new/gen_mux_2_1.vhd:51]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1028.102 ; gain = 551.188
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port shift_en in module shift_register is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (component_manager[3].shifter_mux/mux01/y_reg[0]) is unused and will be removed from module shift_register.
WARNING: [Synth 8-3332] Sequential element (component_manager[3].shifter_mux/mux1/y_reg[0]) is unused and will be removed from module shift_register.
WARNING: [Synth 8-3332] Sequential element (component_manager[3].loader_mux/y_reg[0]) is unused and will be removed from module shift_register.
WARNING: [Synth 8-3332] Sequential element (component_manager[2].shifter_mux/mux00/y_reg[0]) is unused and will be removed from module shift_register.
WARNING: [Synth 8-3332] Sequential element (component_manager[2].shifter_mux/mux01/y_reg[0]) is unused and will be removed from module shift_register.
WARNING: [Synth 8-3332] Sequential element (component_manager[2].shifter_mux/mux1/y_reg[0]) is unused and will be removed from module shift_register.
WARNING: [Synth 8-3332] Sequential element (component_manager[2].loader_mux/y_reg[0]) is unused and will be removed from module shift_register.
WARNING: [Synth 8-3332] Sequential element (component_manager[1].shifter_mux/mux00/y_reg[0]) is unused and will be removed from module shift_register.
WARNING: [Synth 8-3332] Sequential element (component_manager[1].shifter_mux/mux01/y_reg[0]) is unused and will be removed from module shift_register.
WARNING: [Synth 8-3332] Sequential element (component_manager[1].shifter_mux/mux1/y_reg[0]) is unused and will be removed from module shift_register.
WARNING: [Synth 8-3332] Sequential element (component_manager[1].loader_mux/y_reg[0]) is unused and will be removed from module shift_register.
WARNING: [Synth 8-3332] Sequential element (component_manager[0].shifter_mux/mux00/y_reg[0]) is unused and will be removed from module shift_register.
WARNING: [Synth 8-3332] Sequential element (component_manager[0].shifter_mux/mux1/y_reg[0]) is unused and will be removed from module shift_register.
WARNING: [Synth 8-3332] Sequential element (component_manager[0].loader_mux/y_reg[0]) is unused and will be removed from module shift_register.
WARNING: [Synth 8-3332] Sequential element (component_manager[3].shifter_mux/mux00/y_reg[0]) is unused and will be removed from module shift_register.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1222.992 ; gain = 746.078
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1226.402 ; gain = 749.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1226.402 ; gain = 749.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 1226.402 ; gain = 749.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 1226.402 ; gain = 749.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 1226.402 ; gain = 749.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 1226.402 ; gain = 749.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 1226.402 ; gain = 749.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 1226.402 ; gain = 749.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT3 |     4|
|3     |LUT5 |     2|
|4     |LUT6 |     2|
|5     |FDRE |     4|
|6     |IBUF |     9|
|7     |OBUF |     4|
+------+-----+------+

Report Instance Areas: 
+------+--------------------------------+--------------+------+
|      |Instance                        |Module        |Cells |
+------+--------------------------------+--------------+------+
|1     |top                             |              |    26|
|2     |  \component_manager[0].ff_gen  |flip_flop_d   |     5|
|3     |  \component_manager[1].ff_gen  |flip_flop_d_0 |     3|
|4     |  \component_manager[2].ff_gen  |flip_flop_d_1 |     3|
|5     |  \component_manager[3].ff_gen  |flip_flop_d_2 |     1|
+------+--------------------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 1226.402 ; gain = 749.488
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 1226.402 ; gain = 749.488
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 1226.402 ; gain = 749.488
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1238.484 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1335.566 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 9b8c1dcb
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:55 . Memory (MB): peak = 1335.566 ; gain = 861.629
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.277 . Memory (MB): peak = 1335.566 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Rifai_es/tesina/shift_register/pasquale/Progetto_4/Progetto_4/Progetto 4.runs/synth_1/shift_register.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shift_register_utilization_synth.rpt -pb shift_register_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 12 16:43:24 2025...
