INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_051/project_1/project_1.srcs/sources_1/new/D_flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_051/project_1/project_1.srcs/sources_1/new/JK_flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JK_flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_051/project_1/project_1.srcs/sources_1/new/SR_conversion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SR_conversion
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_051/project_1/project_1.srcs/sources_1/new/SR_flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SR_flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_051/project_1/project_1.srcs/sources_1/new/T_flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T_flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_051/project_1/project_1.srcs/sim_1/new/SR_conversion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SR_conversion_tb
