Area,Delay,Score,Current Run,Episode,Verilog
N/A,N/A,-1,0,0,"//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should add the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

  wire [63:0] sum;
  wire cout;
  wire [63:0] in1;
  wire [63:0] in2;
  wire cin;

  adder_32 adder_32_1(sum[31:0], cout, in1[31:0], in2[31:0], cin);
  adder_32 adder_32_2(sum[63:32], cout, in1[63:32], in2[63:32], cout);

endmodule"
N/A,N/A,-1,1,0,"//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should add the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

  wire [63:0] sum;
  wire cout;
  wire [63:0] in1;
  wire [63:0] in2;
  wire cin;

  adder_32 adder_32_1(sum[31:0], cout, in1[31:0], in2[31:0], cin);
  adder_32 adder_32_2(sum[63:32], cout, in1[63:32], in2[63:32], cout);

endmodule"
N/A,N/A,-1,2,0,"//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should add the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

  wire [63:0] sum;
  wire cout;
  wire [63:0] in1;
  wire [63:0] in2;
  wire cin;

  adder_32 adder_32_1(sum[31:0], cout, in1[31:0], in2[31:0], cin);
  adder_32 adder_32_2(sum[63:32], cout, in1[63:32], in2[63:32], cout);

endmodule"
N/A,N/A,-1,3,0,"//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should add the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

  wire [63:0] sum;
  wire cout;
  wire [63:0] in1;
  wire [63:0] in2;
  wire cin;

  adder_32 adder_32_1(sum[31:0], cout, in1[31:0], in2[31:0], cin);
  adder_32 adder_32_2(sum[63:32], cout, in1[63:32], in2[63:32], cout);

endmodule"
