# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../vision_thor.gen/sources_1/bd/hdmi_vga/ipshared/7698" \
"../../../../vision_thor.gen/sources_1/ip/rgb2ycbcr_0_1/src/delay_block.v" \
"../../../../vision_thor.gen/sources_1/ip/rgb2ycbcr_0_1/src/delay_line.v" \
"../../../../vision_thor.gen/sources_1/ip/rgb2ycbcr_0_1/src/rgb2ycbcr.v" \
"../../../../vision_thor.gen/sources_1/ip/rgb2ycbcr_0_1/sim/rgb2ycbcr_0.v" \

verilog blk_mem_gen_v8_4_5  --include "../../../../vision_thor.gen/sources_1/bd/hdmi_vga/ipshared/7698" \
"../../../../vision_thor.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v" \

verilog xil_defaultlib  --include "../../../../vision_thor.gen/sources_1/bd/hdmi_vga/ipshared/7698" \
"../../../../vision_thor.gen/sources_1/ip/delayLineBRAM/sim/delayLineBRAM.v" \
"../../../../vision_thor.gen/sources_1/ip/divider_32_20_0/src/divider_32_20.v" \
"../../../../vision_thor.gen/sources_1/ip/divider_32_20_0/sim/divider_32_20_0.v" \
"../../../../vision_thor.gen/sources_1/ip/binaryzation_2/src/binaryzation.v" \
"../../../../vision_thor.gen/sources_1/ip/binaryzation_2/sim/binaryzation_2.v" \
"../../../../vision_thor.srcs/sources_1/new/accumulator.v" \
"../../../../vision_thor.srcs/sources_1/new/centroid.v" \
"../../../../vision_thor.srcs/sources_1/imports/Downloads/delayLinieBRAM_WP.v" \
"../../../../vision_thor.srcs/sources_1/new/delay_block.v" \
"../../../../vision_thor.srcs/sources_1/new/delay_line.v" \
"../../../../vision_thor.srcs/sources_1/imports/tb_src/hdmi_in.v" \
"../../../../vision_thor.srcs/sources_1/imports/tb_src/hdmi_out.v" \
"../../../../vision_thor.srcs/sources_1/new/median5x5.v" \
"../../../../vision_thor.srcs/sources_1/new/vis_centroid.v" \
"../../../../vision_thor.srcs/sources_1/new/vp.v" \
"../../../../vision_thor.srcs/sim_1/imports/tb_src/tb_hdmi.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
