
F031_HAl.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000057d8  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  08005898  08005898  00015898  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005918  08005918  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  08005918  08005918  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005918  08005918  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005918  08005918  00015918  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800591c  0800591c  0001591c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08005920  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000490  20000074  08005994  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000504  08005994  00020504  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013aec  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002aae  00000000  00000000  00033b88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001160  00000000  00000000  00036638  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001038  00000000  00000000  00037798  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000123af  00000000  00000000  000387d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015ac0  00000000  00000000  0004ab7f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006b802  00000000  00000000  0006063f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000cbe41  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004264  00000000  00000000  000cbe94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000074 	.word	0x20000074
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005880 	.word	0x08005880

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000078 	.word	0x20000078
 8000104:	08005880 	.word	0x08005880

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	; 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			; (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			; (mov r8, r8)

08000244 <ModbusRTU_CRC16_Calculate>:
uint8_t ModbusRTU_tx_buffer[ModbusRTU_TX_BUFFER_SIZE] = {0, };
uint8_t ModbusRTU_rx_buffer[ModbusRTU_RX_BUFFER_SIZE] = {0, };

extern UART_HandleTypeDef huart1;

uint16_t ModbusRTU_CRC16_Calculate(uint8_t *data, uint8_t lenght, uint8_t byte_order) {
 8000244:	b580      	push	{r7, lr}
 8000246:	b084      	sub	sp, #16
 8000248:	af00      	add	r7, sp, #0
 800024a:	6078      	str	r0, [r7, #4]
 800024c:	0008      	movs	r0, r1
 800024e:	0011      	movs	r1, r2
 8000250:	1cfb      	adds	r3, r7, #3
 8000252:	1c02      	adds	r2, r0, #0
 8000254:	701a      	strb	r2, [r3, #0]
 8000256:	1cbb      	adds	r3, r7, #2
 8000258:	1c0a      	adds	r2, r1, #0
 800025a:	701a      	strb	r2, [r3, #0]
	uint16_t crc = 0xFFFF;
 800025c:	230e      	movs	r3, #14
 800025e:	18fb      	adds	r3, r7, r3
 8000260:	2201      	movs	r2, #1
 8000262:	4252      	negs	r2, r2
 8000264:	801a      	strh	r2, [r3, #0]
	while (lenght--) {
 8000266:	e028      	b.n	80002ba <ModbusRTU_CRC16_Calculate+0x76>
		crc ^= *data++;
 8000268:	687b      	ldr	r3, [r7, #4]
 800026a:	1c5a      	adds	r2, r3, #1
 800026c:	607a      	str	r2, [r7, #4]
 800026e:	781b      	ldrb	r3, [r3, #0]
 8000270:	b299      	uxth	r1, r3
 8000272:	220e      	movs	r2, #14
 8000274:	18bb      	adds	r3, r7, r2
 8000276:	18ba      	adds	r2, r7, r2
 8000278:	8812      	ldrh	r2, [r2, #0]
 800027a:	404a      	eors	r2, r1
 800027c:	801a      	strh	r2, [r3, #0]
		for (int i = 0; i < 8; i++) {
 800027e:	2300      	movs	r3, #0
 8000280:	60bb      	str	r3, [r7, #8]
 8000282:	e017      	b.n	80002b4 <ModbusRTU_CRC16_Calculate+0x70>
			if (crc & 0x01) {
 8000284:	210e      	movs	r1, #14
 8000286:	187b      	adds	r3, r7, r1
 8000288:	881b      	ldrh	r3, [r3, #0]
 800028a:	2201      	movs	r2, #1
 800028c:	4013      	ands	r3, r2
 800028e:	d008      	beq.n	80002a2 <ModbusRTU_CRC16_Calculate+0x5e>
				crc = (crc >> 1u) ^ 0xA001;
 8000290:	187b      	adds	r3, r7, r1
 8000292:	881b      	ldrh	r3, [r3, #0]
 8000294:	085b      	lsrs	r3, r3, #1
 8000296:	b29a      	uxth	r2, r3
 8000298:	187b      	adds	r3, r7, r1
 800029a:	4941      	ldr	r1, [pc, #260]	; (80003a0 <ModbusRTU_CRC16_Calculate+0x15c>)
 800029c:	404a      	eors	r2, r1
 800029e:	801a      	strh	r2, [r3, #0]
 80002a0:	e005      	b.n	80002ae <ModbusRTU_CRC16_Calculate+0x6a>
			} else {
				crc = crc >> 1u;
 80002a2:	220e      	movs	r2, #14
 80002a4:	18bb      	adds	r3, r7, r2
 80002a6:	18ba      	adds	r2, r7, r2
 80002a8:	8812      	ldrh	r2, [r2, #0]
 80002aa:	0852      	lsrs	r2, r2, #1
 80002ac:	801a      	strh	r2, [r3, #0]
		for (int i = 0; i < 8; i++) {
 80002ae:	68bb      	ldr	r3, [r7, #8]
 80002b0:	3301      	adds	r3, #1
 80002b2:	60bb      	str	r3, [r7, #8]
 80002b4:	68bb      	ldr	r3, [r7, #8]
 80002b6:	2b07      	cmp	r3, #7
 80002b8:	dde4      	ble.n	8000284 <ModbusRTU_CRC16_Calculate+0x40>
	while (lenght--) {
 80002ba:	1cfb      	adds	r3, r7, #3
 80002bc:	781b      	ldrb	r3, [r3, #0]
 80002be:	1cfa      	adds	r2, r7, #3
 80002c0:	1e59      	subs	r1, r3, #1
 80002c2:	7011      	strb	r1, [r2, #0]
 80002c4:	2b00      	cmp	r3, #0
 80002c6:	d1cf      	bne.n	8000268 <ModbusRTU_CRC16_Calculate+0x24>
			}
		}
	}
	switch (byte_order) {
 80002c8:	1cbb      	adds	r3, r7, #2
 80002ca:	781b      	ldrb	r3, [r3, #0]
 80002cc:	2b03      	cmp	r3, #3
 80002ce:	d038      	beq.n	8000342 <ModbusRTU_CRC16_Calculate+0xfe>
 80002d0:	dc5e      	bgt.n	8000390 <ModbusRTU_CRC16_Calculate+0x14c>
 80002d2:	2b02      	cmp	r3, #2
 80002d4:	d013      	beq.n	80002fe <ModbusRTU_CRC16_Calculate+0xba>
 80002d6:	dc5b      	bgt.n	8000390 <ModbusRTU_CRC16_Calculate+0x14c>
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d058      	beq.n	800038e <ModbusRTU_CRC16_Calculate+0x14a>
 80002dc:	2b01      	cmp	r3, #1
 80002de:	d157      	bne.n	8000390 <ModbusRTU_CRC16_Calculate+0x14c>
	case (0): //1234(младшим регистром вперед, младшим байтом вперед),
		break;
	case (1): //3412(старшим регистром вперед, младшим байтом вперед),
		crc = (crc << 8u) | (crc >> 8u);
 80002e0:	210e      	movs	r1, #14
 80002e2:	187b      	adds	r3, r7, r1
 80002e4:	881b      	ldrh	r3, [r3, #0]
 80002e6:	021b      	lsls	r3, r3, #8
 80002e8:	b21a      	sxth	r2, r3
 80002ea:	187b      	adds	r3, r7, r1
 80002ec:	881b      	ldrh	r3, [r3, #0]
 80002ee:	0a1b      	lsrs	r3, r3, #8
 80002f0:	b29b      	uxth	r3, r3
 80002f2:	b21b      	sxth	r3, r3
 80002f4:	4313      	orrs	r3, r2
 80002f6:	b21a      	sxth	r2, r3
 80002f8:	187b      	adds	r3, r7, r1
 80002fa:	801a      	strh	r2, [r3, #0]
		break;
 80002fc:	e048      	b.n	8000390 <ModbusRTU_CRC16_Calculate+0x14c>
	case (2): //2143(младшим регистром вперед, старшим байтом вперед),
		crc = (((crc >> 8u) & 0x0F) << 12u) | ((crc >> 12u) << 8u) | ((crc << 12u) << 4u) | ((crc >> 4u) & 0x00F);
 80002fe:	200e      	movs	r0, #14
 8000300:	183b      	adds	r3, r7, r0
 8000302:	881b      	ldrh	r3, [r3, #0]
 8000304:	0a1b      	lsrs	r3, r3, #8
 8000306:	b29b      	uxth	r3, r3
 8000308:	031b      	lsls	r3, r3, #12
 800030a:	b21a      	sxth	r2, r3
 800030c:	183b      	adds	r3, r7, r0
 800030e:	881b      	ldrh	r3, [r3, #0]
 8000310:	0b1b      	lsrs	r3, r3, #12
 8000312:	b29b      	uxth	r3, r3
 8000314:	021b      	lsls	r3, r3, #8
 8000316:	b21b      	sxth	r3, r3
 8000318:	4313      	orrs	r3, r2
 800031a:	b21a      	sxth	r2, r3
 800031c:	183b      	adds	r3, r7, r0
 800031e:	881b      	ldrh	r3, [r3, #0]
 8000320:	041b      	lsls	r3, r3, #16
 8000322:	b21b      	sxth	r3, r3
 8000324:	4313      	orrs	r3, r2
 8000326:	b21a      	sxth	r2, r3
 8000328:	183b      	adds	r3, r7, r0
 800032a:	881b      	ldrh	r3, [r3, #0]
 800032c:	091b      	lsrs	r3, r3, #4
 800032e:	b29b      	uxth	r3, r3
 8000330:	b21b      	sxth	r3, r3
 8000332:	210f      	movs	r1, #15
 8000334:	400b      	ands	r3, r1
 8000336:	b21b      	sxth	r3, r3
 8000338:	4313      	orrs	r3, r2
 800033a:	b21a      	sxth	r2, r3
 800033c:	183b      	adds	r3, r7, r0
 800033e:	801a      	strh	r2, [r3, #0]
		break;
 8000340:	e026      	b.n	8000390 <ModbusRTU_CRC16_Calculate+0x14c>
	case (3): //4321(старшим регистром вперед, старшим байтом вперед).
		crc = (((crc >> 8u) & 0x0F) << 4u) | (crc >> 12u) | ((crc << 12u) << 12u) | (((crc >> 4u) & 0x00F) << 8u);
 8000342:	200e      	movs	r0, #14
 8000344:	183b      	adds	r3, r7, r0
 8000346:	881b      	ldrh	r3, [r3, #0]
 8000348:	0a1b      	lsrs	r3, r3, #8
 800034a:	b29b      	uxth	r3, r3
 800034c:	011b      	lsls	r3, r3, #4
 800034e:	b21b      	sxth	r3, r3
 8000350:	22ff      	movs	r2, #255	; 0xff
 8000352:	4013      	ands	r3, r2
 8000354:	b21a      	sxth	r2, r3
 8000356:	183b      	adds	r3, r7, r0
 8000358:	881b      	ldrh	r3, [r3, #0]
 800035a:	0b1b      	lsrs	r3, r3, #12
 800035c:	b29b      	uxth	r3, r3
 800035e:	b21b      	sxth	r3, r3
 8000360:	4313      	orrs	r3, r2
 8000362:	b21a      	sxth	r2, r3
 8000364:	183b      	adds	r3, r7, r0
 8000366:	881b      	ldrh	r3, [r3, #0]
 8000368:	061b      	lsls	r3, r3, #24
 800036a:	b21b      	sxth	r3, r3
 800036c:	4313      	orrs	r3, r2
 800036e:	b21a      	sxth	r2, r3
 8000370:	183b      	adds	r3, r7, r0
 8000372:	881b      	ldrh	r3, [r3, #0]
 8000374:	091b      	lsrs	r3, r3, #4
 8000376:	b29b      	uxth	r3, r3
 8000378:	021b      	lsls	r3, r3, #8
 800037a:	b219      	sxth	r1, r3
 800037c:	23f0      	movs	r3, #240	; 0xf0
 800037e:	011b      	lsls	r3, r3, #4
 8000380:	400b      	ands	r3, r1
 8000382:	b21b      	sxth	r3, r3
 8000384:	4313      	orrs	r3, r2
 8000386:	b21a      	sxth	r2, r3
 8000388:	183b      	adds	r3, r7, r0
 800038a:	801a      	strh	r2, [r3, #0]
		break;
 800038c:	e000      	b.n	8000390 <ModbusRTU_CRC16_Calculate+0x14c>
		break;
 800038e:	46c0      	nop			; (mov r8, r8)
	}
	return crc;
 8000390:	230e      	movs	r3, #14
 8000392:	18fb      	adds	r3, r7, r3
 8000394:	881b      	ldrh	r3, [r3, #0]
}
 8000396:	0018      	movs	r0, r3
 8000398:	46bd      	mov	sp, r7
 800039a:	b004      	add	sp, #16
 800039c:	bd80      	pop	{r7, pc}
 800039e:	46c0      	nop			; (mov r8, r8)
 80003a0:	ffffa001 	.word	0xffffa001

080003a4 <ModbusRTU_Read_Holding_Registers_0x03>:
	uint16_t CRC16 = ModbusRTU_CRC16_Calculate(ModbusRTU_tx_buffer, 6, Slave_byte_order);
	ModbusRTU_tx_buffer[6] = (uint16_t)CRC16 >> 8u;
	ModbusRTU_tx_buffer[7] = (uint16_t)CRC16 & 0x00ff;
}

void ModbusRTU_Read_Holding_Registers_0x03(uint8_t Slave_ID, uint16_t Read_adress, uint8_t Quantity, uint8_t Slave_byte_order){
 80003a4:	b5b0      	push	{r4, r5, r7, lr}
 80003a6:	b084      	sub	sp, #16
 80003a8:	af00      	add	r7, sp, #0
 80003aa:	0005      	movs	r5, r0
 80003ac:	000c      	movs	r4, r1
 80003ae:	0010      	movs	r0, r2
 80003b0:	0019      	movs	r1, r3
 80003b2:	1dfb      	adds	r3, r7, #7
 80003b4:	1c2a      	adds	r2, r5, #0
 80003b6:	701a      	strb	r2, [r3, #0]
 80003b8:	1d3b      	adds	r3, r7, #4
 80003ba:	1c22      	adds	r2, r4, #0
 80003bc:	801a      	strh	r2, [r3, #0]
 80003be:	1dbb      	adds	r3, r7, #6
 80003c0:	1c02      	adds	r2, r0, #0
 80003c2:	701a      	strb	r2, [r3, #0]
 80003c4:	1cfb      	adds	r3, r7, #3
 80003c6:	1c0a      	adds	r2, r1, #0
 80003c8:	701a      	strb	r2, [r3, #0]
	ModbusRTU_tx_buffer[0] = Slave_ID;
 80003ca:	4b1b      	ldr	r3, [pc, #108]	; (8000438 <ModbusRTU_Read_Holding_Registers_0x03+0x94>)
 80003cc:	1dfa      	adds	r2, r7, #7
 80003ce:	7812      	ldrb	r2, [r2, #0]
 80003d0:	701a      	strb	r2, [r3, #0]
	ModbusRTU_tx_buffer[1] = 0x03;
 80003d2:	4b19      	ldr	r3, [pc, #100]	; (8000438 <ModbusRTU_Read_Holding_Registers_0x03+0x94>)
 80003d4:	2203      	movs	r2, #3
 80003d6:	705a      	strb	r2, [r3, #1]
	ModbusRTU_tx_buffer[2] = (uint16_t)Read_adress >> 8u;
 80003d8:	1d3b      	adds	r3, r7, #4
 80003da:	881b      	ldrh	r3, [r3, #0]
 80003dc:	0a1b      	lsrs	r3, r3, #8
 80003de:	b29b      	uxth	r3, r3
 80003e0:	b2da      	uxtb	r2, r3
 80003e2:	4b15      	ldr	r3, [pc, #84]	; (8000438 <ModbusRTU_Read_Holding_Registers_0x03+0x94>)
 80003e4:	709a      	strb	r2, [r3, #2]
	ModbusRTU_tx_buffer[3] = (uint16_t)Read_adress & 0x00ff;
 80003e6:	1d3b      	adds	r3, r7, #4
 80003e8:	881b      	ldrh	r3, [r3, #0]
 80003ea:	b2da      	uxtb	r2, r3
 80003ec:	4b12      	ldr	r3, [pc, #72]	; (8000438 <ModbusRTU_Read_Holding_Registers_0x03+0x94>)
 80003ee:	70da      	strb	r2, [r3, #3]
	ModbusRTU_tx_buffer[4] = 0x00;
 80003f0:	4b11      	ldr	r3, [pc, #68]	; (8000438 <ModbusRTU_Read_Holding_Registers_0x03+0x94>)
 80003f2:	2200      	movs	r2, #0
 80003f4:	711a      	strb	r2, [r3, #4]
	ModbusRTU_tx_buffer[5] = Quantity;
 80003f6:	4b10      	ldr	r3, [pc, #64]	; (8000438 <ModbusRTU_Read_Holding_Registers_0x03+0x94>)
 80003f8:	1dba      	adds	r2, r7, #6
 80003fa:	7812      	ldrb	r2, [r2, #0]
 80003fc:	715a      	strb	r2, [r3, #5]
	uint16_t CRC16 = ModbusRTU_CRC16_Calculate(ModbusRTU_tx_buffer, 6, Slave_byte_order);
 80003fe:	250e      	movs	r5, #14
 8000400:	197c      	adds	r4, r7, r5
 8000402:	1cfb      	adds	r3, r7, #3
 8000404:	781a      	ldrb	r2, [r3, #0]
 8000406:	4b0c      	ldr	r3, [pc, #48]	; (8000438 <ModbusRTU_Read_Holding_Registers_0x03+0x94>)
 8000408:	2106      	movs	r1, #6
 800040a:	0018      	movs	r0, r3
 800040c:	f7ff ff1a 	bl	8000244 <ModbusRTU_CRC16_Calculate>
 8000410:	0003      	movs	r3, r0
 8000412:	8023      	strh	r3, [r4, #0]
	ModbusRTU_tx_buffer[6] = (uint16_t)CRC16 >> 8u;
 8000414:	0029      	movs	r1, r5
 8000416:	187b      	adds	r3, r7, r1
 8000418:	881b      	ldrh	r3, [r3, #0]
 800041a:	0a1b      	lsrs	r3, r3, #8
 800041c:	b29b      	uxth	r3, r3
 800041e:	b2da      	uxtb	r2, r3
 8000420:	4b05      	ldr	r3, [pc, #20]	; (8000438 <ModbusRTU_Read_Holding_Registers_0x03+0x94>)
 8000422:	719a      	strb	r2, [r3, #6]
	ModbusRTU_tx_buffer[7] = (uint16_t)CRC16 & 0x00ff;
 8000424:	187b      	adds	r3, r7, r1
 8000426:	881b      	ldrh	r3, [r3, #0]
 8000428:	b2da      	uxtb	r2, r3
 800042a:	4b03      	ldr	r3, [pc, #12]	; (8000438 <ModbusRTU_Read_Holding_Registers_0x03+0x94>)
 800042c:	71da      	strb	r2, [r3, #7]
}
 800042e:	46c0      	nop			; (mov r8, r8)
 8000430:	46bd      	mov	sp, r7
 8000432:	b004      	add	sp, #16
 8000434:	bdb0      	pop	{r4, r5, r7, pc}
 8000436:	46c0      	nop			; (mov r8, r8)
 8000438:	20000090 	.word	0x20000090

0800043c <SMA_FILTER_Get_Value>:
 *  @param  *SMA_Filter_buffer - Массив, где будут лежать сырые значения
 *  @param  *RAW_Data - Сырые данные
 *  @retval  SMA_Filter_Result - Значение, полученное после SMA фильтра.
 ******************************************************************************
 */
uint16_t SMA_FILTER_Get_Value(uint16_t *SMA_Filter_buffer, uint16_t *RAW_Data) {
 800043c:	b580      	push	{r7, lr}
 800043e:	b084      	sub	sp, #16
 8000440:	af00      	add	r7, sp, #0
 8000442:	6078      	str	r0, [r7, #4]
 8000444:	6039      	str	r1, [r7, #0]

	/* Создадим переменную для суммы сырых значений */
	uint32_t SMA_Filter_Result = 0;
 8000446:	2300      	movs	r3, #0
 8000448:	60fb      	str	r3, [r7, #12]

	/* Начнем заполнять массив сырыми значениями с конца */
	SMA_Filter_buffer[SMA_FILTER_ORDER - 1] = *RAW_Data;
 800044a:	687b      	ldr	r3, [r7, #4]
 800044c:	333e      	adds	r3, #62	; 0x3e
 800044e:	683a      	ldr	r2, [r7, #0]
 8000450:	8812      	ldrh	r2, [r2, #0]
 8000452:	801a      	strh	r2, [r3, #0]

	/* Просуммируем все элементы массива */
	for (uint8_t i = 0; i < SMA_FILTER_ORDER; i++) {
 8000454:	230b      	movs	r3, #11
 8000456:	18fb      	adds	r3, r7, r3
 8000458:	2200      	movs	r2, #0
 800045a:	701a      	strb	r2, [r3, #0]
 800045c:	e00f      	b.n	800047e <SMA_FILTER_Get_Value+0x42>
		SMA_Filter_Result += SMA_Filter_buffer[i];
 800045e:	210b      	movs	r1, #11
 8000460:	187b      	adds	r3, r7, r1
 8000462:	781b      	ldrb	r3, [r3, #0]
 8000464:	005b      	lsls	r3, r3, #1
 8000466:	687a      	ldr	r2, [r7, #4]
 8000468:	18d3      	adds	r3, r2, r3
 800046a:	881b      	ldrh	r3, [r3, #0]
 800046c:	001a      	movs	r2, r3
 800046e:	68fb      	ldr	r3, [r7, #12]
 8000470:	189b      	adds	r3, r3, r2
 8000472:	60fb      	str	r3, [r7, #12]
	for (uint8_t i = 0; i < SMA_FILTER_ORDER; i++) {
 8000474:	187b      	adds	r3, r7, r1
 8000476:	781a      	ldrb	r2, [r3, #0]
 8000478:	187b      	adds	r3, r7, r1
 800047a:	3201      	adds	r2, #1
 800047c:	701a      	strb	r2, [r3, #0]
 800047e:	230b      	movs	r3, #11
 8000480:	18fb      	adds	r3, r7, r3
 8000482:	781b      	ldrb	r3, [r3, #0]
 8000484:	2b1f      	cmp	r3, #31
 8000486:	d9ea      	bls.n	800045e <SMA_FILTER_Get_Value+0x22>
	 * 32 = 2*2*2*2*2;
	 * Тогда SMA_Filter_Result = SMA_Filter_Result/32 будет равен, как SMA_Filter_Result = SMA_Filter_Result >> 5u;
	 *
	 */
	//SMA_Filter_Result = SMA_Filter_Result / SMA_FILTER_ORDER;
	SMA_Filter_Result = SMA_Filter_Result >> 5u; //32 = 2^5;
 8000488:	68fb      	ldr	r3, [r7, #12]
 800048a:	095b      	lsrs	r3, r3, #5
 800048c:	60fb      	str	r3, [r7, #12]

	/* Сдвинем все элементы массива влево на 1 */
	for (uint8_t i = 0; i < SMA_FILTER_ORDER; i++) {
 800048e:	230a      	movs	r3, #10
 8000490:	18fb      	adds	r3, r7, r3
 8000492:	2200      	movs	r2, #0
 8000494:	701a      	strb	r2, [r3, #0]
 8000496:	e012      	b.n	80004be <SMA_FILTER_Get_Value+0x82>
		SMA_Filter_buffer[i] = SMA_Filter_buffer[i + 1];
 8000498:	200a      	movs	r0, #10
 800049a:	183b      	adds	r3, r7, r0
 800049c:	781b      	ldrb	r3, [r3, #0]
 800049e:	3301      	adds	r3, #1
 80004a0:	005b      	lsls	r3, r3, #1
 80004a2:	687a      	ldr	r2, [r7, #4]
 80004a4:	18d2      	adds	r2, r2, r3
 80004a6:	183b      	adds	r3, r7, r0
 80004a8:	781b      	ldrb	r3, [r3, #0]
 80004aa:	005b      	lsls	r3, r3, #1
 80004ac:	6879      	ldr	r1, [r7, #4]
 80004ae:	18cb      	adds	r3, r1, r3
 80004b0:	8812      	ldrh	r2, [r2, #0]
 80004b2:	801a      	strh	r2, [r3, #0]
	for (uint8_t i = 0; i < SMA_FILTER_ORDER; i++) {
 80004b4:	183b      	adds	r3, r7, r0
 80004b6:	781a      	ldrb	r2, [r3, #0]
 80004b8:	183b      	adds	r3, r7, r0
 80004ba:	3201      	adds	r2, #1
 80004bc:	701a      	strb	r2, [r3, #0]
 80004be:	230a      	movs	r3, #10
 80004c0:	18fb      	adds	r3, r7, r3
 80004c2:	781b      	ldrb	r3, [r3, #0]
 80004c4:	2b1f      	cmp	r3, #31
 80004c6:	d9e7      	bls.n	8000498 <SMA_FILTER_Get_Value+0x5c>
	}

	return (uint16_t)SMA_Filter_Result; //Вернем среднее арифметическое значение
 80004c8:	68fb      	ldr	r3, [r7, #12]
 80004ca:	b29b      	uxth	r3, r3
}
 80004cc:	0018      	movs	r0, r3
 80004ce:	46bd      	mov	sp, r7
 80004d0:	b004      	add	sp, #16
 80004d2:	bd80      	pop	{r7, pc}

080004d4 <lcd1602_Send_init_Data>:
char tx_buffer_lcd[40] = {0, };
uint8_t global_buffer = 0;

/// Функция предназначена для отправки байта данных по шине i2c. Содержит в себе Delay. Без него инициализация дисплея не проходит.
/// \param *init_Data - байт, например 0x25, где 2 (0010) это DB7-DB4 или DB3-DB0, а 5(0101) это сигналы LED, E, RW, RS соответственно
static void lcd1602_Send_init_Data(uint8_t *init_Data) {
 80004d4:	b580      	push	{r7, lr}
 80004d6:	b084      	sub	sp, #16
 80004d8:	af02      	add	r7, sp, #8
 80004da:	6078      	str	r0, [r7, #4]
	if (backlight) {
 80004dc:	4b1d      	ldr	r3, [pc, #116]	; (8000554 <lcd1602_Send_init_Data+0x80>)
 80004de:	781b      	ldrb	r3, [r3, #0]
 80004e0:	2b00      	cmp	r3, #0
 80004e2:	d007      	beq.n	80004f4 <lcd1602_Send_init_Data+0x20>
		*init_Data |= 0x08; //Включить подсветку
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	781b      	ldrb	r3, [r3, #0]
 80004e8:	2208      	movs	r2, #8
 80004ea:	4313      	orrs	r3, r2
 80004ec:	b2da      	uxtb	r2, r3
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	701a      	strb	r2, [r3, #0]
 80004f2:	e006      	b.n	8000502 <lcd1602_Send_init_Data+0x2e>
	} else {
		*init_Data &= ~0x08; //Выключить подсветку
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	781b      	ldrb	r3, [r3, #0]
 80004f8:	2208      	movs	r2, #8
 80004fa:	4393      	bics	r3, r2
 80004fc:	b2da      	uxtb	r2, r3
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	701a      	strb	r2, [r3, #0]
	}
	*init_Data |= 0x04; // Устанавливаем стробирующий сигнал E в 1
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	781b      	ldrb	r3, [r3, #0]
 8000506:	2204      	movs	r2, #4
 8000508:	4313      	orrs	r3, r2
 800050a:	b2da      	uxtb	r2, r3
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit(&hi2c1, adress_lcd, init_Data, 1, 10);
 8000510:	687a      	ldr	r2, [r7, #4]
 8000512:	4811      	ldr	r0, [pc, #68]	; (8000558 <lcd1602_Send_init_Data+0x84>)
 8000514:	230a      	movs	r3, #10
 8000516:	9300      	str	r3, [sp, #0]
 8000518:	2301      	movs	r3, #1
 800051a:	214e      	movs	r1, #78	; 0x4e
 800051c:	f002 f89c 	bl	8002658 <HAL_I2C_Master_Transmit>
	HAL_Delay(5);
 8000520:	2005      	movs	r0, #5
 8000522:	f000 feb5 	bl	8001290 <HAL_Delay>
	*init_Data &= ~0x04; // Устанавливаем стробирующий сигнал E в 0
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	781b      	ldrb	r3, [r3, #0]
 800052a:	2204      	movs	r2, #4
 800052c:	4393      	bics	r3, r2
 800052e:	b2da      	uxtb	r2, r3
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit(&hi2c1, adress_lcd, init_Data, 1, 10);
 8000534:	687a      	ldr	r2, [r7, #4]
 8000536:	4808      	ldr	r0, [pc, #32]	; (8000558 <lcd1602_Send_init_Data+0x84>)
 8000538:	230a      	movs	r3, #10
 800053a:	9300      	str	r3, [sp, #0]
 800053c:	2301      	movs	r3, #1
 800053e:	214e      	movs	r1, #78	; 0x4e
 8000540:	f002 f88a 	bl	8002658 <HAL_I2C_Master_Transmit>
	HAL_Delay(5);
 8000544:	2005      	movs	r0, #5
 8000546:	f000 fea3 	bl	8001290 <HAL_Delay>
}
 800054a:	46c0      	nop			; (mov r8, r8)
 800054c:	46bd      	mov	sp, r7
 800054e:	b002      	add	sp, #8
 8000550:	bd80      	pop	{r7, pc}
 8000552:	46c0      	nop			; (mov r8, r8)
 8000554:	20000000 	.word	0x20000000
 8000558:	2000027c 	.word	0x2000027c

0800055c <lcd1602_Send_data>:
	lcd1602_Send_cmd(Data);	   // Отправляем последние 4 бита полученного байта
}

/// Функция предназначена для отправки байта данных по шине i2c
/// \param *init_Data - байт, например 0x25, где 2 (0010) это DB7-DB4 или DB3-DB0, а 5(0101) это сигналы LED, E, RW, RS соответственно
static void lcd1602_Send_data(uint8_t *Data) {
 800055c:	b580      	push	{r7, lr}
 800055e:	b084      	sub	sp, #16
 8000560:	af02      	add	r7, sp, #8
 8000562:	6078      	str	r0, [r7, #4]

	if (backlight) {
 8000564:	4b1a      	ldr	r3, [pc, #104]	; (80005d0 <lcd1602_Send_data+0x74>)
 8000566:	781b      	ldrb	r3, [r3, #0]
 8000568:	2b00      	cmp	r3, #0
 800056a:	d007      	beq.n	800057c <lcd1602_Send_data+0x20>
		*Data |= 0x08;
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	781b      	ldrb	r3, [r3, #0]
 8000570:	2208      	movs	r2, #8
 8000572:	4313      	orrs	r3, r2
 8000574:	b2da      	uxtb	r2, r3
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	701a      	strb	r2, [r3, #0]
 800057a:	e006      	b.n	800058a <lcd1602_Send_data+0x2e>
	} else {
		*Data &= ~0x08;
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	781b      	ldrb	r3, [r3, #0]
 8000580:	2208      	movs	r2, #8
 8000582:	4393      	bics	r3, r2
 8000584:	b2da      	uxtb	r2, r3
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	701a      	strb	r2, [r3, #0]
	}
	*Data |= 0x04; // устанавливаем стробирующий сигнал E в 1
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	781b      	ldrb	r3, [r3, #0]
 800058e:	2204      	movs	r2, #4
 8000590:	4313      	orrs	r3, r2
 8000592:	b2da      	uxtb	r2, r3
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit(&hi2c1, adress_lcd, Data, 1, 10);
 8000598:	687a      	ldr	r2, [r7, #4]
 800059a:	480e      	ldr	r0, [pc, #56]	; (80005d4 <lcd1602_Send_data+0x78>)
 800059c:	230a      	movs	r3, #10
 800059e:	9300      	str	r3, [sp, #0]
 80005a0:	2301      	movs	r3, #1
 80005a2:	214e      	movs	r1, #78	; 0x4e
 80005a4:	f002 f858 	bl	8002658 <HAL_I2C_Master_Transmit>
	*Data &= ~0x04; // устанавливаем стробирующий сигнал E в 0
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	781b      	ldrb	r3, [r3, #0]
 80005ac:	2204      	movs	r2, #4
 80005ae:	4393      	bics	r3, r2
 80005b0:	b2da      	uxtb	r2, r3
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit(&hi2c1, adress_lcd, Data, 1, 10);
 80005b6:	687a      	ldr	r2, [r7, #4]
 80005b8:	4806      	ldr	r0, [pc, #24]	; (80005d4 <lcd1602_Send_data+0x78>)
 80005ba:	230a      	movs	r3, #10
 80005bc:	9300      	str	r3, [sp, #0]
 80005be:	2301      	movs	r3, #1
 80005c0:	214e      	movs	r1, #78	; 0x4e
 80005c2:	f002 f849 	bl	8002658 <HAL_I2C_Master_Transmit>
}
 80005c6:	46c0      	nop			; (mov r8, r8)
 80005c8:	46bd      	mov	sp, r7
 80005ca:	b002      	add	sp, #8
 80005cc:	bd80      	pop	{r7, pc}
 80005ce:	46c0      	nop			; (mov r8, r8)
 80005d0:	20000000 	.word	0x20000000
 80005d4:	2000027c 	.word	0x2000027c

080005d8 <lcd1602_Init>:

void lcd1602_Init(void) {
 80005d8:	b580      	push	{r7, lr}
 80005da:	b082      	sub	sp, #8
 80005dc:	af00      	add	r7, sp, #0
	/*========Power on========*/
	uint8_t tx_buffer = 0x30;
 80005de:	1dfb      	adds	r3, r7, #7
 80005e0:	2230      	movs	r2, #48	; 0x30
 80005e2:	701a      	strb	r2, [r3, #0]
	/*========Wait for more than 15 ms after Vcc rises to 4.5V========*/
	HAL_Delay(15);
 80005e4:	200f      	movs	r0, #15
 80005e6:	f000 fe53 	bl	8001290 <HAL_Delay>
	/*========BF can not be checked before this instruction.========*/
	/*========Function set ( Interface is 8 bits long.========*/
	lcd1602_Send_init_Data(&tx_buffer);
 80005ea:	1dfb      	adds	r3, r7, #7
 80005ec:	0018      	movs	r0, r3
 80005ee:	f7ff ff71 	bl	80004d4 <lcd1602_Send_init_Data>
	/*========Wait for more 4.1 ms========*/
	HAL_Delay(5);
 80005f2:	2005      	movs	r0, #5
 80005f4:	f000 fe4c 	bl	8001290 <HAL_Delay>
	/*========BF can not be checked before this instruction.========*/
	/*========Function set ( Interface is 8 bits long.========*/
	lcd1602_Send_init_Data(&tx_buffer);
 80005f8:	1dfb      	adds	r3, r7, #7
 80005fa:	0018      	movs	r0, r3
 80005fc:	f7ff ff6a 	bl	80004d4 <lcd1602_Send_init_Data>
	/*========Wait for more 100 microsec========*/
	HAL_Delay(1);
 8000600:	2001      	movs	r0, #1
 8000602:	f000 fe45 	bl	8001290 <HAL_Delay>
	/*========BF can not be checked before this instruction.========*/
	/*========Function set ( Interface is 8 bits long.========*/
	lcd1602_Send_init_Data(&tx_buffer);
 8000606:	1dfb      	adds	r3, r7, #7
 8000608:	0018      	movs	r0, r3
 800060a:	f7ff ff63 	bl	80004d4 <lcd1602_Send_init_Data>

	/*========Включаем 4х-битный интерфейс========*/
	tx_buffer = 0x20;
 800060e:	1dfb      	adds	r3, r7, #7
 8000610:	2220      	movs	r2, #32
 8000612:	701a      	strb	r2, [r3, #0]
	lcd1602_Send_init_Data(&tx_buffer);
 8000614:	1dfb      	adds	r3, r7, #7
 8000616:	0018      	movs	r0, r3
 8000618:	f7ff ff5c 	bl	80004d4 <lcd1602_Send_init_Data>
	/*========Включаем 4х-битный интерфейс========*/

	/*======2 строки, шрифт 5х8======*/
	tx_buffer = 0x20;
 800061c:	1dfb      	adds	r3, r7, #7
 800061e:	2220      	movs	r2, #32
 8000620:	701a      	strb	r2, [r3, #0]
	lcd1602_Send_init_Data(&tx_buffer);
 8000622:	1dfb      	adds	r3, r7, #7
 8000624:	0018      	movs	r0, r3
 8000626:	f7ff ff55 	bl	80004d4 <lcd1602_Send_init_Data>
	tx_buffer = 0x80;
 800062a:	1dfb      	adds	r3, r7, #7
 800062c:	2280      	movs	r2, #128	; 0x80
 800062e:	701a      	strb	r2, [r3, #0]
	lcd1602_Send_init_Data(&tx_buffer);
 8000630:	1dfb      	adds	r3, r7, #7
 8000632:	0018      	movs	r0, r3
 8000634:	f7ff ff4e 	bl	80004d4 <lcd1602_Send_init_Data>
	/*======2 строки, шрифт 5х8======*/

	/*========Выключить дисплей========*/
	tx_buffer = 0x00;
 8000638:	1dfb      	adds	r3, r7, #7
 800063a:	2200      	movs	r2, #0
 800063c:	701a      	strb	r2, [r3, #0]
	lcd1602_Send_init_Data(&tx_buffer);
 800063e:	1dfb      	adds	r3, r7, #7
 8000640:	0018      	movs	r0, r3
 8000642:	f7ff ff47 	bl	80004d4 <lcd1602_Send_init_Data>
	tx_buffer = 0x80;
 8000646:	1dfb      	adds	r3, r7, #7
 8000648:	2280      	movs	r2, #128	; 0x80
 800064a:	701a      	strb	r2, [r3, #0]
	lcd1602_Send_init_Data(&tx_buffer);
 800064c:	1dfb      	adds	r3, r7, #7
 800064e:	0018      	movs	r0, r3
 8000650:	f7ff ff40 	bl	80004d4 <lcd1602_Send_init_Data>
	/*========Выключить дисплей========*/

	/*========Очистить дисплей========*/
	tx_buffer = 0x00;
 8000654:	1dfb      	adds	r3, r7, #7
 8000656:	2200      	movs	r2, #0
 8000658:	701a      	strb	r2, [r3, #0]
	lcd1602_Send_init_Data(&tx_buffer);
 800065a:	1dfb      	adds	r3, r7, #7
 800065c:	0018      	movs	r0, r3
 800065e:	f7ff ff39 	bl	80004d4 <lcd1602_Send_init_Data>
	tx_buffer = 0x10;
 8000662:	1dfb      	adds	r3, r7, #7
 8000664:	2210      	movs	r2, #16
 8000666:	701a      	strb	r2, [r3, #0]
	lcd1602_Send_init_Data(&tx_buffer);
 8000668:	1dfb      	adds	r3, r7, #7
 800066a:	0018      	movs	r0, r3
 800066c:	f7ff ff32 	bl	80004d4 <lcd1602_Send_init_Data>
	/*========Очистить дисплей========*/

	/*========Режим сдвига курсора========*/
	tx_buffer = 0x00;
 8000670:	1dfb      	adds	r3, r7, #7
 8000672:	2200      	movs	r2, #0
 8000674:	701a      	strb	r2, [r3, #0]
	lcd1602_Send_init_Data(&tx_buffer);
 8000676:	1dfb      	adds	r3, r7, #7
 8000678:	0018      	movs	r0, r3
 800067a:	f7ff ff2b 	bl	80004d4 <lcd1602_Send_init_Data>
	tx_buffer = 0x30;
 800067e:	1dfb      	adds	r3, r7, #7
 8000680:	2230      	movs	r2, #48	; 0x30
 8000682:	701a      	strb	r2, [r3, #0]
	lcd1602_Send_init_Data(&tx_buffer);
 8000684:	1dfb      	adds	r3, r7, #7
 8000686:	0018      	movs	r0, r3
 8000688:	f7ff ff24 	bl	80004d4 <lcd1602_Send_init_Data>
	/*========Режим сдвига курсора========*/

	/*========Инициализация завершена. Включить дисплей========*/
	tx_buffer = 0x00;
 800068c:	1dfb      	adds	r3, r7, #7
 800068e:	2200      	movs	r2, #0
 8000690:	701a      	strb	r2, [r3, #0]
	lcd1602_Send_init_Data(&tx_buffer);
 8000692:	1dfb      	adds	r3, r7, #7
 8000694:	0018      	movs	r0, r3
 8000696:	f7ff ff1d 	bl	80004d4 <lcd1602_Send_init_Data>
	tx_buffer = 0xC0;
 800069a:	1dfb      	adds	r3, r7, #7
 800069c:	22c0      	movs	r2, #192	; 0xc0
 800069e:	701a      	strb	r2, [r3, #0]
	lcd1602_Send_init_Data(&tx_buffer);
 80006a0:	1dfb      	adds	r3, r7, #7
 80006a2:	0018      	movs	r0, r3
 80006a4:	f7ff ff16 	bl	80004d4 <lcd1602_Send_init_Data>
	/*========Инициализация завершена. Включить дисплей========*/
}
 80006a8:	46c0      	nop			; (mov r8, r8)
 80006aa:	46bd      	mov	sp, r7
 80006ac:	b002      	add	sp, #8
 80006ae:	bd80      	pop	{r7, pc}

080006b0 <lcd1602_Print_symbol>:

/// Функция вывода символа на дисплей
/// \param* symbol - символ в кодировке utf-8
void lcd1602_Print_symbol(uint8_t symbol) {
 80006b0:	b590      	push	{r4, r7, lr}
 80006b2:	b085      	sub	sp, #20
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	0002      	movs	r2, r0
 80006b8:	1dfb      	adds	r3, r7, #7
 80006ba:	701a      	strb	r2, [r3, #0]
	uint8_t command;
	command = ((symbol & 0xf0) | 0x09); //Формирование верхнего полубайта в команду для дисплея
 80006bc:	1dfb      	adds	r3, r7, #7
 80006be:	781b      	ldrb	r3, [r3, #0]
 80006c0:	b25b      	sxtb	r3, r3
 80006c2:	220f      	movs	r2, #15
 80006c4:	4393      	bics	r3, r2
 80006c6:	b25b      	sxtb	r3, r3
 80006c8:	2209      	movs	r2, #9
 80006ca:	4313      	orrs	r3, r2
 80006cc:	b25b      	sxtb	r3, r3
 80006ce:	b2da      	uxtb	r2, r3
 80006d0:	240f      	movs	r4, #15
 80006d2:	193b      	adds	r3, r7, r4
 80006d4:	701a      	strb	r2, [r3, #0]
	lcd1602_Send_data(&command);
 80006d6:	193b      	adds	r3, r7, r4
 80006d8:	0018      	movs	r0, r3
 80006da:	f7ff ff3f 	bl	800055c <lcd1602_Send_data>
	command = ((symbol & 0x0f) << 4) | 0x09; //Формирование нижнего полубайта в команду для дисплея
 80006de:	1dfb      	adds	r3, r7, #7
 80006e0:	781b      	ldrb	r3, [r3, #0]
 80006e2:	011b      	lsls	r3, r3, #4
 80006e4:	b25b      	sxtb	r3, r3
 80006e6:	2209      	movs	r2, #9
 80006e8:	4313      	orrs	r3, r2
 80006ea:	b25b      	sxtb	r3, r3
 80006ec:	b2da      	uxtb	r2, r3
 80006ee:	193b      	adds	r3, r7, r4
 80006f0:	701a      	strb	r2, [r3, #0]
	lcd1602_Send_data(&command);
 80006f2:	193b      	adds	r3, r7, r4
 80006f4:	0018      	movs	r0, r3
 80006f6:	f7ff ff31 	bl	800055c <lcd1602_Send_data>
}
 80006fa:	46c0      	nop			; (mov r8, r8)
 80006fc:	46bd      	mov	sp, r7
 80006fe:	b005      	add	sp, #20
 8000700:	bd90      	pop	{r4, r7, pc}

08000702 <lcd1602_Print_text>:

/// Функция вывода символа на дисплей
/// \param *message - массив, который отправляем на дисплей.
/// Максимальная длина сообщения - 40 символов.
void lcd1602_Print_text(char *message) {
 8000702:	b580      	push	{r7, lr}
 8000704:	b084      	sub	sp, #16
 8000706:	af00      	add	r7, sp, #0
 8000708:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < strlen(message); i++) {
 800070a:	2300      	movs	r3, #0
 800070c:	60fb      	str	r3, [r7, #12]
 800070e:	e009      	b.n	8000724 <lcd1602_Print_text+0x22>
		lcd1602_Print_symbol(message[i]);
 8000710:	68fb      	ldr	r3, [r7, #12]
 8000712:	687a      	ldr	r2, [r7, #4]
 8000714:	18d3      	adds	r3, r2, r3
 8000716:	781b      	ldrb	r3, [r3, #0]
 8000718:	0018      	movs	r0, r3
 800071a:	f7ff ffc9 	bl	80006b0 <lcd1602_Print_symbol>
	for (int i = 0; i < strlen(message); i++) {
 800071e:	68fb      	ldr	r3, [r7, #12]
 8000720:	3301      	adds	r3, #1
 8000722:	60fb      	str	r3, [r7, #12]
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	0018      	movs	r0, r3
 8000728:	f7ff fcee 	bl	8000108 <strlen>
 800072c:	0002      	movs	r2, r0
 800072e:	68fb      	ldr	r3, [r7, #12]
 8000730:	429a      	cmp	r2, r3
 8000732:	d8ed      	bhi.n	8000710 <lcd1602_Print_text+0xe>
	}
}
 8000734:	46c0      	nop			; (mov r8, r8)
 8000736:	46c0      	nop			; (mov r8, r8)
 8000738:	46bd      	mov	sp, r7
 800073a:	b004      	add	sp, #16
 800073c:	bd80      	pop	{r7, pc}

0800073e <lcd1602_SetCursor>:
/// \param x - координата по оси x. от 0 до 39.
/// \param y - координата по оси y. от 0 до 3.
/// Видимая область:
/// Для дисплеев 1602 max x = 15, max y = 1.
/// Для дисплеев 2004 max x = 19, max y = 3.
void lcd1602_SetCursor(uint8_t x, uint8_t y) {
 800073e:	b5b0      	push	{r4, r5, r7, lr}
 8000740:	b084      	sub	sp, #16
 8000742:	af00      	add	r7, sp, #0
 8000744:	0002      	movs	r2, r0
 8000746:	1dfb      	adds	r3, r7, #7
 8000748:	701a      	strb	r2, [r3, #0]
 800074a:	1dbb      	adds	r3, r7, #6
 800074c:	1c0a      	adds	r2, r1, #0
 800074e:	701a      	strb	r2, [r3, #0]
	uint8_t command, adr;
	if (y > 3)
 8000750:	1dbb      	adds	r3, r7, #6
 8000752:	781b      	ldrb	r3, [r3, #0]
 8000754:	2b03      	cmp	r3, #3
 8000756:	d902      	bls.n	800075e <lcd1602_SetCursor+0x20>
		y = 3;
 8000758:	1dbb      	adds	r3, r7, #6
 800075a:	2203      	movs	r2, #3
 800075c:	701a      	strb	r2, [r3, #0]
	if (x > 39)
 800075e:	1dfb      	adds	r3, r7, #7
 8000760:	781b      	ldrb	r3, [r3, #0]
 8000762:	2b27      	cmp	r3, #39	; 0x27
 8000764:	d902      	bls.n	800076c <lcd1602_SetCursor+0x2e>
		x = 39;
 8000766:	1dfb      	adds	r3, r7, #7
 8000768:	2227      	movs	r2, #39	; 0x27
 800076a:	701a      	strb	r2, [r3, #0]
	if (y == 0) {
 800076c:	1dbb      	adds	r3, r7, #6
 800076e:	781b      	ldrb	r3, [r3, #0]
 8000770:	2b00      	cmp	r3, #0
 8000772:	d104      	bne.n	800077e <lcd1602_SetCursor+0x40>
		adr = x;
 8000774:	230f      	movs	r3, #15
 8000776:	18fb      	adds	r3, r7, r3
 8000778:	1dfa      	adds	r2, r7, #7
 800077a:	7812      	ldrb	r2, [r2, #0]
 800077c:	701a      	strb	r2, [r3, #0]
	}
	if (y == 1) {
 800077e:	1dbb      	adds	r3, r7, #6
 8000780:	781b      	ldrb	r3, [r3, #0]
 8000782:	2b01      	cmp	r3, #1
 8000784:	d105      	bne.n	8000792 <lcd1602_SetCursor+0x54>
		adr = x + 0x40;
 8000786:	230f      	movs	r3, #15
 8000788:	18fb      	adds	r3, r7, r3
 800078a:	1dfa      	adds	r2, r7, #7
 800078c:	7812      	ldrb	r2, [r2, #0]
 800078e:	3240      	adds	r2, #64	; 0x40
 8000790:	701a      	strb	r2, [r3, #0]
	}
	if (y == 2) {
 8000792:	1dbb      	adds	r3, r7, #6
 8000794:	781b      	ldrb	r3, [r3, #0]
 8000796:	2b02      	cmp	r3, #2
 8000798:	d105      	bne.n	80007a6 <lcd1602_SetCursor+0x68>
		adr = x + 0x14;
 800079a:	230f      	movs	r3, #15
 800079c:	18fb      	adds	r3, r7, r3
 800079e:	1dfa      	adds	r2, r7, #7
 80007a0:	7812      	ldrb	r2, [r2, #0]
 80007a2:	3214      	adds	r2, #20
 80007a4:	701a      	strb	r2, [r3, #0]
	}
	if (y == 3) {
 80007a6:	1dbb      	adds	r3, r7, #6
 80007a8:	781b      	ldrb	r3, [r3, #0]
 80007aa:	2b03      	cmp	r3, #3
 80007ac:	d105      	bne.n	80007ba <lcd1602_SetCursor+0x7c>
		adr = x + 0x54;
 80007ae:	230f      	movs	r3, #15
 80007b0:	18fb      	adds	r3, r7, r3
 80007b2:	1dfa      	adds	r2, r7, #7
 80007b4:	7812      	ldrb	r2, [r2, #0]
 80007b6:	3254      	adds	r2, #84	; 0x54
 80007b8:	701a      	strb	r2, [r3, #0]
	}
	command = ((adr & 0xf0) | 0x80);
 80007ba:	250f      	movs	r5, #15
 80007bc:	197b      	adds	r3, r7, r5
 80007be:	781b      	ldrb	r3, [r3, #0]
 80007c0:	b25b      	sxtb	r3, r3
 80007c2:	2270      	movs	r2, #112	; 0x70
 80007c4:	4013      	ands	r3, r2
 80007c6:	b25b      	sxtb	r3, r3
 80007c8:	2280      	movs	r2, #128	; 0x80
 80007ca:	4252      	negs	r2, r2
 80007cc:	4313      	orrs	r3, r2
 80007ce:	b25b      	sxtb	r3, r3
 80007d0:	b2da      	uxtb	r2, r3
 80007d2:	240e      	movs	r4, #14
 80007d4:	193b      	adds	r3, r7, r4
 80007d6:	701a      	strb	r2, [r3, #0]
	lcd1602_Send_data(&command);
 80007d8:	193b      	adds	r3, r7, r4
 80007da:	0018      	movs	r0, r3
 80007dc:	f7ff febe 	bl	800055c <lcd1602_Send_data>

	command = (adr << 4);
 80007e0:	197b      	adds	r3, r7, r5
 80007e2:	781b      	ldrb	r3, [r3, #0]
 80007e4:	011b      	lsls	r3, r3, #4
 80007e6:	b2da      	uxtb	r2, r3
 80007e8:	193b      	adds	r3, r7, r4
 80007ea:	701a      	strb	r2, [r3, #0]
	lcd1602_Send_data(&command);
 80007ec:	193b      	adds	r3, r7, r4
 80007ee:	0018      	movs	r0, r3
 80007f0:	f7ff feb4 	bl	800055c <lcd1602_Send_data>

}
 80007f4:	46c0      	nop			; (mov r8, r8)
 80007f6:	46bd      	mov	sp, r7
 80007f8:	b004      	add	sp, #16
 80007fa:	bdb0      	pop	{r4, r5, r7, pc}

080007fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000800:	f000 fce2 	bl	80011c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000804:	f000 f856 	bl	80008b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000808:	f000 f9d2 	bl	8000bb0 <MX_GPIO_Init>
  MX_DMA_Init();
 800080c:	f000 f9aa 	bl	8000b64 <MX_DMA_Init>
  MX_I2C1_Init();
 8000810:	f000 f914 	bl	8000a3c <MX_I2C1_Init>
  MX_ADC_Init();
 8000814:	f000 f8b8 	bl	8000988 <MX_ADC_Init>
  MX_TIM14_Init();
 8000818:	f000 f950 	bl	8000abc <MX_TIM14_Init>
  MX_USART1_UART_Init();
 800081c:	f000 f972 	bl	8000b04 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UARTEx_ReceiveToIdle_DMA(&huart1, uart_dma_rx_buffer, UART_DMA_RX_BUFFER_SIZE);
 8000820:	491c      	ldr	r1, [pc, #112]	; (8000894 <main+0x98>)
 8000822:	4b1d      	ldr	r3, [pc, #116]	; (8000898 <main+0x9c>)
 8000824:	2240      	movs	r2, #64	; 0x40
 8000826:	0018      	movs	r0, r3
 8000828:	f004 fb1f 	bl	8004e6a <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 800082c:	4b1b      	ldr	r3, [pc, #108]	; (800089c <main+0xa0>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	681a      	ldr	r2, [r3, #0]
 8000832:	4b1a      	ldr	r3, [pc, #104]	; (800089c <main+0xa0>)
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	2104      	movs	r1, #4
 8000838:	438a      	bics	r2, r1
 800083a:	601a      	str	r2, [r3, #0]
  HAL_TIM_Base_Start_IT(&htim14);
 800083c:	4b18      	ldr	r3, [pc, #96]	; (80008a0 <main+0xa4>)
 800083e:	0018      	movs	r0, r3
 8000840:	f002 ffc0 	bl	80037c4 <HAL_TIM_Base_Start_IT>
  lcd1602_Init();
 8000844:	f7ff fec8 	bl	80005d8 <lcd1602_Init>
  lcd1602_SetCursor(0, 0);
 8000848:	2100      	movs	r1, #0
 800084a:	2000      	movs	r0, #0
 800084c:	f7ff ff77 	bl	800073e <lcd1602_SetCursor>
  sprintf(tx_buffer_lcd, "Good job dude!   ");
 8000850:	4a14      	ldr	r2, [pc, #80]	; (80008a4 <main+0xa8>)
 8000852:	4b15      	ldr	r3, [pc, #84]	; (80008a8 <main+0xac>)
 8000854:	0011      	movs	r1, r2
 8000856:	0018      	movs	r0, r3
 8000858:	f004 fbb2 	bl	8004fc0 <siprintf>
  lcd1602_Print_text(tx_buffer_lcd);
 800085c:	4b12      	ldr	r3, [pc, #72]	; (80008a8 <main+0xac>)
 800085e:	0018      	movs	r0, r3
 8000860:	f7ff ff4f 	bl	8000702 <lcd1602_Print_text>
  HAL_Delay(1000);
 8000864:	23fa      	movs	r3, #250	; 0xfa
 8000866:	009b      	lsls	r3, r3, #2
 8000868:	0018      	movs	r0, r3
 800086a:	f000 fd11 	bl	8001290 <HAL_Delay>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  ModbusRTU_Read_Holding_Registers_0x03(0x88, 4015, 1, 0);
 800086e:	490f      	ldr	r1, [pc, #60]	; (80008ac <main+0xb0>)
 8000870:	2300      	movs	r3, #0
 8000872:	2201      	movs	r2, #1
 8000874:	2088      	movs	r0, #136	; 0x88
 8000876:	f7ff fd95 	bl	80003a4 <ModbusRTU_Read_Holding_Registers_0x03>
	  HAL_UART_Transmit(&huart1, ModbusRTU_tx_buffer, 8, 1000);
 800087a:	23fa      	movs	r3, #250	; 0xfa
 800087c:	009b      	lsls	r3, r3, #2
 800087e:	490c      	ldr	r1, [pc, #48]	; (80008b0 <main+0xb4>)
 8000880:	4805      	ldr	r0, [pc, #20]	; (8000898 <main+0x9c>)
 8000882:	2208      	movs	r2, #8
 8000884:	f003 fa02 	bl	8003c8c <HAL_UART_Transmit>
	  HAL_Delay(1000);
 8000888:	23fa      	movs	r3, #250	; 0xfa
 800088a:	009b      	lsls	r3, r3, #2
 800088c:	0018      	movs	r0, r3
 800088e:	f000 fcff 	bl	8001290 <HAL_Delay>
	  ModbusRTU_Read_Holding_Registers_0x03(0x88, 4015, 1, 0);
 8000892:	e7ec      	b.n	800086e <main+0x72>
 8000894:	200003d8 	.word	0x200003d8
 8000898:	20000310 	.word	0x20000310
 800089c:	20000394 	.word	0x20000394
 80008a0:	200002c8 	.word	0x200002c8
 80008a4:	08005898 	.word	0x08005898
 80008a8:	200001d0 	.word	0x200001d0
 80008ac:	00000faf 	.word	0x00000faf
 80008b0:	20000090 	.word	0x20000090

080008b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008b4:	b590      	push	{r4, r7, lr}
 80008b6:	b095      	sub	sp, #84	; 0x54
 80008b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008ba:	2420      	movs	r4, #32
 80008bc:	193b      	adds	r3, r7, r4
 80008be:	0018      	movs	r0, r3
 80008c0:	2330      	movs	r3, #48	; 0x30
 80008c2:	001a      	movs	r2, r3
 80008c4:	2100      	movs	r1, #0
 80008c6:	f004 fb72 	bl	8004fae <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008ca:	2310      	movs	r3, #16
 80008cc:	18fb      	adds	r3, r7, r3
 80008ce:	0018      	movs	r0, r3
 80008d0:	2310      	movs	r3, #16
 80008d2:	001a      	movs	r2, r3
 80008d4:	2100      	movs	r1, #0
 80008d6:	f004 fb6a 	bl	8004fae <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80008da:	003b      	movs	r3, r7
 80008dc:	0018      	movs	r0, r3
 80008de:	2310      	movs	r3, #16
 80008e0:	001a      	movs	r2, r3
 80008e2:	2100      	movs	r1, #0
 80008e4:	f004 fb63 	bl	8004fae <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 80008e8:	0021      	movs	r1, r4
 80008ea:	187b      	adds	r3, r7, r1
 80008ec:	2212      	movs	r2, #18
 80008ee:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008f0:	187b      	adds	r3, r7, r1
 80008f2:	2201      	movs	r2, #1
 80008f4:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 80008f6:	187b      	adds	r3, r7, r1
 80008f8:	2201      	movs	r2, #1
 80008fa:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008fc:	187b      	adds	r3, r7, r1
 80008fe:	2210      	movs	r2, #16
 8000900:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8000902:	187b      	adds	r3, r7, r1
 8000904:	2210      	movs	r2, #16
 8000906:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000908:	187b      	adds	r3, r7, r1
 800090a:	2202      	movs	r2, #2
 800090c:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800090e:	187b      	adds	r3, r7, r1
 8000910:	2200      	movs	r2, #0
 8000912:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000914:	187b      	adds	r3, r7, r1
 8000916:	22a0      	movs	r2, #160	; 0xa0
 8000918:	0392      	lsls	r2, r2, #14
 800091a:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800091c:	187b      	adds	r3, r7, r1
 800091e:	2200      	movs	r2, #0
 8000920:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000922:	187b      	adds	r3, r7, r1
 8000924:	0018      	movs	r0, r3
 8000926:	f002 f9c3 	bl	8002cb0 <HAL_RCC_OscConfig>
 800092a:	1e03      	subs	r3, r0, #0
 800092c:	d001      	beq.n	8000932 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 800092e:	f000 f9ad 	bl	8000c8c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000932:	2110      	movs	r1, #16
 8000934:	187b      	adds	r3, r7, r1
 8000936:	2207      	movs	r2, #7
 8000938:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800093a:	187b      	adds	r3, r7, r1
 800093c:	2202      	movs	r2, #2
 800093e:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000940:	187b      	adds	r3, r7, r1
 8000942:	2200      	movs	r2, #0
 8000944:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000946:	187b      	adds	r3, r7, r1
 8000948:	2200      	movs	r2, #0
 800094a:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800094c:	187b      	adds	r3, r7, r1
 800094e:	2101      	movs	r1, #1
 8000950:	0018      	movs	r0, r3
 8000952:	f002 fcc7 	bl	80032e4 <HAL_RCC_ClockConfig>
 8000956:	1e03      	subs	r3, r0, #0
 8000958:	d001      	beq.n	800095e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800095a:	f000 f997 	bl	8000c8c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 800095e:	003b      	movs	r3, r7
 8000960:	2221      	movs	r2, #33	; 0x21
 8000962:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000964:	003b      	movs	r3, r7
 8000966:	2200      	movs	r2, #0
 8000968:	609a      	str	r2, [r3, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800096a:	003b      	movs	r3, r7
 800096c:	2200      	movs	r2, #0
 800096e:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000970:	003b      	movs	r3, r7
 8000972:	0018      	movs	r0, r3
 8000974:	f002 fe08 	bl	8003588 <HAL_RCCEx_PeriphCLKConfig>
 8000978:	1e03      	subs	r3, r0, #0
 800097a:	d001      	beq.n	8000980 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 800097c:	f000 f986 	bl	8000c8c <Error_Handler>
  }
}
 8000980:	46c0      	nop			; (mov r8, r8)
 8000982:	46bd      	mov	sp, r7
 8000984:	b015      	add	sp, #84	; 0x54
 8000986:	bd90      	pop	{r4, r7, pc}

08000988 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b084      	sub	sp, #16
 800098c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800098e:	1d3b      	adds	r3, r7, #4
 8000990:	0018      	movs	r0, r3
 8000992:	230c      	movs	r3, #12
 8000994:	001a      	movs	r2, r3
 8000996:	2100      	movs	r1, #0
 8000998:	f004 fb09 	bl	8004fae <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 800099c:	4b25      	ldr	r3, [pc, #148]	; (8000a34 <MX_ADC_Init+0xac>)
 800099e:	4a26      	ldr	r2, [pc, #152]	; (8000a38 <MX_ADC_Init+0xb0>)
 80009a0:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80009a2:	4b24      	ldr	r3, [pc, #144]	; (8000a34 <MX_ADC_Init+0xac>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80009a8:	4b22      	ldr	r3, [pc, #136]	; (8000a34 <MX_ADC_Init+0xac>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80009ae:	4b21      	ldr	r3, [pc, #132]	; (8000a34 <MX_ADC_Init+0xac>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80009b4:	4b1f      	ldr	r3, [pc, #124]	; (8000a34 <MX_ADC_Init+0xac>)
 80009b6:	2201      	movs	r2, #1
 80009b8:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80009ba:	4b1e      	ldr	r3, [pc, #120]	; (8000a34 <MX_ADC_Init+0xac>)
 80009bc:	2204      	movs	r2, #4
 80009be:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 80009c0:	4b1c      	ldr	r3, [pc, #112]	; (8000a34 <MX_ADC_Init+0xac>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80009c6:	4b1b      	ldr	r3, [pc, #108]	; (8000a34 <MX_ADC_Init+0xac>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = ENABLE;
 80009cc:	4b19      	ldr	r3, [pc, #100]	; (8000a34 <MX_ADC_Init+0xac>)
 80009ce:	2201      	movs	r2, #1
 80009d0:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80009d2:	4b18      	ldr	r3, [pc, #96]	; (8000a34 <MX_ADC_Init+0xac>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80009d8:	4b16      	ldr	r3, [pc, #88]	; (8000a34 <MX_ADC_Init+0xac>)
 80009da:	22c2      	movs	r2, #194	; 0xc2
 80009dc:	32ff      	adds	r2, #255	; 0xff
 80009de:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80009e0:	4b14      	ldr	r3, [pc, #80]	; (8000a34 <MX_ADC_Init+0xac>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 80009e6:	4b13      	ldr	r3, [pc, #76]	; (8000a34 <MX_ADC_Init+0xac>)
 80009e8:	2224      	movs	r2, #36	; 0x24
 80009ea:	2100      	movs	r1, #0
 80009ec:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80009ee:	4b11      	ldr	r3, [pc, #68]	; (8000a34 <MX_ADC_Init+0xac>)
 80009f0:	2201      	movs	r2, #1
 80009f2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80009f4:	4b0f      	ldr	r3, [pc, #60]	; (8000a34 <MX_ADC_Init+0xac>)
 80009f6:	0018      	movs	r0, r3
 80009f8:	f000 fc6e 	bl	80012d8 <HAL_ADC_Init>
 80009fc:	1e03      	subs	r3, r0, #0
 80009fe:	d001      	beq.n	8000a04 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8000a00:	f000 f944 	bl	8000c8c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8000a04:	1d3b      	adds	r3, r7, #4
 8000a06:	2211      	movs	r2, #17
 8000a08:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000a0a:	1d3b      	adds	r3, r7, #4
 8000a0c:	2280      	movs	r2, #128	; 0x80
 8000a0e:	0152      	lsls	r2, r2, #5
 8000a10:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8000a12:	1d3b      	adds	r3, r7, #4
 8000a14:	2207      	movs	r2, #7
 8000a16:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000a18:	1d3a      	adds	r2, r7, #4
 8000a1a:	4b06      	ldr	r3, [pc, #24]	; (8000a34 <MX_ADC_Init+0xac>)
 8000a1c:	0011      	movs	r1, r2
 8000a1e:	0018      	movs	r0, r3
 8000a20:	f000 fef4 	bl	800180c <HAL_ADC_ConfigChannel>
 8000a24:	1e03      	subs	r3, r0, #0
 8000a26:	d001      	beq.n	8000a2c <MX_ADC_Init+0xa4>
  {
    Error_Handler();
 8000a28:	f000 f930 	bl	8000c8c <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000a2c:	46c0      	nop			; (mov r8, r8)
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	b004      	add	sp, #16
 8000a32:	bd80      	pop	{r7, pc}
 8000a34:	200001f8 	.word	0x200001f8
 8000a38:	40012400 	.word	0x40012400

08000a3c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000a40:	4b1b      	ldr	r3, [pc, #108]	; (8000ab0 <MX_I2C1_Init+0x74>)
 8000a42:	4a1c      	ldr	r2, [pc, #112]	; (8000ab4 <MX_I2C1_Init+0x78>)
 8000a44:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0000020B;
 8000a46:	4b1a      	ldr	r3, [pc, #104]	; (8000ab0 <MX_I2C1_Init+0x74>)
 8000a48:	4a1b      	ldr	r2, [pc, #108]	; (8000ab8 <MX_I2C1_Init+0x7c>)
 8000a4a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000a4c:	4b18      	ldr	r3, [pc, #96]	; (8000ab0 <MX_I2C1_Init+0x74>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a52:	4b17      	ldr	r3, [pc, #92]	; (8000ab0 <MX_I2C1_Init+0x74>)
 8000a54:	2201      	movs	r2, #1
 8000a56:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a58:	4b15      	ldr	r3, [pc, #84]	; (8000ab0 <MX_I2C1_Init+0x74>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000a5e:	4b14      	ldr	r3, [pc, #80]	; (8000ab0 <MX_I2C1_Init+0x74>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000a64:	4b12      	ldr	r3, [pc, #72]	; (8000ab0 <MX_I2C1_Init+0x74>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a6a:	4b11      	ldr	r3, [pc, #68]	; (8000ab0 <MX_I2C1_Init+0x74>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a70:	4b0f      	ldr	r3, [pc, #60]	; (8000ab0 <MX_I2C1_Init+0x74>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000a76:	4b0e      	ldr	r3, [pc, #56]	; (8000ab0 <MX_I2C1_Init+0x74>)
 8000a78:	0018      	movs	r0, r3
 8000a7a:	f001 fd57 	bl	800252c <HAL_I2C_Init>
 8000a7e:	1e03      	subs	r3, r0, #0
 8000a80:	d001      	beq.n	8000a86 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000a82:	f000 f903 	bl	8000c8c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000a86:	4b0a      	ldr	r3, [pc, #40]	; (8000ab0 <MX_I2C1_Init+0x74>)
 8000a88:	2100      	movs	r1, #0
 8000a8a:	0018      	movs	r0, r3
 8000a8c:	f002 f878 	bl	8002b80 <HAL_I2CEx_ConfigAnalogFilter>
 8000a90:	1e03      	subs	r3, r0, #0
 8000a92:	d001      	beq.n	8000a98 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000a94:	f000 f8fa 	bl	8000c8c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000a98:	4b05      	ldr	r3, [pc, #20]	; (8000ab0 <MX_I2C1_Init+0x74>)
 8000a9a:	2100      	movs	r1, #0
 8000a9c:	0018      	movs	r0, r3
 8000a9e:	f002 f8bb 	bl	8002c18 <HAL_I2CEx_ConfigDigitalFilter>
 8000aa2:	1e03      	subs	r3, r0, #0
 8000aa4:	d001      	beq.n	8000aaa <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000aa6:	f000 f8f1 	bl	8000c8c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000aaa:	46c0      	nop			; (mov r8, r8)
 8000aac:	46bd      	mov	sp, r7
 8000aae:	bd80      	pop	{r7, pc}
 8000ab0:	2000027c 	.word	0x2000027c
 8000ab4:	40005400 	.word	0x40005400
 8000ab8:	0000020b 	.word	0x0000020b

08000abc <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000ac0:	4b0e      	ldr	r3, [pc, #56]	; (8000afc <MX_TIM14_Init+0x40>)
 8000ac2:	4a0f      	ldr	r2, [pc, #60]	; (8000b00 <MX_TIM14_Init+0x44>)
 8000ac4:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 480;
 8000ac6:	4b0d      	ldr	r3, [pc, #52]	; (8000afc <MX_TIM14_Init+0x40>)
 8000ac8:	22f0      	movs	r2, #240	; 0xf0
 8000aca:	0052      	lsls	r2, r2, #1
 8000acc:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ace:	4b0b      	ldr	r3, [pc, #44]	; (8000afc <MX_TIM14_Init+0x40>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 1;
 8000ad4:	4b09      	ldr	r3, [pc, #36]	; (8000afc <MX_TIM14_Init+0x40>)
 8000ad6:	2201      	movs	r2, #1
 8000ad8:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ada:	4b08      	ldr	r3, [pc, #32]	; (8000afc <MX_TIM14_Init+0x40>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ae0:	4b06      	ldr	r3, [pc, #24]	; (8000afc <MX_TIM14_Init+0x40>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000ae6:	4b05      	ldr	r3, [pc, #20]	; (8000afc <MX_TIM14_Init+0x40>)
 8000ae8:	0018      	movs	r0, r3
 8000aea:	f002 fe1b 	bl	8003724 <HAL_TIM_Base_Init>
 8000aee:	1e03      	subs	r3, r0, #0
 8000af0:	d001      	beq.n	8000af6 <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 8000af2:	f000 f8cb 	bl	8000c8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8000af6:	46c0      	nop			; (mov r8, r8)
 8000af8:	46bd      	mov	sp, r7
 8000afa:	bd80      	pop	{r7, pc}
 8000afc:	200002c8 	.word	0x200002c8
 8000b00:	40002000 	.word	0x40002000

08000b04 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000b08:	4b14      	ldr	r3, [pc, #80]	; (8000b5c <MX_USART1_UART_Init+0x58>)
 8000b0a:	4a15      	ldr	r2, [pc, #84]	; (8000b60 <MX_USART1_UART_Init+0x5c>)
 8000b0c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000b0e:	4b13      	ldr	r3, [pc, #76]	; (8000b5c <MX_USART1_UART_Init+0x58>)
 8000b10:	2296      	movs	r2, #150	; 0x96
 8000b12:	0192      	lsls	r2, r2, #6
 8000b14:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000b16:	4b11      	ldr	r3, [pc, #68]	; (8000b5c <MX_USART1_UART_Init+0x58>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000b1c:	4b0f      	ldr	r3, [pc, #60]	; (8000b5c <MX_USART1_UART_Init+0x58>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000b22:	4b0e      	ldr	r3, [pc, #56]	; (8000b5c <MX_USART1_UART_Init+0x58>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000b28:	4b0c      	ldr	r3, [pc, #48]	; (8000b5c <MX_USART1_UART_Init+0x58>)
 8000b2a:	220c      	movs	r2, #12
 8000b2c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b2e:	4b0b      	ldr	r3, [pc, #44]	; (8000b5c <MX_USART1_UART_Init+0x58>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b34:	4b09      	ldr	r3, [pc, #36]	; (8000b5c <MX_USART1_UART_Init+0x58>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b3a:	4b08      	ldr	r3, [pc, #32]	; (8000b5c <MX_USART1_UART_Init+0x58>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b40:	4b06      	ldr	r3, [pc, #24]	; (8000b5c <MX_USART1_UART_Init+0x58>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000b46:	4b05      	ldr	r3, [pc, #20]	; (8000b5c <MX_USART1_UART_Init+0x58>)
 8000b48:	0018      	movs	r0, r3
 8000b4a:	f003 f84b 	bl	8003be4 <HAL_UART_Init>
 8000b4e:	1e03      	subs	r3, r0, #0
 8000b50:	d001      	beq.n	8000b56 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000b52:	f000 f89b 	bl	8000c8c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000b56:	46c0      	nop			; (mov r8, r8)
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	20000310 	.word	0x20000310
 8000b60:	40013800 	.word	0x40013800

08000b64 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b082      	sub	sp, #8
 8000b68:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b6a:	4b10      	ldr	r3, [pc, #64]	; (8000bac <MX_DMA_Init+0x48>)
 8000b6c:	695a      	ldr	r2, [r3, #20]
 8000b6e:	4b0f      	ldr	r3, [pc, #60]	; (8000bac <MX_DMA_Init+0x48>)
 8000b70:	2101      	movs	r1, #1
 8000b72:	430a      	orrs	r2, r1
 8000b74:	615a      	str	r2, [r3, #20]
 8000b76:	4b0d      	ldr	r3, [pc, #52]	; (8000bac <MX_DMA_Init+0x48>)
 8000b78:	695b      	ldr	r3, [r3, #20]
 8000b7a:	2201      	movs	r2, #1
 8000b7c:	4013      	ands	r3, r2
 8000b7e:	607b      	str	r3, [r7, #4]
 8000b80:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000b82:	2200      	movs	r2, #0
 8000b84:	2100      	movs	r1, #0
 8000b86:	2009      	movs	r0, #9
 8000b88:	f001 f902 	bl	8001d90 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000b8c:	2009      	movs	r0, #9
 8000b8e:	f001 f914 	bl	8001dba <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8000b92:	2200      	movs	r2, #0
 8000b94:	2100      	movs	r1, #0
 8000b96:	200a      	movs	r0, #10
 8000b98:	f001 f8fa 	bl	8001d90 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8000b9c:	200a      	movs	r0, #10
 8000b9e:	f001 f90c 	bl	8001dba <HAL_NVIC_EnableIRQ>

}
 8000ba2:	46c0      	nop			; (mov r8, r8)
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	b002      	add	sp, #8
 8000ba8:	bd80      	pop	{r7, pc}
 8000baa:	46c0      	nop			; (mov r8, r8)
 8000bac:	40021000 	.word	0x40021000

08000bb0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bb0:	b590      	push	{r4, r7, lr}
 8000bb2:	b089      	sub	sp, #36	; 0x24
 8000bb4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bb6:	240c      	movs	r4, #12
 8000bb8:	193b      	adds	r3, r7, r4
 8000bba:	0018      	movs	r0, r3
 8000bbc:	2314      	movs	r3, #20
 8000bbe:	001a      	movs	r2, r3
 8000bc0:	2100      	movs	r1, #0
 8000bc2:	f004 f9f4 	bl	8004fae <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bc6:	4b1c      	ldr	r3, [pc, #112]	; (8000c38 <MX_GPIO_Init+0x88>)
 8000bc8:	695a      	ldr	r2, [r3, #20]
 8000bca:	4b1b      	ldr	r3, [pc, #108]	; (8000c38 <MX_GPIO_Init+0x88>)
 8000bcc:	2180      	movs	r1, #128	; 0x80
 8000bce:	0289      	lsls	r1, r1, #10
 8000bd0:	430a      	orrs	r2, r1
 8000bd2:	615a      	str	r2, [r3, #20]
 8000bd4:	4b18      	ldr	r3, [pc, #96]	; (8000c38 <MX_GPIO_Init+0x88>)
 8000bd6:	695a      	ldr	r2, [r3, #20]
 8000bd8:	2380      	movs	r3, #128	; 0x80
 8000bda:	029b      	lsls	r3, r3, #10
 8000bdc:	4013      	ands	r3, r2
 8000bde:	60bb      	str	r3, [r7, #8]
 8000be0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000be2:	4b15      	ldr	r3, [pc, #84]	; (8000c38 <MX_GPIO_Init+0x88>)
 8000be4:	695a      	ldr	r2, [r3, #20]
 8000be6:	4b14      	ldr	r3, [pc, #80]	; (8000c38 <MX_GPIO_Init+0x88>)
 8000be8:	2180      	movs	r1, #128	; 0x80
 8000bea:	02c9      	lsls	r1, r1, #11
 8000bec:	430a      	orrs	r2, r1
 8000bee:	615a      	str	r2, [r3, #20]
 8000bf0:	4b11      	ldr	r3, [pc, #68]	; (8000c38 <MX_GPIO_Init+0x88>)
 8000bf2:	695a      	ldr	r2, [r3, #20]
 8000bf4:	2380      	movs	r3, #128	; 0x80
 8000bf6:	02db      	lsls	r3, r3, #11
 8000bf8:	4013      	ands	r3, r2
 8000bfa:	607b      	str	r3, [r7, #4]
 8000bfc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(User_Led_GPIO_Port, User_Led_Pin, GPIO_PIN_RESET);
 8000bfe:	4b0f      	ldr	r3, [pc, #60]	; (8000c3c <MX_GPIO_Init+0x8c>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	2108      	movs	r1, #8
 8000c04:	0018      	movs	r0, r3
 8000c06:	f001 fc73 	bl	80024f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : User_Led_Pin */
  GPIO_InitStruct.Pin = User_Led_Pin;
 8000c0a:	0021      	movs	r1, r4
 8000c0c:	187b      	adds	r3, r7, r1
 8000c0e:	2208      	movs	r2, #8
 8000c10:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c12:	187b      	adds	r3, r7, r1
 8000c14:	2201      	movs	r2, #1
 8000c16:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c18:	187b      	adds	r3, r7, r1
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c1e:	187b      	adds	r3, r7, r1
 8000c20:	2200      	movs	r2, #0
 8000c22:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(User_Led_GPIO_Port, &GPIO_InitStruct);
 8000c24:	187b      	adds	r3, r7, r1
 8000c26:	4a05      	ldr	r2, [pc, #20]	; (8000c3c <MX_GPIO_Init+0x8c>)
 8000c28:	0019      	movs	r1, r3
 8000c2a:	0010      	movs	r0, r2
 8000c2c:	f001 faf8 	bl	8002220 <HAL_GPIO_Init>

}
 8000c30:	46c0      	nop			; (mov r8, r8)
 8000c32:	46bd      	mov	sp, r7
 8000c34:	b009      	add	sp, #36	; 0x24
 8000c36:	bd90      	pop	{r4, r7, pc}
 8000c38:	40021000 	.word	0x40021000
 8000c3c:	48000400 	.word	0x48000400

08000c40 <HAL_UARTEx_RxEventCallback>:

/* USER CODE BEGIN 4 */


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size){
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b082      	sub	sp, #8
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
 8000c48:	000a      	movs	r2, r1
 8000c4a:	1cbb      	adds	r3, r7, #2
 8000c4c:	801a      	strh	r2, [r3, #0]
	if(huart->Instance == USART1){
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	4a0a      	ldr	r2, [pc, #40]	; (8000c7c <HAL_UARTEx_RxEventCallback+0x3c>)
 8000c54:	4293      	cmp	r3, r2
 8000c56:	d10c      	bne.n	8000c72 <HAL_UARTEx_RxEventCallback+0x32>
		memcpy(ModbusRTU_rx_buffer, uart_dma_rx_buffer, Size);
 8000c58:	1cbb      	adds	r3, r7, #2
 8000c5a:	881a      	ldrh	r2, [r3, #0]
 8000c5c:	4908      	ldr	r1, [pc, #32]	; (8000c80 <HAL_UARTEx_RxEventCallback+0x40>)
 8000c5e:	4b09      	ldr	r3, [pc, #36]	; (8000c84 <HAL_UARTEx_RxEventCallback+0x44>)
 8000c60:	0018      	movs	r0, r3
 8000c62:	f004 f99b 	bl	8004f9c <memcpy>
		HAL_UARTEx_ReceiveToIdle_DMA(&huart1, uart_dma_rx_buffer, UART_DMA_RX_BUFFER_SIZE);
 8000c66:	4906      	ldr	r1, [pc, #24]	; (8000c80 <HAL_UARTEx_RxEventCallback+0x40>)
 8000c68:	4b07      	ldr	r3, [pc, #28]	; (8000c88 <HAL_UARTEx_RxEventCallback+0x48>)
 8000c6a:	2240      	movs	r2, #64	; 0x40
 8000c6c:	0018      	movs	r0, r3
 8000c6e:	f004 f8fc 	bl	8004e6a <HAL_UARTEx_ReceiveToIdle_DMA>
	}
}
 8000c72:	46c0      	nop			; (mov r8, r8)
 8000c74:	46bd      	mov	sp, r7
 8000c76:	b002      	add	sp, #8
 8000c78:	bd80      	pop	{r7, pc}
 8000c7a:	46c0      	nop			; (mov r8, r8)
 8000c7c:	40013800 	.word	0x40013800
 8000c80:	200003d8 	.word	0x200003d8
 8000c84:	200000d0 	.word	0x200000d0
 8000c88:	20000310 	.word	0x20000310

08000c8c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c90:	b672      	cpsid	i
}
 8000c92:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c94:	e7fe      	b.n	8000c94 <Error_Handler+0x8>
	...

08000c98 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b082      	sub	sp, #8
 8000c9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c9e:	4b0f      	ldr	r3, [pc, #60]	; (8000cdc <HAL_MspInit+0x44>)
 8000ca0:	699a      	ldr	r2, [r3, #24]
 8000ca2:	4b0e      	ldr	r3, [pc, #56]	; (8000cdc <HAL_MspInit+0x44>)
 8000ca4:	2101      	movs	r1, #1
 8000ca6:	430a      	orrs	r2, r1
 8000ca8:	619a      	str	r2, [r3, #24]
 8000caa:	4b0c      	ldr	r3, [pc, #48]	; (8000cdc <HAL_MspInit+0x44>)
 8000cac:	699b      	ldr	r3, [r3, #24]
 8000cae:	2201      	movs	r2, #1
 8000cb0:	4013      	ands	r3, r2
 8000cb2:	607b      	str	r3, [r7, #4]
 8000cb4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cb6:	4b09      	ldr	r3, [pc, #36]	; (8000cdc <HAL_MspInit+0x44>)
 8000cb8:	69da      	ldr	r2, [r3, #28]
 8000cba:	4b08      	ldr	r3, [pc, #32]	; (8000cdc <HAL_MspInit+0x44>)
 8000cbc:	2180      	movs	r1, #128	; 0x80
 8000cbe:	0549      	lsls	r1, r1, #21
 8000cc0:	430a      	orrs	r2, r1
 8000cc2:	61da      	str	r2, [r3, #28]
 8000cc4:	4b05      	ldr	r3, [pc, #20]	; (8000cdc <HAL_MspInit+0x44>)
 8000cc6:	69da      	ldr	r2, [r3, #28]
 8000cc8:	2380      	movs	r3, #128	; 0x80
 8000cca:	055b      	lsls	r3, r3, #21
 8000ccc:	4013      	ands	r3, r2
 8000cce:	603b      	str	r3, [r7, #0]
 8000cd0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cd2:	46c0      	nop			; (mov r8, r8)
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	b002      	add	sp, #8
 8000cd8:	bd80      	pop	{r7, pc}
 8000cda:	46c0      	nop			; (mov r8, r8)
 8000cdc:	40021000 	.word	0x40021000

08000ce0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b084      	sub	sp, #16
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
  if(hadc->Instance==ADC1)
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	4a22      	ldr	r2, [pc, #136]	; (8000d78 <HAL_ADC_MspInit+0x98>)
 8000cee:	4293      	cmp	r3, r2
 8000cf0:	d13d      	bne.n	8000d6e <HAL_ADC_MspInit+0x8e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000cf2:	4b22      	ldr	r3, [pc, #136]	; (8000d7c <HAL_ADC_MspInit+0x9c>)
 8000cf4:	699a      	ldr	r2, [r3, #24]
 8000cf6:	4b21      	ldr	r3, [pc, #132]	; (8000d7c <HAL_ADC_MspInit+0x9c>)
 8000cf8:	2180      	movs	r1, #128	; 0x80
 8000cfa:	0089      	lsls	r1, r1, #2
 8000cfc:	430a      	orrs	r2, r1
 8000cfe:	619a      	str	r2, [r3, #24]
 8000d00:	4b1e      	ldr	r3, [pc, #120]	; (8000d7c <HAL_ADC_MspInit+0x9c>)
 8000d02:	699a      	ldr	r2, [r3, #24]
 8000d04:	2380      	movs	r3, #128	; 0x80
 8000d06:	009b      	lsls	r3, r3, #2
 8000d08:	4013      	ands	r3, r2
 8000d0a:	60fb      	str	r3, [r7, #12]
 8000d0c:	68fb      	ldr	r3, [r7, #12]

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8000d0e:	4b1c      	ldr	r3, [pc, #112]	; (8000d80 <HAL_ADC_MspInit+0xa0>)
 8000d10:	4a1c      	ldr	r2, [pc, #112]	; (8000d84 <HAL_ADC_MspInit+0xa4>)
 8000d12:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000d14:	4b1a      	ldr	r3, [pc, #104]	; (8000d80 <HAL_ADC_MspInit+0xa0>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d1a:	4b19      	ldr	r3, [pc, #100]	; (8000d80 <HAL_ADC_MspInit+0xa0>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8000d20:	4b17      	ldr	r3, [pc, #92]	; (8000d80 <HAL_ADC_MspInit+0xa0>)
 8000d22:	2280      	movs	r2, #128	; 0x80
 8000d24:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000d26:	4b16      	ldr	r3, [pc, #88]	; (8000d80 <HAL_ADC_MspInit+0xa0>)
 8000d28:	2280      	movs	r2, #128	; 0x80
 8000d2a:	0052      	lsls	r2, r2, #1
 8000d2c:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000d2e:	4b14      	ldr	r3, [pc, #80]	; (8000d80 <HAL_ADC_MspInit+0xa0>)
 8000d30:	2280      	movs	r2, #128	; 0x80
 8000d32:	00d2      	lsls	r2, r2, #3
 8000d34:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8000d36:	4b12      	ldr	r3, [pc, #72]	; (8000d80 <HAL_ADC_MspInit+0xa0>)
 8000d38:	2220      	movs	r2, #32
 8000d3a:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 8000d3c:	4b10      	ldr	r3, [pc, #64]	; (8000d80 <HAL_ADC_MspInit+0xa0>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8000d42:	4b0f      	ldr	r3, [pc, #60]	; (8000d80 <HAL_ADC_MspInit+0xa0>)
 8000d44:	0018      	movs	r0, r3
 8000d46:	f001 f855 	bl	8001df4 <HAL_DMA_Init>
 8000d4a:	1e03      	subs	r3, r0, #0
 8000d4c:	d001      	beq.n	8000d52 <HAL_ADC_MspInit+0x72>
    {
      Error_Handler();
 8000d4e:	f7ff ff9d 	bl	8000c8c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	4a0a      	ldr	r2, [pc, #40]	; (8000d80 <HAL_ADC_MspInit+0xa0>)
 8000d56:	631a      	str	r2, [r3, #48]	; 0x30
 8000d58:	4b09      	ldr	r3, [pc, #36]	; (8000d80 <HAL_ADC_MspInit+0xa0>)
 8000d5a:	687a      	ldr	r2, [r7, #4]
 8000d5c:	625a      	str	r2, [r3, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8000d5e:	2200      	movs	r2, #0
 8000d60:	2100      	movs	r1, #0
 8000d62:	200c      	movs	r0, #12
 8000d64:	f001 f814 	bl	8001d90 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8000d68:	200c      	movs	r0, #12
 8000d6a:	f001 f826 	bl	8001dba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000d6e:	46c0      	nop			; (mov r8, r8)
 8000d70:	46bd      	mov	sp, r7
 8000d72:	b004      	add	sp, #16
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	46c0      	nop			; (mov r8, r8)
 8000d78:	40012400 	.word	0x40012400
 8000d7c:	40021000 	.word	0x40021000
 8000d80:	20000238 	.word	0x20000238
 8000d84:	40020008 	.word	0x40020008

08000d88 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000d88:	b590      	push	{r4, r7, lr}
 8000d8a:	b08b      	sub	sp, #44	; 0x2c
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d90:	2414      	movs	r4, #20
 8000d92:	193b      	adds	r3, r7, r4
 8000d94:	0018      	movs	r0, r3
 8000d96:	2314      	movs	r3, #20
 8000d98:	001a      	movs	r2, r3
 8000d9a:	2100      	movs	r1, #0
 8000d9c:	f004 f907 	bl	8004fae <memset>
  if(hi2c->Instance==I2C1)
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	4a1d      	ldr	r2, [pc, #116]	; (8000e1c <HAL_I2C_MspInit+0x94>)
 8000da6:	4293      	cmp	r3, r2
 8000da8:	d133      	bne.n	8000e12 <HAL_I2C_MspInit+0x8a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000daa:	4b1d      	ldr	r3, [pc, #116]	; (8000e20 <HAL_I2C_MspInit+0x98>)
 8000dac:	695a      	ldr	r2, [r3, #20]
 8000dae:	4b1c      	ldr	r3, [pc, #112]	; (8000e20 <HAL_I2C_MspInit+0x98>)
 8000db0:	2180      	movs	r1, #128	; 0x80
 8000db2:	0289      	lsls	r1, r1, #10
 8000db4:	430a      	orrs	r2, r1
 8000db6:	615a      	str	r2, [r3, #20]
 8000db8:	4b19      	ldr	r3, [pc, #100]	; (8000e20 <HAL_I2C_MspInit+0x98>)
 8000dba:	695a      	ldr	r2, [r3, #20]
 8000dbc:	2380      	movs	r3, #128	; 0x80
 8000dbe:	029b      	lsls	r3, r3, #10
 8000dc0:	4013      	ands	r3, r2
 8000dc2:	613b      	str	r3, [r7, #16]
 8000dc4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000dc6:	193b      	adds	r3, r7, r4
 8000dc8:	22c0      	movs	r2, #192	; 0xc0
 8000dca:	00d2      	lsls	r2, r2, #3
 8000dcc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000dce:	0021      	movs	r1, r4
 8000dd0:	187b      	adds	r3, r7, r1
 8000dd2:	2212      	movs	r2, #18
 8000dd4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd6:	187b      	adds	r3, r7, r1
 8000dd8:	2200      	movs	r2, #0
 8000dda:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ddc:	187b      	adds	r3, r7, r1
 8000dde:	2203      	movs	r2, #3
 8000de0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000de2:	187b      	adds	r3, r7, r1
 8000de4:	2204      	movs	r2, #4
 8000de6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000de8:	187a      	adds	r2, r7, r1
 8000dea:	2390      	movs	r3, #144	; 0x90
 8000dec:	05db      	lsls	r3, r3, #23
 8000dee:	0011      	movs	r1, r2
 8000df0:	0018      	movs	r0, r3
 8000df2:	f001 fa15 	bl	8002220 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000df6:	4b0a      	ldr	r3, [pc, #40]	; (8000e20 <HAL_I2C_MspInit+0x98>)
 8000df8:	69da      	ldr	r2, [r3, #28]
 8000dfa:	4b09      	ldr	r3, [pc, #36]	; (8000e20 <HAL_I2C_MspInit+0x98>)
 8000dfc:	2180      	movs	r1, #128	; 0x80
 8000dfe:	0389      	lsls	r1, r1, #14
 8000e00:	430a      	orrs	r2, r1
 8000e02:	61da      	str	r2, [r3, #28]
 8000e04:	4b06      	ldr	r3, [pc, #24]	; (8000e20 <HAL_I2C_MspInit+0x98>)
 8000e06:	69da      	ldr	r2, [r3, #28]
 8000e08:	2380      	movs	r3, #128	; 0x80
 8000e0a:	039b      	lsls	r3, r3, #14
 8000e0c:	4013      	ands	r3, r2
 8000e0e:	60fb      	str	r3, [r7, #12]
 8000e10:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000e12:	46c0      	nop			; (mov r8, r8)
 8000e14:	46bd      	mov	sp, r7
 8000e16:	b00b      	add	sp, #44	; 0x2c
 8000e18:	bd90      	pop	{r4, r7, pc}
 8000e1a:	46c0      	nop			; (mov r8, r8)
 8000e1c:	40005400 	.word	0x40005400
 8000e20:	40021000 	.word	0x40021000

08000e24 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b084      	sub	sp, #16
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	4a0e      	ldr	r2, [pc, #56]	; (8000e6c <HAL_TIM_Base_MspInit+0x48>)
 8000e32:	4293      	cmp	r3, r2
 8000e34:	d115      	bne.n	8000e62 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 8000e36:	4b0e      	ldr	r3, [pc, #56]	; (8000e70 <HAL_TIM_Base_MspInit+0x4c>)
 8000e38:	69da      	ldr	r2, [r3, #28]
 8000e3a:	4b0d      	ldr	r3, [pc, #52]	; (8000e70 <HAL_TIM_Base_MspInit+0x4c>)
 8000e3c:	2180      	movs	r1, #128	; 0x80
 8000e3e:	0049      	lsls	r1, r1, #1
 8000e40:	430a      	orrs	r2, r1
 8000e42:	61da      	str	r2, [r3, #28]
 8000e44:	4b0a      	ldr	r3, [pc, #40]	; (8000e70 <HAL_TIM_Base_MspInit+0x4c>)
 8000e46:	69da      	ldr	r2, [r3, #28]
 8000e48:	2380      	movs	r3, #128	; 0x80
 8000e4a:	005b      	lsls	r3, r3, #1
 8000e4c:	4013      	ands	r3, r2
 8000e4e:	60fb      	str	r3, [r7, #12]
 8000e50:	68fb      	ldr	r3, [r7, #12]
    /* TIM14 interrupt Init */
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8000e52:	2200      	movs	r2, #0
 8000e54:	2100      	movs	r1, #0
 8000e56:	2013      	movs	r0, #19
 8000e58:	f000 ff9a 	bl	8001d90 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8000e5c:	2013      	movs	r0, #19
 8000e5e:	f000 ffac 	bl	8001dba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8000e62:	46c0      	nop			; (mov r8, r8)
 8000e64:	46bd      	mov	sp, r7
 8000e66:	b004      	add	sp, #16
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	46c0      	nop			; (mov r8, r8)
 8000e6c:	40002000 	.word	0x40002000
 8000e70:	40021000 	.word	0x40021000

08000e74 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e74:	b590      	push	{r4, r7, lr}
 8000e76:	b08b      	sub	sp, #44	; 0x2c
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e7c:	2414      	movs	r4, #20
 8000e7e:	193b      	adds	r3, r7, r4
 8000e80:	0018      	movs	r0, r3
 8000e82:	2314      	movs	r3, #20
 8000e84:	001a      	movs	r2, r3
 8000e86:	2100      	movs	r1, #0
 8000e88:	f004 f891 	bl	8004fae <memset>
  if(huart->Instance==USART1)
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	4a45      	ldr	r2, [pc, #276]	; (8000fa8 <HAL_UART_MspInit+0x134>)
 8000e92:	4293      	cmp	r3, r2
 8000e94:	d000      	beq.n	8000e98 <HAL_UART_MspInit+0x24>
 8000e96:	e083      	b.n	8000fa0 <HAL_UART_MspInit+0x12c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000e98:	4b44      	ldr	r3, [pc, #272]	; (8000fac <HAL_UART_MspInit+0x138>)
 8000e9a:	699a      	ldr	r2, [r3, #24]
 8000e9c:	4b43      	ldr	r3, [pc, #268]	; (8000fac <HAL_UART_MspInit+0x138>)
 8000e9e:	2180      	movs	r1, #128	; 0x80
 8000ea0:	01c9      	lsls	r1, r1, #7
 8000ea2:	430a      	orrs	r2, r1
 8000ea4:	619a      	str	r2, [r3, #24]
 8000ea6:	4b41      	ldr	r3, [pc, #260]	; (8000fac <HAL_UART_MspInit+0x138>)
 8000ea8:	699a      	ldr	r2, [r3, #24]
 8000eaa:	2380      	movs	r3, #128	; 0x80
 8000eac:	01db      	lsls	r3, r3, #7
 8000eae:	4013      	ands	r3, r2
 8000eb0:	613b      	str	r3, [r7, #16]
 8000eb2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eb4:	4b3d      	ldr	r3, [pc, #244]	; (8000fac <HAL_UART_MspInit+0x138>)
 8000eb6:	695a      	ldr	r2, [r3, #20]
 8000eb8:	4b3c      	ldr	r3, [pc, #240]	; (8000fac <HAL_UART_MspInit+0x138>)
 8000eba:	2180      	movs	r1, #128	; 0x80
 8000ebc:	0289      	lsls	r1, r1, #10
 8000ebe:	430a      	orrs	r2, r1
 8000ec0:	615a      	str	r2, [r3, #20]
 8000ec2:	4b3a      	ldr	r3, [pc, #232]	; (8000fac <HAL_UART_MspInit+0x138>)
 8000ec4:	695a      	ldr	r2, [r3, #20]
 8000ec6:	2380      	movs	r3, #128	; 0x80
 8000ec8:	029b      	lsls	r3, r3, #10
 8000eca:	4013      	ands	r3, r2
 8000ecc:	60fb      	str	r3, [r7, #12]
 8000ece:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ed0:	4b36      	ldr	r3, [pc, #216]	; (8000fac <HAL_UART_MspInit+0x138>)
 8000ed2:	695a      	ldr	r2, [r3, #20]
 8000ed4:	4b35      	ldr	r3, [pc, #212]	; (8000fac <HAL_UART_MspInit+0x138>)
 8000ed6:	2180      	movs	r1, #128	; 0x80
 8000ed8:	02c9      	lsls	r1, r1, #11
 8000eda:	430a      	orrs	r2, r1
 8000edc:	615a      	str	r2, [r3, #20]
 8000ede:	4b33      	ldr	r3, [pc, #204]	; (8000fac <HAL_UART_MspInit+0x138>)
 8000ee0:	695a      	ldr	r2, [r3, #20]
 8000ee2:	2380      	movs	r3, #128	; 0x80
 8000ee4:	02db      	lsls	r3, r3, #11
 8000ee6:	4013      	ands	r3, r2
 8000ee8:	60bb      	str	r3, [r7, #8]
 8000eea:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA3     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000eec:	193b      	adds	r3, r7, r4
 8000eee:	2208      	movs	r2, #8
 8000ef0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ef2:	193b      	adds	r3, r7, r4
 8000ef4:	2202      	movs	r2, #2
 8000ef6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef8:	193b      	adds	r3, r7, r4
 8000efa:	2200      	movs	r2, #0
 8000efc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000efe:	193b      	adds	r3, r7, r4
 8000f00:	2203      	movs	r2, #3
 8000f02:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8000f04:	193b      	adds	r3, r7, r4
 8000f06:	2201      	movs	r2, #1
 8000f08:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f0a:	193a      	adds	r2, r7, r4
 8000f0c:	2390      	movs	r3, #144	; 0x90
 8000f0e:	05db      	lsls	r3, r3, #23
 8000f10:	0011      	movs	r1, r2
 8000f12:	0018      	movs	r0, r3
 8000f14:	f001 f984 	bl	8002220 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000f18:	0021      	movs	r1, r4
 8000f1a:	187b      	adds	r3, r7, r1
 8000f1c:	2240      	movs	r2, #64	; 0x40
 8000f1e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f20:	187b      	adds	r3, r7, r1
 8000f22:	2202      	movs	r2, #2
 8000f24:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f26:	187b      	adds	r3, r7, r1
 8000f28:	2200      	movs	r2, #0
 8000f2a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f2c:	187b      	adds	r3, r7, r1
 8000f2e:	2203      	movs	r2, #3
 8000f30:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8000f32:	187b      	adds	r3, r7, r1
 8000f34:	2200      	movs	r2, #0
 8000f36:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f38:	187b      	adds	r3, r7, r1
 8000f3a:	4a1d      	ldr	r2, [pc, #116]	; (8000fb0 <HAL_UART_MspInit+0x13c>)
 8000f3c:	0019      	movs	r1, r3
 8000f3e:	0010      	movs	r0, r2
 8000f40:	f001 f96e 	bl	8002220 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel3;
 8000f44:	4b1b      	ldr	r3, [pc, #108]	; (8000fb4 <HAL_UART_MspInit+0x140>)
 8000f46:	4a1c      	ldr	r2, [pc, #112]	; (8000fb8 <HAL_UART_MspInit+0x144>)
 8000f48:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f4a:	4b1a      	ldr	r3, [pc, #104]	; (8000fb4 <HAL_UART_MspInit+0x140>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f50:	4b18      	ldr	r3, [pc, #96]	; (8000fb4 <HAL_UART_MspInit+0x140>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000f56:	4b17      	ldr	r3, [pc, #92]	; (8000fb4 <HAL_UART_MspInit+0x140>)
 8000f58:	2280      	movs	r2, #128	; 0x80
 8000f5a:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000f5c:	4b15      	ldr	r3, [pc, #84]	; (8000fb4 <HAL_UART_MspInit+0x140>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000f62:	4b14      	ldr	r3, [pc, #80]	; (8000fb4 <HAL_UART_MspInit+0x140>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8000f68:	4b12      	ldr	r3, [pc, #72]	; (8000fb4 <HAL_UART_MspInit+0x140>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000f6e:	4b11      	ldr	r3, [pc, #68]	; (8000fb4 <HAL_UART_MspInit+0x140>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8000f74:	4b0f      	ldr	r3, [pc, #60]	; (8000fb4 <HAL_UART_MspInit+0x140>)
 8000f76:	0018      	movs	r0, r3
 8000f78:	f000 ff3c 	bl	8001df4 <HAL_DMA_Init>
 8000f7c:	1e03      	subs	r3, r0, #0
 8000f7e:	d001      	beq.n	8000f84 <HAL_UART_MspInit+0x110>
    {
      Error_Handler();
 8000f80:	f7ff fe84 	bl	8000c8c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	4a0b      	ldr	r2, [pc, #44]	; (8000fb4 <HAL_UART_MspInit+0x140>)
 8000f88:	671a      	str	r2, [r3, #112]	; 0x70
 8000f8a:	4b0a      	ldr	r3, [pc, #40]	; (8000fb4 <HAL_UART_MspInit+0x140>)
 8000f8c:	687a      	ldr	r2, [r7, #4]
 8000f8e:	625a      	str	r2, [r3, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000f90:	2200      	movs	r2, #0
 8000f92:	2100      	movs	r1, #0
 8000f94:	201b      	movs	r0, #27
 8000f96:	f000 fefb 	bl	8001d90 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000f9a:	201b      	movs	r0, #27
 8000f9c:	f000 ff0d 	bl	8001dba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000fa0:	46c0      	nop			; (mov r8, r8)
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	b00b      	add	sp, #44	; 0x2c
 8000fa6:	bd90      	pop	{r4, r7, pc}
 8000fa8:	40013800 	.word	0x40013800
 8000fac:	40021000 	.word	0x40021000
 8000fb0:	48000400 	.word	0x48000400
 8000fb4:	20000394 	.word	0x20000394
 8000fb8:	40020030 	.word	0x40020030

08000fbc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000fc0:	e7fe      	b.n	8000fc0 <NMI_Handler+0x4>

08000fc2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fc2:	b580      	push	{r7, lr}
 8000fc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fc6:	e7fe      	b.n	8000fc6 <HardFault_Handler+0x4>

08000fc8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000fcc:	46c0      	nop			; (mov r8, r8)
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}

08000fd2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fd2:	b580      	push	{r7, lr}
 8000fd4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fd6:	46c0      	nop			; (mov r8, r8)
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bd80      	pop	{r7, pc}

08000fdc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fe0:	f000 f93a 	bl	8001258 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fe4:	46c0      	nop			; (mov r8, r8)
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}
	...

08000fec <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8000ff0:	4b1b      	ldr	r3, [pc, #108]	; (8001060 <DMA1_Channel1_IRQHandler+0x74>)
 8000ff2:	0018      	movs	r0, r3
 8000ff4:	f001 f829 	bl	800204a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */
  Counter_DMA_IT++;
 8000ff8:	4b1a      	ldr	r3, [pc, #104]	; (8001064 <DMA1_Channel1_IRQHandler+0x78>)
 8000ffa:	881b      	ldrh	r3, [r3, #0]
 8000ffc:	3301      	adds	r3, #1
 8000ffe:	b29a      	uxth	r2, r3
 8001000:	4b18      	ldr	r3, [pc, #96]	; (8001064 <DMA1_Channel1_IRQHandler+0x78>)
 8001002:	801a      	strh	r2, [r3, #0]
    if (Counter_DMA_IT == 1200) {
 8001004:	4b17      	ldr	r3, [pc, #92]	; (8001064 <DMA1_Channel1_IRQHandler+0x78>)
 8001006:	881a      	ldrh	r2, [r3, #0]
 8001008:	2396      	movs	r3, #150	; 0x96
 800100a:	00db      	lsls	r3, r3, #3
 800100c:	429a      	cmp	r2, r3
 800100e:	d123      	bne.n	8001058 <DMA1_Channel1_IRQHandler+0x6c>
    		Counter_DMA_IT = 0;
 8001010:	4b14      	ldr	r3, [pc, #80]	; (8001064 <DMA1_Channel1_IRQHandler+0x78>)
 8001012:	2200      	movs	r2, #0
 8001014:	801a      	strh	r2, [r3, #0]
    		ADC_SMA_Data[0] = SMA_FILTER_Get_Value(SMA_Filter_Buffer_1, &ADC_RAW_Data[0]);
 8001016:	4a14      	ldr	r2, [pc, #80]	; (8001068 <DMA1_Channel1_IRQHandler+0x7c>)
 8001018:	4b14      	ldr	r3, [pc, #80]	; (800106c <DMA1_Channel1_IRQHandler+0x80>)
 800101a:	0011      	movs	r1, r2
 800101c:	0018      	movs	r0, r3
 800101e:	f7ff fa0d 	bl	800043c <SMA_FILTER_Get_Value>
 8001022:	0003      	movs	r3, r0
 8001024:	001a      	movs	r2, r3
 8001026:	4b12      	ldr	r3, [pc, #72]	; (8001070 <DMA1_Channel1_IRQHandler+0x84>)
 8001028:	801a      	strh	r2, [r3, #0]
    		ADC_SMA_Data[1] = SMA_FILTER_Get_Value(SMA_Filter_Buffer_2, &ADC_RAW_Data[1]);
 800102a:	4a12      	ldr	r2, [pc, #72]	; (8001074 <DMA1_Channel1_IRQHandler+0x88>)
 800102c:	4b12      	ldr	r3, [pc, #72]	; (8001078 <DMA1_Channel1_IRQHandler+0x8c>)
 800102e:	0011      	movs	r1, r2
 8001030:	0018      	movs	r0, r3
 8001032:	f7ff fa03 	bl	800043c <SMA_FILTER_Get_Value>
 8001036:	0003      	movs	r3, r0
 8001038:	001a      	movs	r2, r3
 800103a:	4b0d      	ldr	r3, [pc, #52]	; (8001070 <DMA1_Channel1_IRQHandler+0x84>)
 800103c:	805a      	strh	r2, [r3, #2]
    		ADC_SMA_Data[2] = SMA_FILTER_Get_Value(SMA_Filter_Buffer_3, &ADC_RAW_Data[2]);
 800103e:	4a0f      	ldr	r2, [pc, #60]	; (800107c <DMA1_Channel1_IRQHandler+0x90>)
 8001040:	4b0f      	ldr	r3, [pc, #60]	; (8001080 <DMA1_Channel1_IRQHandler+0x94>)
 8001042:	0011      	movs	r1, r2
 8001044:	0018      	movs	r0, r3
 8001046:	f7ff f9f9 	bl	800043c <SMA_FILTER_Get_Value>
 800104a:	0003      	movs	r3, r0
 800104c:	001a      	movs	r2, r3
 800104e:	4b08      	ldr	r3, [pc, #32]	; (8001070 <DMA1_Channel1_IRQHandler+0x84>)
 8001050:	809a      	strh	r2, [r3, #4]
    		adc_flag = 1;
 8001052:	4b0c      	ldr	r3, [pc, #48]	; (8001084 <DMA1_Channel1_IRQHandler+0x98>)
 8001054:	2201      	movs	r2, #1
 8001056:	701a      	strb	r2, [r3, #0]
    }
  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001058:	46c0      	nop			; (mov r8, r8)
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
 800105e:	46c0      	nop			; (mov r8, r8)
 8001060:	20000238 	.word	0x20000238
 8001064:	200004e6 	.word	0x200004e6
 8001068:	200004d8 	.word	0x200004d8
 800106c:	20000418 	.word	0x20000418
 8001070:	200004e0 	.word	0x200004e0
 8001074:	200004da 	.word	0x200004da
 8001078:	20000458 	.word	0x20000458
 800107c:	200004dc 	.word	0x200004dc
 8001080:	20000498 	.word	0x20000498
 8001084:	200004e8 	.word	0x200004e8

08001088 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800108c:	4b03      	ldr	r3, [pc, #12]	; (800109c <DMA1_Channel2_3_IRQHandler+0x14>)
 800108e:	0018      	movs	r0, r3
 8001090:	f000 ffdb 	bl	800204a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8001094:	46c0      	nop			; (mov r8, r8)
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}
 800109a:	46c0      	nop			; (mov r8, r8)
 800109c:	20000394 	.word	0x20000394

080010a0 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC interrupt.
  */
void ADC1_IRQHandler(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc);
 80010a4:	4b03      	ldr	r3, [pc, #12]	; (80010b4 <ADC1_IRQHandler+0x14>)
 80010a6:	0018      	movs	r0, r3
 80010a8:	f000 fad8 	bl	800165c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 80010ac:	46c0      	nop			; (mov r8, r8)
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	46c0      	nop			; (mov r8, r8)
 80010b4:	200001f8 	.word	0x200001f8

080010b8 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 80010bc:	4b06      	ldr	r3, [pc, #24]	; (80010d8 <TIM14_IRQHandler+0x20>)
 80010be:	0018      	movs	r0, r3
 80010c0:	f002 fbcc 	bl	800385c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */
  HAL_ADC_Start_DMA(&hadc, ADC_RAW_Data, 3);
 80010c4:	4905      	ldr	r1, [pc, #20]	; (80010dc <TIM14_IRQHandler+0x24>)
 80010c6:	4b06      	ldr	r3, [pc, #24]	; (80010e0 <TIM14_IRQHandler+0x28>)
 80010c8:	2203      	movs	r2, #3
 80010ca:	0018      	movs	r0, r3
 80010cc:	f000 fa44 	bl	8001558 <HAL_ADC_Start_DMA>
  /* USER CODE END TIM14_IRQn 1 */
}
 80010d0:	46c0      	nop			; (mov r8, r8)
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	46c0      	nop			; (mov r8, r8)
 80010d8:	200002c8 	.word	0x200002c8
 80010dc:	200004d8 	.word	0x200004d8
 80010e0:	200001f8 	.word	0x200001f8

080010e4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80010e8:	4b03      	ldr	r3, [pc, #12]	; (80010f8 <USART1_IRQHandler+0x14>)
 80010ea:	0018      	movs	r0, r3
 80010ec:	f002 fe78 	bl	8003de0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80010f0:	46c0      	nop			; (mov r8, r8)
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	46c0      	nop			; (mov r8, r8)
 80010f8:	20000310 	.word	0x20000310

080010fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b086      	sub	sp, #24
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001104:	4a14      	ldr	r2, [pc, #80]	; (8001158 <_sbrk+0x5c>)
 8001106:	4b15      	ldr	r3, [pc, #84]	; (800115c <_sbrk+0x60>)
 8001108:	1ad3      	subs	r3, r2, r3
 800110a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800110c:	697b      	ldr	r3, [r7, #20]
 800110e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001110:	4b13      	ldr	r3, [pc, #76]	; (8001160 <_sbrk+0x64>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	2b00      	cmp	r3, #0
 8001116:	d102      	bne.n	800111e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001118:	4b11      	ldr	r3, [pc, #68]	; (8001160 <_sbrk+0x64>)
 800111a:	4a12      	ldr	r2, [pc, #72]	; (8001164 <_sbrk+0x68>)
 800111c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800111e:	4b10      	ldr	r3, [pc, #64]	; (8001160 <_sbrk+0x64>)
 8001120:	681a      	ldr	r2, [r3, #0]
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	18d3      	adds	r3, r2, r3
 8001126:	693a      	ldr	r2, [r7, #16]
 8001128:	429a      	cmp	r2, r3
 800112a:	d207      	bcs.n	800113c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800112c:	f003 ff0c 	bl	8004f48 <__errno>
 8001130:	0003      	movs	r3, r0
 8001132:	220c      	movs	r2, #12
 8001134:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001136:	2301      	movs	r3, #1
 8001138:	425b      	negs	r3, r3
 800113a:	e009      	b.n	8001150 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800113c:	4b08      	ldr	r3, [pc, #32]	; (8001160 <_sbrk+0x64>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001142:	4b07      	ldr	r3, [pc, #28]	; (8001160 <_sbrk+0x64>)
 8001144:	681a      	ldr	r2, [r3, #0]
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	18d2      	adds	r2, r2, r3
 800114a:	4b05      	ldr	r3, [pc, #20]	; (8001160 <_sbrk+0x64>)
 800114c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800114e:	68fb      	ldr	r3, [r7, #12]
}
 8001150:	0018      	movs	r0, r3
 8001152:	46bd      	mov	sp, r7
 8001154:	b006      	add	sp, #24
 8001156:	bd80      	pop	{r7, pc}
 8001158:	20001000 	.word	0x20001000
 800115c:	00000400 	.word	0x00000400
 8001160:	200004ec 	.word	0x200004ec
 8001164:	20000508 	.word	0x20000508

08001168 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 800116c:	46c0      	nop			; (mov r8, r8)
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}
	...

08001174 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001174:	480d      	ldr	r0, [pc, #52]	; (80011ac <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001176:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001178:	480d      	ldr	r0, [pc, #52]	; (80011b0 <LoopForever+0x6>)
  ldr r1, =_edata
 800117a:	490e      	ldr	r1, [pc, #56]	; (80011b4 <LoopForever+0xa>)
  ldr r2, =_sidata
 800117c:	4a0e      	ldr	r2, [pc, #56]	; (80011b8 <LoopForever+0xe>)
  movs r3, #0
 800117e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001180:	e002      	b.n	8001188 <LoopCopyDataInit>

08001182 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001182:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001184:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001186:	3304      	adds	r3, #4

08001188 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001188:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800118a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800118c:	d3f9      	bcc.n	8001182 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800118e:	4a0b      	ldr	r2, [pc, #44]	; (80011bc <LoopForever+0x12>)
  ldr r4, =_ebss
 8001190:	4c0b      	ldr	r4, [pc, #44]	; (80011c0 <LoopForever+0x16>)
  movs r3, #0
 8001192:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001194:	e001      	b.n	800119a <LoopFillZerobss>

08001196 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001196:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001198:	3204      	adds	r2, #4

0800119a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800119a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800119c:	d3fb      	bcc.n	8001196 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800119e:	f7ff ffe3 	bl	8001168 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80011a2:	f003 fed7 	bl	8004f54 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80011a6:	f7ff fb29 	bl	80007fc <main>

080011aa <LoopForever>:

LoopForever:
    b LoopForever
 80011aa:	e7fe      	b.n	80011aa <LoopForever>
  ldr   r0, =_estack
 80011ac:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 80011b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011b4:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 80011b8:	08005920 	.word	0x08005920
  ldr r2, =_sbss
 80011bc:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 80011c0:	20000504 	.word	0x20000504

080011c4 <DMA1_Channel4_5_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80011c4:	e7fe      	b.n	80011c4 <DMA1_Channel4_5_IRQHandler>
	...

080011c8 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011cc:	4b07      	ldr	r3, [pc, #28]	; (80011ec <HAL_Init+0x24>)
 80011ce:	681a      	ldr	r2, [r3, #0]
 80011d0:	4b06      	ldr	r3, [pc, #24]	; (80011ec <HAL_Init+0x24>)
 80011d2:	2110      	movs	r1, #16
 80011d4:	430a      	orrs	r2, r1
 80011d6:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80011d8:	2003      	movs	r0, #3
 80011da:	f000 f809 	bl	80011f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80011de:	f7ff fd5b 	bl	8000c98 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80011e2:	2300      	movs	r3, #0
}
 80011e4:	0018      	movs	r0, r3
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	46c0      	nop			; (mov r8, r8)
 80011ec:	40022000 	.word	0x40022000

080011f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011f0:	b590      	push	{r4, r7, lr}
 80011f2:	b083      	sub	sp, #12
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011f8:	4b14      	ldr	r3, [pc, #80]	; (800124c <HAL_InitTick+0x5c>)
 80011fa:	681c      	ldr	r4, [r3, #0]
 80011fc:	4b14      	ldr	r3, [pc, #80]	; (8001250 <HAL_InitTick+0x60>)
 80011fe:	781b      	ldrb	r3, [r3, #0]
 8001200:	0019      	movs	r1, r3
 8001202:	23fa      	movs	r3, #250	; 0xfa
 8001204:	0098      	lsls	r0, r3, #2
 8001206:	f7fe ff91 	bl	800012c <__udivsi3>
 800120a:	0003      	movs	r3, r0
 800120c:	0019      	movs	r1, r3
 800120e:	0020      	movs	r0, r4
 8001210:	f7fe ff8c 	bl	800012c <__udivsi3>
 8001214:	0003      	movs	r3, r0
 8001216:	0018      	movs	r0, r3
 8001218:	f000 fddf 	bl	8001dda <HAL_SYSTICK_Config>
 800121c:	1e03      	subs	r3, r0, #0
 800121e:	d001      	beq.n	8001224 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001220:	2301      	movs	r3, #1
 8001222:	e00f      	b.n	8001244 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	2b03      	cmp	r3, #3
 8001228:	d80b      	bhi.n	8001242 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800122a:	6879      	ldr	r1, [r7, #4]
 800122c:	2301      	movs	r3, #1
 800122e:	425b      	negs	r3, r3
 8001230:	2200      	movs	r2, #0
 8001232:	0018      	movs	r0, r3
 8001234:	f000 fdac 	bl	8001d90 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001238:	4b06      	ldr	r3, [pc, #24]	; (8001254 <HAL_InitTick+0x64>)
 800123a:	687a      	ldr	r2, [r7, #4]
 800123c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800123e:	2300      	movs	r3, #0
 8001240:	e000      	b.n	8001244 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001242:	2301      	movs	r3, #1
}
 8001244:	0018      	movs	r0, r3
 8001246:	46bd      	mov	sp, r7
 8001248:	b003      	add	sp, #12
 800124a:	bd90      	pop	{r4, r7, pc}
 800124c:	20000004 	.word	0x20000004
 8001250:	2000000c 	.word	0x2000000c
 8001254:	20000008 	.word	0x20000008

08001258 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800125c:	4b05      	ldr	r3, [pc, #20]	; (8001274 <HAL_IncTick+0x1c>)
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	001a      	movs	r2, r3
 8001262:	4b05      	ldr	r3, [pc, #20]	; (8001278 <HAL_IncTick+0x20>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	18d2      	adds	r2, r2, r3
 8001268:	4b03      	ldr	r3, [pc, #12]	; (8001278 <HAL_IncTick+0x20>)
 800126a:	601a      	str	r2, [r3, #0]
}
 800126c:	46c0      	nop			; (mov r8, r8)
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
 8001272:	46c0      	nop			; (mov r8, r8)
 8001274:	2000000c 	.word	0x2000000c
 8001278:	200004f0 	.word	0x200004f0

0800127c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	af00      	add	r7, sp, #0
  return uwTick;
 8001280:	4b02      	ldr	r3, [pc, #8]	; (800128c <HAL_GetTick+0x10>)
 8001282:	681b      	ldr	r3, [r3, #0]
}
 8001284:	0018      	movs	r0, r3
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}
 800128a:	46c0      	nop			; (mov r8, r8)
 800128c:	200004f0 	.word	0x200004f0

08001290 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b084      	sub	sp, #16
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001298:	f7ff fff0 	bl	800127c <HAL_GetTick>
 800129c:	0003      	movs	r3, r0
 800129e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	3301      	adds	r3, #1
 80012a8:	d005      	beq.n	80012b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80012aa:	4b0a      	ldr	r3, [pc, #40]	; (80012d4 <HAL_Delay+0x44>)
 80012ac:	781b      	ldrb	r3, [r3, #0]
 80012ae:	001a      	movs	r2, r3
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	189b      	adds	r3, r3, r2
 80012b4:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80012b6:	46c0      	nop			; (mov r8, r8)
 80012b8:	f7ff ffe0 	bl	800127c <HAL_GetTick>
 80012bc:	0002      	movs	r2, r0
 80012be:	68bb      	ldr	r3, [r7, #8]
 80012c0:	1ad3      	subs	r3, r2, r3
 80012c2:	68fa      	ldr	r2, [r7, #12]
 80012c4:	429a      	cmp	r2, r3
 80012c6:	d8f7      	bhi.n	80012b8 <HAL_Delay+0x28>
  {
  }
}
 80012c8:	46c0      	nop			; (mov r8, r8)
 80012ca:	46c0      	nop			; (mov r8, r8)
 80012cc:	46bd      	mov	sp, r7
 80012ce:	b004      	add	sp, #16
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	46c0      	nop			; (mov r8, r8)
 80012d4:	2000000c 	.word	0x2000000c

080012d8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b084      	sub	sp, #16
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80012e0:	230f      	movs	r3, #15
 80012e2:	18fb      	adds	r3, r7, r3
 80012e4:	2200      	movs	r2, #0
 80012e6:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 80012e8:	2300      	movs	r3, #0
 80012ea:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d101      	bne.n	80012f6 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 80012f2:	2301      	movs	r3, #1
 80012f4:	e125      	b.n	8001542 <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d10a      	bne.n	8001314 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	2200      	movs	r2, #0
 8001302:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	2234      	movs	r2, #52	; 0x34
 8001308:	2100      	movs	r1, #0
 800130a:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	0018      	movs	r0, r3
 8001310:	f7ff fce6 	bl	8000ce0 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001318:	2210      	movs	r2, #16
 800131a:	4013      	ands	r3, r2
 800131c:	d000      	beq.n	8001320 <HAL_ADC_Init+0x48>
 800131e:	e103      	b.n	8001528 <HAL_ADC_Init+0x250>
 8001320:	230f      	movs	r3, #15
 8001322:	18fb      	adds	r3, r7, r3
 8001324:	781b      	ldrb	r3, [r3, #0]
 8001326:	2b00      	cmp	r3, #0
 8001328:	d000      	beq.n	800132c <HAL_ADC_Init+0x54>
 800132a:	e0fd      	b.n	8001528 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	689b      	ldr	r3, [r3, #8]
 8001332:	2204      	movs	r2, #4
 8001334:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8001336:	d000      	beq.n	800133a <HAL_ADC_Init+0x62>
 8001338:	e0f6      	b.n	8001528 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800133e:	4a83      	ldr	r2, [pc, #524]	; (800154c <HAL_ADC_Init+0x274>)
 8001340:	4013      	ands	r3, r2
 8001342:	2202      	movs	r2, #2
 8001344:	431a      	orrs	r2, r3
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	689b      	ldr	r3, [r3, #8]
 8001350:	2203      	movs	r2, #3
 8001352:	4013      	ands	r3, r2
 8001354:	2b01      	cmp	r3, #1
 8001356:	d112      	bne.n	800137e <HAL_ADC_Init+0xa6>
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	2201      	movs	r2, #1
 8001360:	4013      	ands	r3, r2
 8001362:	2b01      	cmp	r3, #1
 8001364:	d009      	beq.n	800137a <HAL_ADC_Init+0xa2>
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	68da      	ldr	r2, [r3, #12]
 800136c:	2380      	movs	r3, #128	; 0x80
 800136e:	021b      	lsls	r3, r3, #8
 8001370:	401a      	ands	r2, r3
 8001372:	2380      	movs	r3, #128	; 0x80
 8001374:	021b      	lsls	r3, r3, #8
 8001376:	429a      	cmp	r2, r3
 8001378:	d101      	bne.n	800137e <HAL_ADC_Init+0xa6>
 800137a:	2301      	movs	r3, #1
 800137c:	e000      	b.n	8001380 <HAL_ADC_Init+0xa8>
 800137e:	2300      	movs	r3, #0
 8001380:	2b00      	cmp	r3, #0
 8001382:	d116      	bne.n	80013b2 <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	68db      	ldr	r3, [r3, #12]
 800138a:	2218      	movs	r2, #24
 800138c:	4393      	bics	r3, r2
 800138e:	0019      	movs	r1, r3
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	689a      	ldr	r2, [r3, #8]
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	430a      	orrs	r2, r1
 800139a:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	691b      	ldr	r3, [r3, #16]
 80013a2:	009b      	lsls	r3, r3, #2
 80013a4:	0899      	lsrs	r1, r3, #2
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	685a      	ldr	r2, [r3, #4]
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	430a      	orrs	r2, r1
 80013b0:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	68da      	ldr	r2, [r3, #12]
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	4964      	ldr	r1, [pc, #400]	; (8001550 <HAL_ADC_Init+0x278>)
 80013be:	400a      	ands	r2, r1
 80013c0:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	7e1b      	ldrb	r3, [r3, #24]
 80013c6:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	7e5b      	ldrb	r3, [r3, #25]
 80013cc:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80013ce:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	7e9b      	ldrb	r3, [r3, #26]
 80013d4:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80013d6:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013dc:	2b01      	cmp	r3, #1
 80013de:	d002      	beq.n	80013e6 <HAL_ADC_Init+0x10e>
 80013e0:	2380      	movs	r3, #128	; 0x80
 80013e2:	015b      	lsls	r3, r3, #5
 80013e4:	e000      	b.n	80013e8 <HAL_ADC_Init+0x110>
 80013e6:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80013e8:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80013ee:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	691b      	ldr	r3, [r3, #16]
 80013f4:	2b02      	cmp	r3, #2
 80013f6:	d101      	bne.n	80013fc <HAL_ADC_Init+0x124>
 80013f8:	2304      	movs	r3, #4
 80013fa:	e000      	b.n	80013fe <HAL_ADC_Init+0x126>
 80013fc:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 80013fe:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	2124      	movs	r1, #36	; 0x24
 8001404:	5c5b      	ldrb	r3, [r3, r1]
 8001406:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8001408:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800140a:	68ba      	ldr	r2, [r7, #8]
 800140c:	4313      	orrs	r3, r2
 800140e:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	7edb      	ldrb	r3, [r3, #27]
 8001414:	2b01      	cmp	r3, #1
 8001416:	d115      	bne.n	8001444 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	7e9b      	ldrb	r3, [r3, #26]
 800141c:	2b00      	cmp	r3, #0
 800141e:	d105      	bne.n	800142c <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8001420:	68bb      	ldr	r3, [r7, #8]
 8001422:	2280      	movs	r2, #128	; 0x80
 8001424:	0252      	lsls	r2, r2, #9
 8001426:	4313      	orrs	r3, r2
 8001428:	60bb      	str	r3, [r7, #8]
 800142a:	e00b      	b.n	8001444 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001430:	2220      	movs	r2, #32
 8001432:	431a      	orrs	r2, r3
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800143c:	2201      	movs	r2, #1
 800143e:	431a      	orrs	r2, r3
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	69da      	ldr	r2, [r3, #28]
 8001448:	23c2      	movs	r3, #194	; 0xc2
 800144a:	33ff      	adds	r3, #255	; 0xff
 800144c:	429a      	cmp	r2, r3
 800144e:	d007      	beq.n	8001460 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8001458:	4313      	orrs	r3, r2
 800145a:	68ba      	ldr	r2, [r7, #8]
 800145c:	4313      	orrs	r3, r2
 800145e:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	68d9      	ldr	r1, [r3, #12]
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	68ba      	ldr	r2, [r7, #8]
 800146c:	430a      	orrs	r2, r1
 800146e:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001474:	2380      	movs	r3, #128	; 0x80
 8001476:	055b      	lsls	r3, r3, #21
 8001478:	429a      	cmp	r2, r3
 800147a:	d01b      	beq.n	80014b4 <HAL_ADC_Init+0x1dc>
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001480:	2b01      	cmp	r3, #1
 8001482:	d017      	beq.n	80014b4 <HAL_ADC_Init+0x1dc>
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001488:	2b02      	cmp	r3, #2
 800148a:	d013      	beq.n	80014b4 <HAL_ADC_Init+0x1dc>
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001490:	2b03      	cmp	r3, #3
 8001492:	d00f      	beq.n	80014b4 <HAL_ADC_Init+0x1dc>
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001498:	2b04      	cmp	r3, #4
 800149a:	d00b      	beq.n	80014b4 <HAL_ADC_Init+0x1dc>
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014a0:	2b05      	cmp	r3, #5
 80014a2:	d007      	beq.n	80014b4 <HAL_ADC_Init+0x1dc>
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014a8:	2b06      	cmp	r3, #6
 80014aa:	d003      	beq.n	80014b4 <HAL_ADC_Init+0x1dc>
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014b0:	2b07      	cmp	r3, #7
 80014b2:	d112      	bne.n	80014da <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	695a      	ldr	r2, [r3, #20]
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	2107      	movs	r1, #7
 80014c0:	438a      	bics	r2, r1
 80014c2:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	6959      	ldr	r1, [r3, #20]
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014ce:	2207      	movs	r2, #7
 80014d0:	401a      	ands	r2, r3
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	430a      	orrs	r2, r1
 80014d8:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	68db      	ldr	r3, [r3, #12]
 80014e0:	4a1c      	ldr	r2, [pc, #112]	; (8001554 <HAL_ADC_Init+0x27c>)
 80014e2:	4013      	ands	r3, r2
 80014e4:	68ba      	ldr	r2, [r7, #8]
 80014e6:	429a      	cmp	r2, r3
 80014e8:	d10b      	bne.n	8001502 <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	2200      	movs	r2, #0
 80014ee:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014f4:	2203      	movs	r2, #3
 80014f6:	4393      	bics	r3, r2
 80014f8:	2201      	movs	r2, #1
 80014fa:	431a      	orrs	r2, r3
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001500:	e01c      	b.n	800153c <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001506:	2212      	movs	r2, #18
 8001508:	4393      	bics	r3, r2
 800150a:	2210      	movs	r2, #16
 800150c:	431a      	orrs	r2, r3
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001516:	2201      	movs	r2, #1
 8001518:	431a      	orrs	r2, r3
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 800151e:	230f      	movs	r3, #15
 8001520:	18fb      	adds	r3, r7, r3
 8001522:	2201      	movs	r2, #1
 8001524:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001526:	e009      	b.n	800153c <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800152c:	2210      	movs	r2, #16
 800152e:	431a      	orrs	r2, r3
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8001534:	230f      	movs	r3, #15
 8001536:	18fb      	adds	r3, r7, r3
 8001538:	2201      	movs	r2, #1
 800153a:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800153c:	230f      	movs	r3, #15
 800153e:	18fb      	adds	r3, r7, r3
 8001540:	781b      	ldrb	r3, [r3, #0]
}
 8001542:	0018      	movs	r0, r3
 8001544:	46bd      	mov	sp, r7
 8001546:	b004      	add	sp, #16
 8001548:	bd80      	pop	{r7, pc}
 800154a:	46c0      	nop			; (mov r8, r8)
 800154c:	fffffefd 	.word	0xfffffefd
 8001550:	fffe0219 	.word	0xfffe0219
 8001554:	833fffe7 	.word	0x833fffe7

08001558 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001558:	b590      	push	{r4, r7, lr}
 800155a:	b087      	sub	sp, #28
 800155c:	af00      	add	r7, sp, #0
 800155e:	60f8      	str	r0, [r7, #12]
 8001560:	60b9      	str	r1, [r7, #8]
 8001562:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001564:	2317      	movs	r3, #23
 8001566:	18fb      	adds	r3, r7, r3
 8001568:	2200      	movs	r2, #0
 800156a:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	689b      	ldr	r3, [r3, #8]
 8001572:	2204      	movs	r2, #4
 8001574:	4013      	ands	r3, r2
 8001576:	d15e      	bne.n	8001636 <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	2234      	movs	r2, #52	; 0x34
 800157c:	5c9b      	ldrb	r3, [r3, r2]
 800157e:	2b01      	cmp	r3, #1
 8001580:	d101      	bne.n	8001586 <HAL_ADC_Start_DMA+0x2e>
 8001582:	2302      	movs	r3, #2
 8001584:	e05e      	b.n	8001644 <HAL_ADC_Start_DMA+0xec>
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	2234      	movs	r2, #52	; 0x34
 800158a:	2101      	movs	r1, #1
 800158c:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	7e5b      	ldrb	r3, [r3, #25]
 8001592:	2b01      	cmp	r3, #1
 8001594:	d007      	beq.n	80015a6 <HAL_ADC_Start_DMA+0x4e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8001596:	2317      	movs	r3, #23
 8001598:	18fc      	adds	r4, r7, r3
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	0018      	movs	r0, r3
 800159e:	f000 fa43 	bl	8001a28 <ADC_Enable>
 80015a2:	0003      	movs	r3, r0
 80015a4:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80015a6:	2317      	movs	r3, #23
 80015a8:	18fb      	adds	r3, r7, r3
 80015aa:	781b      	ldrb	r3, [r3, #0]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d146      	bne.n	800163e <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015b4:	4a25      	ldr	r2, [pc, #148]	; (800164c <HAL_ADC_Start_DMA+0xf4>)
 80015b6:	4013      	ands	r3, r2
 80015b8:	2280      	movs	r2, #128	; 0x80
 80015ba:	0052      	lsls	r2, r2, #1
 80015bc:	431a      	orrs	r2, r3
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	2200      	movs	r2, #0
 80015c6:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	2234      	movs	r2, #52	; 0x34
 80015cc:	2100      	movs	r1, #0
 80015ce:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015d4:	4a1e      	ldr	r2, [pc, #120]	; (8001650 <HAL_ADC_Start_DMA+0xf8>)
 80015d6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015dc:	4a1d      	ldr	r2, [pc, #116]	; (8001654 <HAL_ADC_Start_DMA+0xfc>)
 80015de:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015e4:	4a1c      	ldr	r2, [pc, #112]	; (8001658 <HAL_ADC_Start_DMA+0x100>)
 80015e6:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	221c      	movs	r2, #28
 80015ee:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	685a      	ldr	r2, [r3, #4]
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	2110      	movs	r1, #16
 80015fc:	430a      	orrs	r2, r1
 80015fe:	605a      	str	r2, [r3, #4]
      
      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	68da      	ldr	r2, [r3, #12]
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	2101      	movs	r1, #1
 800160c:	430a      	orrs	r2, r1
 800160e:	60da      	str	r2, [r3, #12]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	3340      	adds	r3, #64	; 0x40
 800161a:	0019      	movs	r1, r3
 800161c:	68ba      	ldr	r2, [r7, #8]
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	f000 fc30 	bl	8001e84 <HAL_DMA_Start_IT>
           
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	689a      	ldr	r2, [r3, #8]
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	2104      	movs	r1, #4
 8001630:	430a      	orrs	r2, r1
 8001632:	609a      	str	r2, [r3, #8]
 8001634:	e003      	b.n	800163e <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001636:	2317      	movs	r3, #23
 8001638:	18fb      	adds	r3, r7, r3
 800163a:	2202      	movs	r2, #2
 800163c:	701a      	strb	r2, [r3, #0]
  }
    
  /* Return function status */
  return tmp_hal_status;
 800163e:	2317      	movs	r3, #23
 8001640:	18fb      	adds	r3, r7, r3
 8001642:	781b      	ldrb	r3, [r3, #0]
}
 8001644:	0018      	movs	r0, r3
 8001646:	46bd      	mov	sp, r7
 8001648:	b007      	add	sp, #28
 800164a:	bd90      	pop	{r4, r7, pc}
 800164c:	fffff0fe 	.word	0xfffff0fe
 8001650:	08001b31 	.word	0x08001b31
 8001654:	08001be5 	.word	0x08001be5
 8001658:	08001c03 	.word	0x08001c03

0800165c <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b082      	sub	sp, #8
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	2204      	movs	r2, #4
 800166c:	4013      	ands	r3, r2
 800166e:	2b04      	cmp	r3, #4
 8001670:	d106      	bne.n	8001680 <HAL_ADC_IRQHandler+0x24>
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	685b      	ldr	r3, [r3, #4]
 8001678:	2204      	movs	r2, #4
 800167a:	4013      	ands	r3, r2
 800167c:	2b04      	cmp	r3, #4
 800167e:	d00d      	beq.n	800169c <HAL_ADC_IRQHandler+0x40>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	2208      	movs	r2, #8
 8001688:	4013      	ands	r3, r2
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 800168a:	2b08      	cmp	r3, #8
 800168c:	d14f      	bne.n	800172e <HAL_ADC_IRQHandler+0xd2>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	2208      	movs	r2, #8
 8001696:	4013      	ands	r3, r2
 8001698:	2b08      	cmp	r3, #8
 800169a:	d148      	bne.n	800172e <HAL_ADC_IRQHandler+0xd2>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016a0:	2210      	movs	r2, #16
 80016a2:	4013      	ands	r3, r2
 80016a4:	d106      	bne.n	80016b4 <HAL_ADC_IRQHandler+0x58>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016aa:	2280      	movs	r2, #128	; 0x80
 80016ac:	0092      	lsls	r2, r2, #2
 80016ae:	431a      	orrs	r2, r3
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	639a      	str	r2, [r3, #56]	; 0x38
    }
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	68da      	ldr	r2, [r3, #12]
 80016ba:	23c0      	movs	r3, #192	; 0xc0
 80016bc:	011b      	lsls	r3, r3, #4
 80016be:	4013      	ands	r3, r2
 80016c0:	d12d      	bne.n	800171e <HAL_ADC_IRQHandler+0xc2>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d129      	bne.n	800171e <HAL_ADC_IRQHandler+0xc2>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	2208      	movs	r2, #8
 80016d2:	4013      	ands	r3, r2
 80016d4:	2b08      	cmp	r3, #8
 80016d6:	d122      	bne.n	800171e <HAL_ADC_IRQHandler+0xc2>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	689b      	ldr	r3, [r3, #8]
 80016de:	2204      	movs	r2, #4
 80016e0:	4013      	ands	r3, r2
 80016e2:	d110      	bne.n	8001706 <HAL_ADC_IRQHandler+0xaa>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	685a      	ldr	r2, [r3, #4]
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	210c      	movs	r1, #12
 80016f0:	438a      	bics	r2, r1
 80016f2:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016f8:	4a33      	ldr	r2, [pc, #204]	; (80017c8 <HAL_ADC_IRQHandler+0x16c>)
 80016fa:	4013      	ands	r3, r2
 80016fc:	2201      	movs	r2, #1
 80016fe:	431a      	orrs	r2, r3
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	639a      	str	r2, [r3, #56]	; 0x38
 8001704:	e00b      	b.n	800171e <HAL_ADC_IRQHandler+0xc2>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800170a:	2220      	movs	r2, #32
 800170c:	431a      	orrs	r2, r3
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001716:	2201      	movs	r2, #1
 8001718:	431a      	orrs	r2, r3
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	63da      	str	r2, [r3, #60]	; 0x3c
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	0018      	movs	r0, r3
 8001722:	f000 f853 	bl	80017cc <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	220c      	movs	r2, #12
 800172c:	601a      	str	r2, [r3, #0]
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	2280      	movs	r2, #128	; 0x80
 8001736:	4013      	ands	r3, r2
 8001738:	2b80      	cmp	r3, #128	; 0x80
 800173a:	d115      	bne.n	8001768 <HAL_ADC_IRQHandler+0x10c>
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	685b      	ldr	r3, [r3, #4]
 8001742:	2280      	movs	r2, #128	; 0x80
 8001744:	4013      	ands	r3, r2
 8001746:	2b80      	cmp	r3, #128	; 0x80
 8001748:	d10e      	bne.n	8001768 <HAL_ADC_IRQHandler+0x10c>
  {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800174e:	2280      	movs	r2, #128	; 0x80
 8001750:	0252      	lsls	r2, r2, #9
 8001752:	431a      	orrs	r2, r3
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	639a      	str	r2, [r3, #56]	; 0x38

#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	0018      	movs	r0, r3
 800175c:	f000 f846 	bl	80017ec <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear ADC Analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	2280      	movs	r2, #128	; 0x80
 8001766:	601a      	str	r2, [r3, #0]
   
  }
  
  
  /* ========== Check Overrun flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	2210      	movs	r2, #16
 8001770:	4013      	ands	r3, r2
 8001772:	2b10      	cmp	r3, #16
 8001774:	d123      	bne.n	80017be <HAL_ADC_IRQHandler+0x162>
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	2210      	movs	r2, #16
 800177e:	4013      	ands	r3, r2
 8001780:	2b10      	cmp	r3, #16
 8001782:	d11c      	bne.n	80017be <HAL_ADC_IRQHandler+0x162>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001788:	2b01      	cmp	r3, #1
 800178a:	d006      	beq.n	800179a <HAL_ADC_IRQHandler+0x13e>
        HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN)  )
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	68db      	ldr	r3, [r3, #12]
 8001792:	2201      	movs	r2, #1
 8001794:	4013      	ands	r3, r2
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 8001796:	2b01      	cmp	r3, #1
 8001798:	d10d      	bne.n	80017b6 <HAL_ADC_IRQHandler+0x15a>
    {
      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800179e:	2202      	movs	r2, #2
 80017a0:	431a      	orrs	r2, r3
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Clear ADC overrun flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	2210      	movs	r2, #16
 80017ac:	601a      	str	r2, [r3, #0]
      
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	0018      	movs	r0, r3
 80017b2:	f000 f823 	bl	80017fc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	2210      	movs	r2, #16
 80017bc:	601a      	str	r2, [r3, #0]
  }

}
 80017be:	46c0      	nop			; (mov r8, r8)
 80017c0:	46bd      	mov	sp, r7
 80017c2:	b002      	add	sp, #8
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	46c0      	nop			; (mov r8, r8)
 80017c8:	fffffefe 	.word	0xfffffefe

080017cc <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b082      	sub	sp, #8
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80017d4:	46c0      	nop			; (mov r8, r8)
 80017d6:	46bd      	mov	sp, r7
 80017d8:	b002      	add	sp, #8
 80017da:	bd80      	pop	{r7, pc}

080017dc <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b082      	sub	sp, #8
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80017e4:	46c0      	nop			; (mov r8, r8)
 80017e6:	46bd      	mov	sp, r7
 80017e8:	b002      	add	sp, #8
 80017ea:	bd80      	pop	{r7, pc}

080017ec <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 80017f4:	46c0      	nop			; (mov r8, r8)
 80017f6:	46bd      	mov	sp, r7
 80017f8:	b002      	add	sp, #8
 80017fa:	bd80      	pop	{r7, pc}

080017fc <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b082      	sub	sp, #8
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001804:	46c0      	nop			; (mov r8, r8)
 8001806:	46bd      	mov	sp, r7
 8001808:	b002      	add	sp, #8
 800180a:	bd80      	pop	{r7, pc}

0800180c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b084      	sub	sp, #16
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
 8001814:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001816:	230f      	movs	r3, #15
 8001818:	18fb      	adds	r3, r7, r3
 800181a:	2200      	movs	r2, #0
 800181c:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 800181e:	2300      	movs	r3, #0
 8001820:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001826:	2380      	movs	r3, #128	; 0x80
 8001828:	055b      	lsls	r3, r3, #21
 800182a:	429a      	cmp	r2, r3
 800182c:	d011      	beq.n	8001852 <HAL_ADC_ConfigChannel+0x46>
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001832:	2b01      	cmp	r3, #1
 8001834:	d00d      	beq.n	8001852 <HAL_ADC_ConfigChannel+0x46>
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800183a:	2b02      	cmp	r3, #2
 800183c:	d009      	beq.n	8001852 <HAL_ADC_ConfigChannel+0x46>
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001842:	2b03      	cmp	r3, #3
 8001844:	d005      	beq.n	8001852 <HAL_ADC_ConfigChannel+0x46>
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800184a:	2b04      	cmp	r3, #4
 800184c:	d001      	beq.n	8001852 <HAL_ADC_ConfigChannel+0x46>
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	2234      	movs	r2, #52	; 0x34
 8001856:	5c9b      	ldrb	r3, [r3, r2]
 8001858:	2b01      	cmp	r3, #1
 800185a:	d101      	bne.n	8001860 <HAL_ADC_ConfigChannel+0x54>
 800185c:	2302      	movs	r3, #2
 800185e:	e0d0      	b.n	8001a02 <HAL_ADC_ConfigChannel+0x1f6>
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	2234      	movs	r2, #52	; 0x34
 8001864:	2101      	movs	r1, #1
 8001866:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	689b      	ldr	r3, [r3, #8]
 800186e:	2204      	movs	r2, #4
 8001870:	4013      	ands	r3, r2
 8001872:	d000      	beq.n	8001876 <HAL_ADC_ConfigChannel+0x6a>
 8001874:	e0b4      	b.n	80019e0 <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	4a64      	ldr	r2, [pc, #400]	; (8001a0c <HAL_ADC_ConfigChannel+0x200>)
 800187c:	4293      	cmp	r3, r2
 800187e:	d100      	bne.n	8001882 <HAL_ADC_ConfigChannel+0x76>
 8001880:	e082      	b.n	8001988 <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	2201      	movs	r2, #1
 800188e:	409a      	lsls	r2, r3
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	430a      	orrs	r2, r1
 8001896:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800189c:	2380      	movs	r3, #128	; 0x80
 800189e:	055b      	lsls	r3, r3, #21
 80018a0:	429a      	cmp	r2, r3
 80018a2:	d037      	beq.n	8001914 <HAL_ADC_ConfigChannel+0x108>
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018a8:	2b01      	cmp	r3, #1
 80018aa:	d033      	beq.n	8001914 <HAL_ADC_ConfigChannel+0x108>
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018b0:	2b02      	cmp	r3, #2
 80018b2:	d02f      	beq.n	8001914 <HAL_ADC_ConfigChannel+0x108>
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018b8:	2b03      	cmp	r3, #3
 80018ba:	d02b      	beq.n	8001914 <HAL_ADC_ConfigChannel+0x108>
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018c0:	2b04      	cmp	r3, #4
 80018c2:	d027      	beq.n	8001914 <HAL_ADC_ConfigChannel+0x108>
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018c8:	2b05      	cmp	r3, #5
 80018ca:	d023      	beq.n	8001914 <HAL_ADC_ConfigChannel+0x108>
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018d0:	2b06      	cmp	r3, #6
 80018d2:	d01f      	beq.n	8001914 <HAL_ADC_ConfigChannel+0x108>
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018d8:	2b07      	cmp	r3, #7
 80018da:	d01b      	beq.n	8001914 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	689a      	ldr	r2, [r3, #8]
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	695b      	ldr	r3, [r3, #20]
 80018e6:	2107      	movs	r1, #7
 80018e8:	400b      	ands	r3, r1
 80018ea:	429a      	cmp	r2, r3
 80018ec:	d012      	beq.n	8001914 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	695a      	ldr	r2, [r3, #20]
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	2107      	movs	r1, #7
 80018fa:	438a      	bics	r2, r1
 80018fc:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	6959      	ldr	r1, [r3, #20]
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	689b      	ldr	r3, [r3, #8]
 8001908:	2207      	movs	r2, #7
 800190a:	401a      	ands	r2, r3
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	430a      	orrs	r2, r1
 8001912:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	2b10      	cmp	r3, #16
 800191a:	d007      	beq.n	800192c <HAL_ADC_ConfigChannel+0x120>
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	2b11      	cmp	r3, #17
 8001922:	d003      	beq.n	800192c <HAL_ADC_ConfigChannel+0x120>
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	2b12      	cmp	r3, #18
 800192a:	d163      	bne.n	80019f4 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 800192c:	4b38      	ldr	r3, [pc, #224]	; (8001a10 <HAL_ADC_ConfigChannel+0x204>)
 800192e:	6819      	ldr	r1, [r3, #0]
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	2b10      	cmp	r3, #16
 8001936:	d009      	beq.n	800194c <HAL_ADC_ConfigChannel+0x140>
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	2b11      	cmp	r3, #17
 800193e:	d102      	bne.n	8001946 <HAL_ADC_ConfigChannel+0x13a>
 8001940:	2380      	movs	r3, #128	; 0x80
 8001942:	03db      	lsls	r3, r3, #15
 8001944:	e004      	b.n	8001950 <HAL_ADC_ConfigChannel+0x144>
 8001946:	2380      	movs	r3, #128	; 0x80
 8001948:	045b      	lsls	r3, r3, #17
 800194a:	e001      	b.n	8001950 <HAL_ADC_ConfigChannel+0x144>
 800194c:	2380      	movs	r3, #128	; 0x80
 800194e:	041b      	lsls	r3, r3, #16
 8001950:	4a2f      	ldr	r2, [pc, #188]	; (8001a10 <HAL_ADC_ConfigChannel+0x204>)
 8001952:	430b      	orrs	r3, r1
 8001954:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	2b10      	cmp	r3, #16
 800195c:	d14a      	bne.n	80019f4 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800195e:	4b2d      	ldr	r3, [pc, #180]	; (8001a14 <HAL_ADC_ConfigChannel+0x208>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	492d      	ldr	r1, [pc, #180]	; (8001a18 <HAL_ADC_ConfigChannel+0x20c>)
 8001964:	0018      	movs	r0, r3
 8001966:	f7fe fbe1 	bl	800012c <__udivsi3>
 800196a:	0003      	movs	r3, r0
 800196c:	001a      	movs	r2, r3
 800196e:	0013      	movs	r3, r2
 8001970:	009b      	lsls	r3, r3, #2
 8001972:	189b      	adds	r3, r3, r2
 8001974:	005b      	lsls	r3, r3, #1
 8001976:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001978:	e002      	b.n	8001980 <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 800197a:	68bb      	ldr	r3, [r7, #8]
 800197c:	3b01      	subs	r3, #1
 800197e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001980:	68bb      	ldr	r3, [r7, #8]
 8001982:	2b00      	cmp	r3, #0
 8001984:	d1f9      	bne.n	800197a <HAL_ADC_ConfigChannel+0x16e>
 8001986:	e035      	b.n	80019f4 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	2101      	movs	r1, #1
 8001994:	4099      	lsls	r1, r3
 8001996:	000b      	movs	r3, r1
 8001998:	43d9      	mvns	r1, r3
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	400a      	ands	r2, r1
 80019a0:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	2b10      	cmp	r3, #16
 80019a8:	d007      	beq.n	80019ba <HAL_ADC_ConfigChannel+0x1ae>
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	2b11      	cmp	r3, #17
 80019b0:	d003      	beq.n	80019ba <HAL_ADC_ConfigChannel+0x1ae>
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	2b12      	cmp	r3, #18
 80019b8:	d11c      	bne.n	80019f4 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80019ba:	4b15      	ldr	r3, [pc, #84]	; (8001a10 <HAL_ADC_ConfigChannel+0x204>)
 80019bc:	6819      	ldr	r1, [r3, #0]
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	2b10      	cmp	r3, #16
 80019c4:	d007      	beq.n	80019d6 <HAL_ADC_ConfigChannel+0x1ca>
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	2b11      	cmp	r3, #17
 80019cc:	d101      	bne.n	80019d2 <HAL_ADC_ConfigChannel+0x1c6>
 80019ce:	4b13      	ldr	r3, [pc, #76]	; (8001a1c <HAL_ADC_ConfigChannel+0x210>)
 80019d0:	e002      	b.n	80019d8 <HAL_ADC_ConfigChannel+0x1cc>
 80019d2:	4b13      	ldr	r3, [pc, #76]	; (8001a20 <HAL_ADC_ConfigChannel+0x214>)
 80019d4:	e000      	b.n	80019d8 <HAL_ADC_ConfigChannel+0x1cc>
 80019d6:	4b13      	ldr	r3, [pc, #76]	; (8001a24 <HAL_ADC_ConfigChannel+0x218>)
 80019d8:	4a0d      	ldr	r2, [pc, #52]	; (8001a10 <HAL_ADC_ConfigChannel+0x204>)
 80019da:	400b      	ands	r3, r1
 80019dc:	6013      	str	r3, [r2, #0]
 80019de:	e009      	b.n	80019f4 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019e4:	2220      	movs	r2, #32
 80019e6:	431a      	orrs	r2, r3
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 80019ec:	230f      	movs	r3, #15
 80019ee:	18fb      	adds	r3, r7, r3
 80019f0:	2201      	movs	r2, #1
 80019f2:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	2234      	movs	r2, #52	; 0x34
 80019f8:	2100      	movs	r1, #0
 80019fa:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 80019fc:	230f      	movs	r3, #15
 80019fe:	18fb      	adds	r3, r7, r3
 8001a00:	781b      	ldrb	r3, [r3, #0]
}
 8001a02:	0018      	movs	r0, r3
 8001a04:	46bd      	mov	sp, r7
 8001a06:	b004      	add	sp, #16
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	46c0      	nop			; (mov r8, r8)
 8001a0c:	00001001 	.word	0x00001001
 8001a10:	40012708 	.word	0x40012708
 8001a14:	20000004 	.word	0x20000004
 8001a18:	000f4240 	.word	0x000f4240
 8001a1c:	ffbfffff 	.word	0xffbfffff
 8001a20:	feffffff 	.word	0xfeffffff
 8001a24:	ff7fffff 	.word	0xff7fffff

08001a28 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b084      	sub	sp, #16
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001a30:	2300      	movs	r3, #0
 8001a32:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001a34:	2300      	movs	r3, #0
 8001a36:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	689b      	ldr	r3, [r3, #8]
 8001a3e:	2203      	movs	r2, #3
 8001a40:	4013      	ands	r3, r2
 8001a42:	2b01      	cmp	r3, #1
 8001a44:	d112      	bne.n	8001a6c <ADC_Enable+0x44>
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	2201      	movs	r2, #1
 8001a4e:	4013      	ands	r3, r2
 8001a50:	2b01      	cmp	r3, #1
 8001a52:	d009      	beq.n	8001a68 <ADC_Enable+0x40>
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	68da      	ldr	r2, [r3, #12]
 8001a5a:	2380      	movs	r3, #128	; 0x80
 8001a5c:	021b      	lsls	r3, r3, #8
 8001a5e:	401a      	ands	r2, r3
 8001a60:	2380      	movs	r3, #128	; 0x80
 8001a62:	021b      	lsls	r3, r3, #8
 8001a64:	429a      	cmp	r2, r3
 8001a66:	d101      	bne.n	8001a6c <ADC_Enable+0x44>
 8001a68:	2301      	movs	r3, #1
 8001a6a:	e000      	b.n	8001a6e <ADC_Enable+0x46>
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d152      	bne.n	8001b18 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	689b      	ldr	r3, [r3, #8]
 8001a78:	4a2a      	ldr	r2, [pc, #168]	; (8001b24 <ADC_Enable+0xfc>)
 8001a7a:	4013      	ands	r3, r2
 8001a7c:	d00d      	beq.n	8001a9a <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a82:	2210      	movs	r2, #16
 8001a84:	431a      	orrs	r2, r3
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a8e:	2201      	movs	r2, #1
 8001a90:	431a      	orrs	r2, r3
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 8001a96:	2301      	movs	r3, #1
 8001a98:	e03f      	b.n	8001b1a <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	689a      	ldr	r2, [r3, #8]
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	2101      	movs	r1, #1
 8001aa6:	430a      	orrs	r2, r1
 8001aa8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001aaa:	4b1f      	ldr	r3, [pc, #124]	; (8001b28 <ADC_Enable+0x100>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	491f      	ldr	r1, [pc, #124]	; (8001b2c <ADC_Enable+0x104>)
 8001ab0:	0018      	movs	r0, r3
 8001ab2:	f7fe fb3b 	bl	800012c <__udivsi3>
 8001ab6:	0003      	movs	r3, r0
 8001ab8:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001aba:	e002      	b.n	8001ac2 <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 8001abc:	68bb      	ldr	r3, [r7, #8]
 8001abe:	3b01      	subs	r3, #1
 8001ac0:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001ac2:	68bb      	ldr	r3, [r7, #8]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d1f9      	bne.n	8001abc <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8001ac8:	f7ff fbd8 	bl	800127c <HAL_GetTick>
 8001acc:	0003      	movs	r3, r0
 8001ace:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001ad0:	e01b      	b.n	8001b0a <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001ad2:	f7ff fbd3 	bl	800127c <HAL_GetTick>
 8001ad6:	0002      	movs	r2, r0
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	1ad3      	subs	r3, r2, r3
 8001adc:	2b02      	cmp	r3, #2
 8001ade:	d914      	bls.n	8001b0a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	4013      	ands	r3, r2
 8001aea:	2b01      	cmp	r3, #1
 8001aec:	d00d      	beq.n	8001b0a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001af2:	2210      	movs	r2, #16
 8001af4:	431a      	orrs	r2, r3
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001afe:	2201      	movs	r2, #1
 8001b00:	431a      	orrs	r2, r3
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8001b06:	2301      	movs	r3, #1
 8001b08:	e007      	b.n	8001b1a <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	2201      	movs	r2, #1
 8001b12:	4013      	ands	r3, r2
 8001b14:	2b01      	cmp	r3, #1
 8001b16:	d1dc      	bne.n	8001ad2 <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001b18:	2300      	movs	r3, #0
}
 8001b1a:	0018      	movs	r0, r3
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	b004      	add	sp, #16
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	46c0      	nop			; (mov r8, r8)
 8001b24:	80000017 	.word	0x80000017
 8001b28:	20000004 	.word	0x20000004
 8001b2c:	000f4240 	.word	0x000f4240

08001b30 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b084      	sub	sp, #16
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b3c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b42:	2250      	movs	r2, #80	; 0x50
 8001b44:	4013      	ands	r3, r2
 8001b46:	d140      	bne.n	8001bca <ADC_DMAConvCplt+0x9a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b4c:	2280      	movs	r2, #128	; 0x80
 8001b4e:	0092      	lsls	r2, r2, #2
 8001b50:	431a      	orrs	r2, r3
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	68da      	ldr	r2, [r3, #12]
 8001b5c:	23c0      	movs	r3, #192	; 0xc0
 8001b5e:	011b      	lsls	r3, r3, #4
 8001b60:	4013      	ands	r3, r2
 8001b62:	d12d      	bne.n	8001bc0 <ADC_DMAConvCplt+0x90>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d129      	bne.n	8001bc0 <ADC_DMAConvCplt+0x90>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	2208      	movs	r2, #8
 8001b74:	4013      	ands	r3, r2
 8001b76:	2b08      	cmp	r3, #8
 8001b78:	d122      	bne.n	8001bc0 <ADC_DMAConvCplt+0x90>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	689b      	ldr	r3, [r3, #8]
 8001b80:	2204      	movs	r2, #4
 8001b82:	4013      	ands	r3, r2
 8001b84:	d110      	bne.n	8001ba8 <ADC_DMAConvCplt+0x78>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	685a      	ldr	r2, [r3, #4]
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	210c      	movs	r1, #12
 8001b92:	438a      	bics	r2, r1
 8001b94:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b9a:	4a11      	ldr	r2, [pc, #68]	; (8001be0 <ADC_DMAConvCplt+0xb0>)
 8001b9c:	4013      	ands	r3, r2
 8001b9e:	2201      	movs	r2, #1
 8001ba0:	431a      	orrs	r2, r3
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	639a      	str	r2, [r3, #56]	; 0x38
 8001ba6:	e00b      	b.n	8001bc0 <ADC_DMAConvCplt+0x90>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001bac:	2220      	movs	r2, #32
 8001bae:	431a      	orrs	r2, r3
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001bb8:	2201      	movs	r2, #1
 8001bba:	431a      	orrs	r2, r3
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	0018      	movs	r0, r3
 8001bc4:	f7ff fe02 	bl	80017cc <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 8001bc8:	e005      	b.n	8001bd6 <ADC_DMAConvCplt+0xa6>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bd0:	687a      	ldr	r2, [r7, #4]
 8001bd2:	0010      	movs	r0, r2
 8001bd4:	4798      	blx	r3
}
 8001bd6:	46c0      	nop			; (mov r8, r8)
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	b004      	add	sp, #16
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	46c0      	nop			; (mov r8, r8)
 8001be0:	fffffefe 	.word	0xfffffefe

08001be4 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b084      	sub	sp, #16
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bf0:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	0018      	movs	r0, r3
 8001bf6:	f7ff fdf1 	bl	80017dc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001bfa:	46c0      	nop			; (mov r8, r8)
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	b004      	add	sp, #16
 8001c00:	bd80      	pop	{r7, pc}

08001c02 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001c02:	b580      	push	{r7, lr}
 8001c04:	b084      	sub	sp, #16
 8001c06:	af00      	add	r7, sp, #0
 8001c08:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c0e:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c14:	2240      	movs	r2, #64	; 0x40
 8001c16:	431a      	orrs	r2, r3
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c20:	2204      	movs	r2, #4
 8001c22:	431a      	orrs	r2, r3
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	0018      	movs	r0, r3
 8001c2c:	f7ff fde6 	bl	80017fc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001c30:	46c0      	nop			; (mov r8, r8)
 8001c32:	46bd      	mov	sp, r7
 8001c34:	b004      	add	sp, #16
 8001c36:	bd80      	pop	{r7, pc}

08001c38 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b082      	sub	sp, #8
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	0002      	movs	r2, r0
 8001c40:	1dfb      	adds	r3, r7, #7
 8001c42:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001c44:	1dfb      	adds	r3, r7, #7
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	2b7f      	cmp	r3, #127	; 0x7f
 8001c4a:	d809      	bhi.n	8001c60 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c4c:	1dfb      	adds	r3, r7, #7
 8001c4e:	781b      	ldrb	r3, [r3, #0]
 8001c50:	001a      	movs	r2, r3
 8001c52:	231f      	movs	r3, #31
 8001c54:	401a      	ands	r2, r3
 8001c56:	4b04      	ldr	r3, [pc, #16]	; (8001c68 <__NVIC_EnableIRQ+0x30>)
 8001c58:	2101      	movs	r1, #1
 8001c5a:	4091      	lsls	r1, r2
 8001c5c:	000a      	movs	r2, r1
 8001c5e:	601a      	str	r2, [r3, #0]
  }
}
 8001c60:	46c0      	nop			; (mov r8, r8)
 8001c62:	46bd      	mov	sp, r7
 8001c64:	b002      	add	sp, #8
 8001c66:	bd80      	pop	{r7, pc}
 8001c68:	e000e100 	.word	0xe000e100

08001c6c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c6c:	b590      	push	{r4, r7, lr}
 8001c6e:	b083      	sub	sp, #12
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	0002      	movs	r2, r0
 8001c74:	6039      	str	r1, [r7, #0]
 8001c76:	1dfb      	adds	r3, r7, #7
 8001c78:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001c7a:	1dfb      	adds	r3, r7, #7
 8001c7c:	781b      	ldrb	r3, [r3, #0]
 8001c7e:	2b7f      	cmp	r3, #127	; 0x7f
 8001c80:	d828      	bhi.n	8001cd4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001c82:	4a2f      	ldr	r2, [pc, #188]	; (8001d40 <__NVIC_SetPriority+0xd4>)
 8001c84:	1dfb      	adds	r3, r7, #7
 8001c86:	781b      	ldrb	r3, [r3, #0]
 8001c88:	b25b      	sxtb	r3, r3
 8001c8a:	089b      	lsrs	r3, r3, #2
 8001c8c:	33c0      	adds	r3, #192	; 0xc0
 8001c8e:	009b      	lsls	r3, r3, #2
 8001c90:	589b      	ldr	r3, [r3, r2]
 8001c92:	1dfa      	adds	r2, r7, #7
 8001c94:	7812      	ldrb	r2, [r2, #0]
 8001c96:	0011      	movs	r1, r2
 8001c98:	2203      	movs	r2, #3
 8001c9a:	400a      	ands	r2, r1
 8001c9c:	00d2      	lsls	r2, r2, #3
 8001c9e:	21ff      	movs	r1, #255	; 0xff
 8001ca0:	4091      	lsls	r1, r2
 8001ca2:	000a      	movs	r2, r1
 8001ca4:	43d2      	mvns	r2, r2
 8001ca6:	401a      	ands	r2, r3
 8001ca8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	019b      	lsls	r3, r3, #6
 8001cae:	22ff      	movs	r2, #255	; 0xff
 8001cb0:	401a      	ands	r2, r3
 8001cb2:	1dfb      	adds	r3, r7, #7
 8001cb4:	781b      	ldrb	r3, [r3, #0]
 8001cb6:	0018      	movs	r0, r3
 8001cb8:	2303      	movs	r3, #3
 8001cba:	4003      	ands	r3, r0
 8001cbc:	00db      	lsls	r3, r3, #3
 8001cbe:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001cc0:	481f      	ldr	r0, [pc, #124]	; (8001d40 <__NVIC_SetPriority+0xd4>)
 8001cc2:	1dfb      	adds	r3, r7, #7
 8001cc4:	781b      	ldrb	r3, [r3, #0]
 8001cc6:	b25b      	sxtb	r3, r3
 8001cc8:	089b      	lsrs	r3, r3, #2
 8001cca:	430a      	orrs	r2, r1
 8001ccc:	33c0      	adds	r3, #192	; 0xc0
 8001cce:	009b      	lsls	r3, r3, #2
 8001cd0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001cd2:	e031      	b.n	8001d38 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001cd4:	4a1b      	ldr	r2, [pc, #108]	; (8001d44 <__NVIC_SetPriority+0xd8>)
 8001cd6:	1dfb      	adds	r3, r7, #7
 8001cd8:	781b      	ldrb	r3, [r3, #0]
 8001cda:	0019      	movs	r1, r3
 8001cdc:	230f      	movs	r3, #15
 8001cde:	400b      	ands	r3, r1
 8001ce0:	3b08      	subs	r3, #8
 8001ce2:	089b      	lsrs	r3, r3, #2
 8001ce4:	3306      	adds	r3, #6
 8001ce6:	009b      	lsls	r3, r3, #2
 8001ce8:	18d3      	adds	r3, r2, r3
 8001cea:	3304      	adds	r3, #4
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	1dfa      	adds	r2, r7, #7
 8001cf0:	7812      	ldrb	r2, [r2, #0]
 8001cf2:	0011      	movs	r1, r2
 8001cf4:	2203      	movs	r2, #3
 8001cf6:	400a      	ands	r2, r1
 8001cf8:	00d2      	lsls	r2, r2, #3
 8001cfa:	21ff      	movs	r1, #255	; 0xff
 8001cfc:	4091      	lsls	r1, r2
 8001cfe:	000a      	movs	r2, r1
 8001d00:	43d2      	mvns	r2, r2
 8001d02:	401a      	ands	r2, r3
 8001d04:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	019b      	lsls	r3, r3, #6
 8001d0a:	22ff      	movs	r2, #255	; 0xff
 8001d0c:	401a      	ands	r2, r3
 8001d0e:	1dfb      	adds	r3, r7, #7
 8001d10:	781b      	ldrb	r3, [r3, #0]
 8001d12:	0018      	movs	r0, r3
 8001d14:	2303      	movs	r3, #3
 8001d16:	4003      	ands	r3, r0
 8001d18:	00db      	lsls	r3, r3, #3
 8001d1a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001d1c:	4809      	ldr	r0, [pc, #36]	; (8001d44 <__NVIC_SetPriority+0xd8>)
 8001d1e:	1dfb      	adds	r3, r7, #7
 8001d20:	781b      	ldrb	r3, [r3, #0]
 8001d22:	001c      	movs	r4, r3
 8001d24:	230f      	movs	r3, #15
 8001d26:	4023      	ands	r3, r4
 8001d28:	3b08      	subs	r3, #8
 8001d2a:	089b      	lsrs	r3, r3, #2
 8001d2c:	430a      	orrs	r2, r1
 8001d2e:	3306      	adds	r3, #6
 8001d30:	009b      	lsls	r3, r3, #2
 8001d32:	18c3      	adds	r3, r0, r3
 8001d34:	3304      	adds	r3, #4
 8001d36:	601a      	str	r2, [r3, #0]
}
 8001d38:	46c0      	nop			; (mov r8, r8)
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	b003      	add	sp, #12
 8001d3e:	bd90      	pop	{r4, r7, pc}
 8001d40:	e000e100 	.word	0xe000e100
 8001d44:	e000ed00 	.word	0xe000ed00

08001d48 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b082      	sub	sp, #8
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	1e5a      	subs	r2, r3, #1
 8001d54:	2380      	movs	r3, #128	; 0x80
 8001d56:	045b      	lsls	r3, r3, #17
 8001d58:	429a      	cmp	r2, r3
 8001d5a:	d301      	bcc.n	8001d60 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d5c:	2301      	movs	r3, #1
 8001d5e:	e010      	b.n	8001d82 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d60:	4b0a      	ldr	r3, [pc, #40]	; (8001d8c <SysTick_Config+0x44>)
 8001d62:	687a      	ldr	r2, [r7, #4]
 8001d64:	3a01      	subs	r2, #1
 8001d66:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d68:	2301      	movs	r3, #1
 8001d6a:	425b      	negs	r3, r3
 8001d6c:	2103      	movs	r1, #3
 8001d6e:	0018      	movs	r0, r3
 8001d70:	f7ff ff7c 	bl	8001c6c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d74:	4b05      	ldr	r3, [pc, #20]	; (8001d8c <SysTick_Config+0x44>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d7a:	4b04      	ldr	r3, [pc, #16]	; (8001d8c <SysTick_Config+0x44>)
 8001d7c:	2207      	movs	r2, #7
 8001d7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d80:	2300      	movs	r3, #0
}
 8001d82:	0018      	movs	r0, r3
 8001d84:	46bd      	mov	sp, r7
 8001d86:	b002      	add	sp, #8
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	46c0      	nop			; (mov r8, r8)
 8001d8c:	e000e010 	.word	0xe000e010

08001d90 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b084      	sub	sp, #16
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	60b9      	str	r1, [r7, #8]
 8001d98:	607a      	str	r2, [r7, #4]
 8001d9a:	210f      	movs	r1, #15
 8001d9c:	187b      	adds	r3, r7, r1
 8001d9e:	1c02      	adds	r2, r0, #0
 8001da0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001da2:	68ba      	ldr	r2, [r7, #8]
 8001da4:	187b      	adds	r3, r7, r1
 8001da6:	781b      	ldrb	r3, [r3, #0]
 8001da8:	b25b      	sxtb	r3, r3
 8001daa:	0011      	movs	r1, r2
 8001dac:	0018      	movs	r0, r3
 8001dae:	f7ff ff5d 	bl	8001c6c <__NVIC_SetPriority>
}
 8001db2:	46c0      	nop			; (mov r8, r8)
 8001db4:	46bd      	mov	sp, r7
 8001db6:	b004      	add	sp, #16
 8001db8:	bd80      	pop	{r7, pc}

08001dba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001dba:	b580      	push	{r7, lr}
 8001dbc:	b082      	sub	sp, #8
 8001dbe:	af00      	add	r7, sp, #0
 8001dc0:	0002      	movs	r2, r0
 8001dc2:	1dfb      	adds	r3, r7, #7
 8001dc4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001dc6:	1dfb      	adds	r3, r7, #7
 8001dc8:	781b      	ldrb	r3, [r3, #0]
 8001dca:	b25b      	sxtb	r3, r3
 8001dcc:	0018      	movs	r0, r3
 8001dce:	f7ff ff33 	bl	8001c38 <__NVIC_EnableIRQ>
}
 8001dd2:	46c0      	nop			; (mov r8, r8)
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	b002      	add	sp, #8
 8001dd8:	bd80      	pop	{r7, pc}

08001dda <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001dda:	b580      	push	{r7, lr}
 8001ddc:	b082      	sub	sp, #8
 8001dde:	af00      	add	r7, sp, #0
 8001de0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	0018      	movs	r0, r3
 8001de6:	f7ff ffaf 	bl	8001d48 <SysTick_Config>
 8001dea:	0003      	movs	r3, r0
}
 8001dec:	0018      	movs	r0, r3
 8001dee:	46bd      	mov	sp, r7
 8001df0:	b002      	add	sp, #8
 8001df2:	bd80      	pop	{r7, pc}

08001df4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b084      	sub	sp, #16
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d101      	bne.n	8001e0a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001e06:	2301      	movs	r3, #1
 8001e08:	e036      	b.n	8001e78 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	2221      	movs	r2, #33	; 0x21
 8001e0e:	2102      	movs	r1, #2
 8001e10:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	4a18      	ldr	r2, [pc, #96]	; (8001e80 <HAL_DMA_Init+0x8c>)
 8001e1e:	4013      	ands	r3, r2
 8001e20:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001e2a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	68db      	ldr	r3, [r3, #12]
 8001e30:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e36:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	695b      	ldr	r3, [r3, #20]
 8001e3c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e42:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	69db      	ldr	r3, [r3, #28]
 8001e48:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001e4a:	68fa      	ldr	r2, [r7, #12]
 8001e4c:	4313      	orrs	r3, r2
 8001e4e:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	68fa      	ldr	r2, [r7, #12]
 8001e56:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	0018      	movs	r0, r3
 8001e5c:	f000 f9c4 	bl	80021e8 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2200      	movs	r2, #0
 8001e64:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2221      	movs	r2, #33	; 0x21
 8001e6a:	2101      	movs	r1, #1
 8001e6c:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2220      	movs	r2, #32
 8001e72:	2100      	movs	r1, #0
 8001e74:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8001e76:	2300      	movs	r3, #0
}  
 8001e78:	0018      	movs	r0, r3
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	b004      	add	sp, #16
 8001e7e:	bd80      	pop	{r7, pc}
 8001e80:	ffffc00f 	.word	0xffffc00f

08001e84 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b086      	sub	sp, #24
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	60f8      	str	r0, [r7, #12]
 8001e8c:	60b9      	str	r1, [r7, #8]
 8001e8e:	607a      	str	r2, [r7, #4]
 8001e90:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8001e92:	2317      	movs	r3, #23
 8001e94:	18fb      	adds	r3, r7, r3
 8001e96:	2200      	movs	r2, #0
 8001e98:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	2220      	movs	r2, #32
 8001e9e:	5c9b      	ldrb	r3, [r3, r2]
 8001ea0:	2b01      	cmp	r3, #1
 8001ea2:	d101      	bne.n	8001ea8 <HAL_DMA_Start_IT+0x24>
 8001ea4:	2302      	movs	r3, #2
 8001ea6:	e04f      	b.n	8001f48 <HAL_DMA_Start_IT+0xc4>
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	2220      	movs	r2, #32
 8001eac:	2101      	movs	r1, #1
 8001eae:	5499      	strb	r1, [r3, r2]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	2221      	movs	r2, #33	; 0x21
 8001eb4:	5c9b      	ldrb	r3, [r3, r2]
 8001eb6:	b2db      	uxtb	r3, r3
 8001eb8:	2b01      	cmp	r3, #1
 8001eba:	d13a      	bne.n	8001f32 <HAL_DMA_Start_IT+0xae>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	2221      	movs	r2, #33	; 0x21
 8001ec0:	2102      	movs	r1, #2
 8001ec2:	5499      	strb	r1, [r3, r2]
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	681a      	ldr	r2, [r3, #0]
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	2101      	movs	r1, #1
 8001ed6:	438a      	bics	r2, r1
 8001ed8:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	687a      	ldr	r2, [r7, #4]
 8001ede:	68b9      	ldr	r1, [r7, #8]
 8001ee0:	68f8      	ldr	r0, [r7, #12]
 8001ee2:	f000 f954 	bl	800218e <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d008      	beq.n	8001f00 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	681a      	ldr	r2, [r3, #0]
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	210e      	movs	r1, #14
 8001efa:	430a      	orrs	r2, r1
 8001efc:	601a      	str	r2, [r3, #0]
 8001efe:	e00f      	b.n	8001f20 <HAL_DMA_Start_IT+0x9c>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	681a      	ldr	r2, [r3, #0]
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	210a      	movs	r1, #10
 8001f0c:	430a      	orrs	r2, r1
 8001f0e:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	681a      	ldr	r2, [r3, #0]
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	2104      	movs	r1, #4
 8001f1c:	438a      	bics	r2, r1
 8001f1e:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	681a      	ldr	r2, [r3, #0]
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	2101      	movs	r1, #1
 8001f2c:	430a      	orrs	r2, r1
 8001f2e:	601a      	str	r2, [r3, #0]
 8001f30:	e007      	b.n	8001f42 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	2220      	movs	r2, #32
 8001f36:	2100      	movs	r1, #0
 8001f38:	5499      	strb	r1, [r3, r2]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8001f3a:	2317      	movs	r3, #23
 8001f3c:	18fb      	adds	r3, r7, r3
 8001f3e:	2202      	movs	r2, #2
 8001f40:	701a      	strb	r2, [r3, #0]
  }     
  
  return status;    
 8001f42:	2317      	movs	r3, #23
 8001f44:	18fb      	adds	r3, r7, r3
 8001f46:	781b      	ldrb	r3, [r3, #0]
} 
 8001f48:	0018      	movs	r0, r3
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	b006      	add	sp, #24
 8001f4e:	bd80      	pop	{r7, pc}

08001f50 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b082      	sub	sp, #8
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2221      	movs	r2, #33	; 0x21
 8001f5c:	5c9b      	ldrb	r3, [r3, r2]
 8001f5e:	b2db      	uxtb	r3, r3
 8001f60:	2b02      	cmp	r3, #2
 8001f62:	d008      	beq.n	8001f76 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2204      	movs	r2, #4
 8001f68:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	2220      	movs	r2, #32
 8001f6e:	2100      	movs	r1, #0
 8001f70:	5499      	strb	r1, [r3, r2]
    
    return HAL_ERROR;
 8001f72:	2301      	movs	r3, #1
 8001f74:	e020      	b.n	8001fb8 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	681a      	ldr	r2, [r3, #0]
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	210e      	movs	r1, #14
 8001f82:	438a      	bics	r2, r1
 8001f84:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	681a      	ldr	r2, [r3, #0]
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	2101      	movs	r1, #1
 8001f92:	438a      	bics	r2, r1
 8001f94:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f9e:	2101      	movs	r1, #1
 8001fa0:	4091      	lsls	r1, r2
 8001fa2:	000a      	movs	r2, r1
 8001fa4:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	2221      	movs	r2, #33	; 0x21
 8001faa:	2101      	movs	r1, #1
 8001fac:	5499      	strb	r1, [r3, r2]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2220      	movs	r2, #32
 8001fb2:	2100      	movs	r1, #0
 8001fb4:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8001fb6:	2300      	movs	r3, #0
}
 8001fb8:	0018      	movs	r0, r3
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	b002      	add	sp, #8
 8001fbe:	bd80      	pop	{r7, pc}

08001fc0 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b084      	sub	sp, #16
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001fc8:	210f      	movs	r1, #15
 8001fca:	187b      	adds	r3, r7, r1
 8001fcc:	2200      	movs	r2, #0
 8001fce:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2221      	movs	r2, #33	; 0x21
 8001fd4:	5c9b      	ldrb	r3, [r3, r2]
 8001fd6:	b2db      	uxtb	r3, r3
 8001fd8:	2b02      	cmp	r3, #2
 8001fda:	d006      	beq.n	8001fea <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	2204      	movs	r2, #4
 8001fe0:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001fe2:	187b      	adds	r3, r7, r1
 8001fe4:	2201      	movs	r2, #1
 8001fe6:	701a      	strb	r2, [r3, #0]
 8001fe8:	e028      	b.n	800203c <HAL_DMA_Abort_IT+0x7c>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	681a      	ldr	r2, [r3, #0]
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	210e      	movs	r1, #14
 8001ff6:	438a      	bics	r2, r1
 8001ff8:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	681a      	ldr	r2, [r3, #0]
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	2101      	movs	r1, #1
 8002006:	438a      	bics	r2, r1
 8002008:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002012:	2101      	movs	r1, #1
 8002014:	4091      	lsls	r1, r2
 8002016:	000a      	movs	r2, r1
 8002018:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	2221      	movs	r2, #33	; 0x21
 800201e:	2101      	movs	r1, #1
 8002020:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2220      	movs	r2, #32
 8002026:	2100      	movs	r1, #0
 8002028:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800202e:	2b00      	cmp	r3, #0
 8002030:	d004      	beq.n	800203c <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002036:	687a      	ldr	r2, [r7, #4]
 8002038:	0010      	movs	r0, r2
 800203a:	4798      	blx	r3
    } 
  }
  return status;
 800203c:	230f      	movs	r3, #15
 800203e:	18fb      	adds	r3, r7, r3
 8002040:	781b      	ldrb	r3, [r3, #0]
}
 8002042:	0018      	movs	r0, r3
 8002044:	46bd      	mov	sp, r7
 8002046:	b004      	add	sp, #16
 8002048:	bd80      	pop	{r7, pc}

0800204a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800204a:	b580      	push	{r7, lr}
 800204c:	b084      	sub	sp, #16
 800204e:	af00      	add	r7, sp, #0
 8002050:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002066:	2204      	movs	r2, #4
 8002068:	409a      	lsls	r2, r3
 800206a:	0013      	movs	r3, r2
 800206c:	68fa      	ldr	r2, [r7, #12]
 800206e:	4013      	ands	r3, r2
 8002070:	d024      	beq.n	80020bc <HAL_DMA_IRQHandler+0x72>
 8002072:	68bb      	ldr	r3, [r7, #8]
 8002074:	2204      	movs	r2, #4
 8002076:	4013      	ands	r3, r2
 8002078:	d020      	beq.n	80020bc <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	2220      	movs	r2, #32
 8002082:	4013      	ands	r3, r2
 8002084:	d107      	bne.n	8002096 <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	681a      	ldr	r2, [r3, #0]
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	2104      	movs	r1, #4
 8002092:	438a      	bics	r2, r1
 8002094:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800209e:	2104      	movs	r1, #4
 80020a0:	4091      	lsls	r1, r2
 80020a2:	000a      	movs	r2, r1
 80020a4:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d100      	bne.n	80020b0 <HAL_DMA_IRQHandler+0x66>
 80020ae:	e06a      	b.n	8002186 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020b4:	687a      	ldr	r2, [r7, #4]
 80020b6:	0010      	movs	r0, r2
 80020b8:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 80020ba:	e064      	b.n	8002186 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020c0:	2202      	movs	r2, #2
 80020c2:	409a      	lsls	r2, r3
 80020c4:	0013      	movs	r3, r2
 80020c6:	68fa      	ldr	r2, [r7, #12]
 80020c8:	4013      	ands	r3, r2
 80020ca:	d02b      	beq.n	8002124 <HAL_DMA_IRQHandler+0xda>
 80020cc:	68bb      	ldr	r3, [r7, #8]
 80020ce:	2202      	movs	r2, #2
 80020d0:	4013      	ands	r3, r2
 80020d2:	d027      	beq.n	8002124 <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	2220      	movs	r2, #32
 80020dc:	4013      	ands	r3, r2
 80020de:	d10b      	bne.n	80020f8 <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	681a      	ldr	r2, [r3, #0]
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	210a      	movs	r1, #10
 80020ec:	438a      	bics	r2, r1
 80020ee:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	2221      	movs	r2, #33	; 0x21
 80020f4:	2101      	movs	r1, #1
 80020f6:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002100:	2102      	movs	r1, #2
 8002102:	4091      	lsls	r1, r2
 8002104:	000a      	movs	r2, r1
 8002106:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2220      	movs	r2, #32
 800210c:	2100      	movs	r1, #0
 800210e:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002114:	2b00      	cmp	r3, #0
 8002116:	d036      	beq.n	8002186 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800211c:	687a      	ldr	r2, [r7, #4]
 800211e:	0010      	movs	r0, r2
 8002120:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8002122:	e030      	b.n	8002186 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002128:	2208      	movs	r2, #8
 800212a:	409a      	lsls	r2, r3
 800212c:	0013      	movs	r3, r2
 800212e:	68fa      	ldr	r2, [r7, #12]
 8002130:	4013      	ands	r3, r2
 8002132:	d028      	beq.n	8002186 <HAL_DMA_IRQHandler+0x13c>
 8002134:	68bb      	ldr	r3, [r7, #8]
 8002136:	2208      	movs	r2, #8
 8002138:	4013      	ands	r3, r2
 800213a:	d024      	beq.n	8002186 <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	681a      	ldr	r2, [r3, #0]
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	210e      	movs	r1, #14
 8002148:	438a      	bics	r2, r1
 800214a:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002154:	2101      	movs	r1, #1
 8002156:	4091      	lsls	r1, r2
 8002158:	000a      	movs	r2, r1
 800215a:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2201      	movs	r2, #1
 8002160:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2221      	movs	r2, #33	; 0x21
 8002166:	2101      	movs	r1, #1
 8002168:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	2220      	movs	r2, #32
 800216e:	2100      	movs	r1, #0
 8002170:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002176:	2b00      	cmp	r3, #0
 8002178:	d005      	beq.n	8002186 <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800217e:	687a      	ldr	r2, [r7, #4]
 8002180:	0010      	movs	r0, r2
 8002182:	4798      	blx	r3
    }
   }
}  
 8002184:	e7ff      	b.n	8002186 <HAL_DMA_IRQHandler+0x13c>
 8002186:	46c0      	nop			; (mov r8, r8)
 8002188:	46bd      	mov	sp, r7
 800218a:	b004      	add	sp, #16
 800218c:	bd80      	pop	{r7, pc}

0800218e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800218e:	b580      	push	{r7, lr}
 8002190:	b084      	sub	sp, #16
 8002192:	af00      	add	r7, sp, #0
 8002194:	60f8      	str	r0, [r7, #12]
 8002196:	60b9      	str	r1, [r7, #8]
 8002198:	607a      	str	r2, [r7, #4]
 800219a:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021a4:	2101      	movs	r1, #1
 80021a6:	4091      	lsls	r1, r2
 80021a8:	000a      	movs	r2, r1
 80021aa:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	683a      	ldr	r2, [r7, #0]
 80021b2:	605a      	str	r2, [r3, #4]
  
  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	2b10      	cmp	r3, #16
 80021ba:	d108      	bne.n	80021ce <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	687a      	ldr	r2, [r7, #4]
 80021c2:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	68ba      	ldr	r2, [r7, #8]
 80021ca:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80021cc:	e007      	b.n	80021de <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	68ba      	ldr	r2, [r7, #8]
 80021d4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	687a      	ldr	r2, [r7, #4]
 80021dc:	60da      	str	r2, [r3, #12]
}
 80021de:	46c0      	nop			; (mov r8, r8)
 80021e0:	46bd      	mov	sp, r7
 80021e2:	b004      	add	sp, #16
 80021e4:	bd80      	pop	{r7, pc}
	...

080021e8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b082      	sub	sp, #8
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	4a08      	ldr	r2, [pc, #32]	; (8002218 <DMA_CalcBaseAndBitshift+0x30>)
 80021f6:	4694      	mov	ip, r2
 80021f8:	4463      	add	r3, ip
 80021fa:	2114      	movs	r1, #20
 80021fc:	0018      	movs	r0, r3
 80021fe:	f7fd ff95 	bl	800012c <__udivsi3>
 8002202:	0003      	movs	r3, r0
 8002204:	009a      	lsls	r2, r3, #2
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	4a03      	ldr	r2, [pc, #12]	; (800221c <DMA_CalcBaseAndBitshift+0x34>)
 800220e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8002210:	46c0      	nop			; (mov r8, r8)
 8002212:	46bd      	mov	sp, r7
 8002214:	b002      	add	sp, #8
 8002216:	bd80      	pop	{r7, pc}
 8002218:	bffdfff8 	.word	0xbffdfff8
 800221c:	40020000 	.word	0x40020000

08002220 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b086      	sub	sp, #24
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
 8002228:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800222a:	2300      	movs	r3, #0
 800222c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800222e:	e149      	b.n	80024c4 <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	2101      	movs	r1, #1
 8002236:	697a      	ldr	r2, [r7, #20]
 8002238:	4091      	lsls	r1, r2
 800223a:	000a      	movs	r2, r1
 800223c:	4013      	ands	r3, r2
 800223e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	2b00      	cmp	r3, #0
 8002244:	d100      	bne.n	8002248 <HAL_GPIO_Init+0x28>
 8002246:	e13a      	b.n	80024be <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	2203      	movs	r2, #3
 800224e:	4013      	ands	r3, r2
 8002250:	2b01      	cmp	r3, #1
 8002252:	d005      	beq.n	8002260 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	2203      	movs	r2, #3
 800225a:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800225c:	2b02      	cmp	r3, #2
 800225e:	d130      	bne.n	80022c2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	689b      	ldr	r3, [r3, #8]
 8002264:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002266:	697b      	ldr	r3, [r7, #20]
 8002268:	005b      	lsls	r3, r3, #1
 800226a:	2203      	movs	r2, #3
 800226c:	409a      	lsls	r2, r3
 800226e:	0013      	movs	r3, r2
 8002270:	43da      	mvns	r2, r3
 8002272:	693b      	ldr	r3, [r7, #16]
 8002274:	4013      	ands	r3, r2
 8002276:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	68da      	ldr	r2, [r3, #12]
 800227c:	697b      	ldr	r3, [r7, #20]
 800227e:	005b      	lsls	r3, r3, #1
 8002280:	409a      	lsls	r2, r3
 8002282:	0013      	movs	r3, r2
 8002284:	693a      	ldr	r2, [r7, #16]
 8002286:	4313      	orrs	r3, r2
 8002288:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	693a      	ldr	r2, [r7, #16]
 800228e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002296:	2201      	movs	r2, #1
 8002298:	697b      	ldr	r3, [r7, #20]
 800229a:	409a      	lsls	r2, r3
 800229c:	0013      	movs	r3, r2
 800229e:	43da      	mvns	r2, r3
 80022a0:	693b      	ldr	r3, [r7, #16]
 80022a2:	4013      	ands	r3, r2
 80022a4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	091b      	lsrs	r3, r3, #4
 80022ac:	2201      	movs	r2, #1
 80022ae:	401a      	ands	r2, r3
 80022b0:	697b      	ldr	r3, [r7, #20]
 80022b2:	409a      	lsls	r2, r3
 80022b4:	0013      	movs	r3, r2
 80022b6:	693a      	ldr	r2, [r7, #16]
 80022b8:	4313      	orrs	r3, r2
 80022ba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	693a      	ldr	r2, [r7, #16]
 80022c0:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	2203      	movs	r2, #3
 80022c8:	4013      	ands	r3, r2
 80022ca:	2b03      	cmp	r3, #3
 80022cc:	d017      	beq.n	80022fe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	68db      	ldr	r3, [r3, #12]
 80022d2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80022d4:	697b      	ldr	r3, [r7, #20]
 80022d6:	005b      	lsls	r3, r3, #1
 80022d8:	2203      	movs	r2, #3
 80022da:	409a      	lsls	r2, r3
 80022dc:	0013      	movs	r3, r2
 80022de:	43da      	mvns	r2, r3
 80022e0:	693b      	ldr	r3, [r7, #16]
 80022e2:	4013      	ands	r3, r2
 80022e4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	689a      	ldr	r2, [r3, #8]
 80022ea:	697b      	ldr	r3, [r7, #20]
 80022ec:	005b      	lsls	r3, r3, #1
 80022ee:	409a      	lsls	r2, r3
 80022f0:	0013      	movs	r3, r2
 80022f2:	693a      	ldr	r2, [r7, #16]
 80022f4:	4313      	orrs	r3, r2
 80022f6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	693a      	ldr	r2, [r7, #16]
 80022fc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	2203      	movs	r2, #3
 8002304:	4013      	ands	r3, r2
 8002306:	2b02      	cmp	r3, #2
 8002308:	d123      	bne.n	8002352 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800230a:	697b      	ldr	r3, [r7, #20]
 800230c:	08da      	lsrs	r2, r3, #3
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	3208      	adds	r2, #8
 8002312:	0092      	lsls	r2, r2, #2
 8002314:	58d3      	ldr	r3, [r2, r3]
 8002316:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002318:	697b      	ldr	r3, [r7, #20]
 800231a:	2207      	movs	r2, #7
 800231c:	4013      	ands	r3, r2
 800231e:	009b      	lsls	r3, r3, #2
 8002320:	220f      	movs	r2, #15
 8002322:	409a      	lsls	r2, r3
 8002324:	0013      	movs	r3, r2
 8002326:	43da      	mvns	r2, r3
 8002328:	693b      	ldr	r3, [r7, #16]
 800232a:	4013      	ands	r3, r2
 800232c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	691a      	ldr	r2, [r3, #16]
 8002332:	697b      	ldr	r3, [r7, #20]
 8002334:	2107      	movs	r1, #7
 8002336:	400b      	ands	r3, r1
 8002338:	009b      	lsls	r3, r3, #2
 800233a:	409a      	lsls	r2, r3
 800233c:	0013      	movs	r3, r2
 800233e:	693a      	ldr	r2, [r7, #16]
 8002340:	4313      	orrs	r3, r2
 8002342:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002344:	697b      	ldr	r3, [r7, #20]
 8002346:	08da      	lsrs	r2, r3, #3
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	3208      	adds	r2, #8
 800234c:	0092      	lsls	r2, r2, #2
 800234e:	6939      	ldr	r1, [r7, #16]
 8002350:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002358:	697b      	ldr	r3, [r7, #20]
 800235a:	005b      	lsls	r3, r3, #1
 800235c:	2203      	movs	r2, #3
 800235e:	409a      	lsls	r2, r3
 8002360:	0013      	movs	r3, r2
 8002362:	43da      	mvns	r2, r3
 8002364:	693b      	ldr	r3, [r7, #16]
 8002366:	4013      	ands	r3, r2
 8002368:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	2203      	movs	r2, #3
 8002370:	401a      	ands	r2, r3
 8002372:	697b      	ldr	r3, [r7, #20]
 8002374:	005b      	lsls	r3, r3, #1
 8002376:	409a      	lsls	r2, r3
 8002378:	0013      	movs	r3, r2
 800237a:	693a      	ldr	r2, [r7, #16]
 800237c:	4313      	orrs	r3, r2
 800237e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	693a      	ldr	r2, [r7, #16]
 8002384:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	685a      	ldr	r2, [r3, #4]
 800238a:	23c0      	movs	r3, #192	; 0xc0
 800238c:	029b      	lsls	r3, r3, #10
 800238e:	4013      	ands	r3, r2
 8002390:	d100      	bne.n	8002394 <HAL_GPIO_Init+0x174>
 8002392:	e094      	b.n	80024be <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002394:	4b51      	ldr	r3, [pc, #324]	; (80024dc <HAL_GPIO_Init+0x2bc>)
 8002396:	699a      	ldr	r2, [r3, #24]
 8002398:	4b50      	ldr	r3, [pc, #320]	; (80024dc <HAL_GPIO_Init+0x2bc>)
 800239a:	2101      	movs	r1, #1
 800239c:	430a      	orrs	r2, r1
 800239e:	619a      	str	r2, [r3, #24]
 80023a0:	4b4e      	ldr	r3, [pc, #312]	; (80024dc <HAL_GPIO_Init+0x2bc>)
 80023a2:	699b      	ldr	r3, [r3, #24]
 80023a4:	2201      	movs	r2, #1
 80023a6:	4013      	ands	r3, r2
 80023a8:	60bb      	str	r3, [r7, #8]
 80023aa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80023ac:	4a4c      	ldr	r2, [pc, #304]	; (80024e0 <HAL_GPIO_Init+0x2c0>)
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	089b      	lsrs	r3, r3, #2
 80023b2:	3302      	adds	r3, #2
 80023b4:	009b      	lsls	r3, r3, #2
 80023b6:	589b      	ldr	r3, [r3, r2]
 80023b8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80023ba:	697b      	ldr	r3, [r7, #20]
 80023bc:	2203      	movs	r2, #3
 80023be:	4013      	ands	r3, r2
 80023c0:	009b      	lsls	r3, r3, #2
 80023c2:	220f      	movs	r2, #15
 80023c4:	409a      	lsls	r2, r3
 80023c6:	0013      	movs	r3, r2
 80023c8:	43da      	mvns	r2, r3
 80023ca:	693b      	ldr	r3, [r7, #16]
 80023cc:	4013      	ands	r3, r2
 80023ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80023d0:	687a      	ldr	r2, [r7, #4]
 80023d2:	2390      	movs	r3, #144	; 0x90
 80023d4:	05db      	lsls	r3, r3, #23
 80023d6:	429a      	cmp	r2, r3
 80023d8:	d00d      	beq.n	80023f6 <HAL_GPIO_Init+0x1d6>
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	4a41      	ldr	r2, [pc, #260]	; (80024e4 <HAL_GPIO_Init+0x2c4>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d007      	beq.n	80023f2 <HAL_GPIO_Init+0x1d2>
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	4a40      	ldr	r2, [pc, #256]	; (80024e8 <HAL_GPIO_Init+0x2c8>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d101      	bne.n	80023ee <HAL_GPIO_Init+0x1ce>
 80023ea:	2302      	movs	r3, #2
 80023ec:	e004      	b.n	80023f8 <HAL_GPIO_Init+0x1d8>
 80023ee:	2305      	movs	r3, #5
 80023f0:	e002      	b.n	80023f8 <HAL_GPIO_Init+0x1d8>
 80023f2:	2301      	movs	r3, #1
 80023f4:	e000      	b.n	80023f8 <HAL_GPIO_Init+0x1d8>
 80023f6:	2300      	movs	r3, #0
 80023f8:	697a      	ldr	r2, [r7, #20]
 80023fa:	2103      	movs	r1, #3
 80023fc:	400a      	ands	r2, r1
 80023fe:	0092      	lsls	r2, r2, #2
 8002400:	4093      	lsls	r3, r2
 8002402:	693a      	ldr	r2, [r7, #16]
 8002404:	4313      	orrs	r3, r2
 8002406:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002408:	4935      	ldr	r1, [pc, #212]	; (80024e0 <HAL_GPIO_Init+0x2c0>)
 800240a:	697b      	ldr	r3, [r7, #20]
 800240c:	089b      	lsrs	r3, r3, #2
 800240e:	3302      	adds	r3, #2
 8002410:	009b      	lsls	r3, r3, #2
 8002412:	693a      	ldr	r2, [r7, #16]
 8002414:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002416:	4b35      	ldr	r3, [pc, #212]	; (80024ec <HAL_GPIO_Init+0x2cc>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	43da      	mvns	r2, r3
 8002420:	693b      	ldr	r3, [r7, #16]
 8002422:	4013      	ands	r3, r2
 8002424:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	685a      	ldr	r2, [r3, #4]
 800242a:	2380      	movs	r3, #128	; 0x80
 800242c:	025b      	lsls	r3, r3, #9
 800242e:	4013      	ands	r3, r2
 8002430:	d003      	beq.n	800243a <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8002432:	693a      	ldr	r2, [r7, #16]
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	4313      	orrs	r3, r2
 8002438:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800243a:	4b2c      	ldr	r3, [pc, #176]	; (80024ec <HAL_GPIO_Init+0x2cc>)
 800243c:	693a      	ldr	r2, [r7, #16]
 800243e:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8002440:	4b2a      	ldr	r3, [pc, #168]	; (80024ec <HAL_GPIO_Init+0x2cc>)
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	43da      	mvns	r2, r3
 800244a:	693b      	ldr	r3, [r7, #16]
 800244c:	4013      	ands	r3, r2
 800244e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	685a      	ldr	r2, [r3, #4]
 8002454:	2380      	movs	r3, #128	; 0x80
 8002456:	029b      	lsls	r3, r3, #10
 8002458:	4013      	ands	r3, r2
 800245a:	d003      	beq.n	8002464 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 800245c:	693a      	ldr	r2, [r7, #16]
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	4313      	orrs	r3, r2
 8002462:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002464:	4b21      	ldr	r3, [pc, #132]	; (80024ec <HAL_GPIO_Init+0x2cc>)
 8002466:	693a      	ldr	r2, [r7, #16]
 8002468:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800246a:	4b20      	ldr	r3, [pc, #128]	; (80024ec <HAL_GPIO_Init+0x2cc>)
 800246c:	689b      	ldr	r3, [r3, #8]
 800246e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	43da      	mvns	r2, r3
 8002474:	693b      	ldr	r3, [r7, #16]
 8002476:	4013      	ands	r3, r2
 8002478:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	685a      	ldr	r2, [r3, #4]
 800247e:	2380      	movs	r3, #128	; 0x80
 8002480:	035b      	lsls	r3, r3, #13
 8002482:	4013      	ands	r3, r2
 8002484:	d003      	beq.n	800248e <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8002486:	693a      	ldr	r2, [r7, #16]
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	4313      	orrs	r3, r2
 800248c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800248e:	4b17      	ldr	r3, [pc, #92]	; (80024ec <HAL_GPIO_Init+0x2cc>)
 8002490:	693a      	ldr	r2, [r7, #16]
 8002492:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002494:	4b15      	ldr	r3, [pc, #84]	; (80024ec <HAL_GPIO_Init+0x2cc>)
 8002496:	68db      	ldr	r3, [r3, #12]
 8002498:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	43da      	mvns	r2, r3
 800249e:	693b      	ldr	r3, [r7, #16]
 80024a0:	4013      	ands	r3, r2
 80024a2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	685a      	ldr	r2, [r3, #4]
 80024a8:	2380      	movs	r3, #128	; 0x80
 80024aa:	039b      	lsls	r3, r3, #14
 80024ac:	4013      	ands	r3, r2
 80024ae:	d003      	beq.n	80024b8 <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 80024b0:	693a      	ldr	r2, [r7, #16]
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	4313      	orrs	r3, r2
 80024b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80024b8:	4b0c      	ldr	r3, [pc, #48]	; (80024ec <HAL_GPIO_Init+0x2cc>)
 80024ba:	693a      	ldr	r2, [r7, #16]
 80024bc:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 80024be:	697b      	ldr	r3, [r7, #20]
 80024c0:	3301      	adds	r3, #1
 80024c2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	681a      	ldr	r2, [r3, #0]
 80024c8:	697b      	ldr	r3, [r7, #20]
 80024ca:	40da      	lsrs	r2, r3
 80024cc:	1e13      	subs	r3, r2, #0
 80024ce:	d000      	beq.n	80024d2 <HAL_GPIO_Init+0x2b2>
 80024d0:	e6ae      	b.n	8002230 <HAL_GPIO_Init+0x10>
  } 
}
 80024d2:	46c0      	nop			; (mov r8, r8)
 80024d4:	46c0      	nop			; (mov r8, r8)
 80024d6:	46bd      	mov	sp, r7
 80024d8:	b006      	add	sp, #24
 80024da:	bd80      	pop	{r7, pc}
 80024dc:	40021000 	.word	0x40021000
 80024e0:	40010000 	.word	0x40010000
 80024e4:	48000400 	.word	0x48000400
 80024e8:	48000800 	.word	0x48000800
 80024ec:	40010400 	.word	0x40010400

080024f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b082      	sub	sp, #8
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
 80024f8:	0008      	movs	r0, r1
 80024fa:	0011      	movs	r1, r2
 80024fc:	1cbb      	adds	r3, r7, #2
 80024fe:	1c02      	adds	r2, r0, #0
 8002500:	801a      	strh	r2, [r3, #0]
 8002502:	1c7b      	adds	r3, r7, #1
 8002504:	1c0a      	adds	r2, r1, #0
 8002506:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002508:	1c7b      	adds	r3, r7, #1
 800250a:	781b      	ldrb	r3, [r3, #0]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d004      	beq.n	800251a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002510:	1cbb      	adds	r3, r7, #2
 8002512:	881a      	ldrh	r2, [r3, #0]
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002518:	e003      	b.n	8002522 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800251a:	1cbb      	adds	r3, r7, #2
 800251c:	881a      	ldrh	r2, [r3, #0]
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002522:	46c0      	nop			; (mov r8, r8)
 8002524:	46bd      	mov	sp, r7
 8002526:	b002      	add	sp, #8
 8002528:	bd80      	pop	{r7, pc}
	...

0800252c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b082      	sub	sp, #8
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d101      	bne.n	800253e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800253a:	2301      	movs	r3, #1
 800253c:	e082      	b.n	8002644 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	2241      	movs	r2, #65	; 0x41
 8002542:	5c9b      	ldrb	r3, [r3, r2]
 8002544:	b2db      	uxtb	r3, r3
 8002546:	2b00      	cmp	r3, #0
 8002548:	d107      	bne.n	800255a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	2240      	movs	r2, #64	; 0x40
 800254e:	2100      	movs	r1, #0
 8002550:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	0018      	movs	r0, r3
 8002556:	f7fe fc17 	bl	8000d88 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	2241      	movs	r2, #65	; 0x41
 800255e:	2124      	movs	r1, #36	; 0x24
 8002560:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	681a      	ldr	r2, [r3, #0]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	2101      	movs	r1, #1
 800256e:	438a      	bics	r2, r1
 8002570:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	685a      	ldr	r2, [r3, #4]
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	4934      	ldr	r1, [pc, #208]	; (800264c <HAL_I2C_Init+0x120>)
 800257c:	400a      	ands	r2, r1
 800257e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	689a      	ldr	r2, [r3, #8]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4931      	ldr	r1, [pc, #196]	; (8002650 <HAL_I2C_Init+0x124>)
 800258c:	400a      	ands	r2, r1
 800258e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	68db      	ldr	r3, [r3, #12]
 8002594:	2b01      	cmp	r3, #1
 8002596:	d108      	bne.n	80025aa <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	689a      	ldr	r2, [r3, #8]
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	2180      	movs	r1, #128	; 0x80
 80025a2:	0209      	lsls	r1, r1, #8
 80025a4:	430a      	orrs	r2, r1
 80025a6:	609a      	str	r2, [r3, #8]
 80025a8:	e007      	b.n	80025ba <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	689a      	ldr	r2, [r3, #8]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	2184      	movs	r1, #132	; 0x84
 80025b4:	0209      	lsls	r1, r1, #8
 80025b6:	430a      	orrs	r2, r1
 80025b8:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	68db      	ldr	r3, [r3, #12]
 80025be:	2b02      	cmp	r3, #2
 80025c0:	d104      	bne.n	80025cc <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	2280      	movs	r2, #128	; 0x80
 80025c8:	0112      	lsls	r2, r2, #4
 80025ca:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	685a      	ldr	r2, [r3, #4]
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	491f      	ldr	r1, [pc, #124]	; (8002654 <HAL_I2C_Init+0x128>)
 80025d8:	430a      	orrs	r2, r1
 80025da:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	68da      	ldr	r2, [r3, #12]
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	491a      	ldr	r1, [pc, #104]	; (8002650 <HAL_I2C_Init+0x124>)
 80025e8:	400a      	ands	r2, r1
 80025ea:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	691a      	ldr	r2, [r3, #16]
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	695b      	ldr	r3, [r3, #20]
 80025f4:	431a      	orrs	r2, r3
 80025f6:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	699b      	ldr	r3, [r3, #24]
 80025fc:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	430a      	orrs	r2, r1
 8002604:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	69d9      	ldr	r1, [r3, #28]
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6a1a      	ldr	r2, [r3, #32]
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	430a      	orrs	r2, r1
 8002614:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	681a      	ldr	r2, [r3, #0]
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	2101      	movs	r1, #1
 8002622:	430a      	orrs	r2, r1
 8002624:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2200      	movs	r2, #0
 800262a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2241      	movs	r2, #65	; 0x41
 8002630:	2120      	movs	r1, #32
 8002632:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2200      	movs	r2, #0
 8002638:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	2242      	movs	r2, #66	; 0x42
 800263e:	2100      	movs	r1, #0
 8002640:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002642:	2300      	movs	r3, #0
}
 8002644:	0018      	movs	r0, r3
 8002646:	46bd      	mov	sp, r7
 8002648:	b002      	add	sp, #8
 800264a:	bd80      	pop	{r7, pc}
 800264c:	f0ffffff 	.word	0xf0ffffff
 8002650:	ffff7fff 	.word	0xffff7fff
 8002654:	02008000 	.word	0x02008000

08002658 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002658:	b590      	push	{r4, r7, lr}
 800265a:	b089      	sub	sp, #36	; 0x24
 800265c:	af02      	add	r7, sp, #8
 800265e:	60f8      	str	r0, [r7, #12]
 8002660:	0008      	movs	r0, r1
 8002662:	607a      	str	r2, [r7, #4]
 8002664:	0019      	movs	r1, r3
 8002666:	230a      	movs	r3, #10
 8002668:	18fb      	adds	r3, r7, r3
 800266a:	1c02      	adds	r2, r0, #0
 800266c:	801a      	strh	r2, [r3, #0]
 800266e:	2308      	movs	r3, #8
 8002670:	18fb      	adds	r3, r7, r3
 8002672:	1c0a      	adds	r2, r1, #0
 8002674:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	2241      	movs	r2, #65	; 0x41
 800267a:	5c9b      	ldrb	r3, [r3, r2]
 800267c:	b2db      	uxtb	r3, r3
 800267e:	2b20      	cmp	r3, #32
 8002680:	d000      	beq.n	8002684 <HAL_I2C_Master_Transmit+0x2c>
 8002682:	e0e7      	b.n	8002854 <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	2240      	movs	r2, #64	; 0x40
 8002688:	5c9b      	ldrb	r3, [r3, r2]
 800268a:	2b01      	cmp	r3, #1
 800268c:	d101      	bne.n	8002692 <HAL_I2C_Master_Transmit+0x3a>
 800268e:	2302      	movs	r3, #2
 8002690:	e0e1      	b.n	8002856 <HAL_I2C_Master_Transmit+0x1fe>
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	2240      	movs	r2, #64	; 0x40
 8002696:	2101      	movs	r1, #1
 8002698:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800269a:	f7fe fdef 	bl	800127c <HAL_GetTick>
 800269e:	0003      	movs	r3, r0
 80026a0:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80026a2:	2380      	movs	r3, #128	; 0x80
 80026a4:	0219      	lsls	r1, r3, #8
 80026a6:	68f8      	ldr	r0, [r7, #12]
 80026a8:	697b      	ldr	r3, [r7, #20]
 80026aa:	9300      	str	r3, [sp, #0]
 80026ac:	2319      	movs	r3, #25
 80026ae:	2201      	movs	r2, #1
 80026b0:	f000 f8fc 	bl	80028ac <I2C_WaitOnFlagUntilTimeout>
 80026b4:	1e03      	subs	r3, r0, #0
 80026b6:	d001      	beq.n	80026bc <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 80026b8:	2301      	movs	r3, #1
 80026ba:	e0cc      	b.n	8002856 <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	2241      	movs	r2, #65	; 0x41
 80026c0:	2121      	movs	r1, #33	; 0x21
 80026c2:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	2242      	movs	r2, #66	; 0x42
 80026c8:	2110      	movs	r1, #16
 80026ca:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	2200      	movs	r2, #0
 80026d0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	687a      	ldr	r2, [r7, #4]
 80026d6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	2208      	movs	r2, #8
 80026dc:	18ba      	adds	r2, r7, r2
 80026de:	8812      	ldrh	r2, [r2, #0]
 80026e0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	2200      	movs	r2, #0
 80026e6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026ec:	b29b      	uxth	r3, r3
 80026ee:	2bff      	cmp	r3, #255	; 0xff
 80026f0:	d911      	bls.n	8002716 <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	22ff      	movs	r2, #255	; 0xff
 80026f6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026fc:	b2da      	uxtb	r2, r3
 80026fe:	2380      	movs	r3, #128	; 0x80
 8002700:	045c      	lsls	r4, r3, #17
 8002702:	230a      	movs	r3, #10
 8002704:	18fb      	adds	r3, r7, r3
 8002706:	8819      	ldrh	r1, [r3, #0]
 8002708:	68f8      	ldr	r0, [r7, #12]
 800270a:	4b55      	ldr	r3, [pc, #340]	; (8002860 <HAL_I2C_Master_Transmit+0x208>)
 800270c:	9300      	str	r3, [sp, #0]
 800270e:	0023      	movs	r3, r4
 8002710:	f000 fa00 	bl	8002b14 <I2C_TransferConfig>
 8002714:	e075      	b.n	8002802 <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800271a:	b29a      	uxth	r2, r3
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002724:	b2da      	uxtb	r2, r3
 8002726:	2380      	movs	r3, #128	; 0x80
 8002728:	049c      	lsls	r4, r3, #18
 800272a:	230a      	movs	r3, #10
 800272c:	18fb      	adds	r3, r7, r3
 800272e:	8819      	ldrh	r1, [r3, #0]
 8002730:	68f8      	ldr	r0, [r7, #12]
 8002732:	4b4b      	ldr	r3, [pc, #300]	; (8002860 <HAL_I2C_Master_Transmit+0x208>)
 8002734:	9300      	str	r3, [sp, #0]
 8002736:	0023      	movs	r3, r4
 8002738:	f000 f9ec 	bl	8002b14 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800273c:	e061      	b.n	8002802 <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800273e:	697a      	ldr	r2, [r7, #20]
 8002740:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	0018      	movs	r0, r3
 8002746:	f000 f8f0 	bl	800292a <I2C_WaitOnTXISFlagUntilTimeout>
 800274a:	1e03      	subs	r3, r0, #0
 800274c:	d001      	beq.n	8002752 <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 800274e:	2301      	movs	r3, #1
 8002750:	e081      	b.n	8002856 <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002756:	781a      	ldrb	r2, [r3, #0]
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002762:	1c5a      	adds	r2, r3, #1
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800276c:	b29b      	uxth	r3, r3
 800276e:	3b01      	subs	r3, #1
 8002770:	b29a      	uxth	r2, r3
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800277a:	3b01      	subs	r3, #1
 800277c:	b29a      	uxth	r2, r3
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002786:	b29b      	uxth	r3, r3
 8002788:	2b00      	cmp	r3, #0
 800278a:	d03a      	beq.n	8002802 <HAL_I2C_Master_Transmit+0x1aa>
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002790:	2b00      	cmp	r3, #0
 8002792:	d136      	bne.n	8002802 <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002794:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002796:	68f8      	ldr	r0, [r7, #12]
 8002798:	697b      	ldr	r3, [r7, #20]
 800279a:	9300      	str	r3, [sp, #0]
 800279c:	0013      	movs	r3, r2
 800279e:	2200      	movs	r2, #0
 80027a0:	2180      	movs	r1, #128	; 0x80
 80027a2:	f000 f883 	bl	80028ac <I2C_WaitOnFlagUntilTimeout>
 80027a6:	1e03      	subs	r3, r0, #0
 80027a8:	d001      	beq.n	80027ae <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 80027aa:	2301      	movs	r3, #1
 80027ac:	e053      	b.n	8002856 <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027b2:	b29b      	uxth	r3, r3
 80027b4:	2bff      	cmp	r3, #255	; 0xff
 80027b6:	d911      	bls.n	80027dc <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	22ff      	movs	r2, #255	; 0xff
 80027bc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027c2:	b2da      	uxtb	r2, r3
 80027c4:	2380      	movs	r3, #128	; 0x80
 80027c6:	045c      	lsls	r4, r3, #17
 80027c8:	230a      	movs	r3, #10
 80027ca:	18fb      	adds	r3, r7, r3
 80027cc:	8819      	ldrh	r1, [r3, #0]
 80027ce:	68f8      	ldr	r0, [r7, #12]
 80027d0:	2300      	movs	r3, #0
 80027d2:	9300      	str	r3, [sp, #0]
 80027d4:	0023      	movs	r3, r4
 80027d6:	f000 f99d 	bl	8002b14 <I2C_TransferConfig>
 80027da:	e012      	b.n	8002802 <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027e0:	b29a      	uxth	r2, r3
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027ea:	b2da      	uxtb	r2, r3
 80027ec:	2380      	movs	r3, #128	; 0x80
 80027ee:	049c      	lsls	r4, r3, #18
 80027f0:	230a      	movs	r3, #10
 80027f2:	18fb      	adds	r3, r7, r3
 80027f4:	8819      	ldrh	r1, [r3, #0]
 80027f6:	68f8      	ldr	r0, [r7, #12]
 80027f8:	2300      	movs	r3, #0
 80027fa:	9300      	str	r3, [sp, #0]
 80027fc:	0023      	movs	r3, r4
 80027fe:	f000 f989 	bl	8002b14 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002806:	b29b      	uxth	r3, r3
 8002808:	2b00      	cmp	r3, #0
 800280a:	d198      	bne.n	800273e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800280c:	697a      	ldr	r2, [r7, #20]
 800280e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	0018      	movs	r0, r3
 8002814:	f000 f8c8 	bl	80029a8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002818:	1e03      	subs	r3, r0, #0
 800281a:	d001      	beq.n	8002820 <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 800281c:	2301      	movs	r3, #1
 800281e:	e01a      	b.n	8002856 <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	2220      	movs	r2, #32
 8002826:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	685a      	ldr	r2, [r3, #4]
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	490c      	ldr	r1, [pc, #48]	; (8002864 <HAL_I2C_Master_Transmit+0x20c>)
 8002834:	400a      	ands	r2, r1
 8002836:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	2241      	movs	r2, #65	; 0x41
 800283c:	2120      	movs	r1, #32
 800283e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	2242      	movs	r2, #66	; 0x42
 8002844:	2100      	movs	r1, #0
 8002846:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	2240      	movs	r2, #64	; 0x40
 800284c:	2100      	movs	r1, #0
 800284e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002850:	2300      	movs	r3, #0
 8002852:	e000      	b.n	8002856 <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 8002854:	2302      	movs	r3, #2
  }
}
 8002856:	0018      	movs	r0, r3
 8002858:	46bd      	mov	sp, r7
 800285a:	b007      	add	sp, #28
 800285c:	bd90      	pop	{r4, r7, pc}
 800285e:	46c0      	nop			; (mov r8, r8)
 8002860:	80002000 	.word	0x80002000
 8002864:	fe00e800 	.word	0xfe00e800

08002868 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b082      	sub	sp, #8
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	699b      	ldr	r3, [r3, #24]
 8002876:	2202      	movs	r2, #2
 8002878:	4013      	ands	r3, r2
 800287a:	2b02      	cmp	r3, #2
 800287c:	d103      	bne.n	8002886 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	2200      	movs	r2, #0
 8002884:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	699b      	ldr	r3, [r3, #24]
 800288c:	2201      	movs	r2, #1
 800288e:	4013      	ands	r3, r2
 8002890:	2b01      	cmp	r3, #1
 8002892:	d007      	beq.n	80028a4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	699a      	ldr	r2, [r3, #24]
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	2101      	movs	r1, #1
 80028a0:	430a      	orrs	r2, r1
 80028a2:	619a      	str	r2, [r3, #24]
  }
}
 80028a4:	46c0      	nop			; (mov r8, r8)
 80028a6:	46bd      	mov	sp, r7
 80028a8:	b002      	add	sp, #8
 80028aa:	bd80      	pop	{r7, pc}

080028ac <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b084      	sub	sp, #16
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	60f8      	str	r0, [r7, #12]
 80028b4:	60b9      	str	r1, [r7, #8]
 80028b6:	603b      	str	r3, [r7, #0]
 80028b8:	1dfb      	adds	r3, r7, #7
 80028ba:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80028bc:	e021      	b.n	8002902 <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	3301      	adds	r3, #1
 80028c2:	d01e      	beq.n	8002902 <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028c4:	f7fe fcda 	bl	800127c <HAL_GetTick>
 80028c8:	0002      	movs	r2, r0
 80028ca:	69bb      	ldr	r3, [r7, #24]
 80028cc:	1ad3      	subs	r3, r2, r3
 80028ce:	683a      	ldr	r2, [r7, #0]
 80028d0:	429a      	cmp	r2, r3
 80028d2:	d302      	bcc.n	80028da <I2C_WaitOnFlagUntilTimeout+0x2e>
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d113      	bne.n	8002902 <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028de:	2220      	movs	r2, #32
 80028e0:	431a      	orrs	r2, r3
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	2241      	movs	r2, #65	; 0x41
 80028ea:	2120      	movs	r1, #32
 80028ec:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	2242      	movs	r2, #66	; 0x42
 80028f2:	2100      	movs	r1, #0
 80028f4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	2240      	movs	r2, #64	; 0x40
 80028fa:	2100      	movs	r1, #0
 80028fc:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 80028fe:	2301      	movs	r3, #1
 8002900:	e00f      	b.n	8002922 <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	699b      	ldr	r3, [r3, #24]
 8002908:	68ba      	ldr	r2, [r7, #8]
 800290a:	4013      	ands	r3, r2
 800290c:	68ba      	ldr	r2, [r7, #8]
 800290e:	1ad3      	subs	r3, r2, r3
 8002910:	425a      	negs	r2, r3
 8002912:	4153      	adcs	r3, r2
 8002914:	b2db      	uxtb	r3, r3
 8002916:	001a      	movs	r2, r3
 8002918:	1dfb      	adds	r3, r7, #7
 800291a:	781b      	ldrb	r3, [r3, #0]
 800291c:	429a      	cmp	r2, r3
 800291e:	d0ce      	beq.n	80028be <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002920:	2300      	movs	r3, #0
}
 8002922:	0018      	movs	r0, r3
 8002924:	46bd      	mov	sp, r7
 8002926:	b004      	add	sp, #16
 8002928:	bd80      	pop	{r7, pc}

0800292a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800292a:	b580      	push	{r7, lr}
 800292c:	b084      	sub	sp, #16
 800292e:	af00      	add	r7, sp, #0
 8002930:	60f8      	str	r0, [r7, #12]
 8002932:	60b9      	str	r1, [r7, #8]
 8002934:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002936:	e02b      	b.n	8002990 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002938:	687a      	ldr	r2, [r7, #4]
 800293a:	68b9      	ldr	r1, [r7, #8]
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	0018      	movs	r0, r3
 8002940:	f000 f86e 	bl	8002a20 <I2C_IsAcknowledgeFailed>
 8002944:	1e03      	subs	r3, r0, #0
 8002946:	d001      	beq.n	800294c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002948:	2301      	movs	r3, #1
 800294a:	e029      	b.n	80029a0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800294c:	68bb      	ldr	r3, [r7, #8]
 800294e:	3301      	adds	r3, #1
 8002950:	d01e      	beq.n	8002990 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002952:	f7fe fc93 	bl	800127c <HAL_GetTick>
 8002956:	0002      	movs	r2, r0
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	1ad3      	subs	r3, r2, r3
 800295c:	68ba      	ldr	r2, [r7, #8]
 800295e:	429a      	cmp	r2, r3
 8002960:	d302      	bcc.n	8002968 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8002962:	68bb      	ldr	r3, [r7, #8]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d113      	bne.n	8002990 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800296c:	2220      	movs	r2, #32
 800296e:	431a      	orrs	r2, r3
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	2241      	movs	r2, #65	; 0x41
 8002978:	2120      	movs	r1, #32
 800297a:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	2242      	movs	r2, #66	; 0x42
 8002980:	2100      	movs	r1, #0
 8002982:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	2240      	movs	r2, #64	; 0x40
 8002988:	2100      	movs	r1, #0
 800298a:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800298c:	2301      	movs	r3, #1
 800298e:	e007      	b.n	80029a0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	699b      	ldr	r3, [r3, #24]
 8002996:	2202      	movs	r2, #2
 8002998:	4013      	ands	r3, r2
 800299a:	2b02      	cmp	r3, #2
 800299c:	d1cc      	bne.n	8002938 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800299e:	2300      	movs	r3, #0
}
 80029a0:	0018      	movs	r0, r3
 80029a2:	46bd      	mov	sp, r7
 80029a4:	b004      	add	sp, #16
 80029a6:	bd80      	pop	{r7, pc}

080029a8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b084      	sub	sp, #16
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	60f8      	str	r0, [r7, #12]
 80029b0:	60b9      	str	r1, [r7, #8]
 80029b2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80029b4:	e028      	b.n	8002a08 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80029b6:	687a      	ldr	r2, [r7, #4]
 80029b8:	68b9      	ldr	r1, [r7, #8]
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	0018      	movs	r0, r3
 80029be:	f000 f82f 	bl	8002a20 <I2C_IsAcknowledgeFailed>
 80029c2:	1e03      	subs	r3, r0, #0
 80029c4:	d001      	beq.n	80029ca <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80029c6:	2301      	movs	r3, #1
 80029c8:	e026      	b.n	8002a18 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029ca:	f7fe fc57 	bl	800127c <HAL_GetTick>
 80029ce:	0002      	movs	r2, r0
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	1ad3      	subs	r3, r2, r3
 80029d4:	68ba      	ldr	r2, [r7, #8]
 80029d6:	429a      	cmp	r2, r3
 80029d8:	d302      	bcc.n	80029e0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80029da:	68bb      	ldr	r3, [r7, #8]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d113      	bne.n	8002a08 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029e4:	2220      	movs	r2, #32
 80029e6:	431a      	orrs	r2, r3
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	2241      	movs	r2, #65	; 0x41
 80029f0:	2120      	movs	r1, #32
 80029f2:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	2242      	movs	r2, #66	; 0x42
 80029f8:	2100      	movs	r1, #0
 80029fa:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	2240      	movs	r2, #64	; 0x40
 8002a00:	2100      	movs	r1, #0
 8002a02:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8002a04:	2301      	movs	r3, #1
 8002a06:	e007      	b.n	8002a18 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	699b      	ldr	r3, [r3, #24]
 8002a0e:	2220      	movs	r2, #32
 8002a10:	4013      	ands	r3, r2
 8002a12:	2b20      	cmp	r3, #32
 8002a14:	d1cf      	bne.n	80029b6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002a16:	2300      	movs	r3, #0
}
 8002a18:	0018      	movs	r0, r3
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	b004      	add	sp, #16
 8002a1e:	bd80      	pop	{r7, pc}

08002a20 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b084      	sub	sp, #16
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	60f8      	str	r0, [r7, #12]
 8002a28:	60b9      	str	r1, [r7, #8]
 8002a2a:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	699b      	ldr	r3, [r3, #24]
 8002a32:	2210      	movs	r2, #16
 8002a34:	4013      	ands	r3, r2
 8002a36:	2b10      	cmp	r3, #16
 8002a38:	d164      	bne.n	8002b04 <I2C_IsAcknowledgeFailed+0xe4>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	685a      	ldr	r2, [r3, #4]
 8002a40:	2380      	movs	r3, #128	; 0x80
 8002a42:	049b      	lsls	r3, r3, #18
 8002a44:	401a      	ands	r2, r3
 8002a46:	2380      	movs	r3, #128	; 0x80
 8002a48:	049b      	lsls	r3, r3, #18
 8002a4a:	429a      	cmp	r2, r3
 8002a4c:	d02b      	beq.n	8002aa6 <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	685a      	ldr	r2, [r3, #4]
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	2180      	movs	r1, #128	; 0x80
 8002a5a:	01c9      	lsls	r1, r1, #7
 8002a5c:	430a      	orrs	r2, r1
 8002a5e:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002a60:	e021      	b.n	8002aa6 <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002a62:	68bb      	ldr	r3, [r7, #8]
 8002a64:	3301      	adds	r3, #1
 8002a66:	d01e      	beq.n	8002aa6 <I2C_IsAcknowledgeFailed+0x86>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a68:	f7fe fc08 	bl	800127c <HAL_GetTick>
 8002a6c:	0002      	movs	r2, r0
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	1ad3      	subs	r3, r2, r3
 8002a72:	68ba      	ldr	r2, [r7, #8]
 8002a74:	429a      	cmp	r2, r3
 8002a76:	d302      	bcc.n	8002a7e <I2C_IsAcknowledgeFailed+0x5e>
 8002a78:	68bb      	ldr	r3, [r7, #8]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d113      	bne.n	8002aa6 <I2C_IsAcknowledgeFailed+0x86>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a82:	2220      	movs	r2, #32
 8002a84:	431a      	orrs	r2, r3
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	2241      	movs	r2, #65	; 0x41
 8002a8e:	2120      	movs	r1, #32
 8002a90:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	2242      	movs	r2, #66	; 0x42
 8002a96:	2100      	movs	r1, #0
 8002a98:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	2240      	movs	r2, #64	; 0x40
 8002a9e:	2100      	movs	r1, #0
 8002aa0:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	e02f      	b.n	8002b06 <I2C_IsAcknowledgeFailed+0xe6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	699b      	ldr	r3, [r3, #24]
 8002aac:	2220      	movs	r2, #32
 8002aae:	4013      	ands	r3, r2
 8002ab0:	2b20      	cmp	r3, #32
 8002ab2:	d1d6      	bne.n	8002a62 <I2C_IsAcknowledgeFailed+0x42>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	2210      	movs	r2, #16
 8002aba:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	2220      	movs	r2, #32
 8002ac2:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	0018      	movs	r0, r3
 8002ac8:	f7ff fece 	bl	8002868 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	685a      	ldr	r2, [r3, #4]
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	490e      	ldr	r1, [pc, #56]	; (8002b10 <I2C_IsAcknowledgeFailed+0xf0>)
 8002ad8:	400a      	ands	r2, r1
 8002ada:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ae0:	2204      	movs	r2, #4
 8002ae2:	431a      	orrs	r2, r3
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	2241      	movs	r2, #65	; 0x41
 8002aec:	2120      	movs	r1, #32
 8002aee:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	2242      	movs	r2, #66	; 0x42
 8002af4:	2100      	movs	r1, #0
 8002af6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	2240      	movs	r2, #64	; 0x40
 8002afc:	2100      	movs	r1, #0
 8002afe:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8002b00:	2301      	movs	r3, #1
 8002b02:	e000      	b.n	8002b06 <I2C_IsAcknowledgeFailed+0xe6>
  }
  return HAL_OK;
 8002b04:	2300      	movs	r3, #0
}
 8002b06:	0018      	movs	r0, r3
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	b004      	add	sp, #16
 8002b0c:	bd80      	pop	{r7, pc}
 8002b0e:	46c0      	nop			; (mov r8, r8)
 8002b10:	fe00e800 	.word	0xfe00e800

08002b14 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002b14:	b590      	push	{r4, r7, lr}
 8002b16:	b085      	sub	sp, #20
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	60f8      	str	r0, [r7, #12]
 8002b1c:	0008      	movs	r0, r1
 8002b1e:	0011      	movs	r1, r2
 8002b20:	607b      	str	r3, [r7, #4]
 8002b22:	240a      	movs	r4, #10
 8002b24:	193b      	adds	r3, r7, r4
 8002b26:	1c02      	adds	r2, r0, #0
 8002b28:	801a      	strh	r2, [r3, #0]
 8002b2a:	2009      	movs	r0, #9
 8002b2c:	183b      	adds	r3, r7, r0
 8002b2e:	1c0a      	adds	r2, r1, #0
 8002b30:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	6a3a      	ldr	r2, [r7, #32]
 8002b3a:	0d51      	lsrs	r1, r2, #21
 8002b3c:	2280      	movs	r2, #128	; 0x80
 8002b3e:	00d2      	lsls	r2, r2, #3
 8002b40:	400a      	ands	r2, r1
 8002b42:	490e      	ldr	r1, [pc, #56]	; (8002b7c <I2C_TransferConfig+0x68>)
 8002b44:	430a      	orrs	r2, r1
 8002b46:	43d2      	mvns	r2, r2
 8002b48:	401a      	ands	r2, r3
 8002b4a:	0011      	movs	r1, r2
 8002b4c:	193b      	adds	r3, r7, r4
 8002b4e:	881b      	ldrh	r3, [r3, #0]
 8002b50:	059b      	lsls	r3, r3, #22
 8002b52:	0d9a      	lsrs	r2, r3, #22
 8002b54:	183b      	adds	r3, r7, r0
 8002b56:	781b      	ldrb	r3, [r3, #0]
 8002b58:	0418      	lsls	r0, r3, #16
 8002b5a:	23ff      	movs	r3, #255	; 0xff
 8002b5c:	041b      	lsls	r3, r3, #16
 8002b5e:	4003      	ands	r3, r0
 8002b60:	431a      	orrs	r2, r3
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	431a      	orrs	r2, r3
 8002b66:	6a3b      	ldr	r3, [r7, #32]
 8002b68:	431a      	orrs	r2, r3
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	430a      	orrs	r2, r1
 8002b70:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 8002b72:	46c0      	nop			; (mov r8, r8)
 8002b74:	46bd      	mov	sp, r7
 8002b76:	b005      	add	sp, #20
 8002b78:	bd90      	pop	{r4, r7, pc}
 8002b7a:	46c0      	nop			; (mov r8, r8)
 8002b7c:	03ff63ff 	.word	0x03ff63ff

08002b80 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b082      	sub	sp, #8
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
 8002b88:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2241      	movs	r2, #65	; 0x41
 8002b8e:	5c9b      	ldrb	r3, [r3, r2]
 8002b90:	b2db      	uxtb	r3, r3
 8002b92:	2b20      	cmp	r3, #32
 8002b94:	d138      	bne.n	8002c08 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2240      	movs	r2, #64	; 0x40
 8002b9a:	5c9b      	ldrb	r3, [r3, r2]
 8002b9c:	2b01      	cmp	r3, #1
 8002b9e:	d101      	bne.n	8002ba4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002ba0:	2302      	movs	r3, #2
 8002ba2:	e032      	b.n	8002c0a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2240      	movs	r2, #64	; 0x40
 8002ba8:	2101      	movs	r1, #1
 8002baa:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2241      	movs	r2, #65	; 0x41
 8002bb0:	2124      	movs	r1, #36	; 0x24
 8002bb2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	681a      	ldr	r2, [r3, #0]
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	2101      	movs	r1, #1
 8002bc0:	438a      	bics	r2, r1
 8002bc2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	681a      	ldr	r2, [r3, #0]
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	4911      	ldr	r1, [pc, #68]	; (8002c14 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8002bd0:	400a      	ands	r2, r1
 8002bd2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	6819      	ldr	r1, [r3, #0]
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	683a      	ldr	r2, [r7, #0]
 8002be0:	430a      	orrs	r2, r1
 8002be2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	681a      	ldr	r2, [r3, #0]
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	2101      	movs	r1, #1
 8002bf0:	430a      	orrs	r2, r1
 8002bf2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2241      	movs	r2, #65	; 0x41
 8002bf8:	2120      	movs	r1, #32
 8002bfa:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2240      	movs	r2, #64	; 0x40
 8002c00:	2100      	movs	r1, #0
 8002c02:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002c04:	2300      	movs	r3, #0
 8002c06:	e000      	b.n	8002c0a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002c08:	2302      	movs	r3, #2
  }
}
 8002c0a:	0018      	movs	r0, r3
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	b002      	add	sp, #8
 8002c10:	bd80      	pop	{r7, pc}
 8002c12:	46c0      	nop			; (mov r8, r8)
 8002c14:	ffffefff 	.word	0xffffefff

08002c18 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b084      	sub	sp, #16
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
 8002c20:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	2241      	movs	r2, #65	; 0x41
 8002c26:	5c9b      	ldrb	r3, [r3, r2]
 8002c28:	b2db      	uxtb	r3, r3
 8002c2a:	2b20      	cmp	r3, #32
 8002c2c:	d139      	bne.n	8002ca2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2240      	movs	r2, #64	; 0x40
 8002c32:	5c9b      	ldrb	r3, [r3, r2]
 8002c34:	2b01      	cmp	r3, #1
 8002c36:	d101      	bne.n	8002c3c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002c38:	2302      	movs	r3, #2
 8002c3a:	e033      	b.n	8002ca4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2240      	movs	r2, #64	; 0x40
 8002c40:	2101      	movs	r1, #1
 8002c42:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2241      	movs	r2, #65	; 0x41
 8002c48:	2124      	movs	r1, #36	; 0x24
 8002c4a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	681a      	ldr	r2, [r3, #0]
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	2101      	movs	r1, #1
 8002c58:	438a      	bics	r2, r1
 8002c5a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	4a11      	ldr	r2, [pc, #68]	; (8002cac <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8002c68:	4013      	ands	r3, r2
 8002c6a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	021b      	lsls	r3, r3, #8
 8002c70:	68fa      	ldr	r2, [r7, #12]
 8002c72:	4313      	orrs	r3, r2
 8002c74:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	68fa      	ldr	r2, [r7, #12]
 8002c7c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	681a      	ldr	r2, [r3, #0]
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	2101      	movs	r1, #1
 8002c8a:	430a      	orrs	r2, r1
 8002c8c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2241      	movs	r2, #65	; 0x41
 8002c92:	2120      	movs	r1, #32
 8002c94:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2240      	movs	r2, #64	; 0x40
 8002c9a:	2100      	movs	r1, #0
 8002c9c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	e000      	b.n	8002ca4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002ca2:	2302      	movs	r3, #2
  }
}
 8002ca4:	0018      	movs	r0, r3
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	b004      	add	sp, #16
 8002caa:	bd80      	pop	{r7, pc}
 8002cac:	fffff0ff 	.word	0xfffff0ff

08002cb0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b088      	sub	sp, #32
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d101      	bne.n	8002cc2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	e301      	b.n	80032c6 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	2201      	movs	r2, #1
 8002cc8:	4013      	ands	r3, r2
 8002cca:	d100      	bne.n	8002cce <HAL_RCC_OscConfig+0x1e>
 8002ccc:	e08d      	b.n	8002dea <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002cce:	4bc3      	ldr	r3, [pc, #780]	; (8002fdc <HAL_RCC_OscConfig+0x32c>)
 8002cd0:	685b      	ldr	r3, [r3, #4]
 8002cd2:	220c      	movs	r2, #12
 8002cd4:	4013      	ands	r3, r2
 8002cd6:	2b04      	cmp	r3, #4
 8002cd8:	d00e      	beq.n	8002cf8 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002cda:	4bc0      	ldr	r3, [pc, #768]	; (8002fdc <HAL_RCC_OscConfig+0x32c>)
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	220c      	movs	r2, #12
 8002ce0:	4013      	ands	r3, r2
 8002ce2:	2b08      	cmp	r3, #8
 8002ce4:	d116      	bne.n	8002d14 <HAL_RCC_OscConfig+0x64>
 8002ce6:	4bbd      	ldr	r3, [pc, #756]	; (8002fdc <HAL_RCC_OscConfig+0x32c>)
 8002ce8:	685a      	ldr	r2, [r3, #4]
 8002cea:	2380      	movs	r3, #128	; 0x80
 8002cec:	025b      	lsls	r3, r3, #9
 8002cee:	401a      	ands	r2, r3
 8002cf0:	2380      	movs	r3, #128	; 0x80
 8002cf2:	025b      	lsls	r3, r3, #9
 8002cf4:	429a      	cmp	r2, r3
 8002cf6:	d10d      	bne.n	8002d14 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cf8:	4bb8      	ldr	r3, [pc, #736]	; (8002fdc <HAL_RCC_OscConfig+0x32c>)
 8002cfa:	681a      	ldr	r2, [r3, #0]
 8002cfc:	2380      	movs	r3, #128	; 0x80
 8002cfe:	029b      	lsls	r3, r3, #10
 8002d00:	4013      	ands	r3, r2
 8002d02:	d100      	bne.n	8002d06 <HAL_RCC_OscConfig+0x56>
 8002d04:	e070      	b.n	8002de8 <HAL_RCC_OscConfig+0x138>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	685b      	ldr	r3, [r3, #4]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d000      	beq.n	8002d10 <HAL_RCC_OscConfig+0x60>
 8002d0e:	e06b      	b.n	8002de8 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8002d10:	2301      	movs	r3, #1
 8002d12:	e2d8      	b.n	80032c6 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	2b01      	cmp	r3, #1
 8002d1a:	d107      	bne.n	8002d2c <HAL_RCC_OscConfig+0x7c>
 8002d1c:	4baf      	ldr	r3, [pc, #700]	; (8002fdc <HAL_RCC_OscConfig+0x32c>)
 8002d1e:	681a      	ldr	r2, [r3, #0]
 8002d20:	4bae      	ldr	r3, [pc, #696]	; (8002fdc <HAL_RCC_OscConfig+0x32c>)
 8002d22:	2180      	movs	r1, #128	; 0x80
 8002d24:	0249      	lsls	r1, r1, #9
 8002d26:	430a      	orrs	r2, r1
 8002d28:	601a      	str	r2, [r3, #0]
 8002d2a:	e02f      	b.n	8002d8c <HAL_RCC_OscConfig+0xdc>
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d10c      	bne.n	8002d4e <HAL_RCC_OscConfig+0x9e>
 8002d34:	4ba9      	ldr	r3, [pc, #676]	; (8002fdc <HAL_RCC_OscConfig+0x32c>)
 8002d36:	681a      	ldr	r2, [r3, #0]
 8002d38:	4ba8      	ldr	r3, [pc, #672]	; (8002fdc <HAL_RCC_OscConfig+0x32c>)
 8002d3a:	49a9      	ldr	r1, [pc, #676]	; (8002fe0 <HAL_RCC_OscConfig+0x330>)
 8002d3c:	400a      	ands	r2, r1
 8002d3e:	601a      	str	r2, [r3, #0]
 8002d40:	4ba6      	ldr	r3, [pc, #664]	; (8002fdc <HAL_RCC_OscConfig+0x32c>)
 8002d42:	681a      	ldr	r2, [r3, #0]
 8002d44:	4ba5      	ldr	r3, [pc, #660]	; (8002fdc <HAL_RCC_OscConfig+0x32c>)
 8002d46:	49a7      	ldr	r1, [pc, #668]	; (8002fe4 <HAL_RCC_OscConfig+0x334>)
 8002d48:	400a      	ands	r2, r1
 8002d4a:	601a      	str	r2, [r3, #0]
 8002d4c:	e01e      	b.n	8002d8c <HAL_RCC_OscConfig+0xdc>
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	685b      	ldr	r3, [r3, #4]
 8002d52:	2b05      	cmp	r3, #5
 8002d54:	d10e      	bne.n	8002d74 <HAL_RCC_OscConfig+0xc4>
 8002d56:	4ba1      	ldr	r3, [pc, #644]	; (8002fdc <HAL_RCC_OscConfig+0x32c>)
 8002d58:	681a      	ldr	r2, [r3, #0]
 8002d5a:	4ba0      	ldr	r3, [pc, #640]	; (8002fdc <HAL_RCC_OscConfig+0x32c>)
 8002d5c:	2180      	movs	r1, #128	; 0x80
 8002d5e:	02c9      	lsls	r1, r1, #11
 8002d60:	430a      	orrs	r2, r1
 8002d62:	601a      	str	r2, [r3, #0]
 8002d64:	4b9d      	ldr	r3, [pc, #628]	; (8002fdc <HAL_RCC_OscConfig+0x32c>)
 8002d66:	681a      	ldr	r2, [r3, #0]
 8002d68:	4b9c      	ldr	r3, [pc, #624]	; (8002fdc <HAL_RCC_OscConfig+0x32c>)
 8002d6a:	2180      	movs	r1, #128	; 0x80
 8002d6c:	0249      	lsls	r1, r1, #9
 8002d6e:	430a      	orrs	r2, r1
 8002d70:	601a      	str	r2, [r3, #0]
 8002d72:	e00b      	b.n	8002d8c <HAL_RCC_OscConfig+0xdc>
 8002d74:	4b99      	ldr	r3, [pc, #612]	; (8002fdc <HAL_RCC_OscConfig+0x32c>)
 8002d76:	681a      	ldr	r2, [r3, #0]
 8002d78:	4b98      	ldr	r3, [pc, #608]	; (8002fdc <HAL_RCC_OscConfig+0x32c>)
 8002d7a:	4999      	ldr	r1, [pc, #612]	; (8002fe0 <HAL_RCC_OscConfig+0x330>)
 8002d7c:	400a      	ands	r2, r1
 8002d7e:	601a      	str	r2, [r3, #0]
 8002d80:	4b96      	ldr	r3, [pc, #600]	; (8002fdc <HAL_RCC_OscConfig+0x32c>)
 8002d82:	681a      	ldr	r2, [r3, #0]
 8002d84:	4b95      	ldr	r3, [pc, #596]	; (8002fdc <HAL_RCC_OscConfig+0x32c>)
 8002d86:	4997      	ldr	r1, [pc, #604]	; (8002fe4 <HAL_RCC_OscConfig+0x334>)
 8002d88:	400a      	ands	r2, r1
 8002d8a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d014      	beq.n	8002dbe <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d94:	f7fe fa72 	bl	800127c <HAL_GetTick>
 8002d98:	0003      	movs	r3, r0
 8002d9a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d9c:	e008      	b.n	8002db0 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d9e:	f7fe fa6d 	bl	800127c <HAL_GetTick>
 8002da2:	0002      	movs	r2, r0
 8002da4:	69bb      	ldr	r3, [r7, #24]
 8002da6:	1ad3      	subs	r3, r2, r3
 8002da8:	2b64      	cmp	r3, #100	; 0x64
 8002daa:	d901      	bls.n	8002db0 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8002dac:	2303      	movs	r3, #3
 8002dae:	e28a      	b.n	80032c6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002db0:	4b8a      	ldr	r3, [pc, #552]	; (8002fdc <HAL_RCC_OscConfig+0x32c>)
 8002db2:	681a      	ldr	r2, [r3, #0]
 8002db4:	2380      	movs	r3, #128	; 0x80
 8002db6:	029b      	lsls	r3, r3, #10
 8002db8:	4013      	ands	r3, r2
 8002dba:	d0f0      	beq.n	8002d9e <HAL_RCC_OscConfig+0xee>
 8002dbc:	e015      	b.n	8002dea <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dbe:	f7fe fa5d 	bl	800127c <HAL_GetTick>
 8002dc2:	0003      	movs	r3, r0
 8002dc4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002dc6:	e008      	b.n	8002dda <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002dc8:	f7fe fa58 	bl	800127c <HAL_GetTick>
 8002dcc:	0002      	movs	r2, r0
 8002dce:	69bb      	ldr	r3, [r7, #24]
 8002dd0:	1ad3      	subs	r3, r2, r3
 8002dd2:	2b64      	cmp	r3, #100	; 0x64
 8002dd4:	d901      	bls.n	8002dda <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8002dd6:	2303      	movs	r3, #3
 8002dd8:	e275      	b.n	80032c6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002dda:	4b80      	ldr	r3, [pc, #512]	; (8002fdc <HAL_RCC_OscConfig+0x32c>)
 8002ddc:	681a      	ldr	r2, [r3, #0]
 8002dde:	2380      	movs	r3, #128	; 0x80
 8002de0:	029b      	lsls	r3, r3, #10
 8002de2:	4013      	ands	r3, r2
 8002de4:	d1f0      	bne.n	8002dc8 <HAL_RCC_OscConfig+0x118>
 8002de6:	e000      	b.n	8002dea <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002de8:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	2202      	movs	r2, #2
 8002df0:	4013      	ands	r3, r2
 8002df2:	d100      	bne.n	8002df6 <HAL_RCC_OscConfig+0x146>
 8002df4:	e069      	b.n	8002eca <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002df6:	4b79      	ldr	r3, [pc, #484]	; (8002fdc <HAL_RCC_OscConfig+0x32c>)
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	220c      	movs	r2, #12
 8002dfc:	4013      	ands	r3, r2
 8002dfe:	d00b      	beq.n	8002e18 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002e00:	4b76      	ldr	r3, [pc, #472]	; (8002fdc <HAL_RCC_OscConfig+0x32c>)
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	220c      	movs	r2, #12
 8002e06:	4013      	ands	r3, r2
 8002e08:	2b08      	cmp	r3, #8
 8002e0a:	d11c      	bne.n	8002e46 <HAL_RCC_OscConfig+0x196>
 8002e0c:	4b73      	ldr	r3, [pc, #460]	; (8002fdc <HAL_RCC_OscConfig+0x32c>)
 8002e0e:	685a      	ldr	r2, [r3, #4]
 8002e10:	2380      	movs	r3, #128	; 0x80
 8002e12:	025b      	lsls	r3, r3, #9
 8002e14:	4013      	ands	r3, r2
 8002e16:	d116      	bne.n	8002e46 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e18:	4b70      	ldr	r3, [pc, #448]	; (8002fdc <HAL_RCC_OscConfig+0x32c>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	2202      	movs	r2, #2
 8002e1e:	4013      	ands	r3, r2
 8002e20:	d005      	beq.n	8002e2e <HAL_RCC_OscConfig+0x17e>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	68db      	ldr	r3, [r3, #12]
 8002e26:	2b01      	cmp	r3, #1
 8002e28:	d001      	beq.n	8002e2e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	e24b      	b.n	80032c6 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e2e:	4b6b      	ldr	r3, [pc, #428]	; (8002fdc <HAL_RCC_OscConfig+0x32c>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	22f8      	movs	r2, #248	; 0xf8
 8002e34:	4393      	bics	r3, r2
 8002e36:	0019      	movs	r1, r3
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	691b      	ldr	r3, [r3, #16]
 8002e3c:	00da      	lsls	r2, r3, #3
 8002e3e:	4b67      	ldr	r3, [pc, #412]	; (8002fdc <HAL_RCC_OscConfig+0x32c>)
 8002e40:	430a      	orrs	r2, r1
 8002e42:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e44:	e041      	b.n	8002eca <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	68db      	ldr	r3, [r3, #12]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d024      	beq.n	8002e98 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e4e:	4b63      	ldr	r3, [pc, #396]	; (8002fdc <HAL_RCC_OscConfig+0x32c>)
 8002e50:	681a      	ldr	r2, [r3, #0]
 8002e52:	4b62      	ldr	r3, [pc, #392]	; (8002fdc <HAL_RCC_OscConfig+0x32c>)
 8002e54:	2101      	movs	r1, #1
 8002e56:	430a      	orrs	r2, r1
 8002e58:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e5a:	f7fe fa0f 	bl	800127c <HAL_GetTick>
 8002e5e:	0003      	movs	r3, r0
 8002e60:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e62:	e008      	b.n	8002e76 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e64:	f7fe fa0a 	bl	800127c <HAL_GetTick>
 8002e68:	0002      	movs	r2, r0
 8002e6a:	69bb      	ldr	r3, [r7, #24]
 8002e6c:	1ad3      	subs	r3, r2, r3
 8002e6e:	2b02      	cmp	r3, #2
 8002e70:	d901      	bls.n	8002e76 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8002e72:	2303      	movs	r3, #3
 8002e74:	e227      	b.n	80032c6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e76:	4b59      	ldr	r3, [pc, #356]	; (8002fdc <HAL_RCC_OscConfig+0x32c>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	2202      	movs	r2, #2
 8002e7c:	4013      	ands	r3, r2
 8002e7e:	d0f1      	beq.n	8002e64 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e80:	4b56      	ldr	r3, [pc, #344]	; (8002fdc <HAL_RCC_OscConfig+0x32c>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	22f8      	movs	r2, #248	; 0xf8
 8002e86:	4393      	bics	r3, r2
 8002e88:	0019      	movs	r1, r3
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	691b      	ldr	r3, [r3, #16]
 8002e8e:	00da      	lsls	r2, r3, #3
 8002e90:	4b52      	ldr	r3, [pc, #328]	; (8002fdc <HAL_RCC_OscConfig+0x32c>)
 8002e92:	430a      	orrs	r2, r1
 8002e94:	601a      	str	r2, [r3, #0]
 8002e96:	e018      	b.n	8002eca <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e98:	4b50      	ldr	r3, [pc, #320]	; (8002fdc <HAL_RCC_OscConfig+0x32c>)
 8002e9a:	681a      	ldr	r2, [r3, #0]
 8002e9c:	4b4f      	ldr	r3, [pc, #316]	; (8002fdc <HAL_RCC_OscConfig+0x32c>)
 8002e9e:	2101      	movs	r1, #1
 8002ea0:	438a      	bics	r2, r1
 8002ea2:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ea4:	f7fe f9ea 	bl	800127c <HAL_GetTick>
 8002ea8:	0003      	movs	r3, r0
 8002eaa:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002eac:	e008      	b.n	8002ec0 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002eae:	f7fe f9e5 	bl	800127c <HAL_GetTick>
 8002eb2:	0002      	movs	r2, r0
 8002eb4:	69bb      	ldr	r3, [r7, #24]
 8002eb6:	1ad3      	subs	r3, r2, r3
 8002eb8:	2b02      	cmp	r3, #2
 8002eba:	d901      	bls.n	8002ec0 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8002ebc:	2303      	movs	r3, #3
 8002ebe:	e202      	b.n	80032c6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ec0:	4b46      	ldr	r3, [pc, #280]	; (8002fdc <HAL_RCC_OscConfig+0x32c>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	2202      	movs	r2, #2
 8002ec6:	4013      	ands	r3, r2
 8002ec8:	d1f1      	bne.n	8002eae <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	2208      	movs	r2, #8
 8002ed0:	4013      	ands	r3, r2
 8002ed2:	d036      	beq.n	8002f42 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	69db      	ldr	r3, [r3, #28]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d019      	beq.n	8002f10 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002edc:	4b3f      	ldr	r3, [pc, #252]	; (8002fdc <HAL_RCC_OscConfig+0x32c>)
 8002ede:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002ee0:	4b3e      	ldr	r3, [pc, #248]	; (8002fdc <HAL_RCC_OscConfig+0x32c>)
 8002ee2:	2101      	movs	r1, #1
 8002ee4:	430a      	orrs	r2, r1
 8002ee6:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ee8:	f7fe f9c8 	bl	800127c <HAL_GetTick>
 8002eec:	0003      	movs	r3, r0
 8002eee:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ef0:	e008      	b.n	8002f04 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ef2:	f7fe f9c3 	bl	800127c <HAL_GetTick>
 8002ef6:	0002      	movs	r2, r0
 8002ef8:	69bb      	ldr	r3, [r7, #24]
 8002efa:	1ad3      	subs	r3, r2, r3
 8002efc:	2b02      	cmp	r3, #2
 8002efe:	d901      	bls.n	8002f04 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8002f00:	2303      	movs	r3, #3
 8002f02:	e1e0      	b.n	80032c6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f04:	4b35      	ldr	r3, [pc, #212]	; (8002fdc <HAL_RCC_OscConfig+0x32c>)
 8002f06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f08:	2202      	movs	r2, #2
 8002f0a:	4013      	ands	r3, r2
 8002f0c:	d0f1      	beq.n	8002ef2 <HAL_RCC_OscConfig+0x242>
 8002f0e:	e018      	b.n	8002f42 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f10:	4b32      	ldr	r3, [pc, #200]	; (8002fdc <HAL_RCC_OscConfig+0x32c>)
 8002f12:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002f14:	4b31      	ldr	r3, [pc, #196]	; (8002fdc <HAL_RCC_OscConfig+0x32c>)
 8002f16:	2101      	movs	r1, #1
 8002f18:	438a      	bics	r2, r1
 8002f1a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f1c:	f7fe f9ae 	bl	800127c <HAL_GetTick>
 8002f20:	0003      	movs	r3, r0
 8002f22:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f24:	e008      	b.n	8002f38 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002f26:	f7fe f9a9 	bl	800127c <HAL_GetTick>
 8002f2a:	0002      	movs	r2, r0
 8002f2c:	69bb      	ldr	r3, [r7, #24]
 8002f2e:	1ad3      	subs	r3, r2, r3
 8002f30:	2b02      	cmp	r3, #2
 8002f32:	d901      	bls.n	8002f38 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8002f34:	2303      	movs	r3, #3
 8002f36:	e1c6      	b.n	80032c6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f38:	4b28      	ldr	r3, [pc, #160]	; (8002fdc <HAL_RCC_OscConfig+0x32c>)
 8002f3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f3c:	2202      	movs	r2, #2
 8002f3e:	4013      	ands	r3, r2
 8002f40:	d1f1      	bne.n	8002f26 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	2204      	movs	r2, #4
 8002f48:	4013      	ands	r3, r2
 8002f4a:	d100      	bne.n	8002f4e <HAL_RCC_OscConfig+0x29e>
 8002f4c:	e0b4      	b.n	80030b8 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f4e:	201f      	movs	r0, #31
 8002f50:	183b      	adds	r3, r7, r0
 8002f52:	2200      	movs	r2, #0
 8002f54:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f56:	4b21      	ldr	r3, [pc, #132]	; (8002fdc <HAL_RCC_OscConfig+0x32c>)
 8002f58:	69da      	ldr	r2, [r3, #28]
 8002f5a:	2380      	movs	r3, #128	; 0x80
 8002f5c:	055b      	lsls	r3, r3, #21
 8002f5e:	4013      	ands	r3, r2
 8002f60:	d110      	bne.n	8002f84 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f62:	4b1e      	ldr	r3, [pc, #120]	; (8002fdc <HAL_RCC_OscConfig+0x32c>)
 8002f64:	69da      	ldr	r2, [r3, #28]
 8002f66:	4b1d      	ldr	r3, [pc, #116]	; (8002fdc <HAL_RCC_OscConfig+0x32c>)
 8002f68:	2180      	movs	r1, #128	; 0x80
 8002f6a:	0549      	lsls	r1, r1, #21
 8002f6c:	430a      	orrs	r2, r1
 8002f6e:	61da      	str	r2, [r3, #28]
 8002f70:	4b1a      	ldr	r3, [pc, #104]	; (8002fdc <HAL_RCC_OscConfig+0x32c>)
 8002f72:	69da      	ldr	r2, [r3, #28]
 8002f74:	2380      	movs	r3, #128	; 0x80
 8002f76:	055b      	lsls	r3, r3, #21
 8002f78:	4013      	ands	r3, r2
 8002f7a:	60fb      	str	r3, [r7, #12]
 8002f7c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002f7e:	183b      	adds	r3, r7, r0
 8002f80:	2201      	movs	r2, #1
 8002f82:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f84:	4b18      	ldr	r3, [pc, #96]	; (8002fe8 <HAL_RCC_OscConfig+0x338>)
 8002f86:	681a      	ldr	r2, [r3, #0]
 8002f88:	2380      	movs	r3, #128	; 0x80
 8002f8a:	005b      	lsls	r3, r3, #1
 8002f8c:	4013      	ands	r3, r2
 8002f8e:	d11a      	bne.n	8002fc6 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f90:	4b15      	ldr	r3, [pc, #84]	; (8002fe8 <HAL_RCC_OscConfig+0x338>)
 8002f92:	681a      	ldr	r2, [r3, #0]
 8002f94:	4b14      	ldr	r3, [pc, #80]	; (8002fe8 <HAL_RCC_OscConfig+0x338>)
 8002f96:	2180      	movs	r1, #128	; 0x80
 8002f98:	0049      	lsls	r1, r1, #1
 8002f9a:	430a      	orrs	r2, r1
 8002f9c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f9e:	f7fe f96d 	bl	800127c <HAL_GetTick>
 8002fa2:	0003      	movs	r3, r0
 8002fa4:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fa6:	e008      	b.n	8002fba <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fa8:	f7fe f968 	bl	800127c <HAL_GetTick>
 8002fac:	0002      	movs	r2, r0
 8002fae:	69bb      	ldr	r3, [r7, #24]
 8002fb0:	1ad3      	subs	r3, r2, r3
 8002fb2:	2b64      	cmp	r3, #100	; 0x64
 8002fb4:	d901      	bls.n	8002fba <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8002fb6:	2303      	movs	r3, #3
 8002fb8:	e185      	b.n	80032c6 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fba:	4b0b      	ldr	r3, [pc, #44]	; (8002fe8 <HAL_RCC_OscConfig+0x338>)
 8002fbc:	681a      	ldr	r2, [r3, #0]
 8002fbe:	2380      	movs	r3, #128	; 0x80
 8002fc0:	005b      	lsls	r3, r3, #1
 8002fc2:	4013      	ands	r3, r2
 8002fc4:	d0f0      	beq.n	8002fa8 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	689b      	ldr	r3, [r3, #8]
 8002fca:	2b01      	cmp	r3, #1
 8002fcc:	d10e      	bne.n	8002fec <HAL_RCC_OscConfig+0x33c>
 8002fce:	4b03      	ldr	r3, [pc, #12]	; (8002fdc <HAL_RCC_OscConfig+0x32c>)
 8002fd0:	6a1a      	ldr	r2, [r3, #32]
 8002fd2:	4b02      	ldr	r3, [pc, #8]	; (8002fdc <HAL_RCC_OscConfig+0x32c>)
 8002fd4:	2101      	movs	r1, #1
 8002fd6:	430a      	orrs	r2, r1
 8002fd8:	621a      	str	r2, [r3, #32]
 8002fda:	e035      	b.n	8003048 <HAL_RCC_OscConfig+0x398>
 8002fdc:	40021000 	.word	0x40021000
 8002fe0:	fffeffff 	.word	0xfffeffff
 8002fe4:	fffbffff 	.word	0xfffbffff
 8002fe8:	40007000 	.word	0x40007000
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	689b      	ldr	r3, [r3, #8]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d10c      	bne.n	800300e <HAL_RCC_OscConfig+0x35e>
 8002ff4:	4bb6      	ldr	r3, [pc, #728]	; (80032d0 <HAL_RCC_OscConfig+0x620>)
 8002ff6:	6a1a      	ldr	r2, [r3, #32]
 8002ff8:	4bb5      	ldr	r3, [pc, #724]	; (80032d0 <HAL_RCC_OscConfig+0x620>)
 8002ffa:	2101      	movs	r1, #1
 8002ffc:	438a      	bics	r2, r1
 8002ffe:	621a      	str	r2, [r3, #32]
 8003000:	4bb3      	ldr	r3, [pc, #716]	; (80032d0 <HAL_RCC_OscConfig+0x620>)
 8003002:	6a1a      	ldr	r2, [r3, #32]
 8003004:	4bb2      	ldr	r3, [pc, #712]	; (80032d0 <HAL_RCC_OscConfig+0x620>)
 8003006:	2104      	movs	r1, #4
 8003008:	438a      	bics	r2, r1
 800300a:	621a      	str	r2, [r3, #32]
 800300c:	e01c      	b.n	8003048 <HAL_RCC_OscConfig+0x398>
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	689b      	ldr	r3, [r3, #8]
 8003012:	2b05      	cmp	r3, #5
 8003014:	d10c      	bne.n	8003030 <HAL_RCC_OscConfig+0x380>
 8003016:	4bae      	ldr	r3, [pc, #696]	; (80032d0 <HAL_RCC_OscConfig+0x620>)
 8003018:	6a1a      	ldr	r2, [r3, #32]
 800301a:	4bad      	ldr	r3, [pc, #692]	; (80032d0 <HAL_RCC_OscConfig+0x620>)
 800301c:	2104      	movs	r1, #4
 800301e:	430a      	orrs	r2, r1
 8003020:	621a      	str	r2, [r3, #32]
 8003022:	4bab      	ldr	r3, [pc, #684]	; (80032d0 <HAL_RCC_OscConfig+0x620>)
 8003024:	6a1a      	ldr	r2, [r3, #32]
 8003026:	4baa      	ldr	r3, [pc, #680]	; (80032d0 <HAL_RCC_OscConfig+0x620>)
 8003028:	2101      	movs	r1, #1
 800302a:	430a      	orrs	r2, r1
 800302c:	621a      	str	r2, [r3, #32]
 800302e:	e00b      	b.n	8003048 <HAL_RCC_OscConfig+0x398>
 8003030:	4ba7      	ldr	r3, [pc, #668]	; (80032d0 <HAL_RCC_OscConfig+0x620>)
 8003032:	6a1a      	ldr	r2, [r3, #32]
 8003034:	4ba6      	ldr	r3, [pc, #664]	; (80032d0 <HAL_RCC_OscConfig+0x620>)
 8003036:	2101      	movs	r1, #1
 8003038:	438a      	bics	r2, r1
 800303a:	621a      	str	r2, [r3, #32]
 800303c:	4ba4      	ldr	r3, [pc, #656]	; (80032d0 <HAL_RCC_OscConfig+0x620>)
 800303e:	6a1a      	ldr	r2, [r3, #32]
 8003040:	4ba3      	ldr	r3, [pc, #652]	; (80032d0 <HAL_RCC_OscConfig+0x620>)
 8003042:	2104      	movs	r1, #4
 8003044:	438a      	bics	r2, r1
 8003046:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	689b      	ldr	r3, [r3, #8]
 800304c:	2b00      	cmp	r3, #0
 800304e:	d014      	beq.n	800307a <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003050:	f7fe f914 	bl	800127c <HAL_GetTick>
 8003054:	0003      	movs	r3, r0
 8003056:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003058:	e009      	b.n	800306e <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800305a:	f7fe f90f 	bl	800127c <HAL_GetTick>
 800305e:	0002      	movs	r2, r0
 8003060:	69bb      	ldr	r3, [r7, #24]
 8003062:	1ad3      	subs	r3, r2, r3
 8003064:	4a9b      	ldr	r2, [pc, #620]	; (80032d4 <HAL_RCC_OscConfig+0x624>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d901      	bls.n	800306e <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 800306a:	2303      	movs	r3, #3
 800306c:	e12b      	b.n	80032c6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800306e:	4b98      	ldr	r3, [pc, #608]	; (80032d0 <HAL_RCC_OscConfig+0x620>)
 8003070:	6a1b      	ldr	r3, [r3, #32]
 8003072:	2202      	movs	r2, #2
 8003074:	4013      	ands	r3, r2
 8003076:	d0f0      	beq.n	800305a <HAL_RCC_OscConfig+0x3aa>
 8003078:	e013      	b.n	80030a2 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800307a:	f7fe f8ff 	bl	800127c <HAL_GetTick>
 800307e:	0003      	movs	r3, r0
 8003080:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003082:	e009      	b.n	8003098 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003084:	f7fe f8fa 	bl	800127c <HAL_GetTick>
 8003088:	0002      	movs	r2, r0
 800308a:	69bb      	ldr	r3, [r7, #24]
 800308c:	1ad3      	subs	r3, r2, r3
 800308e:	4a91      	ldr	r2, [pc, #580]	; (80032d4 <HAL_RCC_OscConfig+0x624>)
 8003090:	4293      	cmp	r3, r2
 8003092:	d901      	bls.n	8003098 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8003094:	2303      	movs	r3, #3
 8003096:	e116      	b.n	80032c6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003098:	4b8d      	ldr	r3, [pc, #564]	; (80032d0 <HAL_RCC_OscConfig+0x620>)
 800309a:	6a1b      	ldr	r3, [r3, #32]
 800309c:	2202      	movs	r2, #2
 800309e:	4013      	ands	r3, r2
 80030a0:	d1f0      	bne.n	8003084 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80030a2:	231f      	movs	r3, #31
 80030a4:	18fb      	adds	r3, r7, r3
 80030a6:	781b      	ldrb	r3, [r3, #0]
 80030a8:	2b01      	cmp	r3, #1
 80030aa:	d105      	bne.n	80030b8 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030ac:	4b88      	ldr	r3, [pc, #544]	; (80032d0 <HAL_RCC_OscConfig+0x620>)
 80030ae:	69da      	ldr	r2, [r3, #28]
 80030b0:	4b87      	ldr	r3, [pc, #540]	; (80032d0 <HAL_RCC_OscConfig+0x620>)
 80030b2:	4989      	ldr	r1, [pc, #548]	; (80032d8 <HAL_RCC_OscConfig+0x628>)
 80030b4:	400a      	ands	r2, r1
 80030b6:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	2210      	movs	r2, #16
 80030be:	4013      	ands	r3, r2
 80030c0:	d063      	beq.n	800318a <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	695b      	ldr	r3, [r3, #20]
 80030c6:	2b01      	cmp	r3, #1
 80030c8:	d12a      	bne.n	8003120 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80030ca:	4b81      	ldr	r3, [pc, #516]	; (80032d0 <HAL_RCC_OscConfig+0x620>)
 80030cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80030ce:	4b80      	ldr	r3, [pc, #512]	; (80032d0 <HAL_RCC_OscConfig+0x620>)
 80030d0:	2104      	movs	r1, #4
 80030d2:	430a      	orrs	r2, r1
 80030d4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80030d6:	4b7e      	ldr	r3, [pc, #504]	; (80032d0 <HAL_RCC_OscConfig+0x620>)
 80030d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80030da:	4b7d      	ldr	r3, [pc, #500]	; (80032d0 <HAL_RCC_OscConfig+0x620>)
 80030dc:	2101      	movs	r1, #1
 80030de:	430a      	orrs	r2, r1
 80030e0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030e2:	f7fe f8cb 	bl	800127c <HAL_GetTick>
 80030e6:	0003      	movs	r3, r0
 80030e8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80030ea:	e008      	b.n	80030fe <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80030ec:	f7fe f8c6 	bl	800127c <HAL_GetTick>
 80030f0:	0002      	movs	r2, r0
 80030f2:	69bb      	ldr	r3, [r7, #24]
 80030f4:	1ad3      	subs	r3, r2, r3
 80030f6:	2b02      	cmp	r3, #2
 80030f8:	d901      	bls.n	80030fe <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 80030fa:	2303      	movs	r3, #3
 80030fc:	e0e3      	b.n	80032c6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80030fe:	4b74      	ldr	r3, [pc, #464]	; (80032d0 <HAL_RCC_OscConfig+0x620>)
 8003100:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003102:	2202      	movs	r2, #2
 8003104:	4013      	ands	r3, r2
 8003106:	d0f1      	beq.n	80030ec <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003108:	4b71      	ldr	r3, [pc, #452]	; (80032d0 <HAL_RCC_OscConfig+0x620>)
 800310a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800310c:	22f8      	movs	r2, #248	; 0xf8
 800310e:	4393      	bics	r3, r2
 8003110:	0019      	movs	r1, r3
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	699b      	ldr	r3, [r3, #24]
 8003116:	00da      	lsls	r2, r3, #3
 8003118:	4b6d      	ldr	r3, [pc, #436]	; (80032d0 <HAL_RCC_OscConfig+0x620>)
 800311a:	430a      	orrs	r2, r1
 800311c:	635a      	str	r2, [r3, #52]	; 0x34
 800311e:	e034      	b.n	800318a <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	695b      	ldr	r3, [r3, #20]
 8003124:	3305      	adds	r3, #5
 8003126:	d111      	bne.n	800314c <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8003128:	4b69      	ldr	r3, [pc, #420]	; (80032d0 <HAL_RCC_OscConfig+0x620>)
 800312a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800312c:	4b68      	ldr	r3, [pc, #416]	; (80032d0 <HAL_RCC_OscConfig+0x620>)
 800312e:	2104      	movs	r1, #4
 8003130:	438a      	bics	r2, r1
 8003132:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003134:	4b66      	ldr	r3, [pc, #408]	; (80032d0 <HAL_RCC_OscConfig+0x620>)
 8003136:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003138:	22f8      	movs	r2, #248	; 0xf8
 800313a:	4393      	bics	r3, r2
 800313c:	0019      	movs	r1, r3
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	699b      	ldr	r3, [r3, #24]
 8003142:	00da      	lsls	r2, r3, #3
 8003144:	4b62      	ldr	r3, [pc, #392]	; (80032d0 <HAL_RCC_OscConfig+0x620>)
 8003146:	430a      	orrs	r2, r1
 8003148:	635a      	str	r2, [r3, #52]	; 0x34
 800314a:	e01e      	b.n	800318a <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800314c:	4b60      	ldr	r3, [pc, #384]	; (80032d0 <HAL_RCC_OscConfig+0x620>)
 800314e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003150:	4b5f      	ldr	r3, [pc, #380]	; (80032d0 <HAL_RCC_OscConfig+0x620>)
 8003152:	2104      	movs	r1, #4
 8003154:	430a      	orrs	r2, r1
 8003156:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8003158:	4b5d      	ldr	r3, [pc, #372]	; (80032d0 <HAL_RCC_OscConfig+0x620>)
 800315a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800315c:	4b5c      	ldr	r3, [pc, #368]	; (80032d0 <HAL_RCC_OscConfig+0x620>)
 800315e:	2101      	movs	r1, #1
 8003160:	438a      	bics	r2, r1
 8003162:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003164:	f7fe f88a 	bl	800127c <HAL_GetTick>
 8003168:	0003      	movs	r3, r0
 800316a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800316c:	e008      	b.n	8003180 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800316e:	f7fe f885 	bl	800127c <HAL_GetTick>
 8003172:	0002      	movs	r2, r0
 8003174:	69bb      	ldr	r3, [r7, #24]
 8003176:	1ad3      	subs	r3, r2, r3
 8003178:	2b02      	cmp	r3, #2
 800317a:	d901      	bls.n	8003180 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 800317c:	2303      	movs	r3, #3
 800317e:	e0a2      	b.n	80032c6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003180:	4b53      	ldr	r3, [pc, #332]	; (80032d0 <HAL_RCC_OscConfig+0x620>)
 8003182:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003184:	2202      	movs	r2, #2
 8003186:	4013      	ands	r3, r2
 8003188:	d1f1      	bne.n	800316e <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6a1b      	ldr	r3, [r3, #32]
 800318e:	2b00      	cmp	r3, #0
 8003190:	d100      	bne.n	8003194 <HAL_RCC_OscConfig+0x4e4>
 8003192:	e097      	b.n	80032c4 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003194:	4b4e      	ldr	r3, [pc, #312]	; (80032d0 <HAL_RCC_OscConfig+0x620>)
 8003196:	685b      	ldr	r3, [r3, #4]
 8003198:	220c      	movs	r2, #12
 800319a:	4013      	ands	r3, r2
 800319c:	2b08      	cmp	r3, #8
 800319e:	d100      	bne.n	80031a2 <HAL_RCC_OscConfig+0x4f2>
 80031a0:	e06b      	b.n	800327a <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6a1b      	ldr	r3, [r3, #32]
 80031a6:	2b02      	cmp	r3, #2
 80031a8:	d14c      	bne.n	8003244 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031aa:	4b49      	ldr	r3, [pc, #292]	; (80032d0 <HAL_RCC_OscConfig+0x620>)
 80031ac:	681a      	ldr	r2, [r3, #0]
 80031ae:	4b48      	ldr	r3, [pc, #288]	; (80032d0 <HAL_RCC_OscConfig+0x620>)
 80031b0:	494a      	ldr	r1, [pc, #296]	; (80032dc <HAL_RCC_OscConfig+0x62c>)
 80031b2:	400a      	ands	r2, r1
 80031b4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031b6:	f7fe f861 	bl	800127c <HAL_GetTick>
 80031ba:	0003      	movs	r3, r0
 80031bc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031be:	e008      	b.n	80031d2 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80031c0:	f7fe f85c 	bl	800127c <HAL_GetTick>
 80031c4:	0002      	movs	r2, r0
 80031c6:	69bb      	ldr	r3, [r7, #24]
 80031c8:	1ad3      	subs	r3, r2, r3
 80031ca:	2b02      	cmp	r3, #2
 80031cc:	d901      	bls.n	80031d2 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 80031ce:	2303      	movs	r3, #3
 80031d0:	e079      	b.n	80032c6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031d2:	4b3f      	ldr	r3, [pc, #252]	; (80032d0 <HAL_RCC_OscConfig+0x620>)
 80031d4:	681a      	ldr	r2, [r3, #0]
 80031d6:	2380      	movs	r3, #128	; 0x80
 80031d8:	049b      	lsls	r3, r3, #18
 80031da:	4013      	ands	r3, r2
 80031dc:	d1f0      	bne.n	80031c0 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80031de:	4b3c      	ldr	r3, [pc, #240]	; (80032d0 <HAL_RCC_OscConfig+0x620>)
 80031e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031e2:	220f      	movs	r2, #15
 80031e4:	4393      	bics	r3, r2
 80031e6:	0019      	movs	r1, r3
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031ec:	4b38      	ldr	r3, [pc, #224]	; (80032d0 <HAL_RCC_OscConfig+0x620>)
 80031ee:	430a      	orrs	r2, r1
 80031f0:	62da      	str	r2, [r3, #44]	; 0x2c
 80031f2:	4b37      	ldr	r3, [pc, #220]	; (80032d0 <HAL_RCC_OscConfig+0x620>)
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	4a3a      	ldr	r2, [pc, #232]	; (80032e0 <HAL_RCC_OscConfig+0x630>)
 80031f8:	4013      	ands	r3, r2
 80031fa:	0019      	movs	r1, r3
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003204:	431a      	orrs	r2, r3
 8003206:	4b32      	ldr	r3, [pc, #200]	; (80032d0 <HAL_RCC_OscConfig+0x620>)
 8003208:	430a      	orrs	r2, r1
 800320a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800320c:	4b30      	ldr	r3, [pc, #192]	; (80032d0 <HAL_RCC_OscConfig+0x620>)
 800320e:	681a      	ldr	r2, [r3, #0]
 8003210:	4b2f      	ldr	r3, [pc, #188]	; (80032d0 <HAL_RCC_OscConfig+0x620>)
 8003212:	2180      	movs	r1, #128	; 0x80
 8003214:	0449      	lsls	r1, r1, #17
 8003216:	430a      	orrs	r2, r1
 8003218:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800321a:	f7fe f82f 	bl	800127c <HAL_GetTick>
 800321e:	0003      	movs	r3, r0
 8003220:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003222:	e008      	b.n	8003236 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003224:	f7fe f82a 	bl	800127c <HAL_GetTick>
 8003228:	0002      	movs	r2, r0
 800322a:	69bb      	ldr	r3, [r7, #24]
 800322c:	1ad3      	subs	r3, r2, r3
 800322e:	2b02      	cmp	r3, #2
 8003230:	d901      	bls.n	8003236 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8003232:	2303      	movs	r3, #3
 8003234:	e047      	b.n	80032c6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003236:	4b26      	ldr	r3, [pc, #152]	; (80032d0 <HAL_RCC_OscConfig+0x620>)
 8003238:	681a      	ldr	r2, [r3, #0]
 800323a:	2380      	movs	r3, #128	; 0x80
 800323c:	049b      	lsls	r3, r3, #18
 800323e:	4013      	ands	r3, r2
 8003240:	d0f0      	beq.n	8003224 <HAL_RCC_OscConfig+0x574>
 8003242:	e03f      	b.n	80032c4 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003244:	4b22      	ldr	r3, [pc, #136]	; (80032d0 <HAL_RCC_OscConfig+0x620>)
 8003246:	681a      	ldr	r2, [r3, #0]
 8003248:	4b21      	ldr	r3, [pc, #132]	; (80032d0 <HAL_RCC_OscConfig+0x620>)
 800324a:	4924      	ldr	r1, [pc, #144]	; (80032dc <HAL_RCC_OscConfig+0x62c>)
 800324c:	400a      	ands	r2, r1
 800324e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003250:	f7fe f814 	bl	800127c <HAL_GetTick>
 8003254:	0003      	movs	r3, r0
 8003256:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003258:	e008      	b.n	800326c <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800325a:	f7fe f80f 	bl	800127c <HAL_GetTick>
 800325e:	0002      	movs	r2, r0
 8003260:	69bb      	ldr	r3, [r7, #24]
 8003262:	1ad3      	subs	r3, r2, r3
 8003264:	2b02      	cmp	r3, #2
 8003266:	d901      	bls.n	800326c <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8003268:	2303      	movs	r3, #3
 800326a:	e02c      	b.n	80032c6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800326c:	4b18      	ldr	r3, [pc, #96]	; (80032d0 <HAL_RCC_OscConfig+0x620>)
 800326e:	681a      	ldr	r2, [r3, #0]
 8003270:	2380      	movs	r3, #128	; 0x80
 8003272:	049b      	lsls	r3, r3, #18
 8003274:	4013      	ands	r3, r2
 8003276:	d1f0      	bne.n	800325a <HAL_RCC_OscConfig+0x5aa>
 8003278:	e024      	b.n	80032c4 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6a1b      	ldr	r3, [r3, #32]
 800327e:	2b01      	cmp	r3, #1
 8003280:	d101      	bne.n	8003286 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8003282:	2301      	movs	r3, #1
 8003284:	e01f      	b.n	80032c6 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8003286:	4b12      	ldr	r3, [pc, #72]	; (80032d0 <HAL_RCC_OscConfig+0x620>)
 8003288:	685b      	ldr	r3, [r3, #4]
 800328a:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 800328c:	4b10      	ldr	r3, [pc, #64]	; (80032d0 <HAL_RCC_OscConfig+0x620>)
 800328e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003290:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003292:	697a      	ldr	r2, [r7, #20]
 8003294:	2380      	movs	r3, #128	; 0x80
 8003296:	025b      	lsls	r3, r3, #9
 8003298:	401a      	ands	r2, r3
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800329e:	429a      	cmp	r2, r3
 80032a0:	d10e      	bne.n	80032c0 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80032a2:	693b      	ldr	r3, [r7, #16]
 80032a4:	220f      	movs	r2, #15
 80032a6:	401a      	ands	r2, r3
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80032ac:	429a      	cmp	r2, r3
 80032ae:	d107      	bne.n	80032c0 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80032b0:	697a      	ldr	r2, [r7, #20]
 80032b2:	23f0      	movs	r3, #240	; 0xf0
 80032b4:	039b      	lsls	r3, r3, #14
 80032b6:	401a      	ands	r2, r3
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80032bc:	429a      	cmp	r2, r3
 80032be:	d001      	beq.n	80032c4 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 80032c0:	2301      	movs	r3, #1
 80032c2:	e000      	b.n	80032c6 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 80032c4:	2300      	movs	r3, #0
}
 80032c6:	0018      	movs	r0, r3
 80032c8:	46bd      	mov	sp, r7
 80032ca:	b008      	add	sp, #32
 80032cc:	bd80      	pop	{r7, pc}
 80032ce:	46c0      	nop			; (mov r8, r8)
 80032d0:	40021000 	.word	0x40021000
 80032d4:	00001388 	.word	0x00001388
 80032d8:	efffffff 	.word	0xefffffff
 80032dc:	feffffff 	.word	0xfeffffff
 80032e0:	ffc2ffff 	.word	0xffc2ffff

080032e4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b084      	sub	sp, #16
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
 80032ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d101      	bne.n	80032f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80032f4:	2301      	movs	r3, #1
 80032f6:	e0b3      	b.n	8003460 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80032f8:	4b5b      	ldr	r3, [pc, #364]	; (8003468 <HAL_RCC_ClockConfig+0x184>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	2201      	movs	r2, #1
 80032fe:	4013      	ands	r3, r2
 8003300:	683a      	ldr	r2, [r7, #0]
 8003302:	429a      	cmp	r2, r3
 8003304:	d911      	bls.n	800332a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003306:	4b58      	ldr	r3, [pc, #352]	; (8003468 <HAL_RCC_ClockConfig+0x184>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	2201      	movs	r2, #1
 800330c:	4393      	bics	r3, r2
 800330e:	0019      	movs	r1, r3
 8003310:	4b55      	ldr	r3, [pc, #340]	; (8003468 <HAL_RCC_ClockConfig+0x184>)
 8003312:	683a      	ldr	r2, [r7, #0]
 8003314:	430a      	orrs	r2, r1
 8003316:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003318:	4b53      	ldr	r3, [pc, #332]	; (8003468 <HAL_RCC_ClockConfig+0x184>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	2201      	movs	r2, #1
 800331e:	4013      	ands	r3, r2
 8003320:	683a      	ldr	r2, [r7, #0]
 8003322:	429a      	cmp	r2, r3
 8003324:	d001      	beq.n	800332a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8003326:	2301      	movs	r3, #1
 8003328:	e09a      	b.n	8003460 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	2202      	movs	r2, #2
 8003330:	4013      	ands	r3, r2
 8003332:	d015      	beq.n	8003360 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	2204      	movs	r2, #4
 800333a:	4013      	ands	r3, r2
 800333c:	d006      	beq.n	800334c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800333e:	4b4b      	ldr	r3, [pc, #300]	; (800346c <HAL_RCC_ClockConfig+0x188>)
 8003340:	685a      	ldr	r2, [r3, #4]
 8003342:	4b4a      	ldr	r3, [pc, #296]	; (800346c <HAL_RCC_ClockConfig+0x188>)
 8003344:	21e0      	movs	r1, #224	; 0xe0
 8003346:	00c9      	lsls	r1, r1, #3
 8003348:	430a      	orrs	r2, r1
 800334a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800334c:	4b47      	ldr	r3, [pc, #284]	; (800346c <HAL_RCC_ClockConfig+0x188>)
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	22f0      	movs	r2, #240	; 0xf0
 8003352:	4393      	bics	r3, r2
 8003354:	0019      	movs	r1, r3
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	689a      	ldr	r2, [r3, #8]
 800335a:	4b44      	ldr	r3, [pc, #272]	; (800346c <HAL_RCC_ClockConfig+0x188>)
 800335c:	430a      	orrs	r2, r1
 800335e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	2201      	movs	r2, #1
 8003366:	4013      	ands	r3, r2
 8003368:	d040      	beq.n	80033ec <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	685b      	ldr	r3, [r3, #4]
 800336e:	2b01      	cmp	r3, #1
 8003370:	d107      	bne.n	8003382 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003372:	4b3e      	ldr	r3, [pc, #248]	; (800346c <HAL_RCC_ClockConfig+0x188>)
 8003374:	681a      	ldr	r2, [r3, #0]
 8003376:	2380      	movs	r3, #128	; 0x80
 8003378:	029b      	lsls	r3, r3, #10
 800337a:	4013      	ands	r3, r2
 800337c:	d114      	bne.n	80033a8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800337e:	2301      	movs	r3, #1
 8003380:	e06e      	b.n	8003460 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	685b      	ldr	r3, [r3, #4]
 8003386:	2b02      	cmp	r3, #2
 8003388:	d107      	bne.n	800339a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800338a:	4b38      	ldr	r3, [pc, #224]	; (800346c <HAL_RCC_ClockConfig+0x188>)
 800338c:	681a      	ldr	r2, [r3, #0]
 800338e:	2380      	movs	r3, #128	; 0x80
 8003390:	049b      	lsls	r3, r3, #18
 8003392:	4013      	ands	r3, r2
 8003394:	d108      	bne.n	80033a8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003396:	2301      	movs	r3, #1
 8003398:	e062      	b.n	8003460 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800339a:	4b34      	ldr	r3, [pc, #208]	; (800346c <HAL_RCC_ClockConfig+0x188>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	2202      	movs	r2, #2
 80033a0:	4013      	ands	r3, r2
 80033a2:	d101      	bne.n	80033a8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80033a4:	2301      	movs	r3, #1
 80033a6:	e05b      	b.n	8003460 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80033a8:	4b30      	ldr	r3, [pc, #192]	; (800346c <HAL_RCC_ClockConfig+0x188>)
 80033aa:	685b      	ldr	r3, [r3, #4]
 80033ac:	2203      	movs	r2, #3
 80033ae:	4393      	bics	r3, r2
 80033b0:	0019      	movs	r1, r3
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	685a      	ldr	r2, [r3, #4]
 80033b6:	4b2d      	ldr	r3, [pc, #180]	; (800346c <HAL_RCC_ClockConfig+0x188>)
 80033b8:	430a      	orrs	r2, r1
 80033ba:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80033bc:	f7fd ff5e 	bl	800127c <HAL_GetTick>
 80033c0:	0003      	movs	r3, r0
 80033c2:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033c4:	e009      	b.n	80033da <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033c6:	f7fd ff59 	bl	800127c <HAL_GetTick>
 80033ca:	0002      	movs	r2, r0
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	1ad3      	subs	r3, r2, r3
 80033d0:	4a27      	ldr	r2, [pc, #156]	; (8003470 <HAL_RCC_ClockConfig+0x18c>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d901      	bls.n	80033da <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 80033d6:	2303      	movs	r3, #3
 80033d8:	e042      	b.n	8003460 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033da:	4b24      	ldr	r3, [pc, #144]	; (800346c <HAL_RCC_ClockConfig+0x188>)
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	220c      	movs	r2, #12
 80033e0:	401a      	ands	r2, r3
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	685b      	ldr	r3, [r3, #4]
 80033e6:	009b      	lsls	r3, r3, #2
 80033e8:	429a      	cmp	r2, r3
 80033ea:	d1ec      	bne.n	80033c6 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80033ec:	4b1e      	ldr	r3, [pc, #120]	; (8003468 <HAL_RCC_ClockConfig+0x184>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	2201      	movs	r2, #1
 80033f2:	4013      	ands	r3, r2
 80033f4:	683a      	ldr	r2, [r7, #0]
 80033f6:	429a      	cmp	r2, r3
 80033f8:	d211      	bcs.n	800341e <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033fa:	4b1b      	ldr	r3, [pc, #108]	; (8003468 <HAL_RCC_ClockConfig+0x184>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	2201      	movs	r2, #1
 8003400:	4393      	bics	r3, r2
 8003402:	0019      	movs	r1, r3
 8003404:	4b18      	ldr	r3, [pc, #96]	; (8003468 <HAL_RCC_ClockConfig+0x184>)
 8003406:	683a      	ldr	r2, [r7, #0]
 8003408:	430a      	orrs	r2, r1
 800340a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800340c:	4b16      	ldr	r3, [pc, #88]	; (8003468 <HAL_RCC_ClockConfig+0x184>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	2201      	movs	r2, #1
 8003412:	4013      	ands	r3, r2
 8003414:	683a      	ldr	r2, [r7, #0]
 8003416:	429a      	cmp	r2, r3
 8003418:	d001      	beq.n	800341e <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800341a:	2301      	movs	r3, #1
 800341c:	e020      	b.n	8003460 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	2204      	movs	r2, #4
 8003424:	4013      	ands	r3, r2
 8003426:	d009      	beq.n	800343c <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003428:	4b10      	ldr	r3, [pc, #64]	; (800346c <HAL_RCC_ClockConfig+0x188>)
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	4a11      	ldr	r2, [pc, #68]	; (8003474 <HAL_RCC_ClockConfig+0x190>)
 800342e:	4013      	ands	r3, r2
 8003430:	0019      	movs	r1, r3
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	68da      	ldr	r2, [r3, #12]
 8003436:	4b0d      	ldr	r3, [pc, #52]	; (800346c <HAL_RCC_ClockConfig+0x188>)
 8003438:	430a      	orrs	r2, r1
 800343a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800343c:	f000 f820 	bl	8003480 <HAL_RCC_GetSysClockFreq>
 8003440:	0001      	movs	r1, r0
 8003442:	4b0a      	ldr	r3, [pc, #40]	; (800346c <HAL_RCC_ClockConfig+0x188>)
 8003444:	685b      	ldr	r3, [r3, #4]
 8003446:	091b      	lsrs	r3, r3, #4
 8003448:	220f      	movs	r2, #15
 800344a:	4013      	ands	r3, r2
 800344c:	4a0a      	ldr	r2, [pc, #40]	; (8003478 <HAL_RCC_ClockConfig+0x194>)
 800344e:	5cd3      	ldrb	r3, [r2, r3]
 8003450:	000a      	movs	r2, r1
 8003452:	40da      	lsrs	r2, r3
 8003454:	4b09      	ldr	r3, [pc, #36]	; (800347c <HAL_RCC_ClockConfig+0x198>)
 8003456:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8003458:	2003      	movs	r0, #3
 800345a:	f7fd fec9 	bl	80011f0 <HAL_InitTick>
  
  return HAL_OK;
 800345e:	2300      	movs	r3, #0
}
 8003460:	0018      	movs	r0, r3
 8003462:	46bd      	mov	sp, r7
 8003464:	b004      	add	sp, #16
 8003466:	bd80      	pop	{r7, pc}
 8003468:	40022000 	.word	0x40022000
 800346c:	40021000 	.word	0x40021000
 8003470:	00001388 	.word	0x00001388
 8003474:	fffff8ff 	.word	0xfffff8ff
 8003478:	080058cc 	.word	0x080058cc
 800347c:	20000004 	.word	0x20000004

08003480 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003480:	b590      	push	{r4, r7, lr}
 8003482:	b08f      	sub	sp, #60	; 0x3c
 8003484:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8003486:	2314      	movs	r3, #20
 8003488:	18fb      	adds	r3, r7, r3
 800348a:	4a2b      	ldr	r2, [pc, #172]	; (8003538 <HAL_RCC_GetSysClockFreq+0xb8>)
 800348c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800348e:	c313      	stmia	r3!, {r0, r1, r4}
 8003490:	6812      	ldr	r2, [r2, #0]
 8003492:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8003494:	1d3b      	adds	r3, r7, #4
 8003496:	4a29      	ldr	r2, [pc, #164]	; (800353c <HAL_RCC_GetSysClockFreq+0xbc>)
 8003498:	ca13      	ldmia	r2!, {r0, r1, r4}
 800349a:	c313      	stmia	r3!, {r0, r1, r4}
 800349c:	6812      	ldr	r2, [r2, #0]
 800349e:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80034a0:	2300      	movs	r3, #0
 80034a2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80034a4:	2300      	movs	r3, #0
 80034a6:	62bb      	str	r3, [r7, #40]	; 0x28
 80034a8:	2300      	movs	r3, #0
 80034aa:	637b      	str	r3, [r7, #52]	; 0x34
 80034ac:	2300      	movs	r3, #0
 80034ae:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80034b0:	2300      	movs	r3, #0
 80034b2:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80034b4:	4b22      	ldr	r3, [pc, #136]	; (8003540 <HAL_RCC_GetSysClockFreq+0xc0>)
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80034ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034bc:	220c      	movs	r2, #12
 80034be:	4013      	ands	r3, r2
 80034c0:	2b04      	cmp	r3, #4
 80034c2:	d002      	beq.n	80034ca <HAL_RCC_GetSysClockFreq+0x4a>
 80034c4:	2b08      	cmp	r3, #8
 80034c6:	d003      	beq.n	80034d0 <HAL_RCC_GetSysClockFreq+0x50>
 80034c8:	e02d      	b.n	8003526 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80034ca:	4b1e      	ldr	r3, [pc, #120]	; (8003544 <HAL_RCC_GetSysClockFreq+0xc4>)
 80034cc:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80034ce:	e02d      	b.n	800352c <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80034d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034d2:	0c9b      	lsrs	r3, r3, #18
 80034d4:	220f      	movs	r2, #15
 80034d6:	4013      	ands	r3, r2
 80034d8:	2214      	movs	r2, #20
 80034da:	18ba      	adds	r2, r7, r2
 80034dc:	5cd3      	ldrb	r3, [r2, r3]
 80034de:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80034e0:	4b17      	ldr	r3, [pc, #92]	; (8003540 <HAL_RCC_GetSysClockFreq+0xc0>)
 80034e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034e4:	220f      	movs	r2, #15
 80034e6:	4013      	ands	r3, r2
 80034e8:	1d3a      	adds	r2, r7, #4
 80034ea:	5cd3      	ldrb	r3, [r2, r3]
 80034ec:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80034ee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80034f0:	2380      	movs	r3, #128	; 0x80
 80034f2:	025b      	lsls	r3, r3, #9
 80034f4:	4013      	ands	r3, r2
 80034f6:	d009      	beq.n	800350c <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80034f8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80034fa:	4812      	ldr	r0, [pc, #72]	; (8003544 <HAL_RCC_GetSysClockFreq+0xc4>)
 80034fc:	f7fc fe16 	bl	800012c <__udivsi3>
 8003500:	0003      	movs	r3, r0
 8003502:	001a      	movs	r2, r3
 8003504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003506:	4353      	muls	r3, r2
 8003508:	637b      	str	r3, [r7, #52]	; 0x34
 800350a:	e009      	b.n	8003520 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800350c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800350e:	000a      	movs	r2, r1
 8003510:	0152      	lsls	r2, r2, #5
 8003512:	1a52      	subs	r2, r2, r1
 8003514:	0193      	lsls	r3, r2, #6
 8003516:	1a9b      	subs	r3, r3, r2
 8003518:	00db      	lsls	r3, r3, #3
 800351a:	185b      	adds	r3, r3, r1
 800351c:	021b      	lsls	r3, r3, #8
 800351e:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8003520:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003522:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003524:	e002      	b.n	800352c <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003526:	4b07      	ldr	r3, [pc, #28]	; (8003544 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003528:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800352a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800352c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800352e:	0018      	movs	r0, r3
 8003530:	46bd      	mov	sp, r7
 8003532:	b00f      	add	sp, #60	; 0x3c
 8003534:	bd90      	pop	{r4, r7, pc}
 8003536:	46c0      	nop			; (mov r8, r8)
 8003538:	080058ac 	.word	0x080058ac
 800353c:	080058bc 	.word	0x080058bc
 8003540:	40021000 	.word	0x40021000
 8003544:	007a1200 	.word	0x007a1200

08003548 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800354c:	4b02      	ldr	r3, [pc, #8]	; (8003558 <HAL_RCC_GetHCLKFreq+0x10>)
 800354e:	681b      	ldr	r3, [r3, #0]
}
 8003550:	0018      	movs	r0, r3
 8003552:	46bd      	mov	sp, r7
 8003554:	bd80      	pop	{r7, pc}
 8003556:	46c0      	nop			; (mov r8, r8)
 8003558:	20000004 	.word	0x20000004

0800355c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8003560:	f7ff fff2 	bl	8003548 <HAL_RCC_GetHCLKFreq>
 8003564:	0001      	movs	r1, r0
 8003566:	4b06      	ldr	r3, [pc, #24]	; (8003580 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	0a1b      	lsrs	r3, r3, #8
 800356c:	2207      	movs	r2, #7
 800356e:	4013      	ands	r3, r2
 8003570:	4a04      	ldr	r2, [pc, #16]	; (8003584 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003572:	5cd3      	ldrb	r3, [r2, r3]
 8003574:	40d9      	lsrs	r1, r3
 8003576:	000b      	movs	r3, r1
}    
 8003578:	0018      	movs	r0, r3
 800357a:	46bd      	mov	sp, r7
 800357c:	bd80      	pop	{r7, pc}
 800357e:	46c0      	nop			; (mov r8, r8)
 8003580:	40021000 	.word	0x40021000
 8003584:	080058dc 	.word	0x080058dc

08003588 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b086      	sub	sp, #24
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003590:	2300      	movs	r3, #0
 8003592:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8003594:	2300      	movs	r3, #0
 8003596:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681a      	ldr	r2, [r3, #0]
 800359c:	2380      	movs	r3, #128	; 0x80
 800359e:	025b      	lsls	r3, r3, #9
 80035a0:	4013      	ands	r3, r2
 80035a2:	d100      	bne.n	80035a6 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80035a4:	e08e      	b.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80035a6:	2017      	movs	r0, #23
 80035a8:	183b      	adds	r3, r7, r0
 80035aa:	2200      	movs	r2, #0
 80035ac:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80035ae:	4b57      	ldr	r3, [pc, #348]	; (800370c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80035b0:	69da      	ldr	r2, [r3, #28]
 80035b2:	2380      	movs	r3, #128	; 0x80
 80035b4:	055b      	lsls	r3, r3, #21
 80035b6:	4013      	ands	r3, r2
 80035b8:	d110      	bne.n	80035dc <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80035ba:	4b54      	ldr	r3, [pc, #336]	; (800370c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80035bc:	69da      	ldr	r2, [r3, #28]
 80035be:	4b53      	ldr	r3, [pc, #332]	; (800370c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80035c0:	2180      	movs	r1, #128	; 0x80
 80035c2:	0549      	lsls	r1, r1, #21
 80035c4:	430a      	orrs	r2, r1
 80035c6:	61da      	str	r2, [r3, #28]
 80035c8:	4b50      	ldr	r3, [pc, #320]	; (800370c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80035ca:	69da      	ldr	r2, [r3, #28]
 80035cc:	2380      	movs	r3, #128	; 0x80
 80035ce:	055b      	lsls	r3, r3, #21
 80035d0:	4013      	ands	r3, r2
 80035d2:	60bb      	str	r3, [r7, #8]
 80035d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80035d6:	183b      	adds	r3, r7, r0
 80035d8:	2201      	movs	r2, #1
 80035da:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035dc:	4b4c      	ldr	r3, [pc, #304]	; (8003710 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80035de:	681a      	ldr	r2, [r3, #0]
 80035e0:	2380      	movs	r3, #128	; 0x80
 80035e2:	005b      	lsls	r3, r3, #1
 80035e4:	4013      	ands	r3, r2
 80035e6:	d11a      	bne.n	800361e <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80035e8:	4b49      	ldr	r3, [pc, #292]	; (8003710 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80035ea:	681a      	ldr	r2, [r3, #0]
 80035ec:	4b48      	ldr	r3, [pc, #288]	; (8003710 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80035ee:	2180      	movs	r1, #128	; 0x80
 80035f0:	0049      	lsls	r1, r1, #1
 80035f2:	430a      	orrs	r2, r1
 80035f4:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80035f6:	f7fd fe41 	bl	800127c <HAL_GetTick>
 80035fa:	0003      	movs	r3, r0
 80035fc:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035fe:	e008      	b.n	8003612 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003600:	f7fd fe3c 	bl	800127c <HAL_GetTick>
 8003604:	0002      	movs	r2, r0
 8003606:	693b      	ldr	r3, [r7, #16]
 8003608:	1ad3      	subs	r3, r2, r3
 800360a:	2b64      	cmp	r3, #100	; 0x64
 800360c:	d901      	bls.n	8003612 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 800360e:	2303      	movs	r3, #3
 8003610:	e077      	b.n	8003702 <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003612:	4b3f      	ldr	r3, [pc, #252]	; (8003710 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8003614:	681a      	ldr	r2, [r3, #0]
 8003616:	2380      	movs	r3, #128	; 0x80
 8003618:	005b      	lsls	r3, r3, #1
 800361a:	4013      	ands	r3, r2
 800361c:	d0f0      	beq.n	8003600 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800361e:	4b3b      	ldr	r3, [pc, #236]	; (800370c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003620:	6a1a      	ldr	r2, [r3, #32]
 8003622:	23c0      	movs	r3, #192	; 0xc0
 8003624:	009b      	lsls	r3, r3, #2
 8003626:	4013      	ands	r3, r2
 8003628:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d034      	beq.n	800369a <HAL_RCCEx_PeriphCLKConfig+0x112>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	685a      	ldr	r2, [r3, #4]
 8003634:	23c0      	movs	r3, #192	; 0xc0
 8003636:	009b      	lsls	r3, r3, #2
 8003638:	4013      	ands	r3, r2
 800363a:	68fa      	ldr	r2, [r7, #12]
 800363c:	429a      	cmp	r2, r3
 800363e:	d02c      	beq.n	800369a <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003640:	4b32      	ldr	r3, [pc, #200]	; (800370c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003642:	6a1b      	ldr	r3, [r3, #32]
 8003644:	4a33      	ldr	r2, [pc, #204]	; (8003714 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8003646:	4013      	ands	r3, r2
 8003648:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800364a:	4b30      	ldr	r3, [pc, #192]	; (800370c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800364c:	6a1a      	ldr	r2, [r3, #32]
 800364e:	4b2f      	ldr	r3, [pc, #188]	; (800370c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003650:	2180      	movs	r1, #128	; 0x80
 8003652:	0249      	lsls	r1, r1, #9
 8003654:	430a      	orrs	r2, r1
 8003656:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003658:	4b2c      	ldr	r3, [pc, #176]	; (800370c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800365a:	6a1a      	ldr	r2, [r3, #32]
 800365c:	4b2b      	ldr	r3, [pc, #172]	; (800370c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800365e:	492e      	ldr	r1, [pc, #184]	; (8003718 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8003660:	400a      	ands	r2, r1
 8003662:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003664:	4b29      	ldr	r3, [pc, #164]	; (800370c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003666:	68fa      	ldr	r2, [r7, #12]
 8003668:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	2201      	movs	r2, #1
 800366e:	4013      	ands	r3, r2
 8003670:	d013      	beq.n	800369a <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003672:	f7fd fe03 	bl	800127c <HAL_GetTick>
 8003676:	0003      	movs	r3, r0
 8003678:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800367a:	e009      	b.n	8003690 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800367c:	f7fd fdfe 	bl	800127c <HAL_GetTick>
 8003680:	0002      	movs	r2, r0
 8003682:	693b      	ldr	r3, [r7, #16]
 8003684:	1ad3      	subs	r3, r2, r3
 8003686:	4a25      	ldr	r2, [pc, #148]	; (800371c <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8003688:	4293      	cmp	r3, r2
 800368a:	d901      	bls.n	8003690 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 800368c:	2303      	movs	r3, #3
 800368e:	e038      	b.n	8003702 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003690:	4b1e      	ldr	r3, [pc, #120]	; (800370c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8003692:	6a1b      	ldr	r3, [r3, #32]
 8003694:	2202      	movs	r2, #2
 8003696:	4013      	ands	r3, r2
 8003698:	d0f0      	beq.n	800367c <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800369a:	4b1c      	ldr	r3, [pc, #112]	; (800370c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800369c:	6a1b      	ldr	r3, [r3, #32]
 800369e:	4a1d      	ldr	r2, [pc, #116]	; (8003714 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 80036a0:	4013      	ands	r3, r2
 80036a2:	0019      	movs	r1, r3
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	685a      	ldr	r2, [r3, #4]
 80036a8:	4b18      	ldr	r3, [pc, #96]	; (800370c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80036aa:	430a      	orrs	r2, r1
 80036ac:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80036ae:	2317      	movs	r3, #23
 80036b0:	18fb      	adds	r3, r7, r3
 80036b2:	781b      	ldrb	r3, [r3, #0]
 80036b4:	2b01      	cmp	r3, #1
 80036b6:	d105      	bne.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80036b8:	4b14      	ldr	r3, [pc, #80]	; (800370c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80036ba:	69da      	ldr	r2, [r3, #28]
 80036bc:	4b13      	ldr	r3, [pc, #76]	; (800370c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80036be:	4918      	ldr	r1, [pc, #96]	; (8003720 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 80036c0:	400a      	ands	r2, r1
 80036c2:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	2201      	movs	r2, #1
 80036ca:	4013      	ands	r3, r2
 80036cc:	d009      	beq.n	80036e2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80036ce:	4b0f      	ldr	r3, [pc, #60]	; (800370c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80036d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036d2:	2203      	movs	r2, #3
 80036d4:	4393      	bics	r3, r2
 80036d6:	0019      	movs	r1, r3
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	689a      	ldr	r2, [r3, #8]
 80036dc:	4b0b      	ldr	r3, [pc, #44]	; (800370c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80036de:	430a      	orrs	r2, r1
 80036e0:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	2220      	movs	r2, #32
 80036e8:	4013      	ands	r3, r2
 80036ea:	d009      	beq.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80036ec:	4b07      	ldr	r3, [pc, #28]	; (800370c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80036ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036f0:	2210      	movs	r2, #16
 80036f2:	4393      	bics	r3, r2
 80036f4:	0019      	movs	r1, r3
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	68da      	ldr	r2, [r3, #12]
 80036fa:	4b04      	ldr	r3, [pc, #16]	; (800370c <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80036fc:	430a      	orrs	r2, r1
 80036fe:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8003700:	2300      	movs	r3, #0
}
 8003702:	0018      	movs	r0, r3
 8003704:	46bd      	mov	sp, r7
 8003706:	b006      	add	sp, #24
 8003708:	bd80      	pop	{r7, pc}
 800370a:	46c0      	nop			; (mov r8, r8)
 800370c:	40021000 	.word	0x40021000
 8003710:	40007000 	.word	0x40007000
 8003714:	fffffcff 	.word	0xfffffcff
 8003718:	fffeffff 	.word	0xfffeffff
 800371c:	00001388 	.word	0x00001388
 8003720:	efffffff 	.word	0xefffffff

08003724 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b082      	sub	sp, #8
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d101      	bne.n	8003736 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003732:	2301      	movs	r3, #1
 8003734:	e042      	b.n	80037bc <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	223d      	movs	r2, #61	; 0x3d
 800373a:	5c9b      	ldrb	r3, [r3, r2]
 800373c:	b2db      	uxtb	r3, r3
 800373e:	2b00      	cmp	r3, #0
 8003740:	d107      	bne.n	8003752 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	223c      	movs	r2, #60	; 0x3c
 8003746:	2100      	movs	r1, #0
 8003748:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	0018      	movs	r0, r3
 800374e:	f7fd fb69 	bl	8000e24 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	223d      	movs	r2, #61	; 0x3d
 8003756:	2102      	movs	r1, #2
 8003758:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681a      	ldr	r2, [r3, #0]
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	3304      	adds	r3, #4
 8003762:	0019      	movs	r1, r3
 8003764:	0010      	movs	r0, r2
 8003766:	f000 f9b7 	bl	8003ad8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	2246      	movs	r2, #70	; 0x46
 800376e:	2101      	movs	r1, #1
 8003770:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	223e      	movs	r2, #62	; 0x3e
 8003776:	2101      	movs	r1, #1
 8003778:	5499      	strb	r1, [r3, r2]
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	223f      	movs	r2, #63	; 0x3f
 800377e:	2101      	movs	r1, #1
 8003780:	5499      	strb	r1, [r3, r2]
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2240      	movs	r2, #64	; 0x40
 8003786:	2101      	movs	r1, #1
 8003788:	5499      	strb	r1, [r3, r2]
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2241      	movs	r2, #65	; 0x41
 800378e:	2101      	movs	r1, #1
 8003790:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2242      	movs	r2, #66	; 0x42
 8003796:	2101      	movs	r1, #1
 8003798:	5499      	strb	r1, [r3, r2]
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2243      	movs	r2, #67	; 0x43
 800379e:	2101      	movs	r1, #1
 80037a0:	5499      	strb	r1, [r3, r2]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2244      	movs	r2, #68	; 0x44
 80037a6:	2101      	movs	r1, #1
 80037a8:	5499      	strb	r1, [r3, r2]
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	2245      	movs	r2, #69	; 0x45
 80037ae:	2101      	movs	r1, #1
 80037b0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	223d      	movs	r2, #61	; 0x3d
 80037b6:	2101      	movs	r1, #1
 80037b8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80037ba:	2300      	movs	r3, #0
}
 80037bc:	0018      	movs	r0, r3
 80037be:	46bd      	mov	sp, r7
 80037c0:	b002      	add	sp, #8
 80037c2:	bd80      	pop	{r7, pc}

080037c4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b084      	sub	sp, #16
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	223d      	movs	r2, #61	; 0x3d
 80037d0:	5c9b      	ldrb	r3, [r3, r2]
 80037d2:	b2db      	uxtb	r3, r3
 80037d4:	2b01      	cmp	r3, #1
 80037d6:	d001      	beq.n	80037dc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80037d8:	2301      	movs	r3, #1
 80037da:	e036      	b.n	800384a <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	223d      	movs	r2, #61	; 0x3d
 80037e0:	2102      	movs	r1, #2
 80037e2:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	68da      	ldr	r2, [r3, #12]
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	2101      	movs	r1, #1
 80037f0:	430a      	orrs	r2, r1
 80037f2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4a16      	ldr	r2, [pc, #88]	; (8003854 <HAL_TIM_Base_Start_IT+0x90>)
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d00a      	beq.n	8003814 <HAL_TIM_Base_Start_IT+0x50>
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681a      	ldr	r2, [r3, #0]
 8003802:	2380      	movs	r3, #128	; 0x80
 8003804:	05db      	lsls	r3, r3, #23
 8003806:	429a      	cmp	r2, r3
 8003808:	d004      	beq.n	8003814 <HAL_TIM_Base_Start_IT+0x50>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	4a12      	ldr	r2, [pc, #72]	; (8003858 <HAL_TIM_Base_Start_IT+0x94>)
 8003810:	4293      	cmp	r3, r2
 8003812:	d111      	bne.n	8003838 <HAL_TIM_Base_Start_IT+0x74>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	689b      	ldr	r3, [r3, #8]
 800381a:	2207      	movs	r2, #7
 800381c:	4013      	ands	r3, r2
 800381e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	2b06      	cmp	r3, #6
 8003824:	d010      	beq.n	8003848 <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	681a      	ldr	r2, [r3, #0]
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	2101      	movs	r1, #1
 8003832:	430a      	orrs	r2, r1
 8003834:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003836:	e007      	b.n	8003848 <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	681a      	ldr	r2, [r3, #0]
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	2101      	movs	r1, #1
 8003844:	430a      	orrs	r2, r1
 8003846:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003848:	2300      	movs	r3, #0
}
 800384a:	0018      	movs	r0, r3
 800384c:	46bd      	mov	sp, r7
 800384e:	b004      	add	sp, #16
 8003850:	bd80      	pop	{r7, pc}
 8003852:	46c0      	nop			; (mov r8, r8)
 8003854:	40012c00 	.word	0x40012c00
 8003858:	40000400 	.word	0x40000400

0800385c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b082      	sub	sp, #8
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	691b      	ldr	r3, [r3, #16]
 800386a:	2202      	movs	r2, #2
 800386c:	4013      	ands	r3, r2
 800386e:	2b02      	cmp	r3, #2
 8003870:	d124      	bne.n	80038bc <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	68db      	ldr	r3, [r3, #12]
 8003878:	2202      	movs	r2, #2
 800387a:	4013      	ands	r3, r2
 800387c:	2b02      	cmp	r3, #2
 800387e:	d11d      	bne.n	80038bc <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	2203      	movs	r2, #3
 8003886:	4252      	negs	r2, r2
 8003888:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2201      	movs	r2, #1
 800388e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	699b      	ldr	r3, [r3, #24]
 8003896:	2203      	movs	r2, #3
 8003898:	4013      	ands	r3, r2
 800389a:	d004      	beq.n	80038a6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	0018      	movs	r0, r3
 80038a0:	f000 f902 	bl	8003aa8 <HAL_TIM_IC_CaptureCallback>
 80038a4:	e007      	b.n	80038b6 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	0018      	movs	r0, r3
 80038aa:	f000 f8f5 	bl	8003a98 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	0018      	movs	r0, r3
 80038b2:	f000 f901 	bl	8003ab8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	2200      	movs	r2, #0
 80038ba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	691b      	ldr	r3, [r3, #16]
 80038c2:	2204      	movs	r2, #4
 80038c4:	4013      	ands	r3, r2
 80038c6:	2b04      	cmp	r3, #4
 80038c8:	d125      	bne.n	8003916 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	68db      	ldr	r3, [r3, #12]
 80038d0:	2204      	movs	r2, #4
 80038d2:	4013      	ands	r3, r2
 80038d4:	2b04      	cmp	r3, #4
 80038d6:	d11e      	bne.n	8003916 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	2205      	movs	r2, #5
 80038de:	4252      	negs	r2, r2
 80038e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2202      	movs	r2, #2
 80038e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	699a      	ldr	r2, [r3, #24]
 80038ee:	23c0      	movs	r3, #192	; 0xc0
 80038f0:	009b      	lsls	r3, r3, #2
 80038f2:	4013      	ands	r3, r2
 80038f4:	d004      	beq.n	8003900 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	0018      	movs	r0, r3
 80038fa:	f000 f8d5 	bl	8003aa8 <HAL_TIM_IC_CaptureCallback>
 80038fe:	e007      	b.n	8003910 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	0018      	movs	r0, r3
 8003904:	f000 f8c8 	bl	8003a98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	0018      	movs	r0, r3
 800390c:	f000 f8d4 	bl	8003ab8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2200      	movs	r2, #0
 8003914:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	691b      	ldr	r3, [r3, #16]
 800391c:	2208      	movs	r2, #8
 800391e:	4013      	ands	r3, r2
 8003920:	2b08      	cmp	r3, #8
 8003922:	d124      	bne.n	800396e <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	68db      	ldr	r3, [r3, #12]
 800392a:	2208      	movs	r2, #8
 800392c:	4013      	ands	r3, r2
 800392e:	2b08      	cmp	r3, #8
 8003930:	d11d      	bne.n	800396e <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	2209      	movs	r2, #9
 8003938:	4252      	negs	r2, r2
 800393a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2204      	movs	r2, #4
 8003940:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	69db      	ldr	r3, [r3, #28]
 8003948:	2203      	movs	r2, #3
 800394a:	4013      	ands	r3, r2
 800394c:	d004      	beq.n	8003958 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	0018      	movs	r0, r3
 8003952:	f000 f8a9 	bl	8003aa8 <HAL_TIM_IC_CaptureCallback>
 8003956:	e007      	b.n	8003968 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	0018      	movs	r0, r3
 800395c:	f000 f89c 	bl	8003a98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	0018      	movs	r0, r3
 8003964:	f000 f8a8 	bl	8003ab8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2200      	movs	r2, #0
 800396c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	691b      	ldr	r3, [r3, #16]
 8003974:	2210      	movs	r2, #16
 8003976:	4013      	ands	r3, r2
 8003978:	2b10      	cmp	r3, #16
 800397a:	d125      	bne.n	80039c8 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	68db      	ldr	r3, [r3, #12]
 8003982:	2210      	movs	r2, #16
 8003984:	4013      	ands	r3, r2
 8003986:	2b10      	cmp	r3, #16
 8003988:	d11e      	bne.n	80039c8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	2211      	movs	r2, #17
 8003990:	4252      	negs	r2, r2
 8003992:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2208      	movs	r2, #8
 8003998:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	69da      	ldr	r2, [r3, #28]
 80039a0:	23c0      	movs	r3, #192	; 0xc0
 80039a2:	009b      	lsls	r3, r3, #2
 80039a4:	4013      	ands	r3, r2
 80039a6:	d004      	beq.n	80039b2 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	0018      	movs	r0, r3
 80039ac:	f000 f87c 	bl	8003aa8 <HAL_TIM_IC_CaptureCallback>
 80039b0:	e007      	b.n	80039c2 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	0018      	movs	r0, r3
 80039b6:	f000 f86f 	bl	8003a98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	0018      	movs	r0, r3
 80039be:	f000 f87b 	bl	8003ab8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	2200      	movs	r2, #0
 80039c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	691b      	ldr	r3, [r3, #16]
 80039ce:	2201      	movs	r2, #1
 80039d0:	4013      	ands	r3, r2
 80039d2:	2b01      	cmp	r3, #1
 80039d4:	d10f      	bne.n	80039f6 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	68db      	ldr	r3, [r3, #12]
 80039dc:	2201      	movs	r2, #1
 80039de:	4013      	ands	r3, r2
 80039e0:	2b01      	cmp	r3, #1
 80039e2:	d108      	bne.n	80039f6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	2202      	movs	r2, #2
 80039ea:	4252      	negs	r2, r2
 80039ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	0018      	movs	r0, r3
 80039f2:	f000 f849 	bl	8003a88 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	691b      	ldr	r3, [r3, #16]
 80039fc:	2280      	movs	r2, #128	; 0x80
 80039fe:	4013      	ands	r3, r2
 8003a00:	2b80      	cmp	r3, #128	; 0x80
 8003a02:	d10f      	bne.n	8003a24 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	68db      	ldr	r3, [r3, #12]
 8003a0a:	2280      	movs	r2, #128	; 0x80
 8003a0c:	4013      	ands	r3, r2
 8003a0e:	2b80      	cmp	r3, #128	; 0x80
 8003a10:	d108      	bne.n	8003a24 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	2281      	movs	r2, #129	; 0x81
 8003a18:	4252      	negs	r2, r2
 8003a1a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	0018      	movs	r0, r3
 8003a20:	f000 f8d8 	bl	8003bd4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	691b      	ldr	r3, [r3, #16]
 8003a2a:	2240      	movs	r2, #64	; 0x40
 8003a2c:	4013      	ands	r3, r2
 8003a2e:	2b40      	cmp	r3, #64	; 0x40
 8003a30:	d10f      	bne.n	8003a52 <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	68db      	ldr	r3, [r3, #12]
 8003a38:	2240      	movs	r2, #64	; 0x40
 8003a3a:	4013      	ands	r3, r2
 8003a3c:	2b40      	cmp	r3, #64	; 0x40
 8003a3e:	d108      	bne.n	8003a52 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	2241      	movs	r2, #65	; 0x41
 8003a46:	4252      	negs	r2, r2
 8003a48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	0018      	movs	r0, r3
 8003a4e:	f000 f83b 	bl	8003ac8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	691b      	ldr	r3, [r3, #16]
 8003a58:	2220      	movs	r2, #32
 8003a5a:	4013      	ands	r3, r2
 8003a5c:	2b20      	cmp	r3, #32
 8003a5e:	d10f      	bne.n	8003a80 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	68db      	ldr	r3, [r3, #12]
 8003a66:	2220      	movs	r2, #32
 8003a68:	4013      	ands	r3, r2
 8003a6a:	2b20      	cmp	r3, #32
 8003a6c:	d108      	bne.n	8003a80 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	2221      	movs	r2, #33	; 0x21
 8003a74:	4252      	negs	r2, r2
 8003a76:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	0018      	movs	r0, r3
 8003a7c:	f000 f8a2 	bl	8003bc4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003a80:	46c0      	nop			; (mov r8, r8)
 8003a82:	46bd      	mov	sp, r7
 8003a84:	b002      	add	sp, #8
 8003a86:	bd80      	pop	{r7, pc}

08003a88 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b082      	sub	sp, #8
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003a90:	46c0      	nop			; (mov r8, r8)
 8003a92:	46bd      	mov	sp, r7
 8003a94:	b002      	add	sp, #8
 8003a96:	bd80      	pop	{r7, pc}

08003a98 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b082      	sub	sp, #8
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003aa0:	46c0      	nop			; (mov r8, r8)
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	b002      	add	sp, #8
 8003aa6:	bd80      	pop	{r7, pc}

08003aa8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	b082      	sub	sp, #8
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003ab0:	46c0      	nop			; (mov r8, r8)
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	b002      	add	sp, #8
 8003ab6:	bd80      	pop	{r7, pc}

08003ab8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b082      	sub	sp, #8
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003ac0:	46c0      	nop			; (mov r8, r8)
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	b002      	add	sp, #8
 8003ac6:	bd80      	pop	{r7, pc}

08003ac8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b082      	sub	sp, #8
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003ad0:	46c0      	nop			; (mov r8, r8)
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	b002      	add	sp, #8
 8003ad6:	bd80      	pop	{r7, pc}

08003ad8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b084      	sub	sp, #16
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
 8003ae0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	4a30      	ldr	r2, [pc, #192]	; (8003bac <TIM_Base_SetConfig+0xd4>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d008      	beq.n	8003b02 <TIM_Base_SetConfig+0x2a>
 8003af0:	687a      	ldr	r2, [r7, #4]
 8003af2:	2380      	movs	r3, #128	; 0x80
 8003af4:	05db      	lsls	r3, r3, #23
 8003af6:	429a      	cmp	r2, r3
 8003af8:	d003      	beq.n	8003b02 <TIM_Base_SetConfig+0x2a>
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	4a2c      	ldr	r2, [pc, #176]	; (8003bb0 <TIM_Base_SetConfig+0xd8>)
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d108      	bne.n	8003b14 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	2270      	movs	r2, #112	; 0x70
 8003b06:	4393      	bics	r3, r2
 8003b08:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003b0a:	683b      	ldr	r3, [r7, #0]
 8003b0c:	685b      	ldr	r3, [r3, #4]
 8003b0e:	68fa      	ldr	r2, [r7, #12]
 8003b10:	4313      	orrs	r3, r2
 8003b12:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	4a25      	ldr	r2, [pc, #148]	; (8003bac <TIM_Base_SetConfig+0xd4>)
 8003b18:	4293      	cmp	r3, r2
 8003b1a:	d014      	beq.n	8003b46 <TIM_Base_SetConfig+0x6e>
 8003b1c:	687a      	ldr	r2, [r7, #4]
 8003b1e:	2380      	movs	r3, #128	; 0x80
 8003b20:	05db      	lsls	r3, r3, #23
 8003b22:	429a      	cmp	r2, r3
 8003b24:	d00f      	beq.n	8003b46 <TIM_Base_SetConfig+0x6e>
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	4a21      	ldr	r2, [pc, #132]	; (8003bb0 <TIM_Base_SetConfig+0xd8>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d00b      	beq.n	8003b46 <TIM_Base_SetConfig+0x6e>
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	4a20      	ldr	r2, [pc, #128]	; (8003bb4 <TIM_Base_SetConfig+0xdc>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d007      	beq.n	8003b46 <TIM_Base_SetConfig+0x6e>
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	4a1f      	ldr	r2, [pc, #124]	; (8003bb8 <TIM_Base_SetConfig+0xe0>)
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d003      	beq.n	8003b46 <TIM_Base_SetConfig+0x6e>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	4a1e      	ldr	r2, [pc, #120]	; (8003bbc <TIM_Base_SetConfig+0xe4>)
 8003b42:	4293      	cmp	r3, r2
 8003b44:	d108      	bne.n	8003b58 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	4a1d      	ldr	r2, [pc, #116]	; (8003bc0 <TIM_Base_SetConfig+0xe8>)
 8003b4a:	4013      	ands	r3, r2
 8003b4c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	68db      	ldr	r3, [r3, #12]
 8003b52:	68fa      	ldr	r2, [r7, #12]
 8003b54:	4313      	orrs	r3, r2
 8003b56:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	2280      	movs	r2, #128	; 0x80
 8003b5c:	4393      	bics	r3, r2
 8003b5e:	001a      	movs	r2, r3
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	695b      	ldr	r3, [r3, #20]
 8003b64:	4313      	orrs	r3, r2
 8003b66:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	68fa      	ldr	r2, [r7, #12]
 8003b6c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	689a      	ldr	r2, [r3, #8]
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	681a      	ldr	r2, [r3, #0]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	4a0a      	ldr	r2, [pc, #40]	; (8003bac <TIM_Base_SetConfig+0xd4>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d007      	beq.n	8003b96 <TIM_Base_SetConfig+0xbe>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	4a0b      	ldr	r2, [pc, #44]	; (8003bb8 <TIM_Base_SetConfig+0xe0>)
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d003      	beq.n	8003b96 <TIM_Base_SetConfig+0xbe>
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	4a0a      	ldr	r2, [pc, #40]	; (8003bbc <TIM_Base_SetConfig+0xe4>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d103      	bne.n	8003b9e <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	691a      	ldr	r2, [r3, #16]
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2201      	movs	r2, #1
 8003ba2:	615a      	str	r2, [r3, #20]
}
 8003ba4:	46c0      	nop			; (mov r8, r8)
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	b004      	add	sp, #16
 8003baa:	bd80      	pop	{r7, pc}
 8003bac:	40012c00 	.word	0x40012c00
 8003bb0:	40000400 	.word	0x40000400
 8003bb4:	40002000 	.word	0x40002000
 8003bb8:	40014400 	.word	0x40014400
 8003bbc:	40014800 	.word	0x40014800
 8003bc0:	fffffcff 	.word	0xfffffcff

08003bc4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b082      	sub	sp, #8
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003bcc:	46c0      	nop			; (mov r8, r8)
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	b002      	add	sp, #8
 8003bd2:	bd80      	pop	{r7, pc}

08003bd4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b082      	sub	sp, #8
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003bdc:	46c0      	nop			; (mov r8, r8)
 8003bde:	46bd      	mov	sp, r7
 8003be0:	b002      	add	sp, #8
 8003be2:	bd80      	pop	{r7, pc}

08003be4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b082      	sub	sp, #8
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d101      	bne.n	8003bf6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	e044      	b.n	8003c80 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d107      	bne.n	8003c0e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2274      	movs	r2, #116	; 0x74
 8003c02:	2100      	movs	r1, #0
 8003c04:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	0018      	movs	r0, r3
 8003c0a:	f7fd f933 	bl	8000e74 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2224      	movs	r2, #36	; 0x24
 8003c12:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	681a      	ldr	r2, [r3, #0]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	2101      	movs	r1, #1
 8003c20:	438a      	bics	r2, r1
 8003c22:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	0018      	movs	r0, r3
 8003c28:	f000 fbd2 	bl	80043d0 <UART_SetConfig>
 8003c2c:	0003      	movs	r3, r0
 8003c2e:	2b01      	cmp	r3, #1
 8003c30:	d101      	bne.n	8003c36 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8003c32:	2301      	movs	r3, #1
 8003c34:	e024      	b.n	8003c80 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d003      	beq.n	8003c46 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	0018      	movs	r0, r3
 8003c42:	f000 fcef 	bl	8004624 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	685a      	ldr	r2, [r3, #4]
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	490d      	ldr	r1, [pc, #52]	; (8003c88 <HAL_UART_Init+0xa4>)
 8003c52:	400a      	ands	r2, r1
 8003c54:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	689a      	ldr	r2, [r3, #8]
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	212a      	movs	r1, #42	; 0x2a
 8003c62:	438a      	bics	r2, r1
 8003c64:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	681a      	ldr	r2, [r3, #0]
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	2101      	movs	r1, #1
 8003c72:	430a      	orrs	r2, r1
 8003c74:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	0018      	movs	r0, r3
 8003c7a:	f000 fd87 	bl	800478c <UART_CheckIdleState>
 8003c7e:	0003      	movs	r3, r0
}
 8003c80:	0018      	movs	r0, r3
 8003c82:	46bd      	mov	sp, r7
 8003c84:	b002      	add	sp, #8
 8003c86:	bd80      	pop	{r7, pc}
 8003c88:	ffffb7ff 	.word	0xffffb7ff

08003c8c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b08a      	sub	sp, #40	; 0x28
 8003c90:	af02      	add	r7, sp, #8
 8003c92:	60f8      	str	r0, [r7, #12]
 8003c94:	60b9      	str	r1, [r7, #8]
 8003c96:	603b      	str	r3, [r7, #0]
 8003c98:	1dbb      	adds	r3, r7, #6
 8003c9a:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003ca0:	2b20      	cmp	r3, #32
 8003ca2:	d000      	beq.n	8003ca6 <HAL_UART_Transmit+0x1a>
 8003ca4:	e096      	b.n	8003dd4 <HAL_UART_Transmit+0x148>
  {
    if ((pData == NULL) || (Size == 0U))
 8003ca6:	68bb      	ldr	r3, [r7, #8]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d003      	beq.n	8003cb4 <HAL_UART_Transmit+0x28>
 8003cac:	1dbb      	adds	r3, r7, #6
 8003cae:	881b      	ldrh	r3, [r3, #0]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d101      	bne.n	8003cb8 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	e08e      	b.n	8003dd6 <HAL_UART_Transmit+0x14a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	689a      	ldr	r2, [r3, #8]
 8003cbc:	2380      	movs	r3, #128	; 0x80
 8003cbe:	015b      	lsls	r3, r3, #5
 8003cc0:	429a      	cmp	r2, r3
 8003cc2:	d109      	bne.n	8003cd8 <HAL_UART_Transmit+0x4c>
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	691b      	ldr	r3, [r3, #16]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d105      	bne.n	8003cd8 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003ccc:	68bb      	ldr	r3, [r7, #8]
 8003cce:	2201      	movs	r2, #1
 8003cd0:	4013      	ands	r3, r2
 8003cd2:	d001      	beq.n	8003cd8 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	e07e      	b.n	8003dd6 <HAL_UART_Transmit+0x14a>
      }
    }

    __HAL_LOCK(huart);
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	2274      	movs	r2, #116	; 0x74
 8003cdc:	5c9b      	ldrb	r3, [r3, r2]
 8003cde:	2b01      	cmp	r3, #1
 8003ce0:	d101      	bne.n	8003ce6 <HAL_UART_Transmit+0x5a>
 8003ce2:	2302      	movs	r3, #2
 8003ce4:	e077      	b.n	8003dd6 <HAL_UART_Transmit+0x14a>
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	2274      	movs	r2, #116	; 0x74
 8003cea:	2101      	movs	r1, #1
 8003cec:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	2280      	movs	r2, #128	; 0x80
 8003cf2:	2100      	movs	r1, #0
 8003cf4:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	2221      	movs	r2, #33	; 0x21
 8003cfa:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003cfc:	f7fd fabe 	bl	800127c <HAL_GetTick>
 8003d00:	0003      	movs	r3, r0
 8003d02:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	1dba      	adds	r2, r7, #6
 8003d08:	2150      	movs	r1, #80	; 0x50
 8003d0a:	8812      	ldrh	r2, [r2, #0]
 8003d0c:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	1dba      	adds	r2, r7, #6
 8003d12:	2152      	movs	r1, #82	; 0x52
 8003d14:	8812      	ldrh	r2, [r2, #0]
 8003d16:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	689a      	ldr	r2, [r3, #8]
 8003d1c:	2380      	movs	r3, #128	; 0x80
 8003d1e:	015b      	lsls	r3, r3, #5
 8003d20:	429a      	cmp	r2, r3
 8003d22:	d108      	bne.n	8003d36 <HAL_UART_Transmit+0xaa>
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	691b      	ldr	r3, [r3, #16]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d104      	bne.n	8003d36 <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8003d2c:	2300      	movs	r3, #0
 8003d2e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003d30:	68bb      	ldr	r3, [r7, #8]
 8003d32:	61bb      	str	r3, [r7, #24]
 8003d34:	e003      	b.n	8003d3e <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 8003d36:	68bb      	ldr	r3, [r7, #8]
 8003d38:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003d3a:	2300      	movs	r3, #0
 8003d3c:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	2274      	movs	r2, #116	; 0x74
 8003d42:	2100      	movs	r1, #0
 8003d44:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8003d46:	e02d      	b.n	8003da4 <HAL_UART_Transmit+0x118>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003d48:	697a      	ldr	r2, [r7, #20]
 8003d4a:	68f8      	ldr	r0, [r7, #12]
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	9300      	str	r3, [sp, #0]
 8003d50:	0013      	movs	r3, r2
 8003d52:	2200      	movs	r2, #0
 8003d54:	2180      	movs	r1, #128	; 0x80
 8003d56:	f000 fd61 	bl	800481c <UART_WaitOnFlagUntilTimeout>
 8003d5a:	1e03      	subs	r3, r0, #0
 8003d5c:	d001      	beq.n	8003d62 <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 8003d5e:	2303      	movs	r3, #3
 8003d60:	e039      	b.n	8003dd6 <HAL_UART_Transmit+0x14a>
      }
      if (pdata8bits == NULL)
 8003d62:	69fb      	ldr	r3, [r7, #28]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d10b      	bne.n	8003d80 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003d68:	69bb      	ldr	r3, [r7, #24]
 8003d6a:	881a      	ldrh	r2, [r3, #0]
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	05d2      	lsls	r2, r2, #23
 8003d72:	0dd2      	lsrs	r2, r2, #23
 8003d74:	b292      	uxth	r2, r2
 8003d76:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003d78:	69bb      	ldr	r3, [r7, #24]
 8003d7a:	3302      	adds	r3, #2
 8003d7c:	61bb      	str	r3, [r7, #24]
 8003d7e:	e008      	b.n	8003d92 <HAL_UART_Transmit+0x106>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003d80:	69fb      	ldr	r3, [r7, #28]
 8003d82:	781a      	ldrb	r2, [r3, #0]
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	b292      	uxth	r2, r2
 8003d8a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003d8c:	69fb      	ldr	r3, [r7, #28]
 8003d8e:	3301      	adds	r3, #1
 8003d90:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	2252      	movs	r2, #82	; 0x52
 8003d96:	5a9b      	ldrh	r3, [r3, r2]
 8003d98:	b29b      	uxth	r3, r3
 8003d9a:	3b01      	subs	r3, #1
 8003d9c:	b299      	uxth	r1, r3
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	2252      	movs	r2, #82	; 0x52
 8003da2:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	2252      	movs	r2, #82	; 0x52
 8003da8:	5a9b      	ldrh	r3, [r3, r2]
 8003daa:	b29b      	uxth	r3, r3
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d1cb      	bne.n	8003d48 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003db0:	697a      	ldr	r2, [r7, #20]
 8003db2:	68f8      	ldr	r0, [r7, #12]
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	9300      	str	r3, [sp, #0]
 8003db8:	0013      	movs	r3, r2
 8003dba:	2200      	movs	r2, #0
 8003dbc:	2140      	movs	r1, #64	; 0x40
 8003dbe:	f000 fd2d 	bl	800481c <UART_WaitOnFlagUntilTimeout>
 8003dc2:	1e03      	subs	r3, r0, #0
 8003dc4:	d001      	beq.n	8003dca <HAL_UART_Transmit+0x13e>
    {
      return HAL_TIMEOUT;
 8003dc6:	2303      	movs	r3, #3
 8003dc8:	e005      	b.n	8003dd6 <HAL_UART_Transmit+0x14a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	2220      	movs	r2, #32
 8003dce:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	e000      	b.n	8003dd6 <HAL_UART_Transmit+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8003dd4:	2302      	movs	r3, #2
  }
}
 8003dd6:	0018      	movs	r0, r3
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	b008      	add	sp, #32
 8003ddc:	bd80      	pop	{r7, pc}
	...

08003de0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003de0:	b590      	push	{r4, r7, lr}
 8003de2:	b0ab      	sub	sp, #172	; 0xac
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	69db      	ldr	r3, [r3, #28]
 8003dee:	22a4      	movs	r2, #164	; 0xa4
 8003df0:	18b9      	adds	r1, r7, r2
 8003df2:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	20a0      	movs	r0, #160	; 0xa0
 8003dfc:	1839      	adds	r1, r7, r0
 8003dfe:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	689b      	ldr	r3, [r3, #8]
 8003e06:	219c      	movs	r1, #156	; 0x9c
 8003e08:	1879      	adds	r1, r7, r1
 8003e0a:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003e0c:	0011      	movs	r1, r2
 8003e0e:	18bb      	adds	r3, r7, r2
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4a99      	ldr	r2, [pc, #612]	; (8004078 <HAL_UART_IRQHandler+0x298>)
 8003e14:	4013      	ands	r3, r2
 8003e16:	2298      	movs	r2, #152	; 0x98
 8003e18:	18bc      	adds	r4, r7, r2
 8003e1a:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8003e1c:	18bb      	adds	r3, r7, r2
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d114      	bne.n	8003e4e <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003e24:	187b      	adds	r3, r7, r1
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	2220      	movs	r2, #32
 8003e2a:	4013      	ands	r3, r2
 8003e2c:	d00f      	beq.n	8003e4e <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003e2e:	183b      	adds	r3, r7, r0
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	2220      	movs	r2, #32
 8003e34:	4013      	ands	r3, r2
 8003e36:	d00a      	beq.n	8003e4e <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d100      	bne.n	8003e42 <HAL_UART_IRQHandler+0x62>
 8003e40:	e296      	b.n	8004370 <HAL_UART_IRQHandler+0x590>
      {
        huart->RxISR(huart);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003e46:	687a      	ldr	r2, [r7, #4]
 8003e48:	0010      	movs	r0, r2
 8003e4a:	4798      	blx	r3
      }
      return;
 8003e4c:	e290      	b.n	8004370 <HAL_UART_IRQHandler+0x590>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003e4e:	2398      	movs	r3, #152	; 0x98
 8003e50:	18fb      	adds	r3, r7, r3
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d100      	bne.n	8003e5a <HAL_UART_IRQHandler+0x7a>
 8003e58:	e114      	b.n	8004084 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003e5a:	239c      	movs	r3, #156	; 0x9c
 8003e5c:	18fb      	adds	r3, r7, r3
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	2201      	movs	r2, #1
 8003e62:	4013      	ands	r3, r2
 8003e64:	d106      	bne.n	8003e74 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003e66:	23a0      	movs	r3, #160	; 0xa0
 8003e68:	18fb      	adds	r3, r7, r3
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4a83      	ldr	r2, [pc, #524]	; (800407c <HAL_UART_IRQHandler+0x29c>)
 8003e6e:	4013      	ands	r3, r2
 8003e70:	d100      	bne.n	8003e74 <HAL_UART_IRQHandler+0x94>
 8003e72:	e107      	b.n	8004084 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003e74:	23a4      	movs	r3, #164	; 0xa4
 8003e76:	18fb      	adds	r3, r7, r3
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	2201      	movs	r2, #1
 8003e7c:	4013      	ands	r3, r2
 8003e7e:	d012      	beq.n	8003ea6 <HAL_UART_IRQHandler+0xc6>
 8003e80:	23a0      	movs	r3, #160	; 0xa0
 8003e82:	18fb      	adds	r3, r7, r3
 8003e84:	681a      	ldr	r2, [r3, #0]
 8003e86:	2380      	movs	r3, #128	; 0x80
 8003e88:	005b      	lsls	r3, r3, #1
 8003e8a:	4013      	ands	r3, r2
 8003e8c:	d00b      	beq.n	8003ea6 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	2201      	movs	r2, #1
 8003e94:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2280      	movs	r2, #128	; 0x80
 8003e9a:	589b      	ldr	r3, [r3, r2]
 8003e9c:	2201      	movs	r2, #1
 8003e9e:	431a      	orrs	r2, r3
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2180      	movs	r1, #128	; 0x80
 8003ea4:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003ea6:	23a4      	movs	r3, #164	; 0xa4
 8003ea8:	18fb      	adds	r3, r7, r3
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	2202      	movs	r2, #2
 8003eae:	4013      	ands	r3, r2
 8003eb0:	d011      	beq.n	8003ed6 <HAL_UART_IRQHandler+0xf6>
 8003eb2:	239c      	movs	r3, #156	; 0x9c
 8003eb4:	18fb      	adds	r3, r7, r3
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	2201      	movs	r2, #1
 8003eba:	4013      	ands	r3, r2
 8003ebc:	d00b      	beq.n	8003ed6 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	2202      	movs	r2, #2
 8003ec4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	2280      	movs	r2, #128	; 0x80
 8003eca:	589b      	ldr	r3, [r3, r2]
 8003ecc:	2204      	movs	r2, #4
 8003ece:	431a      	orrs	r2, r3
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2180      	movs	r1, #128	; 0x80
 8003ed4:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003ed6:	23a4      	movs	r3, #164	; 0xa4
 8003ed8:	18fb      	adds	r3, r7, r3
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	2204      	movs	r2, #4
 8003ede:	4013      	ands	r3, r2
 8003ee0:	d011      	beq.n	8003f06 <HAL_UART_IRQHandler+0x126>
 8003ee2:	239c      	movs	r3, #156	; 0x9c
 8003ee4:	18fb      	adds	r3, r7, r3
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	2201      	movs	r2, #1
 8003eea:	4013      	ands	r3, r2
 8003eec:	d00b      	beq.n	8003f06 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	2204      	movs	r2, #4
 8003ef4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2280      	movs	r2, #128	; 0x80
 8003efa:	589b      	ldr	r3, [r3, r2]
 8003efc:	2202      	movs	r2, #2
 8003efe:	431a      	orrs	r2, r3
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2180      	movs	r1, #128	; 0x80
 8003f04:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003f06:	23a4      	movs	r3, #164	; 0xa4
 8003f08:	18fb      	adds	r3, r7, r3
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	2208      	movs	r2, #8
 8003f0e:	4013      	ands	r3, r2
 8003f10:	d017      	beq.n	8003f42 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003f12:	23a0      	movs	r3, #160	; 0xa0
 8003f14:	18fb      	adds	r3, r7, r3
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	2220      	movs	r2, #32
 8003f1a:	4013      	ands	r3, r2
 8003f1c:	d105      	bne.n	8003f2a <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003f1e:	239c      	movs	r3, #156	; 0x9c
 8003f20:	18fb      	adds	r3, r7, r3
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	2201      	movs	r2, #1
 8003f26:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003f28:	d00b      	beq.n	8003f42 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	2208      	movs	r2, #8
 8003f30:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2280      	movs	r2, #128	; 0x80
 8003f36:	589b      	ldr	r3, [r3, r2]
 8003f38:	2208      	movs	r2, #8
 8003f3a:	431a      	orrs	r2, r3
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2180      	movs	r1, #128	; 0x80
 8003f40:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003f42:	23a4      	movs	r3, #164	; 0xa4
 8003f44:	18fb      	adds	r3, r7, r3
 8003f46:	681a      	ldr	r2, [r3, #0]
 8003f48:	2380      	movs	r3, #128	; 0x80
 8003f4a:	011b      	lsls	r3, r3, #4
 8003f4c:	4013      	ands	r3, r2
 8003f4e:	d013      	beq.n	8003f78 <HAL_UART_IRQHandler+0x198>
 8003f50:	23a0      	movs	r3, #160	; 0xa0
 8003f52:	18fb      	adds	r3, r7, r3
 8003f54:	681a      	ldr	r2, [r3, #0]
 8003f56:	2380      	movs	r3, #128	; 0x80
 8003f58:	04db      	lsls	r3, r3, #19
 8003f5a:	4013      	ands	r3, r2
 8003f5c:	d00c      	beq.n	8003f78 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	2280      	movs	r2, #128	; 0x80
 8003f64:	0112      	lsls	r2, r2, #4
 8003f66:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2280      	movs	r2, #128	; 0x80
 8003f6c:	589b      	ldr	r3, [r3, r2]
 8003f6e:	2220      	movs	r2, #32
 8003f70:	431a      	orrs	r2, r3
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2180      	movs	r1, #128	; 0x80
 8003f76:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2280      	movs	r2, #128	; 0x80
 8003f7c:	589b      	ldr	r3, [r3, r2]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d100      	bne.n	8003f84 <HAL_UART_IRQHandler+0x1a4>
 8003f82:	e1f7      	b.n	8004374 <HAL_UART_IRQHandler+0x594>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003f84:	23a4      	movs	r3, #164	; 0xa4
 8003f86:	18fb      	adds	r3, r7, r3
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	2220      	movs	r2, #32
 8003f8c:	4013      	ands	r3, r2
 8003f8e:	d00e      	beq.n	8003fae <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003f90:	23a0      	movs	r3, #160	; 0xa0
 8003f92:	18fb      	adds	r3, r7, r3
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	2220      	movs	r2, #32
 8003f98:	4013      	ands	r3, r2
 8003f9a:	d008      	beq.n	8003fae <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d004      	beq.n	8003fae <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003fa8:	687a      	ldr	r2, [r7, #4]
 8003faa:	0010      	movs	r0, r2
 8003fac:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	2280      	movs	r2, #128	; 0x80
 8003fb2:	589b      	ldr	r3, [r3, r2]
 8003fb4:	2194      	movs	r1, #148	; 0x94
 8003fb6:	187a      	adds	r2, r7, r1
 8003fb8:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	689b      	ldr	r3, [r3, #8]
 8003fc0:	2240      	movs	r2, #64	; 0x40
 8003fc2:	4013      	ands	r3, r2
 8003fc4:	2b40      	cmp	r3, #64	; 0x40
 8003fc6:	d004      	beq.n	8003fd2 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003fc8:	187b      	adds	r3, r7, r1
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	2228      	movs	r2, #40	; 0x28
 8003fce:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003fd0:	d047      	beq.n	8004062 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	0018      	movs	r0, r3
 8003fd6:	f000 fdab 	bl	8004b30 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	689b      	ldr	r3, [r3, #8]
 8003fe0:	2240      	movs	r2, #64	; 0x40
 8003fe2:	4013      	ands	r3, r2
 8003fe4:	2b40      	cmp	r3, #64	; 0x40
 8003fe6:	d137      	bne.n	8004058 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003fe8:	f3ef 8310 	mrs	r3, PRIMASK
 8003fec:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8003fee:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003ff0:	2090      	movs	r0, #144	; 0x90
 8003ff2:	183a      	adds	r2, r7, r0
 8003ff4:	6013      	str	r3, [r2, #0]
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ffa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003ffc:	f383 8810 	msr	PRIMASK, r3
}
 8004000:	46c0      	nop			; (mov r8, r8)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	689a      	ldr	r2, [r3, #8]
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	2140      	movs	r1, #64	; 0x40
 800400e:	438a      	bics	r2, r1
 8004010:	609a      	str	r2, [r3, #8]
 8004012:	183b      	adds	r3, r7, r0
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004018:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800401a:	f383 8810 	msr	PRIMASK, r3
}
 800401e:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004024:	2b00      	cmp	r3, #0
 8004026:	d012      	beq.n	800404e <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800402c:	4a14      	ldr	r2, [pc, #80]	; (8004080 <HAL_UART_IRQHandler+0x2a0>)
 800402e:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004034:	0018      	movs	r0, r3
 8004036:	f7fd ffc3 	bl	8001fc0 <HAL_DMA_Abort_IT>
 800403a:	1e03      	subs	r3, r0, #0
 800403c:	d01a      	beq.n	8004074 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004042:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004048:	0018      	movs	r0, r3
 800404a:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800404c:	e012      	b.n	8004074 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	0018      	movs	r0, r3
 8004052:	f000 f9b5 	bl	80043c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004056:	e00d      	b.n	8004074 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	0018      	movs	r0, r3
 800405c:	f000 f9b0 	bl	80043c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004060:	e008      	b.n	8004074 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	0018      	movs	r0, r3
 8004066:	f000 f9ab 	bl	80043c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2280      	movs	r2, #128	; 0x80
 800406e:	2100      	movs	r1, #0
 8004070:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8004072:	e17f      	b.n	8004374 <HAL_UART_IRQHandler+0x594>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004074:	46c0      	nop			; (mov r8, r8)
    return;
 8004076:	e17d      	b.n	8004374 <HAL_UART_IRQHandler+0x594>
 8004078:	0000080f 	.word	0x0000080f
 800407c:	04000120 	.word	0x04000120
 8004080:	08004dd7 	.word	0x08004dd7

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004088:	2b01      	cmp	r3, #1
 800408a:	d000      	beq.n	800408e <HAL_UART_IRQHandler+0x2ae>
 800408c:	e131      	b.n	80042f2 <HAL_UART_IRQHandler+0x512>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800408e:	23a4      	movs	r3, #164	; 0xa4
 8004090:	18fb      	adds	r3, r7, r3
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	2210      	movs	r2, #16
 8004096:	4013      	ands	r3, r2
 8004098:	d100      	bne.n	800409c <HAL_UART_IRQHandler+0x2bc>
 800409a:	e12a      	b.n	80042f2 <HAL_UART_IRQHandler+0x512>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800409c:	23a0      	movs	r3, #160	; 0xa0
 800409e:	18fb      	adds	r3, r7, r3
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	2210      	movs	r2, #16
 80040a4:	4013      	ands	r3, r2
 80040a6:	d100      	bne.n	80040aa <HAL_UART_IRQHandler+0x2ca>
 80040a8:	e123      	b.n	80042f2 <HAL_UART_IRQHandler+0x512>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	2210      	movs	r2, #16
 80040b0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	689b      	ldr	r3, [r3, #8]
 80040b8:	2240      	movs	r2, #64	; 0x40
 80040ba:	4013      	ands	r3, r2
 80040bc:	2b40      	cmp	r3, #64	; 0x40
 80040be:	d000      	beq.n	80040c2 <HAL_UART_IRQHandler+0x2e2>
 80040c0:	e09b      	b.n	80041fa <HAL_UART_IRQHandler+0x41a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	685a      	ldr	r2, [r3, #4]
 80040ca:	217e      	movs	r1, #126	; 0x7e
 80040cc:	187b      	adds	r3, r7, r1
 80040ce:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80040d0:	187b      	adds	r3, r7, r1
 80040d2:	881b      	ldrh	r3, [r3, #0]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d100      	bne.n	80040da <HAL_UART_IRQHandler+0x2fa>
 80040d8:	e14e      	b.n	8004378 <HAL_UART_IRQHandler+0x598>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2258      	movs	r2, #88	; 0x58
 80040de:	5a9b      	ldrh	r3, [r3, r2]
 80040e0:	187a      	adds	r2, r7, r1
 80040e2:	8812      	ldrh	r2, [r2, #0]
 80040e4:	429a      	cmp	r2, r3
 80040e6:	d300      	bcc.n	80040ea <HAL_UART_IRQHandler+0x30a>
 80040e8:	e146      	b.n	8004378 <HAL_UART_IRQHandler+0x598>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	187a      	adds	r2, r7, r1
 80040ee:	215a      	movs	r1, #90	; 0x5a
 80040f0:	8812      	ldrh	r2, [r2, #0]
 80040f2:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040f8:	699b      	ldr	r3, [r3, #24]
 80040fa:	2b20      	cmp	r3, #32
 80040fc:	d06e      	beq.n	80041dc <HAL_UART_IRQHandler+0x3fc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80040fe:	f3ef 8310 	mrs	r3, PRIMASK
 8004102:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8004104:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004106:	67bb      	str	r3, [r7, #120]	; 0x78
 8004108:	2301      	movs	r3, #1
 800410a:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800410c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800410e:	f383 8810 	msr	PRIMASK, r3
}
 8004112:	46c0      	nop			; (mov r8, r8)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	681a      	ldr	r2, [r3, #0]
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	499a      	ldr	r1, [pc, #616]	; (8004388 <HAL_UART_IRQHandler+0x5a8>)
 8004120:	400a      	ands	r2, r1
 8004122:	601a      	str	r2, [r3, #0]
 8004124:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004126:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004128:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800412a:	f383 8810 	msr	PRIMASK, r3
}
 800412e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004130:	f3ef 8310 	mrs	r3, PRIMASK
 8004134:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8004136:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004138:	677b      	str	r3, [r7, #116]	; 0x74
 800413a:	2301      	movs	r3, #1
 800413c:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800413e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004140:	f383 8810 	msr	PRIMASK, r3
}
 8004144:	46c0      	nop			; (mov r8, r8)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	689a      	ldr	r2, [r3, #8]
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	2101      	movs	r1, #1
 8004152:	438a      	bics	r2, r1
 8004154:	609a      	str	r2, [r3, #8]
 8004156:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004158:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800415a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800415c:	f383 8810 	msr	PRIMASK, r3
}
 8004160:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004162:	f3ef 8310 	mrs	r3, PRIMASK
 8004166:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8004168:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800416a:	673b      	str	r3, [r7, #112]	; 0x70
 800416c:	2301      	movs	r3, #1
 800416e:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004170:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004172:	f383 8810 	msr	PRIMASK, r3
}
 8004176:	46c0      	nop			; (mov r8, r8)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	689a      	ldr	r2, [r3, #8]
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	2140      	movs	r1, #64	; 0x40
 8004184:	438a      	bics	r2, r1
 8004186:	609a      	str	r2, [r3, #8]
 8004188:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800418a:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800418c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800418e:	f383 8810 	msr	PRIMASK, r3
}
 8004192:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2220      	movs	r2, #32
 8004198:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2200      	movs	r2, #0
 800419e:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80041a0:	f3ef 8310 	mrs	r3, PRIMASK
 80041a4:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 80041a6:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80041a8:	66fb      	str	r3, [r7, #108]	; 0x6c
 80041aa:	2301      	movs	r3, #1
 80041ac:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041ae:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80041b0:	f383 8810 	msr	PRIMASK, r3
}
 80041b4:	46c0      	nop			; (mov r8, r8)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	681a      	ldr	r2, [r3, #0]
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	2110      	movs	r1, #16
 80041c2:	438a      	bics	r2, r1
 80041c4:	601a      	str	r2, [r3, #0]
 80041c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80041c8:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041ca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80041cc:	f383 8810 	msr	PRIMASK, r3
}
 80041d0:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041d6:	0018      	movs	r0, r3
 80041d8:	f7fd feba 	bl	8001f50 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2258      	movs	r2, #88	; 0x58
 80041e0:	5a9a      	ldrh	r2, [r3, r2]
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	215a      	movs	r1, #90	; 0x5a
 80041e6:	5a5b      	ldrh	r3, [r3, r1]
 80041e8:	b29b      	uxth	r3, r3
 80041ea:	1ad3      	subs	r3, r2, r3
 80041ec:	b29a      	uxth	r2, r3
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	0011      	movs	r1, r2
 80041f2:	0018      	movs	r0, r3
 80041f4:	f7fc fd24 	bl	8000c40 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80041f8:	e0be      	b.n	8004378 <HAL_UART_IRQHandler+0x598>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2258      	movs	r2, #88	; 0x58
 80041fe:	5a99      	ldrh	r1, [r3, r2]
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	225a      	movs	r2, #90	; 0x5a
 8004204:	5a9b      	ldrh	r3, [r3, r2]
 8004206:	b29a      	uxth	r2, r3
 8004208:	208e      	movs	r0, #142	; 0x8e
 800420a:	183b      	adds	r3, r7, r0
 800420c:	1a8a      	subs	r2, r1, r2
 800420e:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	225a      	movs	r2, #90	; 0x5a
 8004214:	5a9b      	ldrh	r3, [r3, r2]
 8004216:	b29b      	uxth	r3, r3
 8004218:	2b00      	cmp	r3, #0
 800421a:	d100      	bne.n	800421e <HAL_UART_IRQHandler+0x43e>
 800421c:	e0ae      	b.n	800437c <HAL_UART_IRQHandler+0x59c>
          && (nb_rx_data > 0U))
 800421e:	183b      	adds	r3, r7, r0
 8004220:	881b      	ldrh	r3, [r3, #0]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d100      	bne.n	8004228 <HAL_UART_IRQHandler+0x448>
 8004226:	e0a9      	b.n	800437c <HAL_UART_IRQHandler+0x59c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004228:	f3ef 8310 	mrs	r3, PRIMASK
 800422c:	60fb      	str	r3, [r7, #12]
  return(result);
 800422e:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004230:	2488      	movs	r4, #136	; 0x88
 8004232:	193a      	adds	r2, r7, r4
 8004234:	6013      	str	r3, [r2, #0]
 8004236:	2301      	movs	r3, #1
 8004238:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800423a:	693b      	ldr	r3, [r7, #16]
 800423c:	f383 8810 	msr	PRIMASK, r3
}
 8004240:	46c0      	nop			; (mov r8, r8)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	681a      	ldr	r2, [r3, #0]
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	494f      	ldr	r1, [pc, #316]	; (800438c <HAL_UART_IRQHandler+0x5ac>)
 800424e:	400a      	ands	r2, r1
 8004250:	601a      	str	r2, [r3, #0]
 8004252:	193b      	adds	r3, r7, r4
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004258:	697b      	ldr	r3, [r7, #20]
 800425a:	f383 8810 	msr	PRIMASK, r3
}
 800425e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004260:	f3ef 8310 	mrs	r3, PRIMASK
 8004264:	61bb      	str	r3, [r7, #24]
  return(result);
 8004266:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004268:	2484      	movs	r4, #132	; 0x84
 800426a:	193a      	adds	r2, r7, r4
 800426c:	6013      	str	r3, [r2, #0]
 800426e:	2301      	movs	r3, #1
 8004270:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004272:	69fb      	ldr	r3, [r7, #28]
 8004274:	f383 8810 	msr	PRIMASK, r3
}
 8004278:	46c0      	nop			; (mov r8, r8)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	689a      	ldr	r2, [r3, #8]
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	2101      	movs	r1, #1
 8004286:	438a      	bics	r2, r1
 8004288:	609a      	str	r2, [r3, #8]
 800428a:	193b      	adds	r3, r7, r4
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004290:	6a3b      	ldr	r3, [r7, #32]
 8004292:	f383 8810 	msr	PRIMASK, r3
}
 8004296:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2220      	movs	r2, #32
 800429c:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2200      	movs	r2, #0
 80042a2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2200      	movs	r2, #0
 80042a8:	665a      	str	r2, [r3, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80042aa:	f3ef 8310 	mrs	r3, PRIMASK
 80042ae:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80042b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042b2:	2480      	movs	r4, #128	; 0x80
 80042b4:	193a      	adds	r2, r7, r4
 80042b6:	6013      	str	r3, [r2, #0]
 80042b8:	2301      	movs	r3, #1
 80042ba:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042be:	f383 8810 	msr	PRIMASK, r3
}
 80042c2:	46c0      	nop			; (mov r8, r8)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	681a      	ldr	r2, [r3, #0]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	2110      	movs	r1, #16
 80042d0:	438a      	bics	r2, r1
 80042d2:	601a      	str	r2, [r3, #0]
 80042d4:	193b      	adds	r3, r7, r4
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042dc:	f383 8810 	msr	PRIMASK, r3
}
 80042e0:	46c0      	nop			; (mov r8, r8)
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80042e2:	183b      	adds	r3, r7, r0
 80042e4:	881a      	ldrh	r2, [r3, #0]
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	0011      	movs	r1, r2
 80042ea:	0018      	movs	r0, r3
 80042ec:	f7fc fca8 	bl	8000c40 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80042f0:	e044      	b.n	800437c <HAL_UART_IRQHandler+0x59c>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80042f2:	23a4      	movs	r3, #164	; 0xa4
 80042f4:	18fb      	adds	r3, r7, r3
 80042f6:	681a      	ldr	r2, [r3, #0]
 80042f8:	2380      	movs	r3, #128	; 0x80
 80042fa:	035b      	lsls	r3, r3, #13
 80042fc:	4013      	ands	r3, r2
 80042fe:	d010      	beq.n	8004322 <HAL_UART_IRQHandler+0x542>
 8004300:	239c      	movs	r3, #156	; 0x9c
 8004302:	18fb      	adds	r3, r7, r3
 8004304:	681a      	ldr	r2, [r3, #0]
 8004306:	2380      	movs	r3, #128	; 0x80
 8004308:	03db      	lsls	r3, r3, #15
 800430a:	4013      	ands	r3, r2
 800430c:	d009      	beq.n	8004322 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	2280      	movs	r2, #128	; 0x80
 8004314:	0352      	lsls	r2, r2, #13
 8004316:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	0018      	movs	r0, r3
 800431c:	f000 fd9d 	bl	8004e5a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004320:	e02f      	b.n	8004382 <HAL_UART_IRQHandler+0x5a2>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004322:	23a4      	movs	r3, #164	; 0xa4
 8004324:	18fb      	adds	r3, r7, r3
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	2280      	movs	r2, #128	; 0x80
 800432a:	4013      	ands	r3, r2
 800432c:	d00f      	beq.n	800434e <HAL_UART_IRQHandler+0x56e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800432e:	23a0      	movs	r3, #160	; 0xa0
 8004330:	18fb      	adds	r3, r7, r3
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	2280      	movs	r2, #128	; 0x80
 8004336:	4013      	ands	r3, r2
 8004338:	d009      	beq.n	800434e <HAL_UART_IRQHandler+0x56e>
  {
    if (huart->TxISR != NULL)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800433e:	2b00      	cmp	r3, #0
 8004340:	d01e      	beq.n	8004380 <HAL_UART_IRQHandler+0x5a0>
    {
      huart->TxISR(huart);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004346:	687a      	ldr	r2, [r7, #4]
 8004348:	0010      	movs	r0, r2
 800434a:	4798      	blx	r3
    }
    return;
 800434c:	e018      	b.n	8004380 <HAL_UART_IRQHandler+0x5a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800434e:	23a4      	movs	r3, #164	; 0xa4
 8004350:	18fb      	adds	r3, r7, r3
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	2240      	movs	r2, #64	; 0x40
 8004356:	4013      	ands	r3, r2
 8004358:	d013      	beq.n	8004382 <HAL_UART_IRQHandler+0x5a2>
 800435a:	23a0      	movs	r3, #160	; 0xa0
 800435c:	18fb      	adds	r3, r7, r3
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	2240      	movs	r2, #64	; 0x40
 8004362:	4013      	ands	r3, r2
 8004364:	d00d      	beq.n	8004382 <HAL_UART_IRQHandler+0x5a2>
  {
    UART_EndTransmit_IT(huart);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	0018      	movs	r0, r3
 800436a:	f000 fd4b 	bl	8004e04 <UART_EndTransmit_IT>
    return;
 800436e:	e008      	b.n	8004382 <HAL_UART_IRQHandler+0x5a2>
      return;
 8004370:	46c0      	nop			; (mov r8, r8)
 8004372:	e006      	b.n	8004382 <HAL_UART_IRQHandler+0x5a2>
    return;
 8004374:	46c0      	nop			; (mov r8, r8)
 8004376:	e004      	b.n	8004382 <HAL_UART_IRQHandler+0x5a2>
      return;
 8004378:	46c0      	nop			; (mov r8, r8)
 800437a:	e002      	b.n	8004382 <HAL_UART_IRQHandler+0x5a2>
      return;
 800437c:	46c0      	nop			; (mov r8, r8)
 800437e:	e000      	b.n	8004382 <HAL_UART_IRQHandler+0x5a2>
    return;
 8004380:	46c0      	nop			; (mov r8, r8)
  }

}
 8004382:	46bd      	mov	sp, r7
 8004384:	b02b      	add	sp, #172	; 0xac
 8004386:	bd90      	pop	{r4, r7, pc}
 8004388:	fffffeff 	.word	0xfffffeff
 800438c:	fffffedf 	.word	0xfffffedf

08004390 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004390:	b580      	push	{r7, lr}
 8004392:	b082      	sub	sp, #8
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004398:	46c0      	nop			; (mov r8, r8)
 800439a:	46bd      	mov	sp, r7
 800439c:	b002      	add	sp, #8
 800439e:	bd80      	pop	{r7, pc}

080043a0 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b082      	sub	sp, #8
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 80043a8:	46c0      	nop			; (mov r8, r8)
 80043aa:	46bd      	mov	sp, r7
 80043ac:	b002      	add	sp, #8
 80043ae:	bd80      	pop	{r7, pc}

080043b0 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b082      	sub	sp, #8
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80043b8:	46c0      	nop			; (mov r8, r8)
 80043ba:	46bd      	mov	sp, r7
 80043bc:	b002      	add	sp, #8
 80043be:	bd80      	pop	{r7, pc}

080043c0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b082      	sub	sp, #8
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80043c8:	46c0      	nop			; (mov r8, r8)
 80043ca:	46bd      	mov	sp, r7
 80043cc:	b002      	add	sp, #8
 80043ce:	bd80      	pop	{r7, pc}

080043d0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b088      	sub	sp, #32
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80043d8:	231e      	movs	r3, #30
 80043da:	18fb      	adds	r3, r7, r3
 80043dc:	2200      	movs	r2, #0
 80043de:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	689a      	ldr	r2, [r3, #8]
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	691b      	ldr	r3, [r3, #16]
 80043e8:	431a      	orrs	r2, r3
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	695b      	ldr	r3, [r3, #20]
 80043ee:	431a      	orrs	r2, r3
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	69db      	ldr	r3, [r3, #28]
 80043f4:	4313      	orrs	r3, r2
 80043f6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	4a84      	ldr	r2, [pc, #528]	; (8004610 <UART_SetConfig+0x240>)
 8004400:	4013      	ands	r3, r2
 8004402:	0019      	movs	r1, r3
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	697a      	ldr	r2, [r7, #20]
 800440a:	430a      	orrs	r2, r1
 800440c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	685b      	ldr	r3, [r3, #4]
 8004414:	4a7f      	ldr	r2, [pc, #508]	; (8004614 <UART_SetConfig+0x244>)
 8004416:	4013      	ands	r3, r2
 8004418:	0019      	movs	r1, r3
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	68da      	ldr	r2, [r3, #12]
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	430a      	orrs	r2, r1
 8004424:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	699b      	ldr	r3, [r3, #24]
 800442a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6a1b      	ldr	r3, [r3, #32]
 8004430:	697a      	ldr	r2, [r7, #20]
 8004432:	4313      	orrs	r3, r2
 8004434:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	689b      	ldr	r3, [r3, #8]
 800443c:	4a76      	ldr	r2, [pc, #472]	; (8004618 <UART_SetConfig+0x248>)
 800443e:	4013      	ands	r3, r2
 8004440:	0019      	movs	r1, r3
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	697a      	ldr	r2, [r7, #20]
 8004448:	430a      	orrs	r2, r1
 800444a:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800444c:	4b73      	ldr	r3, [pc, #460]	; (800461c <UART_SetConfig+0x24c>)
 800444e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004450:	2203      	movs	r2, #3
 8004452:	4013      	ands	r3, r2
 8004454:	2b03      	cmp	r3, #3
 8004456:	d00d      	beq.n	8004474 <UART_SetConfig+0xa4>
 8004458:	d81b      	bhi.n	8004492 <UART_SetConfig+0xc2>
 800445a:	2b02      	cmp	r3, #2
 800445c:	d014      	beq.n	8004488 <UART_SetConfig+0xb8>
 800445e:	d818      	bhi.n	8004492 <UART_SetConfig+0xc2>
 8004460:	2b00      	cmp	r3, #0
 8004462:	d002      	beq.n	800446a <UART_SetConfig+0x9a>
 8004464:	2b01      	cmp	r3, #1
 8004466:	d00a      	beq.n	800447e <UART_SetConfig+0xae>
 8004468:	e013      	b.n	8004492 <UART_SetConfig+0xc2>
 800446a:	231f      	movs	r3, #31
 800446c:	18fb      	adds	r3, r7, r3
 800446e:	2200      	movs	r2, #0
 8004470:	701a      	strb	r2, [r3, #0]
 8004472:	e012      	b.n	800449a <UART_SetConfig+0xca>
 8004474:	231f      	movs	r3, #31
 8004476:	18fb      	adds	r3, r7, r3
 8004478:	2202      	movs	r2, #2
 800447a:	701a      	strb	r2, [r3, #0]
 800447c:	e00d      	b.n	800449a <UART_SetConfig+0xca>
 800447e:	231f      	movs	r3, #31
 8004480:	18fb      	adds	r3, r7, r3
 8004482:	2204      	movs	r2, #4
 8004484:	701a      	strb	r2, [r3, #0]
 8004486:	e008      	b.n	800449a <UART_SetConfig+0xca>
 8004488:	231f      	movs	r3, #31
 800448a:	18fb      	adds	r3, r7, r3
 800448c:	2208      	movs	r2, #8
 800448e:	701a      	strb	r2, [r3, #0]
 8004490:	e003      	b.n	800449a <UART_SetConfig+0xca>
 8004492:	231f      	movs	r3, #31
 8004494:	18fb      	adds	r3, r7, r3
 8004496:	2210      	movs	r2, #16
 8004498:	701a      	strb	r2, [r3, #0]
 800449a:	46c0      	nop			; (mov r8, r8)

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	69da      	ldr	r2, [r3, #28]
 80044a0:	2380      	movs	r3, #128	; 0x80
 80044a2:	021b      	lsls	r3, r3, #8
 80044a4:	429a      	cmp	r2, r3
 80044a6:	d15d      	bne.n	8004564 <UART_SetConfig+0x194>
  {
    switch (clocksource)
 80044a8:	231f      	movs	r3, #31
 80044aa:	18fb      	adds	r3, r7, r3
 80044ac:	781b      	ldrb	r3, [r3, #0]
 80044ae:	2b08      	cmp	r3, #8
 80044b0:	d015      	beq.n	80044de <UART_SetConfig+0x10e>
 80044b2:	dc18      	bgt.n	80044e6 <UART_SetConfig+0x116>
 80044b4:	2b04      	cmp	r3, #4
 80044b6:	d00d      	beq.n	80044d4 <UART_SetConfig+0x104>
 80044b8:	dc15      	bgt.n	80044e6 <UART_SetConfig+0x116>
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d002      	beq.n	80044c4 <UART_SetConfig+0xf4>
 80044be:	2b02      	cmp	r3, #2
 80044c0:	d005      	beq.n	80044ce <UART_SetConfig+0xfe>
 80044c2:	e010      	b.n	80044e6 <UART_SetConfig+0x116>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80044c4:	f7ff f84a 	bl	800355c <HAL_RCC_GetPCLK1Freq>
 80044c8:	0003      	movs	r3, r0
 80044ca:	61bb      	str	r3, [r7, #24]
        break;
 80044cc:	e012      	b.n	80044f4 <UART_SetConfig+0x124>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80044ce:	4b54      	ldr	r3, [pc, #336]	; (8004620 <UART_SetConfig+0x250>)
 80044d0:	61bb      	str	r3, [r7, #24]
        break;
 80044d2:	e00f      	b.n	80044f4 <UART_SetConfig+0x124>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80044d4:	f7fe ffd4 	bl	8003480 <HAL_RCC_GetSysClockFreq>
 80044d8:	0003      	movs	r3, r0
 80044da:	61bb      	str	r3, [r7, #24]
        break;
 80044dc:	e00a      	b.n	80044f4 <UART_SetConfig+0x124>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80044de:	2380      	movs	r3, #128	; 0x80
 80044e0:	021b      	lsls	r3, r3, #8
 80044e2:	61bb      	str	r3, [r7, #24]
        break;
 80044e4:	e006      	b.n	80044f4 <UART_SetConfig+0x124>
      default:
        pclk = 0U;
 80044e6:	2300      	movs	r3, #0
 80044e8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80044ea:	231e      	movs	r3, #30
 80044ec:	18fb      	adds	r3, r7, r3
 80044ee:	2201      	movs	r2, #1
 80044f0:	701a      	strb	r2, [r3, #0]
        break;
 80044f2:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80044f4:	69bb      	ldr	r3, [r7, #24]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d100      	bne.n	80044fc <UART_SetConfig+0x12c>
 80044fa:	e07b      	b.n	80045f4 <UART_SetConfig+0x224>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80044fc:	69bb      	ldr	r3, [r7, #24]
 80044fe:	005a      	lsls	r2, r3, #1
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	085b      	lsrs	r3, r3, #1
 8004506:	18d2      	adds	r2, r2, r3
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	685b      	ldr	r3, [r3, #4]
 800450c:	0019      	movs	r1, r3
 800450e:	0010      	movs	r0, r2
 8004510:	f7fb fe0c 	bl	800012c <__udivsi3>
 8004514:	0003      	movs	r3, r0
 8004516:	b29b      	uxth	r3, r3
 8004518:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800451a:	693b      	ldr	r3, [r7, #16]
 800451c:	2b0f      	cmp	r3, #15
 800451e:	d91c      	bls.n	800455a <UART_SetConfig+0x18a>
 8004520:	693a      	ldr	r2, [r7, #16]
 8004522:	2380      	movs	r3, #128	; 0x80
 8004524:	025b      	lsls	r3, r3, #9
 8004526:	429a      	cmp	r2, r3
 8004528:	d217      	bcs.n	800455a <UART_SetConfig+0x18a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800452a:	693b      	ldr	r3, [r7, #16]
 800452c:	b29a      	uxth	r2, r3
 800452e:	200e      	movs	r0, #14
 8004530:	183b      	adds	r3, r7, r0
 8004532:	210f      	movs	r1, #15
 8004534:	438a      	bics	r2, r1
 8004536:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004538:	693b      	ldr	r3, [r7, #16]
 800453a:	085b      	lsrs	r3, r3, #1
 800453c:	b29b      	uxth	r3, r3
 800453e:	2207      	movs	r2, #7
 8004540:	4013      	ands	r3, r2
 8004542:	b299      	uxth	r1, r3
 8004544:	183b      	adds	r3, r7, r0
 8004546:	183a      	adds	r2, r7, r0
 8004548:	8812      	ldrh	r2, [r2, #0]
 800454a:	430a      	orrs	r2, r1
 800454c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	183a      	adds	r2, r7, r0
 8004554:	8812      	ldrh	r2, [r2, #0]
 8004556:	60da      	str	r2, [r3, #12]
 8004558:	e04c      	b.n	80045f4 <UART_SetConfig+0x224>
      }
      else
      {
        ret = HAL_ERROR;
 800455a:	231e      	movs	r3, #30
 800455c:	18fb      	adds	r3, r7, r3
 800455e:	2201      	movs	r2, #1
 8004560:	701a      	strb	r2, [r3, #0]
 8004562:	e047      	b.n	80045f4 <UART_SetConfig+0x224>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004564:	231f      	movs	r3, #31
 8004566:	18fb      	adds	r3, r7, r3
 8004568:	781b      	ldrb	r3, [r3, #0]
 800456a:	2b08      	cmp	r3, #8
 800456c:	d015      	beq.n	800459a <UART_SetConfig+0x1ca>
 800456e:	dc18      	bgt.n	80045a2 <UART_SetConfig+0x1d2>
 8004570:	2b04      	cmp	r3, #4
 8004572:	d00d      	beq.n	8004590 <UART_SetConfig+0x1c0>
 8004574:	dc15      	bgt.n	80045a2 <UART_SetConfig+0x1d2>
 8004576:	2b00      	cmp	r3, #0
 8004578:	d002      	beq.n	8004580 <UART_SetConfig+0x1b0>
 800457a:	2b02      	cmp	r3, #2
 800457c:	d005      	beq.n	800458a <UART_SetConfig+0x1ba>
 800457e:	e010      	b.n	80045a2 <UART_SetConfig+0x1d2>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004580:	f7fe ffec 	bl	800355c <HAL_RCC_GetPCLK1Freq>
 8004584:	0003      	movs	r3, r0
 8004586:	61bb      	str	r3, [r7, #24]
        break;
 8004588:	e012      	b.n	80045b0 <UART_SetConfig+0x1e0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800458a:	4b25      	ldr	r3, [pc, #148]	; (8004620 <UART_SetConfig+0x250>)
 800458c:	61bb      	str	r3, [r7, #24]
        break;
 800458e:	e00f      	b.n	80045b0 <UART_SetConfig+0x1e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004590:	f7fe ff76 	bl	8003480 <HAL_RCC_GetSysClockFreq>
 8004594:	0003      	movs	r3, r0
 8004596:	61bb      	str	r3, [r7, #24]
        break;
 8004598:	e00a      	b.n	80045b0 <UART_SetConfig+0x1e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800459a:	2380      	movs	r3, #128	; 0x80
 800459c:	021b      	lsls	r3, r3, #8
 800459e:	61bb      	str	r3, [r7, #24]
        break;
 80045a0:	e006      	b.n	80045b0 <UART_SetConfig+0x1e0>
      default:
        pclk = 0U;
 80045a2:	2300      	movs	r3, #0
 80045a4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80045a6:	231e      	movs	r3, #30
 80045a8:	18fb      	adds	r3, r7, r3
 80045aa:	2201      	movs	r2, #1
 80045ac:	701a      	strb	r2, [r3, #0]
        break;
 80045ae:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80045b0:	69bb      	ldr	r3, [r7, #24]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d01e      	beq.n	80045f4 <UART_SetConfig+0x224>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	685b      	ldr	r3, [r3, #4]
 80045ba:	085a      	lsrs	r2, r3, #1
 80045bc:	69bb      	ldr	r3, [r7, #24]
 80045be:	18d2      	adds	r2, r2, r3
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	685b      	ldr	r3, [r3, #4]
 80045c4:	0019      	movs	r1, r3
 80045c6:	0010      	movs	r0, r2
 80045c8:	f7fb fdb0 	bl	800012c <__udivsi3>
 80045cc:	0003      	movs	r3, r0
 80045ce:	b29b      	uxth	r3, r3
 80045d0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80045d2:	693b      	ldr	r3, [r7, #16]
 80045d4:	2b0f      	cmp	r3, #15
 80045d6:	d909      	bls.n	80045ec <UART_SetConfig+0x21c>
 80045d8:	693a      	ldr	r2, [r7, #16]
 80045da:	2380      	movs	r3, #128	; 0x80
 80045dc:	025b      	lsls	r3, r3, #9
 80045de:	429a      	cmp	r2, r3
 80045e0:	d204      	bcs.n	80045ec <UART_SetConfig+0x21c>
      {
        huart->Instance->BRR = usartdiv;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	693a      	ldr	r2, [r7, #16]
 80045e8:	60da      	str	r2, [r3, #12]
 80045ea:	e003      	b.n	80045f4 <UART_SetConfig+0x224>
      }
      else
      {
        ret = HAL_ERROR;
 80045ec:	231e      	movs	r3, #30
 80045ee:	18fb      	adds	r3, r7, r3
 80045f0:	2201      	movs	r2, #1
 80045f2:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2200      	movs	r2, #0
 80045f8:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	2200      	movs	r2, #0
 80045fe:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004600:	231e      	movs	r3, #30
 8004602:	18fb      	adds	r3, r7, r3
 8004604:	781b      	ldrb	r3, [r3, #0]
}
 8004606:	0018      	movs	r0, r3
 8004608:	46bd      	mov	sp, r7
 800460a:	b008      	add	sp, #32
 800460c:	bd80      	pop	{r7, pc}
 800460e:	46c0      	nop			; (mov r8, r8)
 8004610:	ffff69f3 	.word	0xffff69f3
 8004614:	ffffcfff 	.word	0xffffcfff
 8004618:	fffff4ff 	.word	0xfffff4ff
 800461c:	40021000 	.word	0x40021000
 8004620:	007a1200 	.word	0x007a1200

08004624 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b082      	sub	sp, #8
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004630:	2201      	movs	r2, #1
 8004632:	4013      	ands	r3, r2
 8004634:	d00b      	beq.n	800464e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	685b      	ldr	r3, [r3, #4]
 800463c:	4a4a      	ldr	r2, [pc, #296]	; (8004768 <UART_AdvFeatureConfig+0x144>)
 800463e:	4013      	ands	r3, r2
 8004640:	0019      	movs	r1, r3
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	430a      	orrs	r2, r1
 800464c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004652:	2202      	movs	r2, #2
 8004654:	4013      	ands	r3, r2
 8004656:	d00b      	beq.n	8004670 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	4a43      	ldr	r2, [pc, #268]	; (800476c <UART_AdvFeatureConfig+0x148>)
 8004660:	4013      	ands	r3, r2
 8004662:	0019      	movs	r1, r3
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	430a      	orrs	r2, r1
 800466e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004674:	2204      	movs	r2, #4
 8004676:	4013      	ands	r3, r2
 8004678:	d00b      	beq.n	8004692 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	685b      	ldr	r3, [r3, #4]
 8004680:	4a3b      	ldr	r2, [pc, #236]	; (8004770 <UART_AdvFeatureConfig+0x14c>)
 8004682:	4013      	ands	r3, r2
 8004684:	0019      	movs	r1, r3
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	430a      	orrs	r2, r1
 8004690:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004696:	2208      	movs	r2, #8
 8004698:	4013      	ands	r3, r2
 800469a:	d00b      	beq.n	80046b4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	685b      	ldr	r3, [r3, #4]
 80046a2:	4a34      	ldr	r2, [pc, #208]	; (8004774 <UART_AdvFeatureConfig+0x150>)
 80046a4:	4013      	ands	r3, r2
 80046a6:	0019      	movs	r1, r3
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	430a      	orrs	r2, r1
 80046b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046b8:	2210      	movs	r2, #16
 80046ba:	4013      	ands	r3, r2
 80046bc:	d00b      	beq.n	80046d6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	689b      	ldr	r3, [r3, #8]
 80046c4:	4a2c      	ldr	r2, [pc, #176]	; (8004778 <UART_AdvFeatureConfig+0x154>)
 80046c6:	4013      	ands	r3, r2
 80046c8:	0019      	movs	r1, r3
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	430a      	orrs	r2, r1
 80046d4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046da:	2220      	movs	r2, #32
 80046dc:	4013      	ands	r3, r2
 80046de:	d00b      	beq.n	80046f8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	689b      	ldr	r3, [r3, #8]
 80046e6:	4a25      	ldr	r2, [pc, #148]	; (800477c <UART_AdvFeatureConfig+0x158>)
 80046e8:	4013      	ands	r3, r2
 80046ea:	0019      	movs	r1, r3
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	430a      	orrs	r2, r1
 80046f6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046fc:	2240      	movs	r2, #64	; 0x40
 80046fe:	4013      	ands	r3, r2
 8004700:	d01d      	beq.n	800473e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	685b      	ldr	r3, [r3, #4]
 8004708:	4a1d      	ldr	r2, [pc, #116]	; (8004780 <UART_AdvFeatureConfig+0x15c>)
 800470a:	4013      	ands	r3, r2
 800470c:	0019      	movs	r1, r3
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	430a      	orrs	r2, r1
 8004718:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800471e:	2380      	movs	r3, #128	; 0x80
 8004720:	035b      	lsls	r3, r3, #13
 8004722:	429a      	cmp	r2, r3
 8004724:	d10b      	bne.n	800473e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	685b      	ldr	r3, [r3, #4]
 800472c:	4a15      	ldr	r2, [pc, #84]	; (8004784 <UART_AdvFeatureConfig+0x160>)
 800472e:	4013      	ands	r3, r2
 8004730:	0019      	movs	r1, r3
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	430a      	orrs	r2, r1
 800473c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004742:	2280      	movs	r2, #128	; 0x80
 8004744:	4013      	ands	r3, r2
 8004746:	d00b      	beq.n	8004760 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	685b      	ldr	r3, [r3, #4]
 800474e:	4a0e      	ldr	r2, [pc, #56]	; (8004788 <UART_AdvFeatureConfig+0x164>)
 8004750:	4013      	ands	r3, r2
 8004752:	0019      	movs	r1, r3
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	430a      	orrs	r2, r1
 800475e:	605a      	str	r2, [r3, #4]
  }
}
 8004760:	46c0      	nop			; (mov r8, r8)
 8004762:	46bd      	mov	sp, r7
 8004764:	b002      	add	sp, #8
 8004766:	bd80      	pop	{r7, pc}
 8004768:	fffdffff 	.word	0xfffdffff
 800476c:	fffeffff 	.word	0xfffeffff
 8004770:	fffbffff 	.word	0xfffbffff
 8004774:	ffff7fff 	.word	0xffff7fff
 8004778:	ffffefff 	.word	0xffffefff
 800477c:	ffffdfff 	.word	0xffffdfff
 8004780:	ffefffff 	.word	0xffefffff
 8004784:	ff9fffff 	.word	0xff9fffff
 8004788:	fff7ffff 	.word	0xfff7ffff

0800478c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	b086      	sub	sp, #24
 8004790:	af02      	add	r7, sp, #8
 8004792:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2280      	movs	r2, #128	; 0x80
 8004798:	2100      	movs	r1, #0
 800479a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800479c:	f7fc fd6e 	bl	800127c <HAL_GetTick>
 80047a0:	0003      	movs	r3, r0
 80047a2:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	2208      	movs	r2, #8
 80047ac:	4013      	ands	r3, r2
 80047ae:	2b08      	cmp	r3, #8
 80047b0:	d10c      	bne.n	80047cc <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	2280      	movs	r2, #128	; 0x80
 80047b6:	0391      	lsls	r1, r2, #14
 80047b8:	6878      	ldr	r0, [r7, #4]
 80047ba:	4a17      	ldr	r2, [pc, #92]	; (8004818 <UART_CheckIdleState+0x8c>)
 80047bc:	9200      	str	r2, [sp, #0]
 80047be:	2200      	movs	r2, #0
 80047c0:	f000 f82c 	bl	800481c <UART_WaitOnFlagUntilTimeout>
 80047c4:	1e03      	subs	r3, r0, #0
 80047c6:	d001      	beq.n	80047cc <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80047c8:	2303      	movs	r3, #3
 80047ca:	e021      	b.n	8004810 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	2204      	movs	r2, #4
 80047d4:	4013      	ands	r3, r2
 80047d6:	2b04      	cmp	r3, #4
 80047d8:	d10c      	bne.n	80047f4 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	2280      	movs	r2, #128	; 0x80
 80047de:	03d1      	lsls	r1, r2, #15
 80047e0:	6878      	ldr	r0, [r7, #4]
 80047e2:	4a0d      	ldr	r2, [pc, #52]	; (8004818 <UART_CheckIdleState+0x8c>)
 80047e4:	9200      	str	r2, [sp, #0]
 80047e6:	2200      	movs	r2, #0
 80047e8:	f000 f818 	bl	800481c <UART_WaitOnFlagUntilTimeout>
 80047ec:	1e03      	subs	r3, r0, #0
 80047ee:	d001      	beq.n	80047f4 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80047f0:	2303      	movs	r3, #3
 80047f2:	e00d      	b.n	8004810 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2220      	movs	r2, #32
 80047f8:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	2220      	movs	r2, #32
 80047fe:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2200      	movs	r2, #0
 8004804:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2274      	movs	r2, #116	; 0x74
 800480a:	2100      	movs	r1, #0
 800480c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800480e:	2300      	movs	r3, #0
}
 8004810:	0018      	movs	r0, r3
 8004812:	46bd      	mov	sp, r7
 8004814:	b004      	add	sp, #16
 8004816:	bd80      	pop	{r7, pc}
 8004818:	01ffffff 	.word	0x01ffffff

0800481c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800481c:	b580      	push	{r7, lr}
 800481e:	b094      	sub	sp, #80	; 0x50
 8004820:	af00      	add	r7, sp, #0
 8004822:	60f8      	str	r0, [r7, #12]
 8004824:	60b9      	str	r1, [r7, #8]
 8004826:	603b      	str	r3, [r7, #0]
 8004828:	1dfb      	adds	r3, r7, #7
 800482a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800482c:	e0a3      	b.n	8004976 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800482e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004830:	3301      	adds	r3, #1
 8004832:	d100      	bne.n	8004836 <UART_WaitOnFlagUntilTimeout+0x1a>
 8004834:	e09f      	b.n	8004976 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004836:	f7fc fd21 	bl	800127c <HAL_GetTick>
 800483a:	0002      	movs	r2, r0
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	1ad3      	subs	r3, r2, r3
 8004840:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004842:	429a      	cmp	r2, r3
 8004844:	d302      	bcc.n	800484c <UART_WaitOnFlagUntilTimeout+0x30>
 8004846:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004848:	2b00      	cmp	r3, #0
 800484a:	d13d      	bne.n	80048c8 <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800484c:	f3ef 8310 	mrs	r3, PRIMASK
 8004850:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8004852:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004854:	647b      	str	r3, [r7, #68]	; 0x44
 8004856:	2301      	movs	r3, #1
 8004858:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800485a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800485c:	f383 8810 	msr	PRIMASK, r3
}
 8004860:	46c0      	nop			; (mov r8, r8)
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	681a      	ldr	r2, [r3, #0]
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	494c      	ldr	r1, [pc, #304]	; (80049a0 <UART_WaitOnFlagUntilTimeout+0x184>)
 800486e:	400a      	ands	r2, r1
 8004870:	601a      	str	r2, [r3, #0]
 8004872:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004874:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004876:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004878:	f383 8810 	msr	PRIMASK, r3
}
 800487c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800487e:	f3ef 8310 	mrs	r3, PRIMASK
 8004882:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8004884:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004886:	643b      	str	r3, [r7, #64]	; 0x40
 8004888:	2301      	movs	r3, #1
 800488a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800488c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800488e:	f383 8810 	msr	PRIMASK, r3
}
 8004892:	46c0      	nop			; (mov r8, r8)
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	689a      	ldr	r2, [r3, #8]
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	2101      	movs	r1, #1
 80048a0:	438a      	bics	r2, r1
 80048a2:	609a      	str	r2, [r3, #8]
 80048a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80048a6:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80048aa:	f383 8810 	msr	PRIMASK, r3
}
 80048ae:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	2220      	movs	r2, #32
 80048b4:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	2220      	movs	r2, #32
 80048ba:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	2274      	movs	r2, #116	; 0x74
 80048c0:	2100      	movs	r1, #0
 80048c2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80048c4:	2303      	movs	r3, #3
 80048c6:	e067      	b.n	8004998 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	2204      	movs	r2, #4
 80048d0:	4013      	ands	r3, r2
 80048d2:	d050      	beq.n	8004976 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	69da      	ldr	r2, [r3, #28]
 80048da:	2380      	movs	r3, #128	; 0x80
 80048dc:	011b      	lsls	r3, r3, #4
 80048de:	401a      	ands	r2, r3
 80048e0:	2380      	movs	r3, #128	; 0x80
 80048e2:	011b      	lsls	r3, r3, #4
 80048e4:	429a      	cmp	r2, r3
 80048e6:	d146      	bne.n	8004976 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	2280      	movs	r2, #128	; 0x80
 80048ee:	0112      	lsls	r2, r2, #4
 80048f0:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80048f2:	f3ef 8310 	mrs	r3, PRIMASK
 80048f6:	613b      	str	r3, [r7, #16]
  return(result);
 80048f8:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80048fa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80048fc:	2301      	movs	r3, #1
 80048fe:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004900:	697b      	ldr	r3, [r7, #20]
 8004902:	f383 8810 	msr	PRIMASK, r3
}
 8004906:	46c0      	nop			; (mov r8, r8)
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	681a      	ldr	r2, [r3, #0]
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	4923      	ldr	r1, [pc, #140]	; (80049a0 <UART_WaitOnFlagUntilTimeout+0x184>)
 8004914:	400a      	ands	r2, r1
 8004916:	601a      	str	r2, [r3, #0]
 8004918:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800491a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800491c:	69bb      	ldr	r3, [r7, #24]
 800491e:	f383 8810 	msr	PRIMASK, r3
}
 8004922:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004924:	f3ef 8310 	mrs	r3, PRIMASK
 8004928:	61fb      	str	r3, [r7, #28]
  return(result);
 800492a:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800492c:	64bb      	str	r3, [r7, #72]	; 0x48
 800492e:	2301      	movs	r3, #1
 8004930:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004932:	6a3b      	ldr	r3, [r7, #32]
 8004934:	f383 8810 	msr	PRIMASK, r3
}
 8004938:	46c0      	nop			; (mov r8, r8)
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	689a      	ldr	r2, [r3, #8]
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	2101      	movs	r1, #1
 8004946:	438a      	bics	r2, r1
 8004948:	609a      	str	r2, [r3, #8]
 800494a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800494c:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800494e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004950:	f383 8810 	msr	PRIMASK, r3
}
 8004954:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	2220      	movs	r2, #32
 800495a:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	2220      	movs	r2, #32
 8004960:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	2280      	movs	r2, #128	; 0x80
 8004966:	2120      	movs	r1, #32
 8004968:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	2274      	movs	r2, #116	; 0x74
 800496e:	2100      	movs	r1, #0
 8004970:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004972:	2303      	movs	r3, #3
 8004974:	e010      	b.n	8004998 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	69db      	ldr	r3, [r3, #28]
 800497c:	68ba      	ldr	r2, [r7, #8]
 800497e:	4013      	ands	r3, r2
 8004980:	68ba      	ldr	r2, [r7, #8]
 8004982:	1ad3      	subs	r3, r2, r3
 8004984:	425a      	negs	r2, r3
 8004986:	4153      	adcs	r3, r2
 8004988:	b2db      	uxtb	r3, r3
 800498a:	001a      	movs	r2, r3
 800498c:	1dfb      	adds	r3, r7, #7
 800498e:	781b      	ldrb	r3, [r3, #0]
 8004990:	429a      	cmp	r2, r3
 8004992:	d100      	bne.n	8004996 <UART_WaitOnFlagUntilTimeout+0x17a>
 8004994:	e74b      	b.n	800482e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004996:	2300      	movs	r3, #0
}
 8004998:	0018      	movs	r0, r3
 800499a:	46bd      	mov	sp, r7
 800499c:	b014      	add	sp, #80	; 0x50
 800499e:	bd80      	pop	{r7, pc}
 80049a0:	fffffe5f 	.word	0xfffffe5f

080049a4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b090      	sub	sp, #64	; 0x40
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	60f8      	str	r0, [r7, #12]
 80049ac:	60b9      	str	r1, [r7, #8]
 80049ae:	1dbb      	adds	r3, r7, #6
 80049b0:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	68ba      	ldr	r2, [r7, #8]
 80049b6:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	1dba      	adds	r2, r7, #6
 80049bc:	2158      	movs	r1, #88	; 0x58
 80049be:	8812      	ldrh	r2, [r2, #0]
 80049c0:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	2280      	movs	r2, #128	; 0x80
 80049c6:	2100      	movs	r1, #0
 80049c8:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	2222      	movs	r2, #34	; 0x22
 80049ce:	67da      	str	r2, [r3, #124]	; 0x7c

  if (huart->hdmarx != NULL)
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d02b      	beq.n	8004a30 <UART_Start_Receive_DMA+0x8c>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049dc:	4a3f      	ldr	r2, [pc, #252]	; (8004adc <UART_Start_Receive_DMA+0x138>)
 80049de:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049e4:	4a3e      	ldr	r2, [pc, #248]	; (8004ae0 <UART_Start_Receive_DMA+0x13c>)
 80049e6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049ec:	4a3d      	ldr	r2, [pc, #244]	; (8004ae4 <UART_Start_Receive_DMA+0x140>)
 80049ee:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049f4:	2200      	movs	r2, #0
 80049f6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	6f18      	ldr	r0, [r3, #112]	; 0x70
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	3324      	adds	r3, #36	; 0x24
 8004a02:	0019      	movs	r1, r3
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a08:	001a      	movs	r2, r3
 8004a0a:	1dbb      	adds	r3, r7, #6
 8004a0c:	881b      	ldrh	r3, [r3, #0]
 8004a0e:	f7fd fa39 	bl	8001e84 <HAL_DMA_Start_IT>
 8004a12:	1e03      	subs	r3, r0, #0
 8004a14:	d00c      	beq.n	8004a30 <UART_Start_Receive_DMA+0x8c>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	2280      	movs	r2, #128	; 0x80
 8004a1a:	2110      	movs	r1, #16
 8004a1c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	2274      	movs	r2, #116	; 0x74
 8004a22:	2100      	movs	r1, #0
 8004a24:	5499      	strb	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	2220      	movs	r2, #32
 8004a2a:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_ERROR;
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	e050      	b.n	8004ad2 <UART_Start_Receive_DMA+0x12e>
    }
  }
  __HAL_UNLOCK(huart);
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	2274      	movs	r2, #116	; 0x74
 8004a34:	2100      	movs	r1, #0
 8004a36:	5499      	strb	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a38:	f3ef 8310 	mrs	r3, PRIMASK
 8004a3c:	613b      	str	r3, [r7, #16]
  return(result);
 8004a3e:	693b      	ldr	r3, [r7, #16]

  /* Enable the UART Parity Error Interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004a40:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004a42:	2301      	movs	r3, #1
 8004a44:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a46:	697b      	ldr	r3, [r7, #20]
 8004a48:	f383 8810 	msr	PRIMASK, r3
}
 8004a4c:	46c0      	nop			; (mov r8, r8)
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	681a      	ldr	r2, [r3, #0]
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	2180      	movs	r1, #128	; 0x80
 8004a5a:	0049      	lsls	r1, r1, #1
 8004a5c:	430a      	orrs	r2, r1
 8004a5e:	601a      	str	r2, [r3, #0]
 8004a60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a62:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a64:	69bb      	ldr	r3, [r7, #24]
 8004a66:	f383 8810 	msr	PRIMASK, r3
}
 8004a6a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a6c:	f3ef 8310 	mrs	r3, PRIMASK
 8004a70:	61fb      	str	r3, [r7, #28]
  return(result);
 8004a72:	69fb      	ldr	r3, [r7, #28]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a74:	63bb      	str	r3, [r7, #56]	; 0x38
 8004a76:	2301      	movs	r3, #1
 8004a78:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a7a:	6a3b      	ldr	r3, [r7, #32]
 8004a7c:	f383 8810 	msr	PRIMASK, r3
}
 8004a80:	46c0      	nop			; (mov r8, r8)
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	689a      	ldr	r2, [r3, #8]
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	2101      	movs	r1, #1
 8004a8e:	430a      	orrs	r2, r1
 8004a90:	609a      	str	r2, [r3, #8]
 8004a92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a94:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a98:	f383 8810 	msr	PRIMASK, r3
}
 8004a9c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a9e:	f3ef 8310 	mrs	r3, PRIMASK
 8004aa2:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8004aa4:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004aa6:	637b      	str	r3, [r7, #52]	; 0x34
 8004aa8:	2301      	movs	r3, #1
 8004aaa:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004aac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004aae:	f383 8810 	msr	PRIMASK, r3
}
 8004ab2:	46c0      	nop			; (mov r8, r8)
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	689a      	ldr	r2, [r3, #8]
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	2140      	movs	r1, #64	; 0x40
 8004ac0:	430a      	orrs	r2, r1
 8004ac2:	609a      	str	r2, [r3, #8]
 8004ac4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ac6:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ac8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004aca:	f383 8810 	msr	PRIMASK, r3
}
 8004ace:	46c0      	nop			; (mov r8, r8)

  return HAL_OK;
 8004ad0:	2300      	movs	r3, #0
}
 8004ad2:	0018      	movs	r0, r3
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	b010      	add	sp, #64	; 0x40
 8004ad8:	bd80      	pop	{r7, pc}
 8004ada:	46c0      	nop			; (mov r8, r8)
 8004adc:	08004bf5 	.word	0x08004bf5
 8004ae0:	08004d19 	.word	0x08004d19
 8004ae4:	08004d55 	.word	0x08004d55

08004ae8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	b086      	sub	sp, #24
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004af0:	f3ef 8310 	mrs	r3, PRIMASK
 8004af4:	60bb      	str	r3, [r7, #8]
  return(result);
 8004af6:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004af8:	617b      	str	r3, [r7, #20]
 8004afa:	2301      	movs	r3, #1
 8004afc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	f383 8810 	msr	PRIMASK, r3
}
 8004b04:	46c0      	nop			; (mov r8, r8)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	681a      	ldr	r2, [r3, #0]
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	21c0      	movs	r1, #192	; 0xc0
 8004b12:	438a      	bics	r2, r1
 8004b14:	601a      	str	r2, [r3, #0]
 8004b16:	697b      	ldr	r3, [r7, #20]
 8004b18:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b1a:	693b      	ldr	r3, [r7, #16]
 8004b1c:	f383 8810 	msr	PRIMASK, r3
}
 8004b20:	46c0      	nop			; (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2220      	movs	r2, #32
 8004b26:	679a      	str	r2, [r3, #120]	; 0x78
}
 8004b28:	46c0      	nop			; (mov r8, r8)
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	b006      	add	sp, #24
 8004b2e:	bd80      	pop	{r7, pc}

08004b30 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b08e      	sub	sp, #56	; 0x38
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b38:	f3ef 8310 	mrs	r3, PRIMASK
 8004b3c:	617b      	str	r3, [r7, #20]
  return(result);
 8004b3e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b40:	637b      	str	r3, [r7, #52]	; 0x34
 8004b42:	2301      	movs	r3, #1
 8004b44:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b46:	69bb      	ldr	r3, [r7, #24]
 8004b48:	f383 8810 	msr	PRIMASK, r3
}
 8004b4c:	46c0      	nop			; (mov r8, r8)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	681a      	ldr	r2, [r3, #0]
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	4925      	ldr	r1, [pc, #148]	; (8004bf0 <UART_EndRxTransfer+0xc0>)
 8004b5a:	400a      	ands	r2, r1
 8004b5c:	601a      	str	r2, [r3, #0]
 8004b5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b60:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b62:	69fb      	ldr	r3, [r7, #28]
 8004b64:	f383 8810 	msr	PRIMASK, r3
}
 8004b68:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b6a:	f3ef 8310 	mrs	r3, PRIMASK
 8004b6e:	623b      	str	r3, [r7, #32]
  return(result);
 8004b70:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b72:	633b      	str	r3, [r7, #48]	; 0x30
 8004b74:	2301      	movs	r3, #1
 8004b76:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b7a:	f383 8810 	msr	PRIMASK, r3
}
 8004b7e:	46c0      	nop			; (mov r8, r8)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	689a      	ldr	r2, [r3, #8]
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	2101      	movs	r1, #1
 8004b8c:	438a      	bics	r2, r1
 8004b8e:	609a      	str	r2, [r3, #8]
 8004b90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b92:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b96:	f383 8810 	msr	PRIMASK, r3
}
 8004b9a:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ba0:	2b01      	cmp	r3, #1
 8004ba2:	d118      	bne.n	8004bd6 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ba4:	f3ef 8310 	mrs	r3, PRIMASK
 8004ba8:	60bb      	str	r3, [r7, #8]
  return(result);
 8004baa:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bac:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004bae:	2301      	movs	r3, #1
 8004bb0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	f383 8810 	msr	PRIMASK, r3
}
 8004bb8:	46c0      	nop			; (mov r8, r8)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	681a      	ldr	r2, [r3, #0]
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	2110      	movs	r1, #16
 8004bc6:	438a      	bics	r2, r1
 8004bc8:	601a      	str	r2, [r3, #0]
 8004bca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bcc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bce:	693b      	ldr	r3, [r7, #16]
 8004bd0:	f383 8810 	msr	PRIMASK, r3
}
 8004bd4:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	2220      	movs	r2, #32
 8004bda:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2200      	movs	r2, #0
 8004be0:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2200      	movs	r2, #0
 8004be6:	665a      	str	r2, [r3, #100]	; 0x64
}
 8004be8:	46c0      	nop			; (mov r8, r8)
 8004bea:	46bd      	mov	sp, r7
 8004bec:	b00e      	add	sp, #56	; 0x38
 8004bee:	bd80      	pop	{r7, pc}
 8004bf0:	fffffedf 	.word	0xfffffedf

08004bf4 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b094      	sub	sp, #80	; 0x50
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c00:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	699b      	ldr	r3, [r3, #24]
 8004c06:	2b20      	cmp	r3, #32
 8004c08:	d06e      	beq.n	8004ce8 <UART_DMAReceiveCplt+0xf4>
  {
    huart->RxXferCount = 0U;
 8004c0a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004c0c:	225a      	movs	r2, #90	; 0x5a
 8004c0e:	2100      	movs	r1, #0
 8004c10:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c12:	f3ef 8310 	mrs	r3, PRIMASK
 8004c16:	61bb      	str	r3, [r7, #24]
  return(result);
 8004c18:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004c1a:	64bb      	str	r3, [r7, #72]	; 0x48
 8004c1c:	2301      	movs	r3, #1
 8004c1e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c20:	69fb      	ldr	r3, [r7, #28]
 8004c22:	f383 8810 	msr	PRIMASK, r3
}
 8004c26:	46c0      	nop			; (mov r8, r8)
 8004c28:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	681a      	ldr	r2, [r3, #0]
 8004c2e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	4938      	ldr	r1, [pc, #224]	; (8004d14 <UART_DMAReceiveCplt+0x120>)
 8004c34:	400a      	ands	r2, r1
 8004c36:	601a      	str	r2, [r3, #0]
 8004c38:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004c3a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c3c:	6a3b      	ldr	r3, [r7, #32]
 8004c3e:	f383 8810 	msr	PRIMASK, r3
}
 8004c42:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c44:	f3ef 8310 	mrs	r3, PRIMASK
 8004c48:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c4c:	647b      	str	r3, [r7, #68]	; 0x44
 8004c4e:	2301      	movs	r3, #1
 8004c50:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c54:	f383 8810 	msr	PRIMASK, r3
}
 8004c58:	46c0      	nop			; (mov r8, r8)
 8004c5a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	689a      	ldr	r2, [r3, #8]
 8004c60:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	2101      	movs	r1, #1
 8004c66:	438a      	bics	r2, r1
 8004c68:	609a      	str	r2, [r3, #8]
 8004c6a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004c6c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c70:	f383 8810 	msr	PRIMASK, r3
}
 8004c74:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c76:	f3ef 8310 	mrs	r3, PRIMASK
 8004c7a:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8004c7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c7e:	643b      	str	r3, [r7, #64]	; 0x40
 8004c80:	2301      	movs	r3, #1
 8004c82:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c86:	f383 8810 	msr	PRIMASK, r3
}
 8004c8a:	46c0      	nop			; (mov r8, r8)
 8004c8c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	689a      	ldr	r2, [r3, #8]
 8004c92:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	2140      	movs	r1, #64	; 0x40
 8004c98:	438a      	bics	r2, r1
 8004c9a:	609a      	str	r2, [r3, #8]
 8004c9c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004c9e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ca0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ca2:	f383 8810 	msr	PRIMASK, r3
}
 8004ca6:	46c0      	nop			; (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004ca8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004caa:	2220      	movs	r2, #32
 8004cac:	67da      	str	r2, [r3, #124]	; 0x7c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004cae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004cb0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004cb2:	2b01      	cmp	r3, #1
 8004cb4:	d118      	bne.n	8004ce8 <UART_DMAReceiveCplt+0xf4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004cb6:	f3ef 8310 	mrs	r3, PRIMASK
 8004cba:	60fb      	str	r3, [r7, #12]
  return(result);
 8004cbc:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004cbe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004cc0:	2301      	movs	r3, #1
 8004cc2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004cc4:	693b      	ldr	r3, [r7, #16]
 8004cc6:	f383 8810 	msr	PRIMASK, r3
}
 8004cca:	46c0      	nop			; (mov r8, r8)
 8004ccc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	681a      	ldr	r2, [r3, #0]
 8004cd2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	2110      	movs	r1, #16
 8004cd8:	438a      	bics	r2, r1
 8004cda:	601a      	str	r2, [r3, #0]
 8004cdc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004cde:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ce0:	697b      	ldr	r3, [r7, #20]
 8004ce2:	f383 8810 	msr	PRIMASK, r3
}
 8004ce6:	46c0      	nop			; (mov r8, r8)
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ce8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004cea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004cec:	2b01      	cmp	r3, #1
 8004cee:	d108      	bne.n	8004d02 <UART_DMAReceiveCplt+0x10e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004cf0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004cf2:	2258      	movs	r2, #88	; 0x58
 8004cf4:	5a9a      	ldrh	r2, [r3, r2]
 8004cf6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004cf8:	0011      	movs	r1, r2
 8004cfa:	0018      	movs	r0, r3
 8004cfc:	f7fb ffa0 	bl	8000c40 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004d00:	e003      	b.n	8004d0a <UART_DMAReceiveCplt+0x116>
    HAL_UART_RxCpltCallback(huart);
 8004d02:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004d04:	0018      	movs	r0, r3
 8004d06:	f7ff fb4b 	bl	80043a0 <HAL_UART_RxCpltCallback>
}
 8004d0a:	46c0      	nop			; (mov r8, r8)
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	b014      	add	sp, #80	; 0x50
 8004d10:	bd80      	pop	{r7, pc}
 8004d12:	46c0      	nop			; (mov r8, r8)
 8004d14:	fffffeff 	.word	0xfffffeff

08004d18 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b084      	sub	sp, #16
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d24:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d2a:	2b01      	cmp	r3, #1
 8004d2c:	d10a      	bne.n	8004d44 <UART_DMARxHalfCplt+0x2c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	2258      	movs	r2, #88	; 0x58
 8004d32:	5a9b      	ldrh	r3, [r3, r2]
 8004d34:	085b      	lsrs	r3, r3, #1
 8004d36:	b29a      	uxth	r2, r3
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	0011      	movs	r1, r2
 8004d3c:	0018      	movs	r0, r3
 8004d3e:	f7fb ff7f 	bl	8000c40 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004d42:	e003      	b.n	8004d4c <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	0018      	movs	r0, r3
 8004d48:	f7ff fb32 	bl	80043b0 <HAL_UART_RxHalfCpltCallback>
}
 8004d4c:	46c0      	nop			; (mov r8, r8)
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	b004      	add	sp, #16
 8004d52:	bd80      	pop	{r7, pc}

08004d54 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b086      	sub	sp, #24
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d60:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8004d62:	697b      	ldr	r3, [r7, #20]
 8004d64:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004d66:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8004d68:	697b      	ldr	r3, [r7, #20]
 8004d6a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004d6c:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8004d6e:	697b      	ldr	r3, [r7, #20]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	689b      	ldr	r3, [r3, #8]
 8004d74:	2280      	movs	r2, #128	; 0x80
 8004d76:	4013      	ands	r3, r2
 8004d78:	2b80      	cmp	r3, #128	; 0x80
 8004d7a:	d10a      	bne.n	8004d92 <UART_DMAError+0x3e>
 8004d7c:	693b      	ldr	r3, [r7, #16]
 8004d7e:	2b21      	cmp	r3, #33	; 0x21
 8004d80:	d107      	bne.n	8004d92 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8004d82:	697b      	ldr	r3, [r7, #20]
 8004d84:	2252      	movs	r2, #82	; 0x52
 8004d86:	2100      	movs	r1, #0
 8004d88:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8004d8a:	697b      	ldr	r3, [r7, #20]
 8004d8c:	0018      	movs	r0, r3
 8004d8e:	f7ff feab 	bl	8004ae8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8004d92:	697b      	ldr	r3, [r7, #20]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	689b      	ldr	r3, [r3, #8]
 8004d98:	2240      	movs	r2, #64	; 0x40
 8004d9a:	4013      	ands	r3, r2
 8004d9c:	2b40      	cmp	r3, #64	; 0x40
 8004d9e:	d10a      	bne.n	8004db6 <UART_DMAError+0x62>
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	2b22      	cmp	r3, #34	; 0x22
 8004da4:	d107      	bne.n	8004db6 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8004da6:	697b      	ldr	r3, [r7, #20]
 8004da8:	225a      	movs	r2, #90	; 0x5a
 8004daa:	2100      	movs	r1, #0
 8004dac:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8004dae:	697b      	ldr	r3, [r7, #20]
 8004db0:	0018      	movs	r0, r3
 8004db2:	f7ff febd 	bl	8004b30 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004db6:	697b      	ldr	r3, [r7, #20]
 8004db8:	2280      	movs	r2, #128	; 0x80
 8004dba:	589b      	ldr	r3, [r3, r2]
 8004dbc:	2210      	movs	r2, #16
 8004dbe:	431a      	orrs	r2, r3
 8004dc0:	697b      	ldr	r3, [r7, #20]
 8004dc2:	2180      	movs	r1, #128	; 0x80
 8004dc4:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004dc6:	697b      	ldr	r3, [r7, #20]
 8004dc8:	0018      	movs	r0, r3
 8004dca:	f7ff faf9 	bl	80043c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004dce:	46c0      	nop			; (mov r8, r8)
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	b006      	add	sp, #24
 8004dd4:	bd80      	pop	{r7, pc}

08004dd6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004dd6:	b580      	push	{r7, lr}
 8004dd8:	b084      	sub	sp, #16
 8004dda:	af00      	add	r7, sp, #0
 8004ddc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004de2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	225a      	movs	r2, #90	; 0x5a
 8004de8:	2100      	movs	r1, #0
 8004dea:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	2252      	movs	r2, #82	; 0x52
 8004df0:	2100      	movs	r1, #0
 8004df2:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	0018      	movs	r0, r3
 8004df8:	f7ff fae2 	bl	80043c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004dfc:	46c0      	nop			; (mov r8, r8)
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	b004      	add	sp, #16
 8004e02:	bd80      	pop	{r7, pc}

08004e04 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	b086      	sub	sp, #24
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e0c:	f3ef 8310 	mrs	r3, PRIMASK
 8004e10:	60bb      	str	r3, [r7, #8]
  return(result);
 8004e12:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004e14:	617b      	str	r3, [r7, #20]
 8004e16:	2301      	movs	r3, #1
 8004e18:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	f383 8810 	msr	PRIMASK, r3
}
 8004e20:	46c0      	nop			; (mov r8, r8)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	681a      	ldr	r2, [r3, #0]
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	2140      	movs	r1, #64	; 0x40
 8004e2e:	438a      	bics	r2, r1
 8004e30:	601a      	str	r2, [r3, #0]
 8004e32:	697b      	ldr	r3, [r7, #20]
 8004e34:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e36:	693b      	ldr	r3, [r7, #16]
 8004e38:	f383 8810 	msr	PRIMASK, r3
}
 8004e3c:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2220      	movs	r2, #32
 8004e42:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2200      	movs	r2, #0
 8004e48:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	0018      	movs	r0, r3
 8004e4e:	f7ff fa9f 	bl	8004390 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004e52:	46c0      	nop			; (mov r8, r8)
 8004e54:	46bd      	mov	sp, r7
 8004e56:	b006      	add	sp, #24
 8004e58:	bd80      	pop	{r7, pc}

08004e5a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004e5a:	b580      	push	{r7, lr}
 8004e5c:	b082      	sub	sp, #8
 8004e5e:	af00      	add	r7, sp, #0
 8004e60:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004e62:	46c0      	nop			; (mov r8, r8)
 8004e64:	46bd      	mov	sp, r7
 8004e66:	b002      	add	sp, #8
 8004e68:	bd80      	pop	{r7, pc}

08004e6a <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004e6a:	b5b0      	push	{r4, r5, r7, lr}
 8004e6c:	b08a      	sub	sp, #40	; 0x28
 8004e6e:	af00      	add	r7, sp, #0
 8004e70:	60f8      	str	r0, [r7, #12]
 8004e72:	60b9      	str	r1, [r7, #8]
 8004e74:	1dbb      	adds	r3, r7, #6
 8004e76:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004e7c:	2b20      	cmp	r3, #32
 8004e7e:	d15e      	bne.n	8004f3e <HAL_UARTEx_ReceiveToIdle_DMA+0xd4>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e80:	68bb      	ldr	r3, [r7, #8]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d003      	beq.n	8004e8e <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 8004e86:	1dbb      	adds	r3, r7, #6
 8004e88:	881b      	ldrh	r3, [r3, #0]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d101      	bne.n	8004e92 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 8004e8e:	2301      	movs	r3, #1
 8004e90:	e056      	b.n	8004f40 <HAL_UARTEx_ReceiveToIdle_DMA+0xd6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a uint16_t frontier, as data copy from RDR will be
       handled by DMA from a uint16_t frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	689a      	ldr	r2, [r3, #8]
 8004e96:	2380      	movs	r3, #128	; 0x80
 8004e98:	015b      	lsls	r3, r3, #5
 8004e9a:	429a      	cmp	r2, r3
 8004e9c:	d109      	bne.n	8004eb2 <HAL_UARTEx_ReceiveToIdle_DMA+0x48>
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	691b      	ldr	r3, [r3, #16]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d105      	bne.n	8004eb2 <HAL_UARTEx_ReceiveToIdle_DMA+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004ea6:	68bb      	ldr	r3, [r7, #8]
 8004ea8:	2201      	movs	r2, #1
 8004eaa:	4013      	ands	r3, r2
 8004eac:	d001      	beq.n	8004eb2 <HAL_UARTEx_ReceiveToIdle_DMA+0x48>
      {
        return  HAL_ERROR;
 8004eae:	2301      	movs	r3, #1
 8004eb0:	e046      	b.n	8004f40 <HAL_UARTEx_ReceiveToIdle_DMA+0xd6>
      }
    }

    __HAL_LOCK(huart);
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	2274      	movs	r2, #116	; 0x74
 8004eb6:	5c9b      	ldrb	r3, [r3, r2]
 8004eb8:	2b01      	cmp	r3, #1
 8004eba:	d101      	bne.n	8004ec0 <HAL_UARTEx_ReceiveToIdle_DMA+0x56>
 8004ebc:	2302      	movs	r3, #2
 8004ebe:	e03f      	b.n	8004f40 <HAL_UARTEx_ReceiveToIdle_DMA+0xd6>
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	2274      	movs	r2, #116	; 0x74
 8004ec4:	2101      	movs	r1, #1
 8004ec6:	5499      	strb	r1, [r3, r2]

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	2201      	movs	r2, #1
 8004ecc:	661a      	str	r2, [r3, #96]	; 0x60

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8004ece:	2527      	movs	r5, #39	; 0x27
 8004ed0:	197c      	adds	r4, r7, r5
 8004ed2:	1dbb      	adds	r3, r7, #6
 8004ed4:	881a      	ldrh	r2, [r3, #0]
 8004ed6:	68b9      	ldr	r1, [r7, #8]
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	0018      	movs	r0, r3
 8004edc:	f7ff fd62 	bl	80049a4 <UART_Start_Receive_DMA>
 8004ee0:	0003      	movs	r3, r0
 8004ee2:	7023      	strb	r3, [r4, #0]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8004ee4:	197b      	adds	r3, r7, r5
 8004ee6:	781b      	ldrb	r3, [r3, #0]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d124      	bne.n	8004f36 <HAL_UARTEx_ReceiveToIdle_DMA+0xcc>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ef0:	2b01      	cmp	r3, #1
 8004ef2:	d11c      	bne.n	8004f2e <HAL_UARTEx_ReceiveToIdle_DMA+0xc4>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	2210      	movs	r2, #16
 8004efa:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004efc:	f3ef 8310 	mrs	r3, PRIMASK
 8004f00:	617b      	str	r3, [r7, #20]
  return(result);
 8004f02:	697b      	ldr	r3, [r7, #20]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f04:	623b      	str	r3, [r7, #32]
 8004f06:	2301      	movs	r3, #1
 8004f08:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f0a:	69bb      	ldr	r3, [r7, #24]
 8004f0c:	f383 8810 	msr	PRIMASK, r3
}
 8004f10:	46c0      	nop			; (mov r8, r8)
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	681a      	ldr	r2, [r3, #0]
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	2110      	movs	r1, #16
 8004f1e:	430a      	orrs	r2, r1
 8004f20:	601a      	str	r2, [r3, #0]
 8004f22:	6a3b      	ldr	r3, [r7, #32]
 8004f24:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f26:	69fb      	ldr	r3, [r7, #28]
 8004f28:	f383 8810 	msr	PRIMASK, r3
}
 8004f2c:	e003      	b.n	8004f36 <HAL_UARTEx_ReceiveToIdle_DMA+0xcc>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8004f2e:	2327      	movs	r3, #39	; 0x27
 8004f30:	18fb      	adds	r3, r7, r3
 8004f32:	2201      	movs	r2, #1
 8004f34:	701a      	strb	r2, [r3, #0]
      }
    }

    return status;
 8004f36:	2327      	movs	r3, #39	; 0x27
 8004f38:	18fb      	adds	r3, r7, r3
 8004f3a:	781b      	ldrb	r3, [r3, #0]
 8004f3c:	e000      	b.n	8004f40 <HAL_UARTEx_ReceiveToIdle_DMA+0xd6>
  }
  else
  {
    return HAL_BUSY;
 8004f3e:	2302      	movs	r3, #2
  }
}
 8004f40:	0018      	movs	r0, r3
 8004f42:	46bd      	mov	sp, r7
 8004f44:	b00a      	add	sp, #40	; 0x28
 8004f46:	bdb0      	pop	{r4, r5, r7, pc}

08004f48 <__errno>:
 8004f48:	4b01      	ldr	r3, [pc, #4]	; (8004f50 <__errno+0x8>)
 8004f4a:	6818      	ldr	r0, [r3, #0]
 8004f4c:	4770      	bx	lr
 8004f4e:	46c0      	nop			; (mov r8, r8)
 8004f50:	20000010 	.word	0x20000010

08004f54 <__libc_init_array>:
 8004f54:	b570      	push	{r4, r5, r6, lr}
 8004f56:	2600      	movs	r6, #0
 8004f58:	4d0c      	ldr	r5, [pc, #48]	; (8004f8c <__libc_init_array+0x38>)
 8004f5a:	4c0d      	ldr	r4, [pc, #52]	; (8004f90 <__libc_init_array+0x3c>)
 8004f5c:	1b64      	subs	r4, r4, r5
 8004f5e:	10a4      	asrs	r4, r4, #2
 8004f60:	42a6      	cmp	r6, r4
 8004f62:	d109      	bne.n	8004f78 <__libc_init_array+0x24>
 8004f64:	2600      	movs	r6, #0
 8004f66:	f000 fc8b 	bl	8005880 <_init>
 8004f6a:	4d0a      	ldr	r5, [pc, #40]	; (8004f94 <__libc_init_array+0x40>)
 8004f6c:	4c0a      	ldr	r4, [pc, #40]	; (8004f98 <__libc_init_array+0x44>)
 8004f6e:	1b64      	subs	r4, r4, r5
 8004f70:	10a4      	asrs	r4, r4, #2
 8004f72:	42a6      	cmp	r6, r4
 8004f74:	d105      	bne.n	8004f82 <__libc_init_array+0x2e>
 8004f76:	bd70      	pop	{r4, r5, r6, pc}
 8004f78:	00b3      	lsls	r3, r6, #2
 8004f7a:	58eb      	ldr	r3, [r5, r3]
 8004f7c:	4798      	blx	r3
 8004f7e:	3601      	adds	r6, #1
 8004f80:	e7ee      	b.n	8004f60 <__libc_init_array+0xc>
 8004f82:	00b3      	lsls	r3, r6, #2
 8004f84:	58eb      	ldr	r3, [r5, r3]
 8004f86:	4798      	blx	r3
 8004f88:	3601      	adds	r6, #1
 8004f8a:	e7f2      	b.n	8004f72 <__libc_init_array+0x1e>
 8004f8c:	08005918 	.word	0x08005918
 8004f90:	08005918 	.word	0x08005918
 8004f94:	08005918 	.word	0x08005918
 8004f98:	0800591c 	.word	0x0800591c

08004f9c <memcpy>:
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	b510      	push	{r4, lr}
 8004fa0:	429a      	cmp	r2, r3
 8004fa2:	d100      	bne.n	8004fa6 <memcpy+0xa>
 8004fa4:	bd10      	pop	{r4, pc}
 8004fa6:	5ccc      	ldrb	r4, [r1, r3]
 8004fa8:	54c4      	strb	r4, [r0, r3]
 8004faa:	3301      	adds	r3, #1
 8004fac:	e7f8      	b.n	8004fa0 <memcpy+0x4>

08004fae <memset>:
 8004fae:	0003      	movs	r3, r0
 8004fb0:	1882      	adds	r2, r0, r2
 8004fb2:	4293      	cmp	r3, r2
 8004fb4:	d100      	bne.n	8004fb8 <memset+0xa>
 8004fb6:	4770      	bx	lr
 8004fb8:	7019      	strb	r1, [r3, #0]
 8004fba:	3301      	adds	r3, #1
 8004fbc:	e7f9      	b.n	8004fb2 <memset+0x4>
	...

08004fc0 <siprintf>:
 8004fc0:	b40e      	push	{r1, r2, r3}
 8004fc2:	b500      	push	{lr}
 8004fc4:	490b      	ldr	r1, [pc, #44]	; (8004ff4 <siprintf+0x34>)
 8004fc6:	b09c      	sub	sp, #112	; 0x70
 8004fc8:	ab1d      	add	r3, sp, #116	; 0x74
 8004fca:	9002      	str	r0, [sp, #8]
 8004fcc:	9006      	str	r0, [sp, #24]
 8004fce:	9107      	str	r1, [sp, #28]
 8004fd0:	9104      	str	r1, [sp, #16]
 8004fd2:	4809      	ldr	r0, [pc, #36]	; (8004ff8 <siprintf+0x38>)
 8004fd4:	4909      	ldr	r1, [pc, #36]	; (8004ffc <siprintf+0x3c>)
 8004fd6:	cb04      	ldmia	r3!, {r2}
 8004fd8:	9105      	str	r1, [sp, #20]
 8004fda:	6800      	ldr	r0, [r0, #0]
 8004fdc:	a902      	add	r1, sp, #8
 8004fde:	9301      	str	r3, [sp, #4]
 8004fe0:	f000 f870 	bl	80050c4 <_svfiprintf_r>
 8004fe4:	2300      	movs	r3, #0
 8004fe6:	9a02      	ldr	r2, [sp, #8]
 8004fe8:	7013      	strb	r3, [r2, #0]
 8004fea:	b01c      	add	sp, #112	; 0x70
 8004fec:	bc08      	pop	{r3}
 8004fee:	b003      	add	sp, #12
 8004ff0:	4718      	bx	r3
 8004ff2:	46c0      	nop			; (mov r8, r8)
 8004ff4:	7fffffff 	.word	0x7fffffff
 8004ff8:	20000010 	.word	0x20000010
 8004ffc:	ffff0208 	.word	0xffff0208

08005000 <__ssputs_r>:
 8005000:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005002:	688e      	ldr	r6, [r1, #8]
 8005004:	b085      	sub	sp, #20
 8005006:	0007      	movs	r7, r0
 8005008:	000c      	movs	r4, r1
 800500a:	9203      	str	r2, [sp, #12]
 800500c:	9301      	str	r3, [sp, #4]
 800500e:	429e      	cmp	r6, r3
 8005010:	d83c      	bhi.n	800508c <__ssputs_r+0x8c>
 8005012:	2390      	movs	r3, #144	; 0x90
 8005014:	898a      	ldrh	r2, [r1, #12]
 8005016:	00db      	lsls	r3, r3, #3
 8005018:	421a      	tst	r2, r3
 800501a:	d034      	beq.n	8005086 <__ssputs_r+0x86>
 800501c:	6909      	ldr	r1, [r1, #16]
 800501e:	6823      	ldr	r3, [r4, #0]
 8005020:	6960      	ldr	r0, [r4, #20]
 8005022:	1a5b      	subs	r3, r3, r1
 8005024:	9302      	str	r3, [sp, #8]
 8005026:	2303      	movs	r3, #3
 8005028:	4343      	muls	r3, r0
 800502a:	0fdd      	lsrs	r5, r3, #31
 800502c:	18ed      	adds	r5, r5, r3
 800502e:	9b01      	ldr	r3, [sp, #4]
 8005030:	9802      	ldr	r0, [sp, #8]
 8005032:	3301      	adds	r3, #1
 8005034:	181b      	adds	r3, r3, r0
 8005036:	106d      	asrs	r5, r5, #1
 8005038:	42ab      	cmp	r3, r5
 800503a:	d900      	bls.n	800503e <__ssputs_r+0x3e>
 800503c:	001d      	movs	r5, r3
 800503e:	0553      	lsls	r3, r2, #21
 8005040:	d532      	bpl.n	80050a8 <__ssputs_r+0xa8>
 8005042:	0029      	movs	r1, r5
 8005044:	0038      	movs	r0, r7
 8005046:	f000 fb49 	bl	80056dc <_malloc_r>
 800504a:	1e06      	subs	r6, r0, #0
 800504c:	d109      	bne.n	8005062 <__ssputs_r+0x62>
 800504e:	230c      	movs	r3, #12
 8005050:	603b      	str	r3, [r7, #0]
 8005052:	2340      	movs	r3, #64	; 0x40
 8005054:	2001      	movs	r0, #1
 8005056:	89a2      	ldrh	r2, [r4, #12]
 8005058:	4240      	negs	r0, r0
 800505a:	4313      	orrs	r3, r2
 800505c:	81a3      	strh	r3, [r4, #12]
 800505e:	b005      	add	sp, #20
 8005060:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005062:	9a02      	ldr	r2, [sp, #8]
 8005064:	6921      	ldr	r1, [r4, #16]
 8005066:	f7ff ff99 	bl	8004f9c <memcpy>
 800506a:	89a3      	ldrh	r3, [r4, #12]
 800506c:	4a14      	ldr	r2, [pc, #80]	; (80050c0 <__ssputs_r+0xc0>)
 800506e:	401a      	ands	r2, r3
 8005070:	2380      	movs	r3, #128	; 0x80
 8005072:	4313      	orrs	r3, r2
 8005074:	81a3      	strh	r3, [r4, #12]
 8005076:	9b02      	ldr	r3, [sp, #8]
 8005078:	6126      	str	r6, [r4, #16]
 800507a:	18f6      	adds	r6, r6, r3
 800507c:	6026      	str	r6, [r4, #0]
 800507e:	6165      	str	r5, [r4, #20]
 8005080:	9e01      	ldr	r6, [sp, #4]
 8005082:	1aed      	subs	r5, r5, r3
 8005084:	60a5      	str	r5, [r4, #8]
 8005086:	9b01      	ldr	r3, [sp, #4]
 8005088:	429e      	cmp	r6, r3
 800508a:	d900      	bls.n	800508e <__ssputs_r+0x8e>
 800508c:	9e01      	ldr	r6, [sp, #4]
 800508e:	0032      	movs	r2, r6
 8005090:	9903      	ldr	r1, [sp, #12]
 8005092:	6820      	ldr	r0, [r4, #0]
 8005094:	f000 faa3 	bl	80055de <memmove>
 8005098:	68a3      	ldr	r3, [r4, #8]
 800509a:	2000      	movs	r0, #0
 800509c:	1b9b      	subs	r3, r3, r6
 800509e:	60a3      	str	r3, [r4, #8]
 80050a0:	6823      	ldr	r3, [r4, #0]
 80050a2:	199e      	adds	r6, r3, r6
 80050a4:	6026      	str	r6, [r4, #0]
 80050a6:	e7da      	b.n	800505e <__ssputs_r+0x5e>
 80050a8:	002a      	movs	r2, r5
 80050aa:	0038      	movs	r0, r7
 80050ac:	f000 fb8c 	bl	80057c8 <_realloc_r>
 80050b0:	1e06      	subs	r6, r0, #0
 80050b2:	d1e0      	bne.n	8005076 <__ssputs_r+0x76>
 80050b4:	0038      	movs	r0, r7
 80050b6:	6921      	ldr	r1, [r4, #16]
 80050b8:	f000 faa4 	bl	8005604 <_free_r>
 80050bc:	e7c7      	b.n	800504e <__ssputs_r+0x4e>
 80050be:	46c0      	nop			; (mov r8, r8)
 80050c0:	fffffb7f 	.word	0xfffffb7f

080050c4 <_svfiprintf_r>:
 80050c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80050c6:	b0a1      	sub	sp, #132	; 0x84
 80050c8:	9003      	str	r0, [sp, #12]
 80050ca:	001d      	movs	r5, r3
 80050cc:	898b      	ldrh	r3, [r1, #12]
 80050ce:	000f      	movs	r7, r1
 80050d0:	0016      	movs	r6, r2
 80050d2:	061b      	lsls	r3, r3, #24
 80050d4:	d511      	bpl.n	80050fa <_svfiprintf_r+0x36>
 80050d6:	690b      	ldr	r3, [r1, #16]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d10e      	bne.n	80050fa <_svfiprintf_r+0x36>
 80050dc:	2140      	movs	r1, #64	; 0x40
 80050de:	f000 fafd 	bl	80056dc <_malloc_r>
 80050e2:	6038      	str	r0, [r7, #0]
 80050e4:	6138      	str	r0, [r7, #16]
 80050e6:	2800      	cmp	r0, #0
 80050e8:	d105      	bne.n	80050f6 <_svfiprintf_r+0x32>
 80050ea:	230c      	movs	r3, #12
 80050ec:	9a03      	ldr	r2, [sp, #12]
 80050ee:	3801      	subs	r0, #1
 80050f0:	6013      	str	r3, [r2, #0]
 80050f2:	b021      	add	sp, #132	; 0x84
 80050f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80050f6:	2340      	movs	r3, #64	; 0x40
 80050f8:	617b      	str	r3, [r7, #20]
 80050fa:	2300      	movs	r3, #0
 80050fc:	ac08      	add	r4, sp, #32
 80050fe:	6163      	str	r3, [r4, #20]
 8005100:	3320      	adds	r3, #32
 8005102:	7663      	strb	r3, [r4, #25]
 8005104:	3310      	adds	r3, #16
 8005106:	76a3      	strb	r3, [r4, #26]
 8005108:	9507      	str	r5, [sp, #28]
 800510a:	0035      	movs	r5, r6
 800510c:	782b      	ldrb	r3, [r5, #0]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d001      	beq.n	8005116 <_svfiprintf_r+0x52>
 8005112:	2b25      	cmp	r3, #37	; 0x25
 8005114:	d147      	bne.n	80051a6 <_svfiprintf_r+0xe2>
 8005116:	1bab      	subs	r3, r5, r6
 8005118:	9305      	str	r3, [sp, #20]
 800511a:	42b5      	cmp	r5, r6
 800511c:	d00c      	beq.n	8005138 <_svfiprintf_r+0x74>
 800511e:	0032      	movs	r2, r6
 8005120:	0039      	movs	r1, r7
 8005122:	9803      	ldr	r0, [sp, #12]
 8005124:	f7ff ff6c 	bl	8005000 <__ssputs_r>
 8005128:	1c43      	adds	r3, r0, #1
 800512a:	d100      	bne.n	800512e <_svfiprintf_r+0x6a>
 800512c:	e0ae      	b.n	800528c <_svfiprintf_r+0x1c8>
 800512e:	6962      	ldr	r2, [r4, #20]
 8005130:	9b05      	ldr	r3, [sp, #20]
 8005132:	4694      	mov	ip, r2
 8005134:	4463      	add	r3, ip
 8005136:	6163      	str	r3, [r4, #20]
 8005138:	782b      	ldrb	r3, [r5, #0]
 800513a:	2b00      	cmp	r3, #0
 800513c:	d100      	bne.n	8005140 <_svfiprintf_r+0x7c>
 800513e:	e0a5      	b.n	800528c <_svfiprintf_r+0x1c8>
 8005140:	2201      	movs	r2, #1
 8005142:	2300      	movs	r3, #0
 8005144:	4252      	negs	r2, r2
 8005146:	6062      	str	r2, [r4, #4]
 8005148:	a904      	add	r1, sp, #16
 800514a:	3254      	adds	r2, #84	; 0x54
 800514c:	1852      	adds	r2, r2, r1
 800514e:	1c6e      	adds	r6, r5, #1
 8005150:	6023      	str	r3, [r4, #0]
 8005152:	60e3      	str	r3, [r4, #12]
 8005154:	60a3      	str	r3, [r4, #8]
 8005156:	7013      	strb	r3, [r2, #0]
 8005158:	65a3      	str	r3, [r4, #88]	; 0x58
 800515a:	2205      	movs	r2, #5
 800515c:	7831      	ldrb	r1, [r6, #0]
 800515e:	4854      	ldr	r0, [pc, #336]	; (80052b0 <_svfiprintf_r+0x1ec>)
 8005160:	f000 fa32 	bl	80055c8 <memchr>
 8005164:	1c75      	adds	r5, r6, #1
 8005166:	2800      	cmp	r0, #0
 8005168:	d11f      	bne.n	80051aa <_svfiprintf_r+0xe6>
 800516a:	6822      	ldr	r2, [r4, #0]
 800516c:	06d3      	lsls	r3, r2, #27
 800516e:	d504      	bpl.n	800517a <_svfiprintf_r+0xb6>
 8005170:	2353      	movs	r3, #83	; 0x53
 8005172:	a904      	add	r1, sp, #16
 8005174:	185b      	adds	r3, r3, r1
 8005176:	2120      	movs	r1, #32
 8005178:	7019      	strb	r1, [r3, #0]
 800517a:	0713      	lsls	r3, r2, #28
 800517c:	d504      	bpl.n	8005188 <_svfiprintf_r+0xc4>
 800517e:	2353      	movs	r3, #83	; 0x53
 8005180:	a904      	add	r1, sp, #16
 8005182:	185b      	adds	r3, r3, r1
 8005184:	212b      	movs	r1, #43	; 0x2b
 8005186:	7019      	strb	r1, [r3, #0]
 8005188:	7833      	ldrb	r3, [r6, #0]
 800518a:	2b2a      	cmp	r3, #42	; 0x2a
 800518c:	d016      	beq.n	80051bc <_svfiprintf_r+0xf8>
 800518e:	0035      	movs	r5, r6
 8005190:	2100      	movs	r1, #0
 8005192:	200a      	movs	r0, #10
 8005194:	68e3      	ldr	r3, [r4, #12]
 8005196:	782a      	ldrb	r2, [r5, #0]
 8005198:	1c6e      	adds	r6, r5, #1
 800519a:	3a30      	subs	r2, #48	; 0x30
 800519c:	2a09      	cmp	r2, #9
 800519e:	d94e      	bls.n	800523e <_svfiprintf_r+0x17a>
 80051a0:	2900      	cmp	r1, #0
 80051a2:	d111      	bne.n	80051c8 <_svfiprintf_r+0x104>
 80051a4:	e017      	b.n	80051d6 <_svfiprintf_r+0x112>
 80051a6:	3501      	adds	r5, #1
 80051a8:	e7b0      	b.n	800510c <_svfiprintf_r+0x48>
 80051aa:	4b41      	ldr	r3, [pc, #260]	; (80052b0 <_svfiprintf_r+0x1ec>)
 80051ac:	6822      	ldr	r2, [r4, #0]
 80051ae:	1ac0      	subs	r0, r0, r3
 80051b0:	2301      	movs	r3, #1
 80051b2:	4083      	lsls	r3, r0
 80051b4:	4313      	orrs	r3, r2
 80051b6:	002e      	movs	r6, r5
 80051b8:	6023      	str	r3, [r4, #0]
 80051ba:	e7ce      	b.n	800515a <_svfiprintf_r+0x96>
 80051bc:	9b07      	ldr	r3, [sp, #28]
 80051be:	1d19      	adds	r1, r3, #4
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	9107      	str	r1, [sp, #28]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	db01      	blt.n	80051cc <_svfiprintf_r+0x108>
 80051c8:	930b      	str	r3, [sp, #44]	; 0x2c
 80051ca:	e004      	b.n	80051d6 <_svfiprintf_r+0x112>
 80051cc:	425b      	negs	r3, r3
 80051ce:	60e3      	str	r3, [r4, #12]
 80051d0:	2302      	movs	r3, #2
 80051d2:	4313      	orrs	r3, r2
 80051d4:	6023      	str	r3, [r4, #0]
 80051d6:	782b      	ldrb	r3, [r5, #0]
 80051d8:	2b2e      	cmp	r3, #46	; 0x2e
 80051da:	d10a      	bne.n	80051f2 <_svfiprintf_r+0x12e>
 80051dc:	786b      	ldrb	r3, [r5, #1]
 80051de:	2b2a      	cmp	r3, #42	; 0x2a
 80051e0:	d135      	bne.n	800524e <_svfiprintf_r+0x18a>
 80051e2:	9b07      	ldr	r3, [sp, #28]
 80051e4:	3502      	adds	r5, #2
 80051e6:	1d1a      	adds	r2, r3, #4
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	9207      	str	r2, [sp, #28]
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	db2b      	blt.n	8005248 <_svfiprintf_r+0x184>
 80051f0:	9309      	str	r3, [sp, #36]	; 0x24
 80051f2:	4e30      	ldr	r6, [pc, #192]	; (80052b4 <_svfiprintf_r+0x1f0>)
 80051f4:	2203      	movs	r2, #3
 80051f6:	0030      	movs	r0, r6
 80051f8:	7829      	ldrb	r1, [r5, #0]
 80051fa:	f000 f9e5 	bl	80055c8 <memchr>
 80051fe:	2800      	cmp	r0, #0
 8005200:	d006      	beq.n	8005210 <_svfiprintf_r+0x14c>
 8005202:	2340      	movs	r3, #64	; 0x40
 8005204:	1b80      	subs	r0, r0, r6
 8005206:	4083      	lsls	r3, r0
 8005208:	6822      	ldr	r2, [r4, #0]
 800520a:	3501      	adds	r5, #1
 800520c:	4313      	orrs	r3, r2
 800520e:	6023      	str	r3, [r4, #0]
 8005210:	7829      	ldrb	r1, [r5, #0]
 8005212:	2206      	movs	r2, #6
 8005214:	4828      	ldr	r0, [pc, #160]	; (80052b8 <_svfiprintf_r+0x1f4>)
 8005216:	1c6e      	adds	r6, r5, #1
 8005218:	7621      	strb	r1, [r4, #24]
 800521a:	f000 f9d5 	bl	80055c8 <memchr>
 800521e:	2800      	cmp	r0, #0
 8005220:	d03c      	beq.n	800529c <_svfiprintf_r+0x1d8>
 8005222:	4b26      	ldr	r3, [pc, #152]	; (80052bc <_svfiprintf_r+0x1f8>)
 8005224:	2b00      	cmp	r3, #0
 8005226:	d125      	bne.n	8005274 <_svfiprintf_r+0x1b0>
 8005228:	2207      	movs	r2, #7
 800522a:	9b07      	ldr	r3, [sp, #28]
 800522c:	3307      	adds	r3, #7
 800522e:	4393      	bics	r3, r2
 8005230:	3308      	adds	r3, #8
 8005232:	9307      	str	r3, [sp, #28]
 8005234:	6963      	ldr	r3, [r4, #20]
 8005236:	9a04      	ldr	r2, [sp, #16]
 8005238:	189b      	adds	r3, r3, r2
 800523a:	6163      	str	r3, [r4, #20]
 800523c:	e765      	b.n	800510a <_svfiprintf_r+0x46>
 800523e:	4343      	muls	r3, r0
 8005240:	0035      	movs	r5, r6
 8005242:	2101      	movs	r1, #1
 8005244:	189b      	adds	r3, r3, r2
 8005246:	e7a6      	b.n	8005196 <_svfiprintf_r+0xd2>
 8005248:	2301      	movs	r3, #1
 800524a:	425b      	negs	r3, r3
 800524c:	e7d0      	b.n	80051f0 <_svfiprintf_r+0x12c>
 800524e:	2300      	movs	r3, #0
 8005250:	200a      	movs	r0, #10
 8005252:	001a      	movs	r2, r3
 8005254:	3501      	adds	r5, #1
 8005256:	6063      	str	r3, [r4, #4]
 8005258:	7829      	ldrb	r1, [r5, #0]
 800525a:	1c6e      	adds	r6, r5, #1
 800525c:	3930      	subs	r1, #48	; 0x30
 800525e:	2909      	cmp	r1, #9
 8005260:	d903      	bls.n	800526a <_svfiprintf_r+0x1a6>
 8005262:	2b00      	cmp	r3, #0
 8005264:	d0c5      	beq.n	80051f2 <_svfiprintf_r+0x12e>
 8005266:	9209      	str	r2, [sp, #36]	; 0x24
 8005268:	e7c3      	b.n	80051f2 <_svfiprintf_r+0x12e>
 800526a:	4342      	muls	r2, r0
 800526c:	0035      	movs	r5, r6
 800526e:	2301      	movs	r3, #1
 8005270:	1852      	adds	r2, r2, r1
 8005272:	e7f1      	b.n	8005258 <_svfiprintf_r+0x194>
 8005274:	ab07      	add	r3, sp, #28
 8005276:	9300      	str	r3, [sp, #0]
 8005278:	003a      	movs	r2, r7
 800527a:	0021      	movs	r1, r4
 800527c:	4b10      	ldr	r3, [pc, #64]	; (80052c0 <_svfiprintf_r+0x1fc>)
 800527e:	9803      	ldr	r0, [sp, #12]
 8005280:	e000      	b.n	8005284 <_svfiprintf_r+0x1c0>
 8005282:	bf00      	nop
 8005284:	9004      	str	r0, [sp, #16]
 8005286:	9b04      	ldr	r3, [sp, #16]
 8005288:	3301      	adds	r3, #1
 800528a:	d1d3      	bne.n	8005234 <_svfiprintf_r+0x170>
 800528c:	89bb      	ldrh	r3, [r7, #12]
 800528e:	980d      	ldr	r0, [sp, #52]	; 0x34
 8005290:	065b      	lsls	r3, r3, #25
 8005292:	d400      	bmi.n	8005296 <_svfiprintf_r+0x1d2>
 8005294:	e72d      	b.n	80050f2 <_svfiprintf_r+0x2e>
 8005296:	2001      	movs	r0, #1
 8005298:	4240      	negs	r0, r0
 800529a:	e72a      	b.n	80050f2 <_svfiprintf_r+0x2e>
 800529c:	ab07      	add	r3, sp, #28
 800529e:	9300      	str	r3, [sp, #0]
 80052a0:	003a      	movs	r2, r7
 80052a2:	0021      	movs	r1, r4
 80052a4:	4b06      	ldr	r3, [pc, #24]	; (80052c0 <_svfiprintf_r+0x1fc>)
 80052a6:	9803      	ldr	r0, [sp, #12]
 80052a8:	f000 f87c 	bl	80053a4 <_printf_i>
 80052ac:	e7ea      	b.n	8005284 <_svfiprintf_r+0x1c0>
 80052ae:	46c0      	nop			; (mov r8, r8)
 80052b0:	080058e4 	.word	0x080058e4
 80052b4:	080058ea 	.word	0x080058ea
 80052b8:	080058ee 	.word	0x080058ee
 80052bc:	00000000 	.word	0x00000000
 80052c0:	08005001 	.word	0x08005001

080052c4 <_printf_common>:
 80052c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80052c6:	0015      	movs	r5, r2
 80052c8:	9301      	str	r3, [sp, #4]
 80052ca:	688a      	ldr	r2, [r1, #8]
 80052cc:	690b      	ldr	r3, [r1, #16]
 80052ce:	000c      	movs	r4, r1
 80052d0:	9000      	str	r0, [sp, #0]
 80052d2:	4293      	cmp	r3, r2
 80052d4:	da00      	bge.n	80052d8 <_printf_common+0x14>
 80052d6:	0013      	movs	r3, r2
 80052d8:	0022      	movs	r2, r4
 80052da:	602b      	str	r3, [r5, #0]
 80052dc:	3243      	adds	r2, #67	; 0x43
 80052de:	7812      	ldrb	r2, [r2, #0]
 80052e0:	2a00      	cmp	r2, #0
 80052e2:	d001      	beq.n	80052e8 <_printf_common+0x24>
 80052e4:	3301      	adds	r3, #1
 80052e6:	602b      	str	r3, [r5, #0]
 80052e8:	6823      	ldr	r3, [r4, #0]
 80052ea:	069b      	lsls	r3, r3, #26
 80052ec:	d502      	bpl.n	80052f4 <_printf_common+0x30>
 80052ee:	682b      	ldr	r3, [r5, #0]
 80052f0:	3302      	adds	r3, #2
 80052f2:	602b      	str	r3, [r5, #0]
 80052f4:	6822      	ldr	r2, [r4, #0]
 80052f6:	2306      	movs	r3, #6
 80052f8:	0017      	movs	r7, r2
 80052fa:	401f      	ands	r7, r3
 80052fc:	421a      	tst	r2, r3
 80052fe:	d027      	beq.n	8005350 <_printf_common+0x8c>
 8005300:	0023      	movs	r3, r4
 8005302:	3343      	adds	r3, #67	; 0x43
 8005304:	781b      	ldrb	r3, [r3, #0]
 8005306:	1e5a      	subs	r2, r3, #1
 8005308:	4193      	sbcs	r3, r2
 800530a:	6822      	ldr	r2, [r4, #0]
 800530c:	0692      	lsls	r2, r2, #26
 800530e:	d430      	bmi.n	8005372 <_printf_common+0xae>
 8005310:	0022      	movs	r2, r4
 8005312:	9901      	ldr	r1, [sp, #4]
 8005314:	9800      	ldr	r0, [sp, #0]
 8005316:	9e08      	ldr	r6, [sp, #32]
 8005318:	3243      	adds	r2, #67	; 0x43
 800531a:	47b0      	blx	r6
 800531c:	1c43      	adds	r3, r0, #1
 800531e:	d025      	beq.n	800536c <_printf_common+0xa8>
 8005320:	2306      	movs	r3, #6
 8005322:	6820      	ldr	r0, [r4, #0]
 8005324:	682a      	ldr	r2, [r5, #0]
 8005326:	68e1      	ldr	r1, [r4, #12]
 8005328:	2500      	movs	r5, #0
 800532a:	4003      	ands	r3, r0
 800532c:	2b04      	cmp	r3, #4
 800532e:	d103      	bne.n	8005338 <_printf_common+0x74>
 8005330:	1a8d      	subs	r5, r1, r2
 8005332:	43eb      	mvns	r3, r5
 8005334:	17db      	asrs	r3, r3, #31
 8005336:	401d      	ands	r5, r3
 8005338:	68a3      	ldr	r3, [r4, #8]
 800533a:	6922      	ldr	r2, [r4, #16]
 800533c:	4293      	cmp	r3, r2
 800533e:	dd01      	ble.n	8005344 <_printf_common+0x80>
 8005340:	1a9b      	subs	r3, r3, r2
 8005342:	18ed      	adds	r5, r5, r3
 8005344:	2700      	movs	r7, #0
 8005346:	42bd      	cmp	r5, r7
 8005348:	d120      	bne.n	800538c <_printf_common+0xc8>
 800534a:	2000      	movs	r0, #0
 800534c:	e010      	b.n	8005370 <_printf_common+0xac>
 800534e:	3701      	adds	r7, #1
 8005350:	68e3      	ldr	r3, [r4, #12]
 8005352:	682a      	ldr	r2, [r5, #0]
 8005354:	1a9b      	subs	r3, r3, r2
 8005356:	42bb      	cmp	r3, r7
 8005358:	ddd2      	ble.n	8005300 <_printf_common+0x3c>
 800535a:	0022      	movs	r2, r4
 800535c:	2301      	movs	r3, #1
 800535e:	9901      	ldr	r1, [sp, #4]
 8005360:	9800      	ldr	r0, [sp, #0]
 8005362:	9e08      	ldr	r6, [sp, #32]
 8005364:	3219      	adds	r2, #25
 8005366:	47b0      	blx	r6
 8005368:	1c43      	adds	r3, r0, #1
 800536a:	d1f0      	bne.n	800534e <_printf_common+0x8a>
 800536c:	2001      	movs	r0, #1
 800536e:	4240      	negs	r0, r0
 8005370:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005372:	2030      	movs	r0, #48	; 0x30
 8005374:	18e1      	adds	r1, r4, r3
 8005376:	3143      	adds	r1, #67	; 0x43
 8005378:	7008      	strb	r0, [r1, #0]
 800537a:	0021      	movs	r1, r4
 800537c:	1c5a      	adds	r2, r3, #1
 800537e:	3145      	adds	r1, #69	; 0x45
 8005380:	7809      	ldrb	r1, [r1, #0]
 8005382:	18a2      	adds	r2, r4, r2
 8005384:	3243      	adds	r2, #67	; 0x43
 8005386:	3302      	adds	r3, #2
 8005388:	7011      	strb	r1, [r2, #0]
 800538a:	e7c1      	b.n	8005310 <_printf_common+0x4c>
 800538c:	0022      	movs	r2, r4
 800538e:	2301      	movs	r3, #1
 8005390:	9901      	ldr	r1, [sp, #4]
 8005392:	9800      	ldr	r0, [sp, #0]
 8005394:	9e08      	ldr	r6, [sp, #32]
 8005396:	321a      	adds	r2, #26
 8005398:	47b0      	blx	r6
 800539a:	1c43      	adds	r3, r0, #1
 800539c:	d0e6      	beq.n	800536c <_printf_common+0xa8>
 800539e:	3701      	adds	r7, #1
 80053a0:	e7d1      	b.n	8005346 <_printf_common+0x82>
	...

080053a4 <_printf_i>:
 80053a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80053a6:	b08b      	sub	sp, #44	; 0x2c
 80053a8:	9206      	str	r2, [sp, #24]
 80053aa:	000a      	movs	r2, r1
 80053ac:	3243      	adds	r2, #67	; 0x43
 80053ae:	9307      	str	r3, [sp, #28]
 80053b0:	9005      	str	r0, [sp, #20]
 80053b2:	9204      	str	r2, [sp, #16]
 80053b4:	7e0a      	ldrb	r2, [r1, #24]
 80053b6:	000c      	movs	r4, r1
 80053b8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80053ba:	2a78      	cmp	r2, #120	; 0x78
 80053bc:	d807      	bhi.n	80053ce <_printf_i+0x2a>
 80053be:	2a62      	cmp	r2, #98	; 0x62
 80053c0:	d809      	bhi.n	80053d6 <_printf_i+0x32>
 80053c2:	2a00      	cmp	r2, #0
 80053c4:	d100      	bne.n	80053c8 <_printf_i+0x24>
 80053c6:	e0c1      	b.n	800554c <_printf_i+0x1a8>
 80053c8:	2a58      	cmp	r2, #88	; 0x58
 80053ca:	d100      	bne.n	80053ce <_printf_i+0x2a>
 80053cc:	e08c      	b.n	80054e8 <_printf_i+0x144>
 80053ce:	0026      	movs	r6, r4
 80053d0:	3642      	adds	r6, #66	; 0x42
 80053d2:	7032      	strb	r2, [r6, #0]
 80053d4:	e022      	b.n	800541c <_printf_i+0x78>
 80053d6:	0010      	movs	r0, r2
 80053d8:	3863      	subs	r0, #99	; 0x63
 80053da:	2815      	cmp	r0, #21
 80053dc:	d8f7      	bhi.n	80053ce <_printf_i+0x2a>
 80053de:	f7fa fe9b 	bl	8000118 <__gnu_thumb1_case_shi>
 80053e2:	0016      	.short	0x0016
 80053e4:	fff6001f 	.word	0xfff6001f
 80053e8:	fff6fff6 	.word	0xfff6fff6
 80053ec:	001ffff6 	.word	0x001ffff6
 80053f0:	fff6fff6 	.word	0xfff6fff6
 80053f4:	fff6fff6 	.word	0xfff6fff6
 80053f8:	003600a8 	.word	0x003600a8
 80053fc:	fff6009a 	.word	0xfff6009a
 8005400:	00b9fff6 	.word	0x00b9fff6
 8005404:	0036fff6 	.word	0x0036fff6
 8005408:	fff6fff6 	.word	0xfff6fff6
 800540c:	009e      	.short	0x009e
 800540e:	0026      	movs	r6, r4
 8005410:	681a      	ldr	r2, [r3, #0]
 8005412:	3642      	adds	r6, #66	; 0x42
 8005414:	1d11      	adds	r1, r2, #4
 8005416:	6019      	str	r1, [r3, #0]
 8005418:	6813      	ldr	r3, [r2, #0]
 800541a:	7033      	strb	r3, [r6, #0]
 800541c:	2301      	movs	r3, #1
 800541e:	e0a7      	b.n	8005570 <_printf_i+0x1cc>
 8005420:	6808      	ldr	r0, [r1, #0]
 8005422:	6819      	ldr	r1, [r3, #0]
 8005424:	1d0a      	adds	r2, r1, #4
 8005426:	0605      	lsls	r5, r0, #24
 8005428:	d50b      	bpl.n	8005442 <_printf_i+0x9e>
 800542a:	680d      	ldr	r5, [r1, #0]
 800542c:	601a      	str	r2, [r3, #0]
 800542e:	2d00      	cmp	r5, #0
 8005430:	da03      	bge.n	800543a <_printf_i+0x96>
 8005432:	232d      	movs	r3, #45	; 0x2d
 8005434:	9a04      	ldr	r2, [sp, #16]
 8005436:	426d      	negs	r5, r5
 8005438:	7013      	strb	r3, [r2, #0]
 800543a:	4b61      	ldr	r3, [pc, #388]	; (80055c0 <_printf_i+0x21c>)
 800543c:	270a      	movs	r7, #10
 800543e:	9303      	str	r3, [sp, #12]
 8005440:	e01b      	b.n	800547a <_printf_i+0xd6>
 8005442:	680d      	ldr	r5, [r1, #0]
 8005444:	601a      	str	r2, [r3, #0]
 8005446:	0641      	lsls	r1, r0, #25
 8005448:	d5f1      	bpl.n	800542e <_printf_i+0x8a>
 800544a:	b22d      	sxth	r5, r5
 800544c:	e7ef      	b.n	800542e <_printf_i+0x8a>
 800544e:	680d      	ldr	r5, [r1, #0]
 8005450:	6819      	ldr	r1, [r3, #0]
 8005452:	1d08      	adds	r0, r1, #4
 8005454:	6018      	str	r0, [r3, #0]
 8005456:	062e      	lsls	r6, r5, #24
 8005458:	d501      	bpl.n	800545e <_printf_i+0xba>
 800545a:	680d      	ldr	r5, [r1, #0]
 800545c:	e003      	b.n	8005466 <_printf_i+0xc2>
 800545e:	066d      	lsls	r5, r5, #25
 8005460:	d5fb      	bpl.n	800545a <_printf_i+0xb6>
 8005462:	680d      	ldr	r5, [r1, #0]
 8005464:	b2ad      	uxth	r5, r5
 8005466:	4b56      	ldr	r3, [pc, #344]	; (80055c0 <_printf_i+0x21c>)
 8005468:	2708      	movs	r7, #8
 800546a:	9303      	str	r3, [sp, #12]
 800546c:	2a6f      	cmp	r2, #111	; 0x6f
 800546e:	d000      	beq.n	8005472 <_printf_i+0xce>
 8005470:	3702      	adds	r7, #2
 8005472:	0023      	movs	r3, r4
 8005474:	2200      	movs	r2, #0
 8005476:	3343      	adds	r3, #67	; 0x43
 8005478:	701a      	strb	r2, [r3, #0]
 800547a:	6863      	ldr	r3, [r4, #4]
 800547c:	60a3      	str	r3, [r4, #8]
 800547e:	2b00      	cmp	r3, #0
 8005480:	db03      	blt.n	800548a <_printf_i+0xe6>
 8005482:	2204      	movs	r2, #4
 8005484:	6821      	ldr	r1, [r4, #0]
 8005486:	4391      	bics	r1, r2
 8005488:	6021      	str	r1, [r4, #0]
 800548a:	2d00      	cmp	r5, #0
 800548c:	d102      	bne.n	8005494 <_printf_i+0xf0>
 800548e:	9e04      	ldr	r6, [sp, #16]
 8005490:	2b00      	cmp	r3, #0
 8005492:	d00c      	beq.n	80054ae <_printf_i+0x10a>
 8005494:	9e04      	ldr	r6, [sp, #16]
 8005496:	0028      	movs	r0, r5
 8005498:	0039      	movs	r1, r7
 800549a:	f7fa fecd 	bl	8000238 <__aeabi_uidivmod>
 800549e:	9b03      	ldr	r3, [sp, #12]
 80054a0:	3e01      	subs	r6, #1
 80054a2:	5c5b      	ldrb	r3, [r3, r1]
 80054a4:	7033      	strb	r3, [r6, #0]
 80054a6:	002b      	movs	r3, r5
 80054a8:	0005      	movs	r5, r0
 80054aa:	429f      	cmp	r7, r3
 80054ac:	d9f3      	bls.n	8005496 <_printf_i+0xf2>
 80054ae:	2f08      	cmp	r7, #8
 80054b0:	d109      	bne.n	80054c6 <_printf_i+0x122>
 80054b2:	6823      	ldr	r3, [r4, #0]
 80054b4:	07db      	lsls	r3, r3, #31
 80054b6:	d506      	bpl.n	80054c6 <_printf_i+0x122>
 80054b8:	6863      	ldr	r3, [r4, #4]
 80054ba:	6922      	ldr	r2, [r4, #16]
 80054bc:	4293      	cmp	r3, r2
 80054be:	dc02      	bgt.n	80054c6 <_printf_i+0x122>
 80054c0:	2330      	movs	r3, #48	; 0x30
 80054c2:	3e01      	subs	r6, #1
 80054c4:	7033      	strb	r3, [r6, #0]
 80054c6:	9b04      	ldr	r3, [sp, #16]
 80054c8:	1b9b      	subs	r3, r3, r6
 80054ca:	6123      	str	r3, [r4, #16]
 80054cc:	9b07      	ldr	r3, [sp, #28]
 80054ce:	0021      	movs	r1, r4
 80054d0:	9300      	str	r3, [sp, #0]
 80054d2:	9805      	ldr	r0, [sp, #20]
 80054d4:	9b06      	ldr	r3, [sp, #24]
 80054d6:	aa09      	add	r2, sp, #36	; 0x24
 80054d8:	f7ff fef4 	bl	80052c4 <_printf_common>
 80054dc:	1c43      	adds	r3, r0, #1
 80054de:	d14c      	bne.n	800557a <_printf_i+0x1d6>
 80054e0:	2001      	movs	r0, #1
 80054e2:	4240      	negs	r0, r0
 80054e4:	b00b      	add	sp, #44	; 0x2c
 80054e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80054e8:	3145      	adds	r1, #69	; 0x45
 80054ea:	700a      	strb	r2, [r1, #0]
 80054ec:	4a34      	ldr	r2, [pc, #208]	; (80055c0 <_printf_i+0x21c>)
 80054ee:	9203      	str	r2, [sp, #12]
 80054f0:	681a      	ldr	r2, [r3, #0]
 80054f2:	6821      	ldr	r1, [r4, #0]
 80054f4:	ca20      	ldmia	r2!, {r5}
 80054f6:	601a      	str	r2, [r3, #0]
 80054f8:	0608      	lsls	r0, r1, #24
 80054fa:	d516      	bpl.n	800552a <_printf_i+0x186>
 80054fc:	07cb      	lsls	r3, r1, #31
 80054fe:	d502      	bpl.n	8005506 <_printf_i+0x162>
 8005500:	2320      	movs	r3, #32
 8005502:	4319      	orrs	r1, r3
 8005504:	6021      	str	r1, [r4, #0]
 8005506:	2710      	movs	r7, #16
 8005508:	2d00      	cmp	r5, #0
 800550a:	d1b2      	bne.n	8005472 <_printf_i+0xce>
 800550c:	2320      	movs	r3, #32
 800550e:	6822      	ldr	r2, [r4, #0]
 8005510:	439a      	bics	r2, r3
 8005512:	6022      	str	r2, [r4, #0]
 8005514:	e7ad      	b.n	8005472 <_printf_i+0xce>
 8005516:	2220      	movs	r2, #32
 8005518:	6809      	ldr	r1, [r1, #0]
 800551a:	430a      	orrs	r2, r1
 800551c:	6022      	str	r2, [r4, #0]
 800551e:	0022      	movs	r2, r4
 8005520:	2178      	movs	r1, #120	; 0x78
 8005522:	3245      	adds	r2, #69	; 0x45
 8005524:	7011      	strb	r1, [r2, #0]
 8005526:	4a27      	ldr	r2, [pc, #156]	; (80055c4 <_printf_i+0x220>)
 8005528:	e7e1      	b.n	80054ee <_printf_i+0x14a>
 800552a:	0648      	lsls	r0, r1, #25
 800552c:	d5e6      	bpl.n	80054fc <_printf_i+0x158>
 800552e:	b2ad      	uxth	r5, r5
 8005530:	e7e4      	b.n	80054fc <_printf_i+0x158>
 8005532:	681a      	ldr	r2, [r3, #0]
 8005534:	680d      	ldr	r5, [r1, #0]
 8005536:	1d10      	adds	r0, r2, #4
 8005538:	6949      	ldr	r1, [r1, #20]
 800553a:	6018      	str	r0, [r3, #0]
 800553c:	6813      	ldr	r3, [r2, #0]
 800553e:	062e      	lsls	r6, r5, #24
 8005540:	d501      	bpl.n	8005546 <_printf_i+0x1a2>
 8005542:	6019      	str	r1, [r3, #0]
 8005544:	e002      	b.n	800554c <_printf_i+0x1a8>
 8005546:	066d      	lsls	r5, r5, #25
 8005548:	d5fb      	bpl.n	8005542 <_printf_i+0x19e>
 800554a:	8019      	strh	r1, [r3, #0]
 800554c:	2300      	movs	r3, #0
 800554e:	9e04      	ldr	r6, [sp, #16]
 8005550:	6123      	str	r3, [r4, #16]
 8005552:	e7bb      	b.n	80054cc <_printf_i+0x128>
 8005554:	681a      	ldr	r2, [r3, #0]
 8005556:	1d11      	adds	r1, r2, #4
 8005558:	6019      	str	r1, [r3, #0]
 800555a:	6816      	ldr	r6, [r2, #0]
 800555c:	2100      	movs	r1, #0
 800555e:	0030      	movs	r0, r6
 8005560:	6862      	ldr	r2, [r4, #4]
 8005562:	f000 f831 	bl	80055c8 <memchr>
 8005566:	2800      	cmp	r0, #0
 8005568:	d001      	beq.n	800556e <_printf_i+0x1ca>
 800556a:	1b80      	subs	r0, r0, r6
 800556c:	6060      	str	r0, [r4, #4]
 800556e:	6863      	ldr	r3, [r4, #4]
 8005570:	6123      	str	r3, [r4, #16]
 8005572:	2300      	movs	r3, #0
 8005574:	9a04      	ldr	r2, [sp, #16]
 8005576:	7013      	strb	r3, [r2, #0]
 8005578:	e7a8      	b.n	80054cc <_printf_i+0x128>
 800557a:	6923      	ldr	r3, [r4, #16]
 800557c:	0032      	movs	r2, r6
 800557e:	9906      	ldr	r1, [sp, #24]
 8005580:	9805      	ldr	r0, [sp, #20]
 8005582:	9d07      	ldr	r5, [sp, #28]
 8005584:	47a8      	blx	r5
 8005586:	1c43      	adds	r3, r0, #1
 8005588:	d0aa      	beq.n	80054e0 <_printf_i+0x13c>
 800558a:	6823      	ldr	r3, [r4, #0]
 800558c:	079b      	lsls	r3, r3, #30
 800558e:	d415      	bmi.n	80055bc <_printf_i+0x218>
 8005590:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005592:	68e0      	ldr	r0, [r4, #12]
 8005594:	4298      	cmp	r0, r3
 8005596:	daa5      	bge.n	80054e4 <_printf_i+0x140>
 8005598:	0018      	movs	r0, r3
 800559a:	e7a3      	b.n	80054e4 <_printf_i+0x140>
 800559c:	0022      	movs	r2, r4
 800559e:	2301      	movs	r3, #1
 80055a0:	9906      	ldr	r1, [sp, #24]
 80055a2:	9805      	ldr	r0, [sp, #20]
 80055a4:	9e07      	ldr	r6, [sp, #28]
 80055a6:	3219      	adds	r2, #25
 80055a8:	47b0      	blx	r6
 80055aa:	1c43      	adds	r3, r0, #1
 80055ac:	d098      	beq.n	80054e0 <_printf_i+0x13c>
 80055ae:	3501      	adds	r5, #1
 80055b0:	68e3      	ldr	r3, [r4, #12]
 80055b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80055b4:	1a9b      	subs	r3, r3, r2
 80055b6:	42ab      	cmp	r3, r5
 80055b8:	dcf0      	bgt.n	800559c <_printf_i+0x1f8>
 80055ba:	e7e9      	b.n	8005590 <_printf_i+0x1ec>
 80055bc:	2500      	movs	r5, #0
 80055be:	e7f7      	b.n	80055b0 <_printf_i+0x20c>
 80055c0:	080058f5 	.word	0x080058f5
 80055c4:	08005906 	.word	0x08005906

080055c8 <memchr>:
 80055c8:	b2c9      	uxtb	r1, r1
 80055ca:	1882      	adds	r2, r0, r2
 80055cc:	4290      	cmp	r0, r2
 80055ce:	d101      	bne.n	80055d4 <memchr+0xc>
 80055d0:	2000      	movs	r0, #0
 80055d2:	4770      	bx	lr
 80055d4:	7803      	ldrb	r3, [r0, #0]
 80055d6:	428b      	cmp	r3, r1
 80055d8:	d0fb      	beq.n	80055d2 <memchr+0xa>
 80055da:	3001      	adds	r0, #1
 80055dc:	e7f6      	b.n	80055cc <memchr+0x4>

080055de <memmove>:
 80055de:	b510      	push	{r4, lr}
 80055e0:	4288      	cmp	r0, r1
 80055e2:	d902      	bls.n	80055ea <memmove+0xc>
 80055e4:	188b      	adds	r3, r1, r2
 80055e6:	4298      	cmp	r0, r3
 80055e8:	d303      	bcc.n	80055f2 <memmove+0x14>
 80055ea:	2300      	movs	r3, #0
 80055ec:	e007      	b.n	80055fe <memmove+0x20>
 80055ee:	5c8b      	ldrb	r3, [r1, r2]
 80055f0:	5483      	strb	r3, [r0, r2]
 80055f2:	3a01      	subs	r2, #1
 80055f4:	d2fb      	bcs.n	80055ee <memmove+0x10>
 80055f6:	bd10      	pop	{r4, pc}
 80055f8:	5ccc      	ldrb	r4, [r1, r3]
 80055fa:	54c4      	strb	r4, [r0, r3]
 80055fc:	3301      	adds	r3, #1
 80055fe:	429a      	cmp	r2, r3
 8005600:	d1fa      	bne.n	80055f8 <memmove+0x1a>
 8005602:	e7f8      	b.n	80055f6 <memmove+0x18>

08005604 <_free_r>:
 8005604:	b570      	push	{r4, r5, r6, lr}
 8005606:	0005      	movs	r5, r0
 8005608:	2900      	cmp	r1, #0
 800560a:	d010      	beq.n	800562e <_free_r+0x2a>
 800560c:	1f0c      	subs	r4, r1, #4
 800560e:	6823      	ldr	r3, [r4, #0]
 8005610:	2b00      	cmp	r3, #0
 8005612:	da00      	bge.n	8005616 <_free_r+0x12>
 8005614:	18e4      	adds	r4, r4, r3
 8005616:	0028      	movs	r0, r5
 8005618:	f000 f918 	bl	800584c <__malloc_lock>
 800561c:	4a1d      	ldr	r2, [pc, #116]	; (8005694 <_free_r+0x90>)
 800561e:	6813      	ldr	r3, [r2, #0]
 8005620:	2b00      	cmp	r3, #0
 8005622:	d105      	bne.n	8005630 <_free_r+0x2c>
 8005624:	6063      	str	r3, [r4, #4]
 8005626:	6014      	str	r4, [r2, #0]
 8005628:	0028      	movs	r0, r5
 800562a:	f000 f917 	bl	800585c <__malloc_unlock>
 800562e:	bd70      	pop	{r4, r5, r6, pc}
 8005630:	42a3      	cmp	r3, r4
 8005632:	d908      	bls.n	8005646 <_free_r+0x42>
 8005634:	6821      	ldr	r1, [r4, #0]
 8005636:	1860      	adds	r0, r4, r1
 8005638:	4283      	cmp	r3, r0
 800563a:	d1f3      	bne.n	8005624 <_free_r+0x20>
 800563c:	6818      	ldr	r0, [r3, #0]
 800563e:	685b      	ldr	r3, [r3, #4]
 8005640:	1841      	adds	r1, r0, r1
 8005642:	6021      	str	r1, [r4, #0]
 8005644:	e7ee      	b.n	8005624 <_free_r+0x20>
 8005646:	001a      	movs	r2, r3
 8005648:	685b      	ldr	r3, [r3, #4]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d001      	beq.n	8005652 <_free_r+0x4e>
 800564e:	42a3      	cmp	r3, r4
 8005650:	d9f9      	bls.n	8005646 <_free_r+0x42>
 8005652:	6811      	ldr	r1, [r2, #0]
 8005654:	1850      	adds	r0, r2, r1
 8005656:	42a0      	cmp	r0, r4
 8005658:	d10b      	bne.n	8005672 <_free_r+0x6e>
 800565a:	6820      	ldr	r0, [r4, #0]
 800565c:	1809      	adds	r1, r1, r0
 800565e:	1850      	adds	r0, r2, r1
 8005660:	6011      	str	r1, [r2, #0]
 8005662:	4283      	cmp	r3, r0
 8005664:	d1e0      	bne.n	8005628 <_free_r+0x24>
 8005666:	6818      	ldr	r0, [r3, #0]
 8005668:	685b      	ldr	r3, [r3, #4]
 800566a:	1841      	adds	r1, r0, r1
 800566c:	6011      	str	r1, [r2, #0]
 800566e:	6053      	str	r3, [r2, #4]
 8005670:	e7da      	b.n	8005628 <_free_r+0x24>
 8005672:	42a0      	cmp	r0, r4
 8005674:	d902      	bls.n	800567c <_free_r+0x78>
 8005676:	230c      	movs	r3, #12
 8005678:	602b      	str	r3, [r5, #0]
 800567a:	e7d5      	b.n	8005628 <_free_r+0x24>
 800567c:	6821      	ldr	r1, [r4, #0]
 800567e:	1860      	adds	r0, r4, r1
 8005680:	4283      	cmp	r3, r0
 8005682:	d103      	bne.n	800568c <_free_r+0x88>
 8005684:	6818      	ldr	r0, [r3, #0]
 8005686:	685b      	ldr	r3, [r3, #4]
 8005688:	1841      	adds	r1, r0, r1
 800568a:	6021      	str	r1, [r4, #0]
 800568c:	6063      	str	r3, [r4, #4]
 800568e:	6054      	str	r4, [r2, #4]
 8005690:	e7ca      	b.n	8005628 <_free_r+0x24>
 8005692:	46c0      	nop			; (mov r8, r8)
 8005694:	200004f4 	.word	0x200004f4

08005698 <sbrk_aligned>:
 8005698:	b570      	push	{r4, r5, r6, lr}
 800569a:	4e0f      	ldr	r6, [pc, #60]	; (80056d8 <sbrk_aligned+0x40>)
 800569c:	000d      	movs	r5, r1
 800569e:	6831      	ldr	r1, [r6, #0]
 80056a0:	0004      	movs	r4, r0
 80056a2:	2900      	cmp	r1, #0
 80056a4:	d102      	bne.n	80056ac <sbrk_aligned+0x14>
 80056a6:	f000 f8bf 	bl	8005828 <_sbrk_r>
 80056aa:	6030      	str	r0, [r6, #0]
 80056ac:	0029      	movs	r1, r5
 80056ae:	0020      	movs	r0, r4
 80056b0:	f000 f8ba 	bl	8005828 <_sbrk_r>
 80056b4:	1c43      	adds	r3, r0, #1
 80056b6:	d00a      	beq.n	80056ce <sbrk_aligned+0x36>
 80056b8:	2303      	movs	r3, #3
 80056ba:	1cc5      	adds	r5, r0, #3
 80056bc:	439d      	bics	r5, r3
 80056be:	42a8      	cmp	r0, r5
 80056c0:	d007      	beq.n	80056d2 <sbrk_aligned+0x3a>
 80056c2:	1a29      	subs	r1, r5, r0
 80056c4:	0020      	movs	r0, r4
 80056c6:	f000 f8af 	bl	8005828 <_sbrk_r>
 80056ca:	1c43      	adds	r3, r0, #1
 80056cc:	d101      	bne.n	80056d2 <sbrk_aligned+0x3a>
 80056ce:	2501      	movs	r5, #1
 80056d0:	426d      	negs	r5, r5
 80056d2:	0028      	movs	r0, r5
 80056d4:	bd70      	pop	{r4, r5, r6, pc}
 80056d6:	46c0      	nop			; (mov r8, r8)
 80056d8:	200004f8 	.word	0x200004f8

080056dc <_malloc_r>:
 80056dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80056de:	2203      	movs	r2, #3
 80056e0:	1ccb      	adds	r3, r1, #3
 80056e2:	4393      	bics	r3, r2
 80056e4:	3308      	adds	r3, #8
 80056e6:	0006      	movs	r6, r0
 80056e8:	001f      	movs	r7, r3
 80056ea:	2b0c      	cmp	r3, #12
 80056ec:	d232      	bcs.n	8005754 <_malloc_r+0x78>
 80056ee:	270c      	movs	r7, #12
 80056f0:	42b9      	cmp	r1, r7
 80056f2:	d831      	bhi.n	8005758 <_malloc_r+0x7c>
 80056f4:	0030      	movs	r0, r6
 80056f6:	f000 f8a9 	bl	800584c <__malloc_lock>
 80056fa:	4d32      	ldr	r5, [pc, #200]	; (80057c4 <_malloc_r+0xe8>)
 80056fc:	682b      	ldr	r3, [r5, #0]
 80056fe:	001c      	movs	r4, r3
 8005700:	2c00      	cmp	r4, #0
 8005702:	d12e      	bne.n	8005762 <_malloc_r+0x86>
 8005704:	0039      	movs	r1, r7
 8005706:	0030      	movs	r0, r6
 8005708:	f7ff ffc6 	bl	8005698 <sbrk_aligned>
 800570c:	0004      	movs	r4, r0
 800570e:	1c43      	adds	r3, r0, #1
 8005710:	d11e      	bne.n	8005750 <_malloc_r+0x74>
 8005712:	682c      	ldr	r4, [r5, #0]
 8005714:	0025      	movs	r5, r4
 8005716:	2d00      	cmp	r5, #0
 8005718:	d14a      	bne.n	80057b0 <_malloc_r+0xd4>
 800571a:	6823      	ldr	r3, [r4, #0]
 800571c:	0029      	movs	r1, r5
 800571e:	18e3      	adds	r3, r4, r3
 8005720:	0030      	movs	r0, r6
 8005722:	9301      	str	r3, [sp, #4]
 8005724:	f000 f880 	bl	8005828 <_sbrk_r>
 8005728:	9b01      	ldr	r3, [sp, #4]
 800572a:	4283      	cmp	r3, r0
 800572c:	d143      	bne.n	80057b6 <_malloc_r+0xda>
 800572e:	6823      	ldr	r3, [r4, #0]
 8005730:	3703      	adds	r7, #3
 8005732:	1aff      	subs	r7, r7, r3
 8005734:	2303      	movs	r3, #3
 8005736:	439f      	bics	r7, r3
 8005738:	3708      	adds	r7, #8
 800573a:	2f0c      	cmp	r7, #12
 800573c:	d200      	bcs.n	8005740 <_malloc_r+0x64>
 800573e:	270c      	movs	r7, #12
 8005740:	0039      	movs	r1, r7
 8005742:	0030      	movs	r0, r6
 8005744:	f7ff ffa8 	bl	8005698 <sbrk_aligned>
 8005748:	1c43      	adds	r3, r0, #1
 800574a:	d034      	beq.n	80057b6 <_malloc_r+0xda>
 800574c:	6823      	ldr	r3, [r4, #0]
 800574e:	19df      	adds	r7, r3, r7
 8005750:	6027      	str	r7, [r4, #0]
 8005752:	e013      	b.n	800577c <_malloc_r+0xa0>
 8005754:	2b00      	cmp	r3, #0
 8005756:	dacb      	bge.n	80056f0 <_malloc_r+0x14>
 8005758:	230c      	movs	r3, #12
 800575a:	2500      	movs	r5, #0
 800575c:	6033      	str	r3, [r6, #0]
 800575e:	0028      	movs	r0, r5
 8005760:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005762:	6822      	ldr	r2, [r4, #0]
 8005764:	1bd1      	subs	r1, r2, r7
 8005766:	d420      	bmi.n	80057aa <_malloc_r+0xce>
 8005768:	290b      	cmp	r1, #11
 800576a:	d917      	bls.n	800579c <_malloc_r+0xc0>
 800576c:	19e2      	adds	r2, r4, r7
 800576e:	6027      	str	r7, [r4, #0]
 8005770:	42a3      	cmp	r3, r4
 8005772:	d111      	bne.n	8005798 <_malloc_r+0xbc>
 8005774:	602a      	str	r2, [r5, #0]
 8005776:	6863      	ldr	r3, [r4, #4]
 8005778:	6011      	str	r1, [r2, #0]
 800577a:	6053      	str	r3, [r2, #4]
 800577c:	0030      	movs	r0, r6
 800577e:	0025      	movs	r5, r4
 8005780:	f000 f86c 	bl	800585c <__malloc_unlock>
 8005784:	2207      	movs	r2, #7
 8005786:	350b      	adds	r5, #11
 8005788:	1d23      	adds	r3, r4, #4
 800578a:	4395      	bics	r5, r2
 800578c:	1aea      	subs	r2, r5, r3
 800578e:	429d      	cmp	r5, r3
 8005790:	d0e5      	beq.n	800575e <_malloc_r+0x82>
 8005792:	1b5b      	subs	r3, r3, r5
 8005794:	50a3      	str	r3, [r4, r2]
 8005796:	e7e2      	b.n	800575e <_malloc_r+0x82>
 8005798:	605a      	str	r2, [r3, #4]
 800579a:	e7ec      	b.n	8005776 <_malloc_r+0x9a>
 800579c:	6862      	ldr	r2, [r4, #4]
 800579e:	42a3      	cmp	r3, r4
 80057a0:	d101      	bne.n	80057a6 <_malloc_r+0xca>
 80057a2:	602a      	str	r2, [r5, #0]
 80057a4:	e7ea      	b.n	800577c <_malloc_r+0xa0>
 80057a6:	605a      	str	r2, [r3, #4]
 80057a8:	e7e8      	b.n	800577c <_malloc_r+0xa0>
 80057aa:	0023      	movs	r3, r4
 80057ac:	6864      	ldr	r4, [r4, #4]
 80057ae:	e7a7      	b.n	8005700 <_malloc_r+0x24>
 80057b0:	002c      	movs	r4, r5
 80057b2:	686d      	ldr	r5, [r5, #4]
 80057b4:	e7af      	b.n	8005716 <_malloc_r+0x3a>
 80057b6:	230c      	movs	r3, #12
 80057b8:	0030      	movs	r0, r6
 80057ba:	6033      	str	r3, [r6, #0]
 80057bc:	f000 f84e 	bl	800585c <__malloc_unlock>
 80057c0:	e7cd      	b.n	800575e <_malloc_r+0x82>
 80057c2:	46c0      	nop			; (mov r8, r8)
 80057c4:	200004f4 	.word	0x200004f4

080057c8 <_realloc_r>:
 80057c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80057ca:	0007      	movs	r7, r0
 80057cc:	000e      	movs	r6, r1
 80057ce:	0014      	movs	r4, r2
 80057d0:	2900      	cmp	r1, #0
 80057d2:	d105      	bne.n	80057e0 <_realloc_r+0x18>
 80057d4:	0011      	movs	r1, r2
 80057d6:	f7ff ff81 	bl	80056dc <_malloc_r>
 80057da:	0005      	movs	r5, r0
 80057dc:	0028      	movs	r0, r5
 80057de:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80057e0:	2a00      	cmp	r2, #0
 80057e2:	d103      	bne.n	80057ec <_realloc_r+0x24>
 80057e4:	f7ff ff0e 	bl	8005604 <_free_r>
 80057e8:	0025      	movs	r5, r4
 80057ea:	e7f7      	b.n	80057dc <_realloc_r+0x14>
 80057ec:	f000 f83e 	bl	800586c <_malloc_usable_size_r>
 80057f0:	9001      	str	r0, [sp, #4]
 80057f2:	4284      	cmp	r4, r0
 80057f4:	d803      	bhi.n	80057fe <_realloc_r+0x36>
 80057f6:	0035      	movs	r5, r6
 80057f8:	0843      	lsrs	r3, r0, #1
 80057fa:	42a3      	cmp	r3, r4
 80057fc:	d3ee      	bcc.n	80057dc <_realloc_r+0x14>
 80057fe:	0021      	movs	r1, r4
 8005800:	0038      	movs	r0, r7
 8005802:	f7ff ff6b 	bl	80056dc <_malloc_r>
 8005806:	1e05      	subs	r5, r0, #0
 8005808:	d0e8      	beq.n	80057dc <_realloc_r+0x14>
 800580a:	9b01      	ldr	r3, [sp, #4]
 800580c:	0022      	movs	r2, r4
 800580e:	429c      	cmp	r4, r3
 8005810:	d900      	bls.n	8005814 <_realloc_r+0x4c>
 8005812:	001a      	movs	r2, r3
 8005814:	0031      	movs	r1, r6
 8005816:	0028      	movs	r0, r5
 8005818:	f7ff fbc0 	bl	8004f9c <memcpy>
 800581c:	0031      	movs	r1, r6
 800581e:	0038      	movs	r0, r7
 8005820:	f7ff fef0 	bl	8005604 <_free_r>
 8005824:	e7da      	b.n	80057dc <_realloc_r+0x14>
	...

08005828 <_sbrk_r>:
 8005828:	2300      	movs	r3, #0
 800582a:	b570      	push	{r4, r5, r6, lr}
 800582c:	4d06      	ldr	r5, [pc, #24]	; (8005848 <_sbrk_r+0x20>)
 800582e:	0004      	movs	r4, r0
 8005830:	0008      	movs	r0, r1
 8005832:	602b      	str	r3, [r5, #0]
 8005834:	f7fb fc62 	bl	80010fc <_sbrk>
 8005838:	1c43      	adds	r3, r0, #1
 800583a:	d103      	bne.n	8005844 <_sbrk_r+0x1c>
 800583c:	682b      	ldr	r3, [r5, #0]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d000      	beq.n	8005844 <_sbrk_r+0x1c>
 8005842:	6023      	str	r3, [r4, #0]
 8005844:	bd70      	pop	{r4, r5, r6, pc}
 8005846:	46c0      	nop			; (mov r8, r8)
 8005848:	200004fc 	.word	0x200004fc

0800584c <__malloc_lock>:
 800584c:	b510      	push	{r4, lr}
 800584e:	4802      	ldr	r0, [pc, #8]	; (8005858 <__malloc_lock+0xc>)
 8005850:	f000 f814 	bl	800587c <__retarget_lock_acquire_recursive>
 8005854:	bd10      	pop	{r4, pc}
 8005856:	46c0      	nop			; (mov r8, r8)
 8005858:	20000500 	.word	0x20000500

0800585c <__malloc_unlock>:
 800585c:	b510      	push	{r4, lr}
 800585e:	4802      	ldr	r0, [pc, #8]	; (8005868 <__malloc_unlock+0xc>)
 8005860:	f000 f80d 	bl	800587e <__retarget_lock_release_recursive>
 8005864:	bd10      	pop	{r4, pc}
 8005866:	46c0      	nop			; (mov r8, r8)
 8005868:	20000500 	.word	0x20000500

0800586c <_malloc_usable_size_r>:
 800586c:	1f0b      	subs	r3, r1, #4
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	1f18      	subs	r0, r3, #4
 8005872:	2b00      	cmp	r3, #0
 8005874:	da01      	bge.n	800587a <_malloc_usable_size_r+0xe>
 8005876:	580b      	ldr	r3, [r1, r0]
 8005878:	18c0      	adds	r0, r0, r3
 800587a:	4770      	bx	lr

0800587c <__retarget_lock_acquire_recursive>:
 800587c:	4770      	bx	lr

0800587e <__retarget_lock_release_recursive>:
 800587e:	4770      	bx	lr

08005880 <_init>:
 8005880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005882:	46c0      	nop			; (mov r8, r8)
 8005884:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005886:	bc08      	pop	{r3}
 8005888:	469e      	mov	lr, r3
 800588a:	4770      	bx	lr

0800588c <_fini>:
 800588c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800588e:	46c0      	nop			; (mov r8, r8)
 8005890:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005892:	bc08      	pop	{r3}
 8005894:	469e      	mov	lr, r3
 8005896:	4770      	bx	lr
