<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>liushuai</spirit:library>
  <spirit:name>LTC2324_sample</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m00_axis_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>adc_rst_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>adc_rst_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ADC_RST_N.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m00_axis_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ACLK.ASSOCIATED_RESET">m00_axis_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ACLK.ASSOCIATED_BUSIF">M00_AXIS</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>adc_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>adc_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ADC_CLK.ASSOCIATED_RESET">adc_rst_n</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>ad7606_sample_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e14a3865</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>ad7606_sample_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e14a3865</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>1c1c0c72</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>fd592ead</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>adc_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_rst_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_CNV</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_SCK</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_CLKOUT</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_SDO1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_SDO2</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_SDO3</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_SDO4</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_ismaster</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_start_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>adc_start_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/afifo/afifo.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/LTC2324_16.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ad7606_sample.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ad7606_sample_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ad7606_sample_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_e45d83d3</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/afifo/afifo.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/LTC2324_16.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ad7606_sample.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ad7606_sample_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ad7606_sample_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/ad7606_sample_v1_0/data/ad7606_sample.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ad7606_sample_v1_0/data/ad7606_sample.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ad7606_sample_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ad7606_sample_v1_0/src/ad7606_sample.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ad7606_sample_v1_0/src/ad7606_sample.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ad7606_sample_v1_0/src/ad7606_sample_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/LTC2324_sample_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_fd592ead</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>AXI DMA Driver for LTC2324</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">ad7606_sample_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>LTC2324_sample_v1.0</xilinx:displayName>
      <xilinx:coreRevision>6</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>xilinx.com:user:ad7606_sample:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2019-12-16T10:14:15Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="xilinx.com:user:ad7606_sample:1.0_ARCHIVE_LOCATION">d:/intel_project/AX7015/new/11_ad7606vdma_hdmi_out_v2.00/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30d51051_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b927e2a_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@602f0484_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@401256f3_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12b488cc_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@611f3203_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@515155ca_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d31db68_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3199e550_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f70ae97_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cd10fe1_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16f8df0d_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31ddfd16_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23798ce8_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@503e124f_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16e64c54_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@316fec8e_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a01b803_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61ca644_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d9db958_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2acff251_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27456ec4_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10fa6f13_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a4882eb_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bde4d14_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b0ae66e_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6231092c_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d0e72e1_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41c442dc_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dd9fdea_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@140217e8_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79bf77c8_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f2be2b4_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62589aa4_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9bdcb5_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28c95516_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28c7ca02_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@353b3034_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@273f578_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@90ce472_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b92abc5_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@da03de7_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25255807_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55a3097b_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d49108a_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27fa8184_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@160dc998_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@702a6a7f_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30eb50ce_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@170a2d23_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b24362f_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c1dbc91_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aae4c54_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f169605_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f752290_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a7b997a_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4afa8c1e_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77f96b7f_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@231a5718_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19e80e5e_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c10ef47_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f2c6746_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11eab978_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@544ecc8c_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58fe4a5e_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21f6566a_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70025789_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24e0f551_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75e8334c_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3104943e_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79150b85_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eed3b23_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cd84bc9_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bbfcc3a_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78d4f5f2_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@676088b4_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e40c990_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e41947d_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@797cb549_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c81889a_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30335d84_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e8b80a3_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@208df7b0_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71a36dd3_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b80355b_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7265aa9d_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39c5c854_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dd2df44_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d1c2a7a_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bc7a5e_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b7f4e14_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7237f04b_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a442b62_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d33128a_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4317e6b6_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b91b1f1_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8b8a0b4_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@291b06dc_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d1e6018_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27c27648_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2530b736_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@656d4dc3_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28f1676b_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ad944b9_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67f24484_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b7c9f45_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d87e636_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22079433_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@719798df_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70367c9f_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@142bfc09_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@356afbb4_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eeac47_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e12d0a3_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51a2000e_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66ac63bf_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@561371a7_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@da4cdb2_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@644f0f23_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d31f150_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f473db_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26521e64_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c28fec3_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b3e9965_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@108f3897_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f63f2f5_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b1f6bd0_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b98f05f_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@403c307a_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2882ef4d_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@729b071b_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c4877ac_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62160cb3_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cbd2b5d_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@626465e6_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b8246c3_ARCHIVE_LOCATION">/home/parallels/nfs/zynq_proj/13_ad7606_dma_hdmi/repo/ad7606_sample_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f385a37_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46347854_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@297f3ee4_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@119c83a7_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@640e8a03_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6042fbd_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ba40baa_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c1fa41a_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cffc16a_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1080c58e_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fb16d15_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74cbe99f_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69f0c566_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1743f4fa_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ed31b96_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@622345_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@304d8cf5_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@702dc253_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76dbc9a1_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a83d1cf_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e9a8ec5_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@252a1342_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58a1b0de_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2afe5c42_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@197af2c0_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d433d06_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ac6c55c_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f89cf4e_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d7aad0c_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7af1f44c_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@747c9933_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ab79cca_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61c71b60_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10991009_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@748ff867_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fec60e5_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20caa261_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d453c67_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a06f842_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a7d29bb_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@647562e2_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@530dc230_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69fe5ab8_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39bd75e4_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a028c96_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e850786_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63646699_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@320c9bba_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23a48f81_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@316acc0f_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62f0f158_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f16af22_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1adfc10d_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@257e9469_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d435032_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dd80114_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@794c01a9_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fb301aa_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a38dde5_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fff3edc_ARCHIVE_LOCATION">/home/parallels/work/acquisition_card_zynq/vivado/repo/DMA_AXIS_LTC2324_16/ip/LTC2324_sample</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="34afccba"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="4084f97e"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="b7aa4abe"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="531d245b"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
