
*** Running vivado
    with args -log gtx3g_exdes.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source gtx3g_exdes.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source gtx3g_exdes.tcl -notrace
Command: synth_design -top gtx3g_exdes -part xc7z100iffg900-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z100i-ffg900'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z100i-ffg900'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6156 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 568.379 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'gtx3g_exdes' [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:70]
	Parameter LOOPBACK_MODE bound to: 3'b010 
	Parameter EXAMPLE_CONFIG_INDEPENDENT_LANES bound to: 1 - type: integer 
	Parameter EXAMPLE_LANE_WITH_START_CHAR bound to: 0 - type: integer 
	Parameter EXAMPLE_WORDS_IN_BRAM bound to: 512 - type: integer 
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter EXAMPLE_USE_CHIPSCOPE bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:117]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:123]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:124]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:127]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:128]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:129]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:131]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:132]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:133]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:134]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:135]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:136]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:140]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:141]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:142]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:143]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:144]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:145]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:146]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:147]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:148]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:149]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:469]
INFO: [Synth 8-638] synthesizing module 'gtx3g_support' [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/support/gtx3g_support.v:70]
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gtx3g_GT_USRCLK_SOURCE' [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/support/gtx3g_gt_usrclk_source.v:68]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE2' [G:/Xilinx/Vivado/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14622]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE2' (1#1) [G:/Xilinx/Vivado/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14622]
INFO: [Synth 8-638] synthesizing module 'BUFG' [G:/Xilinx/Vivado/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (2#1) [G:/Xilinx/Vivado/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'gtx3g_GT_USRCLK_SOURCE' (3#1) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/support/gtx3g_gt_usrclk_source.v:68]
INFO: [Synth 8-638] synthesizing module 'gtx3g_common' [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/support/gtx3g_common.v:69]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b010 
	Parameter QPLL_FBDIV_TOP bound to: 40 - type: integer 
	Parameter QPLL_FBDIV_IN bound to: 10'b0010000000 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'GTXE2_COMMON' [G:/Xilinx/Vivado/Vivado/2017.2/scripts/rt/data/unisim_comp.v:11315]
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
	Parameter COMMON_CFG bound to: 0 - type: integer 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_QPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter QPLL_CFG bound to: 27'b000011010000000000111000001 
	Parameter QPLL_CLKOUT_CFG bound to: 4'b0000 
	Parameter QPLL_COARSE_FREQ_OVRD bound to: 6'b010000 
	Parameter QPLL_COARSE_FREQ_OVRD_EN bound to: 1'b0 
	Parameter QPLL_CP bound to: 10'b0000011111 
	Parameter QPLL_CP_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_DMONITOR_SEL bound to: 1'b0 
	Parameter QPLL_FBDIV bound to: 10'b0010000000 
	Parameter QPLL_FBDIV_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
	Parameter QPLL_INIT_CFG bound to: 24'b000000000000000000000110 
	Parameter QPLL_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter QPLL_LPF bound to: 4'b1111 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b010 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
INFO: [Synth 8-256] done synthesizing module 'GTXE2_COMMON' (4#1) [G:/Xilinx/Vivado/Vivado/2017.2/scripts/rt/data/unisim_comp.v:11315]
INFO: [Synth 8-256] done synthesizing module 'gtx3g_common' (5#1) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/support/gtx3g_common.v:69]
INFO: [Synth 8-638] synthesizing module 'gtx3g_common_reset' [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/support/gtx3g_common_reset.v:74]
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
	Parameter STARTUP_DELAY bound to: 500 - type: integer 
	Parameter WAIT_CYCLES bound to: 50 - type: integer 
	Parameter WAIT_MAX bound to: 60 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter ASSERT_COMMON_RESET bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/support/gtx3g_common_reset.v:121]
INFO: [Synth 8-256] done synthesizing module 'gtx3g_common_reset' (6#1) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/support/gtx3g_common_reset.v:74]
INFO: [Synth 8-638] synthesizing module 'gtx3g' [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.runs/synth_1/.Xil/Vivado-14108-idea-PC/realtime/gtx3g_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'gtx3g' (7#1) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.runs/synth_1/.Xil/Vivado-14108-idea-PC/realtime/gtx3g_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'gtx3g_support' (8#1) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/support/gtx3g_support.v:70]
INFO: [Synth 8-638] synthesizing module 'gtx3g_GT_FRAME_GEN' [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_gen.v:69]
	Parameter WORDS_IN_BRAM bound to: 512 - type: integer 
	Parameter BYTE_ALIGN_CHAR bound to: 16'b0000001010111100 
	Parameter BLOCK_ALIGN_CHAR bound to: 16'b0000001111111011 
	Parameter CLK_COR_CHAR bound to: 16'b0001110100011100 
	Parameter INIT_NOISE_CHAR bound to: 16'b1010101010101010 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_gen.v:105]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_gen.v:105]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_gen.v:106]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_gen.v:106]
INFO: [Synth 8-638] synthesizing module 'pattern_gen' [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/pattern_gen.v:1]
INFO: [Synth 8-226] default block is never used [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/pattern_gen.v:23]
INFO: [Synth 8-638] synthesizing module 'bram_gen' [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/pattern_gen.v:95]
INFO: [Synth 8-3876] $readmem data file 'gt_rom_init_tx.dat' is read successfully [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/pattern_gen.v:107]
INFO: [Synth 8-256] done synthesizing module 'bram_gen' (9#1) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/pattern_gen.v:95]
INFO: [Synth 8-638] synthesizing module 'prbs7_gen' [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/pattern_gen.v:132]
	Parameter PRBS7_INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-256] done synthesizing module 'prbs7_gen' (10#1) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/pattern_gen.v:132]
INFO: [Synth 8-638] synthesizing module 'prbs9_gen' [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/pattern_gen.v:154]
	Parameter prbs9_INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-256] done synthesizing module 'prbs9_gen' (11#1) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/pattern_gen.v:154]
INFO: [Synth 8-638] synthesizing module 'prbs11_gen' [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/pattern_gen.v:176]
	Parameter prbs11_INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-256] done synthesizing module 'prbs11_gen' (12#1) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/pattern_gen.v:176]
INFO: [Synth 8-638] synthesizing module 'prbs15_gen' [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/pattern_gen.v:199]
	Parameter PRBS15_INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-256] done synthesizing module 'prbs15_gen' (13#1) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/pattern_gen.v:199]
INFO: [Synth 8-638] synthesizing module 'prbs20_gen' [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/pattern_gen.v:221]
	Parameter prbs20_INIT bound to: 20'b00000000000000000001 
INFO: [Synth 8-256] done synthesizing module 'prbs20_gen' (14#1) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/pattern_gen.v:221]
INFO: [Synth 8-638] synthesizing module 'prbs23_gen' [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/pattern_gen.v:243]
	Parameter prbs23_INIT bound to: 23'b00000000000000000000001 
INFO: [Synth 8-256] done synthesizing module 'prbs23_gen' (15#1) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/pattern_gen.v:243]
INFO: [Synth 8-638] synthesizing module 'prbs31_gen' [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/pattern_gen.v:265]
	Parameter prbs31_INIT bound to: 31'b0000000000000000000000000000001 
INFO: [Synth 8-256] done synthesizing module 'prbs31_gen' (16#1) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/pattern_gen.v:265]
INFO: [Synth 8-256] done synthesizing module 'pattern_gen' (17#1) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/pattern_gen.v:1]
INFO: [Synth 8-638] synthesizing module 'parity_encoder' [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/parity_coding.v:1]
INFO: [Synth 8-256] done synthesizing module 'parity_encoder' (18#1) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/parity_coding.v:1]
INFO: [Synth 8-638] synthesizing module 'error_insertion' [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_gen.v:297]
INFO: [Synth 8-638] synthesizing module 'prbs31_rand_gen' [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/pattern_gen.v:287]
	Parameter prbs31_INIT bound to: 31'b1011100001011111101000101111010 
INFO: [Synth 8-256] done synthesizing module 'prbs31_rand_gen' (19#1) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/pattern_gen.v:287]
INFO: [Synth 8-256] done synthesizing module 'error_insertion' (20#1) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_gen.v:297]
INFO: [Synth 8-256] done synthesizing module 'gtx3g_GT_FRAME_GEN' (21#1) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_gen.v:69]
INFO: [Synth 8-638] synthesizing module 'gtx3g_GT_FRAME_CHECK' [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:69]
	Parameter RX_DATA_WIDTH bound to: 16 - type: integer 
	Parameter RXCTRL_WIDTH bound to: 2 - type: integer 
	Parameter WORDS_IN_BRAM bound to: 512 - type: integer 
	Parameter CHANBOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter COMMA_DOUBLE bound to: 16'b0000001010111100 
	Parameter START_OF_PACKET_CHAR bound to: 16'b0000001010111100 
	Parameter BYTE_ALIGN_CHAR bound to: 16'b0000001010111100 
	Parameter BLOCK_ALIGN_CHAR bound to: 16'b0000001111111011 
	Parameter CLK_COR_CHAR bound to: 16'b0001110100011100 
	Parameter INIT_NOISE_CHAR bound to: 16'b1010101010101010 
	Parameter ST_LINK_DOWN bound to: 1'b0 
	Parameter ST_LINK_UP bound to: 1'b1 
	Parameter TEST_DATA_MAX_CNT bound to: -1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:130]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:131]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:131]
INFO: [Synth 8-638] synthesizing module 'FD' [G:/Xilinx/Vivado/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3723]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FD' (22#1) [G:/Xilinx/Vivado/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3723]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:411]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:426]
INFO: [Synth 8-638] synthesizing module 'rx_word_fifo' [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.runs/synth_1/.Xil/Vivado-14108-idea-PC/realtime/rx_word_fifo_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'rx_word_fifo' (23#1) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.runs/synth_1/.Xil/Vivado-14108-idea-PC/realtime/rx_word_fifo_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element track_data_r2_reg was removed.  [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:241]
WARNING: [Synth 8-6014] Unused sequential element track_data_r3_reg was removed.  [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:244]
WARNING: [Synth 8-6014] Unused sequential element rx_chanbond_seq_r3_reg was removed.  [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:300]
INFO: [Synth 8-4471] merging register 'RXENMCOMMADET_OUT_reg' into 'RXENPCOMMADET_OUT_reg' [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:358]
INFO: [Synth 8-4471] merging register 'RX_ENCHAN_SYNC_OUT_reg' into 'RXENPCOMMADET_OUT_reg' [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:367]
INFO: [Synth 8-4471] merging register 'pattern_rst_reg' into 'rx_fifo_rst_reg' [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:501]
WARNING: [Synth 8-6014] Unused sequential element RXENMCOMMADET_OUT_reg was removed.  [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:358]
WARNING: [Synth 8-6014] Unused sequential element RX_ENCHAN_SYNC_OUT_reg was removed.  [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:367]
WARNING: [Synth 8-6014] Unused sequential element pattern_rst_reg was removed.  [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:501]
INFO: [Synth 8-256] done synthesizing module 'gtx3g_GT_FRAME_CHECK' (24#1) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:69]
INFO: [Synth 8-256] done synthesizing module 'gtx3g_exdes' (25#1) [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_exdes.v:70]
WARNING: [Synth 8-3331] design gtx3g_GT_FRAME_CHECK has unconnected port INC_IN
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[31]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[30]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[29]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[28]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[27]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[26]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[25]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[24]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[23]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[22]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[21]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[20]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[19]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[18]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[17]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[16]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[15]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[14]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[13]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[12]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[11]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[10]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[9]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[8]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[7]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[6]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[5]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[4]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[3]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[2]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[1]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[0]
WARNING: [Synth 8-3331] design error_insertion has unconnected port error_insert_mask[31]
WARNING: [Synth 8-3331] design gtx3g_GT_USRCLK_SOURCE has unconnected port GT1_TXOUTCLK_IN
WARNING: [Synth 8-3331] design gtx3g_support has unconnected port gt0_txpmareset_in
WARNING: [Synth 8-3331] design gtx3g_support has unconnected port gt1_txpmareset_in
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 568.379 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 568.379 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z100iffg900-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.runs/synth_1/.Xil/Vivado-14108-idea-PC/dcp5/rx_word_fifo_in_context.xdc] for cell 'gt0_frame_check/rx_word_fifo_inst_1'
Finished Parsing XDC File [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.runs/synth_1/.Xil/Vivado-14108-idea-PC/dcp5/rx_word_fifo_in_context.xdc] for cell 'gt0_frame_check/rx_word_fifo_inst_1'
Parsing XDC File [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.runs/synth_1/.Xil/Vivado-14108-idea-PC/dcp5/rx_word_fifo_in_context.xdc] for cell 'gt1_frame_check/rx_word_fifo_inst_1'
Finished Parsing XDC File [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.runs/synth_1/.Xil/Vivado-14108-idea-PC/dcp5/rx_word_fifo_in_context.xdc] for cell 'gt1_frame_check/rx_word_fifo_inst_1'
Parsing XDC File [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.runs/synth_1/.Xil/Vivado-14108-idea-PC/dcp7/gtx3g_in_context.xdc] for cell 'gtx3g_support_i/gtx3g_init_i'
Finished Parsing XDC File [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.runs/synth_1/.Xil/Vivado-14108-idea-PC/dcp7/gtx3g_in_context.xdc] for cell 'gtx3g_support_i/gtx3g_init_i'
Parsing XDC File [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/constrs_1/imports/example_design/gtx3g_exdes_packaging.xdc]
WARNING: [Vivado 12-507] No nets matched 'DRPCLK_IN_IBUF'. [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/constrs_1/imports/example_design/gtx3g_exdes_packaging.xdc:114]
WARNING: [Vivado 12-507] No nets matched 'gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/Q0_CLK1_GTREFCLK_OUT'. [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/constrs_1/imports/example_design/gtx3g_exdes_packaging.xdc:117]
Finished Parsing XDC File [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/constrs_1/imports/example_design/gtx3g_exdes_packaging.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/constrs_1/imports/example_design/gtx3g_exdes_packaging.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/gtx3g_exdes_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/constrs_1/imports/example_design/gtx3g_exdes_packaging.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/gtx3g_exdes_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/gtx3g_exdes_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  FD => FDRE: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 889.059 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'gt0_frame_check/rx_word_fifo_inst_1' at clock pin 'clk' is different from the actual clock period '6.667', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'gt1_frame_check/rx_word_fifo_inst_1' at clock pin 'clk' is different from the actual clock period '6.667', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:48 . Memory (MB): peak = 889.059 ; gain = 320.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z100iffg900-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:48 . Memory (MB): peak = 889.059 ; gain = 320.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for gt0_frame_check/rx_word_fifo_inst_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for gt1_frame_check/rx_word_fifo_inst_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for gtx3g_support_i/gtx3g_init_i. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:48 . Memory (MB): peak = 889.059 ; gain = 320.680
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "init_wait_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_wait_count" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element init_wait_count_reg was removed.  [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/support/gtx3g_common_reset.v:104]
INFO: [Synth 8-5546] ROM "rom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rom" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element read_counter_i_reg was removed.  [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/pattern_gen.v:112]
WARNING: [Synth 8-6014] Unused sequential element parity_word_cnt_reg was removed.  [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/parity_coding.v:14]
INFO: [Synth 8-5544] ROM "txctrl_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pattern_pause_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_word_valid" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element word_cnt_reg was removed.  [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_gen.v:141]
WARNING: [Synth 8-6014] Unused sequential element test_init_cnt_reg was removed.  [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_gen.v:164]
INFO: [Synth 8-5546] ROM "sm_link" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block_word_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block_word_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block_word_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block_error_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block_error_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_fifo_in_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_fifo_rd_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hor_correct_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ver_correct_mask" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element error_count_r_reg was removed.  [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:389]
WARNING: [Synth 8-6014] Unused sequential element link_ctr_reg was removed.  [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:412]
WARNING: [Synth 8-6014] Unused sequential element pattern_error_cnt_reg was removed.  [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:659]
WARNING: [Synth 8-6014] Unused sequential element data_word_cnt_reg was removed.  [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:681]
INFO: [Synth 8-5546] ROM "sm_link" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block_word_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block_word_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block_word_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block_error_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block_error_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_fifo_in_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_fifo_rd_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hor_correct_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ver_correct_mask" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element error_count_r_reg was removed.  [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:389]
WARNING: [Synth 8-6014] Unused sequential element link_ctr_reg was removed.  [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:412]
WARNING: [Synth 8-6014] Unused sequential element pattern_error_cnt_reg was removed.  [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:659]
WARNING: [Synth 8-6014] Unused sequential element data_word_cnt_reg was removed.  [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:681]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:49 . Memory (MB): peak = 889.059 ; gain = 320.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 4     
+---XORs : 
	   2 Input     16 Bit         XORs := 12    
	   2 Input      1 Bit         XORs := 30    
+---XORs : 
	               16 Bit    Wide XORs := 4     
+---Registers : 
	               31 Bit    Registers := 6     
	               23 Bit    Registers := 4     
	               20 Bit    Registers := 4     
	               16 Bit    Registers := 66    
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 80    
+---Muxes : 
	 513 Input     80 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 26    
	   9 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 86    
	   9 Input      1 Bit        Muxes := 50    
	   3 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module gtx3g_exdes 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module gtx3g_common_reset 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module bram_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
+---Muxes : 
	 513 Input     80 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
Module prbs7_gen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module prbs9_gen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module prbs11_gen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module prbs15_gen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module prbs20_gen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 1     
Module prbs23_gen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               23 Bit    Registers := 1     
Module prbs31_gen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               31 Bit    Registers := 1     
Module pattern_gen 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module parity_encoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---XORs : 
	               16 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module prbs31_rand_gen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               31 Bit    Registers := 1     
Module error_insertion 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gtx3g_GT_FRAME_GEN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   9 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module gtx3g_GT_FRAME_CHECK__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 3     
+---Registers : 
	               16 Bit    Registers := 13    
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 17    
Module gtx3g_GT_FRAME_CHECK 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 3     
+---Registers : 
	               16 Bit    Registers := 13    
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2020 (col length:140)
BRAMs: 1510 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "gt0_frame_gen/data_word_valid" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "gt0_frame_gen/pattern_pause_reg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "gt1_frame_gen/data_word_valid" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "gt1_frame_gen/pattern_pause_reg" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-6014] Unused sequential element gt0_frame_gen/test_init_cnt_reg was removed.  [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_gen.v:164]
WARNING: [Synth 8-6014] Unused sequential element gt0_frame_gen/word_cnt_reg was removed.  [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_gen.v:141]
WARNING: [Synth 8-6014] Unused sequential element gt1_frame_gen/test_init_cnt_reg was removed.  [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_gen.v:164]
WARNING: [Synth 8-6014] Unused sequential element gt1_frame_gen/word_cnt_reg was removed.  [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_gen.v:141]
WARNING: [Synth 8-6014] Unused sequential element bram_gen_inst1/read_counter_i_reg was removed.  [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/pattern_gen.v:112]
WARNING: [Synth 8-6014] Unused sequential element parity_word_cnt_reg was removed.  [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/parity_coding.v:14]
WARNING: [Synth 8-6014] Unused sequential element bram_gen_inst1/read_counter_i_reg was removed.  [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/pattern_gen.v:112]
WARNING: [Synth 8-6014] Unused sequential element parity_word_cnt_reg was removed.  [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/parity_coding.v:14]
INFO: [Synth 8-5546] ROM "block_word_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block_word_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block_word_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_fifo_rd_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block_error_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block_error_reg" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element pattern_gen_inst_2/bram_gen_inst1/read_counter_i_reg was removed.  [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/pattern_gen.v:112]
WARNING: [Synth 8-6014] Unused sequential element parity_encoder_inst_2/parity_word_cnt_reg was removed.  [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/parity_coding.v:14]
WARNING: [Synth 8-6014] Unused sequential element error_count_r_reg was removed.  [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:389]
WARNING: [Synth 8-6014] Unused sequential element link_ctr_reg was removed.  [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:412]
WARNING: [Synth 8-6014] Unused sequential element data_word_cnt_reg was removed.  [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:681]
WARNING: [Synth 8-6014] Unused sequential element pattern_error_cnt_reg was removed.  [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:659]
INFO: [Synth 8-5546] ROM "block_word_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block_word_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block_word_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_fifo_rd_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block_error_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block_error_reg" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element pattern_gen_inst_2/bram_gen_inst1/read_counter_i_reg was removed.  [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/pattern_gen.v:112]
WARNING: [Synth 8-6014] Unused sequential element parity_encoder_inst_2/parity_word_cnt_reg was removed.  [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/parity_coding.v:14]
WARNING: [Synth 8-6014] Unused sequential element error_count_r_reg was removed.  [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:389]
WARNING: [Synth 8-6014] Unused sequential element link_ctr_reg was removed.  [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:412]
WARNING: [Synth 8-6014] Unused sequential element data_word_cnt_reg was removed.  [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:681]
WARNING: [Synth 8-6014] Unused sequential element pattern_error_cnt_reg was removed.  [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_check.v:659]
INFO: [Synth 8-5546] ROM "gtx3g_support_i/common_reset_i/init_wait_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gtx3g_support_i/common_reset_i/init_wait_done" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element gtx3g_support_i/common_reset_i/init_wait_count_reg was removed.  [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/support/gtx3g_common_reset.v:104]
WARNING: [Synth 8-6014] Unused sequential element gt0_frame_gen/test_init_cnt_reg was removed.  [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_gen.v:164]
WARNING: [Synth 8-6014] Unused sequential element gt0_frame_gen/word_cnt_reg was removed.  [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_gen.v:141]
WARNING: [Synth 8-6014] Unused sequential element gt1_frame_gen/test_init_cnt_reg was removed.  [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_gen.v:164]
WARNING: [Synth 8-6014] Unused sequential element gt1_frame_gen/word_cnt_reg was removed.  [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/sources_1/imports/example_design/gtx3g_gt_frame_gen.v:141]
WARNING: [Synth 8-3331] design gtx3g_GT_FRAME_CHECK has unconnected port INC_IN
WARNING: [Synth 8-3331] design gtx3g_GT_FRAME_CHECK__xdcDup__1 has unconnected port INC_IN
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[31]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[30]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[29]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[28]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[27]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[26]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[25]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[24]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[23]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[22]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[21]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[20]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[19]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[18]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[17]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[16]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[15]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[14]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[13]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[12]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[11]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[10]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[9]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[8]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[7]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[6]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[5]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[4]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[3]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[2]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[1]
WARNING: [Synth 8-3331] design error_insertion has unconnected port word_cnt[0]
WARNING: [Synth 8-3331] design error_insertion has unconnected port error_insert_mask[31]
WARNING: [Synth 8-3331] design error_insertion__1 has unconnected port word_cnt[31]
WARNING: [Synth 8-3331] design error_insertion__1 has unconnected port word_cnt[30]
WARNING: [Synth 8-3331] design error_insertion__1 has unconnected port word_cnt[29]
WARNING: [Synth 8-3331] design error_insertion__1 has unconnected port word_cnt[28]
WARNING: [Synth 8-3331] design error_insertion__1 has unconnected port word_cnt[27]
WARNING: [Synth 8-3331] design error_insertion__1 has unconnected port word_cnt[26]
WARNING: [Synth 8-3331] design error_insertion__1 has unconnected port word_cnt[25]
WARNING: [Synth 8-3331] design error_insertion__1 has unconnected port word_cnt[24]
WARNING: [Synth 8-3331] design error_insertion__1 has unconnected port word_cnt[23]
WARNING: [Synth 8-3331] design error_insertion__1 has unconnected port word_cnt[22]
WARNING: [Synth 8-3331] design error_insertion__1 has unconnected port word_cnt[21]
WARNING: [Synth 8-3331] design error_insertion__1 has unconnected port word_cnt[20]
WARNING: [Synth 8-3331] design error_insertion__1 has unconnected port word_cnt[19]
WARNING: [Synth 8-3331] design error_insertion__1 has unconnected port word_cnt[18]
WARNING: [Synth 8-3331] design error_insertion__1 has unconnected port word_cnt[17]
WARNING: [Synth 8-3331] design error_insertion__1 has unconnected port word_cnt[16]
WARNING: [Synth 8-3331] design error_insertion__1 has unconnected port word_cnt[15]
WARNING: [Synth 8-3331] design error_insertion__1 has unconnected port word_cnt[14]
WARNING: [Synth 8-3331] design error_insertion__1 has unconnected port word_cnt[13]
WARNING: [Synth 8-3331] design error_insertion__1 has unconnected port word_cnt[12]
WARNING: [Synth 8-3331] design error_insertion__1 has unconnected port word_cnt[11]
WARNING: [Synth 8-3331] design error_insertion__1 has unconnected port word_cnt[10]
WARNING: [Synth 8-3331] design error_insertion__1 has unconnected port word_cnt[9]
WARNING: [Synth 8-3331] design error_insertion__1 has unconnected port word_cnt[8]
WARNING: [Synth 8-3331] design error_insertion__1 has unconnected port word_cnt[7]
WARNING: [Synth 8-3331] design error_insertion__1 has unconnected port word_cnt[6]
WARNING: [Synth 8-3331] design error_insertion__1 has unconnected port word_cnt[5]
WARNING: [Synth 8-3331] design error_insertion__1 has unconnected port word_cnt[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gt0_frame_check/rx_chanbond_seq_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gt1_frame_check/rx_chanbond_seq_r_reg )
INFO: [Synth 8-3886] merging instance 'gt1_frame_gen/pattern_gen_inst_1/bram_gen_inst1/bram_reg_reg[5]' (FD) to 'gt1_frame_gen/pattern_gen_inst_1/bram_gen_inst1/bram_reg_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gt1_frame_gen/pattern_gen_inst_1/bram_gen_inst1/bram_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gt1_frame_gen/pattern_gen_inst_1/bram_gen_inst1/bram_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gt1_frame_gen/pattern_gen_inst_1/bram_gen_inst1/bram_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gt1_frame_gen/pattern_gen_inst_1/bram_gen_inst1/bram_reg_reg[15] )
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/pattern_gen_inst_1/bram_gen_inst1/bram_reg_reg[5]' (FD) to 'gt0_frame_gen/pattern_gen_inst_1/bram_gen_inst1/bram_reg_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gt0_frame_gen/pattern_gen_inst_1/bram_gen_inst1/bram_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gt0_frame_gen/pattern_gen_inst_1/bram_gen_inst1/bram_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gt0_frame_gen/pattern_gen_inst_1/bram_gen_inst1/bram_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gt0_frame_gen/pattern_gen_inst_1/bram_gen_inst1/bram_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gt0_frame_check/sel_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gt1_frame_check/sel_reg[1] )
INFO: [Synth 8-3886] merging instance 'gt0_frame_check/pattern_gen_inst_2/bram_gen_inst1/bram_reg_reg[5]' (FD) to 'gt0_frame_check/pattern_gen_inst_2/bram_gen_inst1/bram_reg_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gt0_frame_check/pattern_gen_inst_2/bram_gen_inst1/bram_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gt0_frame_check/pattern_gen_inst_2/bram_gen_inst1/bram_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gt0_frame_check/pattern_gen_inst_2/bram_gen_inst1/bram_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gt0_frame_check/pattern_gen_inst_2/bram_gen_inst1/bram_reg_reg[15] )
INFO: [Synth 8-3886] merging instance 'gt1_frame_gen/txctrl_reg_reg[15]' (FDR) to 'gt1_frame_gen/txctrl_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'gt1_frame_gen/txctrl_reg_reg[14]' (FDR) to 'gt1_frame_gen/txctrl_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'gt1_frame_gen/txctrl_reg_reg[12]' (FDR) to 'gt1_frame_gen/txctrl_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'gt1_frame_gen/txctrl_reg_reg[13]' (FDR) to 'gt1_frame_gen/txctrl_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'gt1_frame_gen/txctrl_reg_reg[8]' (FDR) to 'gt1_frame_gen/txctrl_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'gt1_frame_gen/txctrl_reg_reg[9]' (FDR) to 'gt1_frame_gen/txctrl_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'gt1_frame_gen/txctrl_reg_reg[10]' (FDR) to 'gt1_frame_gen/txctrl_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'gt1_frame_gen/txctrl_reg_reg[11]' (FDR) to 'gt1_frame_gen/txctrl_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'gt1_frame_gen/txctrl_reg_reg[2]' (FDR) to 'gt1_frame_gen/txctrl_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'gt1_frame_gen/txctrl_reg_reg[3]' (FDR) to 'gt1_frame_gen/txctrl_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'gt1_frame_gen/txctrl_reg_reg[1]' (FDR) to 'gt1_frame_gen/txctrl_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'gt1_frame_gen/txctrl_reg_reg[6]' (FDR) to 'gt1_frame_gen/txctrl_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'gt1_frame_gen/txctrl_reg_reg[7]' (FDR) to 'gt1_frame_gen/txctrl_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'gt1_frame_gen/txctrl_reg_reg[4]' (FDR) to 'gt1_frame_gen/txctrl_reg_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gt1_frame_gen/txctrl_reg_reg[5] )
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/txctrl_reg_reg[15]' (FDR) to 'gt0_frame_gen/txctrl_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/txctrl_reg_reg[14]' (FDR) to 'gt0_frame_gen/txctrl_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/txctrl_reg_reg[12]' (FDR) to 'gt0_frame_gen/txctrl_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/txctrl_reg_reg[13]' (FDR) to 'gt0_frame_gen/txctrl_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/txctrl_reg_reg[8]' (FDR) to 'gt0_frame_gen/txctrl_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/txctrl_reg_reg[9]' (FDR) to 'gt0_frame_gen/txctrl_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/txctrl_reg_reg[10]' (FDR) to 'gt0_frame_gen/txctrl_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/txctrl_reg_reg[11]' (FDR) to 'gt0_frame_gen/txctrl_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/txctrl_reg_reg[2]' (FDR) to 'gt0_frame_gen/txctrl_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/txctrl_reg_reg[3]' (FDR) to 'gt0_frame_gen/txctrl_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/txctrl_reg_reg[1]' (FDR) to 'gt0_frame_gen/txctrl_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/txctrl_reg_reg[6]' (FDR) to 'gt0_frame_gen/txctrl_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/txctrl_reg_reg[7]' (FDR) to 'gt0_frame_gen/txctrl_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/txctrl_reg_reg[4]' (FDR) to 'gt0_frame_gen/txctrl_reg_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gt0_frame_gen/txctrl_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gt0_frame_check/error_detected_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gt1_frame_check/error_detected_r_reg )
INFO: [Synth 8-3886] merging instance 'gt0_frame_check/block_error_reg_reg[2]' (FDRE) to 'gt0_frame_check/block_error_reg_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gt0_frame_check/block_error_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gt0_frame_check/reset_on_error_in_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gt1_frame_check/reset_on_error_in_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gt0_frame_check/rx_chanbond_seq_r2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gt1_frame_check/rx_chanbond_seq_r2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gt1_frame_gen/TXCTRL_OUT_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gt0_frame_gen/TXCTRL_OUT_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gt0_frame_check/reset_on_error_in_r2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gt1_frame_check/reset_on_error_in_r2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gt0_frame_check/register_chan_seq[0].rx_chanbond_reg_0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gt1_frame_check/register_chan_seq[0].rx_chanbond_reg_0 )
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_reg_rep[8]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_reg_rep[7]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_reg_rep[6]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_reg_rep[5]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_reg_rep[4]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_d1_reg[8]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_d1_reg[7]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_d1_reg[6]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_d1_reg[5]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_d1_reg[4]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_reg[8]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_reg[7]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_reg[6]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_reg[5]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_reg[4]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/pattern_gen_inst_1/bram_gen_inst1/bram_reg_reg[15]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/pattern_gen_inst_1/bram_gen_inst1/bram_reg_reg[14]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/pattern_gen_inst_1/bram_gen_inst1/bram_reg_reg[13]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/pattern_gen_inst_1/bram_gen_inst1/bram_reg_reg[6]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt1_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_reg_rep[8]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt1_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_reg_rep[7]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt1_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_reg_rep[6]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt1_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_reg_rep[5]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt1_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_reg_rep[4]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt1_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_d1_reg[8]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt1_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_d1_reg[7]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt1_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_d1_reg[6]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt1_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_d1_reg[5]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt1_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_d1_reg[4]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt1_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_reg[8]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt1_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_reg[7]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt1_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_reg[6]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt1_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_reg[5]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt1_frame_gen/pattern_gen_inst_1/bram_gen_inst1/read_counter_i_reg[4]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt1_frame_gen/pattern_gen_inst_1/bram_gen_inst1/bram_reg_reg[15]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt1_frame_gen/pattern_gen_inst_1/bram_gen_inst1/bram_reg_reg[14]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt1_frame_gen/pattern_gen_inst_1/bram_gen_inst1/bram_reg_reg[13]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt1_frame_gen/pattern_gen_inst_1/bram_gen_inst1/bram_reg_reg[6]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/pattern_gen_inst_2/bram_gen_inst1/read_counter_i_reg_rep[8]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/pattern_gen_inst_2/bram_gen_inst1/read_counter_i_reg_rep[7]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/pattern_gen_inst_2/bram_gen_inst1/read_counter_i_reg_rep[6]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/pattern_gen_inst_2/bram_gen_inst1/read_counter_i_reg_rep[5]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/pattern_gen_inst_2/bram_gen_inst1/read_counter_i_reg_rep[4]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/pattern_gen_inst_2/bram_gen_inst1/read_counter_i_d1_reg[8]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/pattern_gen_inst_2/bram_gen_inst1/read_counter_i_d1_reg[7]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/pattern_gen_inst_2/bram_gen_inst1/read_counter_i_d1_reg[6]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/pattern_gen_inst_2/bram_gen_inst1/read_counter_i_d1_reg[5]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/pattern_gen_inst_2/bram_gen_inst1/read_counter_i_d1_reg[4]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/register_chan_seq[0].rx_chanbond_reg_0) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/pattern_gen_inst_2/bram_gen_inst1/read_counter_i_reg[8]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/pattern_gen_inst_2/bram_gen_inst1/read_counter_i_reg[7]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/pattern_gen_inst_2/bram_gen_inst1/read_counter_i_reg[6]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/pattern_gen_inst_2/bram_gen_inst1/read_counter_i_reg[5]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/pattern_gen_inst_2/bram_gen_inst1/read_counter_i_reg[4]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/sel_reg[1]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/rx_chanbond_seq_r_reg) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_detected_r_reg) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/data_error_detected_r_reg) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/reset_on_error_in_r_reg) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/reset_on_error_in_r2_reg) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[0]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[1]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[2]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[3]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[4]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[5]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[6]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[7]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[8]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[9]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[10]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[11]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[12]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[13]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[14]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[15]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[16]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[17]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[18]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[19]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[20]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[21]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[22]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[23]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[24]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[25]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[26]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[27]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[28]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[29]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[30]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[31]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/error_count_r_reg[32]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/pattern_gen_inst_2/bram_gen_inst1/bram_reg_reg[15]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/pattern_gen_inst_2/bram_gen_inst1/bram_reg_reg[14]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/pattern_gen_inst_2/bram_gen_inst1/bram_reg_reg[13]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/pattern_gen_inst_2/bram_gen_inst1/bram_reg_reg[6]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/block_error_reg_reg[3]) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_check/rx_chanbond_seq_r2_reg) is unused and will be removed from module gtx3g_exdes.
INFO: [Synth 8-3332] Sequential element (gt1_frame_check/pattern_gen_inst_2/bram_gen_inst1/read_counter_i_reg_rep[8]) is unused and will be removed from module gtx3g_exdes.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:57 . Memory (MB): peak = 889.059 ; gain = 320.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'gtx3g_support_i/gtx3g_init_i/gt0_rxoutclkfabric_out' to pin 'gtx3g_support_i/gtx3g_init_i/bbstub_gt0_rxoutclkfabric_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'gtx3g_support_i/gtx3g_init_i/gt0_txoutclk_out' to pin 'gtx3g_support_i/gtx3g_init_i/bbstub_gt0_txoutclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'gtx3g_support_i/gtx3g_init_i/gt0_txoutclkfabric_out' to pin 'gtx3g_support_i/gtx3g_init_i/bbstub_gt0_txoutclkfabric_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'gtx3g_support_i/gtx3g_init_i/gt1_rxoutclkfabric_out' to pin 'gtx3g_support_i/gtx3g_init_i/bbstub_gt1_rxoutclkfabric_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'gtx3g_support_i/gtx3g_init_i/gt1_txoutclk_out' to pin 'gtx3g_support_i/gtx3g_init_i/bbstub_gt1_txoutclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'gtx3g_support_i/gtx3g_init_i/gt1_txoutclkfabric_out' to pin 'gtx3g_support_i/gtx3g_init_i/bbstub_gt1_txoutclkfabric_out/O'
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 81 of F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/constrs_1/imports/example_design/gtx3g_exdes_packaging.xdc. [F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.srcs/constrs_1/imports/example_design/gtx3g_exdes_packaging.xdc:81]
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:01:10 . Memory (MB): peak = 889.059 ; gain = 320.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:13 . Memory (MB): peak = 912.367 ; gain = 343.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:01:15 . Memory (MB): peak = 912.367 ; gain = 343.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin soft_reset_vio_i_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin gt_txfsmresetdone_r_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin gt_txfsmresetdone_r2_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin gt0_rxfsmresetdone_r_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin gt0_rxfsmresetdone_r2_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin gt0_rxresetdone_vio_r_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin gt0_rxresetdone_vio_r2_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin gt0_rxresetdone_vio_r3_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin gt1_rxfsmresetdone_r_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin gt1_rxfsmresetdone_r2_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin gt1_rxresetdone_vio_r_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin gt1_rxresetdone_vio_r2_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin gt1_rxresetdone_vio_r3_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin rxresetdone_vio_i_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:01:16 . Memory (MB): peak = 912.367 ; gain = 343.988
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:01:16 . Memory (MB): peak = 912.367 ; gain = 343.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:01:16 . Memory (MB): peak = 912.367 ; gain = 343.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:01:16 . Memory (MB): peak = 912.367 ; gain = 343.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:01:16 . Memory (MB): peak = 912.367 ; gain = 343.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:01:16 . Memory (MB): peak = 912.367 ; gain = 343.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|gtx3g_exdes | gt0_frame_gen/pattern_gen_inst_1/prbs20_gen_inst1/prbs20_reg_reg[19]   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|gtx3g_exdes | gt0_frame_gen/pattern_gen_inst_1/prbs23_gen_inst1/prbs23_reg_reg[22]   | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|gtx3g_exdes | gt0_frame_gen/pattern_gen_inst_1/prbs31_gen_inst1/prbs31_reg_reg[27]   | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|gtx3g_exdes | gt1_frame_gen/pattern_gen_inst_1/prbs20_gen_inst1/prbs20_reg_reg[19]   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|gtx3g_exdes | gt1_frame_gen/pattern_gen_inst_1/prbs23_gen_inst1/prbs23_reg_reg[22]   | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|gtx3g_exdes | gt1_frame_gen/pattern_gen_inst_1/prbs31_gen_inst1/prbs31_reg_reg[27]   | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|gtx3g_exdes | gt0_frame_check/pattern_gen_inst_2/prbs20_gen_inst1/prbs20_reg_reg[19] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|gtx3g_exdes | gt0_frame_check/pattern_gen_inst_2/prbs23_gen_inst1/prbs23_reg_reg[22] | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|gtx3g_exdes | gt0_frame_check/pattern_gen_inst_2/prbs31_gen_inst1/prbs31_reg_reg[27] | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|gtx3g_exdes | gt0_frame_check/rx_data_r_track_reg[15]                                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|gtx3g_exdes | gt0_frame_check/rx_data_r_track_reg[7]                                 | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|gtx3g_exdes | gt1_frame_check/rx_data_r_track_reg[15]                                | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|gtx3g_exdes | gt1_frame_check/rx_data_r_track_reg[7]                                 | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
+------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |rx_word_fifo  |         2|
|2     |gtx3g         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |gtx3g           |     1|
|2     |rx_word_fifo    |     1|
|3     |rx_word_fifo__2 |     1|
|4     |BUFG            |     2|
|5     |CARRY4          |    36|
|6     |GTXE2_COMMON    |     1|
|7     |IBUFDS_GTE2     |     1|
|8     |LUT1            |   134|
|9     |LUT2            |   231|
|10    |LUT3            |   114|
|11    |LUT4            |    99|
|12    |LUT5            |   123|
|13    |LUT6            |   340|
|14    |MUXF7           |    51|
|15    |SRL16E          |    41|
|16    |FDCE            |    10|
|17    |FDRE            |  1198|
|18    |FDSE            |    71|
|19    |IBUF            |    43|
|20    |OBUF            |    93|
+------+----------------+------+

Report Instance Areas: 
+------+-----------------------------+--------------------------------+------+
|      |Instance                     |Module                          |Cells |
+------+-----------------------------+--------------------------------+------+
|1     |top                          |                                |  2779|
|2     |  gt0_frame_check            |gtx3g_GT_FRAME_CHECK__xdcDup__1 |   938|
|3     |    parity_encoder_inst_2    |parity_encoder_13               |   115|
|4     |    pattern_gen_inst_2       |pattern_gen_14                  |   263|
|5     |      bram_gen_inst1         |bram_gen_15                     |    45|
|6     |      prbs11_gen_inst1       |prbs11_gen_16                   |    49|
|7     |      prbs15_gen_inst1       |prbs15_gen_17                   |    17|
|8     |      prbs20_gen_inst1       |prbs20_gen_18                   |    21|
|9     |      prbs23_gen_inst1       |prbs23_gen_19                   |    23|
|10    |      prbs31_gen_inst1       |prbs31_gen_20                   |    52|
|11    |      prbs7_gen_inst1        |prbs7_gen_21                    |    17|
|12    |      prbs9_gen_inst1        |prbs9_gen_22                    |    17|
|13    |  gt0_frame_gen              |gtx3g_GT_FRAME_GEN              |   613|
|14    |    error_insertion_inst_1   |error_insertion_1               |    63|
|15    |      prbs31_rand_gen_inst_1 |prbs31_rand_gen_12              |    43|
|16    |    parity_encoder_inst_1    |parity_encoder_2                |   101|
|17    |    pattern_gen_inst_1       |pattern_gen_3                   |   279|
|18    |      bram_gen_inst1         |bram_gen_4                      |    38|
|19    |      prbs11_gen_inst1       |prbs11_gen_5                    |    49|
|20    |      prbs15_gen_inst1       |prbs15_gen_6                    |    17|
|21    |      prbs20_gen_inst1       |prbs20_gen_7                    |    21|
|22    |      prbs23_gen_inst1       |prbs23_gen_8                    |    23|
|23    |      prbs31_gen_inst1       |prbs31_gen_9                    |    52|
|24    |      prbs7_gen_inst1        |prbs7_gen_10                    |    17|
|25    |      prbs9_gen_inst1        |prbs9_gen_11                    |    17|
|26    |  gt1_frame_check            |gtx3g_GT_FRAME_CHECK            |   263|
|27    |  gt1_frame_gen              |gtx3g_GT_FRAME_GEN_0            |   613|
|28    |    error_insertion_inst_1   |error_insertion                 |    63|
|29    |      prbs31_rand_gen_inst_1 |prbs31_rand_gen                 |    43|
|30    |    parity_encoder_inst_1    |parity_encoder                  |   100|
|31    |    pattern_gen_inst_1       |pattern_gen                     |   276|
|32    |      bram_gen_inst1         |bram_gen                        |    38|
|33    |      prbs11_gen_inst1       |prbs11_gen                      |    49|
|34    |      prbs15_gen_inst1       |prbs15_gen                      |    17|
|35    |      prbs20_gen_inst1       |prbs20_gen                      |    21|
|36    |      prbs23_gen_inst1       |prbs23_gen                      |    23|
|37    |      prbs31_gen_inst1       |prbs31_gen                      |    52|
|38    |      prbs7_gen_inst1        |prbs7_gen                       |    17|
|39    |      prbs9_gen_inst1        |prbs9_gen                       |    17|
|40    |  gtx3g_support_i            |gtx3g_support                   |   190|
|41    |    common0_i                |gtx3g_common                    |     1|
|42    |    common_reset_i           |gtx3g_common_reset              |    28|
|43    |    gt_usrclk_source         |gtx3g_GT_USRCLK_SOURCE          |     2|
+------+-----------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:01:16 . Memory (MB): peak = 912.367 ; gain = 343.988
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 107 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 912.367 ; gain = 23.309
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:01:16 . Memory (MB): peak = 912.367 ; gain = 343.988
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 79 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

332 Infos, 152 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:26 . Memory (MB): peak = 912.367 ; gain = 645.770
INFO: [Common 17-1381] The checkpoint 'F:/Programs/Verilog/FPGA_Group/test_gtx/gtx3g_ex/gtx3g_ex.runs/synth_1/gtx3g_exdes.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.444 . Memory (MB): peak = 912.367 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun May  6 22:28:14 2018...
