\hypertarget{system__stm32l4xx_8c}{}\doxysection{C\+:/\+Users/dev/\+Documents/\+STM\+\_\+projecti/firsttest/\+Core/\+Src/system\+\_\+stm32l4xx.c File Reference}
\label{system__stm32l4xx_8c}\index{C:/Users/dev/Documents/STM\_projecti/firsttest/Core/Src/system\_stm32l4xx.c@{C:/Users/dev/Documents/STM\_projecti/firsttest/Core/Src/system\_stm32l4xx.c}}


CMSIS Cortex-\/\+M4 Device Peripheral Access Layer System Source File.  


{\ttfamily \#include \char`\"{}stm32l4xx.\+h\char`\"{}}\newline
Include dependency graph for system\+\_\+stm32l4xx.\+c\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=232pt]{system__stm32l4xx_8c__incl}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_t_m32_l4xx___system___private___includes_gaeafcff4f57440c60e64812dddd13e7cb}{HSE\+\_\+\+VALUE}}~8000000U
\item 
\#define \mbox{\hyperlink{group___s_t_m32_l4xx___system___private___includes_ga90e2a73d7fe4a7425c6e31fef5ce7263}{MSI\+\_\+\+VALUE}}~4000000U
\item 
\#define \mbox{\hyperlink{group___s_t_m32_l4xx___system___private___includes_gaaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\+\_\+\+VALUE}}~16000000U
\item 
\#define \mbox{\hyperlink{group___s_t_m32_l4xx___system___private___defines_ga40e1495541cbb4acbe3f1819bd87a9fe}{VECT\+\_\+\+TAB\+\_\+\+OFFSET}}~0x00
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group___s_t_m32_l4xx___system___private___functions_ga93f514700ccf00d08dbdcff7f1224eb2}{System\+Init}} (void)
\begin{DoxyCompactList}\small\item\em Setup the microcontroller system. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___s_t_m32_l4xx___system___private___functions_gae0c36a9591fe6e9c45ecb21a794f0f0f}{System\+Core\+Clock\+Update}} (void)
\begin{DoxyCompactList}\small\item\em Update System\+Core\+Clock variable according to Clock Register Values. The System\+Core\+Clock variable contains the core clock (HCLK), it can be used by the user application to setup the Sys\+Tick timer or configure other parameters. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries System\+Core\+Clock} = 4000000U
\item 
const uint8\+\_\+t {\bfseries AHBPresc\+Table} \mbox{[}16\mbox{]} = \{0U, 0U, 0U, 0U, 0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U, 6U, 7U, 8U, 9U\}
\item 
const uint8\+\_\+t {\bfseries APBPresc\+Table} \mbox{[}8\mbox{]} = \{0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U\}
\item 
const uint32\+\_\+t {\bfseries MSIRange\+Table} \mbox{[}12\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
CMSIS Cortex-\/\+M4 Device Peripheral Access Layer System Source File. 

\begin{DoxyAuthor}{Author}
MCD Application Team
\end{DoxyAuthor}
This file provides two functions and one global variable to be called from user application\+:
\begin{DoxyItemize}
\item \mbox{\hyperlink{group___s_t_m32_l4xx___system___private___functions_ga93f514700ccf00d08dbdcff7f1224eb2}{System\+Init()}}\+: This function is called at startup just after reset and before branch to main program. This call is made inside the \char`\"{}startup\+\_\+stm32l4xx.\+s\char`\"{} file.
\item System\+Core\+Clock variable\+: Contains the core clock (HCLK), it can be used by the user application to setup the Sys\+Tick timer or configure other parameters.
\item \mbox{\hyperlink{group___s_t_m32_l4xx___system___private___functions_gae0c36a9591fe6e9c45ecb21a794f0f0f}{System\+Core\+Clock\+Update()}}\+: Updates the variable System\+Core\+Clock and must be called whenever the core clock is changed during program execution.
\end{DoxyItemize}

After each device reset the MSI (4 MHz) is used as system clock source. Then \mbox{\hyperlink{group___s_t_m32_l4xx___system___private___functions_ga93f514700ccf00d08dbdcff7f1224eb2}{System\+Init()}} function is called, in \char`\"{}startup\+\_\+stm32l4xx.\+s\char`\"{} file, to configure the system clock before to branch to main program.\hypertarget{system__stm32l4xx_8c_autotoc_md0}{}\doxysubsection{This file configures the system clock as follows\+:}\label{system__stm32l4xx_8c_autotoc_md0}
\DoxyHorRuler{0}
 \hypertarget{system__stm32l4xx_8c_autotoc_md1}{}\doxysubsubsection{System Clock source                    $\vert$ MSI}\label{system__stm32l4xx_8c_autotoc_md1}
\hypertarget{system__stm32l4xx_8c_autotoc_md2}{}\doxysubsubsection{SYSCLK(\+Hz)                             $\vert$ 4000000}\label{system__stm32l4xx_8c_autotoc_md2}
\hypertarget{system__stm32l4xx_8c_autotoc_md3}{}\doxysubsubsection{HCLK(\+Hz)                               $\vert$ 4000000}\label{system__stm32l4xx_8c_autotoc_md3}
\hypertarget{system__stm32l4xx_8c_autotoc_md4}{}\doxysubsubsection{AHB Prescaler                          $\vert$ 1}\label{system__stm32l4xx_8c_autotoc_md4}
\hypertarget{system__stm32l4xx_8c_autotoc_md5}{}\doxysubsubsection{APB1 Prescaler                         $\vert$ 1}\label{system__stm32l4xx_8c_autotoc_md5}
\hypertarget{system__stm32l4xx_8c_autotoc_md6}{}\doxysubsubsection{APB2 Prescaler                         $\vert$ 1}\label{system__stm32l4xx_8c_autotoc_md6}
\hypertarget{system__stm32l4xx_8c_autotoc_md7}{}\doxysubsubsection{PLL\+\_\+\+M                                  $\vert$ 1}\label{system__stm32l4xx_8c_autotoc_md7}
\hypertarget{system__stm32l4xx_8c_autotoc_md8}{}\doxysubsubsection{PLL\+\_\+\+N                                  $\vert$ 8}\label{system__stm32l4xx_8c_autotoc_md8}
\hypertarget{system__stm32l4xx_8c_autotoc_md9}{}\doxysubsubsection{PLL\+\_\+\+P                                  $\vert$ 7}\label{system__stm32l4xx_8c_autotoc_md9}
\hypertarget{system__stm32l4xx_8c_autotoc_md10}{}\doxysubsubsection{PLL\+\_\+\+Q                                  $\vert$ 2}\label{system__stm32l4xx_8c_autotoc_md10}
\hypertarget{system__stm32l4xx_8c_autotoc_md11}{}\doxysubsubsection{PLL\+\_\+\+R                                  $\vert$ 2}\label{system__stm32l4xx_8c_autotoc_md11}
\hypertarget{system__stm32l4xx_8c_autotoc_md12}{}\doxysubsubsection{PLLSAI1\+\_\+\+P                              $\vert$ NA}\label{system__stm32l4xx_8c_autotoc_md12}
\hypertarget{system__stm32l4xx_8c_autotoc_md13}{}\doxysubsubsection{PLLSAI1\+\_\+\+Q                              $\vert$ NA}\label{system__stm32l4xx_8c_autotoc_md13}
\hypertarget{system__stm32l4xx_8c_autotoc_md14}{}\doxysubsubsection{PLLSAI1\+\_\+\+R                              $\vert$ NA}\label{system__stm32l4xx_8c_autotoc_md14}
\hypertarget{system__stm32l4xx_8c_autotoc_md15}{}\doxysubsubsection{PLLSAI2\+\_\+\+P                              $\vert$ NA}\label{system__stm32l4xx_8c_autotoc_md15}
\hypertarget{system__stm32l4xx_8c_autotoc_md16}{}\doxysubsubsection{PLLSAI2\+\_\+\+Q                              $\vert$ NA}\label{system__stm32l4xx_8c_autotoc_md16}
\hypertarget{system__stm32l4xx_8c_autotoc_md17}{}\doxysubsubsection{PLLSAI2\+\_\+\+R                              $\vert$ NA}\label{system__stm32l4xx_8c_autotoc_md17}
Require 48MHz for USB OTG FS, $\vert$ Disabled \hypertarget{system__stm32l4xx_8c_autotoc_md18}{}\doxysubsubsection{SDIO and RNG clock                     $\vert$}\label{system__stm32l4xx_8c_autotoc_md18}
=============================================================================

\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} Copyright (c) 2017 STMicroelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under Apache License, Version 2.\+0, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: opensource.\+org/licenses/\+Apache-\/2.0 