
Persistent Object Manager text dump: 
	i	addr		type		arg	head	tail	size
	0	##ADDR##	________	0	#HEAD#	#TAIL#	0
	1	##ADDR##	module__	0	#HEAD#	#TAIL#	##SIZE##
	2	##ADDR##	namespc_	0	#HEAD#	#TAIL#	52
	3	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	28
	4	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	28
	5	##ADDR##	procplch	0	#HEAD#	#TAIL#	27
	6	##ADDR##	procdefn	0	#HEAD#	#TAIL#	158
	7	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	28
	8	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	28
	9	##ADDR##	pintplch	0	#HEAD#	#TAIL#	29
	10	##ADDR##	pintinst	0	#HEAD#	#TAIL#	16
	11	##ADDR##	crnglst_	0	#HEAD#	#TAIL#	20
	12	##ADDR##	procplch	0	#HEAD#	#TAIL#	26
	13	##ADDR##	procplch	0	#HEAD#	#TAIL#	26
	14	##ADDR##	procplch	0	#HEAD#	#TAIL#	26
	15	##ADDR##	procplch	0	#HEAD#	#TAIL#	27
	16	##ADDR##	portscop	0	#HEAD#	#TAIL#	28
	17	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	18	##ADDR##	datatprf	0	#HEAD#	#TAIL#	21
	19	##ADDR##	datadefn	0	#HEAD#	#TAIL#	69
	20	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	21	##ADDR##	procinst	0	#HEAD#	#TAIL#	20
	22	##ADDR##	proctprf	0	#HEAD#	#TAIL#	21
	23	##ADDR##	proctpdf	0	#HEAD#	#TAIL#	42
	24	##ADDR##	proctprf	0	#HEAD#	#TAIL#	21
	25	##ADDR##	procdefn	0	#HEAD#	#TAIL#	133
	26	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	28
	27	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	28
	28	##ADDR##	pintplch	0	#HEAD#	#TAIL#	29
	29	##ADDR##	pintinst	0	#HEAD#	#TAIL#	16
	30	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	25
	31	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	25
	32	##ADDR##	portscop	0	#HEAD#	#TAIL#	28
	33	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	34	##ADDR##	datatprf	0	#HEAD#	#TAIL#	21
	35	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	36	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	37	##ADDR##	datatprf	0	#HEAD#	#TAIL#	21
	38	##ADDR##	drnglst_	0	#HEAD#	#TAIL#	16
	39	##ADDR##	dynrng__	0	#HEAD#	#TAIL#	16
	40	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	41	##ADDR##	piarthex	0	#HEAD#	#TAIL#	17
	42	##ADDR##	spimvref	0	#HEAD#	#TAIL#	16
	43	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	44	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	45	##ADDR##	dboolatt	0	#HEAD#	#TAIL#	30
	46	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	47	##ADDR##	dprmlst_	0	#HEAD#	#TAIL#	16
	48	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	49	##ADDR##	dboolatt	0	#HEAD#	#TAIL#	30
	50	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	51	##ADDR##	dprmlst_	0	#HEAD#	#TAIL#	16
	52	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	53	##ADDR##	footprnt	0	#HEAD#	#TAIL#	408
	54	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	55	##ADDR##	dprmlst_	0	#HEAD#	#TAIL#	16
	56	##ADDR##	procinst	0	#HEAD#	#TAIL#	20
	57	##ADDR##	drnglst_	0	#HEAD#	#TAIL#	20
	58	##ADDR##	dynrng__	0	#HEAD#	#TAIL#	16
	59	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	60	##ADDR##	piarthex	0	#HEAD#	#TAIL#	17
	61	##ADDR##	spimvref	0	#HEAD#	#TAIL#	16
	62	##ADDR##	cindlst_	0	#HEAD#	#TAIL#	16
	63	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	64	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	65	##ADDR##	dynrng__	0	#HEAD#	#TAIL#	16
	66	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	67	##ADDR##	piarthex	0	#HEAD#	#TAIL#	17
	68	##ADDR##	spimvref	0	#HEAD#	#TAIL#	16
	69	##ADDR##	cindlst_	0	#HEAD#	#TAIL#	16
	70	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	71	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	72	##ADDR##	dboolatt	0	#HEAD#	#TAIL#	30
	73	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	74	##ADDR##	dprmlst_	0	#HEAD#	#TAIL#	16
	75	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	76	##ADDR##	dboolatt	0	#HEAD#	#TAIL#	30
	77	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	78	##ADDR##	dprmlst_	0	#HEAD#	#TAIL#	16
	79	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	80	##ADDR##	procinst	0	#HEAD#	#TAIL#	20
	81	##ADDR##	proctprf	0	#HEAD#	#TAIL#	21
	82	##ADDR##	procdefn	0	#HEAD#	#TAIL#	174
	83	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	28
	84	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	28
	85	##ADDR##	pintplch	0	#HEAD#	#TAIL#	29
	86	##ADDR##	pintinst	0	#HEAD#	#TAIL#	16
	87	##ADDR##	procplch	0	#HEAD#	#TAIL#	28
	88	##ADDR##	procplch	0	#HEAD#	#TAIL#	26
	89	##ADDR##	procplch	0	#HEAD#	#TAIL#	25
	90	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	26
	91	##ADDR##	portscop	0	#HEAD#	#TAIL#	28
	92	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	93	##ADDR##	datatprf	0	#HEAD#	#TAIL#	21
	94	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	95	##ADDR##	procinst	0	#HEAD#	#TAIL#	20
	96	##ADDR##	proctprf	0	#HEAD#	#TAIL#	21
	97	##ADDR##	procinst	0	#HEAD#	#TAIL#	20
	98	##ADDR##	drnglst_	0	#HEAD#	#TAIL#	16
	99	##ADDR##	dynrng__	0	#HEAD#	#TAIL#	16
	100	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	101	##ADDR##	piarthex	0	#HEAD#	#TAIL#	17
	102	##ADDR##	spimvref	0	#HEAD#	#TAIL#	16
	103	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	104	##ADDR##	dboolatt	0	#HEAD#	#TAIL#	30
	105	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	106	##ADDR##	dprmlst_	0	#HEAD#	#TAIL#	16
	107	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	108	##ADDR##	dboolatt	0	#HEAD#	#TAIL#	30
	109	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	110	##ADDR##	dprmlst_	0	#HEAD#	#TAIL#	16
	111	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	112	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	113	##ADDR##	datatprf	0	#HEAD#	#TAIL#	21
	114	##ADDR##	drnglst_	0	#HEAD#	#TAIL#	16
	115	##ADDR##	dynrng__	0	#HEAD#	#TAIL#	16
	116	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	117	##ADDR##	piarthex	0	#HEAD#	#TAIL#	17
	118	##ADDR##	spimvref	0	#HEAD#	#TAIL#	16
	119	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	120	##ADDR##	loopscop	0	#HEAD#	#TAIL#	32
	121	##ADDR##	pintplch	0	#HEAD#	#TAIL#	29
	122	##ADDR##	dynrng__	0	#HEAD#	#TAIL#	16
	123	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	124	##ADDR##	piarthex	0	#HEAD#	#TAIL#	17
	125	##ADDR##	spimvref	0	#HEAD#	#TAIL#	16
	126	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	127	##ADDR##	dbalias_	0	#HEAD#	#TAIL#	20
	128	##ADDR##	mdbolref	0	#HEAD#	#TAIL#	20
	129	##ADDR##	cindlst_	0	#HEAD#	#TAIL#	16
	130	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	131	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	132	##ADDR##	dindlst_	0	#HEAD#	#TAIL#	16
	133	##ADDR##	spimvref	0	#HEAD#	#TAIL#	16
	134	##ADDR##	mdbolref	0	#HEAD#	#TAIL#	20
	135	##ADDR##	cindlst_	0	#HEAD#	#TAIL#	16
	136	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	137	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	138	##ADDR##	dbalias_	0	#HEAD#	#TAIL#	20
	139	##ADDR##	mdbolref	0	#HEAD#	#TAIL#	20
	140	##ADDR##	cindlst_	0	#HEAD#	#TAIL#	16
	141	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	142	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	143	##ADDR##	dindlst_	0	#HEAD#	#TAIL#	16
	144	##ADDR##	spimvref	0	#HEAD#	#TAIL#	16
	145	##ADDR##	mdbolref	0	#HEAD#	#TAIL#	20
	146	##ADDR##	cindlst_	0	#HEAD#	#TAIL#	16
	147	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	148	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	149	##ADDR##	dbalias_	0	#HEAD#	#TAIL#	20
	150	##ADDR##	mdbolref	0	#HEAD#	#TAIL#	20
	151	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	152	##ADDR##	dindlst_	0	#HEAD#	#TAIL#	16
	153	##ADDR##	spimvref	0	#HEAD#	#TAIL#	16
	154	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	155	##ADDR##	dindlst_	0	#HEAD#	#TAIL#	16
	156	##ADDR##	spimvref	0	#HEAD#	#TAIL#	16
	157	##ADDR##	procinst	0	#HEAD#	#TAIL#	20
	158	##ADDR##	proctprf	0	#HEAD#	#TAIL#	21
	159	##ADDR##	procdefn	0	#HEAD#	#TAIL#	174
	160	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	28
	161	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	28
	162	##ADDR##	pintplch	0	#HEAD#	#TAIL#	29
	163	##ADDR##	pintinst	0	#HEAD#	#TAIL#	16
	164	##ADDR##	pintplch	0	#HEAD#	#TAIL#	29
	165	##ADDR##	pintinst	0	#HEAD#	#TAIL#	16
	166	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	26
	167	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	26
	168	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	25
	169	##ADDR##	portscop	0	#HEAD#	#TAIL#	28
	170	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	171	##ADDR##	datatprf	0	#HEAD#	#TAIL#	21
	172	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	173	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	174	##ADDR##	datatprf	0	#HEAD#	#TAIL#	21
	175	##ADDR##	drnglst_	0	#HEAD#	#TAIL#	16
	176	##ADDR##	dynrng__	0	#HEAD#	#TAIL#	16
	177	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	178	##ADDR##	piarthex	0	#HEAD#	#TAIL#	17
	179	##ADDR##	spimvref	0	#HEAD#	#TAIL#	16
	180	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	181	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	182	##ADDR##	dboolatt	0	#HEAD#	#TAIL#	30
	183	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	184	##ADDR##	dprmlst_	0	#HEAD#	#TAIL#	16
	185	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	186	##ADDR##	dboolatt	0	#HEAD#	#TAIL#	30
	187	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	188	##ADDR##	dprmlst_	0	#HEAD#	#TAIL#	16
	189	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	190	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	191	##ADDR##	datatprf	0	#HEAD#	#TAIL#	21
	192	##ADDR##	PRSrnest	0	#HEAD#	#TAIL#	44
	193	##ADDR##	PRSpuldn	0	#HEAD#	#TAIL#	21
	194	##ADDR##	PRSandlp	0	#HEAD#	#TAIL#	20
	195	##ADDR##	pintplch	0	#HEAD#	#TAIL#	29
	196	##ADDR##	dynrng__	0	#HEAD#	#TAIL#	16
	197	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	198	##ADDR##	piarthex	0	#HEAD#	#TAIL#	17
	199	##ADDR##	spimvref	0	#HEAD#	#TAIL#	16
	200	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	201	##ADDR##	PRSlitrl	0	#HEAD#	#TAIL#	20
	202	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	203	##ADDR##	dindlst_	0	#HEAD#	#TAIL#	16
	204	##ADDR##	spimvref	0	#HEAD#	#TAIL#	16
	205	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	206	##ADDR##	PRSpulup	0	#HEAD#	#TAIL#	21
	207	##ADDR##	PRSandlp	0	#HEAD#	#TAIL#	20
	208	##ADDR##	PRSnot__	0	#HEAD#	#TAIL#	12
	209	##ADDR##	PRSlitrl	0	#HEAD#	#TAIL#	20
	210	##ADDR##	PRSpuldn	0	#HEAD#	#TAIL#	21
	211	##ADDR##	PRSlitrl	0	#HEAD#	#TAIL#	24
	212	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	213	##ADDR##	spimvref	0	#HEAD#	#TAIL#	16
	214	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	215	##ADDR##	PRSpulup	0	#HEAD#	#TAIL#	21
	216	##ADDR##	PRSnot__	0	#HEAD#	#TAIL#	12
	217	##ADDR##	PRSlitrl	0	#HEAD#	#TAIL#	24
	218	##ADDR##	footprnt	0	#HEAD#	#TAIL#	705
	219	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	220	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	221	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	222	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	223	##ADDR##	footprnt	0	#HEAD#	#TAIL#	774
	224	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	225	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	226	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	227	##ADDR##	dprmlst_	0	#HEAD#	#TAIL#	20
	228	##ADDR##	spimvref	0	#HEAD#	#TAIL#	16
	229	##ADDR##	prcprtcn	0	#HEAD#	#TAIL#	32
	230	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	231	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	232	##ADDR##	mdbolref	0	#HEAD#	#TAIL#	20
	233	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	234	##ADDR##	footprnt	0	#HEAD#	#TAIL#	1097
	235	##ADDR##	cnstpic_	0	#HEAD#	#TAIL#	24
	236	##ADDR##	cprmlst_	0	#HEAD#	#TAIL#	16
	237	##ADDR##	cprmlst_	0	#HEAD#	#TAIL#	20
	238	##ADDR##	cprmlst_	0	#HEAD#	#TAIL#	16
	239	##ADDR##	footprnt	0	#HEAD#	#TAIL#	1305
	240	##ADDR##	cnstpic_	0	#HEAD#	#TAIL#	24
	241	##ADDR##	cprmlst_	0	#HEAD#	#TAIL#	16
	242	##ADDR##	cprmlst_	0	#HEAD#	#TAIL#	20
	243	##ADDR##	cprmlst_	0	#HEAD#	#TAIL#	16
	244	##ADDR##	dprmlst_	0	#HEAD#	#TAIL#	16
	245	##ADDR##	spimvref	0	#HEAD#	#TAIL#	16
	246	##ADDR##	cindlst_	0	#HEAD#	#TAIL#	16
	247	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	248	##ADDR##	procinst	0	#HEAD#	#TAIL#	20
	249	##ADDR##	proctprf	0	#HEAD#	#TAIL#	21
	250	##ADDR##	dprmlst_	0	#HEAD#	#TAIL#	16
	251	##ADDR##	spimvref	0	#HEAD#	#TAIL#	16
	252	##ADDR##	cindlst_	0	#HEAD#	#TAIL#	16
	253	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	254	##ADDR##	drnglst_	0	#HEAD#	#TAIL#	16
	255	##ADDR##	dynrng__	0	#HEAD#	#TAIL#	16
	256	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	257	##ADDR##	piarthex	0	#HEAD#	#TAIL#	17
	258	##ADDR##	spimvref	0	#HEAD#	#TAIL#	16
	259	##ADDR##	cindlst_	0	#HEAD#	#TAIL#	16
	260	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	261	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	262	##ADDR##	prcalias	0	#HEAD#	#TAIL#	20
	263	##ADDR##	mprocref	0	#HEAD#	#TAIL#	20
	264	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	265	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	266	##ADDR##	loopscop	0	#HEAD#	#TAIL#	28
	267	##ADDR##	pintplch	0	#HEAD#	#TAIL#	29
	268	##ADDR##	dynrng__	0	#HEAD#	#TAIL#	16
	269	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	270	##ADDR##	piarthex	0	#HEAD#	#TAIL#	17
	271	##ADDR##	spimvref	0	#HEAD#	#TAIL#	16
	272	##ADDR##	cindlst_	0	#HEAD#	#TAIL#	16
	273	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	274	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	275	##ADDR##	prcalias	0	#HEAD#	#TAIL#	20
	276	##ADDR##	mprocref	0	#HEAD#	#TAIL#	20
	277	##ADDR##	dindlst_	0	#HEAD#	#TAIL#	16
	278	##ADDR##	spimvref	0	#HEAD#	#TAIL#	16
	279	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	280	##ADDR##	mprocref	0	#HEAD#	#TAIL#	20
	281	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	282	##ADDR##	dindlst_	0	#HEAD#	#TAIL#	16
	283	##ADDR##	spimvref	0	#HEAD#	#TAIL#	16
	284	##ADDR##	loopscop	0	#HEAD#	#TAIL#	24
	285	##ADDR##	pintplch	0	#HEAD#	#TAIL#	29
	286	##ADDR##	dynrng__	0	#HEAD#	#TAIL#	16
	287	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	288	##ADDR##	piarthex	0	#HEAD#	#TAIL#	17
	289	##ADDR##	spimvref	0	#HEAD#	#TAIL#	16
	290	##ADDR##	cindlst_	0	#HEAD#	#TAIL#	16
	291	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	292	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	293	##ADDR##	prcalias	0	#HEAD#	#TAIL#	20
	294	##ADDR##	mprocref	0	#HEAD#	#TAIL#	20
	295	##ADDR##	dindlst_	0	#HEAD#	#TAIL#	16
	296	##ADDR##	spimvref	0	#HEAD#	#TAIL#	16
	297	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	298	##ADDR##	dindlst_	0	#HEAD#	#TAIL#	16
	299	##ADDR##	spimvref	0	#HEAD#	#TAIL#	16
	300	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	301	##ADDR##	dindlst_	0	#HEAD#	#TAIL#	20
	302	##ADDR##	spimvref	0	#HEAD#	#TAIL#	16
	303	##ADDR##	spimvref	0	#HEAD#	#TAIL#	16
	304	##ADDR##	footprnt	0	#HEAD#	#TAIL#	3720
	305	##ADDR##	cnstpic_	1	#HEAD#	#TAIL#	32
	306	##ADDR##	cprmlst_	0	#HEAD#	#TAIL#	16
	307	##ADDR##	cprmlst_	0	#HEAD#	#TAIL#	16
	308	##ADDR##	cprmlst_	0	#HEAD#	#TAIL#	16
	309	##ADDR##	cprmlst_	0	#HEAD#	#TAIL#	16
	310	##ADDR##	namespc_	0	#HEAD#	#TAIL#	27
	311	##ADDR##	namespc_	0	#HEAD#	#TAIL#	27
	312	##ADDR##	namespc_	0	#HEAD#	#TAIL#	29
	313	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	314	##ADDR##	datatprf	0	#HEAD#	#TAIL#	21
	315	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	316	##ADDR##	dboolatt	0	#HEAD#	#TAIL#	30
	317	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	318	##ADDR##	dprmlst_	0	#HEAD#	#TAIL#	16
	319	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	320	##ADDR##	dboolatt	0	#HEAD#	#TAIL#	30
	321	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	322	##ADDR##	dprmlst_	0	#HEAD#	#TAIL#	16
	323	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	324	##ADDR##	procinst	0	#HEAD#	#TAIL#	20
	325	##ADDR##	proctprf	0	#HEAD#	#TAIL#	21
	326	##ADDR##	dprmlst_	0	#HEAD#	#TAIL#	16
	327	##ADDR##	apimvref	0	#HEAD#	#TAIL#	21
	328	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	329	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	330	##ADDR##	footprnt	0	#HEAD#	#TAIL#	1593
	331	##ADDR##	cprmlst_	0	#HEAD#	#TAIL#	16

In module created from: ##FILE## (unrolled) (created)
In namespace "", we have: {
  0 parameter-collections
  3 instantiation-collections
  2 sub-namespaces
  2 definitions
  1 typedefs
  Namespaces:
    foo =     In namespace "foo", we have: {
      0 parameter-collections
      0 instantiation-collections
      0 sub-namespaces
      1 definitions
      0 typedefs
      Definitions:
        wire_copy = process-definition (defined) wire_copy<
          pint<> N
          >(
            bool<> !GND
            bool<> !Vdd
            e1of2<> in
            e1of2<> o[0..N-1]
          )
          In definition "wire_copy", we have: {
          Parameters:
            N = pint<> foo::wire_copy::N
          Instances:
            !GND = bool<> foo::wire_copy::!GND
            !Vdd = bool<> foo::wire_copy::!Vdd
            comp = std::logic::celem<foo::wire_copy::N, 10> foo::wire_copy::comp
            in = e1of2<> foo::wire_copy::in
            o = e1of2<> foo::wire_copy::o^1
            oe = bool<> foo::wire_copy::oe^1
          unroll sequence: 
            ports: (
              bool<> !GND
              bool<> !Vdd
              e1of2<> in
              e1of2<> o[0..N-1]
            )
            !GND@[supply=0]
            !Vdd@[supply=1]
            bool<> oe[0..N-1]
            (;i:[0..N-1]:
              o[$i].d[0] = in.d[0];
              o[$i].d[1] = in.d[1];
              o[$i].e = oe[$i];
            )
            std::logic::celem<foo::wire_copy::N, 10> comp
            comp ( , , oe, in.e);
          footprint collection: {
            <2> {
              !GND = bool^0 = foo::wire_copy<2>::!GND (1) @[ supply_low port-alias ] 
              !Vdd = bool^0 = foo::wire_copy<2>::!Vdd (2) @[ supply_high port-alias ] 
              N = pint^0 value: 2
              comp = process std::logic::celem<2, 10>^0 = foo::wire_copy<2>::comp (4) (
                !GND = bool^0 = foo::wire_copy<2>::!GND (1) @[ supply_low port-alias ] 
                !Vdd = bool^0 = foo::wire_copy<2>::!Vdd (2) @[ supply_high port-alias ] 
                in = bool^1
                  {
                    [0] = foo::wire_copy<2>::oe[0] (6) @[ port-alias sub-FO- sub-FO+ ] 
                    [1] = foo::wire_copy<2>::oe[1] (7) @[ port-alias sub-FO- sub-FO+ ] 
                  }
                o = bool^0 = foo::wire_copy<2>::in.e (5) @[ port-alias sub-FI- sub-FI+ ] 
              )
              in = process e1of<2>^0 = foo::wire_copy<2>::in (1) (
                !GND = bool^0 = foo::wire_copy<2>::!GND (1) @[ supply_low port-alias ] 
                !Vdd = bool^0 = foo::wire_copy<2>::!Vdd (2) @[ supply_high port-alias ] 
                d = bool^1
                  {
                    [0] = foo::wire_copy<2>::in.d[0] (3) @[ port-alias ] 
                    [1] = foo::wire_copy<2>::in.d[1] (4) @[ port-alias ] 
                  }
                e = bool^0 = foo::wire_copy<2>::in.e (5) @[ port-alias sub-FI- sub-FI+ ] 
              )
              o = process e1of<2>^1
                {
                  [0] = foo::wire_copy<2>::o[0] (2) (
                    !GND = bool^0 = foo::wire_copy<2>::!GND (1) @[ supply_low port-alias ] 
                    !Vdd = bool^0 = foo::wire_copy<2>::!Vdd (2) @[ supply_high port-alias ] 
                    d = bool^1
                      {
                        [0] = foo::wire_copy<2>::in.d[0] (3) @[ port-alias ] 
                        [1] = foo::wire_copy<2>::in.d[1] (4) @[ port-alias ] 
                      }
                    e = bool^0 = foo::wire_copy<2>::oe[0] (6) @[ port-alias sub-FO- sub-FO+ ] 
                  )
                  [1] = foo::wire_copy<2>::o[1] (3) (
                    !GND = bool^0 = foo::wire_copy<2>::!GND (1) @[ supply_low port-alias ] 
                    !Vdd = bool^0 = foo::wire_copy<2>::!Vdd (2) @[ supply_high port-alias ] 
                    d = bool^1
                      {
                        [0] = foo::wire_copy<2>::in.d[0] (3) @[ port-alias ] 
                        [1] = foo::wire_copy<2>::in.d[1] (4) @[ port-alias ] 
                      }
                    e = bool^0 = foo::wire_copy<2>::oe[1] (7) @[ port-alias sub-FO- sub-FO+ ] 
                  )
                }
              oe = bool^1
                {
                  [0] = foo::wire_copy<2>::oe[0] (6) @[ port-alias sub-FO- sub-FO+ ] 
                  [1] = foo::wire_copy<2>::oe[1] (7) @[ port-alias sub-FO- sub-FO+ ] 
                }
              Created state:
              process instance pool: (3 ports, 1 local, 0 mapped)
              1	foo::wire_copy<2>::in	e1of<2>
                bool: 1,2,5,3,4
              2	foo::wire_copy<2>::o[0]	e1of<2>
                bool: 1,2,6,3,4
              3	foo::wire_copy<2>::o[1]	e1of<2>
                bool: 1,2,7,3,4
              4	foo::wire_copy<2>::comp	std::logic::celem<2, 10>
                bool: 1,2,5,6,7
              bool instance pool: (7 ports, 0 local, 1 mapped)
              1	foo::wire_copy<2>::!GND @[ supply_low port-alias ]	
              2	foo::wire_copy<2>::!Vdd @[ supply_high port-alias ]	
              3	foo::wire_copy<2>::in.d[0] @[ port-alias ]	
              4	foo::wire_copy<2>::in.d[1] @[ port-alias ]	
              5	foo::wire_copy<2>::in.e @[ port-alias sub-FI- sub-FI+ ]	
              6	foo::wire_copy<2>::oe[0] @[ port-alias sub-FO- sub-FO+ ]	
              7	foo::wire_copy<2>::oe[1] @[ port-alias sub-FO- sub-FO+ ]	
              private sub-bool index map:
                (4 -> 0)
                (5 -> 1)
              bool port aliases:
              1: foo::wire_copy<2>::in.!GND = foo::wire_copy<2>::o[0].!GND = foo::wire_copy<2>::o[1].!GND = foo::wire_copy<2>::!GND @[ supply_low port-alias ]
              2: foo::wire_copy<2>::in.!Vdd = foo::wire_copy<2>::o[0].!Vdd = foo::wire_copy<2>::o[1].!Vdd = foo::wire_copy<2>::!Vdd @[ supply_high port-alias ]
              3: foo::wire_copy<2>::in.d[0] = foo::wire_copy<2>::o[0].d[0] = foo::wire_copy<2>::o[1].d[0] @[ port-alias ]
              4: foo::wire_copy<2>::in.d[1] = foo::wire_copy<2>::o[0].d[1] = foo::wire_copy<2>::o[1].d[1] @[ port-alias ]
            }
            <3> {
              !GND = bool^0 = foo::wire_copy<3>::!GND (1) @[ supply_low port-alias ] 
              !Vdd = bool^0 = foo::wire_copy<3>::!Vdd (2) @[ supply_high port-alias ] 
              N = pint^0 value: 3
              comp = process std::logic::celem<3, 10>^0 = foo::wire_copy<3>::comp (5) (
                !GND = bool^0 = foo::wire_copy<3>::!GND (1) @[ supply_low port-alias ] 
                !Vdd = bool^0 = foo::wire_copy<3>::!Vdd (2) @[ supply_high port-alias ] 
                in = bool^1
                  {
                    [0] = foo::wire_copy<3>::oe[0] (6) @[ port-alias sub-FO- sub-FO+ ] 
                    [1] = foo::wire_copy<3>::oe[1] (7) @[ port-alias sub-FO- sub-FO+ ] 
                    [2] = foo::wire_copy<3>::oe[2] (8) @[ port-alias sub-FO- sub-FO+ ] 
                  }
                o = bool^0 = foo::wire_copy<3>::in.e (5) @[ port-alias sub-FI- sub-FI+ ] 
              )
              in = process e1of<2>^0 = foo::wire_copy<3>::in (1) (
                !GND = bool^0 = foo::wire_copy<3>::!GND (1) @[ supply_low port-alias ] 
                !Vdd = bool^0 = foo::wire_copy<3>::!Vdd (2) @[ supply_high port-alias ] 
                d = bool^1
                  {
                    [0] = foo::wire_copy<3>::in.d[0] (3) @[ port-alias ] 
                    [1] = foo::wire_copy<3>::in.d[1] (4) @[ port-alias ] 
                  }
                e = bool^0 = foo::wire_copy<3>::in.e (5) @[ port-alias sub-FI- sub-FI+ ] 
              )
              o = process e1of<2>^1
                {
                  [0] = foo::wire_copy<3>::o[0] (2) (
                    !GND = bool^0 = foo::wire_copy<3>::!GND (1) @[ supply_low port-alias ] 
                    !Vdd = bool^0 = foo::wire_copy<3>::!Vdd (2) @[ supply_high port-alias ] 
                    d = bool^1
                      {
                        [0] = foo::wire_copy<3>::in.d[0] (3) @[ port-alias ] 
                        [1] = foo::wire_copy<3>::in.d[1] (4) @[ port-alias ] 
                      }
                    e = bool^0 = foo::wire_copy<3>::oe[0] (6) @[ port-alias sub-FO- sub-FO+ ] 
                  )
                  [1] = foo::wire_copy<3>::o[1] (3) (
                    !GND = bool^0 = foo::wire_copy<3>::!GND (1) @[ supply_low port-alias ] 
                    !Vdd = bool^0 = foo::wire_copy<3>::!Vdd (2) @[ supply_high port-alias ] 
                    d = bool^1
                      {
                        [0] = foo::wire_copy<3>::in.d[0] (3) @[ port-alias ] 
                        [1] = foo::wire_copy<3>::in.d[1] (4) @[ port-alias ] 
                      }
                    e = bool^0 = foo::wire_copy<3>::oe[1] (7) @[ port-alias sub-FO- sub-FO+ ] 
                  )
                  [2] = foo::wire_copy<3>::o[2] (4) (
                    !GND = bool^0 = foo::wire_copy<3>::!GND (1) @[ supply_low port-alias ] 
                    !Vdd = bool^0 = foo::wire_copy<3>::!Vdd (2) @[ supply_high port-alias ] 
                    d = bool^1
                      {
                        [0] = foo::wire_copy<3>::in.d[0] (3) @[ port-alias ] 
                        [1] = foo::wire_copy<3>::in.d[1] (4) @[ port-alias ] 
                      }
                    e = bool^0 = foo::wire_copy<3>::oe[2] (8) @[ port-alias sub-FO- sub-FO+ ] 
                  )
                }
              oe = bool^1
                {
                  [0] = foo::wire_copy<3>::oe[0] (6) @[ port-alias sub-FO- sub-FO+ ] 
                  [1] = foo::wire_copy<3>::oe[1] (7) @[ port-alias sub-FO- sub-FO+ ] 
                  [2] = foo::wire_copy<3>::oe[2] (8) @[ port-alias sub-FO- sub-FO+ ] 
                }
              Created state:
              process instance pool: (4 ports, 1 local, 0 mapped)
              1	foo::wire_copy<3>::in	e1of<2>
                bool: 1,2,5,3,4
              2	foo::wire_copy<3>::o[0]	e1of<2>
                bool: 1,2,6,3,4
              3	foo::wire_copy<3>::o[1]	e1of<2>
                bool: 1,2,7,3,4
              4	foo::wire_copy<3>::o[2]	e1of<2>
                bool: 1,2,8,3,4
              5	foo::wire_copy<3>::comp	std::logic::celem<3, 10>
                bool: 1,2,5,6,7,8
              bool instance pool: (8 ports, 0 local, 1 mapped)
              1	foo::wire_copy<3>::!GND @[ supply_low port-alias ]	
              2	foo::wire_copy<3>::!Vdd @[ supply_high port-alias ]	
              3	foo::wire_copy<3>::in.d[0] @[ port-alias ]	
              4	foo::wire_copy<3>::in.d[1] @[ port-alias ]	
              5	foo::wire_copy<3>::in.e @[ port-alias sub-FI- sub-FI+ ]	
              6	foo::wire_copy<3>::oe[0] @[ port-alias sub-FO- sub-FO+ ]	
              7	foo::wire_copy<3>::oe[1] @[ port-alias sub-FO- sub-FO+ ]	
              8	foo::wire_copy<3>::oe[2] @[ port-alias sub-FO- sub-FO+ ]	
              private sub-bool index map:
                (5 -> 0)
                (6 -> 1)
              bool port aliases:
              1: foo::wire_copy<3>::in.!GND = foo::wire_copy<3>::o[0].!GND = foo::wire_copy<3>::o[1].!GND = foo::wire_copy<3>::o[2].!GND = foo::wire_copy<3>::!GND @[ supply_low port-alias ]
              2: foo::wire_copy<3>::in.!Vdd = foo::wire_copy<3>::o[0].!Vdd = foo::wire_copy<3>::o[1].!Vdd = foo::wire_copy<3>::o[2].!Vdd = foo::wire_copy<3>::!Vdd @[ supply_high port-alias ]
              3: foo::wire_copy<3>::in.d[0] = foo::wire_copy<3>::o[0].d[0] = foo::wire_copy<3>::o[1].d[0] = foo::wire_copy<3>::o[2].d[0] @[ port-alias ]
              4: foo::wire_copy<3>::in.d[1] = foo::wire_copy<3>::o[0].d[1] = foo::wire_copy<3>::o[1].d[1] = foo::wire_copy<3>::o[2].d[1] @[ port-alias ]
            }
          }
          }

    }
    std =     In namespace "std", we have: {
      0 parameter-collections
      0 instantiation-collections
      1 sub-namespaces
      0 definitions
      0 typedefs
      Namespaces:
        logic =         In namespace "logic", we have: {
          0 parameter-collections
          0 instantiation-collections
          0 sub-namespaces
          1 definitions
          0 typedefs
          Definitions:
            celem = process-definition (defined) celem<
              pint<> N
              pint<> W
              >(
                bool<> !GND
                bool<> !Vdd
                bool<> in[0..N-1]
                bool<> o
              )
              In definition "celem", we have: {
              Parameters:
                N = pint<> std::logic::celem::N
                W = pint<> std::logic::celem::W
              Instances:
                !GND = bool<> std::logic::celem::!GND
                !Vdd = bool<> std::logic::celem::!Vdd
                _o = bool<> std::logic::celem::_o
                in = bool<> std::logic::celem::in^1
                o = bool<> std::logic::celem::o
              unroll sequence: 
                ports: (
                  bool<> !GND
                  bool<> !Vdd
                  bool<> in[0..N-1]
                  bool<> o
                )
                !GND@[supply=0]
                !Vdd@[supply=1]
                bool<> _o
              prs:
                {
                (&:i:[0..N-1]: in[$i]) -> _o-
                (&:i:[0..N-1]: ~in[$i]) -> _o+
                _o<W> -> o-
                ~_o<W> -> o+
                }
              footprint collection: {
                <2, 10> {
                  !GND = bool^0 = std::logic::celem<2, 10>::!GND (1) @[ supply_low port-alias ] 
                  !Vdd = bool^0 = std::logic::celem<2, 10>::!Vdd (2) @[ supply_high port-alias ] 
                  N = pint^0 value: 2
                  W = pint^0 value: 10
                  _o = bool^0 = std::logic::celem<2, 10>::_o (6) @[ loc-FO- loc-FO+ loc-FI- loc-FI+ ] 
                  in = bool^1
                    {
                      [0] = std::logic::celem<2, 10>::in[0] (4) @[ port-alias loc-FO- loc-FO+ ] 
                      [1] = std::logic::celem<2, 10>::in[1] (5) @[ port-alias loc-FO- loc-FO+ ] 
                    }
                  o = bool^0 = std::logic::celem<2, 10>::o (3) @[ port-alias loc-FI- loc-FI+ ] 
                  Created state:
                  bool instance pool: (5 ports, 1 local, 0 mapped)
                  1	std::logic::celem<2, 10>::!GND @[ supply_low port-alias ]	
                  2	std::logic::celem<2, 10>::!Vdd @[ supply_high port-alias ]	
                  3	std::logic::celem<2, 10>::o @[ port-alias loc-FI- loc-FI+ ]	
                  4	std::logic::celem<2, 10>::in[0] @[ port-alias loc-FO- loc-FO+ ]	
                  5	std::logic::celem<2, 10>::in[1] @[ port-alias loc-FO- loc-FO+ ]	
                  6	std::logic::celem<2, 10>::_o @[ loc-FO- loc-FO+ loc-FI- loc-FI+ ]	
                  resolved prs:
                  in[0] & in[1] -> _o-
                  ~in[0] & ~in[1] -> _o+
                  _o<10> -> o-
                  ~_o<10> -> o+
                  rule supply map: (rules, macros, @nodes : Vdd, GND)
                  0..3 none none : 2, 1 | 2, 1
                }
                <3, 10> {
                  !GND = bool^0 = std::logic::celem<3, 10>::!GND (1) @[ supply_low port-alias ] 
                  !Vdd = bool^0 = std::logic::celem<3, 10>::!Vdd (2) @[ supply_high port-alias ] 
                  N = pint^0 value: 3
                  W = pint^0 value: 10
                  _o = bool^0 = std::logic::celem<3, 10>::_o (7) @[ loc-FO- loc-FO+ loc-FI- loc-FI+ ] 
                  in = bool^1
                    {
                      [0] = std::logic::celem<3, 10>::in[0] (4) @[ port-alias loc-FO- loc-FO+ ] 
                      [1] = std::logic::celem<3, 10>::in[1] (5) @[ port-alias loc-FO- loc-FO+ ] 
                      [2] = std::logic::celem<3, 10>::in[2] (6) @[ port-alias loc-FO- loc-FO+ ] 
                    }
                  o = bool^0 = std::logic::celem<3, 10>::o (3) @[ port-alias loc-FI- loc-FI+ ] 
                  Created state:
                  bool instance pool: (6 ports, 1 local, 0 mapped)
                  1	std::logic::celem<3, 10>::!GND @[ supply_low port-alias ]	
                  2	std::logic::celem<3, 10>::!Vdd @[ supply_high port-alias ]	
                  3	std::logic::celem<3, 10>::o @[ port-alias loc-FI- loc-FI+ ]	
                  4	std::logic::celem<3, 10>::in[0] @[ port-alias loc-FO- loc-FO+ ]	
                  5	std::logic::celem<3, 10>::in[1] @[ port-alias loc-FO- loc-FO+ ]	
                  6	std::logic::celem<3, 10>::in[2] @[ port-alias loc-FO- loc-FO+ ]	
                  7	std::logic::celem<3, 10>::_o @[ loc-FO- loc-FO+ loc-FI- loc-FI+ ]	
                  resolved prs:
                  in[0] & in[1] & in[2] -> _o-
                  ~in[0] & ~in[1] & ~in[2] -> _o+
                  _o<10> -> o-
                  ~_o<10> -> o+
                  rule supply map: (rules, macros, @nodes : Vdd, GND)
                  0..3 none none : 2, 1 | 2, 1
                }
              }
              }

        }
    }
  Definitions:
    ctree = process-definition (defined) ctree<
      pint<> N[0..1]
      >(
        bool<> !GND
        bool<> !Vdd
        e1of2<> in
        e1of2<> out[0..N[0]-1][0..N[1]-1]
      )
      In definition "ctree", we have: {
      Parameters:
        N = pint<> ctree::N^1
      Instances:
        !GND = bool<> ctree::!GND
        !Vdd = bool<> ctree::!Vdd
        c0 = foo::wire_copy<ctree::N[0]> ctree::c0
        c1 = foo::wire_copy<ctree::N[1]> ctree::c1^1
        in = e1of2<> ctree::in
        out = e1of2<> ctree::out^2
      unroll sequence: 
        ports: (
          bool<> !GND
          bool<> !Vdd
          e1of2<> in
          e1of2<> out[0..N[0]-1][0..N[1]-1]
        )
        !GND@[supply=0]
        !Vdd@[supply=1]
        foo::wire_copy<ctree::N[0]> c0
        foo::wire_copy<ctree::N[1]> c1[0..N[0]-1]
        c0.in = in;
        (;i:[0..N[0]-1]:
          c0.o[$i] = c1[$i].in;
          (;j:[0..N[1]-1]:
            c1[$i].o[$j] = out[$i][$j];
          )
        )
      footprint collection: {
        <{2,3}> {
          !GND = bool^0 = ctree<{2,3}>::!GND (1) @[ supply_low port-alias ] 
          !Vdd = bool^0 = ctree<{2,3}>::!Vdd (2) @[ supply_high port-alias ] 
          N = pint^1
            unrolled index-value pairs: {
              0 = 2
              1 = 3
            }
          c0 = process foo::wire_copy<2>^0 = ctree<{2,3}>::c0 (8) (
            !GND = bool^0 = ctree<{2,3}>::!GND (1) @[ supply_low port-alias ] 
            !Vdd = bool^0 = ctree<{2,3}>::!Vdd (2) @[ supply_high port-alias ] 
            in = process e1of<2>^0 = ctree<{2,3}>::in (1) (
              !GND = bool^0 = ctree<{2,3}>::!GND (1) @[ supply_low port-alias ] 
              !Vdd = bool^0 = ctree<{2,3}>::!Vdd (2) @[ supply_high port-alias ] 
              d = bool^1
                {
                  [0] = ctree<{2,3}>::in.d[0] (3) @[ port-alias ] 
                  [1] = ctree<{2,3}>::in.d[1] (4) @[ port-alias ] 
                }
              e = bool^0 = ctree<{2,3}>::in.e (5) @[ port-alias sub-FI- sub-FI+ ] 
            )
            o = process e1of<2>^1
              {
                [0] = ctree<{2,3}>::c0.o[0] (9) (
                  !GND = bool^0 = ctree<{2,3}>::!GND (1) @[ supply_low port-alias ] 
                  !Vdd = bool^0 = ctree<{2,3}>::!Vdd (2) @[ supply_high port-alias ] 
                  d = bool^1
                    {
                      [0] = ctree<{2,3}>::in.d[0] (3) @[ port-alias ] 
                      [1] = ctree<{2,3}>::in.d[1] (4) @[ port-alias ] 
                    }
                  e = bool^0 = ctree<{2,3}>::c0.o[0].e (12) @[ sub-FO- sub-FO+ sub-FI- sub-FI+ ] 
                )
                [1] = ctree<{2,3}>::c0.o[1] (10) (
                  !GND = bool^0 = ctree<{2,3}>::!GND (1) @[ supply_low port-alias ] 
                  !Vdd = bool^0 = ctree<{2,3}>::!Vdd (2) @[ supply_high port-alias ] 
                  d = bool^1
                    {
                      [0] = ctree<{2,3}>::in.d[0] (3) @[ port-alias ] 
                      [1] = ctree<{2,3}>::in.d[1] (4) @[ port-alias ] 
                    }
                  e = bool^0 = ctree<{2,3}>::c0.o[1].e (13) @[ sub-FO- sub-FO+ sub-FI- sub-FI+ ] 
                )
              }
          )
          c1 = process foo::wire_copy<3>^1
            {
              [0] = ctree<{2,3}>::c1[0] (11) (
                !GND = bool^0 = ctree<{2,3}>::!GND (1) @[ supply_low port-alias ] 
                !Vdd = bool^0 = ctree<{2,3}>::!Vdd (2) @[ supply_high port-alias ] 
                in = process e1of<2>^0 = ctree<{2,3}>::c0.o[0] (9) (
                  !GND = bool^0 = ctree<{2,3}>::!GND (1) @[ supply_low port-alias ] 
                  !Vdd = bool^0 = ctree<{2,3}>::!Vdd (2) @[ supply_high port-alias ] 
                  d = bool^1
                    {
                      [0] = ctree<{2,3}>::in.d[0] (3) @[ port-alias ] 
                      [1] = ctree<{2,3}>::in.d[1] (4) @[ port-alias ] 
                    }
                  e = bool^0 = ctree<{2,3}>::c0.o[0].e (12) @[ sub-FO- sub-FO+ sub-FI- sub-FI+ ] 
                )
                o = process e1of<2>^1
                  {
                    [0] = ctree<{2,3}>::out[0][0] (2) (
                      !GND = bool^0 = ctree<{2,3}>::!GND (1) @[ supply_low port-alias ] 
                      !Vdd = bool^0 = ctree<{2,3}>::!Vdd (2) @[ supply_high port-alias ] 
                      d = bool^1
                        {
                          [0] = ctree<{2,3}>::in.d[0] (3) @[ port-alias ] 
                          [1] = ctree<{2,3}>::in.d[1] (4) @[ port-alias ] 
                        }
                      e = bool^0 = ctree<{2,3}>::out[0][0].e (6) @[ port-alias sub-FO- sub-FO+ ] 
                    )
                    [1] = ctree<{2,3}>::out[0][1] (3) (
                      !GND = bool^0 = ctree<{2,3}>::!GND (1) @[ supply_low port-alias ] 
                      !Vdd = bool^0 = ctree<{2,3}>::!Vdd (2) @[ supply_high port-alias ] 
                      d = bool^1
                        {
                          [0] = ctree<{2,3}>::in.d[0] (3) @[ port-alias ] 
                          [1] = ctree<{2,3}>::in.d[1] (4) @[ port-alias ] 
                        }
                      e = bool^0 = ctree<{2,3}>::out[0][1].e (7) @[ port-alias sub-FO- sub-FO+ ] 
                    )
                    [2] = ctree<{2,3}>::out[0][2] (4) (
                      !GND = bool^0 = ctree<{2,3}>::!GND (1) @[ supply_low port-alias ] 
                      !Vdd = bool^0 = ctree<{2,3}>::!Vdd (2) @[ supply_high port-alias ] 
                      d = bool^1
                        {
                          [0] = ctree<{2,3}>::in.d[0] (3) @[ port-alias ] 
                          [1] = ctree<{2,3}>::in.d[1] (4) @[ port-alias ] 
                        }
                      e = bool^0 = ctree<{2,3}>::out[0][2].e (8) @[ port-alias sub-FO- sub-FO+ ] 
                    )
                  }
              )
              [1] = ctree<{2,3}>::c1[1] (12) (
                !GND = bool^0 = ctree<{2,3}>::!GND (1) @[ supply_low port-alias ] 
                !Vdd = bool^0 = ctree<{2,3}>::!Vdd (2) @[ supply_high port-alias ] 
                in = process e1of<2>^0 = ctree<{2,3}>::c0.o[1] (10) (
                  !GND = bool^0 = ctree<{2,3}>::!GND (1) @[ supply_low port-alias ] 
                  !Vdd = bool^0 = ctree<{2,3}>::!Vdd (2) @[ supply_high port-alias ] 
                  d = bool^1
                    {
                      [0] = ctree<{2,3}>::in.d[0] (3) @[ port-alias ] 
                      [1] = ctree<{2,3}>::in.d[1] (4) @[ port-alias ] 
                    }
                  e = bool^0 = ctree<{2,3}>::c0.o[1].e (13) @[ sub-FO- sub-FO+ sub-FI- sub-FI+ ] 
                )
                o = process e1of<2>^1
                  {
                    [0] = ctree<{2,3}>::out[1][0] (5) (
                      !GND = bool^0 = ctree<{2,3}>::!GND (1) @[ supply_low port-alias ] 
                      !Vdd = bool^0 = ctree<{2,3}>::!Vdd (2) @[ supply_high port-alias ] 
                      d = bool^1
                        {
                          [0] = ctree<{2,3}>::in.d[0] (3) @[ port-alias ] 
                          [1] = ctree<{2,3}>::in.d[1] (4) @[ port-alias ] 
                        }
                      e = bool^0 = ctree<{2,3}>::out[1][0].e (9) @[ port-alias sub-FO- sub-FO+ ] 
                    )
                    [1] = ctree<{2,3}>::out[1][1] (6) (
                      !GND = bool^0 = ctree<{2,3}>::!GND (1) @[ supply_low port-alias ] 
                      !Vdd = bool^0 = ctree<{2,3}>::!Vdd (2) @[ supply_high port-alias ] 
                      d = bool^1
                        {
                          [0] = ctree<{2,3}>::in.d[0] (3) @[ port-alias ] 
                          [1] = ctree<{2,3}>::in.d[1] (4) @[ port-alias ] 
                        }
                      e = bool^0 = ctree<{2,3}>::out[1][1].e (10) @[ port-alias sub-FO- sub-FO+ ] 
                    )
                    [2] = ctree<{2,3}>::out[1][2] (7) (
                      !GND = bool^0 = ctree<{2,3}>::!GND (1) @[ supply_low port-alias ] 
                      !Vdd = bool^0 = ctree<{2,3}>::!Vdd (2) @[ supply_high port-alias ] 
                      d = bool^1
                        {
                          [0] = ctree<{2,3}>::in.d[0] (3) @[ port-alias ] 
                          [1] = ctree<{2,3}>::in.d[1] (4) @[ port-alias ] 
                        }
                      e = bool^0 = ctree<{2,3}>::out[1][2].e (11) @[ port-alias sub-FO- sub-FO+ ] 
                    )
                  }
              )
            }
          in = process e1of<2>^0 = ctree<{2,3}>::in (1) (
            !GND = bool^0 = ctree<{2,3}>::!GND (1) @[ supply_low port-alias ] 
            !Vdd = bool^0 = ctree<{2,3}>::!Vdd (2) @[ supply_high port-alias ] 
            d = bool^1
              {
                [0] = ctree<{2,3}>::in.d[0] (3) @[ port-alias ] 
                [1] = ctree<{2,3}>::in.d[1] (4) @[ port-alias ] 
              }
            e = bool^0 = ctree<{2,3}>::in.e (5) @[ port-alias sub-FI- sub-FI+ ] 
          )
          out = process e1of<2>^2
            {
              [0][0] = ctree<{2,3}>::out[0][0] (2) (
                !GND = bool^0 = ctree<{2,3}>::!GND (1) @[ supply_low port-alias ] 
                !Vdd = bool^0 = ctree<{2,3}>::!Vdd (2) @[ supply_high port-alias ] 
                d = bool^1
                  {
                    [0] = ctree<{2,3}>::in.d[0] (3) @[ port-alias ] 
                    [1] = ctree<{2,3}>::in.d[1] (4) @[ port-alias ] 
                  }
                e = bool^0 = ctree<{2,3}>::out[0][0].e (6) @[ port-alias sub-FO- sub-FO+ ] 
              )
              [0][1] = ctree<{2,3}>::out[0][1] (3) (
                !GND = bool^0 = ctree<{2,3}>::!GND (1) @[ supply_low port-alias ] 
                !Vdd = bool^0 = ctree<{2,3}>::!Vdd (2) @[ supply_high port-alias ] 
                d = bool^1
                  {
                    [0] = ctree<{2,3}>::in.d[0] (3) @[ port-alias ] 
                    [1] = ctree<{2,3}>::in.d[1] (4) @[ port-alias ] 
                  }
                e = bool^0 = ctree<{2,3}>::out[0][1].e (7) @[ port-alias sub-FO- sub-FO+ ] 
              )
              [0][2] = ctree<{2,3}>::out[0][2] (4) (
                !GND = bool^0 = ctree<{2,3}>::!GND (1) @[ supply_low port-alias ] 
                !Vdd = bool^0 = ctree<{2,3}>::!Vdd (2) @[ supply_high port-alias ] 
                d = bool^1
                  {
                    [0] = ctree<{2,3}>::in.d[0] (3) @[ port-alias ] 
                    [1] = ctree<{2,3}>::in.d[1] (4) @[ port-alias ] 
                  }
                e = bool^0 = ctree<{2,3}>::out[0][2].e (8) @[ port-alias sub-FO- sub-FO+ ] 
              )
              [1][0] = ctree<{2,3}>::out[1][0] (5) (
                !GND = bool^0 = ctree<{2,3}>::!GND (1) @[ supply_low port-alias ] 
                !Vdd = bool^0 = ctree<{2,3}>::!Vdd (2) @[ supply_high port-alias ] 
                d = bool^1
                  {
                    [0] = ctree<{2,3}>::in.d[0] (3) @[ port-alias ] 
                    [1] = ctree<{2,3}>::in.d[1] (4) @[ port-alias ] 
                  }
                e = bool^0 = ctree<{2,3}>::out[1][0].e (9) @[ port-alias sub-FO- sub-FO+ ] 
              )
              [1][1] = ctree<{2,3}>::out[1][1] (6) (
                !GND = bool^0 = ctree<{2,3}>::!GND (1) @[ supply_low port-alias ] 
                !Vdd = bool^0 = ctree<{2,3}>::!Vdd (2) @[ supply_high port-alias ] 
                d = bool^1
                  {
                    [0] = ctree<{2,3}>::in.d[0] (3) @[ port-alias ] 
                    [1] = ctree<{2,3}>::in.d[1] (4) @[ port-alias ] 
                  }
                e = bool^0 = ctree<{2,3}>::out[1][1].e (10) @[ port-alias sub-FO- sub-FO+ ] 
              )
              [1][2] = ctree<{2,3}>::out[1][2] (7) (
                !GND = bool^0 = ctree<{2,3}>::!GND (1) @[ supply_low port-alias ] 
                !Vdd = bool^0 = ctree<{2,3}>::!Vdd (2) @[ supply_high port-alias ] 
                d = bool^1
                  {
                    [0] = ctree<{2,3}>::in.d[0] (3) @[ port-alias ] 
                    [1] = ctree<{2,3}>::in.d[1] (4) @[ port-alias ] 
                  }
                e = bool^0 = ctree<{2,3}>::out[1][2].e (11) @[ port-alias sub-FO- sub-FO+ ] 
              )
            }
          Created state:
          process instance pool: (7 ports, 5 local, 3 mapped)
          1	ctree<{2,3}>::in	e1of<2>
            bool: 1,2,5,3,4
          2	ctree<{2,3}>::out[0][0]	e1of<2>
            bool: 1,2,6,3,4
          3	ctree<{2,3}>::out[0][1]	e1of<2>
            bool: 1,2,7,3,4
          4	ctree<{2,3}>::out[0][2]	e1of<2>
            bool: 1,2,8,3,4
          5	ctree<{2,3}>::out[1][0]	e1of<2>
            bool: 1,2,9,3,4
          6	ctree<{2,3}>::out[1][1]	e1of<2>
            bool: 1,2,10,3,4
          7	ctree<{2,3}>::out[1][2]	e1of<2>
            bool: 1,2,11,3,4
          8	ctree<{2,3}>::c0	foo::wire_copy<2>
            process: 1,9,10
            bool: 1,2,3,4,5,12,13
          9	ctree<{2,3}>::c0.o[0]	e1of<2>
            bool: 1,2,12,3,4
          10	ctree<{2,3}>::c0.o[1]	e1of<2>
            bool: 1,2,13,3,4
          11	ctree<{2,3}>::c1[0]	foo::wire_copy<3>
            process: 9,2,3,4
            bool: 1,2,3,4,12,6,7,8
          12	ctree<{2,3}>::c1[1]	foo::wire_copy<3>
            process: 10,5,6,7
            bool: 1,2,3,4,13,9,10,11
          private sub-process index map:
            (8 -> 0)
            (11 -> 1)
            (12 -> 2)
            (13 -> 3)
          bool instance pool: (11 ports, 2 local, 3 mapped)
          1	ctree<{2,3}>::!GND @[ supply_low port-alias ]	
          2	ctree<{2,3}>::!Vdd @[ supply_high port-alias ]	
          3	ctree<{2,3}>::in.d[0] @[ port-alias ]	
          4	ctree<{2,3}>::in.d[1] @[ port-alias ]	
          5	ctree<{2,3}>::in.e @[ port-alias sub-FI- sub-FI+ ]	
          6	ctree<{2,3}>::out[0][0].e @[ port-alias sub-FO- sub-FO+ ]	
          7	ctree<{2,3}>::out[0][1].e @[ port-alias sub-FO- sub-FO+ ]	
          8	ctree<{2,3}>::out[0][2].e @[ port-alias sub-FO- sub-FO+ ]	
          9	ctree<{2,3}>::out[1][0].e @[ port-alias sub-FO- sub-FO+ ]	
          10	ctree<{2,3}>::out[1][1].e @[ port-alias sub-FO- sub-FO+ ]	
          11	ctree<{2,3}>::out[1][2].e @[ port-alias sub-FO- sub-FO+ ]	
          12	ctree<{2,3}>::c0.o[0].e @[ sub-FO- sub-FO+ sub-FI- sub-FI+ ]	
          13	ctree<{2,3}>::c0.o[1].e @[ sub-FO- sub-FO+ sub-FI- sub-FI+ ]	
          private sub-bool index map:
            (8 -> 0)
            (11 -> 1)
            (12 -> 2)
            (13 -> 3)
          bool port aliases:
          1: ctree<{2,3}>::in.!GND = ctree<{2,3}>::out[0][0].!GND = ctree<{2,3}>::out[0][1].!GND = ctree<{2,3}>::out[0][2].!GND = ctree<{2,3}>::out[1][0].!GND = ctree<{2,3}>::out[1][1].!GND = ctree<{2,3}>::out[1][2].!GND = ctree<{2,3}>::!GND @[ supply_low port-alias ]
          2: ctree<{2,3}>::in.!Vdd = ctree<{2,3}>::out[0][0].!Vdd = ctree<{2,3}>::out[0][1].!Vdd = ctree<{2,3}>::out[0][2].!Vdd = ctree<{2,3}>::out[1][0].!Vdd = ctree<{2,3}>::out[1][1].!Vdd = ctree<{2,3}>::out[1][2].!Vdd = ctree<{2,3}>::!Vdd @[ supply_high port-alias ]
          3: ctree<{2,3}>::in.d[0] = ctree<{2,3}>::out[0][0].d[0] = ctree<{2,3}>::out[0][1].d[0] = ctree<{2,3}>::out[0][2].d[0] = ctree<{2,3}>::out[1][0].d[0] = ctree<{2,3}>::out[1][1].d[0] = ctree<{2,3}>::out[1][2].d[0] @[ port-alias ]
          4: ctree<{2,3}>::in.d[1] = ctree<{2,3}>::out[0][0].d[1] = ctree<{2,3}>::out[0][1].d[1] = ctree<{2,3}>::out[0][2].d[1] = ctree<{2,3}>::out[1][0].d[1] = ctree<{2,3}>::out[1][1].d[1] = ctree<{2,3}>::out[1][2].d[1] @[ port-alias ]
        }
      }
      }

    e1of = process-definition (defined) e1of<
      pint<> N
      >(
        bool<> !GND
        bool<> !Vdd
        bool<> d[0..N-1]
        bool<> e
      )
      In definition "e1of", we have: {
      Parameters:
        N = pint<> e1of::N
      Instances:
        !GND = bool<> e1of::!GND
        !Vdd = bool<> e1of::!Vdd
        d = bool<> e1of::d^1
        e = bool<> e1of::e
      unroll sequence: 
        ports: (
          bool<> !GND
          bool<> !Vdd
          bool<> d[0..N-1]
          bool<> e
        )
        !GND@[supply=0]
        !Vdd@[supply=1]
      footprint collection: {
        <2> {
          !GND = bool^0 = e1of<2>::!GND (1) @[ supply_low port-alias ] 
          !Vdd = bool^0 = e1of<2>::!Vdd (2) @[ supply_high port-alias ] 
          N = pint^0 value: 2
          d = bool^1
            {
              [0] = e1of<2>::d[0] (4) @[ port-alias ] 
              [1] = e1of<2>::d[1] (5) @[ port-alias ] 
            }
          e = bool^0 = e1of<2>::e (3) @[ port-alias ] 
          Created state:
          bool instance pool: (5 ports, 0 local, 0 mapped)
          1	e1of<2>::!GND @[ supply_low port-alias ]	
          2	e1of<2>::!Vdd @[ supply_high port-alias ]	
          3	e1of<2>::e @[ port-alias ]	
          4	e1of<2>::d[0] @[ port-alias ]	
          5	e1of<2>::d[1] @[ port-alias ]	
        }
      }
      }

  Typedefs:
    e1of2 = process-definition-alias: e1of2
      = e1of<2>
  Instances:
    !GND = bool<> !GND
    !Vdd = bool<> !Vdd
    bar = ctree<{ 2, 3 }> bar
}

footprint: {
  !GND = bool^0 = !GND (1) @[ supply_low ] 
  !Vdd = bool^0 = !Vdd (2) @[ supply_high ] 
  bar = process ctree<{2,3}>^0 = bar (1) (
    !GND = bool^0 = !GND (1) @[ supply_low ] 
    !Vdd = bool^0 = !Vdd (2) @[ supply_high ] 
    in = process e1of<2>^0 = bar.in (2) (
      !GND = bool^0 = !GND (1) @[ supply_low ] 
      !Vdd = bool^0 = !Vdd (2) @[ supply_high ] 
      d = bool^1
        {
          [0] = bar.in.d[0] (3) 
          [1] = bar.in.d[1] (4) 
        }
      e = bool^0 = bar.in.e (5) @[ sub-FI- sub-FI+ ] 
    )
    out = process e1of<2>^2
      {
        [0][0] = bar.out[0][0] (3) (
          !GND = bool^0 = !GND (1) @[ supply_low ] 
          !Vdd = bool^0 = !Vdd (2) @[ supply_high ] 
          d = bool^1
            {
              [0] = bar.in.d[0] (3) 
              [1] = bar.in.d[1] (4) 
            }
          e = bool^0 = bar.out[0][0].e (6) @[ sub-FO- sub-FO+ ] 
        )
        [0][1] = bar.out[0][1] (4) (
          !GND = bool^0 = !GND (1) @[ supply_low ] 
          !Vdd = bool^0 = !Vdd (2) @[ supply_high ] 
          d = bool^1
            {
              [0] = bar.in.d[0] (3) 
              [1] = bar.in.d[1] (4) 
            }
          e = bool^0 = bar.out[0][1].e (7) @[ sub-FO- sub-FO+ ] 
        )
        [0][2] = bar.out[0][2] (5) (
          !GND = bool^0 = !GND (1) @[ supply_low ] 
          !Vdd = bool^0 = !Vdd (2) @[ supply_high ] 
          d = bool^1
            {
              [0] = bar.in.d[0] (3) 
              [1] = bar.in.d[1] (4) 
            }
          e = bool^0 = bar.out[0][2].e (8) @[ sub-FO- sub-FO+ ] 
        )
        [1][0] = bar.out[1][0] (6) (
          !GND = bool^0 = !GND (1) @[ supply_low ] 
          !Vdd = bool^0 = !Vdd (2) @[ supply_high ] 
          d = bool^1
            {
              [0] = bar.in.d[0] (3) 
              [1] = bar.in.d[1] (4) 
            }
          e = bool^0 = bar.out[1][0].e (9) @[ sub-FO- sub-FO+ ] 
        )
        [1][1] = bar.out[1][1] (7) (
          !GND = bool^0 = !GND (1) @[ supply_low ] 
          !Vdd = bool^0 = !Vdd (2) @[ supply_high ] 
          d = bool^1
            {
              [0] = bar.in.d[0] (3) 
              [1] = bar.in.d[1] (4) 
            }
          e = bool^0 = bar.out[1][1].e (10) @[ sub-FO- sub-FO+ ] 
        )
        [1][2] = bar.out[1][2] (8) (
          !GND = bool^0 = !GND (1) @[ supply_low ] 
          !Vdd = bool^0 = !Vdd (2) @[ supply_high ] 
          d = bool^1
            {
              [0] = bar.in.d[0] (3) 
              [1] = bar.in.d[1] (4) 
            }
          e = bool^0 = bar.out[1][2].e (11) @[ sub-FO- sub-FO+ ] 
        )
      }
  )
  Created state:
  process instance pool: (0 ports, 8 local, 8 mapped)
  1	bar	ctree<{2,3}>
    process: 2,3,4,5,6,7,8
    bool: 1,2,3,4,5,6,7,8,9,10,11
  2	bar.in	e1of<2>
    bool: 1,2,5,3,4
  3	bar.out[0][0]	e1of<2>
    bool: 1,2,6,3,4
  4	bar.out[0][1]	e1of<2>
    bool: 1,2,7,3,4
  5	bar.out[0][2]	e1of<2>
    bool: 1,2,8,3,4
  6	bar.out[1][0]	e1of<2>
    bool: 1,2,9,3,4
  7	bar.out[1][1]	e1of<2>
    bool: 1,2,10,3,4
  8	bar.out[1][2]	e1of<2>
    bool: 1,2,11,3,4
  private sub-process index map:
    (1 -> 0)
    (9 -> 8)
  bool instance pool: (0 ports, 11 local, 5 mapped)
  1	!GND @[ supply_low ]	
  2	!Vdd @[ supply_high ]	
  3	bar.in.d[0]	
  4	bar.in.d[1]	
  5	bar.in.e @[ sub-FI- sub-FI+ ]	
  6	bar.out[0][0].e @[ sub-FO- sub-FO+ ]	
  7	bar.out[0][1].e @[ sub-FO- sub-FO+ ]	
  8	bar.out[0][2].e @[ sub-FO- sub-FO+ ]	
  9	bar.out[1][0].e @[ sub-FO- sub-FO+ ]	
  10	bar.out[1][1].e @[ sub-FO- sub-FO+ ]	
  11	bar.out[1][2].e @[ sub-FO- sub-FO+ ]	
  private sub-bool index map:
    (1 -> 0)
    (9 -> 5)
}
