# system info dds_240_v1 on 2018.10.05.15:59:03
system_info:
name,value
DEVICE,5AGXMA7G4F31C4
DEVICE_FAMILY,Arria V
GENERATION_ID,1538740239
#
#
# Files generated for dds_240_v1 on 2018.10.05.15:59:03
files:
filepath,kind,attributes,module,is_top
simulation/dds_240_v1.v,VERILOG,,dds_240_v1,true
simulation/submodules/mentor/asj_nco_mob_rw.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,dds_240_v1_nco_ii_0,false
simulation/submodules/aldec/asj_nco_mob_rw.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,dds_240_v1_nco_ii_0,false
simulation/submodules/mentor/asj_nco_isdr.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,dds_240_v1_nco_ii_0,false
simulation/submodules/aldec/asj_nco_isdr.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,dds_240_v1_nco_ii_0,false
simulation/submodules/mentor/asj_nco_apr_dxx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,dds_240_v1_nco_ii_0,false
simulation/submodules/aldec/asj_nco_apr_dxx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,dds_240_v1_nco_ii_0,false
simulation/submodules/mentor/asj_dxx_g.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,dds_240_v1_nco_ii_0,false
simulation/submodules/aldec/asj_dxx_g.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,dds_240_v1_nco_ii_0,false
simulation/submodules/mentor/asj_dxx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,dds_240_v1_nco_ii_0,false
simulation/submodules/aldec/asj_dxx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,dds_240_v1_nco_ii_0,false
simulation/submodules/mentor/asj_gal.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,dds_240_v1_nco_ii_0,false
simulation/submodules/aldec/asj_gal.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,dds_240_v1_nco_ii_0,false
simulation/submodules/mentor/asj_nco_as_m_cen.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,dds_240_v1_nco_ii_0,false
simulation/submodules/aldec/asj_nco_as_m_cen.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,dds_240_v1_nco_ii_0,false
simulation/submodules/mentor/asj_altqmcpipe.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,dds_240_v1_nco_ii_0,false
simulation/submodules/aldec/asj_altqmcpipe.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,dds_240_v1_nco_ii_0,false
simulation/submodules/dds_240_v1_nco_ii_0_sin.hex,HEX,,dds_240_v1_nco_ii_0,false
simulation/submodules/dds_240_v1_nco_ii_0_cos.hex,HEX,,dds_240_v1_nco_ii_0,false
simulation/submodules/dds_240_v1_nco_ii_0.v,VERILOG,,dds_240_v1_nco_ii_0,false
simulation/submodules/dds_240_v1_nco_ii_0_tb.vhd,OTHER,,dds_240_v1_nco_ii_0,false
simulation/submodules/c_model/model_wrapper.cpp,OTHER,,dds_240_v1_nco_ii_0,false
simulation/submodules/c_model/nco_model.cpp,OTHER,,dds_240_v1_nco_ii_0,false
simulation/submodules/c_model/nco_model.h,OTHER,,dds_240_v1_nco_ii_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
dds_240_v1.nco_ii_0,dds_240_v1_nco_ii_0
