
receive.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000006  00800100  00000704  00000798  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000704  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000004  00800106  00800106  0000079e  2**0
                  ALLOC
  3 .comment      00000011  00000000  00000000  0000079e  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000198  00000000  00000000  000007b0  2**3
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000012ed  00000000  00000000  00000948  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000004c6  00000000  00000000  00001c35  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000607  00000000  00000000  000020fb  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000354  00000000  00000000  00002704  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000003b7  00000000  00000000  00002a58  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000008d9  00000000  00000000  00002e0f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000108  00000000  00000000  000036e8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	55 c0       	rjmp	.+170    	; 0xac <__ctors_end>
   2:	00 00       	nop
   4:	6e c0       	rjmp	.+220    	; 0xe2 <__bad_interrupt>
   6:	00 00       	nop
   8:	6c c0       	rjmp	.+216    	; 0xe2 <__bad_interrupt>
   a:	00 00       	nop
   c:	6a c0       	rjmp	.+212    	; 0xe2 <__bad_interrupt>
   e:	00 00       	nop
  10:	68 c0       	rjmp	.+208    	; 0xe2 <__bad_interrupt>
  12:	00 00       	nop
  14:	66 c0       	rjmp	.+204    	; 0xe2 <__bad_interrupt>
  16:	00 00       	nop
  18:	64 c0       	rjmp	.+200    	; 0xe2 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	62 c0       	rjmp	.+196    	; 0xe2 <__bad_interrupt>
  1e:	00 00       	nop
  20:	60 c0       	rjmp	.+192    	; 0xe2 <__bad_interrupt>
  22:	00 00       	nop
  24:	5e c0       	rjmp	.+188    	; 0xe2 <__bad_interrupt>
  26:	00 00       	nop
  28:	5c c0       	rjmp	.+184    	; 0xe2 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	5a c0       	rjmp	.+180    	; 0xe2 <__bad_interrupt>
  2e:	00 00       	nop
  30:	58 c0       	rjmp	.+176    	; 0xe2 <__bad_interrupt>
  32:	00 00       	nop
  34:	56 c0       	rjmp	.+172    	; 0xe2 <__bad_interrupt>
  36:	00 00       	nop
  38:	54 c0       	rjmp	.+168    	; 0xe2 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	52 c0       	rjmp	.+164    	; 0xe2 <__bad_interrupt>
  3e:	00 00       	nop
  40:	50 c0       	rjmp	.+160    	; 0xe2 <__bad_interrupt>
  42:	00 00       	nop
  44:	4e c0       	rjmp	.+156    	; 0xe2 <__bad_interrupt>
  46:	00 00       	nop
  48:	4c c0       	rjmp	.+152    	; 0xe2 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	4a c0       	rjmp	.+148    	; 0xe2 <__bad_interrupt>
  4e:	00 00       	nop
  50:	48 c0       	rjmp	.+144    	; 0xe2 <__bad_interrupt>
  52:	00 00       	nop
  54:	46 c0       	rjmp	.+140    	; 0xe2 <__bad_interrupt>
  56:	00 00       	nop
  58:	44 c0       	rjmp	.+136    	; 0xe2 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	42 c0       	rjmp	.+132    	; 0xe2 <__bad_interrupt>
  5e:	00 00       	nop
  60:	40 c0       	rjmp	.+128    	; 0xe2 <__bad_interrupt>
  62:	00 00       	nop
  64:	3e c0       	rjmp	.+124    	; 0xe2 <__bad_interrupt>
  66:	00 00       	nop
  68:	3c c0       	rjmp	.+120    	; 0xe2 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	3a c0       	rjmp	.+116    	; 0xe2 <__bad_interrupt>
  6e:	00 00       	nop
  70:	38 c0       	rjmp	.+112    	; 0xe2 <__bad_interrupt>
  72:	00 00       	nop
  74:	36 c0       	rjmp	.+108    	; 0xe2 <__bad_interrupt>
  76:	00 00       	nop
  78:	34 c0       	rjmp	.+104    	; 0xe2 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	32 c0       	rjmp	.+100    	; 0xe2 <__bad_interrupt>
  7e:	00 00       	nop
  80:	30 c0       	rjmp	.+96     	; 0xe2 <__bad_interrupt>
  82:	00 00       	nop
  84:	2e c0       	rjmp	.+92     	; 0xe2 <__bad_interrupt>
  86:	00 00       	nop
  88:	2c c0       	rjmp	.+88     	; 0xe2 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	2a c0       	rjmp	.+84     	; 0xe2 <__bad_interrupt>
  8e:	00 00       	nop
  90:	28 c0       	rjmp	.+80     	; 0xe2 <__bad_interrupt>
  92:	00 00       	nop
  94:	26 c0       	rjmp	.+76     	; 0xe2 <__bad_interrupt>
  96:	00 00       	nop
  98:	24 c0       	rjmp	.+72     	; 0xe2 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	22 c0       	rjmp	.+68     	; 0xe2 <__bad_interrupt>
  9e:	00 00       	nop
  a0:	20 c0       	rjmp	.+64     	; 0xe2 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	1e c0       	rjmp	.+60     	; 0xe2 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	1c c0       	rjmp	.+56     	; 0xe2 <__bad_interrupt>
  aa:	00 00       	nop

000000ac <__ctors_end>:
  ac:	11 24       	eor	r1, r1
  ae:	1f be       	out	0x3f, r1	; 63
  b0:	cf ef       	ldi	r28, 0xFF	; 255
  b2:	da e0       	ldi	r29, 0x0A	; 10
  b4:	de bf       	out	0x3e, r29	; 62
  b6:	cd bf       	out	0x3d, r28	; 61

000000b8 <__do_copy_data>:
  b8:	11 e0       	ldi	r17, 0x01	; 1
  ba:	a0 e0       	ldi	r26, 0x00	; 0
  bc:	b1 e0       	ldi	r27, 0x01	; 1
  be:	e4 e0       	ldi	r30, 0x04	; 4
  c0:	f7 e0       	ldi	r31, 0x07	; 7
  c2:	02 c0       	rjmp	.+4      	; 0xc8 <__do_copy_data+0x10>
  c4:	05 90       	lpm	r0, Z+
  c6:	0d 92       	st	X+, r0
  c8:	a6 30       	cpi	r26, 0x06	; 6
  ca:	b1 07       	cpc	r27, r17
  cc:	d9 f7       	brne	.-10     	; 0xc4 <__do_copy_data+0xc>

000000ce <__do_clear_bss>:
  ce:	21 e0       	ldi	r18, 0x01	; 1
  d0:	a6 e0       	ldi	r26, 0x06	; 6
  d2:	b1 e0       	ldi	r27, 0x01	; 1
  d4:	01 c0       	rjmp	.+2      	; 0xd8 <.do_clear_bss_start>

000000d6 <.do_clear_bss_loop>:
  d6:	1d 92       	st	X+, r1

000000d8 <.do_clear_bss_start>:
  d8:	aa 30       	cpi	r26, 0x0A	; 10
  da:	b2 07       	cpc	r27, r18
  dc:	e1 f7       	brne	.-8      	; 0xd6 <.do_clear_bss_loop>
  de:	90 d0       	rcall	.+288    	; 0x200 <main>
  e0:	0f c3       	rjmp	.+1566   	; 0x700 <_exit>

000000e2 <__bad_interrupt>:
  e2:	8e cf       	rjmp	.-228    	; 0x0 <__vectors>

000000e4 <initUART>:
#define CPU_PRESCALE(n)	(CLKPR = 0x80, CLKPR = (n))
#define PACKET_SIZE 16

void initUART(void){

  UBRR1 = 25;  //38.4k baud
  e4:	89 e1       	ldi	r24, 0x19	; 25
  e6:	90 e0       	ldi	r25, 0x00	; 0
  e8:	90 93 cd 00 	sts	0x00CD, r25
  ec:	80 93 cc 00 	sts	0x00CC, r24
  UCSR1A = (1<<U2X1);
  f0:	82 e0       	ldi	r24, 0x02	; 2
  f2:	80 93 c8 00 	sts	0x00C8, r24
  UCSR1B = (1<<RXEN1) | (1<<TXEN1);
  f6:	88 e1       	ldi	r24, 0x18	; 24
  f8:	80 93 c9 00 	sts	0x00C9, r24
  UCSR1C = (1<<UCSZ11) | (1<<UCSZ10);  //1 stop bit
  fc:	86 e0       	ldi	r24, 0x06	; 6
  fe:	80 93 ca 00 	sts	0x00CA, r24
 102:	08 95       	ret

00000104 <transmit_payload>:
}
void transmit_payload(uint8_t *data){
 104:	cf 93       	push	r28
 106:	df 93       	push	r29
 108:	00 d0       	rcall	.+0      	; 0x10a <transmit_payload+0x6>
 10a:	cd b7       	in	r28, 0x3d	; 61
 10c:	de b7       	in	r29, 0x3e	; 62
  
  CE_HIGH;
 10e:	89 9a       	sbi	0x11, 1	; 17
  SPI_masterInit();
 110:	89 83       	std	Y+1, r24	; 0x01
 112:	9a 83       	std	Y+2, r25	; 0x02
 114:	cd d0       	rcall	.+410    	; 0x2b0 <SPI_masterInit>
 116:	e7 d0       	rcall	.+462    	; 0x2e6 <initRadioTX>
  initRadioTX();
 118:	af e0       	ldi	r26, 0x0F	; 15
 11a:	b7 e2       	ldi	r27, 0x27	; 39
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 11c:	11 97       	sbiw	r26, 0x01	; 1
 11e:	f1 f7       	brne	.-4      	; 0x11c <transmit_payload+0x18>
 120:	00 c0       	rjmp	.+0      	; 0x122 <transmit_payload+0x1e>
 122:	00 00       	nop
 124:	89 81       	ldd	r24, Y+1	; 0x01
 126:	e8 2f       	mov	r30, r24
 128:	9a 81       	ldd	r25, Y+2	; 0x02
 12a:	f9 2f       	mov	r31, r25
 12c:	21 e0       	ldi	r18, 0x01	; 1
 12e:	21 93       	st	Z+, r18
 130:	2f 5f       	subi	r18, 0xFF	; 255
  _delay_ms(5);
  for(int i = 0; i < PACKET_SIZE; ++i){
    data[i] = 1 + i; 
 132:	21 31       	cpi	r18, 0x11	; 17
 134:	e1 f7       	brne	.-8      	; 0x12e <transmit_payload+0x2a>
  
  CE_HIGH;
  SPI_masterInit();
  initRadioTX();
  _delay_ms(5);
  for(int i = 0; i < PACKET_SIZE; ++i){
 136:	60 e1       	ldi	r22, 0x10	; 16
 138:	35 d1       	rcall	.+618    	; 0x3a4 <setRadioTXPayload>
    data[i] = 1 + i; 
  }
  setRadioTXPayload(data, PACKET_SIZE);
 13a:	89 9a       	sbi	0x11, 1	; 17
 13c:	b8 e2       	ldi	r27, 0x28	; 40
 13e:	ba 95       	dec	r27
  CE_HIGH;
 140:	f1 f7       	brne	.-4      	; 0x13e <transmit_payload+0x3a>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 142:	89 98       	cbi	0x11, 1	; 17
 144:	80 91 c8 00 	lds	r24, 0x00C8
  _delay_us(15);  // pulse CE to start transmition
  CE_LOW;
 148:	85 ff       	sbrs	r24, 5
  while(!(UCSR1A & (1 << UDRE1)));
 14a:	fc cf       	rjmp	.-8      	; 0x144 <transmit_payload+0x40>
 14c:	83 e7       	ldi	r24, 0x73	; 115
 14e:	80 93 ce 00 	sts	0x00CE, r24
  UDR1 = 's';
 152:	7e d1       	rcall	.+764    	; 0x450 <getTX_DS>
 154:	81 11       	cpse	r24, r1
 156:	10 c0       	rjmp	.+32     	; 0x178 <transmit_payload+0x74>
 
  while(!(getTX_DS())){
 158:	e7 e5       	ldi	r30, 0x57	; 87
 15a:	f2 e0       	ldi	r31, 0x02	; 2
 15c:	31 97       	sbiw	r30, 0x01	; 1
 15e:	f1 f7       	brne	.-4      	; 0x15c <transmit_payload+0x58>
 160:	00 c0       	rjmp	.+0      	; 0x162 <transmit_payload+0x5e>
 162:	00 00       	nop
 164:	85 d1       	rcall	.+778    	; 0x470 <getMAX_RT>
 166:	88 23       	and	r24, r24
 168:	a1 f3       	breq	.-24     	; 0x152 <transmit_payload+0x4e>
 16a:	91 d1       	rcall	.+802    	; 0x48e <clearMAX_RT>

    _delay_us(300);  //retransmit time determined by SETUP_RETR register

    if(getMAX_RT()){
 16c:	89 9a       	sbi	0x11, 1	; 17
 16e:	f8 e2       	ldi	r31, 0x28	; 40
 170:	fa 95       	dec	r31
 172:	f1 f7       	brne	.-4      	; 0x170 <transmit_payload+0x6c>

      clearMAX_RT();
 174:	89 98       	cbi	0x11, 1	; 17
 176:	ed cf       	rjmp	.-38     	; 0x152 <transmit_payload+0x4e>
      CE_HIGH;
 178:	80 91 c8 00 	lds	r24, 0x00C8
 17c:	85 ff       	sbrs	r24, 5
 17e:	fc cf       	rjmp	.-8      	; 0x178 <transmit_payload+0x74>
      _delay_us(15);
      CE_LOW;
 180:	89 e7       	ldi	r24, 0x79	; 121
 182:	80 93 ce 00 	sts	0x00CE, r24
    }
  }    
  while(!(UCSR1A & (1 << UDRE1)));
 186:	89 d1       	rcall	.+786    	; 0x49a <clearTX_DS>
 188:	8f e0       	ldi	r24, 0x0F	; 15
 18a:	97 e2       	ldi	r25, 0x27	; 39
  UDR1 = 'y';
 18c:	01 97       	sbiw	r24, 0x01	; 1
 18e:	f1 f7       	brne	.-4      	; 0x18c <transmit_payload+0x88>
 190:	00 c0       	rjmp	.+0      	; 0x192 <transmit_payload+0x8e>
 
  clearTX_DS();
 192:	00 00       	nop
 194:	0f 90       	pop	r0
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 196:	0f 90       	pop	r0
 198:	df 91       	pop	r29
 19a:	cf 91       	pop	r28
 19c:	08 95       	ret

0000019e <receive_payload>:
 19e:	cf 93       	push	r28
 1a0:	df 93       	push	r29
  _delay_ms(5);
}
 1a2:	d8 2f       	mov	r29, r24
 1a4:	c9 2f       	mov	r28, r25
 1a6:	80 91 c8 00 	lds	r24, 0x00C8
 1aa:	85 ff       	sbrs	r24, 5
void receive_payload(uint8_t *data){
  while(!(UCSR1A & (1 << UDRE1)));
 1ac:	fc cf       	rjmp	.-8      	; 0x1a6 <receive_payload+0x8>
  UDR1 = 'd';
 1ae:	84 e6       	ldi	r24, 0x64	; 100
 1b0:	80 93 ce 00 	sts	0x00CE, r24

  CE_HIGH;
 1b4:	89 9a       	sbi	0x11, 1	; 17
 1b6:	8f e0       	ldi	r24, 0x0F	; 15
 1b8:	97 e2       	ldi	r25, 0x27	; 39
 1ba:	01 97       	sbiw	r24, 0x01	; 1
 1bc:	f1 f7       	brne	.-4      	; 0x1ba <receive_payload+0x1c>
 1be:	00 c0       	rjmp	.+0      	; 0x1c0 <receive_payload+0x22>
 1c0:	00 00       	nop
//  SPI_masterInit();
//  initRadioRX();
  _delay_ms(5);
  clearRX_DR();
 1c2:	71 d1       	rcall	.+738    	; 0x4a6 <clearRX_DR>
 1c4:	60 e1       	ldi	r22, 0x10	; 16
  getRadioRXPayload(data, PACKET_SIZE); //read payload
 1c6:	8d 2f       	mov	r24, r29
 1c8:	9c 2f       	mov	r25, r28
 1ca:	0b d1       	rcall	.+534    	; 0x3e2 <getRadioRXPayload>
 1cc:	89 98       	cbi	0x11, 1	; 17
 1ce:	ed 2f       	mov	r30, r29
  CE_LOW;
 1d0:	fc 2f       	mov	r31, r28
 1d2:	80 e0       	ldi	r24, 0x00	; 0
 1d4:	90 e0       	ldi	r25, 0x00	; 0

  for(int i = 0; i < PACKET_SIZE; i++){
 1d6:	20 91 c8 00 	lds	r18, 0x00C8

    while(!(UCSR1A & (1 << UDRE1)));
 1da:	25 ff       	sbrs	r18, 5
 1dc:	fc cf       	rjmp	.-8      	; 0x1d6 <receive_payload+0x38>
 1de:	21 91       	ld	r18, Z+
 1e0:	20 93 ce 00 	sts	0x00CE, r18
    UDR1 = data[i];
 1e4:	01 96       	adiw	r24, 0x01	; 1
 1e6:	80 31       	cpi	r24, 0x10	; 16
  _delay_ms(5);
  clearRX_DR();
  getRadioRXPayload(data, PACKET_SIZE); //read payload
  CE_LOW;

  for(int i = 0; i < PACKET_SIZE; i++){
 1e8:	91 05       	cpc	r25, r1
 1ea:	a9 f7       	brne	.-22     	; 0x1d6 <receive_payload+0x38>
 1ec:	89 9a       	sbi	0x11, 1	; 17
 1ee:	8f e0       	ldi	r24, 0x0F	; 15

    while(!(UCSR1A & (1 << UDRE1)));
    UDR1 = data[i];
  }
  CE_HIGH; 
 1f0:	97 e2       	ldi	r25, 0x27	; 39
 1f2:	01 97       	sbiw	r24, 0x01	; 1
 1f4:	f1 f7       	brne	.-4      	; 0x1f2 <receive_payload+0x54>
 1f6:	00 c0       	rjmp	.+0      	; 0x1f8 <receive_payload+0x5a>
 1f8:	00 00       	nop
 1fa:	df 91       	pop	r29
 1fc:	cf 91       	pop	r28
  _delay_ms(5);
}
 1fe:	08 95       	ret

00000200 <main>:
 200:	cf 93       	push	r28
 202:	df 93       	push	r29
int main(void){
 204:	cd b7       	in	r28, 0x3d	; 61
 206:	de b7       	in	r29, 0x3e	; 62
 208:	61 97       	sbiw	r28, 0x11	; 17
 20a:	0f b6       	in	r0, 0x3f	; 63
 20c:	f8 94       	cli
 20e:	de bf       	out	0x3e, r29	; 62
 210:	0f be       	out	0x3f, r0	; 63
 212:	cd bf       	out	0x3d, r28	; 61

  uint8_t data[PACKET_SIZE] = {0};
 214:	fe 01       	movw	r30, r28
 216:	31 96       	adiw	r30, 0x01	; 1
 218:	80 e1       	ldi	r24, 0x10	; 16
 21a:	df 01       	movw	r26, r30
 21c:	1d 92       	st	X+, r1
 21e:	8a 95       	dec	r24
 220:	e9 f7       	brne	.-6      	; 0x21c <main+0x1c>
  uint8_t *load = (uint8_t *)malloc(PACKET_SIZE*sizeof(uint8_t));
 222:	80 e1       	ldi	r24, 0x10	; 16
 224:	90 e0       	ldi	r25, 0x00	; 0
 226:	45 d1       	rcall	.+650    	; 0x4b2 <malloc>
 228:	8c 01       	movw	r16, r24
 22a:	80 e8       	ldi	r24, 0x80	; 128

  CPU_PRESCALE(0x01);  // run at 8 MHz
 22c:	80 93 61 00 	sts	0x0061, r24
 230:	81 e0       	ldi	r24, 0x01	; 1
 232:	80 93 61 00 	sts	0x0061, r24
 236:	84 9a       	sbi	0x10, 4	; 16
  INIT_CSN;
 238:	81 9a       	sbi	0x10, 1	; 16
  INIT_CE;
 23a:	8c 9a       	sbi	0x11, 4	; 17
  CSN_HIGH;
 23c:	53 df       	rcall	.-346    	; 0xe4 <initUART>
  initUART();
 23e:	38 d0       	rcall	.+112    	; 0x2b0 <SPI_masterInit>
 240:	58 d0       	rcall	.+176    	; 0x2f2 <initRadioRX>
  SPI_masterInit();
 242:	84 b1       	in	r24, 0x04	; 4
 244:	84 b9       	out	0x04, r24	; 4
  initRadioRX();
 246:	81 e0       	ldi	r24, 0x01	; 1
 248:	5a d0       	rcall	.+180    	; 0x2fe <setRadioAddressWidth>

  DDRB |= (0 << PB6);
 24a:	63 e2       	ldi	r22, 0x23	; 35
 24c:	71 ec       	ldi	r23, 0xC1	; 193
  setRadioAddressWidth(THREE_BYTES);
 24e:	8b ea       	ldi	r24, 0xAB	; 171
 250:	90 e0       	ldi	r25, 0x00	; 0
 252:	7e d0       	rcall	.+252    	; 0x350 <setRadioRXAddress>
  setRadioRXAddress(0xABC123); 
 254:	63 e2       	ldi	r22, 0x23	; 35
 256:	71 ec       	ldi	r23, 0xC1	; 193
 258:	8b ea       	ldi	r24, 0xAB	; 171
 25a:	90 e0       	ldi	r25, 0x00	; 0
 25c:	62 d0       	rcall	.+196    	; 0x322 <setRadioTXAddress>
 25e:	60 e1       	ldi	r22, 0x10	; 16
  setRadioTXAddress(0xABC123);  
 260:	81 e1       	ldi	r24, 0x11	; 17
 262:	8d d0       	rcall	.+282    	; 0x37e <setRadioRXPayloadSize>
 264:	82 e0       	ldi	r24, 0x02	; 2
 266:	54 d0       	rcall	.+168    	; 0x310 <setRadioFrequency>
 268:	8f e0       	ldi	r24, 0x0F	; 15
 26a:	97 e2       	ldi	r25, 0x27	; 39
  setRadioRXPayloadSize(DATA_PIPE_0, PACKET_SIZE);
 26c:	01 97       	sbiw	r24, 0x01	; 1
 26e:	f1 f7       	brne	.-4      	; 0x26c <main+0x6c>
 270:	00 c0       	rjmp	.+0      	; 0x272 <main+0x72>
 272:	00 00       	nop
  setRadioFrequency(0b00000010); 
 274:	8e e6       	ldi	r24, 0x6E	; 110
 276:	f8 2e       	mov	r15, r24
 278:	19 8a       	std	Y+17, r1	; 0x11
 27a:	ce 01       	movw	r24, r28
 27c:	41 96       	adiw	r24, 0x11	; 17
 27e:	ce d0       	rcall	.+412    	; 0x41c <getRadioStatus>
 280:	1e 9b       	sbis	0x03, 6	; 3
 282:	03 c0       	rjmp	.+6      	; 0x28a <main+0x8a>
 284:	ce 01       	movw	r24, r28
    _delay_ms(5); 
    if(getRX_DR()){
      receive_payload(load);
    }
    while(!(UCSR1A & (1 << UDRE1)));
    UDR1 = 'n'; 
 286:	01 96       	adiw	r24, 0x01	; 1
 288:	3d df       	rcall	.-390    	; 0x104 <transmit_payload>
  setRadioFrequency(0b00000010); 
  _delay_ms(5);

  while(1){    
  
    uint8_t radioStatus = 0;
 28a:	33 d0       	rcall	.+102    	; 0x2f2 <initRadioRX>
    getRadioStatus(&radioStatus);
 28c:	af e0       	ldi	r26, 0x0F	; 15
 28e:	b7 e2       	ldi	r27, 0x27	; 39
 290:	11 97       	sbiw	r26, 0x01	; 1
 292:	f1 f7       	brne	.-4      	; 0x290 <main+0x90>
    if(PINB & (1 << 6)){
 294:	00 c0       	rjmp	.+0      	; 0x296 <main+0x96>
 296:	00 00       	nop
      transmit_payload(data);
 298:	cb d0       	rcall	.+406    	; 0x430 <getRX_DR>
 29a:	88 23       	and	r24, r24
 29c:	11 f0       	breq	.+4      	; 0x2a2 <main+0xa2>
 29e:	c8 01       	movw	r24, r16
    }
    initRadioRX();
 2a0:	7e df       	rcall	.-260    	; 0x19e <receive_payload>
 2a2:	80 91 c8 00 	lds	r24, 0x00C8
 2a6:	85 ff       	sbrs	r24, 5
 2a8:	fc cf       	rjmp	.-8      	; 0x2a2 <main+0xa2>
 2aa:	f0 92 ce 00 	sts	0x00CE, r15
 2ae:	e4 cf       	rjmp	.-56     	; 0x278 <main+0x78>

000002b0 <SPI_masterInit>:


void SPI_masterInit()
{
	/* Set MOSI, /SS and SCK to output, all others to input */
	DDRB = ((1<<DDB0) | (1<<DDB2) | (1<<DDB1));
 2b0:	87 e0       	ldi	r24, 0x07	; 7
 2b2:	84 b9       	out	0x04, r24	; 4

	/* Enable SPI and Master mode, set clock rate to fck/4 */
	SPCR = (1<<SPE) | (1<<MSTR);
 2b4:	80 e5       	ldi	r24, 0x50	; 80
 2b6:	8c bd       	out	0x2c, r24	; 44
 2b8:	08 95       	ret

000002ba <SPI_masterReceive>:
}


int8_t SPI_masterReceive(void)     
{
	SPDR = 0xFF; 			// Dummy variable
 2ba:	8f ef       	ldi	r24, 0xFF	; 255
 2bc:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1<<SPIF))){}
 2be:	0d b4       	in	r0, 0x2d	; 45
 2c0:	07 fe       	sbrs	r0, 7
 2c2:	fd cf       	rjmp	.-6      	; 0x2be <SPI_masterReceive+0x4>
	return SPDR;
 2c4:	8e b5       	in	r24, 0x2e	; 46
}
 2c6:	08 95       	ret

000002c8 <SPI_masterTransmit>:

int8_t SPI_masterTransmit(int8_t cData)
{	
	SPDR = cData;
 2c8:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1<<SPIF))){}
 2ca:	0d b4       	in	r0, 0x2d	; 45
 2cc:	07 fe       	sbrs	r0, 7
 2ce:	fd cf       	rjmp	.-6      	; 0x2ca <SPI_masterTransmit+0x2>
	return SPDR;
 2d0:	8e b5       	in	r24, 0x2e	; 46
}
 2d2:	08 95       	ret

000002d4 <openPort>:
#include "spi.h"

/*************** PORT OPERATIONS ****************/
void openPort(void){

  CSN_LOW;
 2d4:	8c 98       	cbi	0x11, 4	; 17
 2d6:	08 95       	ret

000002d8 <closePort>:
}

void closePort(void){ 
  CSN_HIGH;        // sets port high
 2d8:	8c 9a       	sbi	0x11, 4	; 17
  while(!(CSN_PIN_R &= (1<<CSN_PIN)));    //while port is low
 2da:	8f b1       	in	r24, 0x0f	; 15
 2dc:	80 71       	andi	r24, 0x10	; 16
 2de:	8f b9       	out	0x0f, r24	; 15
 2e0:	88 23       	and	r24, r24
 2e2:	d9 f3       	breq	.-10     	; 0x2da <closePort+0x2>
}
 2e4:	08 95       	ret

000002e6 <initRadioTX>:

/*************** Radio Functions ******************/
void initRadioTX(void){
  openPort();
 2e6:	f6 df       	rcall	.-20     	; 0x2d4 <openPort>
 2e8:	80 e2       	ldi	r24, 0x20	; 32
  SPI_masterTransmit(0b00100000);
 2ea:	ee df       	rcall	.-36     	; 0x2c8 <SPI_masterTransmit>
 2ec:	8a e0       	ldi	r24, 0x0A	; 10
 2ee:	ec df       	rcall	.-40     	; 0x2c8 <SPI_masterTransmit>
  SPI_masterTransmit(0b00001010);  // sets TX mode on 
 2f0:	f3 cf       	rjmp	.-26     	; 0x2d8 <closePort>

000002f2 <initRadioRX>:
 2f2:	f0 df       	rcall	.-32     	; 0x2d4 <openPort>
 2f4:	80 e2       	ldi	r24, 0x20	; 32
  closePort();
 2f6:	e8 df       	rcall	.-48     	; 0x2c8 <SPI_masterTransmit>
 2f8:	8b e0       	ldi	r24, 0x0B	; 11
}

void initRadioRX(void){
  openPort(); 
  SPI_masterTransmit(0b00100000);
 2fa:	e6 df       	rcall	.-52     	; 0x2c8 <SPI_masterTransmit>
  SPI_masterTransmit(0b00001011);  // sets RX mode on 
 2fc:	ed cf       	rjmp	.-38     	; 0x2d8 <closePort>

000002fe <setRadioAddressWidth>:
 2fe:	cf 93       	push	r28
 300:	c8 2f       	mov	r28, r24
  closePort();
 302:	e8 df       	rcall	.-48     	; 0x2d4 <openPort>
 304:	83 e2       	ldi	r24, 0x23	; 35
}

/*************************************************************/
void setRadioAddressWidth(uint8_t width){
  openPort();
  SPI_masterTransmit(0b00100011);  // setup_aw register
 306:	e0 df       	rcall	.-64     	; 0x2c8 <SPI_masterTransmit>
 308:	8c 2f       	mov	r24, r28
 30a:	de df       	rcall	.-68     	; 0x2c8 <SPI_masterTransmit>
  SPI_masterTransmit(width);  // sets address 
 30c:	cf 91       	pop	r28
 30e:	e4 cf       	rjmp	.-56     	; 0x2d8 <closePort>

00000310 <setRadioFrequency>:
 310:	cf 93       	push	r28
  closePort();
}
 312:	c8 2f       	mov	r28, r24
/*************************************************************/
void setRadioAddressWidth(uint8_t width){
  openPort();
  SPI_masterTransmit(0b00100011);  // setup_aw register
  SPI_masterTransmit(width);  // sets address 
  closePort();
 314:	df df       	rcall	.-66     	; 0x2d4 <openPort>
 316:	85 e2       	ldi	r24, 0x25	; 37
}

void setRadioFrequency(uint8_t frequency){
  openPort();
  SPI_masterTransmit(0b00100101);  // addresses radio frequency register 
 318:	d7 df       	rcall	.-82     	; 0x2c8 <SPI_masterTransmit>
 31a:	8c 2f       	mov	r24, r28
 31c:	d5 df       	rcall	.-86     	; 0x2c8 <SPI_masterTransmit>
  SPI_masterTransmit(frequency);  // sets frequency 
 31e:	cf 91       	pop	r28
 320:	db cf       	rjmp	.-74     	; 0x2d8 <closePort>

00000322 <setRadioTXAddress>:
 322:	cf 93       	push	r28
  closePort(); 
}
 324:	df 93       	push	r29

void setRadioFrequency(uint8_t frequency){
  openPort();
  SPI_masterTransmit(0b00100101);  // addresses radio frequency register 
  SPI_masterTransmit(frequency);  // sets frequency 
  closePort(); 
 326:	00 d0       	rcall	.+0      	; 0x328 <setRadioTXAddress+0x6>
 328:	cd b7       	in	r28, 0x3d	; 61
}

void setRadioTXAddress(uint32_t address){
 32a:	de b7       	in	r29, 0x3e	; 62
  uint8_t addLow = address;
  uint8_t addMid = (address >> 8);
  uint8_t addHigh = (addMid >> 8);

  openPort();
 32c:	69 83       	std	Y+1, r22	; 0x01
 32e:	7a 83       	std	Y+2, r23	; 0x02
 330:	d1 df       	rcall	.-94     	; 0x2d4 <openPort>
 332:	80 e3       	ldi	r24, 0x30	; 48
  SPI_masterTransmit(0x30);  // TX_ADDR register
 334:	c9 df       	rcall	.-110    	; 0x2c8 <SPI_masterTransmit>
 336:	69 81       	ldd	r22, Y+1	; 0x01
 338:	86 2f       	mov	r24, r22
  SPI_masterTransmit(addLow);  // receive address for data pipe 0
 33a:	c6 df       	rcall	.-116    	; 0x2c8 <SPI_masterTransmit>
 33c:	7a 81       	ldd	r23, Y+2	; 0x02
 33e:	87 2f       	mov	r24, r23
 340:	c3 df       	rcall	.-122    	; 0x2c8 <SPI_masterTransmit>
  SPI_masterTransmit(addMid); 
 342:	80 e0       	ldi	r24, 0x00	; 0
 344:	c1 df       	rcall	.-126    	; 0x2c8 <SPI_masterTransmit>
 346:	0f 90       	pop	r0
 348:	0f 90       	pop	r0
  SPI_masterTransmit(addHigh); 
 34a:	df 91       	pop	r29
 34c:	cf 91       	pop	r28
 34e:	c4 cf       	rjmp	.-120    	; 0x2d8 <closePort>

00000350 <setRadioRXAddress>:

  closePort();
}
 350:	cf 93       	push	r28
 352:	df 93       	push	r29
 354:	00 d0       	rcall	.+0      	; 0x356 <setRadioRXAddress+0x6>
 356:	cd b7       	in	r28, 0x3d	; 61
  SPI_masterTransmit(0x30);  // TX_ADDR register
  SPI_masterTransmit(addLow);  // receive address for data pipe 0
  SPI_masterTransmit(addMid); 
  SPI_masterTransmit(addHigh); 

  closePort();
 358:	de b7       	in	r29, 0x3e	; 62
 35a:	69 83       	std	Y+1, r22	; 0x01
void setRadioRXAddress(int32_t address){
  uint8_t addLow = address;
  uint8_t addMid = (address >> 8);
  uint8_t addHigh = (addMid >> 8);

  openPort();
 35c:	7a 83       	std	Y+2, r23	; 0x02
 35e:	ba df       	rcall	.-140    	; 0x2d4 <openPort>
 360:	8a e2       	ldi	r24, 0x2A	; 42
  SPI_masterTransmit(0x2A);  // RX_ADDR_P0 register
 362:	b2 df       	rcall	.-156    	; 0x2c8 <SPI_masterTransmit>
 364:	69 81       	ldd	r22, Y+1	; 0x01
 366:	86 2f       	mov	r24, r22
  SPI_masterTransmit(addLow);  // receive address for data pipe 0
 368:	af df       	rcall	.-162    	; 0x2c8 <SPI_masterTransmit>
 36a:	7a 81       	ldd	r23, Y+2	; 0x02
 36c:	87 2f       	mov	r24, r23
 36e:	ac df       	rcall	.-168    	; 0x2c8 <SPI_masterTransmit>
  SPI_masterTransmit(addMid); 
 370:	80 e0       	ldi	r24, 0x00	; 0
 372:	aa df       	rcall	.-172    	; 0x2c8 <SPI_masterTransmit>
 374:	0f 90       	pop	r0
 376:	0f 90       	pop	r0
  SPI_masterTransmit(addHigh); 
 378:	df 91       	pop	r29
 37a:	cf 91       	pop	r28
 37c:	ad cf       	rjmp	.-166    	; 0x2d8 <closePort>

0000037e <setRadioRXPayloadSize>:

  closePort();
}
 37e:	cf 93       	push	r28
 380:	df 93       	push	r29
 382:	00 d0       	rcall	.+0      	; 0x384 <setRadioRXPayloadSize+0x6>
 384:	cd b7       	in	r28, 0x3d	; 61
  SPI_masterTransmit(0x2A);  // RX_ADDR_P0 register
  SPI_masterTransmit(addLow);  // receive address for data pipe 0
  SPI_masterTransmit(addMid); 
  SPI_masterTransmit(addHigh); 

  closePort();
 386:	de b7       	in	r29, 0x3e	; 62
 388:	6a 83       	std	Y+2, r22	; 0x02
  size is the number of bytes in PL from 1-32
 ************************************************************/


void setRadioRXPayloadSize(uint8_t dataPipe, uint8_t size){
  openPort();
 38a:	89 83       	std	Y+1, r24	; 0x01
 38c:	a3 df       	rcall	.-186    	; 0x2d4 <openPort>
 38e:	89 81       	ldd	r24, Y+1	; 0x01
  SPI_masterTransmit(dataPipe | 0b00100000);  //address data pipe
 390:	80 62       	ori	r24, 0x20	; 32
 392:	9a df       	rcall	.-204    	; 0x2c8 <SPI_masterTransmit>
 394:	6a 81       	ldd	r22, Y+2	; 0x02
 396:	86 2f       	mov	r24, r22
  SPI_masterTransmit(size);  // size of payload for data pipe
 398:	97 df       	rcall	.-210    	; 0x2c8 <SPI_masterTransmit>
 39a:	0f 90       	pop	r0
 39c:	0f 90       	pop	r0
 39e:	df 91       	pop	r29
  closePort();
}
 3a0:	cf 91       	pop	r28
 3a2:	9a cf       	rjmp	.-204    	; 0x2d8 <closePort>

000003a4 <setRadioTXPayload>:
 3a4:	ef 92       	push	r14
 3a6:	ff 92       	push	r15

void setRadioRXPayloadSize(uint8_t dataPipe, uint8_t size){
  openPort();
  SPI_masterTransmit(dataPipe | 0b00100000);  //address data pipe
  SPI_masterTransmit(size);  // size of payload for data pipe
  closePort();
 3a8:	0f 93       	push	r16
 3aa:	1f 93       	push	r17
}

void setRadioTXPayload(uint8_t* frame, int8_t payloadSize){
 3ac:	cf 93       	push	r28
 3ae:	df 93       	push	r29
 3b0:	8c 01       	movw	r16, r24
 3b2:	e6 2e       	mov	r14, r22
  openPort();
 3b4:	8f df       	rcall	.-226    	; 0x2d4 <openPort>
 3b6:	80 ea       	ldi	r24, 0xA0	; 160
  SPI_masterTransmit(0b10100000);  // Initiate writing of payload
 3b8:	87 df       	rcall	.-242    	; 0x2c8 <SPI_masterTransmit>
 3ba:	e8 01       	movw	r28, r16
 3bc:	ff 24       	eor	r15, r15
  for(int i = 0; i < payloadSize; i++)
 3be:	e7 fc       	sbrc	r14, 7
 3c0:	f0 94       	com	r15
 3c2:	ce 01       	movw	r24, r28
 3c4:	80 1b       	sub	r24, r16
 3c6:	91 0b       	sbc	r25, r17
 3c8:	8e 15       	cp	r24, r14
 3ca:	9f 05       	cpc	r25, r15
 3cc:	1c f4       	brge	.+6      	; 0x3d4 <setRadioTXPayload+0x30>
 3ce:	89 91       	ld	r24, Y+
 3d0:	7b df       	rcall	.-266    	; 0x2c8 <SPI_masterTransmit>
  {
    SPI_masterTransmit(frame[i]);
 3d2:	f7 cf       	rjmp	.-18     	; 0x3c2 <setRadioTXPayload+0x1e>
 3d4:	df 91       	pop	r29
 3d6:	cf 91       	pop	r28
 3d8:	1f 91       	pop	r17
  }
  closePort();
}
 3da:	0f 91       	pop	r16
 3dc:	ff 90       	pop	r15
 3de:	ef 90       	pop	r14
 3e0:	7b cf       	rjmp	.-266    	; 0x2d8 <closePort>

000003e2 <getRadioRXPayload>:
 3e2:	ef 92       	push	r14
 3e4:	ff 92       	push	r15
  SPI_masterTransmit(0b10100000);  // Initiate writing of payload
  for(int i = 0; i < payloadSize; i++)
  {
    SPI_masterTransmit(frame[i]);
  }
  closePort();
 3e6:	0f 93       	push	r16
 3e8:	1f 93       	push	r17
}


void getRadioRXPayload(uint8_t* payload, uint8_t payloadSize){
 3ea:	cf 93       	push	r28
 3ec:	df 93       	push	r29
 3ee:	8c 01       	movw	r16, r24
 3f0:	e6 2e       	mov	r14, r22
  uint8_t radioStatus;
  openPort();
 3f2:	70 df       	rcall	.-288    	; 0x2d4 <openPort>
 3f4:	81 e6       	ldi	r24, 0x61	; 97
  radioStatus = SPI_masterTransmit(0b01100001); //read payload 8 bytes
 3f6:	68 df       	rcall	.-304    	; 0x2c8 <SPI_masterTransmit>
 3f8:	e8 01       	movw	r28, r16
 3fa:	f1 2c       	mov	r15, r1
  for(int i = 0; i<payloadSize; i++)
 3fc:	ce 01       	movw	r24, r28
 3fe:	80 1b       	sub	r24, r16
 400:	91 0b       	sbc	r25, r17
 402:	8e 15       	cp	r24, r14
 404:	9f 05       	cpc	r25, r15
 406:	1c f4       	brge	.+6      	; 0x40e <getRadioRXPayload+0x2c>
 408:	58 df       	rcall	.-336    	; 0x2ba <SPI_masterReceive>
 40a:	89 93       	st	Y+, r24
  {
    payload[i] = SPI_masterReceive();
 40c:	f7 cf       	rjmp	.-18     	; 0x3fc <getRadioRXPayload+0x1a>
 40e:	df 91       	pop	r29
 410:	cf 91       	pop	r28
 412:	1f 91       	pop	r17
  }
  closePort();
}
 414:	0f 91       	pop	r16
 416:	ff 90       	pop	r15
 418:	ef 90       	pop	r14
 41a:	5e cf       	rjmp	.-324    	; 0x2d8 <closePort>

0000041c <getRadioStatus>:
 41c:	cf 93       	push	r28
 41e:	df 93       	push	r29
  radioStatus = SPI_masterTransmit(0b01100001); //read payload 8 bytes
  for(int i = 0; i<payloadSize; i++)
  {
    payload[i] = SPI_masterReceive();
  }
  closePort();
 420:	ec 01       	movw	r28, r24
 422:	58 df       	rcall	.-336    	; 0x2d4 <openPort>
}


void getRadioStatus(uint8_t* status){
  openPort();
 424:	87 e0       	ldi	r24, 0x07	; 7
  *status = SPI_masterTransmit(0x07);  // RX_ADDR_P0 register, radioStatus now == status
 426:	50 df       	rcall	.-352    	; 0x2c8 <SPI_masterTransmit>
 428:	88 83       	st	Y, r24
 42a:	df 91       	pop	r29
 42c:	cf 91       	pop	r28
  closePort();
}
 42e:	54 cf       	rjmp	.-344    	; 0x2d8 <closePort>

00000430 <getRX_DR>:
 430:	cf 93       	push	r28


void getRadioStatus(uint8_t* status){
  openPort();
  *status = SPI_masterTransmit(0x07);  // RX_ADDR_P0 register, radioStatus now == status
  closePort();
 432:	df 93       	push	r29
 434:	1f 92       	push	r1
/**************************************************
  Boolean valued functions. return 1 if bit
  is set, else returns 0 
 ***************************************************/

uint8_t getRX_DR(void){
 436:	cd b7       	in	r28, 0x3d	; 61
 438:	de b7       	in	r29, 0x3e	; 62
  uint8_t status;
  getRadioStatus(&status);
 43a:	ce 01       	movw	r24, r28
 43c:	01 96       	adiw	r24, 0x01	; 1
 43e:	ee df       	rcall	.-36     	; 0x41c <getRadioStatus>
 440:	89 81       	ldd	r24, Y+1	; 0x01
  if(status & (1<<6))  // if RX_DR is set
 442:	86 fb       	bst	r24, 6
    return 1;
  else
    return 0;
}
 444:	88 27       	eor	r24, r24
 446:	80 f9       	bld	r24, 0
 448:	0f 90       	pop	r0
 44a:	df 91       	pop	r29
 44c:	cf 91       	pop	r28
 44e:	08 95       	ret

00000450 <getTX_DS>:
 450:	cf 93       	push	r28

uint8_t getTX_DS(void){
 452:	df 93       	push	r29
 454:	1f 92       	push	r1
 456:	cd b7       	in	r28, 0x3d	; 61
 458:	de b7       	in	r29, 0x3e	; 62
  uint8_t status;
  getRadioStatus(&status);
 45a:	ce 01       	movw	r24, r28
 45c:	01 96       	adiw	r24, 0x01	; 1
 45e:	de df       	rcall	.-68     	; 0x41c <getRadioStatus>
 460:	89 81       	ldd	r24, Y+1	; 0x01
  if(status & (1<<5))  
 462:	85 fb       	bst	r24, 5
    return 1;
  else
    return 0;
}
 464:	88 27       	eor	r24, r24
 466:	80 f9       	bld	r24, 0
 468:	0f 90       	pop	r0
 46a:	df 91       	pop	r29
 46c:	cf 91       	pop	r28
 46e:	08 95       	ret

00000470 <getMAX_RT>:
 470:	cf 93       	push	r28

uint8_t getMAX_RT(void){
 472:	df 93       	push	r29
 474:	1f 92       	push	r1
 476:	cd b7       	in	r28, 0x3d	; 61
 478:	de b7       	in	r29, 0x3e	; 62
  uint8_t status;
  getRadioStatus(&status);
 47a:	ce 01       	movw	r24, r28
 47c:	01 96       	adiw	r24, 0x01	; 1
 47e:	ce df       	rcall	.-100    	; 0x41c <getRadioStatus>
 480:	89 81       	ldd	r24, Y+1	; 0x01
  if(status & (1<<4))  
 482:	82 95       	swap	r24
    return 1;
  else
    return 0;
}
 484:	81 70       	andi	r24, 0x01	; 1
 486:	0f 90       	pop	r0
 488:	df 91       	pop	r29
 48a:	cf 91       	pop	r28
 48c:	08 95       	ret

0000048e <clearMAX_RT>:
 48e:	22 df       	rcall	.-444    	; 0x2d4 <openPort>
}

/*********** Clear Status Bits **************/
void clearMAX_RT(void){   
  uint8_t status;
  openPort();
 490:	87 e2       	ldi	r24, 0x27	; 39
  status = SPI_masterTransmit(0x07 | 0b00100000);  
 492:	1a df       	rcall	.-460    	; 0x2c8 <SPI_masterTransmit>
 494:	80 61       	ori	r24, 0x10	; 16
 496:	18 df       	rcall	.-464    	; 0x2c8 <SPI_masterTransmit>
  SPI_masterTransmit(status |= (1<<4));
 498:	1f cf       	rjmp	.-450    	; 0x2d8 <closePort>

0000049a <clearTX_DS>:
 49a:	1c df       	rcall	.-456    	; 0x2d4 <openPort>
 49c:	87 e2       	ldi	r24, 0x27	; 39
  closePort();
 49e:	14 df       	rcall	.-472    	; 0x2c8 <SPI_masterTransmit>
 4a0:	80 62       	ori	r24, 0x20	; 32
}

void clearTX_DS(void){
  uint8_t status;
  openPort();
  status = SPI_masterTransmit(0x07 | 0b00100000);  
 4a2:	12 df       	rcall	.-476    	; 0x2c8 <SPI_masterTransmit>
  SPI_masterTransmit(status |= (1<<5));
 4a4:	19 cf       	rjmp	.-462    	; 0x2d8 <closePort>

000004a6 <clearRX_DR>:
 4a6:	16 df       	rcall	.-468    	; 0x2d4 <openPort>
 4a8:	87 e2       	ldi	r24, 0x27	; 39
  closePort();
 4aa:	0e df       	rcall	.-484    	; 0x2c8 <SPI_masterTransmit>
 4ac:	80 64       	ori	r24, 0x40	; 64
}

void clearRX_DR(void){
  uint8_t status;
  openPort();
  status = SPI_masterTransmit(0x07 | 0b00100000); 
 4ae:	0c df       	rcall	.-488    	; 0x2c8 <SPI_masterTransmit>
  SPI_masterTransmit(status |= (1<<6));  //reset receive bit
 4b0:	13 cf       	rjmp	.-474    	; 0x2d8 <closePort>

000004b2 <malloc>:
 4b2:	cf 93       	push	r28
 4b4:	df 93       	push	r29
  closePort();
 4b6:	82 30       	cpi	r24, 0x02	; 2
 4b8:	91 05       	cpc	r25, r1
 4ba:	10 f4       	brcc	.+4      	; 0x4c0 <malloc+0xe>
 4bc:	82 e0       	ldi	r24, 0x02	; 2
 4be:	90 e0       	ldi	r25, 0x00	; 0
 4c0:	e0 91 08 01 	lds	r30, 0x0108
 4c4:	f0 91 09 01 	lds	r31, 0x0109
 4c8:	20 e0       	ldi	r18, 0x00	; 0
 4ca:	30 e0       	ldi	r19, 0x00	; 0
 4cc:	a0 e0       	ldi	r26, 0x00	; 0
 4ce:	b0 e0       	ldi	r27, 0x00	; 0
 4d0:	30 97       	sbiw	r30, 0x00	; 0
 4d2:	39 f1       	breq	.+78     	; 0x522 <malloc+0x70>
 4d4:	40 81       	ld	r20, Z
 4d6:	51 81       	ldd	r21, Z+1	; 0x01
 4d8:	48 17       	cp	r20, r24
 4da:	59 07       	cpc	r21, r25
 4dc:	b8 f0       	brcs	.+46     	; 0x50c <malloc+0x5a>
 4de:	48 17       	cp	r20, r24
 4e0:	59 07       	cpc	r21, r25
 4e2:	71 f4       	brne	.+28     	; 0x500 <malloc+0x4e>
 4e4:	82 81       	ldd	r24, Z+2	; 0x02
 4e6:	93 81       	ldd	r25, Z+3	; 0x03
 4e8:	10 97       	sbiw	r26, 0x00	; 0
 4ea:	29 f0       	breq	.+10     	; 0x4f6 <malloc+0x44>
 4ec:	13 96       	adiw	r26, 0x03	; 3
 4ee:	9c 93       	st	X, r25
 4f0:	8e 93       	st	-X, r24
 4f2:	12 97       	sbiw	r26, 0x02	; 2
 4f4:	2c c0       	rjmp	.+88     	; 0x54e <malloc+0x9c>
 4f6:	90 93 09 01 	sts	0x0109, r25
 4fa:	80 93 08 01 	sts	0x0108, r24
 4fe:	27 c0       	rjmp	.+78     	; 0x54e <malloc+0x9c>
 500:	21 15       	cp	r18, r1
 502:	31 05       	cpc	r19, r1
 504:	31 f0       	breq	.+12     	; 0x512 <malloc+0x60>
 506:	42 17       	cp	r20, r18
 508:	53 07       	cpc	r21, r19
 50a:	18 f0       	brcs	.+6      	; 0x512 <malloc+0x60>
 50c:	a9 01       	movw	r20, r18
 50e:	db 01       	movw	r26, r22
 510:	01 c0       	rjmp	.+2      	; 0x514 <malloc+0x62>
 512:	ef 01       	movw	r28, r30
 514:	9a 01       	movw	r18, r20
 516:	bd 01       	movw	r22, r26
 518:	df 01       	movw	r26, r30
 51a:	02 80       	ldd	r0, Z+2	; 0x02
 51c:	f3 81       	ldd	r31, Z+3	; 0x03
 51e:	e0 2d       	mov	r30, r0
 520:	d7 cf       	rjmp	.-82     	; 0x4d0 <malloc+0x1e>
 522:	21 15       	cp	r18, r1
 524:	31 05       	cpc	r19, r1
 526:	f9 f0       	breq	.+62     	; 0x566 <malloc+0xb4>
 528:	28 1b       	sub	r18, r24
 52a:	39 0b       	sbc	r19, r25
 52c:	24 30       	cpi	r18, 0x04	; 4
 52e:	31 05       	cpc	r19, r1
 530:	80 f4       	brcc	.+32     	; 0x552 <malloc+0xa0>
 532:	8a 81       	ldd	r24, Y+2	; 0x02
 534:	9b 81       	ldd	r25, Y+3	; 0x03
 536:	61 15       	cp	r22, r1
 538:	71 05       	cpc	r23, r1
 53a:	21 f0       	breq	.+8      	; 0x544 <malloc+0x92>
 53c:	fb 01       	movw	r30, r22
 53e:	93 83       	std	Z+3, r25	; 0x03
 540:	82 83       	std	Z+2, r24	; 0x02
 542:	04 c0       	rjmp	.+8      	; 0x54c <malloc+0x9a>
 544:	90 93 09 01 	sts	0x0109, r25
 548:	80 93 08 01 	sts	0x0108, r24
 54c:	fe 01       	movw	r30, r28
 54e:	32 96       	adiw	r30, 0x02	; 2
 550:	44 c0       	rjmp	.+136    	; 0x5da <malloc+0x128>
 552:	fe 01       	movw	r30, r28
 554:	e2 0f       	add	r30, r18
 556:	f3 1f       	adc	r31, r19
 558:	81 93       	st	Z+, r24
 55a:	91 93       	st	Z+, r25
 55c:	22 50       	subi	r18, 0x02	; 2
 55e:	31 09       	sbc	r19, r1
 560:	39 83       	std	Y+1, r19	; 0x01
 562:	28 83       	st	Y, r18
 564:	3a c0       	rjmp	.+116    	; 0x5da <malloc+0x128>
 566:	20 91 06 01 	lds	r18, 0x0106
 56a:	30 91 07 01 	lds	r19, 0x0107
 56e:	23 2b       	or	r18, r19
 570:	41 f4       	brne	.+16     	; 0x582 <malloc+0xd0>
 572:	20 91 02 01 	lds	r18, 0x0102
 576:	30 91 03 01 	lds	r19, 0x0103
 57a:	30 93 07 01 	sts	0x0107, r19
 57e:	20 93 06 01 	sts	0x0106, r18
 582:	20 91 00 01 	lds	r18, 0x0100
 586:	30 91 01 01 	lds	r19, 0x0101
 58a:	21 15       	cp	r18, r1
 58c:	31 05       	cpc	r19, r1
 58e:	41 f4       	brne	.+16     	; 0x5a0 <malloc+0xee>
 590:	2d b7       	in	r18, 0x3d	; 61
 592:	3e b7       	in	r19, 0x3e	; 62
 594:	40 91 04 01 	lds	r20, 0x0104
 598:	50 91 05 01 	lds	r21, 0x0105
 59c:	24 1b       	sub	r18, r20
 59e:	35 0b       	sbc	r19, r21
 5a0:	e0 91 06 01 	lds	r30, 0x0106
 5a4:	f0 91 07 01 	lds	r31, 0x0107
 5a8:	e2 17       	cp	r30, r18
 5aa:	f3 07       	cpc	r31, r19
 5ac:	a0 f4       	brcc	.+40     	; 0x5d6 <malloc+0x124>
 5ae:	2e 1b       	sub	r18, r30
 5b0:	3f 0b       	sbc	r19, r31
 5b2:	28 17       	cp	r18, r24
 5b4:	39 07       	cpc	r19, r25
 5b6:	78 f0       	brcs	.+30     	; 0x5d6 <malloc+0x124>
 5b8:	ac 01       	movw	r20, r24
 5ba:	4e 5f       	subi	r20, 0xFE	; 254
 5bc:	5f 4f       	sbci	r21, 0xFF	; 255
 5be:	24 17       	cp	r18, r20
 5c0:	35 07       	cpc	r19, r21
 5c2:	48 f0       	brcs	.+18     	; 0x5d6 <malloc+0x124>
 5c4:	4e 0f       	add	r20, r30
 5c6:	5f 1f       	adc	r21, r31
 5c8:	50 93 07 01 	sts	0x0107, r21
 5cc:	40 93 06 01 	sts	0x0106, r20
 5d0:	81 93       	st	Z+, r24
 5d2:	91 93       	st	Z+, r25
 5d4:	02 c0       	rjmp	.+4      	; 0x5da <malloc+0x128>
 5d6:	e0 e0       	ldi	r30, 0x00	; 0
 5d8:	f0 e0       	ldi	r31, 0x00	; 0
 5da:	cf 01       	movw	r24, r30
 5dc:	df 91       	pop	r29
 5de:	cf 91       	pop	r28
 5e0:	08 95       	ret

000005e2 <free>:
 5e2:	cf 93       	push	r28
 5e4:	df 93       	push	r29
 5e6:	00 97       	sbiw	r24, 0x00	; 0
 5e8:	09 f4       	brne	.+2      	; 0x5ec <free+0xa>
 5ea:	87 c0       	rjmp	.+270    	; 0x6fa <free+0x118>
 5ec:	fc 01       	movw	r30, r24
 5ee:	32 97       	sbiw	r30, 0x02	; 2
 5f0:	13 82       	std	Z+3, r1	; 0x03
 5f2:	12 82       	std	Z+2, r1	; 0x02
 5f4:	c0 91 08 01 	lds	r28, 0x0108
 5f8:	d0 91 09 01 	lds	r29, 0x0109
 5fc:	20 97       	sbiw	r28, 0x00	; 0
 5fe:	81 f4       	brne	.+32     	; 0x620 <free+0x3e>
 600:	20 81       	ld	r18, Z
 602:	31 81       	ldd	r19, Z+1	; 0x01
 604:	28 0f       	add	r18, r24
 606:	39 1f       	adc	r19, r25
 608:	80 91 06 01 	lds	r24, 0x0106
 60c:	90 91 07 01 	lds	r25, 0x0107
 610:	82 17       	cp	r24, r18
 612:	93 07       	cpc	r25, r19
 614:	79 f5       	brne	.+94     	; 0x674 <free+0x92>
 616:	f0 93 07 01 	sts	0x0107, r31
 61a:	e0 93 06 01 	sts	0x0106, r30
 61e:	6d c0       	rjmp	.+218    	; 0x6fa <free+0x118>
 620:	de 01       	movw	r26, r28
 622:	20 e0       	ldi	r18, 0x00	; 0
 624:	30 e0       	ldi	r19, 0x00	; 0
 626:	ae 17       	cp	r26, r30
 628:	bf 07       	cpc	r27, r31
 62a:	50 f4       	brcc	.+20     	; 0x640 <free+0x5e>
 62c:	12 96       	adiw	r26, 0x02	; 2
 62e:	4d 91       	ld	r20, X+
 630:	5c 91       	ld	r21, X
 632:	13 97       	sbiw	r26, 0x03	; 3
 634:	9d 01       	movw	r18, r26
 636:	41 15       	cp	r20, r1
 638:	51 05       	cpc	r21, r1
 63a:	09 f1       	breq	.+66     	; 0x67e <free+0x9c>
 63c:	da 01       	movw	r26, r20
 63e:	f3 cf       	rjmp	.-26     	; 0x626 <free+0x44>
 640:	b3 83       	std	Z+3, r27	; 0x03
 642:	a2 83       	std	Z+2, r26	; 0x02
 644:	40 81       	ld	r20, Z
 646:	51 81       	ldd	r21, Z+1	; 0x01
 648:	84 0f       	add	r24, r20
 64a:	95 1f       	adc	r25, r21
 64c:	8a 17       	cp	r24, r26
 64e:	9b 07       	cpc	r25, r27
 650:	71 f4       	brne	.+28     	; 0x66e <free+0x8c>
 652:	8d 91       	ld	r24, X+
 654:	9c 91       	ld	r25, X
 656:	11 97       	sbiw	r26, 0x01	; 1
 658:	84 0f       	add	r24, r20
 65a:	95 1f       	adc	r25, r21
 65c:	02 96       	adiw	r24, 0x02	; 2
 65e:	91 83       	std	Z+1, r25	; 0x01
 660:	80 83       	st	Z, r24
 662:	12 96       	adiw	r26, 0x02	; 2
 664:	8d 91       	ld	r24, X+
 666:	9c 91       	ld	r25, X
 668:	13 97       	sbiw	r26, 0x03	; 3
 66a:	93 83       	std	Z+3, r25	; 0x03
 66c:	82 83       	std	Z+2, r24	; 0x02
 66e:	21 15       	cp	r18, r1
 670:	31 05       	cpc	r19, r1
 672:	29 f4       	brne	.+10     	; 0x67e <free+0x9c>
 674:	f0 93 09 01 	sts	0x0109, r31
 678:	e0 93 08 01 	sts	0x0108, r30
 67c:	3e c0       	rjmp	.+124    	; 0x6fa <free+0x118>
 67e:	d9 01       	movw	r26, r18
 680:	13 96       	adiw	r26, 0x03	; 3
 682:	fc 93       	st	X, r31
 684:	ee 93       	st	-X, r30
 686:	12 97       	sbiw	r26, 0x02	; 2
 688:	4d 91       	ld	r20, X+
 68a:	5d 91       	ld	r21, X+
 68c:	a4 0f       	add	r26, r20
 68e:	b5 1f       	adc	r27, r21
 690:	ea 17       	cp	r30, r26
 692:	fb 07       	cpc	r31, r27
 694:	79 f4       	brne	.+30     	; 0x6b4 <free+0xd2>
 696:	80 81       	ld	r24, Z
 698:	91 81       	ldd	r25, Z+1	; 0x01
 69a:	84 0f       	add	r24, r20
 69c:	95 1f       	adc	r25, r21
 69e:	02 96       	adiw	r24, 0x02	; 2
 6a0:	d9 01       	movw	r26, r18
 6a2:	11 96       	adiw	r26, 0x01	; 1
 6a4:	9c 93       	st	X, r25
 6a6:	8e 93       	st	-X, r24
 6a8:	82 81       	ldd	r24, Z+2	; 0x02
 6aa:	93 81       	ldd	r25, Z+3	; 0x03
 6ac:	13 96       	adiw	r26, 0x03	; 3
 6ae:	9c 93       	st	X, r25
 6b0:	8e 93       	st	-X, r24
 6b2:	12 97       	sbiw	r26, 0x02	; 2
 6b4:	e0 e0       	ldi	r30, 0x00	; 0
 6b6:	f0 e0       	ldi	r31, 0x00	; 0
 6b8:	8a 81       	ldd	r24, Y+2	; 0x02
 6ba:	9b 81       	ldd	r25, Y+3	; 0x03
 6bc:	00 97       	sbiw	r24, 0x00	; 0
 6be:	19 f0       	breq	.+6      	; 0x6c6 <free+0xe4>
 6c0:	fe 01       	movw	r30, r28
 6c2:	ec 01       	movw	r28, r24
 6c4:	f9 cf       	rjmp	.-14     	; 0x6b8 <free+0xd6>
 6c6:	ce 01       	movw	r24, r28
 6c8:	02 96       	adiw	r24, 0x02	; 2
 6ca:	28 81       	ld	r18, Y
 6cc:	39 81       	ldd	r19, Y+1	; 0x01
 6ce:	82 0f       	add	r24, r18
 6d0:	93 1f       	adc	r25, r19
 6d2:	20 91 06 01 	lds	r18, 0x0106
 6d6:	30 91 07 01 	lds	r19, 0x0107
 6da:	28 17       	cp	r18, r24
 6dc:	39 07       	cpc	r19, r25
 6de:	69 f4       	brne	.+26     	; 0x6fa <free+0x118>
 6e0:	30 97       	sbiw	r30, 0x00	; 0
 6e2:	29 f4       	brne	.+10     	; 0x6ee <free+0x10c>
 6e4:	10 92 09 01 	sts	0x0109, r1
 6e8:	10 92 08 01 	sts	0x0108, r1
 6ec:	02 c0       	rjmp	.+4      	; 0x6f2 <free+0x110>
 6ee:	13 82       	std	Z+3, r1	; 0x03
 6f0:	12 82       	std	Z+2, r1	; 0x02
 6f2:	d0 93 07 01 	sts	0x0107, r29
 6f6:	c0 93 06 01 	sts	0x0106, r28
 6fa:	df 91       	pop	r29
 6fc:	cf 91       	pop	r28
 6fe:	08 95       	ret

00000700 <_exit>:
 700:	f8 94       	cli

00000702 <__stop_program>:
 702:	ff cf       	rjmp	.-2      	; 0x702 <__stop_program>
