
---------- Begin Simulation Statistics ----------
final_tick                                39512517325                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 362826                       # Simulator instruction rate (inst/s)
host_mem_usage                               16965260                       # Number of bytes of host memory used
host_op_rate                                   400988                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.76                       # Real time elapsed on the host
host_tick_rate                               65397809                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000028                       # Number of instructions simulated
sim_ops                                       1105232                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000180                       # Number of seconds simulated
sim_ticks                                   180254925                       # Number of ticks simulated
system.cpu.Branches                                 4                       # Number of branches fetched
system.cpu.committedInsts                          28                       # Number of instructions committed
system.cpu.committedOps                            30                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               30                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         30                       # Number of busy cycles
system.cpu.num_cc_register_reads                    6                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   6                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           2                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    26                       # Number of integer alu accesses
system.cpu.num_int_insts                           26                       # number of integer instructions
system.cpu.num_int_register_reads                  31                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 22                       # number of times the integer registers were written
system.cpu.num_load_insts                          11                       # Number of load instructions
system.cpu.num_mem_refs                            15                       # number of memory refs
system.cpu.num_store_insts                          4                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        15     50.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::MemRead                       11     36.67%     86.67% # Class of executed instruction
system.cpu.op_class::MemWrite                       4     13.33%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         30                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           188                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads            202956                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           204399                       # number of cc regfile writes
system.switch_cpus.committedInsts             1000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1105202                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.558033                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.558033                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    5060                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         3331                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           133345                       # Number of branches executed
system.switch_cpus.iew.exec_nop                  4111                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.292183                       # Inst execution rate
system.switch_cpus.iew.exec_refs               579675                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             212250                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           31077                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        382291                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          100                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       233497                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      1360443                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        367425                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         6497                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1279114                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             34                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         14371                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           3447                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         14402                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          181                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         1396                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1935                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           1273334                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1256929                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.670344                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers            853572                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.252428                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1257921                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          1607245                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          977022                       # number of integer regfile writes
system.switch_cpus.ipc                       1.792009                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.792009                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            3      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        661643     51.47%     51.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        40111      3.12%     54.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     54.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     54.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     54.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     54.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     54.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     54.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     54.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     54.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     54.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     54.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     54.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     54.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     54.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     54.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     54.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     54.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     54.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     54.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     54.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     54.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     54.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     54.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     54.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     54.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     54.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     54.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     54.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     54.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     54.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     54.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     54.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     54.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     54.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     54.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     54.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     54.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     54.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     54.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     54.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       370086     28.79%     83.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       213774     16.63%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1285617                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt               14592                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011350                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu              29      0.20%      0.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      0.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      0.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      0.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      0.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      0.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      0.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      0.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      0.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      0.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      0.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      0.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      0.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      0.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      0.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      0.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      0.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      0.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      0.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      0.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      0.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          10493     71.91%     72.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          4070     27.89%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1300206                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      3138863                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1256929                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1607520                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            1356332                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1285617                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       251026                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           70                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined       157295                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples       552973                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.324918                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.817851                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       104078     18.82%     18.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       104821     18.96%     37.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       111179     20.11%     57.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        90068     16.29%     74.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        68665     12.42%     86.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        44519      8.05%     94.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        19927      3.60%     98.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         6311      1.14%     99.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         3405      0.62%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total       552973                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.303837                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       168895                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        48848                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       382291                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       233497                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         2821418                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                   558033                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      33                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_writes              44                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          187                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data           12                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data       373686                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           373698                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data           12                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data       373686                       # number of overall hits
system.cpu.dcache.overall_hits::total          373698                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data          404                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            407                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data          404                       # number of overall misses
system.cpu.dcache.overall_misses::total           407                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data     25842584                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     25842584                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data     25842584                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     25842584                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           15                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       374090                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       374105                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           15                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       374090                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       374105                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.200000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.001080                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001088                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.200000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.001080                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001088                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 63966.792079                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63495.292383                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 63966.792079                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63495.292383                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data          264                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          264                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data          264                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          264                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data          140                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          140                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data          140                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          140                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data      8201939                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      8201939                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data      8201939                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      8201939                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000374                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000374                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000374                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000374                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 58585.278571                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58585.278571                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 58585.278571                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58585.278571                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            9                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       191600                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          191609                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data          348                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           350                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data     23157162                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     23157162                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data           11                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       191948                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       191959                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.181818                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.001813                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001823                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 66543.568966                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66163.320000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data          234                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          234                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data          114                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          114                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data      6933518                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6933518                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000594                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000594                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 60820.333333                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60820.333333                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            3                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       182086                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         182089                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           56                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           57                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      2685422                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2685422                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       182142                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       182146                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.250000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000307                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000313                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 47953.964286                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47112.666667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           30                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           30                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           26                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           26                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      1268421                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1268421                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000143                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000143                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 48785.423077                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48785.423077                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  39512517325                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            75.021943                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle       39332262976                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     2.999969                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    72.021974                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.011719                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.281336                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.293054                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          143                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.558594                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2992983                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2992983                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39512517325                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39512517325                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39512517325                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           24                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       188895                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           188919                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           24                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       188895                       # number of overall hits
system.cpu.icache.overall_hits::total          188919                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            4                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           91                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             95                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            4                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           91                       # number of overall misses
system.cpu.icache.overall_misses::total            95                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5793651                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5793651                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5793651                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5793651                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           28                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       188986                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       189014                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           28                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       188986                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       189014                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.142857                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000482                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000503                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.142857                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000482                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000503                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 63666.494505                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60985.800000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 63666.494505                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60985.800000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           51                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           51                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           51                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           51                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           40                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           40                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      2796211                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2796211                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      2796211                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2796211                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000212                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000212                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000212                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000212                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 69905.275000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69905.275000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 69905.275000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69905.275000                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           24                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       188895                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          188919                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            4                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           91                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            95                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5793651                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5793651                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           28                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       188986                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       189014                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000482                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000503                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 63666.494505                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60985.800000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           51                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           51                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           40                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      2796211                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2796211                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000212                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000212                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 69905.275000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69905.275000                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  39512517325                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            43.702695                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle       39332262976                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     3.999908                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    39.702787                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.007812                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.077545                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.085357                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           44                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.085938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1512156                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1512156                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39512517325                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39512517325                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39512517325                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  39332272400                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF    180244925                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       323                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data           39                       # number of demand (read+write) hits
system.l2.demand_hits::total                       39                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data           39                       # number of overall hits
system.l2.overall_hits::total                      39                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data          101                       # number of demand (read+write) misses
system.l2.demand_misses::total                    148                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 4                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           40                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data          101                       # number of overall misses
system.l2.overall_misses::total                   148                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      2757451                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data      7801742                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         10559193                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      2757451                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data      7801742                       # number of overall miss cycles
system.l2.overall_miss_latency::total        10559193                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data          140                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  187                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data          140                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 187                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.721429                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.791444                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.721429                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.791444                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 68936.275000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 77244.970297                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71345.898649                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 68936.275000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 77244.970297                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71345.898649                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.switch_cpus.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data          101                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               141                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data          101                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              181                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2493192                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data      7134025                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total      9627217                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher      3413398                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2493192                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data      7134025                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     13040615                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.721429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.754011                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.721429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.967914                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 62329.800000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 70633.910891                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68278.134752                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 85334.950000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 62329.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 70633.910891                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72047.596685                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.HardPFReq_mshr_misses::.l2.prefetcher           40                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total             40                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher      3413398                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      3413398                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 85334.950000                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 85334.950000                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data           12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    12                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data           14                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  15                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      1161831                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1161831                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data           26                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                27                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.538462                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.555556                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82987.928571                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77455.400000                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           14                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             14                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      1069012                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1069012                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.538462                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.518519                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data        76358                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        76358                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            4                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           40                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               44                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      2757451                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      2757451                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           40                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             44                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 68936.275000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 62669.340909                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           40                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           40                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2493192                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2493192                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.909091                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 62329.800000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 62329.800000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data           27                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                27                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data           87                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              89                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data      6639911                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      6639911                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data          114                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           116                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.763158                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.767241                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 76320.816092                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74605.741573                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data           87                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           87                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data      6065013                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      6065013                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.763158                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 69712.793103                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69712.793103                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  39512517325                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                      40                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                  40                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                     0                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  39512517325                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   120.538711                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               39332262976                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         3.999908                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         2.999969                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.330213                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    39.704324                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    53.504296                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.002482                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.004847                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.006531                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.014714                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            40                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024           148                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           96                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.004883                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.018066                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      3180                       # Number of tag accesses
system.l2.tags.data_accesses                     3180                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  39512517325                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.l2.prefetcher::samples        80.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        80.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples       202.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000548584                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 581                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         181                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       362                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       3.69                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   362                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   23168                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    128.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     174626074                       # Total gap between requests
system.mem_ctrls.avgGap                     964784.94                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher         5120                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         5120                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data        12928                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 28404216.972157627344                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 28404216.972157627344                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 71720647.854698017240                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher           80                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           80                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data          202                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher      3950356                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      1804472                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data      6152416                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     49379.45                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     22555.90                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     30457.50                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher         5120                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data        12928                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         24064                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher           40                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           40                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data          101                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total            188                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2840422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      2130316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     28404217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst     28404217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data     71720648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        133499820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2840422                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst     28404217                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     31244639                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2840422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      2130316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     28404217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst     28404217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data     71720648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       133499820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                  362                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          162                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4            6                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5            6                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15           50                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                 5810440                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               1358224                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           11907244                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16050.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32892.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 316                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            87.29                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples           46                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   503.652174                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   408.594926                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   288.626265                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255            9     19.57%     19.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383            7     15.22%     34.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511            4      8.70%     43.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639            5     10.87%     54.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           11     23.91%     78.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            4      8.70%     86.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            1      2.17%     89.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151            5     10.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total           46                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 23168                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              128.529082                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.75                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               87.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  39512517325                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    347675.328000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    171608.976000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   2025269.568000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 14825997.984000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 80305571.808000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 12473752.872000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  110149876.536000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   611.078319                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     27566233                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      5980000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    146698692                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    136963.008000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    67603.536000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   370637.568000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 14825997.984000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 25367422.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 58535556.072000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  99304180.248000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   550.909664                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    131759866                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      5980000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     42505059                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  39512517325                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                173                       # Transaction distribution
system.membus.trans_dist::ReadExReq                15                       # Transaction distribution
system.membus.trans_dist::ReadExResp               15                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           173                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port          376                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                    376                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port        24064                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   24064                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               188                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     188    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 188                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  39512517325                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              249733                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1678609                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          150482                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted        71575                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect         3370                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       113694                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          113399                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.740532                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed           32193                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts       251095                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts         3308                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples       518862                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     2.137877                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.654685                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0       152033     29.30%     29.30% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       192510     37.10%     66.40% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2        35272      6.80%     73.20% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3        21843      4.21%     77.41% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4        23621      4.55%     81.96% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5         9708      1.87%     83.83% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6         4701      0.91%     84.74% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7        23942      4.61%     89.36% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8        55232     10.64%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total       518862                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      1004061                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted        1109263                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs              493954                       # Number of memory references committed
system.switch_cpus.commit.loads                311812                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches             116106                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer             1043239                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls         27074                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu       577790     52.09%     52.09% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        37519      3.38%     55.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     55.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     55.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     55.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     55.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     55.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     55.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     55.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     55.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     55.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     55.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     55.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     55.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     55.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     55.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     55.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     55.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     55.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     55.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     55.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     55.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     55.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     55.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     55.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     55.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     55.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     55.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     55.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     55.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     55.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     55.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     55.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     55.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     55.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     55.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     55.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     55.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     55.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     55.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     55.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     55.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     55.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     55.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     55.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     55.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead       311812     28.11%     83.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       182142     16.42%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total      1109263                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples        55232                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles           129292                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles        182799                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            195243                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles         42189                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles           3447                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       110134                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            65                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts        1394947                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts           237                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39512517325                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39512517325                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles       192267                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts                1279537                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches              150482                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       145592                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles                357171                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles            7024                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles           21                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.cacheLines            188986                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes          1169                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples       552973                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.585544                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.069977                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0           264823     47.89%     47.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1            26476      4.79%     52.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2            36320      6.57%     59.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3            30825      5.57%     64.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4            54771      9.90%     74.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5            11378      2.06%     76.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6            27511      4.98%     81.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7             9847      1.78%     83.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8            91022     16.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total       552973                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.269665                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.292941                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39512517325                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  39512517325                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              155274                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads           70447                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses           40                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          181                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores          51339                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads        20397                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache              0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    180254925                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles           3447                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           144026                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles           52744                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles           12                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles            222430                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        130309                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts        1377151                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents             5                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          29061                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          90177                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents           6383                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands      1282352                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups             1969942                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups          1746391                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps       1044474                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps           237782                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               3                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            178902                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                  1823988                       # The number of ROB reads
system.switch_cpus.rob.writes                 2754984                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          1000000                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps            1105202                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp               160                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq               70                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               27                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              27                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            44                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          116                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           88                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port          286                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                   374                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5632                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        18304                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                  23936                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                              70                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              257                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    257    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                257                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  39512517325                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy              58140                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             64600                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            226100                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                41032016884                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 427561                       # Simulator instruction rate (inst/s)
host_mem_usage                               16965260                       # Number of bytes of host memory used
host_op_rate                                   472533                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    25.73                       # Real time elapsed on the host
host_tick_rate                               59061340                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000029                       # Number of instructions simulated
sim_ops                                      12157066                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001519                       # Number of seconds simulated
sim_ticks                                  1519499559                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           281                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           1999449                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          2002422                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              11051834                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.470433                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.470433                       # CPI: Total CPI of All Threads
system.switch_cpus.iew.branchMispredicts        25310                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1297448                       # Number of branches executed
system.switch_cpus.iew.exec_nop                 40868                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.640506                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5652354                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2075082                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          223869                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3632616                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          588                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2211763                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     12887651                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3577272                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        54865                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      12421818                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            303                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents          4837                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          26302                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          5132                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents         1472                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         6803                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        18507                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          12320484                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              12254621                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.675357                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           8320726                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.604965                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               12262585                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         15656625                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         9508786                       # number of integer regfile writes
system.switch_cpus.ipc                       2.125700                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.125700                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       6386972     51.19%     51.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       396735      3.18%     54.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     54.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     54.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     54.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     54.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     54.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     54.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     54.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     54.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     54.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     54.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     54.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     54.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     54.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     54.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     54.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     54.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     54.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     54.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     54.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     54.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     54.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     54.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     54.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     54.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     54.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     54.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     54.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     54.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     54.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     54.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     54.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     54.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     54.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     54.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     54.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     54.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     54.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     54.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     54.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3598465     28.84%     83.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      2094507     16.79%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       12476679                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              274543                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.022004                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             117      0.04%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         183036     66.67%     66.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         91390     33.29%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       12751222                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     29935332                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     12254621                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     14643221                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           12846783                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          12476679                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      1795004                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         3094                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined       948177                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      4704333                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.652167                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.850369                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       623706     13.26%     13.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       823259     17.50%     30.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       935036     19.88%     50.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       832860     17.70%     68.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       666269     14.16%     82.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       470934     10.01%     92.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       228090      4.85%     97.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        96950      2.06%     99.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        27229      0.58%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      4704333                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.652167                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads      1554918                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       358814                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3632616                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2211763                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        27223646                       # number of misc regfile reads
system.switch_cpus.numCycles                  4704333                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          169                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          451                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data      3625458                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3625458                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3625458                       # number of overall hits
system.cpu.dcache.overall_hits::total         3625458                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data          618                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            618                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data          618                       # number of overall misses
system.cpu.dcache.overall_misses::total           618                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data     32472805                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     32472805                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data     32472805                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     32472805                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      3626076                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3626076                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3626076                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3626076                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.000170                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000170                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.000170                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000170                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 52544.991909                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52544.991909                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 52544.991909                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52544.991909                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          166                       # number of writebacks
system.cpu.dcache.writebacks::total               166                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data          336                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          336                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data          336                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          336                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data          282                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          282                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data          282                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          282                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data     14489780                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     14489780                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data     14489780                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     14489780                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000078                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000078                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000078                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000078                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 51382.198582                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51382.198582                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 51382.198582                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51382.198582                       # average overall mshr miss latency
system.cpu.dcache.replacements                    169                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1804463                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1804463                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data          134                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           134                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data      8391863                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      8391863                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      1804597                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1804597                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000074                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000074                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 62625.843284                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62625.843284                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data           94                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           94                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data           40                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data      2714492                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      2714492                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 67862.300000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67862.300000                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1820995                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1820995                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          484                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          484                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     24080942                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     24080942                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1821479                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1821479                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000266                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000266                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 49754.012397                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49754.012397                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          242                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          242                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          242                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          242                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     11775288                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11775288                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000133                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000133                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 48658.214876                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48658.214876                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1519499559                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           241.785305                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3999581                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               425                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           9410.778824                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data            3                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   238.785305                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.011719                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.932755                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.944474                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          152                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          29008890                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         29008890                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1519499559                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1519499559                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1519499559                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      1751197                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1751197                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1751197                       # number of overall hits
system.cpu.icache.overall_hits::total         1751197                       # number of overall hits
system.cpu.icache.demand_accesses::.switch_cpus.inst      1751197                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1751197                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1751197                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1751197                       # number of overall (read+write) accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1751197                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1751197                       # number of ReadReq hits
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1751197                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1751197                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1519499559                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                   44                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1940160                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                44                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          44094.545455                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst            4                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst           40                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.007812                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.078125                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.085938                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.085938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          14009576                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         14009576                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1519499559                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1519499559                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1519499559                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   1519499559                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       323                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data          123                       # number of demand (read+write) hits
system.l2.demand_hits::total                      123                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data          123                       # number of overall hits
system.l2.overall_hits::total                     123                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data          159                       # number of demand (read+write) misses
system.l2.demand_misses::total                    159                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data          159                       # number of overall misses
system.l2.overall_misses::total                   159                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data     13382213                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         13382213                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data     13382213                       # number of overall miss cycles
system.l2.overall_miss_latency::total        13382213                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data          282                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  282                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data          282                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 282                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.563830                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.563830                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.563830                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.563830                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 84164.861635                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84164.861635                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84164.861635                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84164.861635                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.switch_cpus.data          159                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               159                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          122                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data          159                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              281                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data     12329490                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     12329490                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     10014205                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data     12329490                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     22343695                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.563830                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.563830                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.563830                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.996454                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 77543.962264                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77543.962264                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 82083.647541                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 77543.962264                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79514.928826                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          166                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              166                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          166                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          166                       # number of WritebackDirty accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          122                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            122                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     10014205                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     10014205                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 82083.647541                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 82083.647541                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data          120                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   120                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          122                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 122                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     10726830                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      10726830                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          242                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               242                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.504132                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.504132                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 87924.836066                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87924.836066                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          122                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            122                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      9919033                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      9919033                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.504132                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.504132                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 81303.549180                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81303.549180                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data            3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data           37                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              37                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data      2655383                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      2655383                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data           40                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            40                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.925000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.925000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 71767.108108                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 71767.108108                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data           37                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           37                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data      2410457                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      2410457                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.925000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.925000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 65147.486486                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65147.486486                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1519499559                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                     122                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 122                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                     2                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   1519499559                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   346.435326                       # Cycle average of tags in use
system.l2.tags.total_refs                         800                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       469                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.705757                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst                4                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data                3                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   102.532543                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst           40                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   196.902784                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.012516                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.004883                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.024036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.042289                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           162                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024           307                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           72                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          224                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.019775                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.037476                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      7497                       # Number of tag accesses
system.l2.tags.data_accesses                     7497                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1519499559                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.l2.prefetcher::samples       244.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples       318.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000489378                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1186                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         281                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       562                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       6.84                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   562                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   35968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     23.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    1521725998                       # Total gap between requests
system.mem_ctrls.avgGap                    5415395.01                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher        15616                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data        20352                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 10277067.806638304144                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 13393883.452913854271                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher          244                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data          318                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher     11283588                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data     11727322                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     46244.21                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     36878.37                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.l2.prefetcher        15616                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data        20352                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         35968                       # Number of bytes read from this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher          122                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data          159                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total            281                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.l2.prefetcher     10277068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data     13393883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         23670951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     10277068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data     13393883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        23670951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                  562                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          178                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          148                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           40                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15           68                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                13545706                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               2108624                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           23010910                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                24102.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           40944.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 444                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            79.00                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          118                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   304.813559                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   228.325334                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   240.148990                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-191           69     58.47%     58.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-319           12     10.17%     68.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-575            3      2.54%     71.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-703           28     23.73%     94.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-831            6      5.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          118                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 35968                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               23.670951                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.14                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               79.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1519499559                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    1074632.832000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    530427.744000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   3269552.832000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 125698678.560000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 262655833.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 453788307.672000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  847017433.080000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   557.431839                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1018378714                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     50700000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    450420845                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    168569.856000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    83204.352000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   450059.904000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 125698678.560000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 62521632.096000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 622082976.983998                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  811005121.752001                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   533.731726                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1398464831                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     50700000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     70334728                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1519499559                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                159                       # Transaction distribution
system.membus.trans_dist::ReadExReq               122                       # Transaction distribution
system.membus.trans_dist::ReadExResp              122                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           159                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port          562                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                    562                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port        35968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   35968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               281                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     281    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 281                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1519499559                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              369411                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2582485                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1408285                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       682773                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        25045                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      1059609                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         1059428                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.982918                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          306139                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      1794996                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts        25044                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      4456593                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     2.488997                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.816658                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      1023224     22.96%     22.96% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      1715991     38.50%     61.46% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       294594      6.61%     68.07% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       216208      4.85%     72.93% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       252190      5.66%     78.58% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5        78974      1.77%     80.36% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6        56992      1.28%     81.64% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7       154300      3.46%     85.10% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8       664120     14.90%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      4456593                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10040612                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       11092445                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             4940062                       # Number of memory references committed
system.switch_cpus.commit.loads               3118583                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1161136                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            10432091                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls        270696                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      5777398     52.08%     52.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult       374985      3.38%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     55.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      3118583     28.11%     83.58% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      1821479     16.42%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     11092445                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       664120                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          1258717                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       1131490                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           1982045                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        305779                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          26302                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      1040755                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred             1                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       13142961                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts             3                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1519499559                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1519499559                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      1767083                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               12034656                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             1408285                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1365567                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               2910947                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           52606                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.cacheLines           1751197                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes         10274                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      4704333                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.848340                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.115739                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          2020974     42.96%     42.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           230898      4.91%     47.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           352085      7.48%     55.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           281269      5.98%     61.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           507976     10.80%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           108669      2.31%     74.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           238450      5.07%     79.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7            97378      2.07%     81.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8           866634     18.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      4704333                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.299359                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.558207                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1519499559                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1519499559                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads             1623462                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          514046                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses          843                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation         1472                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         390299                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads       151170                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache              0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   1519499559                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          26302                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          1367055                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles          262551                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles          164                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           2177075                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        871186                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       13019734                       # Number of instructions processed by rename
system.switch_cpus.rename.IQFullEvents         212609                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents         547642                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents          74429                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands     12137715                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            18634751                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         16504388                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps      10444568                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          1693184                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing              30                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           1268202                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 16679810                       # The number of ROB reads
system.switch_cpus.rob.writes                26023129                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000001                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           11051834                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp                40                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          166                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               3                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              213                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              242                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             242                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           40                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port          733                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                   733                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        57344                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                  57344                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                             213                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              495                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    495    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                495                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1519499559                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy             360145                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            455430                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
