
[Traffic Light System with Soft Connections]
File=modules/leap/examples/traffic-light/traffic-light-system.awb
Packagehint=leap

[Global]
SaveParameters=0
DefaultBenchmark=
Version=2.2
Type=Asim
RootName=HW-only Bare Pipeline Build
RootProvides=model
File=temp
Class=Asim::Model
DefaultRunOpts=
Name=My project
Description=

[FPGA Build Pipeline]
File=modules/leap/build-support/build-pipelines/pipelines/fpga/fpga-build-pipeline.awb
Packagehint=leap

[Differential Crystal Clocks Device]
File=modules/bluespec/common/fpgaenv/physical-platform/physical-devices/clocks/differential/differential-clocks-device.awb
Packagehint=leap-platforms

[Model]
DefaultAttributes=
model=HW-only Bare Pipeline Build

[Bare FPGA Environment]
File=modules/leap/virtual-platform/fpga-environment-bare.awb
Packagehint=leap

[Bare FPGA Components]
File=modules/bluespec/common/fpgaenv/fpga-components/bare-fpga-components.awb
Packagehint=leap-platforms

[HW-only Bare Pipeline Build/Requires]
hardware_system=Traffic Light System with Soft Connections
fpgaenv_bare=Bare FPGA Environment

[Common Physical Platform Utilities]
File=modules/bluespec/common/fpgaenv/physical-platform/utils/utils.awb
Packagehint=leap-platforms

[Traffic Light System with Soft Connections/Requires]
traffic_light_function=Traffic light function w. synthesis boundary

[NULL Soft Connections]
File=modules/leap/libraries/soft-services/services/soft-connections/null-soft-connections.awb
Packagehint=leap

[General LED Device]
File=modules/bluespec/common/fpgaenv/physical-platform/physical-devices/leds/general-led-device.awb
Packagehint=leap-platforms

[ArriaII GX JTAG/Requires]
clocks_device=Differential Crystal Clocks Device
altera_jtag_physical_mapping=Airblue 1.0 Cyclone III JTAG Mapping
physical_platform_utils=Common Physical Platform Utilities
led_device=General LED Device
jtag_device=Altera JTAG

[Altera JTAG]
File=modules/bluespec/common/fpgaenv/physical-platform/physical-devices/jtag/altera/avalon_jtag.awb
Packagehint=leap-platforms

[HW-only Bare Pipeline Build]
File=modules/leap/build-support/project/project-pipeline-bare-hw.awb
Packagehint=leap

[ArriaII GX JTAG]
File=modules/bluespec/common/fpgaenv/physical-platform/altera_jtag/jtag/altera-jtag.awb
Packagehint=leap-platforms

[Traffic light function w. synthesis boundary]
File=modules/leap/examples/traffic-light/traffic-light-function/traffic-light-function-smart-synth-boundary.awb
Packagehint=leap

[Bare FPGA Environment/Requires]
physical_platform=ArriaII GX JTAG
build_pipeline=FPGA Build Pipeline
fpga_components=Bare FPGA Components
soft_connections=NULL Soft Connections

[Airblue 1.0 Cyclone III JTAG Mapping]
File=modules/bluespec/common/fpgaenv/physical-platform/airblue_cycloneiii/airblue_cycloneiii-jtag.awb
Packagehint=leap-platforms

[HW-only Bare Pipeline Build/Params]
SMART_SYNTH_BOUNDARY=2

[Synthesis Boundary Wrapper generation tool]
File=modules/leap/build-support/build-pipelines/stages/wrapper_gen/synthesis_boundary_wrapper_gen.awb
Packagehint=leap

[FPGA Build Pipeline/Requires]
wrapper_gen_tool=Synthesis Boundary Wrapper generation tool
