===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 36.0428 seconds

  ----User Time----  ----Wall Time----  ----Name----
    9.5046 ( 19.2%)    9.5046 ( 26.4%)  FIR Parser
   25.9823 ( 52.4%)   15.7076 ( 43.6%)  'firrtl.circuit' Pipeline
    3.1319 (  6.3%)    1.7576 (  4.9%)    'firrtl.module' Pipeline
    2.7605 (  5.6%)    1.5574 (  4.3%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.3713 (  0.7%)    0.2002 (  0.6%)      LowerCHIRRTL
    0.2692 (  0.5%)    0.2692 (  0.7%)    InferWidths
    1.5258 (  3.1%)    1.5258 (  4.2%)    InferResets
    0.0726 (  0.1%)    0.0726 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0874 (  0.2%)    0.0874 (  0.2%)    PrefixModules
    1.7266 (  3.5%)    1.7266 (  4.8%)    LowerFIRRTLTypes
   11.2577 ( 22.7%)    6.2851 ( 17.4%)    'firrtl.module' Pipeline
    3.9210 (  7.9%)    2.1561 (  6.0%)      ExpandWhens
    7.3367 ( 14.8%)    4.1289 ( 11.5%)      Canonicalizer
    0.3189 (  0.6%)    0.3189 (  0.9%)    Inliner
    1.0892 (  2.2%)    1.0892 (  3.0%)    IMConstProp
    0.0402 (  0.1%)    0.0402 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    3.9160 (  7.9%)    2.2321 (  6.2%)    'firrtl.module' Pipeline
    3.9160 (  7.9%)    2.2321 (  6.2%)      Canonicalizer
    0.2935 (  0.6%)    0.2935 (  0.8%)    CreateSiFiveMetadata
    0.1121 (  0.2%)    0.1121 (  0.3%)    EmitOMIR
    2.2332 (  4.5%)    2.2332 (  6.2%)  LowerFIRRTLToHW
    1.3621 (  2.7%)    1.3621 (  3.8%)  HWMemSimImpl
    6.9697 ( 14.1%)    3.7061 ( 10.3%)  'hw.module' Pipeline
    0.1889 (  0.4%)    0.0984 (  0.3%)    HWCleanup
    2.1691 (  4.4%)    1.1924 (  3.3%)    CSE
    0.0081 (  0.0%)    0.0042 (  0.0%)      (A) DominanceInfo
    2.7290 (  5.5%)    1.3921 (  3.9%)    Canonicalizer
    0.0160 (  0.0%)    0.0081 (  0.0%)    HWLegalizeModules
    1.7872 (  3.6%)    0.9825 (  2.7%)    PrettifyVerilog
    3.5132 (  7.1%)    3.5132 (  9.7%)  ExportVerilog
    0.0024 (  0.0%)    0.0024 (  0.0%)  Rest
   49.5811 (100.0%)   36.0428 (100.0%)  Total

{
  totalTime: 36.089,
  maxMemory: 922800128
}
