{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541992101434 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541992101501 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 11 20:08:21 2018 " "Processing started: Sun Nov 11 20:08:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541992101501 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992101501 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADC_Pot -c ADC_Pot " "Command: quartus_map --read_settings_files=on --write_settings_files=off ADC_Pot -c ADC_Pot" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992101502 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541992103114 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1541992103114 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "ADC_Driver.qsys " "Elaborating Platform Designer system entity \"ADC_Driver.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541992133181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.11.20:09:11 Progress: Loading ADC_Pot/ADC_Driver.qsys " "2018.11.11.20:09:11 Progress: Loading ADC_Pot/ADC_Driver.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992151958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.11.20:09:13 Progress: Reading input file " "2018.11.11.20:09:13 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992153902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.11.20:09:14 Progress: Adding adc_mega_0 \[altera_up_avalon_adc_mega 18.0\] " "2018.11.11.20:09:14 Progress: Adding adc_mega_0 \[altera_up_avalon_adc_mega 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992154101 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.11.20:09:18 Progress: Parameterizing module adc_mega_0 " "2018.11.11.20:09:18 Progress: Parameterizing module adc_mega_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992158518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.11.20:09:18 Progress: Building connections " "2018.11.11.20:09:18 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992158537 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.11.20:09:18 Progress: Parameterizing connections " "2018.11.11.20:09:18 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992158537 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.11.20:09:18 Progress: Validating " "2018.11.11.20:09:18 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992158820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.11.20:09:19 Progress: Done reading input file " "2018.11.11.20:09:19 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992159105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ADC_Driver: Generating ADC_Driver \"ADC_Driver\" for QUARTUS_SYNTH " "ADC_Driver: Generating ADC_Driver \"ADC_Driver\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992160379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_mega_0: Starting Generation of ADC Controller for DE-series Board " "Adc_mega_0: Starting Generation of ADC Controller for DE-series Board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992160908 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file from generate callback added file altera_modular_adc_control.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix " "Adc_mega_0: add_file from generate callback added file altera_modular_adc_control.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992161068 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file on static file C:/intelfpga_lite/18.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control.v from generate callback is unsafe; add static files from main program " "Adc_mega_0: add_file on static file C:/intelfpga_lite/18.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control.v from generate callback is unsafe; add static files from main program" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992161068 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file from generate callback added file altera_modular_adc_control_avrg_fifo.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix " "Adc_mega_0: add_file from generate callback added file altera_modular_adc_control_avrg_fifo.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992161068 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file on static file C:/intelfpga_lite/18.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control_avrg_fifo.v from generate callback is unsafe; add static files from main program " "Adc_mega_0: add_file on static file C:/intelfpga_lite/18.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control_avrg_fifo.v from generate callback is unsafe; add static files from main program" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992161068 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file from generate callback added file altera_modular_adc_control_fsm.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix " "Adc_mega_0: add_file from generate callback added file altera_modular_adc_control_fsm.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992161103 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file on static file C:/intelfpga_lite/18.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control_fsm.v from generate callback is unsafe; add static files from main program " "Adc_mega_0: add_file on static file C:/intelfpga_lite/18.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control_fsm.v from generate callback is unsafe; add static files from main program" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992161103 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file from generate callback added file altera_modular_adc_sample_store.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix " "Adc_mega_0: add_file from generate callback added file altera_modular_adc_sample_store.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992161103 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file on static file C:/intelfpga_lite/18.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sample_store.v from generate callback is unsafe; add static files from main program " "Adc_mega_0: add_file on static file C:/intelfpga_lite/18.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sample_store.v from generate callback is unsafe; add static files from main program" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992161103 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file from generate callback added file altera_modular_adc_sample_store_ram.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix " "Adc_mega_0: add_file from generate callback added file altera_modular_adc_sample_store_ram.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992161120 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file on static file C:/intelfpga_lite/18.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sample_store_ram.v from generate callback is unsafe; add static files from main program " "Adc_mega_0: add_file on static file C:/intelfpga_lite/18.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sample_store_ram.v from generate callback is unsafe; add static files from main program" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992161120 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file from generate callback added file altera_modular_adc_sequencer.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix " "Adc_mega_0: add_file from generate callback added file altera_modular_adc_sequencer.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992161120 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file on static file C:/intelfpga_lite/18.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer.v from generate callback is unsafe; add static files from main program " "Adc_mega_0: add_file on static file C:/intelfpga_lite/18.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer.v from generate callback is unsafe; add static files from main program" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992161120 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file from generate callback added file altera_modular_adc_sequencer_csr.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix " "Adc_mega_0: add_file from generate callback added file altera_modular_adc_sequencer_csr.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992161120 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file on static file C:/intelfpga_lite/18.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer_csr.v from generate callback is unsafe; add static files from main program " "Adc_mega_0: add_file on static file C:/intelfpga_lite/18.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer_csr.v from generate callback is unsafe; add static files from main program" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992161429 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file from generate callback added file altera_modular_adc_sequencer_ctrl.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix " "Adc_mega_0: add_file from generate callback added file altera_modular_adc_sequencer_ctrl.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992161429 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file on static file C:/intelfpga_lite/18.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer_ctrl.v from generate callback is unsafe; add static files from main program " "Adc_mega_0: add_file on static file C:/intelfpga_lite/18.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer_ctrl.v from generate callback is unsafe; add static files from main program" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992161429 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file from generate callback added file chsel_code_converter_sw_to_hw.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix " "Adc_mega_0: add_file from generate callback added file chsel_code_converter_sw_to_hw.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992161429 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file on static file C:/intelfpga_lite/18.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/chsel_code_converter_sw_to_hw.v from generate callback is unsafe; add static files from main program " "Adc_mega_0: add_file on static file C:/intelfpga_lite/18.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/chsel_code_converter_sw_to_hw.v from generate callback is unsafe; add static files from main program" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992161429 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file from generate callback added file DE10_Lite_ADC_Core_modular_adc_0.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix " "Adc_mega_0: add_file from generate callback added file DE10_Lite_ADC_Core_modular_adc_0.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992161429 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file on static file C:/intelfpga_lite/18.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/DE10_Lite_ADC_Core_modular_adc_0.v from generate callback is unsafe; add static files from main program " "Adc_mega_0: add_file on static file C:/intelfpga_lite/18.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/DE10_Lite_ADC_Core_modular_adc_0.v from generate callback is unsafe; add static files from main program" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992161429 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file from generate callback added file fiftyfivenm_adcblock_primitive_wrapper.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix " "Adc_mega_0: add_file from generate callback added file fiftyfivenm_adcblock_primitive_wrapper.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992161429 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file on static file C:/intelfpga_lite/18.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/fiftyfivenm_adcblock_primitive_wrapper.v from generate callback is unsafe; add static files from main program " "Adc_mega_0: add_file on static file C:/intelfpga_lite/18.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/fiftyfivenm_adcblock_primitive_wrapper.v from generate callback is unsafe; add static files from main program" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992161429 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file from generate callback added file fiftyfivenm_adcblock_top_wrapper.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix " "Adc_mega_0: add_file from generate callback added file fiftyfivenm_adcblock_top_wrapper.v with wrong prefix; use \[get_generation_property output_name\] to get correct prefix" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992161429 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_mega_0: add_file on static file C:/intelfpga_lite/18.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/fiftyfivenm_adcblock_top_wrapper.v from generate callback is unsafe; add static files from main program " "Adc_mega_0: add_file on static file C:/intelfpga_lite/18.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/fiftyfivenm_adcblock_top_wrapper.v from generate callback is unsafe; add static files from main program" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992161429 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_mega_0: C:/intelfpga_lite/18.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/intelfpga_lite/18.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control.v C:/intelfpga_lite/18.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control_avrg_fifo.v C:/intelfpga_lite/18.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control_fsm.v C:/intelfpga_lite/18.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sample_store.v C:/intelfpga_lite/18.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sample_store_ram.v C:/intelfpga_lite/18.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer.v C:/intelfpga_lite/18.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer_csr.v C:/intelfpga_lite/18.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer_ctrl.v C:/intelfpga_lite/18.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/chsel_code_converter_sw_to_hw.v C:/intelfpga_lite/18.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/DE10_Lite_ADC_Core_modular_adc_0.v C:/intelfpga_lite/18.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/fiftyfivenm_adcblock_primitive_wrapper.v C:/intelfpga_lite/18.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/fiftyfivenm_adcblock_top_wrapper.v C:/Users/Nathan/AppData/Local/Temp/alt7847_5442572031821107918.dir/0002_sopcgen/ADC_Driver_adc_mega_0.v " "Adc_mega_0: C:/intelfpga_lite/18.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/intelfpga_lite/18.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control.v C:/intelfpga_lite/18.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control_avrg_fifo.v C:/intelfpga_lite/18.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control_fsm.v C:/intelfpga_lite/18.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sample_store.v C:/intelfpga_lite/18.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sample_store_ram.v C:/intelfpga_lite/18.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer.v C:/intelfpga_lite/18.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer_csr.v C:/intelfpga_lite/18.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer_ctrl.v C:/intelfpga_lite/18.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/chsel_code_converter_sw_to_hw.v C:/intelfpga_lite/18.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/DE10_Lite_ADC_Core_modular_adc_0.v C:/intelfpga_lite/18.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/fiftyfivenm_adcblock_primitive_wrapper.v C:/intelfpga_lite/18.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/fiftyfivenm_adcblock_top_wrapper.v C:/Users/Nathan/AppData/Local/Temp/alt7847_5442572031821107918.dir/0002_sopcgen/ADC_Driver_adc_mega_0.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992161429 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_mega_0: \"ADC_Driver\" instantiated altera_up_avalon_adc_mega \"adc_mega_0\" " "Adc_mega_0: \"ADC_Driver\" instantiated altera_up_avalon_adc_mega \"adc_mega_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992166189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ADC_Driver: Done \"ADC_Driver\" with 2 modules, 15 files " "ADC_Driver: Done \"ADC_Driver\" with 2 modules, 15 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992166632 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "ADC_Driver.qsys " "Finished elaborating Platform Designer system entity \"ADC_Driver.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541992167803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-RTL " "Found design unit 1: counter-RTL" {  } { { "counter.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/ADC_Pot/counter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541992169455 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/ADC_Pot/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541992169455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992169455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSeg-RTL " "Found design unit 1: sevenSeg-RTL" {  } { { "sevenSeg.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/ADC_Pot/sevenSeg.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541992169651 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSeg " "Found entity 1: sevenSeg" {  } { { "sevenSeg.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/ADC_Pot/sevenSeg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541992169651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992169651 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting \"end\" ADC_Pot.vhd(59) " "VHDL syntax error at ADC_Pot.vhd(59) near text \"begin\";  expecting \"end\"" {  } { { "ADC_Pot.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/ADC_Pot/ADC_Pot.vhd" 59 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992169792 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"data_out\";  expecting \")\", or \",\" ADC_Pot.vhd(78) " "VHDL syntax error at ADC_Pot.vhd(78) near text \"data_out\";  expecting \")\", or \",\"" {  } { { "ADC_Pot.vhd" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/ADC_Pot/ADC_Pot.vhd" 78 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992169798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_pot.vhd 0 0 " "Found 0 design units, including 0 entities, in source file adc_pot.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992169825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_driver/adc_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_driver/adc_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_Driver " "Found entity 1: ADC_Driver" {  } { { "db/ip/adc_driver/adc_driver.v" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/ADC_Pot/db/ip/adc_driver/adc_driver.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541992170029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992170029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_driver/submodules/adc_driver_adc_mega_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_driver/submodules/adc_driver_adc_mega_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_Driver_adc_mega_0 " "Found entity 1: ADC_Driver_adc_mega_0" {  } { { "db/ip/adc_driver/submodules/adc_driver_adc_mega_0.v" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/ADC_Pot/db/ip/adc_driver/submodules/adc_driver_adc_mega_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541992170191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992170191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_driver/submodules/de10_lite_adc_core_modular_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_driver/submodules/de10_lite_adc_core_modular_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_ADC_Core_modular_adc_0 " "Found entity 1: DE10_Lite_ADC_Core_modular_adc_0" {  } { { "db/ip/adc_driver/submodules/de10_lite_adc_core_modular_adc_0.v" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/ADC_Pot/db/ip/adc_driver/submodules/de10_lite_adc_core_modular_adc_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541992170442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992170442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_driver/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_driver/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "db/ip/adc_driver/submodules/altera_modular_adc_control.v" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/ADC_Pot/db/ip/adc_driver/submodules/altera_modular_adc_control.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541992170634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992170634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_driver/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_driver/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "db/ip/adc_driver/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/ADC_Pot/db/ip/adc_driver/submodules/altera_modular_adc_control_avrg_fifo.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541992170889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992170889 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(718) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(718): extended using \"x\" or \"z\"" {  } { { "db/ip/adc_driver/submodules/altera_modular_adc_control_fsm.v" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/ADC_Pot/db/ip/adc_driver/submodules/altera_modular_adc_control_fsm.v" 718 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1541992171068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_driver/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_driver/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "db/ip/adc_driver/submodules/altera_modular_adc_control_fsm.v" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/ADC_Pot/db/ip/adc_driver/submodules/altera_modular_adc_control_fsm.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541992171131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992171131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_driver/submodules/altera_modular_adc_sample_store.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_driver/submodules/altera_modular_adc_sample_store.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store " "Found entity 1: altera_modular_adc_sample_store" {  } { { "db/ip/adc_driver/submodules/altera_modular_adc_sample_store.v" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/ADC_Pot/db/ip/adc_driver/submodules/altera_modular_adc_sample_store.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541992171343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992171343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_driver/submodules/altera_modular_adc_sample_store_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_driver/submodules/altera_modular_adc_sample_store_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store_ram " "Found entity 1: altera_modular_adc_sample_store_ram" {  } { { "db/ip/adc_driver/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/ADC_Pot/db/ip/adc_driver/submodules/altera_modular_adc_sample_store_ram.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541992171521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992171521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_driver/submodules/altera_modular_adc_sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_driver/submodules/altera_modular_adc_sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer " "Found entity 1: altera_modular_adc_sequencer" {  } { { "db/ip/adc_driver/submodules/altera_modular_adc_sequencer.v" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/ADC_Pot/db/ip/adc_driver/submodules/altera_modular_adc_sequencer.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541992171784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992171784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_driver/submodules/altera_modular_adc_sequencer_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_driver/submodules/altera_modular_adc_sequencer_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_csr " "Found entity 1: altera_modular_adc_sequencer_csr" {  } { { "db/ip/adc_driver/submodules/altera_modular_adc_sequencer_csr.v" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/ADC_Pot/db/ip/adc_driver/submodules/altera_modular_adc_sequencer_csr.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541992171993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992171993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_driver/submodules/altera_modular_adc_sequencer_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_driver/submodules/altera_modular_adc_sequencer_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_ctrl " "Found entity 1: altera_modular_adc_sequencer_ctrl" {  } { { "db/ip/adc_driver/submodules/altera_modular_adc_sequencer_ctrl.v" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/ADC_Pot/db/ip/adc_driver/submodules/altera_modular_adc_sequencer_ctrl.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541992172252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992172252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_driver/submodules/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_driver/submodules/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "db/ip/adc_driver/submodules/altera_up_avalon_adv_adc.v" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/ADC_Pot/db/ip/adc_driver/submodules/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541992172499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992172499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_driver/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_driver/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "db/ip/adc_driver/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/ADC_Pot/db/ip/adc_driver/submodules/chsel_code_converter_sw_to_hw.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541992172724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992172724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_driver/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_driver/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "db/ip/adc_driver/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/ADC_Pot/db/ip/adc_driver/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541992173021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992173021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc_driver/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc_driver/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "db/ip/adc_driver/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/ADC_Pot/db/ip/adc_driver/submodules/fiftyfivenm_adcblock_top_wrapper.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541992173437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992173437 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/ADC_Pot/ADC_Pot.map.smsg " "Generated suppressed messages file G:/My Drive/School/Fall_2018/ECE_5930_Reconfigurable_Computing/DE10-Lite_v.2.0.2_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE10_LITE/ADC_Pot/ADC_Pot.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992174086 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 25 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541992174843 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 11 20:09:34 2018 " "Processing ended: Sun Nov 11 20:09:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541992174843 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541992174843 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541992174843 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992174843 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 25 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 25 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541992175859 ""}
