Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Dec  6 13:12:27 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/vld/default/mul21/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  441         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (441)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (441)
5. checking no_input_delay (41)
6. checking no_output_delay (43)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (441)
--------------------------
 There are 441 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[12]/C
src14_reg[13]/C
src14_reg[14]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[10]/C
src15_reg[11]/C
src15_reg[12]/C
src15_reg[13]/C
src15_reg[14]/C
src15_reg[15]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src16_reg[0]/C
src16_reg[10]/C
src16_reg[11]/C
src16_reg[12]/C
src16_reg[13]/C
src16_reg[14]/C
src16_reg[15]/C
src16_reg[16]/C
src16_reg[1]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src16_reg[7]/C
src16_reg[8]/C
src16_reg[9]/C
src17_reg[0]/C
src17_reg[10]/C
src17_reg[11]/C
src17_reg[12]/C
src17_reg[13]/C
src17_reg[14]/C
src17_reg[15]/C
src17_reg[16]/C
src17_reg[17]/C
src17_reg[1]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src17_reg[6]/C
src17_reg[7]/C
src17_reg[8]/C
src17_reg[9]/C
src18_reg[0]/C
src18_reg[10]/C
src18_reg[11]/C
src18_reg[12]/C
src18_reg[13]/C
src18_reg[14]/C
src18_reg[15]/C
src18_reg[16]/C
src18_reg[17]/C
src18_reg[18]/C
src18_reg[1]/C
src18_reg[2]/C
src18_reg[3]/C
src18_reg[4]/C
src18_reg[5]/C
src18_reg[6]/C
src18_reg[7]/C
src18_reg[8]/C
src18_reg[9]/C
src19_reg[0]/C
src19_reg[10]/C
src19_reg[11]/C
src19_reg[12]/C
src19_reg[13]/C
src19_reg[14]/C
src19_reg[15]/C
src19_reg[16]/C
src19_reg[17]/C
src19_reg[18]/C
src19_reg[19]/C
src19_reg[1]/C
src19_reg[2]/C
src19_reg[3]/C
src19_reg[4]/C
src19_reg[5]/C
src19_reg[6]/C
src19_reg[7]/C
src19_reg[8]/C
src19_reg[9]/C
src1_reg[0]/C
src1_reg[1]/C
src20_reg[0]/C
src20_reg[10]/C
src20_reg[11]/C
src20_reg[12]/C
src20_reg[13]/C
src20_reg[14]/C
src20_reg[15]/C
src20_reg[16]/C
src20_reg[17]/C
src20_reg[18]/C
src20_reg[19]/C
src20_reg[1]/C
src20_reg[20]/C
src20_reg[2]/C
src20_reg[3]/C
src20_reg[4]/C
src20_reg[5]/C
src20_reg[6]/C
src20_reg[7]/C
src20_reg[8]/C
src20_reg[9]/C
src21_reg[0]/C
src21_reg[10]/C
src21_reg[11]/C
src21_reg[12]/C
src21_reg[13]/C
src21_reg[14]/C
src21_reg[15]/C
src21_reg[16]/C
src21_reg[17]/C
src21_reg[18]/C
src21_reg[19]/C
src21_reg[1]/C
src21_reg[2]/C
src21_reg[3]/C
src21_reg[4]/C
src21_reg[5]/C
src21_reg[6]/C
src21_reg[7]/C
src21_reg[8]/C
src21_reg[9]/C
src22_reg[0]/C
src22_reg[10]/C
src22_reg[11]/C
src22_reg[12]/C
src22_reg[13]/C
src22_reg[14]/C
src22_reg[15]/C
src22_reg[16]/C
src22_reg[17]/C
src22_reg[18]/C
src22_reg[1]/C
src22_reg[2]/C
src22_reg[3]/C
src22_reg[4]/C
src22_reg[5]/C
src22_reg[6]/C
src22_reg[7]/C
src22_reg[8]/C
src22_reg[9]/C
src23_reg[0]/C
src23_reg[10]/C
src23_reg[11]/C
src23_reg[12]/C
src23_reg[13]/C
src23_reg[14]/C
src23_reg[15]/C
src23_reg[16]/C
src23_reg[17]/C
src23_reg[1]/C
src23_reg[2]/C
src23_reg[3]/C
src23_reg[4]/C
src23_reg[5]/C
src23_reg[6]/C
src23_reg[7]/C
src23_reg[8]/C
src23_reg[9]/C
src24_reg[0]/C
src24_reg[10]/C
src24_reg[11]/C
src24_reg[12]/C
src24_reg[13]/C
src24_reg[14]/C
src24_reg[15]/C
src24_reg[16]/C
src24_reg[1]/C
src24_reg[2]/C
src24_reg[3]/C
src24_reg[4]/C
src24_reg[5]/C
src24_reg[6]/C
src24_reg[7]/C
src24_reg[8]/C
src24_reg[9]/C
src25_reg[0]/C
src25_reg[10]/C
src25_reg[11]/C
src25_reg[12]/C
src25_reg[13]/C
src25_reg[14]/C
src25_reg[15]/C
src25_reg[1]/C
src25_reg[2]/C
src25_reg[3]/C
src25_reg[4]/C
src25_reg[5]/C
src25_reg[6]/C
src25_reg[7]/C
src25_reg[8]/C
src25_reg[9]/C
src26_reg[0]/C
src26_reg[10]/C
src26_reg[11]/C
src26_reg[12]/C
src26_reg[13]/C
src26_reg[14]/C
src26_reg[1]/C
src26_reg[2]/C
src26_reg[3]/C
src26_reg[4]/C
src26_reg[5]/C
src26_reg[6]/C
src26_reg[7]/C
src26_reg[8]/C
src26_reg[9]/C
src27_reg[0]/C
src27_reg[10]/C
src27_reg[11]/C
src27_reg[12]/C
src27_reg[13]/C
src27_reg[1]/C
src27_reg[2]/C
src27_reg[3]/C
src27_reg[4]/C
src27_reg[5]/C
src27_reg[6]/C
src27_reg[7]/C
src27_reg[8]/C
src27_reg[9]/C
src28_reg[0]/C
src28_reg[10]/C
src28_reg[11]/C
src28_reg[12]/C
src28_reg[1]/C
src28_reg[2]/C
src28_reg[3]/C
src28_reg[4]/C
src28_reg[5]/C
src28_reg[6]/C
src28_reg[7]/C
src28_reg[8]/C
src28_reg[9]/C
src29_reg[0]/C
src29_reg[10]/C
src29_reg[11]/C
src29_reg[1]/C
src29_reg[2]/C
src29_reg[3]/C
src29_reg[4]/C
src29_reg[5]/C
src29_reg[6]/C
src29_reg[7]/C
src29_reg[8]/C
src29_reg[9]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src30_reg[0]/C
src30_reg[10]/C
src30_reg[1]/C
src30_reg[2]/C
src30_reg[3]/C
src30_reg[4]/C
src30_reg[5]/C
src30_reg[6]/C
src30_reg[7]/C
src30_reg[8]/C
src30_reg[9]/C
src31_reg[0]/C
src31_reg[1]/C
src31_reg[2]/C
src31_reg[3]/C
src31_reg[4]/C
src31_reg[5]/C
src31_reg[6]/C
src31_reg[7]/C
src31_reg[8]/C
src31_reg[9]/C
src32_reg[0]/C
src32_reg[1]/C
src32_reg[2]/C
src32_reg[3]/C
src32_reg[4]/C
src32_reg[5]/C
src32_reg[6]/C
src32_reg[7]/C
src32_reg[8]/C
src33_reg[0]/C
src33_reg[1]/C
src33_reg[2]/C
src33_reg[3]/C
src33_reg[4]/C
src33_reg[5]/C
src33_reg[6]/C
src33_reg[7]/C
src34_reg[0]/C
src34_reg[1]/C
src34_reg[2]/C
src34_reg[3]/C
src34_reg[4]/C
src34_reg[5]/C
src34_reg[6]/C
src35_reg[0]/C
src35_reg[1]/C
src35_reg[2]/C
src35_reg[3]/C
src35_reg[4]/C
src35_reg[5]/C
src36_reg[0]/C
src36_reg[1]/C
src36_reg[2]/C
src36_reg[3]/C
src36_reg[4]/C
src37_reg[0]/C
src37_reg[1]/C
src37_reg[2]/C
src37_reg[3]/C
src38_reg[0]/C
src38_reg[1]/C
src38_reg[2]/C
src39_reg[0]/C
src39_reg[1]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src40_reg[0]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (441)
--------------------------------------------------
 There are 441 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[12]/D
src14_reg[13]/D
src14_reg[14]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[10]/D
src15_reg[11]/D
src15_reg[12]/D
src15_reg[13]/D
src15_reg[14]/D
src15_reg[15]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src16_reg[0]/D
src16_reg[10]/D
src16_reg[11]/D
src16_reg[12]/D
src16_reg[13]/D
src16_reg[14]/D
src16_reg[15]/D
src16_reg[16]/D
src16_reg[1]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src16_reg[7]/D
src16_reg[8]/D
src16_reg[9]/D
src17_reg[0]/D
src17_reg[10]/D
src17_reg[11]/D
src17_reg[12]/D
src17_reg[13]/D
src17_reg[14]/D
src17_reg[15]/D
src17_reg[16]/D
src17_reg[17]/D
src17_reg[1]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src17_reg[6]/D
src17_reg[7]/D
src17_reg[8]/D
src17_reg[9]/D
src18_reg[0]/D
src18_reg[10]/D
src18_reg[11]/D
src18_reg[12]/D
src18_reg[13]/D
src18_reg[14]/D
src18_reg[15]/D
src18_reg[16]/D
src18_reg[17]/D
src18_reg[18]/D
src18_reg[1]/D
src18_reg[2]/D
src18_reg[3]/D
src18_reg[4]/D
src18_reg[5]/D
src18_reg[6]/D
src18_reg[7]/D
src18_reg[8]/D
src18_reg[9]/D
src19_reg[0]/D
src19_reg[10]/D
src19_reg[11]/D
src19_reg[12]/D
src19_reg[13]/D
src19_reg[14]/D
src19_reg[15]/D
src19_reg[16]/D
src19_reg[17]/D
src19_reg[18]/D
src19_reg[19]/D
src19_reg[1]/D
src19_reg[2]/D
src19_reg[3]/D
src19_reg[4]/D
src19_reg[5]/D
src19_reg[6]/D
src19_reg[7]/D
src19_reg[8]/D
src19_reg[9]/D
src1_reg[0]/D
src1_reg[1]/D
src20_reg[0]/D
src20_reg[10]/D
src20_reg[11]/D
src20_reg[12]/D
src20_reg[13]/D
src20_reg[14]/D
src20_reg[15]/D
src20_reg[16]/D
src20_reg[17]/D
src20_reg[18]/D
src20_reg[19]/D
src20_reg[1]/D
src20_reg[20]/D
src20_reg[2]/D
src20_reg[3]/D
src20_reg[4]/D
src20_reg[5]/D
src20_reg[6]/D
src20_reg[7]/D
src20_reg[8]/D
src20_reg[9]/D
src21_reg[0]/D
src21_reg[10]/D
src21_reg[11]/D
src21_reg[12]/D
src21_reg[13]/D
src21_reg[14]/D
src21_reg[15]/D
src21_reg[16]/D
src21_reg[17]/D
src21_reg[18]/D
src21_reg[19]/D
src21_reg[1]/D
src21_reg[2]/D
src21_reg[3]/D
src21_reg[4]/D
src21_reg[5]/D
src21_reg[6]/D
src21_reg[7]/D
src21_reg[8]/D
src21_reg[9]/D
src22_reg[0]/D
src22_reg[10]/D
src22_reg[11]/D
src22_reg[12]/D
src22_reg[13]/D
src22_reg[14]/D
src22_reg[15]/D
src22_reg[16]/D
src22_reg[17]/D
src22_reg[18]/D
src22_reg[1]/D
src22_reg[2]/D
src22_reg[3]/D
src22_reg[4]/D
src22_reg[5]/D
src22_reg[6]/D
src22_reg[7]/D
src22_reg[8]/D
src22_reg[9]/D
src23_reg[0]/D
src23_reg[10]/D
src23_reg[11]/D
src23_reg[12]/D
src23_reg[13]/D
src23_reg[14]/D
src23_reg[15]/D
src23_reg[16]/D
src23_reg[17]/D
src23_reg[1]/D
src23_reg[2]/D
src23_reg[3]/D
src23_reg[4]/D
src23_reg[5]/D
src23_reg[6]/D
src23_reg[7]/D
src23_reg[8]/D
src23_reg[9]/D
src24_reg[0]/D
src24_reg[10]/D
src24_reg[11]/D
src24_reg[12]/D
src24_reg[13]/D
src24_reg[14]/D
src24_reg[15]/D
src24_reg[16]/D
src24_reg[1]/D
src24_reg[2]/D
src24_reg[3]/D
src24_reg[4]/D
src24_reg[5]/D
src24_reg[6]/D
src24_reg[7]/D
src24_reg[8]/D
src24_reg[9]/D
src25_reg[0]/D
src25_reg[10]/D
src25_reg[11]/D
src25_reg[12]/D
src25_reg[13]/D
src25_reg[14]/D
src25_reg[15]/D
src25_reg[1]/D
src25_reg[2]/D
src25_reg[3]/D
src25_reg[4]/D
src25_reg[5]/D
src25_reg[6]/D
src25_reg[7]/D
src25_reg[8]/D
src25_reg[9]/D
src26_reg[0]/D
src26_reg[10]/D
src26_reg[11]/D
src26_reg[12]/D
src26_reg[13]/D
src26_reg[14]/D
src26_reg[1]/D
src26_reg[2]/D
src26_reg[3]/D
src26_reg[4]/D
src26_reg[5]/D
src26_reg[6]/D
src26_reg[7]/D
src26_reg[8]/D
src26_reg[9]/D
src27_reg[0]/D
src27_reg[10]/D
src27_reg[11]/D
src27_reg[12]/D
src27_reg[13]/D
src27_reg[1]/D
src27_reg[2]/D
src27_reg[3]/D
src27_reg[4]/D
src27_reg[5]/D
src27_reg[6]/D
src27_reg[7]/D
src27_reg[8]/D
src27_reg[9]/D
src28_reg[0]/D
src28_reg[10]/D
src28_reg[11]/D
src28_reg[12]/D
src28_reg[1]/D
src28_reg[2]/D
src28_reg[3]/D
src28_reg[4]/D
src28_reg[5]/D
src28_reg[6]/D
src28_reg[7]/D
src28_reg[8]/D
src28_reg[9]/D
src29_reg[0]/D
src29_reg[10]/D
src29_reg[11]/D
src29_reg[1]/D
src29_reg[2]/D
src29_reg[3]/D
src29_reg[4]/D
src29_reg[5]/D
src29_reg[6]/D
src29_reg[7]/D
src29_reg[8]/D
src29_reg[9]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src30_reg[0]/D
src30_reg[10]/D
src30_reg[1]/D
src30_reg[2]/D
src30_reg[3]/D
src30_reg[4]/D
src30_reg[5]/D
src30_reg[6]/D
src30_reg[7]/D
src30_reg[8]/D
src30_reg[9]/D
src31_reg[0]/D
src31_reg[1]/D
src31_reg[2]/D
src31_reg[3]/D
src31_reg[4]/D
src31_reg[5]/D
src31_reg[6]/D
src31_reg[7]/D
src31_reg[8]/D
src31_reg[9]/D
src32_reg[0]/D
src32_reg[1]/D
src32_reg[2]/D
src32_reg[3]/D
src32_reg[4]/D
src32_reg[5]/D
src32_reg[6]/D
src32_reg[7]/D
src32_reg[8]/D
src33_reg[0]/D
src33_reg[1]/D
src33_reg[2]/D
src33_reg[3]/D
src33_reg[4]/D
src33_reg[5]/D
src33_reg[6]/D
src33_reg[7]/D
src34_reg[0]/D
src34_reg[1]/D
src34_reg[2]/D
src34_reg[3]/D
src34_reg[4]/D
src34_reg[5]/D
src34_reg[6]/D
src35_reg[0]/D
src35_reg[1]/D
src35_reg[2]/D
src35_reg[3]/D
src35_reg[4]/D
src35_reg[5]/D
src36_reg[0]/D
src36_reg[1]/D
src36_reg[2]/D
src36_reg[3]/D
src36_reg[4]/D
src37_reg[0]/D
src37_reg[1]/D
src37_reg[2]/D
src37_reg[3]/D
src38_reg[0]/D
src38_reg[1]/D
src38_reg[2]/D
src39_reg[0]/D
src39_reg[1]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src40_reg[0]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (41)
-------------------------------
 There are 41 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src19_
src1_
src20_
src21_
src22_
src23_
src24_
src25_
src26_
src27_
src28_
src29_
src2_
src30_
src31_
src32_
src33_
src34_
src35_
src36_
src37_
src38_
src39_
src3_
src40_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (43)
--------------------------------
 There are 43 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst22[0]
dst23[0]
dst24[0]
dst25[0]
dst26[0]
dst27[0]
dst28[0]
dst29[0]
dst2[0]
dst30[0]
dst31[0]
dst32[0]
dst33[0]
dst34[0]
dst35[0]
dst36[0]
dst37[0]
dst38[0]
dst39[0]
dst3[0]
dst40[0]
dst41[0]
dst42[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  484          inf        0.000                      0                  484           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           484 Endpoints
Min Delay           484 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src16_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst29[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.994ns  (logic 5.369ns (48.835%)  route 5.625ns (51.165%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE                         0.000     0.000 r  src16_reg[8]/C
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src16_reg[8]/Q
                         net (fo=5, routed)           1.049     1.362    compressor/comp/gpc8/lut6_2_inst1/I0
    SLICE_X8Y91                                                       r  compressor/comp/gpc8/lut6_2_inst1/LUT6/I0
    SLICE_X8Y91          LUT6 (Prop_lut6_I0_O)        0.211     1.573 r  compressor/comp/gpc8/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.573    compressor/comp/gpc8/lut6_2_inst1_n_1
    SLICE_X8Y91                                                       r  compressor/comp/gpc8/carry4_inst0/S[1]
    SLICE_X8Y91          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     2.005 r  compressor/comp/gpc8/carry4_inst0/O[2]
                         net (fo=4, routed)           0.821     2.827    compressor/comp/gpc154/stage1_17[1]
    SLICE_X10Y95                                                      r  compressor/comp/gpc154/lut4_prop1/I2
    SLICE_X10Y95         LUT4 (Prop_lut4_I2_O)        0.217     3.044 r  compressor/comp/gpc154/lut4_prop1/O
                         net (fo=1, routed)           0.000     3.044    compressor/comp/gpc154/lut4_prop1_n_0
    SLICE_X10Y95                                                      r  compressor/comp/gpc154/carry4_inst0/S[1]
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.446 r  compressor/comp/gpc154/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.907     4.352    compressor/comp/gpc232/stage2_21[0]
    SLICE_X8Y98                                                       r  compressor/comp/gpc232/lut4_prop0/I3
    SLICE_X8Y98          LUT4 (Prop_lut4_I3_O)        0.097     4.449 r  compressor/comp/gpc232/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.449    compressor/comp/gpc232/lut4_prop0_n_0
    SLICE_X8Y98                                                       r  compressor/comp/gpc232/carry4_inst0/S[0]
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     4.903 r  compressor/comp/gpc232/carry4_inst0/O[3]
                         net (fo=2, routed)           0.882     5.785    compressor/ra/ra/rowadder_0/cascade_fa_42/lut2_gene25_0[3]
    SLICE_X1Y97                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_42/lut2_prop24/I1
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.222     6.007 r  compressor/ra/ra/rowadder_0/cascade_fa_42/lut2_prop24/O
                         net (fo=1, routed)           0.000     6.007    compressor/ra/ra/rowadder_0/cascade_fa_42/prop[24]
    SLICE_X1Y97                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst6/S[0]
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.402 r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     6.402    compressor/ra/ra/rowadder_0/cascade_fa_42/carryout[27]
    SLICE_X1Y98                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst7/CI
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.632 r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst7/O[1]
                         net (fo=1, routed)           1.966     8.598    dst29_OBUF[0]
    T14                                                               r  dst29_OBUF[0]_inst/I
    T14                  OBUF (Prop_obuf_I_O)         2.396    10.994 r  dst29_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.994    dst29[0]
    T14                                                               r  dst29[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src16_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst28[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.959ns  (logic 5.300ns (48.359%)  route 5.659ns (51.641%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE                         0.000     0.000 r  src16_reg[8]/C
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src16_reg[8]/Q
                         net (fo=5, routed)           1.049     1.362    compressor/comp/gpc8/lut6_2_inst1/I0
    SLICE_X8Y91                                                       r  compressor/comp/gpc8/lut6_2_inst1/LUT6/I0
    SLICE_X8Y91          LUT6 (Prop_lut6_I0_O)        0.211     1.573 r  compressor/comp/gpc8/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.573    compressor/comp/gpc8/lut6_2_inst1_n_1
    SLICE_X8Y91                                                       r  compressor/comp/gpc8/carry4_inst0/S[1]
    SLICE_X8Y91          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     2.005 r  compressor/comp/gpc8/carry4_inst0/O[2]
                         net (fo=4, routed)           0.821     2.827    compressor/comp/gpc154/stage1_17[1]
    SLICE_X10Y95                                                      r  compressor/comp/gpc154/lut4_prop1/I2
    SLICE_X10Y95         LUT4 (Prop_lut4_I2_O)        0.217     3.044 r  compressor/comp/gpc154/lut4_prop1/O
                         net (fo=1, routed)           0.000     3.044    compressor/comp/gpc154/lut4_prop1_n_0
    SLICE_X10Y95                                                      r  compressor/comp/gpc154/carry4_inst0/S[1]
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.446 r  compressor/comp/gpc154/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.907     4.352    compressor/comp/gpc232/stage2_21[0]
    SLICE_X8Y98                                                       r  compressor/comp/gpc232/lut4_prop0/I3
    SLICE_X8Y98          LUT4 (Prop_lut4_I3_O)        0.097     4.449 r  compressor/comp/gpc232/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.449    compressor/comp/gpc232/lut4_prop0_n_0
    SLICE_X8Y98                                                       r  compressor/comp/gpc232/carry4_inst0/S[0]
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     4.903 r  compressor/comp/gpc232/carry4_inst0/O[3]
                         net (fo=2, routed)           0.882     5.785    compressor/ra/ra/rowadder_0/cascade_fa_42/lut2_gene25_0[3]
    SLICE_X1Y97                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_42/lut2_prop24/I1
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.222     6.007 r  compressor/ra/ra/rowadder_0/cascade_fa_42/lut2_prop24/O
                         net (fo=1, routed)           0.000     6.007    compressor/ra/ra/rowadder_0/cascade_fa_42/prop[24]
    SLICE_X1Y97                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst6/S[0]
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.402 r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     6.402    compressor/ra/ra/rowadder_0/cascade_fa_42/carryout[27]
    SLICE_X1Y98                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst7/CI
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.561 r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst7/O[0]
                         net (fo=1, routed)           2.000     8.561    dst28_OBUF[0]
    T15                                                               r  dst28_OBUF[0]_inst/I
    T15                  OBUF (Prop_obuf_I_O)         2.398    10.959 r  dst28_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.959    dst28[0]
    T15                                                               r  dst28[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.911ns  (logic 5.195ns (47.608%)  route 5.717ns (52.392%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=2 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=3, routed)           1.217     1.558    compressor/comp/gpc0/O1[2]
    SLICE_X0Y92                                                       r  compressor/comp/gpc0/lut2_prop0/I1
    SLICE_X0Y92          LUT2 (Prop_lut2_I1_O)        0.097     1.655 r  compressor/comp/gpc0/lut2_prop0/O
                         net (fo=1, routed)           0.000     1.655    compressor/comp/gpc0/lut2_prop0_n_0
    SLICE_X0Y92                                                       r  compressor/comp/gpc0/carry4_inst0/S[0]
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.050 r  compressor/comp/gpc0/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.827     2.876    compressor/comp/gpc149/src0[0]
    SLICE_X0Y94                                                       r  compressor/comp/gpc149/lut5_prop0/I4
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.097     2.973 r  compressor/comp/gpc149/lut5_prop0/O
                         net (fo=1, routed)           0.000     2.973    compressor/comp/gpc149/lut5_prop0_n_0
    SLICE_X0Y94                                                       r  compressor/comp/gpc149/carry4_inst0/S[0]
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     3.425 r  compressor/comp/gpc149/carry4_inst0/O[3]
                         net (fo=2, routed)           0.600     4.026    compressor/comp/gpc227/lut5_prop3_1[1]
    SLICE_X2Y93                                                       r  compressor/comp/gpc227/lut4_prop1/I3
    SLICE_X2Y93          LUT4 (Prop_lut4_I3_O)        0.234     4.260 r  compressor/comp/gpc227/lut4_prop1/O
                         net (fo=1, routed)           0.000     4.260    compressor/comp/gpc227/lut4_prop1_n_0
    SLICE_X2Y93                                                       r  compressor/comp/gpc227/carry4_inst0/S[1]
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.692 r  compressor/comp/gpc227/carry4_inst0/O[2]
                         net (fo=2, routed)           0.588     5.280    compressor/ra/ra/rowadder_0/cascade_fa_42/lut2_gene12_0[1]
    SLICE_X1Y93                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_42/lut2_prop10/I1
    SLICE_X1Y93          LUT2 (Prop_lut2_I1_O)        0.217     5.497 r  compressor/ra/ra/rowadder_0/cascade_fa_42/lut2_prop10/O
                         net (fo=1, routed)           0.000     5.497    compressor/ra/ra/rowadder_0/cascade_fa_42/prop[10]
    SLICE_X1Y93                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst2/S[2]
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.798 r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.798    compressor/ra/ra/rowadder_0/cascade_fa_42/carryout[11]
    SLICE_X1Y94                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst3/CI
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.028 r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst3/O[1]
                         net (fo=1, routed)           2.485     8.513    dst13_OBUF[0]
    V14                                                               r  dst13_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.399    10.911 r  dst13_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.911    dst13[0]
    V14                                                               r  dst13[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src16_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst39[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.879ns  (logic 5.559ns (51.099%)  route 5.320ns (48.901%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT2=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE                         0.000     0.000 r  src16_reg[8]/C
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src16_reg[8]/Q
                         net (fo=5, routed)           1.049     1.362    compressor/comp/gpc8/lut6_2_inst1/I0
    SLICE_X8Y91                                                       r  compressor/comp/gpc8/lut6_2_inst1/LUT6/I0
    SLICE_X8Y91          LUT6 (Prop_lut6_I0_O)        0.211     1.573 r  compressor/comp/gpc8/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.573    compressor/comp/gpc8/lut6_2_inst1_n_1
    SLICE_X8Y91                                                       r  compressor/comp/gpc8/carry4_inst0/S[1]
    SLICE_X8Y91          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     2.005 r  compressor/comp/gpc8/carry4_inst0/O[2]
                         net (fo=4, routed)           0.821     2.827    compressor/comp/gpc154/stage1_17[1]
    SLICE_X10Y95                                                      r  compressor/comp/gpc154/lut4_prop1/I2
    SLICE_X10Y95         LUT4 (Prop_lut4_I2_O)        0.217     3.044 r  compressor/comp/gpc154/lut4_prop1/O
                         net (fo=1, routed)           0.000     3.044    compressor/comp/gpc154/lut4_prop1_n_0
    SLICE_X10Y95                                                      r  compressor/comp/gpc154/carry4_inst0/S[1]
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.446 r  compressor/comp/gpc154/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.907     4.352    compressor/comp/gpc232/stage2_21[0]
    SLICE_X8Y98                                                       r  compressor/comp/gpc232/lut4_prop0/I3
    SLICE_X8Y98          LUT4 (Prop_lut4_I3_O)        0.097     4.449 r  compressor/comp/gpc232/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.449    compressor/comp/gpc232/lut4_prop0_n_0
    SLICE_X8Y98                                                       r  compressor/comp/gpc232/carry4_inst0/S[0]
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     4.903 r  compressor/comp/gpc232/carry4_inst0/O[3]
                         net (fo=2, routed)           0.882     5.785    compressor/ra/ra/rowadder_0/cascade_fa_42/lut2_gene25_0[3]
    SLICE_X1Y97                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_42/lut2_prop24/I1
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.222     6.007 r  compressor/ra/ra/rowadder_0/cascade_fa_42/lut2_prop24/O
                         net (fo=1, routed)           0.000     6.007    compressor/ra/ra/rowadder_0/cascade_fa_42/prop[24]
    SLICE_X1Y97                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst6/S[0]
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.402 r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     6.402    compressor/ra/ra/rowadder_0/cascade_fa_42/carryout[27]
    SLICE_X1Y98                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst7/CI
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.491 r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst7/CO[3]
                         net (fo=1, routed)           0.000     6.491    compressor/ra/ra/rowadder_0/cascade_fa_42/carryout[31]
    SLICE_X1Y99                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst8/CI
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.580 r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst8/CO[3]
                         net (fo=1, routed)           0.001     6.581    compressor/ra/ra/rowadder_0/cascade_fa_42/carryout[35]
    SLICE_X1Y100                                                      r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst9/CI
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.815 r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst9/O[3]
                         net (fo=1, routed)           1.660     8.475    dst39_OBUF[0]
    N14                                                               r  dst39_OBUF[0]_inst/I
    N14                  OBUF (Prop_obuf_I_O)         2.404    10.879 r  dst39_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.879    dst39[0]
    N14                                                               r  dst39[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src16_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst40[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.878ns  (logic 5.564ns (51.148%)  route 5.314ns (48.852%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT2=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE                         0.000     0.000 r  src16_reg[8]/C
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src16_reg[8]/Q
                         net (fo=5, routed)           1.049     1.362    compressor/comp/gpc8/lut6_2_inst1/I0
    SLICE_X8Y91                                                       r  compressor/comp/gpc8/lut6_2_inst1/LUT6/I0
    SLICE_X8Y91          LUT6 (Prop_lut6_I0_O)        0.211     1.573 r  compressor/comp/gpc8/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.573    compressor/comp/gpc8/lut6_2_inst1_n_1
    SLICE_X8Y91                                                       r  compressor/comp/gpc8/carry4_inst0/S[1]
    SLICE_X8Y91          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     2.005 r  compressor/comp/gpc8/carry4_inst0/O[2]
                         net (fo=4, routed)           0.821     2.827    compressor/comp/gpc154/stage1_17[1]
    SLICE_X10Y95                                                      r  compressor/comp/gpc154/lut4_prop1/I2
    SLICE_X10Y95         LUT4 (Prop_lut4_I2_O)        0.217     3.044 r  compressor/comp/gpc154/lut4_prop1/O
                         net (fo=1, routed)           0.000     3.044    compressor/comp/gpc154/lut4_prop1_n_0
    SLICE_X10Y95                                                      r  compressor/comp/gpc154/carry4_inst0/S[1]
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.446 r  compressor/comp/gpc154/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.907     4.352    compressor/comp/gpc232/stage2_21[0]
    SLICE_X8Y98                                                       r  compressor/comp/gpc232/lut4_prop0/I3
    SLICE_X8Y98          LUT4 (Prop_lut4_I3_O)        0.097     4.449 r  compressor/comp/gpc232/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.449    compressor/comp/gpc232/lut4_prop0_n_0
    SLICE_X8Y98                                                       r  compressor/comp/gpc232/carry4_inst0/S[0]
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     4.903 r  compressor/comp/gpc232/carry4_inst0/O[3]
                         net (fo=2, routed)           0.882     5.785    compressor/ra/ra/rowadder_0/cascade_fa_42/lut2_gene25_0[3]
    SLICE_X1Y97                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_42/lut2_prop24/I1
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.222     6.007 r  compressor/ra/ra/rowadder_0/cascade_fa_42/lut2_prop24/O
                         net (fo=1, routed)           0.000     6.007    compressor/ra/ra/rowadder_0/cascade_fa_42/prop[24]
    SLICE_X1Y97                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst6/S[0]
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.402 r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     6.402    compressor/ra/ra/rowadder_0/cascade_fa_42/carryout[27]
    SLICE_X1Y98                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst7/CI
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.491 r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst7/CO[3]
                         net (fo=1, routed)           0.000     6.491    compressor/ra/ra/rowadder_0/cascade_fa_42/carryout[31]
    SLICE_X1Y99                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst8/CI
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.580 r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst8/CO[3]
                         net (fo=1, routed)           0.001     6.581    compressor/ra/ra/rowadder_0/cascade_fa_42/carryout[35]
    SLICE_X1Y100                                                      r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst9/CI
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.670 r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst9/CO[3]
                         net (fo=1, routed)           0.000     6.670    compressor/ra/ra/rowadder_0/cascade_fa_42/carryout[39]
    SLICE_X1Y101                                                      r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst10/CI
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.829 r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst10/O[0]
                         net (fo=1, routed)           1.654     8.483    dst40_OBUF[0]
    R18                                                               r  dst40_OBUF[0]_inst/I
    R18                  OBUF (Prop_obuf_I_O)         2.395    10.878 r  dst40_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.878    dst40[0]
    R18                                                               r  dst40[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src16_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst32[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.855ns  (logic 5.377ns (49.538%)  route 5.477ns (50.462%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT2=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE                         0.000     0.000 r  src16_reg[8]/C
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src16_reg[8]/Q
                         net (fo=5, routed)           1.049     1.362    compressor/comp/gpc8/lut6_2_inst1/I0
    SLICE_X8Y91                                                       r  compressor/comp/gpc8/lut6_2_inst1/LUT6/I0
    SLICE_X8Y91          LUT6 (Prop_lut6_I0_O)        0.211     1.573 r  compressor/comp/gpc8/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.573    compressor/comp/gpc8/lut6_2_inst1_n_1
    SLICE_X8Y91                                                       r  compressor/comp/gpc8/carry4_inst0/S[1]
    SLICE_X8Y91          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     2.005 r  compressor/comp/gpc8/carry4_inst0/O[2]
                         net (fo=4, routed)           0.821     2.827    compressor/comp/gpc154/stage1_17[1]
    SLICE_X10Y95                                                      r  compressor/comp/gpc154/lut4_prop1/I2
    SLICE_X10Y95         LUT4 (Prop_lut4_I2_O)        0.217     3.044 r  compressor/comp/gpc154/lut4_prop1/O
                         net (fo=1, routed)           0.000     3.044    compressor/comp/gpc154/lut4_prop1_n_0
    SLICE_X10Y95                                                      r  compressor/comp/gpc154/carry4_inst0/S[1]
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.446 r  compressor/comp/gpc154/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.907     4.352    compressor/comp/gpc232/stage2_21[0]
    SLICE_X8Y98                                                       r  compressor/comp/gpc232/lut4_prop0/I3
    SLICE_X8Y98          LUT4 (Prop_lut4_I3_O)        0.097     4.449 r  compressor/comp/gpc232/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.449    compressor/comp/gpc232/lut4_prop0_n_0
    SLICE_X8Y98                                                       r  compressor/comp/gpc232/carry4_inst0/S[0]
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     4.903 r  compressor/comp/gpc232/carry4_inst0/O[3]
                         net (fo=2, routed)           0.882     5.785    compressor/ra/ra/rowadder_0/cascade_fa_42/lut2_gene25_0[3]
    SLICE_X1Y97                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_42/lut2_prop24/I1
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.222     6.007 r  compressor/ra/ra/rowadder_0/cascade_fa_42/lut2_prop24/O
                         net (fo=1, routed)           0.000     6.007    compressor/ra/ra/rowadder_0/cascade_fa_42/prop[24]
    SLICE_X1Y97                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst6/S[0]
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.402 r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     6.402    compressor/ra/ra/rowadder_0/cascade_fa_42/carryout[27]
    SLICE_X1Y98                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst7/CI
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.491 r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst7/CO[3]
                         net (fo=1, routed)           0.000     6.491    compressor/ra/ra/rowadder_0/cascade_fa_42/carryout[31]
    SLICE_X1Y99                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst8/CI
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.650 r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst8/O[0]
                         net (fo=1, routed)           1.818     8.468    dst32_OBUF[0]
    P17                                                               r  dst32_OBUF[0]_inst/I
    P17                  OBUF (Prop_obuf_I_O)         2.386    10.855 r  dst32_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.855    dst32[0]
    P17                                                               r  dst32[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src16_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst25[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.854ns  (logic 5.497ns (50.648%)  route 5.356ns (49.352%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=2 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE                         0.000     0.000 r  src16_reg[8]/C
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src16_reg[8]/Q
                         net (fo=5, routed)           1.049     1.362    compressor/comp/gpc8/lut6_2_inst1/I0
    SLICE_X8Y91                                                       r  compressor/comp/gpc8/lut6_2_inst1/LUT6/I0
    SLICE_X8Y91          LUT6 (Prop_lut6_I0_O)        0.211     1.573 r  compressor/comp/gpc8/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.573    compressor/comp/gpc8/lut6_2_inst1_n_1
    SLICE_X8Y91                                                       r  compressor/comp/gpc8/carry4_inst0/S[1]
    SLICE_X8Y91          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     2.005 r  compressor/comp/gpc8/carry4_inst0/O[2]
                         net (fo=4, routed)           0.821     2.827    compressor/comp/gpc154/stage1_17[1]
    SLICE_X10Y95                                                      r  compressor/comp/gpc154/lut4_prop1/I2
    SLICE_X10Y95         LUT4 (Prop_lut4_I2_O)        0.217     3.044 r  compressor/comp/gpc154/lut4_prop1/O
                         net (fo=1, routed)           0.000     3.044    compressor/comp/gpc154/lut4_prop1_n_0
    SLICE_X10Y95                                                      r  compressor/comp/gpc154/carry4_inst0/S[1]
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.476 r  compressor/comp/gpc154/carry4_inst0/O[2]
                         net (fo=2, routed)           0.709     4.185    compressor/comp/gpc231/src0[2]
    SLICE_X9Y96                                                       r  compressor/comp/gpc231/lut2_prop0/I1
    SLICE_X9Y96          LUT2 (Prop_lut2_I1_O)        0.217     4.402 r  compressor/comp/gpc231/lut2_prop0/O
                         net (fo=1, routed)           0.000     4.402    compressor/comp/gpc231/lut2_prop0_n_0
    SLICE_X9Y96                                                       r  compressor/comp/gpc231/carry4_inst0/S[0]
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     4.809 r  compressor/comp/gpc231/carry4_inst0/O[2]
                         net (fo=2, routed)           0.779     5.588    compressor/ra/ra/rowadder_0/cascade_fa_42/lut2_gene23_0[2]
    SLICE_X1Y96                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_42/lut2_prop21/I1
    SLICE_X1Y96          LUT2 (Prop_lut2_I1_O)        0.230     5.818 r  compressor/ra/ra/rowadder_0/cascade_fa_42/lut2_prop21/O
                         net (fo=1, routed)           0.000     5.818    compressor/ra/ra/rowadder_0/cascade_fa_42/prop[21]
    SLICE_X1Y96                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst5/S[1]
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.230 r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     6.230    compressor/ra/ra/rowadder_0/cascade_fa_42/carryout[23]
    SLICE_X1Y97                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst6/CI
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.460 r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst6/O[1]
                         net (fo=1, routed)           1.998     8.457    dst25_OBUF[0]
    V15                                                               r  dst25_OBUF[0]_inst/I
    V15                  OBUF (Prop_obuf_I_O)         2.396    10.854 r  dst25_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.854    dst25[0]
    V15                                                               r  dst25[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src16_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst37[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.850ns  (logic 5.527ns (50.936%)  route 5.324ns (49.064%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT2=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE                         0.000     0.000 r  src16_reg[8]/C
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src16_reg[8]/Q
                         net (fo=5, routed)           1.049     1.362    compressor/comp/gpc8/lut6_2_inst1/I0
    SLICE_X8Y91                                                       r  compressor/comp/gpc8/lut6_2_inst1/LUT6/I0
    SLICE_X8Y91          LUT6 (Prop_lut6_I0_O)        0.211     1.573 r  compressor/comp/gpc8/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.573    compressor/comp/gpc8/lut6_2_inst1_n_1
    SLICE_X8Y91                                                       r  compressor/comp/gpc8/carry4_inst0/S[1]
    SLICE_X8Y91          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     2.005 r  compressor/comp/gpc8/carry4_inst0/O[2]
                         net (fo=4, routed)           0.821     2.827    compressor/comp/gpc154/stage1_17[1]
    SLICE_X10Y95                                                      r  compressor/comp/gpc154/lut4_prop1/I2
    SLICE_X10Y95         LUT4 (Prop_lut4_I2_O)        0.217     3.044 r  compressor/comp/gpc154/lut4_prop1/O
                         net (fo=1, routed)           0.000     3.044    compressor/comp/gpc154/lut4_prop1_n_0
    SLICE_X10Y95                                                      r  compressor/comp/gpc154/carry4_inst0/S[1]
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.446 r  compressor/comp/gpc154/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.907     4.352    compressor/comp/gpc232/stage2_21[0]
    SLICE_X8Y98                                                       r  compressor/comp/gpc232/lut4_prop0/I3
    SLICE_X8Y98          LUT4 (Prop_lut4_I3_O)        0.097     4.449 r  compressor/comp/gpc232/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.449    compressor/comp/gpc232/lut4_prop0_n_0
    SLICE_X8Y98                                                       r  compressor/comp/gpc232/carry4_inst0/S[0]
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     4.903 r  compressor/comp/gpc232/carry4_inst0/O[3]
                         net (fo=2, routed)           0.882     5.785    compressor/ra/ra/rowadder_0/cascade_fa_42/lut2_gene25_0[3]
    SLICE_X1Y97                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_42/lut2_prop24/I1
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.222     6.007 r  compressor/ra/ra/rowadder_0/cascade_fa_42/lut2_prop24/O
                         net (fo=1, routed)           0.000     6.007    compressor/ra/ra/rowadder_0/cascade_fa_42/prop[24]
    SLICE_X1Y97                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst6/S[0]
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.402 r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     6.402    compressor/ra/ra/rowadder_0/cascade_fa_42/carryout[27]
    SLICE_X1Y98                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst7/CI
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.491 r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst7/CO[3]
                         net (fo=1, routed)           0.000     6.491    compressor/ra/ra/rowadder_0/cascade_fa_42/carryout[31]
    SLICE_X1Y99                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst8/CI
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.580 r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst8/CO[3]
                         net (fo=1, routed)           0.001     6.581    compressor/ra/ra/rowadder_0/cascade_fa_42/carryout[35]
    SLICE_X1Y100                                                      r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst9/CI
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.811 r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst9/O[1]
                         net (fo=1, routed)           1.664     8.475    dst37_OBUF[0]
    N17                                                               r  dst37_OBUF[0]_inst/I
    N17                  OBUF (Prop_obuf_I_O)         2.376    10.850 r  dst37_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.850    dst37[0]
    N17                                                               r  dst37[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src16_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst38[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.830ns  (logic 5.501ns (50.795%)  route 5.329ns (49.205%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT2=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE                         0.000     0.000 r  src16_reg[8]/C
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src16_reg[8]/Q
                         net (fo=5, routed)           1.049     1.362    compressor/comp/gpc8/lut6_2_inst1/I0
    SLICE_X8Y91                                                       r  compressor/comp/gpc8/lut6_2_inst1/LUT6/I0
    SLICE_X8Y91          LUT6 (Prop_lut6_I0_O)        0.211     1.573 r  compressor/comp/gpc8/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.573    compressor/comp/gpc8/lut6_2_inst1_n_1
    SLICE_X8Y91                                                       r  compressor/comp/gpc8/carry4_inst0/S[1]
    SLICE_X8Y91          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     2.005 r  compressor/comp/gpc8/carry4_inst0/O[2]
                         net (fo=4, routed)           0.821     2.827    compressor/comp/gpc154/stage1_17[1]
    SLICE_X10Y95                                                      r  compressor/comp/gpc154/lut4_prop1/I2
    SLICE_X10Y95         LUT4 (Prop_lut4_I2_O)        0.217     3.044 r  compressor/comp/gpc154/lut4_prop1/O
                         net (fo=1, routed)           0.000     3.044    compressor/comp/gpc154/lut4_prop1_n_0
    SLICE_X10Y95                                                      r  compressor/comp/gpc154/carry4_inst0/S[1]
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.446 r  compressor/comp/gpc154/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.907     4.352    compressor/comp/gpc232/stage2_21[0]
    SLICE_X8Y98                                                       r  compressor/comp/gpc232/lut4_prop0/I3
    SLICE_X8Y98          LUT4 (Prop_lut4_I3_O)        0.097     4.449 r  compressor/comp/gpc232/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.449    compressor/comp/gpc232/lut4_prop0_n_0
    SLICE_X8Y98                                                       r  compressor/comp/gpc232/carry4_inst0/S[0]
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     4.903 r  compressor/comp/gpc232/carry4_inst0/O[3]
                         net (fo=2, routed)           0.882     5.785    compressor/ra/ra/rowadder_0/cascade_fa_42/lut2_gene25_0[3]
    SLICE_X1Y97                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_42/lut2_prop24/I1
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.222     6.007 r  compressor/ra/ra/rowadder_0/cascade_fa_42/lut2_prop24/O
                         net (fo=1, routed)           0.000     6.007    compressor/ra/ra/rowadder_0/cascade_fa_42/prop[24]
    SLICE_X1Y97                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst6/S[0]
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.402 r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     6.402    compressor/ra/ra/rowadder_0/cascade_fa_42/carryout[27]
    SLICE_X1Y98                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst7/CI
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.491 r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst7/CO[3]
                         net (fo=1, routed)           0.000     6.491    compressor/ra/ra/rowadder_0/cascade_fa_42/carryout[31]
    SLICE_X1Y99                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst8/CI
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.580 r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst8/CO[3]
                         net (fo=1, routed)           0.001     6.581    compressor/ra/ra/rowadder_0/cascade_fa_42/carryout[35]
    SLICE_X1Y100                                                      r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst9/CI
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.762 r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst9/O[2]
                         net (fo=1, routed)           1.669     8.431    dst38_OBUF[0]
    P14                                                               r  dst38_OBUF[0]_inst/I
    P14                  OBUF (Prop_obuf_I_O)         2.399    10.830 r  dst38_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.830    dst38[0]
    P14                                                               r  dst38[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src16_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst33[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.805ns  (logic 5.430ns (50.257%)  route 5.375ns (49.743%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT2=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE                         0.000     0.000 r  src16_reg[8]/C
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src16_reg[8]/Q
                         net (fo=5, routed)           1.049     1.362    compressor/comp/gpc8/lut6_2_inst1/I0
    SLICE_X8Y91                                                       r  compressor/comp/gpc8/lut6_2_inst1/LUT6/I0
    SLICE_X8Y91          LUT6 (Prop_lut6_I0_O)        0.211     1.573 r  compressor/comp/gpc8/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.573    compressor/comp/gpc8/lut6_2_inst1_n_1
    SLICE_X8Y91                                                       r  compressor/comp/gpc8/carry4_inst0/S[1]
    SLICE_X8Y91          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     2.005 r  compressor/comp/gpc8/carry4_inst0/O[2]
                         net (fo=4, routed)           0.821     2.827    compressor/comp/gpc154/stage1_17[1]
    SLICE_X10Y95                                                      r  compressor/comp/gpc154/lut4_prop1/I2
    SLICE_X10Y95         LUT4 (Prop_lut4_I2_O)        0.217     3.044 r  compressor/comp/gpc154/lut4_prop1/O
                         net (fo=1, routed)           0.000     3.044    compressor/comp/gpc154/lut4_prop1_n_0
    SLICE_X10Y95                                                      r  compressor/comp/gpc154/carry4_inst0/S[1]
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     3.446 r  compressor/comp/gpc154/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.907     4.352    compressor/comp/gpc232/stage2_21[0]
    SLICE_X8Y98                                                       r  compressor/comp/gpc232/lut4_prop0/I3
    SLICE_X8Y98          LUT4 (Prop_lut4_I3_O)        0.097     4.449 r  compressor/comp/gpc232/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.449    compressor/comp/gpc232/lut4_prop0_n_0
    SLICE_X8Y98                                                       r  compressor/comp/gpc232/carry4_inst0/S[0]
    SLICE_X8Y98          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     4.903 r  compressor/comp/gpc232/carry4_inst0/O[3]
                         net (fo=2, routed)           0.882     5.785    compressor/ra/ra/rowadder_0/cascade_fa_42/lut2_gene25_0[3]
    SLICE_X1Y97                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_42/lut2_prop24/I1
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.222     6.007 r  compressor/ra/ra/rowadder_0/cascade_fa_42/lut2_prop24/O
                         net (fo=1, routed)           0.000     6.007    compressor/ra/ra/rowadder_0/cascade_fa_42/prop[24]
    SLICE_X1Y97                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst6/S[0]
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     6.402 r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     6.402    compressor/ra/ra/rowadder_0/cascade_fa_42/carryout[27]
    SLICE_X1Y98                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst7/CI
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.491 r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst7/CO[3]
                         net (fo=1, routed)           0.000     6.491    compressor/ra/ra/rowadder_0/cascade_fa_42/carryout[31]
    SLICE_X1Y99                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst8/CI
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.721 r  compressor/ra/ra/rowadder_0/cascade_fa_42/carry4_inst8/O[1]
                         net (fo=1, routed)           1.716     8.437    dst33_OBUF[0]
    N16                                                               r  dst33_OBUF[0]_inst/I
    N16                  OBUF (Prop_obuf_I_O)         2.368    10.805 r  dst33_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.805    dst33[0]
    N16                                                               r  dst33[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src14_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src14_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.191ns  (logic 0.128ns (66.907%)  route 0.063ns (33.093%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE                         0.000     0.000 r  src14_reg[9]/C
    SLICE_X7Y96          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src14_reg[9]/Q
                         net (fo=5, routed)           0.063     0.191    src14[9]
    SLICE_X7Y96          FDRE                                         r  src14_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src29_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src29_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.213ns  (logic 0.148ns (69.361%)  route 0.065ns (30.639%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE                         0.000     0.000 r  src29_reg[9]/C
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  src29_reg[9]/Q
                         net (fo=5, routed)           0.065     0.213    src29[9]
    SLICE_X2Y103         FDRE                                         r  src29_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src19_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src19_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.128ns (53.455%)  route 0.111ns (46.545%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE                         0.000     0.000 r  src19_reg[1]/C
    SLICE_X11Y96         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src19_reg[1]/Q
                         net (fo=5, routed)           0.111     0.239    src19[1]
    SLICE_X11Y95         FDRE                                         r  src19_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.128ns (53.455%)  route 0.111ns (46.545%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE                         0.000     0.000 r  src9_reg[5]/C
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src9_reg[5]/Q
                         net (fo=2, routed)           0.111     0.239    src9[5]
    SLICE_X5Y95          FDRE                                         r  src9_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src4_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.141ns (57.162%)  route 0.106ns (42.838%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE                         0.000     0.000 r  src4_reg[2]/C
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src4_reg[2]/Q
                         net (fo=5, routed)           0.106     0.247    src4[2]
    SLICE_X2Y92          FDRE                                         r  src4_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src13_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.141ns (57.067%)  route 0.106ns (42.933%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE                         0.000     0.000 r  src13_reg[0]/C
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src13_reg[0]/Q
                         net (fo=5, routed)           0.106     0.247    src13[0]
    SLICE_X2Y97          FDRE                                         r  src13_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src20_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src20_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.590%)  route 0.120ns (48.410%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDRE                         0.000     0.000 r  src20_reg[9]/C
    SLICE_X13Y97         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src20_reg[9]/Q
                         net (fo=5, routed)           0.120     0.248    src20[9]
    SLICE_X12Y96         FDRE                                         r  src20_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src14_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src14_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.491%)  route 0.109ns (43.509%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE                         0.000     0.000 r  src14_reg[10]/C
    SLICE_X7Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src14_reg[10]/Q
                         net (fo=5, routed)           0.109     0.250    src14[10]
    SLICE_X7Y96          FDRE                                         r  src14_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.207%)  route 0.122ns (48.793%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE                         0.000     0.000 r  src9_reg[6]/C
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src9_reg[6]/Q
                         net (fo=3, routed)           0.122     0.250    src9[6]
    SLICE_X5Y93          FDRE                                         r  src9_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.207%)  route 0.122ns (48.793%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE                         0.000     0.000 r  src9_reg[7]/C
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src9_reg[7]/Q
                         net (fo=3, routed)           0.122     0.250    src9[7]
    SLICE_X5Y93          FDRE                                         r  src9_reg[8]/D
  -------------------------------------------------------------------    -------------------





