# Professional Projects Portfolio

![8852 jpg_wh860](https://github.com/user-attachments/assets/b6a5815c-c0e7-41c4-9f67-b0abc68fb3f9)

Welcome to my professional project showcase!  
I’m P. Venkata Lakshmi Bhavana, an ECE undergraduate from RGUKT-Ongole, passionate about VLSI Design, Embedded Systems, and IoT. This repository contains a curated list of my academic and personal projects,reflecting my technical journey and skills.

---

## Table of Contents
- [Overview](#overview)
- [VLSI Projects](#vlsi-projects)
- [IoT & Embedded Projects](#iot--embedded-projects)
- [Tools & Skills](#tools--skills)
- [Achievements](#achievements)
- [About Me](#about-me)
- [Contact](#contact)

---

## Overview

This portfolio highlights my hands-on experience in digital design, embedded systems, and IoT. Each project demonstrates my ability to conceptualize, design, and implement practical solutions using industry-standard tools and platforms.

---

## VLSI Projects

### 1. 16-bit ALU using FPGA (Basys3 Board)
- Designed a 16-bit ALU in Verilog to perform arithmetic and logic operations.
- Simulated and tested using Xilinx Vivado on the Basys3 FPGA board.
- Validated performance through real-time hardware testing.

### 2. RISC-ISA Processor Design using Xilinx Vivado
- Implemented a custom RISC-ISA architecture in Verilog.
- Used Xilinx Vivado for simulation and synthesis.
- Focused on efficient instruction execution and functional verification.

### 3. Traffic Control System using FPGA (Nexys4DDR Board)
- Developed a real-time traffic system using Finite State Machines (FSM).
- Designed and simulated using Verilog HDL in Vivado.
- Successfully tested on Nexys4DDR FPGA board.

### 4. Electronic Voting Machine (EVM)
- Designed a secure digital voting system using Verilog.
- Enabled accurate vote casting and result display through simulation.

### 5. Smart Car Parking System
- Created a Verilog-based project for automated parking slot management and entry control.
- Simulated and tested in Xilinx Vivado using FSM design methodology.

### 6. Vending Machine Logic Design
- Developed logic for product selection and transaction handling.
- Modeled using FSMs and simulated in Vivado.

### 7. Low Pass FIR Filter Design
- Created a Finite Impulse Response (FIR) filter in Verilog for signal processing.
- Verified filter response through waveform analysis in Vivado.

### 8. Traffic Light Controller with Pedestrian Input
- Built a sequential control system using FSM in Verilog.
- Supported pedestrian input and tested for real-time signal handling.

---
## IoT & Embedded Projects

### 1. Line Following Robot
- Designed an autonomous navigation robot using IR sensors and motor drivers.

### 2. Smart Door Lock System
- Developed a smart locking system using solenoid lock, IR sensor, and microcontroller.

---

## Tools & Skills

- **Languages**: Verilog HDL, C/C++, Python (Basic)
- **EDA Tools**: Xilinx Vivado, ISE
- **Platforms**: Arduino IDE, Arduino cloud, NodeMCU, FPGA (Basys3, Nexys4DDR)
- **Other Tools**: MATLAB, IoT Sensors & Robotics

---

## Achievements

- *Academic Excellence:* Consistent top performer in ECE curriculum at RGUKT-Ongole.
- *Project Showcases:* Presented projects at college technical fests and symposiums.
- *Certifications:* [Add any completed online courses, certifications, or workshops relevant to VLSI/Embedded/IoT.]

---

## About Me

- I'm currently pursuing my B.Tech in Electronics and Communication Engineering at RGUKT-Ongole.  
- I’m driven by a passion for digital systems, automation, and solving real-world problems through electronics.  
- This repository reflects my technical journey and skills in VLSI and embedded domains.
- My career goal is to become a VLSI design engineer, contributing to innovative hardware solutions and collaborating with industry professionals.
- I am actively seeking internship opportunities to gain hands-on experience and expand my professional network.

---

## Contact

[![Email](https://img.shields.io/badge/Email-bhavanapuckakayala@gmail.com-blue?logo=gmail&logoColor=white)](mailto:bhavanapuckakayala@gmail.com)
[![LinkedIn](https://img.shields.io/badge/LinkedIn-View_Profile-blue?logo=linkedin)](https://surl.li/cftmdh)
[![GitHub](https://img.shields.io/badge/GitHub-caprizz08-181717?logo=github)](https://github.com/caprizz08)

---
