Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec  5 18:17:48 2021
| Host         : DESKTOP-N94V8PR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FinalPipelineCPU_timing_summary_routed.rpt -pb FinalPipelineCPU_timing_summary_routed.pb -rpx FinalPipelineCPU_timing_summary_routed.rpx -warn_on_violation
| Design       : FinalPipelineCPU
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: btn_inout/btn_out_reg[0]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 121 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.111        0.000                      0                  230        0.164        0.000                      0                  230        3.020        0.000                       0                   164  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.111        0.000                      0                  230        0.164        0.000                      0                  230        3.020        0.000                       0                   164  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.111ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.111ns  (required time - arrival time)
  Source:                 ssd1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd1/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.425ns  (logic 1.080ns (24.406%)  route 3.345ns (75.594%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.466ns = ( 13.466 - 8.000 ) 
    Source Clock Delay      (SCD):    5.954ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.856     5.954    ssd1/sysclk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  ssd1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDRE (Prop_fdre_C_Q)         0.456     6.410 f  ssd1/counter_reg[5]/Q
                         net (fo=2, routed)           0.701     7.111    ssd1/counter_reg_n_0_[5]
    SLICE_X112Y82        LUT4 (Prop_lut4_I1_O)        0.124     7.235 f  ssd1/counter[31]_i_8__0/O
                         net (fo=1, routed)           0.811     8.046    ssd1/counter[31]_i_8__0_n_0
    SLICE_X112Y81        LUT5 (Prop_lut5_I4_O)        0.152     8.198 f  ssd1/counter[31]_i_4__0/O
                         net (fo=2, routed)           0.969     9.167    ssd1/counter[31]_i_4__0_n_0
    SLICE_X112Y85        LUT4 (Prop_lut4_I1_O)        0.348     9.515 r  ssd1/counter[31]_i_1__1/O
                         net (fo=31, routed)          0.864    10.379    ssd1/sclk
    SLICE_X113Y82        FDRE                                         r  ssd1/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.678    13.466    ssd1/sysclk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  ssd1/counter_reg[5]/C
                         clock pessimism              0.488    13.954    
                         clock uncertainty           -0.035    13.918    
    SLICE_X113Y82        FDRE (Setup_fdre_C_R)       -0.429    13.489    ssd1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.489    
                         arrival time                         -10.379    
  -------------------------------------------------------------------
                         slack                                  3.111    

Slack (MET) :             3.111ns  (required time - arrival time)
  Source:                 ssd1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd1/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.425ns  (logic 1.080ns (24.406%)  route 3.345ns (75.594%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.466ns = ( 13.466 - 8.000 ) 
    Source Clock Delay      (SCD):    5.954ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.856     5.954    ssd1/sysclk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  ssd1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDRE (Prop_fdre_C_Q)         0.456     6.410 f  ssd1/counter_reg[5]/Q
                         net (fo=2, routed)           0.701     7.111    ssd1/counter_reg_n_0_[5]
    SLICE_X112Y82        LUT4 (Prop_lut4_I1_O)        0.124     7.235 f  ssd1/counter[31]_i_8__0/O
                         net (fo=1, routed)           0.811     8.046    ssd1/counter[31]_i_8__0_n_0
    SLICE_X112Y81        LUT5 (Prop_lut5_I4_O)        0.152     8.198 f  ssd1/counter[31]_i_4__0/O
                         net (fo=2, routed)           0.969     9.167    ssd1/counter[31]_i_4__0_n_0
    SLICE_X112Y85        LUT4 (Prop_lut4_I1_O)        0.348     9.515 r  ssd1/counter[31]_i_1__1/O
                         net (fo=31, routed)          0.864    10.379    ssd1/sclk
    SLICE_X113Y82        FDRE                                         r  ssd1/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.678    13.466    ssd1/sysclk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  ssd1/counter_reg[6]/C
                         clock pessimism              0.488    13.954    
                         clock uncertainty           -0.035    13.918    
    SLICE_X113Y82        FDRE (Setup_fdre_C_R)       -0.429    13.489    ssd1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         13.489    
                         arrival time                         -10.379    
  -------------------------------------------------------------------
                         slack                                  3.111    

Slack (MET) :             3.111ns  (required time - arrival time)
  Source:                 ssd1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd1/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.425ns  (logic 1.080ns (24.406%)  route 3.345ns (75.594%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.466ns = ( 13.466 - 8.000 ) 
    Source Clock Delay      (SCD):    5.954ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.856     5.954    ssd1/sysclk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  ssd1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDRE (Prop_fdre_C_Q)         0.456     6.410 f  ssd1/counter_reg[5]/Q
                         net (fo=2, routed)           0.701     7.111    ssd1/counter_reg_n_0_[5]
    SLICE_X112Y82        LUT4 (Prop_lut4_I1_O)        0.124     7.235 f  ssd1/counter[31]_i_8__0/O
                         net (fo=1, routed)           0.811     8.046    ssd1/counter[31]_i_8__0_n_0
    SLICE_X112Y81        LUT5 (Prop_lut5_I4_O)        0.152     8.198 f  ssd1/counter[31]_i_4__0/O
                         net (fo=2, routed)           0.969     9.167    ssd1/counter[31]_i_4__0_n_0
    SLICE_X112Y85        LUT4 (Prop_lut4_I1_O)        0.348     9.515 r  ssd1/counter[31]_i_1__1/O
                         net (fo=31, routed)          0.864    10.379    ssd1/sclk
    SLICE_X113Y82        FDRE                                         r  ssd1/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.678    13.466    ssd1/sysclk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  ssd1/counter_reg[7]/C
                         clock pessimism              0.488    13.954    
                         clock uncertainty           -0.035    13.918    
    SLICE_X113Y82        FDRE (Setup_fdre_C_R)       -0.429    13.489    ssd1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         13.489    
                         arrival time                         -10.379    
  -------------------------------------------------------------------
                         slack                                  3.111    

Slack (MET) :             3.111ns  (required time - arrival time)
  Source:                 ssd1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd1/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.425ns  (logic 1.080ns (24.406%)  route 3.345ns (75.594%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.466ns = ( 13.466 - 8.000 ) 
    Source Clock Delay      (SCD):    5.954ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.856     5.954    ssd1/sysclk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  ssd1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDRE (Prop_fdre_C_Q)         0.456     6.410 f  ssd1/counter_reg[5]/Q
                         net (fo=2, routed)           0.701     7.111    ssd1/counter_reg_n_0_[5]
    SLICE_X112Y82        LUT4 (Prop_lut4_I1_O)        0.124     7.235 f  ssd1/counter[31]_i_8__0/O
                         net (fo=1, routed)           0.811     8.046    ssd1/counter[31]_i_8__0_n_0
    SLICE_X112Y81        LUT5 (Prop_lut5_I4_O)        0.152     8.198 f  ssd1/counter[31]_i_4__0/O
                         net (fo=2, routed)           0.969     9.167    ssd1/counter[31]_i_4__0_n_0
    SLICE_X112Y85        LUT4 (Prop_lut4_I1_O)        0.348     9.515 r  ssd1/counter[31]_i_1__1/O
                         net (fo=31, routed)          0.864    10.379    ssd1/sclk
    SLICE_X113Y82        FDRE                                         r  ssd1/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.678    13.466    ssd1/sysclk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  ssd1/counter_reg[8]/C
                         clock pessimism              0.488    13.954    
                         clock uncertainty           -0.035    13.918    
    SLICE_X113Y82        FDRE (Setup_fdre_C_R)       -0.429    13.489    ssd1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         13.489    
                         arrival time                         -10.379    
  -------------------------------------------------------------------
                         slack                                  3.111    

Slack (MET) :             3.127ns  (required time - arrival time)
  Source:                 ssd1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 1.080ns (24.644%)  route 3.302ns (75.356%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 13.464 - 8.000 ) 
    Source Clock Delay      (SCD):    5.954ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.856     5.954    ssd1/sysclk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  ssd1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDRE (Prop_fdre_C_Q)         0.456     6.410 f  ssd1/counter_reg[5]/Q
                         net (fo=2, routed)           0.701     7.111    ssd1/counter_reg_n_0_[5]
    SLICE_X112Y82        LUT4 (Prop_lut4_I1_O)        0.124     7.235 f  ssd1/counter[31]_i_8__0/O
                         net (fo=1, routed)           0.811     8.046    ssd1/counter[31]_i_8__0_n_0
    SLICE_X112Y81        LUT5 (Prop_lut5_I4_O)        0.152     8.198 f  ssd1/counter[31]_i_4__0/O
                         net (fo=2, routed)           0.969     9.167    ssd1/counter[31]_i_4__0_n_0
    SLICE_X112Y85        LUT4 (Prop_lut4_I1_O)        0.348     9.515 r  ssd1/counter[31]_i_1__1/O
                         net (fo=31, routed)          0.821    10.336    ssd1/sclk
    SLICE_X113Y81        FDRE                                         r  ssd1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.676    13.464    ssd1/sysclk_IBUF_BUFG
    SLICE_X113Y81        FDRE                                         r  ssd1/counter_reg[1]/C
                         clock pessimism              0.464    13.928    
                         clock uncertainty           -0.035    13.892    
    SLICE_X113Y81        FDRE (Setup_fdre_C_R)       -0.429    13.463    ssd1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.463    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                  3.127    

Slack (MET) :             3.127ns  (required time - arrival time)
  Source:                 ssd1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd1/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 1.080ns (24.644%)  route 3.302ns (75.356%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 13.464 - 8.000 ) 
    Source Clock Delay      (SCD):    5.954ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.856     5.954    ssd1/sysclk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  ssd1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDRE (Prop_fdre_C_Q)         0.456     6.410 f  ssd1/counter_reg[5]/Q
                         net (fo=2, routed)           0.701     7.111    ssd1/counter_reg_n_0_[5]
    SLICE_X112Y82        LUT4 (Prop_lut4_I1_O)        0.124     7.235 f  ssd1/counter[31]_i_8__0/O
                         net (fo=1, routed)           0.811     8.046    ssd1/counter[31]_i_8__0_n_0
    SLICE_X112Y81        LUT5 (Prop_lut5_I4_O)        0.152     8.198 f  ssd1/counter[31]_i_4__0/O
                         net (fo=2, routed)           0.969     9.167    ssd1/counter[31]_i_4__0_n_0
    SLICE_X112Y85        LUT4 (Prop_lut4_I1_O)        0.348     9.515 r  ssd1/counter[31]_i_1__1/O
                         net (fo=31, routed)          0.821    10.336    ssd1/sclk
    SLICE_X113Y81        FDRE                                         r  ssd1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.676    13.464    ssd1/sysclk_IBUF_BUFG
    SLICE_X113Y81        FDRE                                         r  ssd1/counter_reg[2]/C
                         clock pessimism              0.464    13.928    
                         clock uncertainty           -0.035    13.892    
    SLICE_X113Y81        FDRE (Setup_fdre_C_R)       -0.429    13.463    ssd1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.463    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                  3.127    

Slack (MET) :             3.127ns  (required time - arrival time)
  Source:                 ssd1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd1/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 1.080ns (24.644%)  route 3.302ns (75.356%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 13.464 - 8.000 ) 
    Source Clock Delay      (SCD):    5.954ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.856     5.954    ssd1/sysclk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  ssd1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDRE (Prop_fdre_C_Q)         0.456     6.410 f  ssd1/counter_reg[5]/Q
                         net (fo=2, routed)           0.701     7.111    ssd1/counter_reg_n_0_[5]
    SLICE_X112Y82        LUT4 (Prop_lut4_I1_O)        0.124     7.235 f  ssd1/counter[31]_i_8__0/O
                         net (fo=1, routed)           0.811     8.046    ssd1/counter[31]_i_8__0_n_0
    SLICE_X112Y81        LUT5 (Prop_lut5_I4_O)        0.152     8.198 f  ssd1/counter[31]_i_4__0/O
                         net (fo=2, routed)           0.969     9.167    ssd1/counter[31]_i_4__0_n_0
    SLICE_X112Y85        LUT4 (Prop_lut4_I1_O)        0.348     9.515 r  ssd1/counter[31]_i_1__1/O
                         net (fo=31, routed)          0.821    10.336    ssd1/sclk
    SLICE_X113Y81        FDRE                                         r  ssd1/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.676    13.464    ssd1/sysclk_IBUF_BUFG
    SLICE_X113Y81        FDRE                                         r  ssd1/counter_reg[3]/C
                         clock pessimism              0.464    13.928    
                         clock uncertainty           -0.035    13.892    
    SLICE_X113Y81        FDRE (Setup_fdre_C_R)       -0.429    13.463    ssd1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.463    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                  3.127    

Slack (MET) :             3.127ns  (required time - arrival time)
  Source:                 ssd1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd1/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 1.080ns (24.644%)  route 3.302ns (75.356%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.464ns = ( 13.464 - 8.000 ) 
    Source Clock Delay      (SCD):    5.954ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.856     5.954    ssd1/sysclk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  ssd1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDRE (Prop_fdre_C_Q)         0.456     6.410 f  ssd1/counter_reg[5]/Q
                         net (fo=2, routed)           0.701     7.111    ssd1/counter_reg_n_0_[5]
    SLICE_X112Y82        LUT4 (Prop_lut4_I1_O)        0.124     7.235 f  ssd1/counter[31]_i_8__0/O
                         net (fo=1, routed)           0.811     8.046    ssd1/counter[31]_i_8__0_n_0
    SLICE_X112Y81        LUT5 (Prop_lut5_I4_O)        0.152     8.198 f  ssd1/counter[31]_i_4__0/O
                         net (fo=2, routed)           0.969     9.167    ssd1/counter[31]_i_4__0_n_0
    SLICE_X112Y85        LUT4 (Prop_lut4_I1_O)        0.348     9.515 r  ssd1/counter[31]_i_1__1/O
                         net (fo=31, routed)          0.821    10.336    ssd1/sclk
    SLICE_X113Y81        FDRE                                         r  ssd1/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.676    13.464    ssd1/sysclk_IBUF_BUFG
    SLICE_X113Y81        FDRE                                         r  ssd1/counter_reg[4]/C
                         clock pessimism              0.464    13.928    
                         clock uncertainty           -0.035    13.892    
    SLICE_X113Y81        FDRE (Setup_fdre_C_R)       -0.429    13.463    ssd1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.463    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                  3.127    

Slack (MET) :             3.227ns  (required time - arrival time)
  Source:                 ssd1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd1/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.080ns (25.203%)  route 3.205ns (74.797%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.467ns = ( 13.467 - 8.000 ) 
    Source Clock Delay      (SCD):    5.954ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.856     5.954    ssd1/sysclk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  ssd1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDRE (Prop_fdre_C_Q)         0.456     6.410 f  ssd1/counter_reg[5]/Q
                         net (fo=2, routed)           0.701     7.111    ssd1/counter_reg_n_0_[5]
    SLICE_X112Y82        LUT4 (Prop_lut4_I1_O)        0.124     7.235 f  ssd1/counter[31]_i_8__0/O
                         net (fo=1, routed)           0.811     8.046    ssd1/counter[31]_i_8__0_n_0
    SLICE_X112Y81        LUT5 (Prop_lut5_I4_O)        0.152     8.198 f  ssd1/counter[31]_i_4__0/O
                         net (fo=2, routed)           0.969     9.167    ssd1/counter[31]_i_4__0_n_0
    SLICE_X112Y85        LUT4 (Prop_lut4_I1_O)        0.348     9.515 r  ssd1/counter[31]_i_1__1/O
                         net (fo=31, routed)          0.724    10.239    ssd1/sclk
    SLICE_X113Y83        FDRE                                         r  ssd1/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.679    13.467    ssd1/sysclk_IBUF_BUFG
    SLICE_X113Y83        FDRE                                         r  ssd1/counter_reg[10]/C
                         clock pessimism              0.464    13.931    
                         clock uncertainty           -0.035    13.895    
    SLICE_X113Y83        FDRE (Setup_fdre_C_R)       -0.429    13.466    ssd1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         13.466    
                         arrival time                         -10.239    
  -------------------------------------------------------------------
                         slack                                  3.227    

Slack (MET) :             3.227ns  (required time - arrival time)
  Source:                 ssd1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ssd1/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.080ns (25.203%)  route 3.205ns (74.797%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.467ns = ( 13.467 - 8.000 ) 
    Source Clock Delay      (SCD):    5.954ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.856     5.954    ssd1/sysclk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  ssd1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDRE (Prop_fdre_C_Q)         0.456     6.410 f  ssd1/counter_reg[5]/Q
                         net (fo=2, routed)           0.701     7.111    ssd1/counter_reg_n_0_[5]
    SLICE_X112Y82        LUT4 (Prop_lut4_I1_O)        0.124     7.235 f  ssd1/counter[31]_i_8__0/O
                         net (fo=1, routed)           0.811     8.046    ssd1/counter[31]_i_8__0_n_0
    SLICE_X112Y81        LUT5 (Prop_lut5_I4_O)        0.152     8.198 f  ssd1/counter[31]_i_4__0/O
                         net (fo=2, routed)           0.969     9.167    ssd1/counter[31]_i_4__0_n_0
    SLICE_X112Y85        LUT4 (Prop_lut4_I1_O)        0.348     9.515 r  ssd1/counter[31]_i_1__1/O
                         net (fo=31, routed)          0.724    10.239    ssd1/sclk
    SLICE_X113Y83        FDRE                                         r  ssd1/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.679    13.467    ssd1/sysclk_IBUF_BUFG
    SLICE_X113Y83        FDRE                                         r  ssd1/counter_reg[11]/C
                         clock pessimism              0.464    13.931    
                         clock uncertainty           -0.035    13.895    
    SLICE_X113Y83        FDRE (Setup_fdre_C_R)       -0.429    13.466    ssd1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         13.466    
                         arrival time                         -10.239    
  -------------------------------------------------------------------
                         slack                                  3.227    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 btn_inout/btns_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btn_inout/btns_reg[8][1]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.302%)  route 0.122ns (42.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.632     1.742    btn_inout/sysclk_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  btn_inout/btns_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDRE (Prop_fdre_C_Q)         0.164     1.906 r  btn_inout/btns_reg[5][1]/Q
                         net (fo=2, routed)           0.122     2.028    btn_inout/p_3_in
    SLICE_X112Y83        SRL16E                                       r  btn_inout/btns_reg[8][1]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.901     2.268    btn_inout/sysclk_IBUF_BUFG
    SLICE_X112Y83        SRL16E                                       r  btn_inout/btns_reg[8][1]_srl3/CLK
                         clock pessimism             -0.512     1.755    
    SLICE_X112Y83        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.864    btn_inout/btns_reg[8][1]_srl3
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 btn_inout/btns_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btn_inout/btns_reg[8][0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.632     1.742    btn_inout/sysclk_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  btn_inout/btns_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDRE (Prop_fdre_C_Q)         0.164     1.906 r  btn_inout/btns_reg[5][0]/Q
                         net (fo=2, routed)           0.122     2.028    btn_inout/btns_reg_n_0_[5][0]
    SLICE_X112Y83        SRL16E                                       r  btn_inout/btns_reg[8][0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.901     2.268    btn_inout/sysclk_IBUF_BUFG
    SLICE_X112Y83        SRL16E                                       r  btn_inout/btns_reg[8][0]_srl3/CLK
                         clock pessimism             -0.512     1.755    
    SLICE_X112Y83        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.857    btn_inout/btns_reg[8][0]_srl3
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 btn_inout/btns_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btn_inout/btns_reg[8][2]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.760%)  route 0.120ns (42.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.632     1.742    btn_inout/sysclk_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  btn_inout/btns_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDRE (Prop_fdre_C_Q)         0.164     1.906 r  btn_inout/btns_reg[5][2]/Q
                         net (fo=2, routed)           0.120     2.026    btn_inout/p_6_in
    SLICE_X112Y83        SRL16E                                       r  btn_inout/btns_reg[8][2]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.901     2.268    btn_inout/sysclk_IBUF_BUFG
    SLICE_X112Y83        SRL16E                                       r  btn_inout/btns_reg[8][2]_srl3/CLK
                         clock pessimism             -0.512     1.755    
    SLICE_X112Y83        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.849    btn_inout/btns_reg[8][2]_srl3
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 btn_inout/btn_p1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btn_inout/btn_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.629     1.739    btn_inout/sysclk_IBUF_BUFG
    SLICE_X112Y81        FDRE                                         r  btn_inout/btn_p1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDRE (Prop_fdre_C_Q)         0.148     1.887 f  btn_inout/btn_p1_reg[1]/Q
                         net (fo=1, routed)           0.059     1.946    btn_inout/p_2_in
    SLICE_X112Y81        LUT2 (Prop_lut2_I1_O)        0.098     2.044 r  btn_inout/btn_out[1]_i_1/O
                         net (fo=1, routed)           0.000     2.044    btn_inout/p_7_out[1]
    SLICE_X112Y81        FDRE                                         r  btn_inout/btn_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.899     2.266    btn_inout/sysclk_IBUF_BUFG
    SLICE_X112Y81        FDRE                                         r  btn_inout/btn_out_reg[1]/C
                         clock pessimism             -0.526     1.739    
    SLICE_X112Y81        FDRE (Hold_fdre_C_D)         0.120     1.859    btn_inout/btn_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 btn_inout/btn_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btn_inout/btn_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.267ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.631     1.741    btn_inout/sysclk_IBUF_BUFG
    SLICE_X107Y86        FDRE                                         r  btn_inout/btn_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y86        FDRE (Prop_fdre_C_Q)         0.128     1.869 f  btn_inout/btn_p1_reg[0]/Q
                         net (fo=1, routed)           0.053     1.923    btn_inout/btn_p1_reg_n_0_[0]
    SLICE_X107Y86        LUT2 (Prop_lut2_I1_O)        0.099     2.022 r  btn_inout/btn_out[0]_i_1/O
                         net (fo=1, routed)           0.000     2.022    btn_inout/p_7_out[0]
    SLICE_X107Y86        FDRE                                         r  btn_inout/btn_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.900     2.267    btn_inout/sysclk_IBUF_BUFG
    SLICE_X107Y86        FDRE                                         r  btn_inout/btn_out_reg[0]/C
                         clock pessimism             -0.525     1.741    
    SLICE_X107Y86        FDRE (Hold_fdre_C_D)         0.092     1.833    btn_inout/btn_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 btn_inout/btn_p0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btn_inout/btn_p1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.802%)  route 0.115ns (41.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.267ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.630     1.740    btn_inout/sysclk_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  btn_inout/btn_p0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.164     1.904 r  btn_inout/btn_p0_reg[2]/Q
                         net (fo=2, routed)           0.115     2.019    btn_inout/p_5_in7_in
    SLICE_X110Y82        FDRE                                         r  btn_inout/btn_p1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.900     2.267    btn_inout/sysclk_IBUF_BUFG
    SLICE_X110Y82        FDRE                                         r  btn_inout/btn_p1_reg[2]/C
                         clock pessimism             -0.512     1.754    
    SLICE_X110Y82        FDRE (Hold_fdre_C_D)         0.075     1.829    btn_inout/btn_p1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 btn_inout/btn_p1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btn_inout/btn_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.267ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.630     1.740    btn_inout/sysclk_IBUF_BUFG
    SLICE_X110Y82        FDRE                                         r  btn_inout/btn_p1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDRE (Prop_fdre_C_Q)         0.128     1.868 f  btn_inout/btn_p1_reg[2]/Q
                         net (fo=1, routed)           0.062     1.930    btn_inout/p_4_in
    SLICE_X110Y82        LUT2 (Prop_lut2_I1_O)        0.099     2.029 r  btn_inout/btn_out[2]_i_1/O
                         net (fo=1, routed)           0.000     2.029    btn_inout/p_7_out[2]
    SLICE_X110Y82        FDRE                                         r  btn_inout/btn_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.900     2.267    btn_inout/sysclk_IBUF_BUFG
    SLICE_X110Y82        FDRE                                         r  btn_inout/btn_out_reg[2]/C
                         clock pessimism             -0.526     1.740    
    SLICE_X110Y82        FDRE (Hold_fdre_C_D)         0.091     1.831    btn_inout/btn_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 btn_inout/btns_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btn_inout/btn_p0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.917%)  route 0.129ns (38.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.267ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.632     1.742    btn_inout/sysclk_IBUF_BUFG
    SLICE_X112Y84        FDRE                                         r  btn_inout/btns_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDRE (Prop_fdre_C_Q)         0.164     1.906 r  btn_inout/btns_reg[5][1]/Q
                         net (fo=2, routed)           0.129     2.035    btn_inout/p_3_in
    SLICE_X112Y82        LUT3 (Prop_lut3_I1_O)        0.045     2.080 r  btn_inout/btn_p0[1]_i_1/O
                         net (fo=1, routed)           0.000     2.080    btn_inout/btn_p0[1]_i_1_n_0
    SLICE_X112Y82        FDRE                                         r  btn_inout/btn_p0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.900     2.267    btn_inout/sysclk_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  btn_inout/btn_p0_reg[1]/C
                         clock pessimism             -0.512     1.754    
    SLICE_X112Y82        FDRE (Hold_fdre_C_D)         0.120     1.874    btn_inout/btn_p0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 btn_inout/btn_p0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btn_inout/btn_p1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.942%)  route 0.119ns (42.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.630     1.740    btn_inout/sysclk_IBUF_BUFG
    SLICE_X112Y82        FDRE                                         r  btn_inout/btn_p0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.164     1.904 r  btn_inout/btn_p0_reg[1]/Q
                         net (fo=2, routed)           0.119     2.023    btn_inout/p_3_in4_in
    SLICE_X112Y81        FDRE                                         r  btn_inout/btn_p1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.899     2.266    btn_inout/sysclk_IBUF_BUFG
    SLICE_X112Y81        FDRE                                         r  btn_inout/btn_p1_reg[1]/C
                         clock pessimism             -0.512     1.753    
    SLICE_X112Y81        FDRE (Hold_fdre_C_D)         0.060     1.813    btn_inout/btn_p1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 addrt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            addra_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.629     1.739    sysclk_IBUF_BUFG
    SLICE_X111Y81        FDRE                                         r  addrt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.141     1.880 r  addrt_reg[0]/Q
                         net (fo=5, routed)           0.131     2.011    addrt_reg[0]
    SLICE_X110Y81        LUT3 (Prop_lut3_I0_O)        0.045     2.056 r  addra[0]_i_1/O
                         net (fo=1, routed)           0.000     2.056    p_1_in[0]
    SLICE_X110Y81        FDRE                                         r  addra_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.899     2.266    sysclk_IBUF_BUFG
    SLICE_X110Y81        FDRE                                         r  addra_reg[0]/C
                         clock pessimism             -0.513     1.752    
    SLICE_X110Y81        FDRE (Hold_fdre_C_D)         0.091     1.843    addra_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X5Y16    bram_cpu/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X5Y16    bram_cpu/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X110Y81   addra_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X110Y81   addra_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X110Y81   addra_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X110Y81   addra_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X108Y80   addrb_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X108Y80   addrb_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X108Y80   addrb_reg[2]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X112Y84   btn_inout/btns_reg[4][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X112Y84   btn_inout/btns_reg[4][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X112Y84   btn_inout/btns_reg[4][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X112Y84   btn_inout/btns_reg[4][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X112Y83   btn_inout/btns_reg[8][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X112Y83   btn_inout/btns_reg[8][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X112Y83   btn_inout/btns_reg[8][2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X112Y83   btn_inout/btns_reg[8][3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X112Y83   btn_inout/btns_reg[8][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X112Y83   btn_inout/btns_reg[8][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X112Y84   btn_inout/btns_reg[4][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X112Y84   btn_inout/btns_reg[4][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X112Y84   btn_inout/btns_reg[4][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X112Y84   btn_inout/btns_reg[4][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X112Y83   btn_inout/btns_reg[8][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X112Y83   btn_inout/btns_reg[8][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X112Y83   btn_inout/btns_reg[8][2]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X112Y83   btn_inout/btns_reg[8][3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X112Y84   btn_inout/btns_reg[4][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X112Y84   btn_inout/btns_reg[4][1]_srl4/CLK



