#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Oct  1 23:24:06 2025
# Process ID         : 39444
# Current directory  : C:/Users/Junta/works/FPGA/UART_rxtx_tutorial/UART_controller-master
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent35320 C:\Users\Junta\works\FPGA\UART_rxtx_tutorial\UART_controller-master\UART_controller.xpr
# Log file           : C:/Users/Junta/works/FPGA/UART_rxtx_tutorial/UART_controller-master/vivado.log
# Journal file       : C:/Users/Junta/works/FPGA/UART_rxtx_tutorial/UART_controller-master\vivado.jou
# Running On         : DESKTOP-PDHDT3A
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 5 7600 6-Core Processor              
# CPU Frequency      : 3800 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 33973 MB
# Swap memory        : 2147 MB
# Total Virtual      : 36121 MB
# Available Virtual  : 21094 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Junta/works/FPGA/UART_rxtx_tutorial/UART_controller-master/UART_controller.xpr
INFO: [Project 1-313] Project file moved from 'C:/FPGA_prj/UART_controller' since last save.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/Junta/works/FPGA/UART_rxtx_tutorial/cortex_m1/arm_ip/vivado/Arm_ipi_repository', nor could it be found using path 'C:/FPGA_prj/cortex_m1/arm_ip/vivado/Arm_ipi_repository'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'UART_controller.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Junta/works/FPGA/UART_rxtx_tutorial/cortex_m1/arm_ip/vivado/Arm_ipi_repository'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
upgrade_project -migrate_output_products
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
[Wed Oct  1 23:25:28 2025] Launched synth_1...
Run output will be captured here: C:/Users/Junta/works/FPGA/UART_rxtx_tutorial/UART_controller-master/UART_controller.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Wed Oct  1 23:26:07 2025] Launched impl_1...
Run output will be captured here: C:/Users/Junta/works/FPGA/UART_rxtx_tutorial/UART_controller-master/UART_controller.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Oct  1 23:26:58 2025] Launched impl_1...
Run output will be captured here: C:/Users/Junta/works/FPGA/UART_rxtx_tutorial/UART_controller-master/UART_controller.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 31 2024-03:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 31 2024-03:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 31 2024-03:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 31 2024-03:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A6F965A
set_property PROGRAM.FILE {C:/Users/Junta/works/FPGA/UART_rxtx_tutorial/UART_controller-master/UART_controller.runs/impl_1/UART_controller.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Junta/works/FPGA/UART_rxtx_tutorial/UART_controller-master/UART_controller.runs/impl_1/UART_controller.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A6F965A
close_hw_manager
reset_run synth_1
launch_runs synth_1 -jobs 6
[Wed Oct  1 23:36:34 2025] Launched synth_1...
Run output will be captured here: C:/Users/Junta/works/FPGA/UART_rxtx_tutorial/UART_controller-master/UART_controller.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Wed Oct  1 23:37:04 2025] Launched impl_1...
Run output will be captured here: C:/Users/Junta/works/FPGA/UART_rxtx_tutorial/UART_controller-master/UART_controller.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Oct  1 23:38:01 2025] Launched impl_1...
Run output will be captured here: C:/Users/Junta/works/FPGA/UART_rxtx_tutorial/UART_controller-master/UART_controller.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 31 2024-03:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1305.102 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A6F965A
set_property PROGRAM.FILE {C:/Users/Junta/works/FPGA/UART_rxtx_tutorial/UART_controller-master/UART_controller.runs/impl_1/UART_controller.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Junta/works/FPGA/UART_rxtx_tutorial/UART_controller-master/UART_controller.runs/impl_1/UART_controller.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A6F965A
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct  2 01:24:10 2025...
