
. Module name, SLE, CFG, ARI1, BUFFER, MACC_PA, RAM1K20, RAM64X12, GLOBAL, IO
. axi_lite_tut, 1004, 625, 106, 0, 0, 0, 6, 8, 243
.	. COREAXI4INTERCONNECT_C0, 693, 463, 102, 0, 0, 0, 6, 0, 0
.	.	. COREAXI4INTERCONNECT_Z2, 693, 463, 102, 0, 0, 0, 6, 0, 0
.	.	.	. caxi4interconnect_MasterConvertor_Z5, 270, 146, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. caxi4interconnect_RegisterSlice_1_1_1_1_1_1s_32s_32s_0s_1s, 270, 146, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegSliceFull_37s_0_1_3_2, 66, 36, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegSliceFull_39s_0_1_3_2, 66, 36, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegSliceFull_4s_0_1_3_2, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegSliceFull_64s_0_1_3_0, 68, 36, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegSliceFull_64s_0_1_3_2, 68, 36, 0, 0, 0, 0, 0, 0, 0
.	.	.	. caxi4interconnect_ResetSycnc, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. caxi4interconnect_SlaveConvertor_Z11, 421, 303, 102, 0, 0, 0, 6, 0, 0
.	.	.	.	. caxi4interconnect_RegisterSlice_1_1_1_1_1_2s_32s_32s_0s_1s, 270, 148, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegSliceFull_38s_0_1_3_2, 66, 36, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegSliceFull_40s_0_1_3_2, 66, 36, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegSliceFull_5s_0_1_3_2, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegSliceFull_65s_0_1_3_0, 68, 37, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegSliceFull_65s_0_1_3_2, 68, 37, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. caxi4interconnect_SlvProtocolConverter_Z7, 151, 155, 102, 0, 0, 0, 6, 0, 0
.	.	.	.	.	. caxi4interconnect_SlvAxi4ProtocolConv_0s_1_32s_32s_1s_2s_4s_4s_8s_1s, 151, 155, 102, 0, 0, 0, 6, 0, 0
.	.	.	.	.	.	. caxi4interconnect_SlvAxi4ProtConvRead_Z9, 75, 78, 51, 0, 0, 0, 3, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_FifoDualPort_0_2s_4s_10s_1_0, 8, 23, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_FifoDualPort_0_2s_4s_36s_1, 16, 35, 0, 0, 0, 0, 3, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_36s_0s_16s, 0, 0, 0, 0, 0, 0, 3, 0, 0
.	.	.	.	.	.	. caxi4interconnect_SlvAxi4ProtConvWrite_Z8, 76, 77, 51, 0, 0, 0, 3, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_FifoDualPort_0_2s_4s_10s_1, 8, 20, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_FifoDualPort_0_2s_4s_37s_1, 16, 34, 0, 0, 0, 0, 3, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_37s_0s_16s, 0, 0, 0, 0, 0, 0, 3, 0, 0
.	. mask_axi532_32s_32s, 140, 91, 2, 0, 0, 0, 0, 4, 0
.	.	. mask532, 0, 53, 0, 0, 0, 0, 0, 0, 0
.	. master_AXI_32s_32s, 171, 71, 2, 0, 0, 0, 0, 3, 0