Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4.1 (win64) Build 2117270 Tue Jan 30 15:32:00 MST 2018
| Date         : Fri Apr 27 06:37:12 2018
| Host         : arody-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file Main_timing_summary_routed.rpt -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: MSG_Index_reg_rep[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MSG_Index_reg_rep[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MSG_Index_reg_rep[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MSG_Index_reg_rep[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MSG_Index_reg_rep[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MSG_Index_reg_rep[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MSG_Index_reg_rep[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MSG_Index_reg_rep[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: UART_TX_INST/r_TX_Done_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: initflag_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 8 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.340        0.000                      0                  138        0.170        0.000                      0                  138        4.500        0.000                       0                    81  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.340        0.000                      0                  138        0.170        0.000                      0                  138        4.500        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clk_Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/buff_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 0.828ns (19.907%)  route 3.331ns (80.093%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.552     5.073    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X35Y56         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  UART_RX_INST/r_Clk_Count_reg[8]/Q
                         net (fo=5, routed)           1.154     6.683    UART_RX_INST/r_Clk_Count_reg_n_0_[8]
    SLICE_X32Y56         LUT6 (Prop_lut6_I2_O)        0.124     6.807 r  UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_3/O
                         net (fo=2, routed)           0.799     7.606    UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_3_n_0
    SLICE_X32Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.730 r  UART_RX_INST/buff[3]_i_4/O
                         net (fo=4, routed)           0.740     8.470    UART_RX_INST/buff[3]_i_4_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.594 r  UART_RX_INST/buff[19]_i_1/O
                         net (fo=4, routed)           0.639     9.232    UART_RX_INST/buff[19]_i_1_n_0
    SLICE_X28Y52         FDRE                                         r  UART_RX_INST/buff_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.438    14.779    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X28Y52         FDRE                                         r  UART_RX_INST/buff_reg[16]/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X28Y52         FDRE (Setup_fdre_C_R)       -0.429    14.573    UART_RX_INST/buff_reg[16]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -9.232    
  -------------------------------------------------------------------
                         slack                                  5.340    

Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clk_Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/buff_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 0.828ns (19.907%)  route 3.331ns (80.093%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.552     5.073    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X35Y56         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  UART_RX_INST/r_Clk_Count_reg[8]/Q
                         net (fo=5, routed)           1.154     6.683    UART_RX_INST/r_Clk_Count_reg_n_0_[8]
    SLICE_X32Y56         LUT6 (Prop_lut6_I2_O)        0.124     6.807 r  UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_3/O
                         net (fo=2, routed)           0.799     7.606    UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_3_n_0
    SLICE_X32Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.730 r  UART_RX_INST/buff[3]_i_4/O
                         net (fo=4, routed)           0.740     8.470    UART_RX_INST/buff[3]_i_4_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.594 r  UART_RX_INST/buff[19]_i_1/O
                         net (fo=4, routed)           0.639     9.232    UART_RX_INST/buff[19]_i_1_n_0
    SLICE_X28Y52         FDRE                                         r  UART_RX_INST/buff_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.438    14.779    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X28Y52         FDRE                                         r  UART_RX_INST/buff_reg[19]/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X28Y52         FDRE (Setup_fdre_C_R)       -0.429    14.573    UART_RX_INST/buff_reg[19]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -9.232    
  -------------------------------------------------------------------
                         slack                                  5.340    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clk_Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/buff_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.035ns  (logic 0.828ns (20.521%)  route 3.207ns (79.479%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.552     5.073    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X35Y56         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  UART_RX_INST/r_Clk_Count_reg[8]/Q
                         net (fo=5, routed)           1.154     6.683    UART_RX_INST/r_Clk_Count_reg_n_0_[8]
    SLICE_X32Y56         LUT6 (Prop_lut6_I2_O)        0.124     6.807 r  UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_3/O
                         net (fo=2, routed)           0.799     7.606    UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_3_n_0
    SLICE_X32Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.730 r  UART_RX_INST/buff[3]_i_4/O
                         net (fo=4, routed)           0.740     8.470    UART_RX_INST/buff[3]_i_4_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.594 r  UART_RX_INST/buff[19]_i_1/O
                         net (fo=4, routed)           0.514     9.108    UART_RX_INST/buff[19]_i_1_n_0
    SLICE_X30Y52         FDRE                                         r  UART_RX_INST/buff_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.436    14.777    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X30Y52         FDRE                                         r  UART_RX_INST/buff_reg[17]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X30Y52         FDRE (Setup_fdre_C_R)       -0.524    14.476    UART_RX_INST/buff_reg[17]
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                          -9.108    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clk_Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/buff_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.035ns  (logic 0.828ns (20.521%)  route 3.207ns (79.479%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.552     5.073    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X35Y56         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  UART_RX_INST/r_Clk_Count_reg[8]/Q
                         net (fo=5, routed)           1.154     6.683    UART_RX_INST/r_Clk_Count_reg_n_0_[8]
    SLICE_X32Y56         LUT6 (Prop_lut6_I2_O)        0.124     6.807 r  UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_3/O
                         net (fo=2, routed)           0.799     7.606    UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_3_n_0
    SLICE_X32Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.730 r  UART_RX_INST/buff[3]_i_4/O
                         net (fo=4, routed)           0.740     8.470    UART_RX_INST/buff[3]_i_4_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.594 r  UART_RX_INST/buff[19]_i_1/O
                         net (fo=4, routed)           0.514     9.108    UART_RX_INST/buff[19]_i_1_n_0
    SLICE_X30Y52         FDRE                                         r  UART_RX_INST/buff_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.436    14.777    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X30Y52         FDRE                                         r  UART_RX_INST/buff_reg[18]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X30Y52         FDRE (Setup_fdre_C_R)       -0.524    14.476    UART_RX_INST/buff_reg[18]
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                          -9.108    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.591ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clk_Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/buff_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 0.828ns (20.036%)  route 3.305ns (79.964%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.552     5.073    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X35Y56         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  UART_RX_INST/r_Clk_Count_reg[8]/Q
                         net (fo=5, routed)           1.154     6.683    UART_RX_INST/r_Clk_Count_reg_n_0_[8]
    SLICE_X32Y56         LUT6 (Prop_lut6_I2_O)        0.124     6.807 r  UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_3/O
                         net (fo=2, routed)           0.799     7.606    UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_3_n_0
    SLICE_X32Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.730 r  UART_RX_INST/buff[3]_i_4/O
                         net (fo=4, routed)           0.739     8.469    UART_RX_INST/buff[3]_i_4_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I4_O)        0.124     8.593 r  UART_RX_INST/buff[3]_i_1/O
                         net (fo=4, routed)           0.613     9.205    UART_RX_INST/buff[3]_i_1_n_0
    SLICE_X28Y51         FDRE                                         r  UART_RX_INST/buff_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.438    14.779    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X28Y51         FDRE                                         r  UART_RX_INST/buff_reg[0]/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X28Y51         FDRE (Setup_fdre_C_CE)      -0.205    14.797    UART_RX_INST/buff_reg[0]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                          -9.205    
  -------------------------------------------------------------------
                         slack                                  5.591    

Slack (MET) :             5.591ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clk_Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/buff_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 0.828ns (20.036%)  route 3.305ns (79.964%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.552     5.073    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X35Y56         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  UART_RX_INST/r_Clk_Count_reg[8]/Q
                         net (fo=5, routed)           1.154     6.683    UART_RX_INST/r_Clk_Count_reg_n_0_[8]
    SLICE_X32Y56         LUT6 (Prop_lut6_I2_O)        0.124     6.807 r  UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_3/O
                         net (fo=2, routed)           0.799     7.606    UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_3_n_0
    SLICE_X32Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.730 r  UART_RX_INST/buff[3]_i_4/O
                         net (fo=4, routed)           0.739     8.469    UART_RX_INST/buff[3]_i_4_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I4_O)        0.124     8.593 r  UART_RX_INST/buff[3]_i_1/O
                         net (fo=4, routed)           0.613     9.205    UART_RX_INST/buff[3]_i_1_n_0
    SLICE_X28Y51         FDRE                                         r  UART_RX_INST/buff_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.438    14.779    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X28Y51         FDRE                                         r  UART_RX_INST/buff_reg[1]/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X28Y51         FDRE (Setup_fdre_C_CE)      -0.205    14.797    UART_RX_INST/buff_reg[1]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                          -9.205    
  -------------------------------------------------------------------
                         slack                                  5.591    

Slack (MET) :             5.591ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clk_Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/buff_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 0.828ns (20.036%)  route 3.305ns (79.964%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.552     5.073    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X35Y56         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  UART_RX_INST/r_Clk_Count_reg[8]/Q
                         net (fo=5, routed)           1.154     6.683    UART_RX_INST/r_Clk_Count_reg_n_0_[8]
    SLICE_X32Y56         LUT6 (Prop_lut6_I2_O)        0.124     6.807 r  UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_3/O
                         net (fo=2, routed)           0.799     7.606    UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_3_n_0
    SLICE_X32Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.730 r  UART_RX_INST/buff[3]_i_4/O
                         net (fo=4, routed)           0.739     8.469    UART_RX_INST/buff[3]_i_4_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I4_O)        0.124     8.593 r  UART_RX_INST/buff[3]_i_1/O
                         net (fo=4, routed)           0.613     9.205    UART_RX_INST/buff[3]_i_1_n_0
    SLICE_X28Y51         FDRE                                         r  UART_RX_INST/buff_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.438    14.779    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X28Y51         FDRE                                         r  UART_RX_INST/buff_reg[2]/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X28Y51         FDRE (Setup_fdre_C_CE)      -0.205    14.797    UART_RX_INST/buff_reg[2]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                          -9.205    
  -------------------------------------------------------------------
                         slack                                  5.591    

Slack (MET) :             5.591ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clk_Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/buff_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 0.828ns (20.036%)  route 3.305ns (79.964%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.552     5.073    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X35Y56         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  UART_RX_INST/r_Clk_Count_reg[8]/Q
                         net (fo=5, routed)           1.154     6.683    UART_RX_INST/r_Clk_Count_reg_n_0_[8]
    SLICE_X32Y56         LUT6 (Prop_lut6_I2_O)        0.124     6.807 r  UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_3/O
                         net (fo=2, routed)           0.799     7.606    UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_3_n_0
    SLICE_X32Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.730 r  UART_RX_INST/buff[3]_i_4/O
                         net (fo=4, routed)           0.739     8.469    UART_RX_INST/buff[3]_i_4_n_0
    SLICE_X29Y52         LUT6 (Prop_lut6_I4_O)        0.124     8.593 r  UART_RX_INST/buff[3]_i_1/O
                         net (fo=4, routed)           0.613     9.205    UART_RX_INST/buff[3]_i_1_n_0
    SLICE_X28Y51         FDRE                                         r  UART_RX_INST/buff_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.438    14.779    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X28Y51         FDRE                                         r  UART_RX_INST/buff_reg[3]/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X28Y51         FDRE (Setup_fdre_C_CE)      -0.205    14.797    UART_RX_INST/buff_reg[3]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                          -9.205    
  -------------------------------------------------------------------
                         slack                                  5.591    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clk_Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/buff_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.738ns  (logic 0.828ns (22.150%)  route 2.910ns (77.850%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.552     5.073    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X35Y56         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  UART_RX_INST/r_Clk_Count_reg[8]/Q
                         net (fo=5, routed)           1.154     6.683    UART_RX_INST/r_Clk_Count_reg_n_0_[8]
    SLICE_X32Y56         LUT6 (Prop_lut6_I2_O)        0.124     6.807 r  UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_3/O
                         net (fo=2, routed)           0.799     7.606    UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_3_n_0
    SLICE_X32Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.730 r  UART_RX_INST/buff[3]_i_4/O
                         net (fo=4, routed)           0.460     8.190    UART_RX_INST/buff[3]_i_4_n_0
    SLICE_X30Y52         LUT5 (Prop_lut5_I1_O)        0.124     8.314 r  UART_RX_INST/buff[11]_i_1/O
                         net (fo=4, routed)           0.497     8.811    UART_RX_INST/buff[11]_i_1_n_0
    SLICE_X29Y51         FDRE                                         r  UART_RX_INST/buff_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.438    14.779    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X29Y51         FDRE                                         r  UART_RX_INST/buff_reg[10]/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X29Y51         FDRE (Setup_fdre_C_R)       -0.429    14.573    UART_RX_INST/buff_reg[10]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -8.811    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clk_Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/buff_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.738ns  (logic 0.828ns (22.150%)  route 2.910ns (77.850%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.552     5.073    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X35Y56         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  UART_RX_INST/r_Clk_Count_reg[8]/Q
                         net (fo=5, routed)           1.154     6.683    UART_RX_INST/r_Clk_Count_reg_n_0_[8]
    SLICE_X32Y56         LUT6 (Prop_lut6_I2_O)        0.124     6.807 r  UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_3/O
                         net (fo=2, routed)           0.799     7.606    UART_RX_INST/FSM_sequential_r_SM_Main[2]_i_3_n_0
    SLICE_X32Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.730 r  UART_RX_INST/buff[3]_i_4/O
                         net (fo=4, routed)           0.460     8.190    UART_RX_INST/buff[3]_i_4_n_0
    SLICE_X30Y52         LUT5 (Prop_lut5_I1_O)        0.124     8.314 r  UART_RX_INST/buff[11]_i_1/O
                         net (fo=4, routed)           0.497     8.811    UART_RX_INST/buff[11]_i_1_n_0
    SLICE_X29Y51         FDRE                                         r  UART_RX_INST/buff_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000    10.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.438    14.779    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X29Y51         FDRE                                         r  UART_RX_INST/buff_reg[11]/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X29Y51         FDRE (Setup_fdre_C_R)       -0.429    14.573    UART_RX_INST/buff_reg[11]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                          -8.811    
  -------------------------------------------------------------------
                         slack                                  5.761    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 UART_TX_INST/r_Bit_Index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_INST/o_TX_Serial_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.810%)  route 0.088ns (32.190%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.583     1.466    UART_TX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  UART_TX_INST/r_Bit_Index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  UART_TX_INST/r_Bit_Index_reg[2]/Q
                         net (fo=4, routed)           0.088     1.696    UART_TX_INST/r_Bit_Index_reg_n_0_[2]
    SLICE_X63Y77         LUT5 (Prop_lut5_I1_O)        0.045     1.741 r  UART_TX_INST/o_TX_Serial_i_1/O
                         net (fo=1, routed)           0.000     1.741    UART_TX_INST/o_TX_Serial_i_1_n_0
    SLICE_X63Y77         FDRE                                         r  UART_TX_INST/o_TX_Serial_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.850     1.978    UART_TX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X63Y77         FDRE                                         r  UART_TX_INST/o_TX_Serial_reg/C
                         clock pessimism             -0.499     1.479    
    SLICE_X63Y77         FDRE (Hold_fdre_C_D)         0.091     1.570    UART_TX_INST/o_TX_Serial_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 UART_RX_INST/r_RX_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/buff_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.214%)  route 0.146ns (50.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.562     1.445    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X31Y52         FDRE                                         r  UART_RX_INST/r_RX_Byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  UART_RX_INST/r_RX_Byte_reg[0]/Q
                         net (fo=6, routed)           0.146     1.732    UART_RX_INST/r_RX_Byte_reg_n_0_[0]
    SLICE_X28Y52         FDRE                                         r  UART_RX_INST/buff_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.832     1.959    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X28Y52         FDRE                                         r  UART_RX_INST/buff_reg[16]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X28Y52         FDRE (Hold_fdre_C_D)         0.070     1.551    UART_RX_INST/buff_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 UART_RX_INST/r_RX_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/buff_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.042%)  route 0.135ns (48.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.562     1.445    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X31Y52         FDRE                                         r  UART_RX_INST/r_RX_Byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  UART_RX_INST/r_RX_Byte_reg[0]/Q
                         net (fo=6, routed)           0.135     1.721    UART_RX_INST/r_RX_Byte_reg_n_0_[0]
    SLICE_X30Y53         FDRE                                         r  UART_RX_INST/buff_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.829     1.957    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X30Y53         FDRE                                         r  UART_RX_INST/buff_reg[24]/C
                         clock pessimism             -0.497     1.460    
    SLICE_X30Y53         FDRE (Hold_fdre_C_D)         0.059     1.519    UART_RX_INST/buff_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 UART_RX_INST/FSM_sequential_r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/r_Clk_Count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.091%)  route 0.134ns (41.909%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.561     1.444    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X32Y55         FDRE                                         r  UART_RX_INST/FSM_sequential_r_SM_Main_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  UART_RX_INST/FSM_sequential_r_SM_Main_reg[1]/Q
                         net (fo=11, routed)          0.134     1.719    UART_RX_INST/r_SM_Main[1]
    SLICE_X33Y55         LUT5 (Prop_lut5_I3_O)        0.045     1.764 r  UART_RX_INST/r_Clk_Count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.764    UART_RX_INST/r_Clk_Count[0]_i_1_n_0
    SLICE_X33Y55         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.829     1.957    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X33Y55         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[0]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X33Y55         FDRE (Hold_fdre_C_D)         0.092     1.549    UART_RX_INST/r_Clk_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 UART_RX_INST/FSM_sequential_r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/r_Bit_Index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.575%)  route 0.168ns (47.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.561     1.444    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X31Y54         FDRE                                         r  UART_RX_INST/FSM_sequential_r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  UART_RX_INST/FSM_sequential_r_SM_Main_reg[0]/Q
                         net (fo=12, routed)          0.168     1.753    UART_RX_INST/r_SM_Main[0]
    SLICE_X30Y54         LUT6 (Prop_lut6_I2_O)        0.045     1.798 r  UART_RX_INST/r_Bit_Index[1]_i_1/O
                         net (fo=1, routed)           0.000     1.798    UART_RX_INST/r_Bit_Index[1]_i_1_n_0
    SLICE_X30Y54         FDRE                                         r  UART_RX_INST/r_Bit_Index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.829     1.957    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X30Y54         FDRE                                         r  UART_RX_INST/r_Bit_Index_reg[1]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X30Y54         FDRE (Hold_fdre_C_D)         0.120     1.577    UART_RX_INST/r_Bit_Index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 UART_RX_INST/r_RX_Data_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/r_Clk_Count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.742%)  route 0.119ns (36.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.559     1.442    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X34Y57         FDRE                                         r  UART_RX_INST/r_RX_Data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  UART_RX_INST/r_RX_Data_reg/Q
                         net (fo=25, routed)          0.119     1.725    UART_RX_INST/r_RX_Data
    SLICE_X35Y57         LUT6 (Prop_lut6_I4_O)        0.045     1.770 r  UART_RX_INST/r_Clk_Count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.770    UART_RX_INST/r_Clk_Count[5]_i_1_n_0
    SLICE_X35Y57         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.827     1.955    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X35Y57         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[5]/C
                         clock pessimism             -0.500     1.455    
    SLICE_X35Y57         FDRE (Hold_fdre_C_D)         0.092     1.547    UART_RX_INST/r_Clk_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 UART_RX_INST/FSM_sequential_r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/r_Bit_Index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.987%)  route 0.172ns (48.013%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.561     1.444    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X31Y54         FDRE                                         r  UART_RX_INST/FSM_sequential_r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  UART_RX_INST/FSM_sequential_r_SM_Main_reg[0]/Q
                         net (fo=12, routed)          0.172     1.757    UART_RX_INST/r_SM_Main[0]
    SLICE_X30Y54         LUT6 (Prop_lut6_I2_O)        0.045     1.802 r  UART_RX_INST/r_Bit_Index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.802    UART_RX_INST/r_Bit_Index[2]_i_1_n_0
    SLICE_X30Y54         FDRE                                         r  UART_RX_INST/r_Bit_Index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.829     1.957    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X30Y54         FDRE                                         r  UART_RX_INST/r_Bit_Index_reg[2]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X30Y54         FDRE (Hold_fdre_C_D)         0.121     1.578    UART_RX_INST/r_Bit_Index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 UART_RX_INST/r_RX_Data_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/r_Clk_Count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.209ns (63.164%)  route 0.122ns (36.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.559     1.442    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X34Y57         FDRE                                         r  UART_RX_INST/r_RX_Data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  UART_RX_INST/r_RX_Data_reg/Q
                         net (fo=25, routed)          0.122     1.728    UART_RX_INST/r_RX_Data
    SLICE_X35Y57         LUT6 (Prop_lut6_I4_O)        0.045     1.773 r  UART_RX_INST/r_Clk_Count[10]_i_1/O
                         net (fo=1, routed)           0.000     1.773    UART_RX_INST/r_Clk_Count[10]_i_1_n_0
    SLICE_X35Y57         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.827     1.955    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X35Y57         FDRE                                         r  UART_RX_INST/r_Clk_Count_reg[10]/C
                         clock pessimism             -0.500     1.455    
    SLICE_X35Y57         FDRE (Hold_fdre_C_D)         0.092     1.547    UART_RX_INST/r_Clk_Count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 UART_RX_INST/r_RX_Byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_INST/buff_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.652%)  route 0.188ns (53.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.561     1.444    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X30Y54         FDRE                                         r  UART_RX_INST/r_RX_Byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  UART_RX_INST/r_RX_Byte_reg[2]/Q
                         net (fo=6, routed)           0.188     1.796    UART_RX_INST/r_RX_Byte_reg_n_0_[2]
    SLICE_X29Y54         FDRE                                         r  UART_RX_INST/buff_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.831     1.958    UART_RX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X29Y54         FDRE                                         r  UART_RX_INST/buff_reg[26]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X29Y54         FDRE (Hold_fdre_C_D)         0.070     1.550    UART_RX_INST/buff_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 UART_TX_INST/FSM_sequential_r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_INST/r_Clk_Count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.293%)  route 0.170ns (47.707%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.583     1.466    UART_TX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  UART_TX_INST/FSM_sequential_r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  UART_TX_INST/FSM_sequential_r_SM_Main_reg[0]/Q
                         net (fo=25, routed)          0.170     1.777    UART_TX_INST/r_SM_Main[0]
    SLICE_X63Y77         LUT4 (Prop_lut4_I2_O)        0.045     1.822 r  UART_TX_INST/r_Clk_Count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.822    UART_TX_INST/r_Clk_Count[1]_i_1_n_0
    SLICE_X63Y77         FDRE                                         r  UART_TX_INST/r_Clk_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  r_CLOCK (IN)
                         net (fo=0)                   0.000     0.000    r_CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  r_CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    r_CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  r_CLOCK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.850     1.978    UART_TX_INST/r_CLOCK_IBUF_BUFG
    SLICE_X63Y77         FDRE                                         r  UART_TX_INST/r_Clk_Count_reg[1]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X63Y77         FDRE (Hold_fdre_C_D)         0.092     1.571    UART_TX_INST/r_Clk_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { r_CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  r_CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y54   UART_RX_INST/FSM_sequential_r_SM_Main_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y55   UART_RX_INST/FSM_sequential_r_SM_Main_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y54   UART_RX_INST/FSM_sequential_r_SM_Main_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y51   UART_RX_INST/buff_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y51   UART_RX_INST/buff_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y51   UART_RX_INST/buff_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y52   UART_RX_INST/buff_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y52   UART_RX_INST/buff_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y53   UART_RX_INST/buff_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y57   UART_RX_INST/r_Clk_Count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y57   UART_RX_INST/r_Clk_Count_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y57   UART_RX_INST/r_RX_Data_R_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y57   UART_RX_INST/r_RX_Data_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y78   UART_TX_INST/r_Clk_Count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y78   UART_TX_INST/r_Clk_Count_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y57   UART_RX_INST/r_Clk_Count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y57   UART_RX_INST/r_Clk_Count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y78   UART_TX_INST/o_TX_Active_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y54   UART_RX_INST/FSM_sequential_r_SM_Main_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y54   UART_RX_INST/FSM_sequential_r_SM_Main_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y55   UART_RX_INST/FSM_sequential_r_SM_Main_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y54   UART_RX_INST/FSM_sequential_r_SM_Main_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y51   UART_RX_INST/buff_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y51   UART_RX_INST/buff_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y51   UART_RX_INST/buff_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y52   UART_RX_INST/buff_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y52   UART_RX_INST/buff_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y53   UART_RX_INST/buff_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y51   UART_RX_INST/buff_reg[2]/C



