// -------------------------------------------------------------
// 
// File Name: hdl_prj\hdlsrc\CSC\RGB2Y_ip_dut.v
// Created: 2017-12-30 16:25:22
// 
// Generated by MATLAB 9.0 and HDL Coder 3.8
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: RGB2Y_ip_dut
// Source Path: RGB2Y_ip/RGB2Y_ip_dut
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module RGB2Y_ip_dut
          (
           clk,
           reset,
           dut_enable,
           RGB,
           Video_Valid_in,
           Video_Ready_in,
           Video_TUSER0_in,
           Video_TLAST_in,
           ce_out,
           YYY,
           Video_Valid_out,
           Video_Ready_out,
           Video_TUSER0_out,
           Video_TLAST_out
          );


  input   clk;
  input   reset;
  input   dut_enable;  // ufix1
  input   [31:0] RGB;  // ufix32
  input   Video_Valid_in;  // ufix1
  input   Video_Ready_in;  // ufix1
  input   Video_TUSER0_in;  // ufix1
  input   Video_TLAST_in;  // ufix1
  output  ce_out;  // ufix1
  output  [31:0] YYY;  // ufix32
  output  Video_Valid_out;  // ufix1
  output  Video_Ready_out;  // ufix1
  output  Video_TUSER0_out;  // ufix1
  output  Video_TLAST_out;  // ufix1


  wire enb;
  wire ce_out_sig;  // ufix1
  wire [31:0] YYY_sig;  // ufix32
  wire Video_Valid_out_sig;  // ufix1
  wire Video_Ready_out_sig;  // ufix1
  wire Video_TUSER0_out_sig;  // ufix1
  wire Video_TLAST_out_sig;  // ufix1


  assign enb = dut_enable;

  RGB2Y_ip_src_RGB2Y   u_RGB2Y_ip_src_RGB2Y   (.clk(clk),
                                               .clk_enable(enb),
                                               .reset(reset),
                                               .RGB(RGB),  // ufix32
                                               .Video_Valid_in(Video_Valid_in),  // ufix1
                                               .Video_Ready_in(Video_Ready_in),  // ufix1
                                               .Video_TUSER0_in(Video_TUSER0_in),  // ufix1
                                               .Video_TLAST_in(Video_TLAST_in),  // ufix1
                                               .ce_out(ce_out_sig),  // ufix1
                                               .YYY(YYY_sig),  // ufix32
                                               .Video_Valid_out(Video_Valid_out_sig),  // ufix1
                                               .Video_Ready_out(Video_Ready_out_sig),  // ufix1
                                               .Video_TUSER0_out(Video_TUSER0_out_sig),  // ufix1
                                               .Video_TLAST_out(Video_TLAST_out_sig)  // ufix1
                                               );

  assign ce_out = ce_out_sig;

  assign YYY = YYY_sig;

  assign Video_Valid_out = Video_Valid_out_sig;

  assign Video_Ready_out = Video_Ready_out_sig;

  assign Video_TUSER0_out = Video_TUSER0_out_sig;

  assign Video_TLAST_out = Video_TLAST_out_sig;

endmodule  // RGB2Y_ip_dut

