Analysis & Synthesis report for audio_processing_for_DE2
Thu Aug  8 18:18:25 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |topLevelDE2|copy_machine:processing|full_signal_unit:full_signal_u|State
 10. State Machine - |topLevelDE2|copy_machine:processing|COPY_MACHINE_CONTROL_UNIT:control_unit|STATE
 11. State Machine - |topLevelDE2|audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver
 12. State Machine - |topLevelDE2|audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Registers Packed Into Inferred Megafunctions
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram
 20. Source assignments for audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram
 21. Source assignments for audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram
 22. Source assignments for audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram
 23. Source assignments for copy_machine:processing|ring_buffer_toplevel:rng_buf|altsyncram:ram_rtl_0|altsyncram_cpg1:auto_generated
 24. Parameter Settings for User Entity Instance: Top-level Entity: |topLevelDE2
 25. Parameter Settings for User Entity Instance: clock_generator:cgen
 26. Parameter Settings for User Entity Instance: clock_generator:cgen|altpll:DE_Clock_Generator_Audio
 27. Parameter Settings for User Entity Instance: audio_and_video_config:avIntf
 28. Parameter Settings for User Entity Instance: audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz
 29. Parameter Settings for User Entity Instance: audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize
 30. Parameter Settings for User Entity Instance: audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller
 31. Parameter Settings for User Entity Instance: audio_codec:audio
 32. Parameter Settings for User Entity Instance: audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 33. Parameter Settings for User Entity Instance: audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 34. Parameter Settings for User Entity Instance: audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 35. Parameter Settings for User Entity Instance: audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 36. Parameter Settings for User Entity Instance: audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 37. Parameter Settings for User Entity Instance: audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 38. Parameter Settings for User Entity Instance: audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 39. Parameter Settings for User Entity Instance: audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 40. Parameter Settings for User Entity Instance: audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 41. Parameter Settings for User Entity Instance: audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 42. Parameter Settings for User Entity Instance: audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 43. Parameter Settings for User Entity Instance: copy_machine:processing|ring_buffer_toplevel:rng_buf
 44. Parameter Settings for Inferred Entity Instance: copy_machine:processing|ring_buffer_toplevel:rng_buf|altsyncram:ram_rtl_0
 45. altsyncram Parameter Settings by Entity Instance
 46. Port Connectivity Checks: "copy_machine:processing|ring_buffer_toplevel:rng_buf"
 47. Port Connectivity Checks: "audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller"
 48. Port Connectivity Checks: "audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize"
 49. Port Connectivity Checks: "audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz"
 50. Post-Synthesis Netlist Statistics for Top Partition
 51. Elapsed Time Per Partition
 52. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Aug  8 18:18:25 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; audio_processing_for_DE2                    ;
; Top-level Entity Name              ; topLevelDE2                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 791                                         ;
;     Total combinational functions  ; 581                                         ;
;     Dedicated logic registers      ; 524                                         ;
; Total registers                    ; 524                                         ;
; Total pins                         ; 52                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 12,414                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                    ;
+------------------------------------------------------------------+--------------------+--------------------------+
; Option                                                           ; Setting            ; Default Value            ;
+------------------------------------------------------------------+--------------------+--------------------------+
; Device                                                           ; EP4CE115F29C7      ;                          ;
; Top-level entity name                                            ; topLevelDE2        ; audio_processing_for_DE2 ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V                ;
; Use smart compilation                                            ; Off                ; Off                      ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                       ;
; Enable compact report table                                      ; Off                ; Off                      ;
; Restructure Multiplexers                                         ; Auto               ; Auto                     ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                      ;
; Preserve fewer node names                                        ; On                 ; On                       ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable                   ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001             ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993                ;
; State Machine Processing                                         ; Auto               ; Auto                     ;
; Safe State Machine                                               ; Off                ; Off                      ;
; Extract Verilog State Machines                                   ; On                 ; On                       ;
; Extract VHDL State Machines                                      ; On                 ; On                       ;
; Ignore Verilog initial constructs                                ; Off                ; Off                      ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000                     ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                      ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                       ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                       ;
; Parallel Synthesis                                               ; On                 ; On                       ;
; DSP Block Balancing                                              ; Auto               ; Auto                     ;
; NOT Gate Push-Back                                               ; On                 ; On                       ;
; Power-Up Don't Care                                              ; On                 ; On                       ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                      ;
; Remove Duplicate Registers                                       ; On                 ; On                       ;
; Ignore CARRY Buffers                                             ; Off                ; Off                      ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                      ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                      ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                      ;
; Ignore LCELL Buffers                                             ; Off                ; Off                      ;
; Ignore SOFT Buffers                                              ; On                 ; On                       ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                      ;
; Optimization Technique                                           ; Balanced           ; Balanced                 ;
; Carry Chain Length                                               ; 70                 ; 70                       ;
; Auto Carry Chains                                                ; On                 ; On                       ;
; Auto Open-Drain Pins                                             ; On                 ; On                       ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                      ;
; Auto ROM Replacement                                             ; On                 ; On                       ;
; Auto RAM Replacement                                             ; On                 ; On                       ;
; Auto DSP Block Replacement                                       ; On                 ; On                       ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto                     ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto                     ;
; Auto Clock Enable Replacement                                    ; On                 ; On                       ;
; Strict RAM Replacement                                           ; Off                ; Off                      ;
; Allow Synchronous Control Signals                                ; On                 ; On                       ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                      ;
; Auto RAM Block Balancing                                         ; On                 ; On                       ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                      ;
; Auto Resource Sharing                                            ; Off                ; Off                      ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                      ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                      ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                      ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                       ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                      ;
; Timing-Driven Synthesis                                          ; On                 ; On                       ;
; Report Parameter Settings                                        ; On                 ; On                       ;
; Report Source Assignments                                        ; On                 ; On                       ;
; Report Connectivity Checks                                       ; On                 ; On                       ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                      ;
; Synchronization Register Chain Length                            ; 2                  ; 2                        ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation       ;
; HDL message level                                                ; Level2             ; Level2                   ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                      ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000                     ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000                     ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                      ;
; Clock MUX Protection                                             ; On                 ; On                       ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                      ;
; Block Design Naming                                              ; Auto               ; Auto                     ;
; SDC constraint protection                                        ; Off                ; Off                      ;
; Synthesis Effort                                                 ; Auto               ; Auto                     ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                       ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                      ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium                   ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto                     ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                       ;
+------------------------------------------------------------------+--------------------+--------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                        ;
+---------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path            ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                         ; Library ;
+---------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------+---------+
; ACDI_DE2/Altera_UP_Audio_Bit_Counter.v      ; yes             ; User Verilog HDL File        ; /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/Altera_UP_Audio_Bit_Counter.v      ;         ;
; ACDI_DE2/Altera_UP_Audio_In_Deserializer.v  ; yes             ; User Verilog HDL File        ; /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/Altera_UP_Audio_In_Deserializer.v  ;         ;
; ACDI_DE2/Altera_UP_Audio_Out_Serializer.v   ; yes             ; User Verilog HDL File        ; /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/Altera_UP_Audio_Out_Serializer.v   ;         ;
; ACDI_DE2/Altera_UP_Clock_Edge.v             ; yes             ; User Verilog HDL File        ; /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/Altera_UP_Clock_Edge.v             ;         ;
; ACDI_DE2/Altera_UP_I2C.v                    ; yes             ; User Verilog HDL File        ; /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/Altera_UP_I2C.v                    ;         ;
; ACDI_DE2/Altera_UP_I2C_AV_Auto_Initialize.v ; yes             ; User Verilog HDL File        ; /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/Altera_UP_I2C_AV_Auto_Initialize.v ;         ;
; ACDI_DE2/Altera_UP_Slow_Clock_Generator.v   ; yes             ; User Verilog HDL File        ; /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/Altera_UP_Slow_Clock_Generator.v   ;         ;
; ACDI_DE2/Altera_UP_SYNC_FIFO.v              ; yes             ; User Verilog HDL File        ; /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/Altera_UP_SYNC_FIFO.v              ;         ;
; ACDI_DE2/audio_and_video_config.v           ; yes             ; User Verilog HDL File        ; /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/audio_and_video_config.v           ;         ;
; ACDI_DE2/audio_codec.v                      ; yes             ; User Verilog HDL File        ; /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/audio_codec.v                      ;         ;
; ACDI_DE2/clock_generator.v                  ; yes             ; User Verilog HDL File        ; /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/clock_generator.v                  ;         ;
; files/copy_machine_control_unit.vhd         ; yes             ; User VHDL File               ; /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine_control_unit.vhd         ;         ;
; files/audioDataPkg.vhd                      ; yes             ; User VHDL File               ; /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/audioDataPkg.vhd                      ;         ;
; files/topLevelDE2.vhd                       ; yes             ; User VHDL File               ; /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd                       ;         ;
; files/copy_machine.vhd                      ; yes             ; User VHDL File               ; /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd                      ;         ;
; files/buffer_register.vhd                   ; yes             ; User VHDL File               ; /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/buffer_register.vhd                   ;         ;
; output_files/denoising_auto_encoder.vhd     ; yes             ; User VHDL File               ; /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/output_files/denoising_auto_encoder.vhd     ;         ;
; ACDI_DE2/ring_buffer_toplevel.vhd           ; yes             ; User VHDL File               ; /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/ring_buffer_toplevel.vhd           ;         ;
; files/compare_unit.vhd                      ; yes             ; User VHDL File               ; /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/compare_unit.vhd                      ;         ;
; files/full_signal_unit.vhd                  ; yes             ; User VHDL File               ; /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/full_signal_unit.vhd                  ;         ;
; altpll.tdf                                  ; yes             ; Auto-Found AHDL File         ; /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/megafunctions/altpll.tdf                    ;         ;
; aglobal130.inc                              ; yes             ; Auto-Found AHDL File         ; /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/megafunctions/aglobal130.inc                ;         ;
; stratix_pll.inc                             ; yes             ; Auto-Found AHDL File         ; /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/megafunctions/stratix_pll.inc               ;         ;
; stratixii_pll.inc                           ; yes             ; Auto-Found AHDL File         ; /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/megafunctions/stratixii_pll.inc             ;         ;
; cycloneii_pll.inc                           ; yes             ; Auto-Found AHDL File         ; /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/megafunctions/cycloneii_pll.inc             ;         ;
; scfifo.tdf                                  ; yes             ; Auto-Found AHDL File         ; /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/megafunctions/scfifo.tdf                    ;         ;
; a_regfifo.inc                               ; yes             ; Auto-Found AHDL File         ; /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/megafunctions/a_regfifo.inc                 ;         ;
; a_dpfifo.inc                                ; yes             ; Auto-Found AHDL File         ; /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/megafunctions/a_dpfifo.inc                  ;         ;
; a_i2fifo.inc                                ; yes             ; Auto-Found AHDL File         ; /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/megafunctions/a_i2fifo.inc                  ;         ;
; a_fffifo.inc                                ; yes             ; Auto-Found AHDL File         ; /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/megafunctions/a_fffifo.inc                  ;         ;
; a_f2fifo.inc                                ; yes             ; Auto-Found AHDL File         ; /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/megafunctions/a_f2fifo.inc                  ;         ;
; db/scfifo_o441.tdf                          ; yes             ; Auto-Generated Megafunction  ; /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/db/scfifo_o441.tdf                          ;         ;
; db/a_dpfifo_bs31.tdf                        ; yes             ; Auto-Generated Megafunction  ; /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/db/a_dpfifo_bs31.tdf                        ;         ;
; db/altsyncram_9tb1.tdf                      ; yes             ; Auto-Generated Megafunction  ; /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/db/altsyncram_9tb1.tdf                      ;         ;
; db/cmpr_ks8.tdf                             ; yes             ; Auto-Generated Megafunction  ; /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/db/cmpr_ks8.tdf                             ;         ;
; db/cntr_v9b.tdf                             ; yes             ; Auto-Generated Megafunction  ; /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/db/cntr_v9b.tdf                             ;         ;
; db/cntr_ca7.tdf                             ; yes             ; Auto-Generated Megafunction  ; /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/db/cntr_ca7.tdf                             ;         ;
; db/cntr_0ab.tdf                             ; yes             ; Auto-Generated Megafunction  ; /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/db/cntr_0ab.tdf                             ;         ;
; altsyncram.tdf                              ; yes             ; Megafunction                 ; /home/julian/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                      ;         ;
; stratix_ram_block.inc                       ; yes             ; Megafunction                 ; /home/julian/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc               ;         ;
; lpm_mux.inc                                 ; yes             ; Megafunction                 ; /home/julian/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                         ;         ;
; lpm_decode.inc                              ; yes             ; Megafunction                 ; /home/julian/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                      ;         ;
; aglobal181.inc                              ; yes             ; Megafunction                 ; /home/julian/intelFPGA_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                      ;         ;
; a_rdenreg.inc                               ; yes             ; Megafunction                 ; /home/julian/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                       ;         ;
; altrom.inc                                  ; yes             ; Megafunction                 ; /home/julian/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altrom.inc                          ;         ;
; altram.inc                                  ; yes             ; Megafunction                 ; /home/julian/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altram.inc                          ;         ;
; altdpram.inc                                ; yes             ; Megafunction                 ; /home/julian/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                        ;         ;
; db/altsyncram_cpg1.tdf                      ; yes             ; Auto-Generated Megafunction  ; /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/db/altsyncram_cpg1.tdf                      ;         ;
+---------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 791            ;
;                                             ;                ;
; Total combinational functions               ; 581            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 251            ;
;     -- 3 input functions                    ; 118            ;
;     -- <=2 input functions                  ; 212            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 465            ;
;     -- arithmetic mode                      ; 116            ;
;                                             ;                ;
; Total registers                             ; 524            ;
;     -- Dedicated logic registers            ; 524            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 52             ;
; Total memory bits                           ; 12414          ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 626            ;
; Total fan-out                               ; 5295           ;
; Average fan-out                             ; 4.03           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
; Compilation Hierarchy Node                                    ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                           ; Entity Name                      ; Library Name ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
; |topLevelDE2                                                  ; 581 (1)             ; 524 (0)                   ; 12414       ; 0            ; 0       ; 0         ; 52   ; 0            ; |topLevelDE2                                                                                                                                                                                                                  ; topLevelDE2                      ; work         ;
;    |audio_and_video_config:avIntf|                            ; 190 (10)            ; 65 (9)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|audio_and_video_config:avIntf                                                                                                                                                                                    ; audio_and_video_config           ; work         ;
;       |Altera_UP_I2C:I2C_Controller|                          ; 38 (38)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller                                                                                                                                                       ; Altera_UP_I2C                    ; work         ;
;       |Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|      ; 126 (126)           ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize                                                                                                                                   ; Altera_UP_I2C_AV_Auto_Initialize ; work         ;
;       |Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz| ; 16 (16)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz                                                                                                                              ; Altera_UP_Slow_Clock_Generator   ; work         ;
;    |audio_codec:audio|                                        ; 322 (10)            ; 228 (2)                   ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|audio_codec:audio                                                                                                                                                                                                ; audio_codec                      ; work         ;
;       |Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer| ; 158 (46)            ; 112 (40)                  ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer                                                                                                                                          ; Altera_UP_Audio_In_Deserializer  ; work         ;
;          |Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|  ; 10 (10)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter                                                                                        ; Altera_UP_Audio_Bit_Counter      ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|     ; 51 (0)              ; 33 (0)                    ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO              ; work         ;
;             |scfifo:Sync_FIFO|                                ; 51 (0)              ; 33 (0)                    ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                           ; work         ;
;                |scfifo_o441:auto_generated|                   ; 51 (0)              ; 33 (0)                    ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated                                               ; scfifo_o441                      ; work         ;
;                   |a_dpfifo_bs31:dpfifo|                      ; 51 (29)             ; 33 (13)                   ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo                          ; a_dpfifo_bs31                    ; work         ;
;                      |altsyncram_9tb1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram  ; altsyncram_9tb1                  ; work         ;
;                      |cntr_0ab:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr          ; cntr_0ab                         ; work         ;
;                      |cntr_ca7:usedw_counter|                 ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter   ; cntr_ca7                         ; work         ;
;                      |cntr_v9b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb      ; cntr_v9b                         ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|    ; 51 (0)              ; 33 (0)                    ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO                                                                                          ; Altera_UP_SYNC_FIFO              ; work         ;
;             |scfifo:Sync_FIFO|                                ; 51 (0)              ; 33 (0)                    ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; scfifo                           ; work         ;
;                |scfifo_o441:auto_generated|                   ; 51 (0)              ; 33 (0)                    ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated                                              ; scfifo_o441                      ; work         ;
;                   |a_dpfifo_bs31:dpfifo|                      ; 51 (29)             ; 33 (13)                   ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo                         ; a_dpfifo_bs31                    ; work         ;
;                      |altsyncram_9tb1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram ; altsyncram_9tb1                  ; work         ;
;                      |cntr_0ab:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr         ; cntr_0ab                         ; work         ;
;                      |cntr_ca7:usedw_counter|                 ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter  ; cntr_ca7                         ; work         ;
;                      |cntr_v9b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb     ; cntr_v9b                         ; work         ;
;       |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|   ; 153 (51)            ; 108 (42)                  ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                            ; Altera_UP_Audio_Out_Serializer   ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|    ; 51 (0)              ; 33 (0)                    ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                            ; Altera_UP_SYNC_FIFO              ; work         ;
;             |scfifo:Sync_FIFO|                                ; 51 (0)              ; 33 (0)                    ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                           ; scfifo                           ; work         ;
;                |scfifo_o441:auto_generated|                   ; 51 (0)              ; 33 (0)                    ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated                                                ; scfifo_o441                      ; work         ;
;                   |a_dpfifo_bs31:dpfifo|                      ; 51 (29)             ; 33 (13)                   ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo                           ; a_dpfifo_bs31                    ; work         ;
;                      |altsyncram_9tb1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram   ; altsyncram_9tb1                  ; work         ;
;                      |cntr_0ab:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr           ; cntr_0ab                         ; work         ;
;                      |cntr_ca7:usedw_counter|                 ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter    ; cntr_ca7                         ; work         ;
;                      |cntr_v9b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb       ; cntr_v9b                         ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|   ; 51 (0)              ; 33 (0)                    ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO              ; work         ;
;             |scfifo:Sync_FIFO|                                ; 51 (0)              ; 33 (0)                    ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                           ; work         ;
;                |scfifo_o441:auto_generated|                   ; 51 (0)              ; 33 (0)                    ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated                                               ; scfifo_o441                      ; work         ;
;                   |a_dpfifo_bs31:dpfifo|                      ; 51 (29)             ; 33 (13)                   ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo                          ; a_dpfifo_bs31                    ; work         ;
;                      |altsyncram_9tb1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram  ; altsyncram_9tb1                  ; work         ;
;                      |cntr_0ab:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr          ; cntr_0ab                         ; work         ;
;                      |cntr_ca7:usedw_counter|                 ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter   ; cntr_ca7                         ; work         ;
;                      |cntr_v9b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb      ; cntr_v9b                         ; work         ;
;       |Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|       ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|audio_codec:audio|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges                                                                                                                                                ; Altera_UP_Clock_Edge             ; work         ;
;       |Altera_UP_Clock_Edge:Bit_Clock_Edges|                  ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|audio_codec:audio|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                           ; Altera_UP_Clock_Edge             ; work         ;
;       |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|       ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                                ; Altera_UP_Clock_Edge             ; work         ;
;    |clock_generator:cgen|                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|clock_generator:cgen                                                                                                                                                                                             ; clock_generator                  ; work         ;
;       |altpll:DE_Clock_Generator_Audio|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|clock_generator:cgen|altpll:DE_Clock_Generator_Audio                                                                                                                                                             ; altpll                           ; work         ;
;    |copy_machine:processing|                                  ; 68 (0)              ; 231 (0)                   ; 126         ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|copy_machine:processing                                                                                                                                                                                          ; copy_machine                     ; work         ;
;       |COPY_MACHINE_CONTROL_UNIT:control_unit|                ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|copy_machine:processing|COPY_MACHINE_CONTROL_UNIT:control_unit                                                                                                                                                   ; COPY_MACHINE_CONTROL_UNIT        ; work         ;
;       |buffer_register:input_register|                        ; 1 (1)               ; 96 (96)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|copy_machine:processing|buffer_register:input_register                                                                                                                                                           ; buffer_register                  ; work         ;
;       |buffer_register:output_register|                       ; 1 (1)               ; 96 (96)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|copy_machine:processing|buffer_register:output_register                                                                                                                                                          ; buffer_register                  ; work         ;
;       |compare_unit:cmp_unit|                                 ; 4 (4)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|copy_machine:processing|compare_unit:cmp_unit                                                                                                                                                                    ; compare_unit                     ; work         ;
;       |denoising_auto_encoder:denoising_AutoEncoder|          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|copy_machine:processing|denoising_auto_encoder:denoising_AutoEncoder                                                                                                                                             ; denoising_auto_encoder           ; work         ;
;       |full_signal_unit:full_signal_u|                        ; 7 (7)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|copy_machine:processing|full_signal_unit:full_signal_u                                                                                                                                                           ; full_signal_unit                 ; work         ;
;       |ring_buffer_toplevel:rng_buf|                          ; 43 (43)             ; 10 (10)                   ; 126         ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|copy_machine:processing|ring_buffer_toplevel:rng_buf                                                                                                                                                             ; ring_buffer_toplevel             ; work         ;
;          |altsyncram:ram_rtl_0|                               ; 0 (0)               ; 0 (0)                     ; 126         ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|copy_machine:processing|ring_buffer_toplevel:rng_buf|altsyncram:ram_rtl_0                                                                                                                                        ; altsyncram                       ; work         ;
;             |altsyncram_cpg1:auto_generated|                  ; 0 (0)               ; 0 (0)                     ; 126         ; 0            ; 0       ; 0         ; 0    ; 0            ; |topLevelDE2|copy_machine:processing|ring_buffer_toplevel:rng_buf|altsyncram:ram_rtl_0|altsyncram_cpg1:auto_generated                                                                                                         ; altsyncram_cpg1                  ; work         ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072 ; None ;
; audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072 ; None ;
; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072 ; None ;
; audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072 ; None ;
; copy_machine:processing|ring_buffer_toplevel:rng_buf|altsyncram:ram_rtl_0|altsyncram_cpg1:auto_generated|ALTSYNCRAM                                                                                                         ; AUTO ; Simple Dual Port ; 21           ; 6            ; 21           ; 6            ; 126  ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |topLevelDE2|copy_machine:processing|full_signal_unit:full_signal_u|State      ;
+---------------------+--------------------+-----------------+---------------------+-------------+
; Name                ; State.Process_Data ; State.Read_Data ; State.Wait_For_Data ; State.Start ;
+---------------------+--------------------+-----------------+---------------------+-------------+
; State.Start         ; 0                  ; 0               ; 0                   ; 0           ;
; State.Wait_For_Data ; 0                  ; 0               ; 1                   ; 1           ;
; State.Read_Data     ; 0                  ; 1               ; 0                   ; 1           ;
; State.Process_Data  ; 1                  ; 0               ; 0                   ; 1           ;
+---------------------+--------------------+-----------------+---------------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |topLevelDE2|copy_machine:processing|COPY_MACHINE_CONTROL_UNIT:control_unit|STATE                             ;
+--------------------------------+--------------------------------+------------------+--------------------+---------------------+
; Name                           ; STATE.TO_AUDIO_CODEC_INTERFACE ; STATE.PROCESSING ; STATE.INPUT_BUFFER ; STATE.WAIT_FOR_DATA ;
+--------------------------------+--------------------------------+------------------+--------------------+---------------------+
; STATE.WAIT_FOR_DATA            ; 0                              ; 0                ; 0                  ; 0                   ;
; STATE.INPUT_BUFFER             ; 0                              ; 0                ; 1                  ; 1                   ;
; STATE.PROCESSING               ; 0                              ; 1                ; 0                  ; 1                   ;
; STATE.TO_AUDIO_CODEC_INTERFACE ; 1                              ; 0                ; 0                  ; 1                   ;
+--------------------------------+--------------------------------+------------------+--------------------+---------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |topLevelDE2|audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver                                                                                                                                                                                                                                         ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+
; Name                                        ; s_i2c_transceiver.I2C_STATE_6_COMPLETE ; s_i2c_transceiver.I2C_STATE_5_STOP_BIT ; s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK ; s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE ; s_i2c_transceiver.I2C_STATE_2_START_BIT ; s_i2c_transceiver.I2C_STATE_1_PRE_START ; s_i2c_transceiver.I2C_STATE_0_IDLE ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+
; s_i2c_transceiver.I2C_STATE_0_IDLE          ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 0                                  ;
; s_i2c_transceiver.I2C_STATE_1_PRE_START     ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 1                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_2_START_BIT     ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 1                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE ; 0                                      ; 0                                      ; 0                                          ; 1                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK  ; 0                                      ; 0                                      ; 1                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_5_STOP_BIT      ; 0                                      ; 1                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_6_COMPLETE      ; 1                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |topLevelDE2|audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+
; Name                                          ; s_i2c_auto_init.AUTO_STATE_7_DONE ; s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER ; s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT ; s_i2c_auto_init.AUTO_STATE_4_WAIT ; s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2 ; s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 ; s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT ; s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+
; s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS     ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 0                                         ;
; s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT   ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 1                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1  ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 1                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2  ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 1                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_4_WAIT             ; 0                                 ; 0                                             ; 0                                          ; 1                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT    ; 0                                 ; 0                                             ; 1                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER ; 0                                 ; 1                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_7_DONE             ; 1                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+
; Register name                                                                                    ; Reason for Removal                                                ;
+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+
; copy_machine:processing|compare_unit:cmp_unit|difference[8,9]                                    ; Stuck at GND due to stuck port data_in                            ;
; copy_machine:processing|denoising_auto_encoder:denoising_AutoEncoder|done_processing             ; Stuck at VCC due to stuck port data_in                            ;
; audio_and_video_config:avIntf|num_bits_to_transfer[1,2]                                          ; Merged with audio_and_video_config:avIntf|num_bits_to_transfer[0] ;
; copy_machine:processing|compare_unit:cmp_unit|difference[0]                                      ; Lost fanout                                                       ;
; copy_machine:processing|denoising_auto_encoder:denoising_AutoEncoder|full_signal[0]              ; Lost fanout                                                       ;
; copy_machine:processing|full_signal_unit:full_signal_u|sig_xN[0][0]                              ; Lost fanout                                                       ;
; copy_machine:processing|ring_buffer_toplevel:rng_buf|rd_data[0]                                  ; Lost fanout                                                       ;
; copy_machine:processing|compare_unit:cmp_unit|difference[1]                                      ; Lost fanout                                                       ;
; copy_machine:processing|denoising_auto_encoder:denoising_AutoEncoder|full_signal[1]              ; Lost fanout                                                       ;
; copy_machine:processing|full_signal_unit:full_signal_u|sig_xN[0][1]                              ; Lost fanout                                                       ;
; copy_machine:processing|ring_buffer_toplevel:rng_buf|rd_data[1]                                  ; Lost fanout                                                       ;
; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~2                   ; Lost fanout                                                       ;
; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~3                   ; Lost fanout                                                       ;
; audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~4                   ; Lost fanout                                                       ;
; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~2 ; Lost fanout                                                       ;
; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~3 ; Lost fanout                                                       ;
; audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~4 ; Lost fanout                                                       ;
; Total Number of Removed Registers = 19                                                           ;                                                                   ;
+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                             ;
+-------------------------------------------------------------+--------------------+--------------------------------------------------------------------------------------+
; Register name                                               ; Reason for Removal ; Registers Removed due to This Register                                               ;
+-------------------------------------------------------------+--------------------+--------------------------------------------------------------------------------------+
; copy_machine:processing|compare_unit:cmp_unit|difference[0] ; Lost Fanouts       ; copy_machine:processing|denoising_auto_encoder:denoising_AutoEncoder|full_signal[0], ;
;                                                             ;                    ; copy_machine:processing|full_signal_unit:full_signal_u|sig_xN[0][0],                 ;
;                                                             ;                    ; copy_machine:processing|ring_buffer_toplevel:rng_buf|rd_data[0]                      ;
; copy_machine:processing|compare_unit:cmp_unit|difference[1] ; Lost Fanouts       ; copy_machine:processing|denoising_auto_encoder:denoising_AutoEncoder|full_signal[1], ;
;                                                             ;                    ; copy_machine:processing|full_signal_unit:full_signal_u|sig_xN[0][1],                 ;
;                                                             ;                    ; copy_machine:processing|ring_buffer_toplevel:rng_buf|rd_data[1]                      ;
+-------------------------------------------------------------+--------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 524   ;
; Number of registers using Synchronous Clear  ; 101   ;
; Number of registers using Synchronous Load   ; 108   ;
; Number of registers using Asynchronous Clear ; 106   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 304   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------+
; Inverted Register Statistics                                           ;
+--------------------------------------------------------------+---------+
; Inverted Register                                            ; Fan out ;
+--------------------------------------------------------------+---------+
; copy_machine:processing|compare_unit:cmp_unit|difference[4]  ; 1       ;
; copy_machine:processing|compare_unit:cmp_unit|difference[3]  ; 1       ;
; copy_machine:processing|compare_unit:cmp_unit|difference[10] ; 1       ;
; Total number of inverted registers = 3                       ;         ;
+--------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                               ;
+--------------------------------------------------------------------+----------------------------------------------------------------+------+
; Register Name                                                      ; Megafunction                                                   ; Type ;
+--------------------------------------------------------------------+----------------------------------------------------------------+------+
; copy_machine:processing|ring_buffer_toplevel:rng_buf|rd_data[2..7] ; copy_machine:processing|ring_buffer_toplevel:rng_buf|ram_rtl_0 ; RAM  ;
+--------------------------------------------------------------------+----------------------------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |topLevelDE2|audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[1]                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |topLevelDE2|audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_byte[1]                                                               ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |topLevelDE2|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |topLevelDE2|audio_and_video_config:avIntf|data_to_transfer[7]                                                                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |topLevelDE2|audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |topLevelDE2|copy_machine:processing|ring_buffer_toplevel:rng_buf|tail[0]                                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |topLevelDE2|copy_machine:processing|ring_buffer_toplevel:rng_buf|head[4]                                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |topLevelDE2|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[0] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |topLevelDE2|audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[3]                                               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |topLevelDE2|audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[6]                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |topLevelDE2|audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller|current_bit[2]                                                                ;
; 6:1                ; 23 bits   ; 92 LEs        ; 46 LEs               ; 46 LEs                 ; Yes        ; |topLevelDE2|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for copy_machine:processing|ring_buffer_toplevel:rng_buf|altsyncram:ram_rtl_0|altsyncram_cpg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |topLevelDE2 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; N              ; 512   ; Signed Integer                                     ;
; ldN            ; 9     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_generator:cgen ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; AUD_CLK_MULT   ; 14    ; Signed Integer                           ;
; AUD_CLK_DIV    ; 31    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_generator:cgen|altpll:DE_Clock_Generator_Audio ;
+-------------------------------+-------------------+-----------------------------------------------+
; Parameter Name                ; Value             ; Type                                          ;
+-------------------------------+-------------------+-----------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                       ;
; PLL_TYPE                      ; FAST              ; Untyped                                       ;
; LPM_HINT                      ; UNUSED            ; Untyped                                       ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                       ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                       ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                       ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                       ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                                ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                       ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                       ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                       ;
; LOCK_HIGH                     ; 1                 ; Untyped                                       ;
; LOCK_LOW                      ; 1                 ; Untyped                                       ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                       ;
; SKIP_VCO                      ; OFF               ; Untyped                                       ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                       ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                       ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                       ;
; BANDWIDTH                     ; 0                 ; Untyped                                       ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                       ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                       ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                       ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                       ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                       ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                       ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                       ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                       ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                       ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                       ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                       ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                       ;
; CLK0_MULTIPLY_BY              ; 14                ; Signed Integer                                ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                       ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                       ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                       ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                       ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                       ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                       ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                       ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                       ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                       ;
; CLK0_DIVIDE_BY                ; 31                ; Signed Integer                                ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                       ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                       ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                       ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                       ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                       ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                       ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                       ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                       ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                       ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                       ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                       ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                       ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                       ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                       ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                       ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                       ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                       ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                       ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                       ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                       ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                       ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                       ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                       ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                       ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                       ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                       ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                       ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                       ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                       ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                       ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                       ;
; VCO_MIN                       ; 0                 ; Untyped                                       ;
; VCO_MAX                       ; 0                 ; Untyped                                       ;
; VCO_CENTER                    ; 0                 ; Untyped                                       ;
; PFD_MIN                       ; 0                 ; Untyped                                       ;
; PFD_MAX                       ; 0                 ; Untyped                                       ;
; M_INITIAL                     ; 0                 ; Untyped                                       ;
; M                             ; 0                 ; Untyped                                       ;
; N                             ; 1                 ; Untyped                                       ;
; M2                            ; 1                 ; Untyped                                       ;
; N2                            ; 1                 ; Untyped                                       ;
; SS                            ; 1                 ; Untyped                                       ;
; C0_HIGH                       ; 0                 ; Untyped                                       ;
; C1_HIGH                       ; 0                 ; Untyped                                       ;
; C2_HIGH                       ; 0                 ; Untyped                                       ;
; C3_HIGH                       ; 0                 ; Untyped                                       ;
; C4_HIGH                       ; 0                 ; Untyped                                       ;
; C5_HIGH                       ; 0                 ; Untyped                                       ;
; C6_HIGH                       ; 0                 ; Untyped                                       ;
; C7_HIGH                       ; 0                 ; Untyped                                       ;
; C8_HIGH                       ; 0                 ; Untyped                                       ;
; C9_HIGH                       ; 0                 ; Untyped                                       ;
; C0_LOW                        ; 0                 ; Untyped                                       ;
; C1_LOW                        ; 0                 ; Untyped                                       ;
; C2_LOW                        ; 0                 ; Untyped                                       ;
; C3_LOW                        ; 0                 ; Untyped                                       ;
; C4_LOW                        ; 0                 ; Untyped                                       ;
; C5_LOW                        ; 0                 ; Untyped                                       ;
; C6_LOW                        ; 0                 ; Untyped                                       ;
; C7_LOW                        ; 0                 ; Untyped                                       ;
; C8_LOW                        ; 0                 ; Untyped                                       ;
; C9_LOW                        ; 0                 ; Untyped                                       ;
; C0_INITIAL                    ; 0                 ; Untyped                                       ;
; C1_INITIAL                    ; 0                 ; Untyped                                       ;
; C2_INITIAL                    ; 0                 ; Untyped                                       ;
; C3_INITIAL                    ; 0                 ; Untyped                                       ;
; C4_INITIAL                    ; 0                 ; Untyped                                       ;
; C5_INITIAL                    ; 0                 ; Untyped                                       ;
; C6_INITIAL                    ; 0                 ; Untyped                                       ;
; C7_INITIAL                    ; 0                 ; Untyped                                       ;
; C8_INITIAL                    ; 0                 ; Untyped                                       ;
; C9_INITIAL                    ; 0                 ; Untyped                                       ;
; C0_MODE                       ; BYPASS            ; Untyped                                       ;
; C1_MODE                       ; BYPASS            ; Untyped                                       ;
; C2_MODE                       ; BYPASS            ; Untyped                                       ;
; C3_MODE                       ; BYPASS            ; Untyped                                       ;
; C4_MODE                       ; BYPASS            ; Untyped                                       ;
; C5_MODE                       ; BYPASS            ; Untyped                                       ;
; C6_MODE                       ; BYPASS            ; Untyped                                       ;
; C7_MODE                       ; BYPASS            ; Untyped                                       ;
; C8_MODE                       ; BYPASS            ; Untyped                                       ;
; C9_MODE                       ; BYPASS            ; Untyped                                       ;
; C0_PH                         ; 0                 ; Untyped                                       ;
; C1_PH                         ; 0                 ; Untyped                                       ;
; C2_PH                         ; 0                 ; Untyped                                       ;
; C3_PH                         ; 0                 ; Untyped                                       ;
; C4_PH                         ; 0                 ; Untyped                                       ;
; C5_PH                         ; 0                 ; Untyped                                       ;
; C6_PH                         ; 0                 ; Untyped                                       ;
; C7_PH                         ; 0                 ; Untyped                                       ;
; C8_PH                         ; 0                 ; Untyped                                       ;
; C9_PH                         ; 0                 ; Untyped                                       ;
; L0_HIGH                       ; 1                 ; Untyped                                       ;
; L1_HIGH                       ; 1                 ; Untyped                                       ;
; G0_HIGH                       ; 1                 ; Untyped                                       ;
; G1_HIGH                       ; 1                 ; Untyped                                       ;
; G2_HIGH                       ; 1                 ; Untyped                                       ;
; G3_HIGH                       ; 1                 ; Untyped                                       ;
; E0_HIGH                       ; 1                 ; Untyped                                       ;
; E1_HIGH                       ; 1                 ; Untyped                                       ;
; E2_HIGH                       ; 1                 ; Untyped                                       ;
; E3_HIGH                       ; 1                 ; Untyped                                       ;
; L0_LOW                        ; 1                 ; Untyped                                       ;
; L1_LOW                        ; 1                 ; Untyped                                       ;
; G0_LOW                        ; 1                 ; Untyped                                       ;
; G1_LOW                        ; 1                 ; Untyped                                       ;
; G2_LOW                        ; 1                 ; Untyped                                       ;
; G3_LOW                        ; 1                 ; Untyped                                       ;
; E0_LOW                        ; 1                 ; Untyped                                       ;
; E1_LOW                        ; 1                 ; Untyped                                       ;
; E2_LOW                        ; 1                 ; Untyped                                       ;
; E3_LOW                        ; 1                 ; Untyped                                       ;
; L0_INITIAL                    ; 1                 ; Untyped                                       ;
; L1_INITIAL                    ; 1                 ; Untyped                                       ;
; G0_INITIAL                    ; 1                 ; Untyped                                       ;
; G1_INITIAL                    ; 1                 ; Untyped                                       ;
; G2_INITIAL                    ; 1                 ; Untyped                                       ;
; G3_INITIAL                    ; 1                 ; Untyped                                       ;
; E0_INITIAL                    ; 1                 ; Untyped                                       ;
; E1_INITIAL                    ; 1                 ; Untyped                                       ;
; E2_INITIAL                    ; 1                 ; Untyped                                       ;
; E3_INITIAL                    ; 1                 ; Untyped                                       ;
; L0_MODE                       ; BYPASS            ; Untyped                                       ;
; L1_MODE                       ; BYPASS            ; Untyped                                       ;
; G0_MODE                       ; BYPASS            ; Untyped                                       ;
; G1_MODE                       ; BYPASS            ; Untyped                                       ;
; G2_MODE                       ; BYPASS            ; Untyped                                       ;
; G3_MODE                       ; BYPASS            ; Untyped                                       ;
; E0_MODE                       ; BYPASS            ; Untyped                                       ;
; E1_MODE                       ; BYPASS            ; Untyped                                       ;
; E2_MODE                       ; BYPASS            ; Untyped                                       ;
; E3_MODE                       ; BYPASS            ; Untyped                                       ;
; L0_PH                         ; 0                 ; Untyped                                       ;
; L1_PH                         ; 0                 ; Untyped                                       ;
; G0_PH                         ; 0                 ; Untyped                                       ;
; G1_PH                         ; 0                 ; Untyped                                       ;
; G2_PH                         ; 0                 ; Untyped                                       ;
; G3_PH                         ; 0                 ; Untyped                                       ;
; E0_PH                         ; 0                 ; Untyped                                       ;
; E1_PH                         ; 0                 ; Untyped                                       ;
; E2_PH                         ; 0                 ; Untyped                                       ;
; E3_PH                         ; 0                 ; Untyped                                       ;
; M_PH                          ; 0                 ; Untyped                                       ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                       ;
; CLK0_COUNTER                  ; G0                ; Untyped                                       ;
; CLK1_COUNTER                  ; G0                ; Untyped                                       ;
; CLK2_COUNTER                  ; G0                ; Untyped                                       ;
; CLK3_COUNTER                  ; G0                ; Untyped                                       ;
; CLK4_COUNTER                  ; G0                ; Untyped                                       ;
; CLK5_COUNTER                  ; G0                ; Untyped                                       ;
; CLK6_COUNTER                  ; E0                ; Untyped                                       ;
; CLK7_COUNTER                  ; E1                ; Untyped                                       ;
; CLK8_COUNTER                  ; E2                ; Untyped                                       ;
; CLK9_COUNTER                  ; E3                ; Untyped                                       ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                       ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                       ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                       ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                       ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                       ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                       ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                       ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                       ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                       ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                       ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                       ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                       ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                       ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                       ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                       ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                       ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                       ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                       ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                       ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                       ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                       ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                       ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                       ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                       ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                       ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                       ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                       ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                       ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                       ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                       ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                       ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                       ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                       ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                       ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                       ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                       ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                       ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                       ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                       ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                       ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                ;
+-------------------------------+-------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:avIntf ;
+-----------------+-----------+----------------------------------------------+
; Parameter Name  ; Value     ; Type                                         ;
+-----------------+-----------+----------------------------------------------+
; I2C_BUS_MODE    ; 0         ; Unsigned Binary                              ;
; CFG_TYPE        ; 00000001  ; Unsigned Binary                              ;
; MIN_ROM_ADDRESS ; 000000    ; Unsigned Binary                              ;
; MAX_ROM_ADDRESS ; 110010    ; Unsigned Binary                              ;
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                              ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                              ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                              ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                              ;
; AUD_ADC_PATH    ; 010010011 ; Unsigned Binary                              ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                              ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                              ;
; AUD_DATA_FORMAT ; 001001001 ; Unsigned Binary                              ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                              ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                              ;
+-----------------+-----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz ;
+----------------+------------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------------+
; COUNTER_BITS   ; 10         ; Signed Integer                                                                                     ;
; COUNTER_INC    ; 0000000001 ; Unsigned Binary                                                                                    ;
+----------------+------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize ;
+-----------------+-----------+-----------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                          ;
+-----------------+-----------+-----------------------------------------------------------------------------------------------+
; MIN_ROM_ADDRESS ; 000000    ; Unsigned Binary                                                                               ;
; MAX_ROM_ADDRESS ; 110010    ; Unsigned Binary                                                                               ;
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                                                               ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                                                               ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                                                               ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                                                               ;
; AUD_ADC_PATH    ; 010010011 ; Unsigned Binary                                                                               ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                               ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                               ;
; AUD_DATA_FORMAT ; 001001001 ; Unsigned Binary                                                                               ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                                                               ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                               ;
+-----------------+-----------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; I2C_BUS_MODE   ; 0     ; Unsigned Binary                                                                ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:audio ;
+------------------+-------+-------------------------------------+
; Parameter Name   ; Value ; Type                                ;
+------------------+-------+-------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                      ;
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                     ;
+------------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                      ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                                                                            ;
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                                                                           ;
+------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                        ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                                                                                                                             ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                        ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                              ;
; lpm_width               ; 24           ; Signed Integer                                                                                                                              ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                              ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                              ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                     ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_o441  ; Untyped                                                                                                                                     ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                              ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                              ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                         ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                               ;
; lpm_width               ; 24           ; Signed Integer                                                                                                                               ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                               ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                      ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_o441  ; Untyped                                                                                                                                      ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                    ;
+------------------+-------+-----------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                                                                          ;
+------------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                            ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                            ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                       ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                             ;
; lpm_width               ; 24           ; Signed Integer                                                                                                                             ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                             ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                             ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                    ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_o441  ; Untyped                                                                                                                                    ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                        ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                              ;
; lpm_width               ; 24           ; Signed Integer                                                                                                                              ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                              ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                              ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                     ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_o441  ; Untyped                                                                                                                                     ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: copy_machine:processing|ring_buffer_toplevel:rng_buf ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; RAM_WIDTH      ; 48    ; Signed Integer                                                           ;
; RAM_DEPTH      ; 21    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: copy_machine:processing|ring_buffer_toplevel:rng_buf|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                        ;
; WIDTH_A                            ; 6                    ; Untyped                                                        ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                        ;
; NUMWORDS_A                         ; 21                   ; Untyped                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 6                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 21                   ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_cpg1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                      ;
+-------------------------------------------+---------------------------------------------------------------------------+
; Name                                      ; Value                                                                     ;
+-------------------------------------------+---------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                         ;
; Entity Instance                           ; copy_machine:processing|ring_buffer_toplevel:rng_buf|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                 ;
;     -- WIDTH_A                            ; 6                                                                         ;
;     -- NUMWORDS_A                         ; 21                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 6                                                                         ;
;     -- NUMWORDS_B                         ; 21                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                  ;
+-------------------------------------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "copy_machine:processing|ring_buffer_toplevel:rng_buf"                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; rd_valid   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; empty_next ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; full_next  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller"                                  ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; clear_ack     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; read_byte     ; Input  ; Info     ; Stuck at GND                                                                        ;
; i2c_scen      ; Output ; Info     ; Explicitly unconnected                                                              ;
; data_from_i2c ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize"                ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; clear_error     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; auto_init_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz" ;
+--------------+--------+----------+------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                      ;
+--------------+--------+----------+------------------------------------------------------------------------------+
; rising_edge  ; Output ; Info     ; Explicitly unconnected                                                       ;
; falling_edge ; Output ; Info     ; Explicitly unconnected                                                       ;
+--------------+--------+----------+------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 52                          ;
; cycloneiii_ff         ; 524                         ;
;     CLR               ; 106                         ;
;     ENA               ; 163                         ;
;     ENA SCLR          ; 33                          ;
;     ENA SCLR SLD      ; 23                          ;
;     ENA SLD           ; 85                          ;
;     SCLR              ; 45                          ;
;     plain             ; 69                          ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 581                         ;
;     arith             ; 116                         ;
;         2 data inputs ; 88                          ;
;         3 data inputs ; 28                          ;
;     normal            ; 465                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 23                          ;
;         2 data inputs ; 100                         ;
;         3 data inputs ; 90                          ;
;         4 data inputs ; 251                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 102                         ;
;                       ;                             ;
; Max LUT depth         ; 6.30                        ;
; Average LUT depth     ; 2.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Aug  8 18:18:11 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off audio_processing_for_DE2 -c audio_processing_for_DE2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file files/tb_audio_processing_copy_machine.vhd
    Info (12022): Found design unit 1: tb_audio_processing_copy_machine-tb File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/tb_audio_processing_copy_machine.vhd Line: 8
    Info (12023): Found entity 1: tb_audio_processing_copy_machine File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/tb_audio_processing_copy_machine.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file ACDI_DE2/Altera_UP_Audio_Bit_Counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/Altera_UP_Audio_Bit_Counter.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file ACDI_DE2/Altera_UP_Audio_In_Deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/Altera_UP_Audio_In_Deserializer.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file ACDI_DE2/Altera_UP_Audio_Out_Serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/Altera_UP_Audio_Out_Serializer.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file ACDI_DE2/Altera_UP_Clock_Edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/Altera_UP_Clock_Edge.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file ACDI_DE2/Altera_UP_I2C.v
    Info (12023): Found entity 1: Altera_UP_I2C File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/Altera_UP_I2C.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file ACDI_DE2/Altera_UP_I2C_AV_Auto_Initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_AV_Auto_Initialize File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/Altera_UP_I2C_AV_Auto_Initialize.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file ACDI_DE2/Altera_UP_I2C_DC_Auto_Initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_DC_Auto_Initialize File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/Altera_UP_I2C_DC_Auto_Initialize.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file ACDI_DE2/Altera_UP_I2C_LCM_Auto_Initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_LCM_Auto_Initialize File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/Altera_UP_I2C_LCM_Auto_Initialize.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file ACDI_DE2/Altera_UP_Slow_Clock_Generator.v
    Info (12023): Found entity 1: Altera_UP_Slow_Clock_Generator File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/Altera_UP_Slow_Clock_Generator.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file ACDI_DE2/Altera_UP_SYNC_FIFO.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/Altera_UP_SYNC_FIFO.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file ACDI_DE2/audio_and_video_config.v
    Info (12023): Found entity 1: audio_and_video_config File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/audio_and_video_config.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file ACDI_DE2/audio_codec.v
    Info (12023): Found entity 1: audio_codec File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/audio_codec.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file ACDI_DE2/clock_generator.v
    Info (12023): Found entity 1: clock_generator File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/clock_generator.v Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file files/copy_machine_control_unit.vhd
    Info (12022): Found design unit 1: COPY_MACHINE_CONTROL_UNIT-BEHAVE File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine_control_unit.vhd Line: 26
    Info (12023): Found entity 1: COPY_MACHINE_CONTROL_UNIT File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine_control_unit.vhd Line: 12
Info (12021): Found 1 design units, including 0 entities, in source file files/audioDataPkg.vhd
    Info (12022): Found design unit 1: audioDataPkg File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/audioDataPkg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file files/yourCircuit.vhd
    Info (12022): Found design unit 1: yourCircuit-test File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/yourCircuit.vhd Line: 25
    Info (12023): Found entity 1: yourCircuit File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/yourCircuit.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file files/topLevelDE2.vhd
    Info (12022): Found design unit 1: topLevelDE2-Struct File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd Line: 22
    Info (12023): Found entity 1: topLevelDE2 File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file files/copy_machine.vhd
    Info (12022): Found design unit 1: copy_machine-arch File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd Line: 27
    Info (12023): Found entity 1: copy_machine File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file files/buffer_register.vhd
    Info (12022): Found design unit 1: buffer_register-BEHAVE File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/buffer_register.vhd Line: 27
    Info (12023): Found entity 1: buffer_register File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/buffer_register.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file output_files/denoising_auto_encoder.vhd
    Info (12022): Found design unit 1: denoising_auto_encoder-BEHAVE File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/output_files/denoising_auto_encoder.vhd Line: 25
    Info (12023): Found entity 1: denoising_auto_encoder File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/output_files/denoising_auto_encoder.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file ACDI_DE2/circular_buffer.vhd
    Info (12022): Found design unit 1: circular_buffer-BEHAVE File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/circular_buffer.vhd Line: 22
    Info (12023): Found entity 1: circular_buffer File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/circular_buffer.vhd Line: 6
Info (12021): Found 0 design units, including 0 entities, in source file ACDI_DE2/neuron.vhd
Info (12021): Found 2 design units, including 1 entities, in source file ACDI_DE2/ring_buffer_toplevel.vhd
    Info (12022): Found design unit 1: ring_buffer_toplevel-rtl File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/ring_buffer_toplevel.vhd Line: 42
    Info (12023): Found entity 1: ring_buffer_toplevel File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/ring_buffer_toplevel.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file files/compare_unit.vhd
    Info (12022): Found design unit 1: compare_unit-BEHAVE File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/compare_unit.vhd Line: 23
    Info (12023): Found entity 1: compare_unit File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/compare_unit.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file files/tb_ringbuffer_and_autoencoder.vhd
    Info (12022): Found design unit 1: tb_ringbuffer_and_autoencoder-tb File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/tb_ringbuffer_and_autoencoder.vhd Line: 8
    Info (12023): Found entity 1: tb_ringbuffer_and_autoencoder File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/tb_ringbuffer_and_autoencoder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file files/full_signal_unit.vhd
    Info (12022): Found design unit 1: full_signal_unit-BEHAVE File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/full_signal_unit.vhd Line: 29
    Info (12023): Found entity 1: full_signal_unit File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/full_signal_unit.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file qt/project/files/tb_top_level.vhd
    Info (12022): Found design unit 1: tb_top_level-Struct File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/qt/project/files/tb_top_level.vhd Line: 15
    Info (12023): Found entity 1: tb_top_level File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/qt/project/files/tb_top_level.vhd Line: 12
Info (12127): Elaborating entity "topLevelDE2" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at topLevelDE2.vhd(16): used implicit default value for signal "LEDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd Line: 16
Info (12128): Elaborating entity "clock_generator" for hierarchy "clock_generator:cgen" File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd Line: 72
Warning (12090): Entity "altpll" obtained from "altpll.tdf" instead of from Quartus Prime megafunction library File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/megafunctions/altpll.tdf Line: 495
Warning (12125): Using design file megafunctions/altpll.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altpll File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/megafunctions/altpll.tdf Line: 495
Info (12128): Elaborating entity "altpll" for hierarchy "clock_generator:cgen|altpll:DE_Clock_Generator_Audio" File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/clock_generator.v Line: 134
Info (12128): Elaborating entity "audio_and_video_config" for hierarchy "audio_and_video_config:avIntf" File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd Line: 73
Info (12128): Elaborating entity "Altera_UP_Slow_Clock_Generator" for hierarchy "audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz" File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/audio_and_video_config.v Line: 180
Info (12128): Elaborating entity "Altera_UP_I2C_AV_Auto_Initialize" for hierarchy "audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize" File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/audio_and_video_config.v Line: 205
Info (12128): Elaborating entity "Altera_UP_I2C" for hierarchy "audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller" File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/audio_and_video_config.v Line: 252
Info (12128): Elaborating entity "audio_codec" for hierarchy "audio_codec:audio" File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd Line: 75
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "audio_codec:audio|Altera_UP_Clock_Edge:Bit_Clock_Edges" File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/audio_codec.v Line: 181
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/audio_codec.v Line: 238
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter" File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/Altera_UP_Audio_In_Deserializer.v Line: 197
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO" File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/Altera_UP_Audio_In_Deserializer.v Line: 219
Warning (12090): Entity "scfifo" obtained from "scfifo.tdf" instead of from Quartus Prime megafunction library File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/megafunctions/scfifo.tdf Line: 236
Warning (12125): Using design file megafunctions/scfifo.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: scfifo File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/megafunctions/scfifo.tdf Line: 236
Info (12128): Elaborating entity "scfifo" for hierarchy "audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/Altera_UP_SYNC_FIFO.v Line: 153
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_o441.tdf
    Info (12023): Found entity 1: scfifo_o441 File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/db/scfifo_o441.tdf Line: 24
Info (12128): Elaborating entity "scfifo_o441" for hierarchy "audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated" File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/megafunctions/scfifo.tdf Line: 296
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_bs31.tdf
    Info (12023): Found entity 1: a_dpfifo_bs31 File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/db/a_dpfifo_bs31.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_bs31" for hierarchy "audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo" File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/db/scfifo_o441.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9tb1.tdf
    Info (12023): Found entity 1: altsyncram_9tb1 File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/db/altsyncram_9tb1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_9tb1" for hierarchy "audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram" File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/db/a_dpfifo_bs31.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf
    Info (12023): Found entity 1: cmpr_ks8 File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/db/cmpr_ks8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_ks8" for hierarchy "audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cmpr_ks8:almost_full_comparer" File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/db/a_dpfifo_bs31.tdf Line: 54
Info (12128): Elaborating entity "cmpr_ks8" for hierarchy "audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cmpr_ks8:three_comparison" File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/db/a_dpfifo_bs31.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf
    Info (12023): Found entity 1: cntr_v9b File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/db/cntr_v9b.tdf Line: 25
Info (12128): Elaborating entity "cntr_v9b" for hierarchy "audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb" File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/db/a_dpfifo_bs31.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf
    Info (12023): Found entity 1: cntr_ca7 File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/db/cntr_ca7.tdf Line: 25
Info (12128): Elaborating entity "cntr_ca7" for hierarchy "audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter" File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/db/a_dpfifo_bs31.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf
    Info (12023): Found entity 1: cntr_0ab File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/db/cntr_0ab.tdf Line: 25
Info (12128): Elaborating entity "cntr_0ab" for hierarchy "audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr" File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/db/a_dpfifo_bs31.tdf Line: 58
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/audio_codec.v Line: 267
Info (12128): Elaborating entity "copy_machine" for hierarchy "copy_machine:processing" File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd Line: 82
Warning (10036): Verilog HDL or VHDL warning at copy_machine.vhd(125): object "read_ready_sig" assigned a value but never read File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd Line: 125
Warning (10036): Verilog HDL or VHDL warning at copy_machine.vhd(126): object "write_ready_sig" assigned a value but never read File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd Line: 126
Warning (10541): VHDL Signal Declaration warning at copy_machine.vhd(138): used implicit default value for signal "s_auto_enc_s_enable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd Line: 138
Warning (10036): Verilog HDL or VHDL warning at copy_machine.vhd(156): object "s_ringbuffer_enable" assigned a value but never read File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd Line: 156
Warning (10036): Verilog HDL or VHDL warning at copy_machine.vhd(157): object "s_ringbuffer_read_s" assigned a value but never read File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd Line: 157
Warning (10036): Verilog HDL or VHDL warning at copy_machine.vhd(159): object "s_ringbuffer_rd_valid" assigned a value but never read File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd Line: 159
Warning (10036): Verilog HDL or VHDL warning at copy_machine.vhd(160): object "s_ringbuffer_empty_next" assigned a value but never read File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd Line: 160
Warning (10036): Verilog HDL or VHDL warning at copy_machine.vhd(160): object "s_ringbuffer_full_next" assigned a value but never read File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd Line: 160
Warning (10492): VHDL Process Statement warning at copy_machine.vhd(283): signal "read_ready" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd Line: 283
Warning (10492): VHDL Process Statement warning at copy_machine.vhd(284): signal "write_ready" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd Line: 284
Warning (10492): VHDL Process Statement warning at copy_machine.vhd(285): signal "write_s_sig" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd Line: 285
Warning (10492): VHDL Process Statement warning at copy_machine.vhd(286): signal "read_s_sig" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd Line: 286
Warning (10492): VHDL Process Statement warning at copy_machine.vhd(287): signal "read_s_sig_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd Line: 287
Warning (10492): VHDL Process Statement warning at copy_machine.vhd(288): signal "read_s_sig_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd Line: 288
Warning (10492): VHDL Process Statement warning at copy_machine.vhd(289): signal "s_auto_enc_full_signal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd Line: 289
Warning (10492): VHDL Process Statement warning at copy_machine.vhd(290): signal "s_ledR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd Line: 290
Warning (10492): VHDL Process Statement warning at copy_machine.vhd(291): signal "buffered_input_left" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd Line: 291
Warning (10492): VHDL Process Statement warning at copy_machine.vhd(292): signal "buffered_input_right" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd Line: 292
Warning (10492): VHDL Process Statement warning at copy_machine.vhd(293): signal "s_enable_sig" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd Line: 293
Warning (10492): VHDL Process Statement warning at copy_machine.vhd(294): signal "s_enable_sig" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd Line: 294
Warning (10492): VHDL Process Statement warning at copy_machine.vhd(295): signal "s_done_processing_compare_unit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd Line: 295
Warning (10492): VHDL Process Statement warning at copy_machine.vhd(296): signal "s_full_signal_unit_read" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd Line: 296
Info (12128): Elaborating entity "COPY_MACHINE_CONTROL_UNIT" for hierarchy "copy_machine:processing|COPY_MACHINE_CONTROL_UNIT:control_unit" File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd Line: 173
Info (12128): Elaborating entity "buffer_register" for hierarchy "copy_machine:processing|buffer_register:input_register" File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd Line: 186
Info (12128): Elaborating entity "denoising_auto_encoder" for hierarchy "copy_machine:processing|denoising_auto_encoder:denoising_AutoEncoder" File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd Line: 212
Warning (10036): Verilog HDL or VHDL warning at denoising_auto_encoder.vhd(31): object "s_current_value" assigned a value but never read File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/output_files/denoising_auto_encoder.vhd Line: 31
Info (12128): Elaborating entity "compare_unit" for hierarchy "copy_machine:processing|compare_unit:cmp_unit" File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd Line: 223
Warning (10540): VHDL Signal Declaration warning at compare_unit.vhd(33): used explicit default value for signal "max_difference" because signal was never assigned a value File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/compare_unit.vhd Line: 33
Info (12128): Elaborating entity "ring_buffer_toplevel" for hierarchy "copy_machine:processing|ring_buffer_toplevel:rng_buf" File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd Line: 234
Info (12128): Elaborating entity "full_signal_unit" for hierarchy "copy_machine:processing|full_signal_unit:full_signal_u" File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/copy_machine.vhd Line: 261
Warning (12030): Port "clk" on the entity instantiation of "DE_Clock_Generator_Audio" is connected to a signal of width 1. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic. File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/ACDI_DE2/clock_generator.v Line: 134
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "copy_machine:processing|ring_buffer_toplevel:rng_buf|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 6
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 21
        Info (286033): Parameter WIDTH_B set to 6
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 21
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "copy_machine:processing|ring_buffer_toplevel:rng_buf|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "copy_machine:processing|ring_buffer_toplevel:rng_buf|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "6"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "21"
    Info (12134): Parameter "WIDTH_B" = "6"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "21"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cpg1.tdf
    Info (12023): Found entity 1: altsyncram_cpg1 File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/db/altsyncram_cpg1.tdf Line: 27
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd Line: 16
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd Line: 16
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd Line: 16
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd Line: 16
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd Line: 16
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd Line: 16
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd Line: 16
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd Line: 16
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd Line: 16
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd Line: 16
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd Line: 16
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd Line: 16
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd Line: 16
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd Line: 16
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd Line: 16
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd Line: 16
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd Line: 16
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd Line: 16
    Warning (13410): Pin "LEDR[18]" is stuck at GND File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd Line: 16
    Warning (13410): Pin "LEDR[19]" is stuck at GND File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd Line: 16
Info (286030): Timing-Driven Synthesis is running
Info (17049): 14 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 20 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd Line: 15
    Warning (15610): No output dependent on input pin "SW[1]" File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd Line: 15
    Warning (15610): No output dependent on input pin "SW[2]" File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd Line: 15
    Warning (15610): No output dependent on input pin "SW[3]" File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd Line: 15
    Warning (15610): No output dependent on input pin "SW[4]" File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd Line: 15
    Warning (15610): No output dependent on input pin "SW[5]" File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd Line: 15
    Warning (15610): No output dependent on input pin "SW[6]" File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd Line: 15
    Warning (15610): No output dependent on input pin "SW[7]" File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd Line: 15
    Warning (15610): No output dependent on input pin "SW[8]" File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd Line: 15
    Warning (15610): No output dependent on input pin "SW[9]" File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd Line: 15
    Warning (15610): No output dependent on input pin "SW[10]" File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd Line: 15
    Warning (15610): No output dependent on input pin "SW[11]" File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd Line: 15
    Warning (15610): No output dependent on input pin "SW[12]" File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd Line: 15
    Warning (15610): No output dependent on input pin "SW[13]" File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd Line: 15
    Warning (15610): No output dependent on input pin "SW[14]" File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd Line: 15
    Warning (15610): No output dependent on input pin "SW[15]" File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd Line: 15
    Warning (15610): No output dependent on input pin "SW[16]" File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd Line: 15
    Warning (15610): No output dependent on input pin "SW[17]" File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd Line: 15
    Warning (15610): No output dependent on input pin "SW[18]" File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd Line: 15
    Warning (15610): No output dependent on input pin "SW[19]" File: /home/julian/Documents/Julian_Hatzky/sonstiges/qt_latest/files/topLevelDE2.vhd Line: 15
Info (21057): Implemented 950 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 27 input pins
    Info (21059): Implemented 24 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 795 logic cells
    Info (21064): Implemented 102 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings
    Info: Peak virtual memory: 1041 megabytes
    Info: Processing ended: Thu Aug  8 18:18:25 2019
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:28


