
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
  **** SW Build 3854077 on May  4 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'coder' on host 'coder-hftsoi-hls' (Linux_x86_64 version 5.15.134+release+2.10.0r8-amd64) on Mon Jul 07 08:51:12 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-1510] Running: open_project -reset hls_dummy_prj 
INFO: [HLS 200-10] Creating and opening project '/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj'.
INFO: [HLS 200-1510] Running: set_top hls_dummy 
INFO: [HLS 200-1510] Running: add_files firmware/hls_dummy.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding design file 'firmware/hls_dummy.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb hls_dummy_test.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding test bench file 'hls_dummy_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb firmware/weights 
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_data 
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
***** C/RTL SYNTHESIS *****
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] Analyzing design file 'firmware/hls_dummy.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:376:159)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:376:163)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:380:159)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:380:163)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (firmware/hls_dummy.cpp:349:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file firmware/hls_dummy.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.69 seconds. CPU system time: 1.23 seconds. Elapsed time: 11.95 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 21,182 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 345,656 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 113,251 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 112,321 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void sparse_input_reduce<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 25>(ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*)' (firmware/hls_dummy.cpp:97:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> mult_for_sparse_conv_kernel3<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, 2, 25>(int, int, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'void sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 2>(ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_dummy.cpp:199:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> mult_for_sparse_conv_kernel3<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, 1, 25>(int, int, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'void sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 2, 1>(ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_dummy.cpp:199:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_382_1' (firmware/hls_dummy.cpp:382:23) in function 'hls_dummy' completely with a factor of 25 (firmware/hls_dummy.cpp:343:0)
INFO: [HLS 214-186] Unrolling loop 'OutputPixelLoop' (firmware/hls_dummy.cpp:174:5) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 2, 1>' completely with a factor of 25 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'OutputFilterLoop' (firmware/hls_dummy.cpp:179:9) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 2, 1>' completely with a factor of 1 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'InputPixelLoop' (firmware/hls_dummy.cpp:192:13) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 2, 1>' completely with a factor of 25 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoopPerFilter' (firmware/hls_dummy.cpp:131:5) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 2, 1>' completely with a factor of 2 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'InputChannelLoopForCentralField' (firmware/hls_dummy.cpp:185:13) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 2, 1>' completely with a factor of 2 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'OutputPixelLoop' (firmware/hls_dummy.cpp:174:5) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 2>' completely with a factor of 25 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'OutputFilterLoop' (firmware/hls_dummy.cpp:179:9) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 2>' completely with a factor of 2 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'InputPixelLoop' (firmware/hls_dummy.cpp:192:13) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 2>' completely with a factor of 25 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoopPerFilter' (firmware/hls_dummy.cpp:131:5) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 2>' completely with a factor of 1 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'InputChannelLoopForCentralField' (firmware/hls_dummy.cpp:185:13) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 2>' completely with a factor of 1 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'DataPrepareLoop' (firmware/hls_dummy.cpp:74:5) in function 'sparse_input_reduce<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 25>' completely with a factor of 100 (firmware/hls_dummy.cpp:57:0)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.value': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.index': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'j_h_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:66:9)
INFO: [HLS 214-248] Applying array_partition to 'j_w_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:67:9)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:368:13)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_hash_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:369:17)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_conv1_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:374:14)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_conv2_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:378:14)
INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:343:0)
INFO: [HLS 214-248] Applying array_reshape to 'x_in': Complete reshaping on dimension 1. (firmware/hls_dummy.cpp:343:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 208.3 seconds. CPU system time: 1.68 seconds. Elapsed time: 218.69 seconds; current allocated memory: 1.481 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.481 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 4.45 seconds. CPU system time: 0.14 seconds. Elapsed time: 4.7 seconds; current allocated memory: 1.695 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 5.84 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.95 seconds; current allocated memory: 1.787 GB.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_dummy' (firmware/hls_dummy.cpp:368:1), detected/extracted 4 process function(s): 
	 'sparse_input_reduce<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 25>4'
	 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 2>'
	 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 2, 1>'
	 'Block_entry28_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/hls_dummy.cpp:207:1) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 2, 1>'... converting 6601 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/hls_dummy.cpp:207:1) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 2>'... converting 8401 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/hls_dummy.cpp:14:21) to (firmware/hls_dummy.cpp:22:7) in function 'Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 2, 1>' (firmware/hls_dummy.cpp:141:18)...1175 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 1, 2>' (firmware/hls_dummy.cpp:141:35)...2350 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 53.2 seconds. CPU system time: 0.17 seconds. Elapsed time: 53.37 seconds; current allocated memory: 1.922 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 8.95 seconds. CPU system time: 0.1 seconds. Elapsed time: 9.04 seconds; current allocated memory: 2.063 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_dummy' ...
WARNING: [SYN 201-103] Legalizing function name 'operator()' to 'operator_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_input_reduce<ap_fixed<10, 2, 5, 3, 0>, ap_uint<10>, 10, 10, 1, 25>4' to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_conv<ap_fixed,ap_fixed,ap_uint,ap_fixed,ap_fixed,25,1,2>' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_conv<ap_fixed,ap_fixed,ap_uint,ap_fixed,ap_fixed,25,2,1>' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator()'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'operator()'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.18 seconds. Elapsed time: 2.54 seconds; current allocated memory: 2.078 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 2.078 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MaxPixelsLoop'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4' (loop 'MaxPixelsLoop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('pair_arr_value_write_ln115', firmware/hls_dummy.cpp:115) of constant 0 on local variable 'pair_arr.value' and 'load' operation ('pair_arr_value_load', firmware/hls_dummy.cpp:47->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:97) on local variable 'pair_arr.value'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'MaxPixelsLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.96 seconds; current allocated memory: 2.097 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.112 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 221.54 seconds. CPU system time: 0.52 seconds. Elapsed time: 222.71 seconds; current allocated memory: 2.542 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 23.08 seconds. CPU system time: 0.18 seconds. Elapsed time: 23.64 seconds; current allocated memory: 2.542 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 169.94 seconds. CPU system time: 0.5 seconds. Elapsed time: 170.7 seconds; current allocated memory: 2.826 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 25.43 seconds. CPU system time: 0.15 seconds. Elapsed time: 25.81 seconds; current allocated memory: 2.826 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry28_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.74 seconds. CPU system time: 0.13 seconds. Elapsed time: 7.36 seconds; current allocated memory: 2.826 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.826 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.826 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.37 seconds; current allocated memory: 2.826 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.98 seconds; current allocated memory: 2.826 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_100_7_4_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.91 seconds; current allocated memory: 2.826 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_s' is 30750 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_18_1_1': 1225 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12.82 seconds. CPU system time: 0.22 seconds. Elapsed time: 13.57 seconds; current allocated memory: 3.107 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s' is 26975 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_18ns_18_1_1': 600 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_9ns_18ns_18_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_18_1_1': 600 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_8s_18_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 153.72 seconds. CPU system time: 2.82 seconds. Elapsed time: 166.12 seconds; current allocated memory: 4.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry28_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry28_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 125.34 seconds. CPU system time: 2.67 seconds. Elapsed time: 129.34 seconds; current allocated memory: 4.818 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/x_in' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_18' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_19' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_20' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_21' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_22' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_23' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_24' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_dummy' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_dummy'.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_1_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_2_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_3_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_4_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_5_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_6_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_7_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_8_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_9_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_10_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_11_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_12_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_13_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_14_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_15_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_16_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_17_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_18_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_19_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_20_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_21_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_22_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_23_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_24_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c12_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c13_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c14_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c15_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c16_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c17_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c18_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c19_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c20_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c21_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c22_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c23_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c24_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c25_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c26_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c27_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c28_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c29_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c30_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c31_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_20_c32_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_21_c33_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_22_c34_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_23_c35_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_24_c36_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_25_c37_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_26_c38_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_27_c39_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_28_c40_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_29_c41_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_30_c42_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_31_c43_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_32_c44_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_33_c45_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_34_c46_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_35_c47_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_36_c48_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_37_c49_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_38_c50_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_39_c51_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_40_c52_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_41_c53_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_42_c54_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_43_c55_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_44_c56_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_45_c57_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_46_c58_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_47_c59_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_48_c60_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_49_c61_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_20_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_21_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_22_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_23_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_24_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_25_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_26_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_27_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_28_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_29_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_30_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_31_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_32_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_33_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_34_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_35_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_36_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_37_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_38_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_39_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_40_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_41_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_42_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_43_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_44_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_45_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_46_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_47_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_48_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_49_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_1_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_2_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_3_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_4_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_5_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_6_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_7_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_8_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_9_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_10_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_11_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_12_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_13_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_14_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_15_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_16_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_17_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_18_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_19_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_20_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_21_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_22_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_23_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_24_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_25_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_26_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_27_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_28_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_29_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_30_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_31_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_32_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_33_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_34_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_35_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_36_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_37_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_38_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_39_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_40_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_41_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_42_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_43_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_44_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_45_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_46_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_47_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_48_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_49_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_1_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_2_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_3_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_4_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_5_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_6_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_7_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_8_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_9_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_10_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_11_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_12_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_13_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_14_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_15_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_16_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_17_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_18_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_19_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_20_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_21_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_22_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_23_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_24_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.58 seconds. CPU system time: 0.32 seconds. Elapsed time: 49.39 seconds; current allocated memory: 5.245 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 100.9 seconds. CPU system time: 0.59 seconds. Elapsed time: 102.1 seconds; current allocated memory: 5.288 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 22.94 seconds. CPU system time: 0.09 seconds. Elapsed time: 23.04 seconds; current allocated memory: 5.288 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_dummy.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_dummy.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 274.18 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1163.58 seconds. CPU system time: 11.92 seconds. Elapsed time: 1256.92 seconds; current allocated memory: 3.839 GB.
***** C/RTL SYNTHESIS COMPLETED IN 0h20m57s *****
***** VIVADO SYNTHESIS *****

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.180 ; gain = 114.992 ; free physical = 195571 ; free virtual = 414512
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26928
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2914.793 ; gain = 482.621 ; free physical = 193837 ; free virtual = 412862
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_100_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 4 - type: integer 
	Parameter din81_WIDTH bound to: 4 - type: integer 
	Parameter din82_WIDTH bound to: 4 - type: integer 
	Parameter din83_WIDTH bound to: 4 - type: integer 
	Parameter din84_WIDTH bound to: 4 - type: integer 
	Parameter din85_WIDTH bound to: 4 - type: integer 
	Parameter din86_WIDTH bound to: 4 - type: integer 
	Parameter din87_WIDTH bound to: 4 - type: integer 
	Parameter din88_WIDTH bound to: 4 - type: integer 
	Parameter din89_WIDTH bound to: 4 - type: integer 
	Parameter din90_WIDTH bound to: 4 - type: integer 
	Parameter din91_WIDTH bound to: 4 - type: integer 
	Parameter din92_WIDTH bound to: 4 - type: integer 
	Parameter din93_WIDTH bound to: 4 - type: integer 
	Parameter din94_WIDTH bound to: 4 - type: integer 
	Parameter din95_WIDTH bound to: 4 - type: integer 
	Parameter din96_WIDTH bound to: 4 - type: integer 
	Parameter din97_WIDTH bound to: 4 - type: integer 
	Parameter din98_WIDTH bound to: 4 - type: integer 
	Parameter din99_WIDTH bound to: 4 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_100_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_s' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_8s_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_8s_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_8s_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_8s_18_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_10s_18ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_10s_18ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1.v:33]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_24_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_24_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 4237.402 ; gain = 1805.230 ; free physical = 178226 ; free virtual = 398060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 4237.402 ; gain = 1805.230 ; free physical = 177673 ; free virtual = 397631
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:26 ; elapsed = 00:02:21 . Memory (MB): peak = 4826.734 ; gain = 2394.562 ; free physical = 164694 ; free virtual = 383900
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   17 Bit       Adders := 25    
	   2 Input   10 Bit       Adders := 325   
	   4 Input   10 Bit       Adders := 50    
	   3 Input   10 Bit       Adders := 300   
	  11 Input   10 Bit       Adders := 50    
	  13 Input   10 Bit       Adders := 25    
	   3 Input    5 Bit       Adders := 2400  
	   2 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 400   
+---XORs : 
	   2 Input      1 Bit         XORs := 7501  
+---Registers : 
	               12 Bit    Registers := 26    
	               10 Bit    Registers := 2431  
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 302   
	                2 Bit    Registers := 200   
	                1 Bit    Registers := 8381  
+---Muxes : 
	   2 Input   12 Bit        Muxes := 187   
	   5 Input   10 Bit        Muxes := 40    
	   4 Input   10 Bit        Muxes := 1750  
	   3 Input   10 Bit        Muxes := 2400  
	   2 Input   10 Bit        Muxes := 2866  
	   7 Input   10 Bit        Muxes := 530   
	   9 Input   10 Bit        Muxes := 30    
	   6 Input   10 Bit        Muxes := 20    
	   3 Input    9 Bit        Muxes := 600   
	   4 Input    9 Bit        Muxes := 30    
	   2 Input    9 Bit        Muxes := 1350  
	   2 Input    8 Bit        Muxes := 600   
	   3 Input    8 Bit        Muxes := 600   
	   3 Input    7 Bit        Muxes := 30    
	   2 Input    7 Bit        Muxes := 604   
	   2 Input    5 Bit        Muxes := 600   
	   6 Input    5 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 298   
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 203   
	   2 Input    1 Bit        Muxes := 3244  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element tmp_581_reg_274568_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64949]
WARNING: [Synth 8-6014] Unused sequential element tmp_582_reg_274578_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64950]
WARNING: [Synth 8-6014] Unused sequential element tmp_556_reg_274148_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64921]
WARNING: [Synth 8-6014] Unused sequential element tmp_557_reg_274158_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64922]
WARNING: [Synth 8-6014] Unused sequential element tmp_531_reg_273728_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64894]
WARNING: [Synth 8-6014] Unused sequential element tmp_532_reg_273738_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64895]
WARNING: [Synth 8-6014] Unused sequential element tmp_403_reg_271563_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64752]
WARNING: [Synth 8-6014] Unused sequential element tmp_331_reg_270368_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64672]
WARNING: [Synth 8-6014] Unused sequential element tmp_332_reg_270378_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64673]
WARNING: [Synth 8-6014] Unused sequential element tmp_281_reg_269528_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64616]
WARNING: [Synth 8-6014] Unused sequential element tmp_282_reg_269538_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64617]
WARNING: [Synth 8-6014] Unused sequential element tmp_256_reg_269108_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64588]
WARNING: [Synth 8-6014] Unused sequential element tmp_257_reg_269118_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64589]
WARNING: [Synth 8-6014] Unused sequential element tmp_178_reg_267783_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64501]
WARNING: [Synth 8-6014] Unused sequential element tmp_177_reg_267773_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64500]
WARNING: [Synth 8-6014] Unused sequential element tmp_179_reg_267793_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64502]
WARNING: [Synth 8-6014] Unused sequential element tmp_106_reg_266588_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64422]
WARNING: [Synth 8-6014] Unused sequential element tmp_107_reg_266598_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64423]
WARNING: [Synth 8-6014] Unused sequential element tmp_80_reg_266158_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:65017]
WARNING: [Synth 8-6014] Unused sequential element tmp_81_reg_266168_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:65018]
WARNING: [Synth 8-6014] Unused sequential element tmp_56_reg_265748_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64936]
WARNING: [Synth 8-6014] Unused sequential element tmp_57_reg_265758_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64947]
WARNING: [Synth 8-6014] Unused sequential element tmp_579_reg_274513_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64946]
WARNING: [Synth 8-6014] Unused sequential element tmp_511_reg_273463_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64872]
WARNING: [Synth 8-6014] Unused sequential element tmp_502_reg_273233_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64862]
WARNING: [Synth 8-6014] Unused sequential element tmp_408_reg_271683_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64757]
WARNING: [Synth 8-6014] Unused sequential element tmp_377_reg_271133_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64722]
WARNING: [Synth 8-6014] Unused sequential element tmp_304_reg_269893_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64642]
WARNING: [Synth 8-6014] Unused sequential element tmp_303_reg_269883_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64641]
WARNING: [Synth 8-6014] Unused sequential element tmp_254_reg_269053_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64586]
WARNING: [Synth 8-6014] Unused sequential element tmp_228_reg_268623_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64557]
WARNING: [Synth 8-6014] Unused sequential element tmp_202_reg_268193_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64529]
WARNING: [Synth 8-6014] Unused sequential element tmp_185_reg_267958_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64509]
WARNING: [Synth 8-6014] Unused sequential element tmp_154_reg_267373_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64475]
WARNING: [Synth 8-6014] Unused sequential element tmp_105_reg_266578_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64421]
WARNING: [Synth 8-6014] Unused sequential element tmp_60_reg_265858_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64981]
WARNING: [Synth 8-6014] Unused sequential element tmp_53_reg_265683_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64903]
WARNING: [Synth 8-6014] Unused sequential element tmp_52_reg_265673_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64892]
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2568/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_558_reg_274563_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2568/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2568/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2568/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2568/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2568/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2568/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2568/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2569/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_559_reg_274573_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2569/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2569/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2569/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2569/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2569/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2569/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2569/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2543/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_534_reg_274143_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2543/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2543/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2543/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2543/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2543/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2543/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2543/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2544/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_535_reg_274153_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2544/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2544/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2544/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2544/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2544/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2544/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2544/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2518/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_510_reg_273723_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2518/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2518/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2518/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2518/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2518/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2518/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2518/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2519/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_511_reg_273733_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2519/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2519/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2519/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2519/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2519/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2519/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2519/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2390/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_387_reg_271558_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2390/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2390/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2390/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2390/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2390/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2390/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2390/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2318/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_318_reg_270363_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2318/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2318/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2318/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2318/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2318/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2318/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2318/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2319/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_319_reg_270373_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2319/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2319/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2319/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2319/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2319/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2319/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2319/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2268/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_270_reg_269523_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2268/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2268/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2268/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2268/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2268/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2268/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2268/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2269/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_271_reg_269533_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2269/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2269/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2269/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2269/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2269/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2269/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2269/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2243/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_246_reg_269103_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2243/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2243/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2243/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2243/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2243/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2243/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2243/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_247_reg_269113_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2244/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_171_reg_267778_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2165/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_170_reg_267768_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2164/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_172_reg_267788_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2166/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2093/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_102_reg_266583_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2093/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2093/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2093/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2093/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2093/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2093/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2093/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2094/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_103_reg_266593_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2094/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2094/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2094/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2094/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2094/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2094/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2094/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2067/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2067/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2067/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2067/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2067/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2067/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2067/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2068/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_78_reg_266163_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2068/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2068/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2068/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2068/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2068/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2068/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2068/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2043/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_54_reg_265743_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2043/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2043/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2043/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2043/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2043/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2043/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2043/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2044/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_55_reg_265753_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2044/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2044/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2044/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2044/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2044/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2044/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2044/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2566/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_556_reg_274508_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2566/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2566/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2566/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2566/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2566/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2566/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2566/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2498/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2498/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2498/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2498/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2498/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2498/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2498/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2489/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_482_reg_273228_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2489/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2489/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2489/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2489/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2489/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2489/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2489/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2395/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2395/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2395/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2395/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2395/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2395/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2395/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2364/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_362_reg_271128_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2364/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2364/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2364/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2364/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2364/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2364/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2364/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2291/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_292_reg_269888_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2291/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2291/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2291/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2291/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2291/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2291/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2291/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2290/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_291_reg_269878_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2290/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2290/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2290/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2290/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2290/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2290/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2290/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_244_reg_269048_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2241/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_219_reg_268618_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2215/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_194_reg_268188_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2189/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2172/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2172/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2172/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2172/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2172/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2172/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2172/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2141/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_148_reg_267368_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2141/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2141/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2141/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2141/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2141/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2141/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2141/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2092/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2092/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2092/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2092/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2092/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2092/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2092/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2047/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2047/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2047/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2047/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2047/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2047/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2047/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2040/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_51_reg_265678_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2040/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2040/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2040/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2040/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2040/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2040/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2040/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2039/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_50_reg_265668_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2039/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2039/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2039/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2039/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2039/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2039/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2039/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
INFO: [Synth 8-3886] merging instance 'select_ln144_643_reg_258531_reg[9]' (FDE) to 'select_ln144_643_reg_258531_reg[0]'
INFO: [Synth 8-3886] merging instance 'select_ln144_643_reg_258531_reg[7]' (FDE) to 'select_ln144_643_reg_258531_reg[5]'
INFO: [Synth 8-3886] merging instance 'select_ln144_643_reg_258531_reg[4]' (FDS) to 'select_ln144_1027_reg_267807_reg[4]'
INFO: [Synth 8-3886] merging instance 'select_ln144_67_reg_242512_reg[0]' (FDE) to 'select_ln144_67_reg_242512_reg[9]'
INFO: [Synth 8-3886] merging instance 'select_ln144_67_reg_242512_reg[4]' (FDS) to 'select_ln144_1027_reg_267807_reg[4]'
INFO: [Synth 8-3886] merging instance 'select_ln144_67_reg_242512_reg[5]' (FDE) to 'select_ln144_67_reg_242512_reg[7]'
INFO: [Synth 8-3886] merging instance 'select_ln144_163_reg_245332_reg[0]' (FDE) to 'select_ln144_163_reg_245332_reg[9]'
INFO: [Synth 8-3886] merging instance 'select_ln144_163_reg_245332_reg[4]' (FDS) to 'select_ln144_1027_reg_267807_reg[4]'
INFO: [Synth 8-3886] merging instance 'select_ln144_163_reg_245332_reg[5]' (FDE) to 'select_ln144_163_reg_245332_reg[7]'
INFO: [Synth 8-3886] merging instance 'select_ln144_307_reg_249419_reg[0]' (FDE) to 'select_ln144_307_reg_249419_reg[9]'
INFO: [Synth 8-3886] merging instance 'select_ln144_307_reg_249419_reg[4]' (FDS) to 'select_ln144_1027_reg_267807_reg[4]'
INFO: [Synth 8-3886] merging instance 'select_ln144_307_reg_249419_reg[5]' (FDE) to 'select_ln144_307_reg_249419_reg[7]'
INFO: [Synth 8-3886] merging instance 'select_ln144_1027_reg_267807_reg[0]' (FDE) to 'select_ln144_1027_reg_267807_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\select_ln144_1027_reg_267807_reg[4] )
INFO: [Synth 8-3886] merging instance 'select_ln144_1027_reg_267807_reg[5]' (FDE) to 'select_ln144_1027_reg_267807_reg[7]'
INFO: [Synth 8-3886] merging instance 'xor_ln143_1720_reg_270237_reg[0]' (FDE) to 'icmp_ln141_2060_reg_264050_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_2234_reg_267986_reg[0]' (FDE) to 'xor_ln143_1243_reg_259203_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_2242_reg_268141_reg[0]' (FDE) to 'xor_ln143_1435_reg_263934_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_2236_reg_268023_reg[0]' (FDE) to 'xor_ln143_1291_reg_260417_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_2238_reg_268060_reg[0]' (FDE) to 'xor_ln143_1339_reg_261633_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_2038_reg_263458_reg[0]' (FDE) to 'xor_ln143_1143_reg_256460_reg[0]'
INFO: [Synth 8-3886] merging instance 'xor_ln143_1434_reg_263869_reg[0]' (FDE) to 'icmp_ln141_2194_reg_267073_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_2046_reg_263630_reg[0]' (FDE) to 'xor_ln143_1335_reg_261366_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_1838_reg_258438_reg[0]' (FDE) to 'xor_ln143_947_reg_250987_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_1264_reg_242455_reg[0]' (FDE) to 'xor_ln143_1032_reg_253142_reg[0]'
INFO: [Synth 8-3886] merging instance 'xor_ln143_1418_reg_263111_reg[0]' (FDE) to 'icmp_ln141_1376_reg_245767_reg[0]'
INFO: [Synth 8-3886] merging instance 'xor_ln143_999_reg_252630_reg[0]' (FDE) to 'icmp_ln141_2032_reg_263321_reg[0]'
INFO: [Synth 8-3886] merging instance 'xor_ln143_955_reg_251515_reg[0]' (FDE) to 'icmp_ln141_2222_reg_267718_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_1292_reg_243332_reg[0]' (FDE) to 'xor_ln143_1704_reg_269547_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\select_ln144_355_reg_250771_reg[4] )
INFO: [Synth 8-3886] merging instance 'icmp_ln141_1252_reg_242067_reg[0]' (FDE) to 'xor_ln143_744_reg_244854_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_1254_reg_242132_reg[0]' (FDE) to 'xor_ln143_792_reg_246255_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_1350_reg_244952_reg[0]' (FDE) to 'xor_ln143_794_reg_246347_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_1364_reg_245390_reg[0]' (FDE) to 'xor_ln143_1130_reg_255768_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_1408_reg_246656_reg[0]' (FDE) to 'xor_ln143_1035_reg_253280_reg[0]'
INFO: [Synth 8-3886] merging instance 'xor_ln143_986_reg_251852_reg[0]' (FDE) to 'icmp_ln141_1358_reg_245214_reg[0]'
INFO: [Synth 8-3886] merging instance 'xor_ln143_987_reg_251898_reg[0]' (FDE) to 'icmp_ln141_1406_reg_246595_reg[0]'
INFO: [Synth 8-3886] merging instance 'xor_ln143_1034_reg_253234_reg[0]' (FDE) to 'icmp_ln141_1360_reg_245275_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\select_ln144_1171_reg_270960_reg[4] )
INFO: [Synth 8-3886] merging instance 'select_ln144_595_reg_257287_reg[9]' (FDE) to 'select_ln144_595_reg_257287_reg[0]'
INFO: [Synth 8-3886] merging instance 'select_ln144_595_reg_257287_reg[7]' (FDE) to 'select_ln144_595_reg_257287_reg[5]'
INFO: [Synth 8-3886] merging instance 'select_ln144_595_reg_257287_reg[4]' (FDS) to 'select_ln144_691_reg_259777_reg[4]'
INFO: [Synth 8-3886] merging instance 'select_ln144_691_reg_259777_reg[9]' (FDE) to 'select_ln144_691_reg_259777_reg[0]'
INFO: [Synth 8-3886] merging instance 'select_ln144_691_reg_259777_reg[7]' (FDE) to 'select_ln144_691_reg_259777_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\select_ln144_691_reg_259777_reg[4] )
INFO: [Synth 8-3886] merging instance 'xor_ln143_941_reg_250573_reg[0]' (FDE) to 'icmp_ln141_1500_reg_249234_reg[0]'
INFO: [Synth 8-3886] merging instance 'xor_ln143_1176_reg_256933_reg[0]' (FDE) to 'icmp_ln141_1270_reg_242635_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_1802_reg_257504_reg[0]' (FDE) to 'xor_ln143_1283_reg_259919_reg[0]'
INFO: [Synth 8-3886] merging instance 'select_ln144_19_reg_241072_reg[9]' (FDE) to 'select_ln144_19_reg_241072_reg[0]'
INFO: [Synth 8-3886] merging instance 'select_ln144_19_reg_241072_reg[5]' (FDE) to 'select_ln144_19_reg_241072_reg[7]'
INFO: [Synth 8-3886] merging instance 'select_ln144_19_reg_241072_reg[4]' (FDS) to 'select_ln144_883_reg_264507_reg[4]'
INFO: [Synth 8-3886] merging instance 'select_ln144_115_reg_243931_reg[9]' (FDE) to 'select_ln144_115_reg_243931_reg[0]'
INFO: [Synth 8-3886] merging instance 'select_ln144_115_reg_243931_reg[7]' (FDE) to 'select_ln144_115_reg_243931_reg[5]'
INFO: [Synth 8-3886] merging instance 'select_ln144_115_reg_243931_reg[4]' (FDS) to 'select_ln144_883_reg_264507_reg[4]'
INFO: [Synth 8-3886] merging instance 'select_ln144_259_reg_248075_reg[9]' (FDE) to 'select_ln144_259_reg_248075_reg[0]'
INFO: [Synth 8-3886] merging instance 'select_ln144_259_reg_248075_reg[7]' (FDE) to 'select_ln144_259_reg_248075_reg[5]'
INFO: [Synth 8-3886] merging instance 'select_ln144_259_reg_248075_reg[4]' (FDS) to 'select_ln144_883_reg_264507_reg[4]'
INFO: [Synth 8-3886] merging instance 'select_ln144_787_reg_262226_reg[9]' (FDE) to 'select_ln144_787_reg_262226_reg[0]'
INFO: [Synth 8-3886] merging instance 'select_ln144_787_reg_262226_reg[7]' (FDE) to 'select_ln144_787_reg_262226_reg[5]'
INFO: [Synth 8-3886] merging instance 'select_ln144_787_reg_262226_reg[4]' (FDS) to 'select_ln144_883_reg_264507_reg[4]'
INFO: [Synth 8-3886] merging instance 'select_ln144_883_reg_264507_reg[9]' (FDE) to 'select_ln144_883_reg_264507_reg[0]'
INFO: [Synth 8-3886] merging instance 'select_ln144_883_reg_264507_reg[7]' (FDE) to 'select_ln144_883_reg_264507_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\select_ln144_883_reg_264507_reg[4] )
INFO: [Synth 8-3886] merging instance 'icmp_ln141_1202_reg_240563_reg[0]' (FDE) to 'xor_ln143_695_reg_243389_reg[0]'
INFO: [Synth 8-3886] merging instance 'xor_ln143_616_reg_241586_reg[0]' (FDE) to 'icmp_ln141_2064_reg_264094_reg[0]'
INFO: [Synth 8-3886] merging instance 'xor_ln143_603_reg_240771_reg[0]' (FDE) to 'icmp_ln141_1440_reg_247576_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_1210_reg_240823_reg[0]' (FDE) to 'xor_ln143_887_reg_248952_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_1326_reg_244307_reg[0]' (FDE) to 'xor_ln143_1369_reg_261919_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_1330_reg_244431_reg[0]' (FDE) to 'xor_ln143_1465_reg_264199_reg[0]'
INFO: [Synth 8-3886] merging instance 'xor_ln143_699_reg_243630_reg[0]' (FDE) to 'icmp_ln141_1444_reg_247668_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_1304_reg_243617_reg[0]' (FDE) to 'xor_ln143_841_reg_247681_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_1306_reg_243682_reg[0]' (FDE) to 'xor_ln143_889_reg_249044_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_1470_reg_248451_reg[0]' (FDE) to 'xor_ln143_1372_reg_262057_reg[0]'
INFO: [Synth 8-3886] merging instance 'xor_ln143_856_reg_248588_reg[0]' (FDE) to 'icmp_ln141_2074_reg_264324_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_1474_reg_248575_reg[0]' (FDE) to 'xor_ln143_1468_reg_264337_reg[0]'
INFO: [Synth 8-3886] merging instance 'xor_ln143_844_reg_247838_reg[0]' (FDE) to 'icmp_ln141_1498_reg_249169_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_1526_reg_250046_reg[0]' (FDE) to 'xor_ln143_1565_reg_266616_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_1518_reg_249796_reg[0]' (FDE) to 'xor_ln143_1373_reg_262103_reg[0]'
INFO: [Synth 8-3886] merging instance 'xor_ln143_904_reg_249933_reg[0]' (FDE) to 'icmp_ln141_2076_reg_264370_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_1522_reg_249920_reg[0]' (FDE) to 'xor_ln143_1469_reg_264383_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln141_2002_reg_262596_reg[0]' (FDE) to 'xor_ln143_1479_reg_264812_reg[0]'
WARNING: [Synth 8-6014] Unused sequential element tmp_12_reg_265073_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64448]
WARNING: [Synth 8-6014] Unused sequential element tmp_66_reg_265953_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:65001]
WARNING: [Synth 8-6014] Unused sequential element tmp_74_reg_266063_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:65010]
WARNING: [Synth 8-6014] Unused sequential element tmp_82_reg_266178_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:65019]
WARNING: [Synth 8-6014] Unused sequential element tmp_85_reg_266278_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:65022]
WARNING: [Synth 8-6014] Unused sequential element tmp_86_reg_266323_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:65023]
WARNING: [Synth 8-6014] Unused sequential element tmp_91_reg_266373_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:65029]
WARNING: [Synth 8-6014] Unused sequential element tmp_96_reg_266458_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:65034]
WARNING: [Synth 8-6014] Unused sequential element tmp_110_reg_266698_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64427]
WARNING: [Synth 8-6014] Unused sequential element tmp_135_reg_267118_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64454]
WARNING: [Synth 8-6014] Unused sequential element tmp_141_reg_267213_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64461]
WARNING: [Synth 8-6014] Unused sequential element tmp_146_reg_267298_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64466]
WARNING: [Synth 8-6014] Unused sequential element tmp_158_reg_267483_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64479]
WARNING: [Synth 8-6014] Unused sequential element tmp_160_reg_267538_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64482]
WARNING: [Synth 8-6014] Unused sequential element tmp_171_reg_267718_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64494]
WARNING: [Synth 8-6014] Unused sequential element tmp_180_reg_267838_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64504]
WARNING: [Synth 8-6014] Unused sequential element tmp_196_reg_268138_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64521]
WARNING: [Synth 8-6014] Unused sequential element tmp_203_reg_268203_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64530]
WARNING: [Synth 8-6014] Unused sequential element tmp_208_reg_268323_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64535]
WARNING: [Synth 8-6014] Unused sequential element tmp_210_reg_268378_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64538]
WARNING: [Synth 8-6014] Unused sequential element tmp_216_reg_268473_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64544]
WARNING: [Synth 8-6014] Unused sequential element tmp_221_reg_268558_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64550]
WARNING: [Synth 8-6014] Unused sequential element tmp_233_reg_268743_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64563]
WARNING: [Synth 8-6014] Unused sequential element tmp_235_reg_268798_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64565]
WARNING: [Synth 8-6014] Unused sequential element tmp_236_reg_268843_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64566]
WARNING: [Synth 8-6014] Unused sequential element tmp_246_reg_268978_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64577]
WARNING: [Synth 8-6014] Unused sequential element tmp_266_reg_269313_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64599]
WARNING: [Synth 8-6014] Unused sequential element tmp_327_reg_270293_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64667]
WARNING: [Synth 8-6014] Unused sequential element tmp_328_reg_270303_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64668]
WARNING: [Synth 8-6014] Unused sequential element tmp_333_reg_270423_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64674]
WARNING: [Synth 8-6014] Unused sequential element tmp_335_reg_270478_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64676]
WARNING: [Synth 8-6014] Unused sequential element tmp_336_reg_270523_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64677]
WARNING: [Synth 8-6014] Unused sequential element tmp_341_reg_270573_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64683]
WARNING: [Synth 8-6014] Unused sequential element tmp_346_reg_270658_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64688]
WARNING: [Synth 8-6014] Unused sequential element tmp_355_reg_270778_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64698]
WARNING: [Synth 8-6014] Unused sequential element tmp_358_reg_270843_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64701]
WARNING: [Synth 8-6014] Unused sequential element tmp_361_reg_270943_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64705]
WARNING: [Synth 8-6014] Unused sequential element tmp_362_reg_270953_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64706]
WARNING: [Synth 8-6014] Unused sequential element tmp_366_reg_270993_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64710]
WARNING: [Synth 8-6014] Unused sequential element tmp_371_reg_271078_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64716]
WARNING: [Synth 8-6014] Unused sequential element tmp_385_reg_271318_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64731]
WARNING: [Synth 8-6014] Unused sequential element tmp_386_reg_271363_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64732]
WARNING: [Synth 8-6014] Unused sequential element tmp_402_reg_271553_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64751]
WARNING: [Synth 8-6014] Unused sequential element tmp_404_reg_271573_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64753]
WARNING: [Synth 8-6014] Unused sequential element tmp_405_reg_271618_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64754]
WARNING: [Synth 8-6014] Unused sequential element tmp_411_reg_271783_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64761]
WARNING: [Synth 8-6014] Unused sequential element tmp_416_reg_271833_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64766]
WARNING: [Synth 8-6014] Unused sequential element tmp_421_reg_271918_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64772]
WARNING: [Synth 8-6014] Unused sequential element tmp_430_reg_272038_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64782]
WARNING: [Synth 8-6014] Unused sequential element tmp_433_reg_272103_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64785]
WARNING: [Synth 8-6014] Unused sequential element tmp_448_reg_272358_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64801]
WARNING: [Synth 8-6014] Unused sequential element tmp_458_reg_272523_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64812]
WARNING: [Synth 8-6014] Unused sequential element tmp_461_reg_272623_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64816]
WARNING: [Synth 8-6014] Unused sequential element tmp_477_reg_272813_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64833]
WARNING: [Synth 8-6014] Unused sequential element tmp_478_reg_272823_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64834]
WARNING: [Synth 8-6014] Unused sequential element tmp_483_reg_272943_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64840]
WARNING: [Synth 8-6014] Unused sequential element tmp_496_reg_273178_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64854]
WARNING: [Synth 8-6014] Unused sequential element tmp_555_reg_274138_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64920]
WARNING: [Synth 8-6014] Unused sequential element tmp_560_reg_274258_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64926]
WARNING: [Synth 8-6014] Unused sequential element tmp_561_reg_274303_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64927]
WARNING: [Synth 8-6014] Unused sequential element tmp_568_reg_274373_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64934]
WARNING: [Synth 8-6014] Unused sequential element tmp_569_reg_274383_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p25-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s.v:64935]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1999/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_12_reg_265068_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1999/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1999/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1999/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1999/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1999/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1999/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1999/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2053/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_64_reg_265948_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2053/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2053/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2053/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2053/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2053/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2053/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2053/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U2061/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x1b0).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U2061/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2061/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2061/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2061/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2061/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2061/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2069/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_79_reg_266173_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2069/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2069/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2069/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2069/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2069/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2069/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2069/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2072/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2072/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2072/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2072/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2072/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2072/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2072/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2073/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2073/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2073/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2073/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2073/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2073/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2073/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2078/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_88_reg_266368_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2078/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2078/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2078/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2078/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2078/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2078/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2078/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2083/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2083/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2083/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2083/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2083/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2083/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2083/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2097/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2097/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2097/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2097/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2097/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2097/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2097/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2122/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2122/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2122/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2122/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2122/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2122/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2122/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2128/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_136_reg_267208_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2128/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2128/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2128/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2128/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2128/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2128/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2128/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2133/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2133/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2133/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2133/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2133/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2133/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2133/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2145/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2145/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2145/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2145/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2145/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2145/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2145/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2147/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2147/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2147/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2147/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2147/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2147/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2147/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2158/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2167/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2183/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2183/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2183/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2183/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2183/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2183/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2183/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_195_reg_268198_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2190/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2195/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2197/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_208_reg_268468_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2203/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2208/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2220/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2222/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2223/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2253/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_256_reg_269308_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2253/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2253/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2253/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2253/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2253/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2253/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2253/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2314/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_314_reg_270288_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2314/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2314/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2314/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2314/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2314/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2314/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2314/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2315/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_315_reg_270298_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2315/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2315/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2315/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2315/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2315/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2315/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2315/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2320/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2320/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2320/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2320/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2320/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2320/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2320/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2322/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2322/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2322/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2322/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2322/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2322/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2322/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2323/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2323/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2323/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2323/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2323/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2323/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2323/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2328/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_328_reg_270568_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2328/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2328/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2328/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2328/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2328/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2328/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2328/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2333/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2333/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2333/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2333/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2333/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2333/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2333/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2342/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2342/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2342/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2342/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2342/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2342/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2342/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2345/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2345/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2345/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2345/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2345/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2345/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2345/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2348/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2348/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2348/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2348/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2348/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2348/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2348/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2349/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_348_reg_270948_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2349/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2349/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2349/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2349/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2349/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2349/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2349/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2353/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_352_reg_270988_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2353/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2353/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2353/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2353/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2353/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2353/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2353/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2358/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2358/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2358/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2358/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2358/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2358/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2358/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2372/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2372/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2372/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2372/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2372/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2372/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2372/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2373/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2373/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2373/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2373/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2373/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2373/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2373/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2389/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_386_reg_271548_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2389/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2389/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2389/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2389/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2389/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2389/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2389/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2391/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_388_reg_271568_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2391/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2391/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2391/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2391/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2391/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2391/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2391/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2392/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2392/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2392/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2392/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2392/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2392/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2392/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2398/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2398/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2398/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2398/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2398/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2398/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2398/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2403/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_400_reg_271828_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2403/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2403/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2403/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2403/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2403/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2403/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2403/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2408/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2408/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2408/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2408/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2408/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2408/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2408/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2420/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2420/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2420/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2420/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2420/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2420/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2420/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2435/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_431_reg_272353_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2435/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2435/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2435/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2435/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2435/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2435/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2435/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2445/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2445/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2445/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2445/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2445/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2445/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2445/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2448/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2448/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2448/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2448/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2448/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2448/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2448/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2464/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_458_reg_272808_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2464/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2464/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2464/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2464/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2464/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2464/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2464/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2465/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_459_reg_272818_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2465/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2465/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2465/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2465/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2465/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2465/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2465/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2470/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2483/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2483/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2483/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2483/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2483/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2483/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2483/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2542/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2542/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2542/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2542/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2542/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2542/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2542/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2547/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2547/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2547/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2547/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2547/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2547/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2547/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2548/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2548/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2548/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2548/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2548/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2548/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2548/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2555/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_546_reg_274368_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2555/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2555/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2555/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2555/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2555/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2555/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2555/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2556/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_547_reg_274378_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2556/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2556/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2556/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2556/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2556/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2556/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2556/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2592/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2592/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2592/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2592/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2592/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2592/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2592/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2604/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_593_reg_275198_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2604/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2604/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2604/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2604/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2604/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2604/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2604/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2058/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2058/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2058/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2058/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2058/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2058/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2058/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2049/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_60_reg_265908_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2049/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2049/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2049/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2049/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2049/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2049/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2049/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2050/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_61_reg_265918_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2050/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2050/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2050/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2050/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2050/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2050/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2050/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2041/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_52_reg_265688_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2041/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2041/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2041/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2041/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2041/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2041/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2041/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2074/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_84_reg_266328_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2074/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2074/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2074/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2074/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2074/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2074/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2074/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2075/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_85_reg_266338_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2075/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2075/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2075/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2075/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2075/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2075/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2075/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2085/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_95_reg_266473_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2085/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2085/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2085/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2085/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2085/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2085/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2085/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2071/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_81_reg_266228_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2071/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2071/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2071/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2071/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2071/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2071/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2071/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2124/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_132_reg_267168_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2124/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2124/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2124/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2124/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2124/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2124/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2124/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2125/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_133_reg_267178_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2125/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2125/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2125/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2125/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2125/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2125/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2125/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_180_reg_268008_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2174/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_181_reg_268018_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2175/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_191_reg_268153_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2185/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_177_reg_267908_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2171/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_204_reg_268428_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2199/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_205_reg_268438_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2200/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_210_reg_268488_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2205/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_209_reg_268478_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2204/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_211_reg_268498_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2206/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2258/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2258/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2258/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2258/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2258/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2258/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2258/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2248/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2248/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2248/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2248/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2248/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2248/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2248/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_252_reg_269268_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2249/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2242/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2247/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2245/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_243_reg_269038_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2240/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_242_reg_269028_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2239/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_249_reg_269168_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2246/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2283/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2283/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2283/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2283/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2283/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2283/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2283/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2273/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2273/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2273/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2273/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2273/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2273/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2273/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2267/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2267/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2267/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2267/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2267/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2267/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2267/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2272/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2272/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2272/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2272/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2272/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2272/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2272/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2270/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2270/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2270/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2270/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2270/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2270/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2270/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2265/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_267_reg_269458_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2265/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2265/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2265/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2265/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2265/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2265/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2265/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2264/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_266_reg_269448_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2264/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2264/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2264/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2264/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2264/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2264/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2264/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2266/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_268_reg_269468_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2266/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2266/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2266/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2266/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2266/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2266/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2266/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2285/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_287_reg_269833_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2285/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2285/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2285/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2285/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2285/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2285/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2285/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2271/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_273_reg_269588_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2271/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2271/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2271/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2271/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2271/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2271/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2271/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2297/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2289/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_290_reg_269868_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2289/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2289/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2289/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2289/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2289/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2289/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2289/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2324/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_324_reg_270528_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2324/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2324/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2324/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2324/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2324/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2324/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2324/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2325/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_325_reg_270538_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2325/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2325/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2325/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2325/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2325/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2325/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2325/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2340/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_339_reg_270718_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2340/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2340/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2340/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2340/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2340/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2340/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2340/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2339/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_338_reg_270708_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2339/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2339/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2339/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2339/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2339/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2339/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2339/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2341/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_340_reg_270728_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2341/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2341/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2341/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2341/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2341/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2341/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2341/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2415/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_411_reg_271978_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2415/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2415/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2415/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2415/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2415/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2415/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2415/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2414/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_410_reg_271968_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2414/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2414/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2414/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2414/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2414/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2414/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2414/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2416/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_412_reg_271988_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2416/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2416/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2416/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2416/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2416/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2416/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2416/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2440/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_435_reg_272398_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2440/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2440/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2440/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2440/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2440/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2440/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2440/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2439/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_434_reg_272388_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2439/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2439/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2439/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2439/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2439/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2439/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2439/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2441/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_436_reg_272408_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2441/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2441/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2441/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2441/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2441/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2441/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2441/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2495/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2495/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2495/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2495/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2495/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2495/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2495/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2533/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2533/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2533/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2533/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2533/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2533/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2533/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2523/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2523/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2523/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2523/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2523/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2523/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2523/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2530/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_522_reg_273948_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2530/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2530/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2530/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2530/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2530/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2530/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2530/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2529/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_521_reg_273938_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2529/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2529/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2529/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2529/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2529/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2529/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2529/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2531/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_523_reg_273958_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2531/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2531/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2531/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2531/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2531/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2531/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2531/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2522/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2522/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2522/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2522/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2522/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2522/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2522/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2520/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2520/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2520/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2520/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2520/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2520/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2520/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2515/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_507_reg_273658_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2515/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2515/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2515/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2515/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2515/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2515/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2515/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2514/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_506_reg_273648_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2514/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2514/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2514/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2514/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2514/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2514/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2514/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2516/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_508_reg_273668_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2516/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2516/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2516/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2516/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2516/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2516/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2516/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2540/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_531_reg_274078_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2540/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2540/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2540/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2540/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2540/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2540/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2540/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2539/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_530_reg_274068_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2539/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2539/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2539/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2539/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2539/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2539/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2539/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2541/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_532_reg_274088_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2541/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2541/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2541/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2541/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2541/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2541/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2541/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2560/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_551_reg_274453_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2560/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2560/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2560/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2560/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2560/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2560/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2560/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2546/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_537_reg_274208_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2546/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2546/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2546/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2546/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2546/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2546/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2546/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2573/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2573/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2573/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2573/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2573/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2573/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2573/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2574/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_564_reg_274728_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2574/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2574/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2574/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2574/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2574/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2574/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2574/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2575/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_565_reg_274738_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2575/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2575/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2575/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2575/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2575/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2575/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2575/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2580/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_570_reg_274788_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2580/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2580/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2580/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2580/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2580/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2580/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2580/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2579/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_569_reg_274778_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2579/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2579/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2579/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2579/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2579/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2579/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2579/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2581/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_571_reg_274798_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2581/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2581/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2581/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2581/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2581/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2581/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2581/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2567/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2567/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2567/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2567/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2567/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2567/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2567/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2570/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2570/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2570/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2570/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2570/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2570/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2570/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2565/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_555_reg_274498_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2565/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2565/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2565/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2565/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2565/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2565/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2565/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2564/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_554_reg_274488_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2564/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2564/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2564/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2564/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2564/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2564/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2564/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2585/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_575_reg_274873_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2585/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2585/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2585/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2585/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2585/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2585/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2585/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2571/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_561_reg_274628_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2571/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2571/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2571/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2571/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2571/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2571/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2571/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2591/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_580_reg_274928_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2591/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2591/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2591/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2591/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2591/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2591/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2591/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2549/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_540_reg_274308_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2549/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2549/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2549/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2549/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2549/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2549/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2549/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2550/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_541_reg_274318_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2550/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2550/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2550/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2550/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2550/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2550/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2550/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2493/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_486_reg_273303_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2493/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2493/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2493/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2493/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2493/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2493/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2493/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2494/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_487_reg_273313_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2494/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2494/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2494/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2494/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2494/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2494/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2494/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2499/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_492_reg_273468_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2499/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2499/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2499/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2499/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2499/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2499/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2499/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2500/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_493_reg_273478_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2500/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2500/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2500/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2500/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2500/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2500/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2500/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2343/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_342_reg_270783_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2343/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2343/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2343/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2343/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2343/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2343/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2343/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2344/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_343_reg_270793_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2344/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2344/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2344/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2344/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2344/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2344/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2344/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2335/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_335_reg_270673_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2335/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2335/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2335/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2335/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2335/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2335/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2335/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2321/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_321_reg_270428_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2321/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2321/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2321/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2321/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2321/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2321/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2321/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2310/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_311_reg_270253_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2310/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2310/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2310/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2310/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2310/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2310/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2310/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2296/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_297_reg_270008_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2296/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2296/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2296/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2296/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2296/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2296/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2296/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2293/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_294_reg_269943_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2293/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2293/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2293/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2293/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2293/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2293/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2293/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_295_reg_269953_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2294/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_300_reg_270108_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2299/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_301_reg_270118_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2300/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_215_reg_268573_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2210/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_201_reg_268328_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2196/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2173/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2170/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2149/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_156_reg_267588_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2149/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2149/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2149/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2149/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2149/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2149/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2149/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2150/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_157_reg_267598_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2150/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2150/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2150/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2150/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2150/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2150/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2150/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2099/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_108_reg_266748_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2099/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2099/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2099/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2099/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2099/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2099/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2099/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2100/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_109_reg_266758_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2100/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2100/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2100/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2100/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2100/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2100/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2100/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2060/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_71_reg_266053_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2060/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2060/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2060/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2060/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2060/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2060/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2060/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2046/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_57_reg_265808_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2046/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2046/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2046/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2046/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2046/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2046/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2046/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2010/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_23_reg_265213_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2010/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2010/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2010/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2010/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2010/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2010/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2010/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1996/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_9_reg_264968_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1996/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1996/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1996/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1996/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1996/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1996/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1996/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2601/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_590_reg_275168_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2601/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2601/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2601/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2601/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2601/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2601/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2601/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2597/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2597/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2597/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2597/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2597/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2597/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2597/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2590/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_579_reg_274918_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2590/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2590/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2590/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2590/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2590/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2590/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2590/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2589/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_578_reg_274908_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2589/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2589/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2589/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2589/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2589/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2589/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2589/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2508/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2508/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2508/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2508/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2508/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2508/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2508/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2501/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_494_reg_273488_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2501/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2501/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2501/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2501/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2501/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2501/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2501/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2497/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2497/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2497/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2497/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2497/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2497/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2497/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2491/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_484_reg_273248_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2491/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2491/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2491/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2491/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2491/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2491/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2491/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2490/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_483_reg_273238_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2490/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2490/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2490/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2490/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2490/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2490/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2490/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2383/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2383/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2383/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2383/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2383/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2383/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2383/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2317/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2317/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2317/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2317/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2317/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2317/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2317/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2316/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_316_reg_270308_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2316/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2316/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2316/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2316/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2316/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2316/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2316/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2308/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2308/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2308/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2308/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2308/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2308/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2308/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2292/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2292/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2292/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2292/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2292/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2292/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2292/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2260/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_263_reg_269413_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2260/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2260/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2260/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2260/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2260/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2260/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2260/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2217/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_218_reg_268608_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2214/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_147_reg_267358_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2140/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2120/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2120/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2120/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2120/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2120/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2120/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2120/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2096/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_105_reg_266648_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2096/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2096/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2096/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2096/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2096/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2096/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2096/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2045/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2045/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2045/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2045/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2045/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2045/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2045/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2599/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_588_reg_275148_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2599/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2599/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2599/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2599/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2599/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2599/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2599/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2600/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_589_reg_275158_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2600/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2600/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2600/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2600/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2600/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2600/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2600/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2552/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_543_reg_274338_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2552/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2552/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2552/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2552/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2552/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2552/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2552/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2551/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_542_reg_274328_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2551/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2551/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2551/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2551/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2551/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2551/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2551/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2553/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_544_reg_274348_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2553/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2553/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2553/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2553/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2553/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2553/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2553/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2527/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_519_reg_273918_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2527/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2527/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2527/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2527/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2527/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2527/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2527/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2526/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_518_reg_273908_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2526/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2526/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2526/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2526/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2526/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2526/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2526/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2528/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_520_reg_273928_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2528/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2528/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2528/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2528/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2528/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2528/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2528/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2524/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_516_reg_273888_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2524/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2524/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2524/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2524/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2524/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2524/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2524/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2525/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_517_reg_273898_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2525/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2525/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2525/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2525/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2525/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2525/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2525/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2452/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_447_reg_272658_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2452/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2452/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2452/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2452/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2452/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2452/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2452/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2451/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_446_reg_272648_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2451/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2451/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2451/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2451/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2451/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2451/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2451/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2453/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_448_reg_272668_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2453/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2453/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2453/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2453/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2453/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2453/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2453/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2457/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_452_reg_272708_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2457/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2457/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2457/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2457/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2457/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2457/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2457/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2459/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_454_reg_272763_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2459/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2459/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2459/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2459/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2459/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2459/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2459/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2399/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_396_reg_271788_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2399/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2399/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2399/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2399/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2399/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2399/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2399/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2400/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_397_reg_271798_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2400/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2400/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2400/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2400/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2400/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2400/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2400/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_356_reg_271028_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2359/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_358_reg_271083_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2359/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2359/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2359/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2359/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2359/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2359/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2359/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2327/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_327_reg_270558_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2327/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2327/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2327/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2327/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2327/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2327/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2327/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2332/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_332_reg_270608_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2332/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2332/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2332/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2332/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2332/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2332/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2332/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2334/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_334_reg_270663_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2334/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2334/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2334/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2334/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2334/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2334/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2334/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_308_reg_270188_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2307/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2309/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_310_reg_270243_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2309/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2309/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2309/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2309/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2309/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2309/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2309/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2274/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_276_reg_269688_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2274/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2274/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2274/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2274/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2274/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2274/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2274/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2275/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_277_reg_269698_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2275/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2275/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2275/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2275/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2275/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2275/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2275/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_284_reg_269768_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2282/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2284/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_286_reg_269823_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2284/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2284/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2284/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2284/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2284/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2284/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2284/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_260_reg_269348_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2257/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2259/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_262_reg_269403_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2259/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2259/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2259/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2259/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2259/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2259/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2259/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_228_reg_268848_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2224/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_212_reg_268508_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2207/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_214_reg_268563_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2209/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_188_reg_268088_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2182/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_190_reg_268143_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2184/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2157/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_164_reg_267668_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2157/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2157/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2157/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2157/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2157/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2157/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2157/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2159/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_166_reg_267723_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2159/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2159/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2159/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2159/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2159/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2159/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2159/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2107/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_116_reg_266828_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2107/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2107/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2107/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2107/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2107/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2107/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2107/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2109/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_118_reg_266883_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2109/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2109/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2109/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2109/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2109/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2109/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2109/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2082/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_92_reg_266408_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2082/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2082/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2082/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2082/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2082/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2082/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2082/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2084/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_94_reg_266463_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2084/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2084/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2084/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2084/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2084/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2084/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2084/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2057/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_68_reg_265988_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2057/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2057/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2057/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2057/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2057/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2057/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2057/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2059/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_70_reg_266043_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2059/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2059/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2059/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2059/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2059/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2059/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2059/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2572/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2572/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2572/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2572/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2572/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2572/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2572/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2558/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2558/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2558/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2558/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2558/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2558/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2558/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2503/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_496_reg_273508_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2503/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2503/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2503/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2503/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2503/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2503/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2503/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2502/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_495_reg_273498_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2502/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2502/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2502/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2502/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2502/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2502/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2502/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2407/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_404_reg_271868_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2407/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2407/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2407/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2407/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2407/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2407/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2407/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2402/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_399_reg_271818_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2402/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2402/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2402/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2402/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2402/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2402/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2402/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2401/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_398_reg_271808_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2401/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2401/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2401/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2401/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2401/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2401/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2401/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2397/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2397/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2397/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2397/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2397/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2397/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2397/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U2386/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x1b0).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U2386/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2386/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2386/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2386/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2386/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2386/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2352/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_351_reg_270978_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2352/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2352/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2352/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2352/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2352/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2352/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2352/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2351/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_350_reg_270968_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2351/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2351/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2351/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2351/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2351/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2351/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2351/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2350/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_349_reg_270958_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2350/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2350/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2350/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2350/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2350/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2350/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2350/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2347/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2347/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2347/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2347/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2347/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2347/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2347/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U2311/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x1b0).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U2311/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2311/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2311/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2311/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2311/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2311/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2302/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_303_reg_270138_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2302/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2302/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2302/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2302/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2302/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2302/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2302/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2252/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_255_reg_269298_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2252/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2252/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2252/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2252/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2252/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2252/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2252/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_254_reg_269288_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2251/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_253_reg_269278_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2250/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_207_reg_268458_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2202/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_206_reg_268448_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2201/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2127/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_135_reg_267198_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2127/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2127/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2127/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2127/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2127/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2127/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2127/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2077/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_87_reg_266358_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2077/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2077/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2077/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2077/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2077/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2077/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2077/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2076/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_86_reg_266348_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2076/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2076/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2076/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2076/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2076/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2076/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2076/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2052/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_63_reg_265938_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2052/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2052/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2052/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2052/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2052/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2052/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2052/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2051/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_62_reg_265928_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2051/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2051/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2051/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2051/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2051/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2051/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2051/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2048/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2048/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2048/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2048/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2048/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2048/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2048/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2610/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_599_reg_275293_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2610/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2610/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2610/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2610/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2610/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2610/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2610/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2596/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_585_reg_275048_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2596/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2596/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2596/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2596/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2596/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2596/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2596/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2593/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_582_reg_274983_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2593/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2593/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2593/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2593/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2593/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2593/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2593/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2594/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_583_reg_274993_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2594/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2594/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2594/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2594/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2594/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2594/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2594/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2582/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_572_reg_274808_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2582/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2582/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2582/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2582/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2582/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2582/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2582/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2584/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_574_reg_274863_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2584/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2584/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2584/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2584/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2584/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2584/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2584/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U2536/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x1b0).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U2536/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2536/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2536/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2536/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2536/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2536/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2537/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_528_reg_274048_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2537/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2537/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2537/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2537/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2537/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2537/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2537/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2538/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_529_reg_274058_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2538/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2538/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2538/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2538/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2538/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2538/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2538/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2557/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_548_reg_274388_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2557/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2557/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2557/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2557/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2557/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2557/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2557/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2559/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_550_reg_274443_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2559/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2559/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2559/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2559/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2559/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2559/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2559/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U2511/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x1b0).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U2511/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2511/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2511/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2511/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2511/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2511/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2512/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_504_reg_273628_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2512/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2512/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2512/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2512/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2512/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2512/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2512/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2513/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_505_reg_273638_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2513/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2513/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2513/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2513/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2513/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2513/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2513/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2532/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_524_reg_273968_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2532/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2532/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2532/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2532/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2532/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2532/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2532/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2534/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_526_reg_274023_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2534/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2534/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2534/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2534/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2534/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2534/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2534/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2507/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_500_reg_273548_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2507/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2507/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2507/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2507/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2507/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2507/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2507/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2509/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_502_reg_273603_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2509/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2509/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2509/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2509/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2509/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2509/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2509/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2468/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_462_reg_272883_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2468/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2468/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2468/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2468/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2468/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2468/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2468/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2469/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_463_reg_272893_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2469/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2469/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2469/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2469/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2469/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2469/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2469/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2482/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_476_reg_273128_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2482/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2482/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2482/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2482/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2482/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2482/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2482/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2484/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_478_reg_273183_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2484/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2484/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2484/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2484/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2484/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2484/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2484/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2458/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2458/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2458/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2458/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2458/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2458/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2458/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2443/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_438_reg_272463_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2443/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2443/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2443/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2443/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2443/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2443/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2443/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2444/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_439_reg_272473_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2444/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2444/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2444/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2444/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2444/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2444/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2444/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2433/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2433/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2433/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2433/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2433/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2433/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2433/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2432/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_428_reg_272288_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2432/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2432/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2432/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2432/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2432/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2432/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2432/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2434/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_430_reg_272343_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2434/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2434/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2434/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2434/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2434/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2434/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2434/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2423/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2423/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2423/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2423/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2423/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2423/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2423/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U2411/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x1b0).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U2411/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2411/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2411/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2411/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2411/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2411/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2412/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_408_reg_271948_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2412/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2412/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2412/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2412/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2412/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2412/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2412/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_409_reg_271958_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2418/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_414_reg_272043_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2418/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2418/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2418/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2418/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2418/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2418/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2418/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2419/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_415_reg_272053_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2419/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2419/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2419/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2419/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2419/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2419/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2419/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2427/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_423_reg_272238_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2427/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2427/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2427/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2427/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2427/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2427/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2427/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2426/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_422_reg_272228_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2426/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2426/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2426/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2426/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2426/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2426/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2426/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2428/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_424_reg_272248_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2428/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2428/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2428/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2428/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2428/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2428/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2428/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2421/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_417_reg_272108_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2421/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2421/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2421/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2421/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2421/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2421/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2421/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2393/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_390_reg_271623_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2393/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2393/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2393/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2393/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2393/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2393/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2393/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2394/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_391_reg_271633_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2394/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2394/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2394/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2394/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2394/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2394/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2394/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2368/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_366_reg_271203_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2368/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2368/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2368/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2368/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2368/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2368/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2368/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2369/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_367_reg_271213_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2369/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2369/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2369/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2369/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2369/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2369/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2369/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2312/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_312_reg_270268_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2312/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2312/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2312/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2312/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2312/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2312/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2312/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2313/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_313_reg_270278_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2313/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2313/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2313/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2313/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2313/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2313/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2313/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2276/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_278_reg_269708_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2276/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2276/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2276/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2276/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2276/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2276/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2276/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2278/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_280_reg_269728_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2278/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2278/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2278/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2278/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2278/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2278/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2278/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_231_reg_268878_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2227/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_230_reg_268868_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2226/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2228/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_232_reg_268888_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2228/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2228/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2228/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2228/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2228/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2228/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2228/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_222_reg_268683_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2218/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_223_reg_268693_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2219/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_198_reg_268263_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2193/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_199_reg_268273_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2194/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_183_reg_268038_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2177/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_182_reg_268028_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2176/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_184_reg_268048_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2178/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2168/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_174_reg_267843_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2168/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2168/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2168/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2168/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2168/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2168/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2168/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_175_reg_267853_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2169/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2152/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_159_reg_267618_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2152/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2152/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2152/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2152/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2152/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2152/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2152/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_158_reg_267608_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2151/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2153/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_160_reg_267628_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2153/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2153/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2153/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2153/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2153/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2153/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2153/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2143/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_150_reg_267423_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2143/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2143/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2143/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2143/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2143/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2143/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2143/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2144/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_151_reg_267433_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2144/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2144/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2144/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2144/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2144/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2144/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2144/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U2136/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x1b0).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U2136/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2136/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2136/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2136/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2136/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2136/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_145_reg_267338_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2138/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2070/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2070/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2070/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2070/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2070/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2070/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2070/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2062/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_72_reg_266068_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2062/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2062/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2062/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2062/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2062/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2062/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2062/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2002/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_15_reg_265098_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2002/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2002/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2002/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2002/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2002/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2002/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2002/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2001/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_14_reg_265088_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2001/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2001/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2001/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2001/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2001/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2001/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2001/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2003/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_16_reg_265108_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2003/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2003/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2003/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2003/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2003/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2003/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2003/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2608/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2608/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2608/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2608/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2608/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2608/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2608/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2603/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_592_reg_275188_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2603/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2603/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2603/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2603/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2603/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2603/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2603/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2602/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_591_reg_275178_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2602/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2602/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2602/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2602/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2602/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2602/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2602/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2598/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2598/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2598/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2598/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2598/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2598/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2598/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2595/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2595/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2595/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2595/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2595/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2595/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2595/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2583/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2583/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2583/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2583/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2583/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2583/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2583/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2578/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_568_reg_274768_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2578/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2578/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2578/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2578/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2578/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2578/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2578/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2576/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_566_reg_274748_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2576/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2576/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2576/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2576/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2576/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2576/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2576/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2554/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_545_reg_274358_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2554/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2554/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2554/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2554/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2554/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2554/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2554/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2545/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2545/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2545/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2545/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2545/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2545/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2545/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2409/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_406_reg_271923_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2409/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2409/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2409/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2409/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2409/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2409/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2409/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2388/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_385_reg_271538_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2388/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2388/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2388/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2388/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2388/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2388/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2388/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2256/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_259_reg_269338_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2256/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2256/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2256/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2256/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2256/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2256/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2256/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2008/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2008/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2008/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2008/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2008/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2008/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2008/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U2586/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x1b0).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U2586/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2586/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2586/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2586/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2586/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2586/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2587/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_576_reg_274888_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2587/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2587/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2587/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2587/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2587/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2587/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2587/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2588/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_577_reg_274898_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2588/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2588/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2588/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2588/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2588/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2588/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2588/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2605/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_594_reg_275208_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2605/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2605/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2605/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2605/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2605/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2605/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2605/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2606/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_595_reg_275218_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2606/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2606/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2606/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2606/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2606/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2606/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2606/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2607/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_596_reg_275228_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2607/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2607/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2607/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2607/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2607/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2607/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2607/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2609/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_598_reg_275283_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2609/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2609/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2609/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2609/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2609/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2609/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2609/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2510/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_503_reg_273613_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2510/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2510/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2510/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2510/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2510/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2510/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2510/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2496/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_489_reg_273368_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2496/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2496/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2496/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2496/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2496/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2496/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2496/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2505/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_498_reg_273528_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2505/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2505/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2505/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2505/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2505/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2505/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2505/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2504/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_497_reg_273518_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2504/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2504/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2504/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2504/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2504/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2504/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2504/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2506/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_499_reg_273538_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2506/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2506/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2506/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2506/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2506/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2506/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2506/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2474/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_468_reg_273048_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2474/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2474/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2474/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2474/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2474/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2474/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2474/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2475/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_469_reg_273058_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2475/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2475/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2475/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2475/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2475/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2475/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2475/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2480/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_474_reg_273108_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2480/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2480/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2480/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2480/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2480/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2480/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2480/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2479/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_473_reg_273098_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2479/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2479/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2479/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2479/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2479/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2479/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2479/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2481/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_475_reg_273118_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2481/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2481/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2481/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2481/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2481/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2481/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2481/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U2461/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x1b0).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U2461/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2461/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2461/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2461/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2461/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2461/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2463/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_457_reg_272798_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2463/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2463/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2463/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2463/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2463/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2463/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2463/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2472/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2472/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2472/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2472/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2472/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2472/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2472/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2466/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_460_reg_272828_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2466/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2466/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2466/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2466/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2466/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2466/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2466/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2477/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_471_reg_273078_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2477/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2477/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2477/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2477/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2477/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2477/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2477/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2476/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_470_reg_273068_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2476/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2476/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2476/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2476/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2476/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2476/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2476/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2478/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_472_reg_273088_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2478/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2478/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2478/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2478/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2478/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2478/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2478/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2485/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_479_reg_273193_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2485/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2485/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2485/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2485/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2485/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2485/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2485/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2471/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_465_reg_272948_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2471/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2471/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2471/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2471/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2471/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2471/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2471/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2460/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_455_reg_272773_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2460/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2460/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2460/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2460/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2460/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2460/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2460/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2446/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_441_reg_272528_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2446/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2446/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2446/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2446/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2446/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2446/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2446/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2447/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2447/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2447/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2447/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2447/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2447/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2447/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2455/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_450_reg_272688_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2455/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2455/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2455/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2455/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2455/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2455/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2455/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2454/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_449_reg_272678_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2454/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2454/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2454/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2454/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2454/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2454/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2454/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2456/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_451_reg_272698_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2456/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2456/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2456/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2456/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2456/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2456/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2456/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2422/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2422/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2422/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2422/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2422/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2422/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2422/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2430/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_426_reg_272268_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2430/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2430/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2430/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2430/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2430/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2430/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2430/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2429/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_425_reg_272258_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2429/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2429/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2429/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2429/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2429/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2429/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2429/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2431/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_427_reg_272278_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2431/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2431/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2431/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2431/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2431/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2431/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2431/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2424/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_420_reg_272208_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2424/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2424/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2424/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2424/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2424/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2424/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2424/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2425/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_421_reg_272218_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2425/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2425/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2425/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2425/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2425/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2425/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2425/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2410/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_407_reg_271933_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2410/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2410/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2410/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2410/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2410/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2410/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2410/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2396/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_393_reg_271688_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2396/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2396/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2396/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2396/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2396/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2396/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2396/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2405/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_402_reg_271848_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2405/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2405/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2405/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2405/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2405/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2405/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2405/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2404/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_401_reg_271838_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2404/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2404/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2404/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2404/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2404/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2404/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2404/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2406/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_403_reg_271858_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2406/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2406/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2406/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2406/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2406/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2406/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2406/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2380/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_378_reg_271428_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2380/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2380/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2380/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2380/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2380/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2380/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2380/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2379/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_377_reg_271418_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2379/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2379/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2379/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2379/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2379/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2379/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2379/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2381/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_379_reg_271438_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2381/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2381/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2381/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2381/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2381/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2381/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2381/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2360/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_359_reg_271093_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2360/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2360/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2360/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2360/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2360/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2360/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2360/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2346/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_345_reg_270848_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2346/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2346/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2346/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2346/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2346/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2346/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2346/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2355/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_354_reg_271008_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2355/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2355/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2355/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2355/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2355/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2355/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2355/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2354/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_353_reg_270998_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2354/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2354/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2354/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2354/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2354/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2354/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2354/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2356/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_355_reg_271018_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2356/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2356/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2356/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2356/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2356/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2356/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2356/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2330/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_330_reg_270588_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2330/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2330/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2330/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2330/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2330/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2330/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2330/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2329/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_329_reg_270578_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2329/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2329/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2329/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2329/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2329/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2329/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2329/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2331/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_331_reg_270598_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2331/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2331/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2331/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2331/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2331/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2331/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2331/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U2286/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x1b0).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U2286/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2286/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2286/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2286/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2286/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2286/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2287/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_288_reg_269848_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2287/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2287/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2287/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2287/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2287/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2287/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2287/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2288/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_289_reg_269858_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2288/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2288/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2288/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2288/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2288/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2288/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2288/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2305/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_306_reg_270168_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2305/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2305/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2305/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2305/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2305/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2305/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2305/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_307_reg_270178_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2306/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U2236/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x1b0).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U2236/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2236/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2236/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2236/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2236/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2236/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_240_reg_269008_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2237/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_241_reg_269018_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2238/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2255/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_258_reg_269328_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2255/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2255/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2255/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2255/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2255/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2255/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2255/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_257_reg_269318_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2254/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_239_reg_268993_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2235/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_225_reg_268748_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2221/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_234_reg_268908_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2230/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_233_reg_268898_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2229/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_235_reg_268918_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2231/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_186_reg_268068_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2180/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_185_reg_268058_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2179/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_187_reg_268078_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2181/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2160/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_167_reg_267733_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2160/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2160/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2160/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2160/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2160/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2160/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2160/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2146/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_153_reg_267488_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2146/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2146/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2146/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2146/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2146/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2146/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2146/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2155/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_162_reg_267648_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2155/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2155/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2155/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2155/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2155/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2155/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2155/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2154/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_161_reg_267638_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2154/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2154/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2154/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2154/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2154/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2154/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2154/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2156/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_163_reg_267658_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2156/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2156/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2156/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2156/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2156/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2156/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2156/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2148/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2148/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2148/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2148/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2148/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2148/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2148/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2135/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_143_reg_267313_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2135/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2135/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2135/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2135/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2135/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2135/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2135/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2121/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_129_reg_267068_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2121/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2121/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2121/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2121/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2121/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2121/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2121/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2108/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2108/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2108/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2108/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2108/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2108/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2108/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2098/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2098/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2098/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2098/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2098/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2098/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2098/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2105/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_114_reg_266808_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2105/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2105/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2105/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2105/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2105/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2105/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2105/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2104/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_113_reg_266798_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2104/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2104/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2104/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2104/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2104/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2104/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2104/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2106/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_115_reg_266818_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2106/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2106/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2106/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2106/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2106/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2106/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2106/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2095/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2095/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2095/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2095/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2095/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2095/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2095/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_111_reg_266778_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2102/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2101/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_110_reg_266768_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2101/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2101/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2101/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2101/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2101/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2101/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2101/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2103/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_112_reg_266788_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2103/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2103/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2103/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2103/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2103/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2103/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2103/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2110/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_119_reg_266893_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2110/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2110/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2110/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2110/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2110/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2110/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2110/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2080/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_90_reg_266388_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2080/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2080/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2080/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2080/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2080/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2080/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2080/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_89_reg_266378_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2079/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2081/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_91_reg_266398_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2081/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2081/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2081/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2081/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2081/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2081/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2081/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2055/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_66_reg_265968_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2055/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2055/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2055/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2055/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2055/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2055/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2055/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2054/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_65_reg_265958_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2054/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2054/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2054/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2054/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2054/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2054/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2054/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2056/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_67_reg_265978_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2056/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2056/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2056/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2056/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2056/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2056/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2056/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2035/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_47_reg_265633_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2035/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2035/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2035/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2035/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2035/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2035/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2035/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2021/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_33_reg_265388_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2021/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2021/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2021/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2021/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2021/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2021/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2021/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2387/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_384_reg_271528_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2387/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2387/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2387/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2387/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2387/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2387/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2387/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2303/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_304_reg_270148_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2303/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2303/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2303/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2303/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2303/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2303/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2303/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2277/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_279_reg_269718_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2277/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2277/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2277/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2277/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2277/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2277/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2277/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_229_reg_268858_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2225/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_220_reg_268628_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2216/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_196_reg_268208_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2191/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2137/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_144_reg_267328_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2137/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2137/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2137/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2137/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2137/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2137/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2137/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U2561/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x1b0).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U2561/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2561/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2561/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2561/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2561/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2561/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2562/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_552_reg_274468_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2562/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2562/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2562/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2562/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2562/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2562/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2562/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2563/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_553_reg_274478_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2563/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2563/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2563/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2563/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2563/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2563/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2563/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2535/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_527_reg_274033_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2535/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2535/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2535/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2535/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2535/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2535/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2535/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_513_reg_273788_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2521/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U2486/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x1b0).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U2486/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2486/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2486/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2486/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2486/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2486/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2487/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_480_reg_273208_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2487/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2487/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2487/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2487/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2487/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2487/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2487/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2488/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_481_reg_273218_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2488/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2488/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2488/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2488/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2488/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2488/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2488/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U2436/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x1b0).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U2436/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2436/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2436/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2436/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2436/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2436/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2437/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_432_reg_272368_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2437/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2437/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2437/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2437/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2437/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2437/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2437/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2438/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_433_reg_272378_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2438/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2438/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2438/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2438/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2438/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2438/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2438/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2449/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_444_reg_272628_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2449/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2449/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2449/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2449/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2449/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2449/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2449/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2450/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_445_reg_272638_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2450/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2450/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2450/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2450/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2450/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2450/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2450/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2382/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_380_reg_271448_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2382/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2382/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2382/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2382/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2382/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2382/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2382/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2384/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_382_reg_271503_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2384/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2384/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2384/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2384/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2384/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2384/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2384/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2374/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_372_reg_271368_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2374/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2374/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2374/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2374/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2374/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2374/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2374/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2375/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_373_reg_271378_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2375/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2375/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2375/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2375/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2375/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2375/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2375/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U2361/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x1b0).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U2361/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2361/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2361/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2361/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2361/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2361/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2362/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_360_reg_271108_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2362/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2362/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2362/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2362/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2362/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2362/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2362/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2363/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_361_reg_271118_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2363/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2363/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2363/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2363/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2363/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2363/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2363/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2367/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2367/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2367/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2367/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2367/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2367/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2367/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2370/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2370/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2370/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2370/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2370/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2370/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2370/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2365/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_363_reg_271138_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2365/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2365/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2365/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2365/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2365/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2365/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2365/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2366/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_364_reg_271148_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2366/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2366/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2366/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2366/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2366/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2366/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2366/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2377/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_375_reg_271398_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2377/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2377/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2377/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2377/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2377/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2377/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2377/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2376/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_374_reg_271388_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2376/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2376/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2376/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2376/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2376/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2376/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2376/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2378/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_376_reg_271408_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2378/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2378/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2378/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2378/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2378/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2378/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2378/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2385/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_383_reg_271513_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2385/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2385/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2385/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2385/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2385/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2385/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2385/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2371/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_369_reg_271268_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2371/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2371/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2371/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2371/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2371/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2371/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2371/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U2336/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x1b0).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U2336/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2336/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2336/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2336/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2336/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2336/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2337/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_336_reg_270688_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2337/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2337/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2337/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2337/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2337/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2337/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2337/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2338/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_337_reg_270698_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2338/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2338/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2338/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2338/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2338/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2338/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2338/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U2261/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x1b0).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U2261/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2261/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2261/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2261/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2261/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2261/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2262/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_264_reg_269428_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2262/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2262/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2262/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2262/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2262/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2262/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2262/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2263/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_265_reg_269438_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2263/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2263/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2263/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2263/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2263/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2263/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2263/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2280/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_282_reg_269748_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2280/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2280/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2280/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2280/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2280/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2280/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2280/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2279/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_281_reg_269738_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2279/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2279/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2279/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2279/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2279/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2279/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2279/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2281/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_283_reg_269758_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2281/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2281/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2281/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2281/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2281/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2281/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2281/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U2211/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x1b0).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U2211/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2211/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2211/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2211/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2211/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2211/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_216_reg_268588_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2212/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2213/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_217_reg_268598_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2213/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2213/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2213/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2213/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2213/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2213/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2213/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2232/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_236_reg_268928_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2232/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2232/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2232/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2232/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2232/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2232/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2232/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_238_reg_268983_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2234/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U2186/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x1b0).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U2186/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2186/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2186/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2186/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2186/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2186/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2187/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_192_reg_268168_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2187/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2187/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2187/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2187/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2187/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2187/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2187/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_193_reg_268178_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2188/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U2161/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x1b0).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U2161/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2161/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2161/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2161/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2161/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2161/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2162/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_168_reg_267748_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2162/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2162/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2162/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2162/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2162/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2162/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2162/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_169_reg_267758_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2163/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2132/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_140_reg_267248_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2132/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2132/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2132/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2132/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2132/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2132/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2132/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2134/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_142_reg_267303_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2134/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2134/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2134/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2134/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2134/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2134/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2134/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2123/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2123/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2123/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2123/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2123/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2123/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2123/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2130/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_138_reg_267228_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2130/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2130/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2130/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2130/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2130/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2130/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2130/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2129/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_137_reg_267218_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2129/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2129/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2129/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2129/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2129/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2129/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2129/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_139_reg_267238_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2131/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U2111/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x1b0).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U2111/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2111/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2111/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2111/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2111/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2111/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2112/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_120_reg_266908_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2112/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2112/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2112/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2112/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2112/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2112/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2112/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_121_reg_266918_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2113/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2117/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2117/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2117/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2117/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2117/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2117/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2117/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2118/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_126_reg_267003_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2118/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2118/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2118/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2118/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2118/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2118/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2118/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2119/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_127_reg_267013_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2119/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2119/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2119/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2119/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2119/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2119/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2119/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2115/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_123_reg_266938_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2115/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2115/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2115/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2115/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2115/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2115/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2115/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2114/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_122_reg_266928_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2114/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2114/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2114/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2114/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2114/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2114/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2114/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2116/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_124_reg_266948_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2116/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2116/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2116/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2116/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2116/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2116/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2116/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2126/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_134_reg_267188_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2126/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2126/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2126/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2126/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2126/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2126/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2126/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2090/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_99_reg_266518_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2090/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2090/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2090/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2090/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2090/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2090/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2090/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2089/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_98_reg_266508_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2089/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2089/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2089/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2089/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2089/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2089/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2089/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2091/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_100_reg_266528_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2091/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2091/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2091/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2091/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2091/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2091/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2091/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U2086/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x1b0).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U2086/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2086/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2086/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2086/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2086/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2086/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2087/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_96_reg_266488_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2087/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2087/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2087/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2087/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2087/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2087/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2087/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2088/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_97_reg_266498_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2088/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2088/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2088/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2088/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2088/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2088/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2088/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2065/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_75_reg_266098_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2065/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2065/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2065/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2065/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2065/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2065/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2065/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2064/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_74_reg_266088_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2064/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2064/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2064/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2064/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2064/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2064/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2064/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2066/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_76_reg_266108_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2066/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2066/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2066/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2066/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2066/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2066/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2066/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2042/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2042/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2042/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2042/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2042/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2042/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2042/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U2036/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x1b0).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U2036/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2036/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2036/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2036/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2036/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2036/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2037/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_48_reg_265648_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2037/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2037/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2037/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2037/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2037/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2037/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2037/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2038/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_49_reg_265658_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2038/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2038/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2038/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2038/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2038/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2038/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2038/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2033/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2033/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2033/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2033/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2033/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2033/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2033/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2032/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_44_reg_265568_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2032/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2032/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2032/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2032/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2032/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2032/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2032/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2034/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_46_reg_265623_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2034/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2034/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2034/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2034/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2034/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2034/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2034/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2023/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2023/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2023/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2023/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2023/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2023/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2023/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2024/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_36_reg_265488_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2024/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2024/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2024/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2024/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2024/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2024/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2024/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2025/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_37_reg_265498_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2025/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2025/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2025/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2025/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2025/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2025/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2025/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2030/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_42_reg_265548_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2030/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2030/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2030/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2030/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2030/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2030/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2030/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2029/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_41_reg_265538_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2029/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2029/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2029/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2029/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2029/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2029/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2029/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2031/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_43_reg_265558_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2031/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2031/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2031/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2031/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2031/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2031/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2031/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U2011/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x1b0).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U2011/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2011/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2011/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2011/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U2011/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U2011/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2012/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_24_reg_265228_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2012/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2012/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2012/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2012/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2012/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2012/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2012/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2013/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_25_reg_265238_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2013/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2013/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2013/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2013/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2013/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2013/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2013/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2017/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2017/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2017/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2017/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2017/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2017/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2017/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2022/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2022/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2022/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2022/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2022/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2022/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2022/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2020/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2020/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2020/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2020/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2020/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2020/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2020/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2018/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_30_reg_265323_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2018/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2018/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2018/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2018/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2018/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2018/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2018/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2019/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_31_reg_265333_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2019/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2019/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2019/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2019/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2019/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2019/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2019/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2015/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_27_reg_265258_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2015/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2015/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2015/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2015/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2015/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2015/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2015/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2014/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_26_reg_265248_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2014/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2014/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2014/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2014/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2014/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2014/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2014/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2016/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_28_reg_265268_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2016/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2016/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2016/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2016/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2016/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2016/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2016/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2027/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_39_reg_265518_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2027/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2027/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2027/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2027/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2027/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2027/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2027/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2026/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_38_reg_265508_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2026/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2026/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2026/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2026/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2026/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2026/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2026/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2028/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_40_reg_265528_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2028/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2028/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2028/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2028/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2028/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2028/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2028/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2007/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_20_reg_265148_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2007/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2007/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2007/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2007/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2007/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2007/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2007/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2009/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_22_reg_265203_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2009/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2009/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2009/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2009/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2009/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2009/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2009/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1998/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1998/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1998/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1998/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1998/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1998/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1998/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2000/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_13_reg_265078_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2000/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2000/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2000/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2000/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2000/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2000/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2000/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2005/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_18_reg_265128_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2005/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2005/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2005/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2005/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2005/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2005/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2005/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2004/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_17_reg_265118_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2004/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2004/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2004/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2004/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2004/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2004/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2004/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2006/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_19_reg_265138_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2006/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2006/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2006/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2006/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2006/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2006/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2006/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U1986/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x1b0).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U1986/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1986/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U1986/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1986/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U1986/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U1986/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1987/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_reg_264808_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1987/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1987/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1987/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1987/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1987/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1987/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1987/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1988/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_1_reg_264818_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1988/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1988/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1988/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1988/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1988/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1988/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1988/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1992/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1992/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1992/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1992/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1992/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1992/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1992/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1997/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1997/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1997/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1997/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1997/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1997/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1997/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1995/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1995/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1995/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1995/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1995/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1995/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1995/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1993/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_6_reg_264903_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1993/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1993/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1993/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1993/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1993/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1993/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1993/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1994/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_7_reg_264913_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1994/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1994/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1994/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1994/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1994/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1994/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1994/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1990/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_3_reg_264838_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1990/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1990/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1990/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1990/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1990/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1990/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1990/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1989/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_2_reg_264828_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1989/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1989/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1989/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1989/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1989/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1989/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1989/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U1991/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_4_reg_264848_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1991/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U1991/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1991/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1991/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1991/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U1991/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U1991/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2577/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_567_reg_274758_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2577/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2577/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2577/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2577/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2577/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2577/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2577/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2517/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2517/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2517/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2517/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2517/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2517/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2517/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2492/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2492/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2492/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2492/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2492/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2492/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2492/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2473/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2473/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2473/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2473/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2473/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2473/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2473/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2467/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2467/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2467/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2467/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2467/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2467/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2467/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2462/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_456_reg_272788_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2462/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2462/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2462/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2462/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2462/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2462/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2462/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2442/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2442/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2442/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2442/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2442/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2442/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2442/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2326/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_326_reg_270548_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2326/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2326/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2326/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2326/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2326/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2326/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2326/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2304/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_305_reg_270158_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2304/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2304/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2304/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2304/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2304/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2304/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2304/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2301/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_302_reg_270128_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2301/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2301/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2301/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2301/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2301/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2301/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2301/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2298/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2295/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2295/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2295/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2295/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2295/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2295/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2295/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2198/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2198/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2198/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2198/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2198/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2198/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2198/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2192/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2192/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2192/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2192/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2192/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2192/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2192/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2142/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2142/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2142/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2142/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2142/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2142/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2142/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_146_reg_267348_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2139/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U2063/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_73_reg_266078_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2063/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U2063/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2063/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2063/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2063/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U2063/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U2063/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port if_fifo_cap[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port if_fifo_cap[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O497[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O497[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O500[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O500[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O503[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O503[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O506[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O506[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O509[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O509[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O512[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O512[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O515[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O515[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O518[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O518[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O521[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O521[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O524[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O524[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O527[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O527[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O530[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O530[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O533[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O533[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O536[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O536[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O539[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O539[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O542[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O542[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O545[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O545[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O548[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O548[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O551[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O551[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O554[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O554[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O557[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O557[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O560[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O560[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O563[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O563[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O566[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O566[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O569[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O569[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O572[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O572[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O575[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O575[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O578[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O578[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O581[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O581[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O584[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O584[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O587[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O587[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O590[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O590[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O593[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O593[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O596[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O596[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O599[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O599[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O602[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O602[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O605[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O605[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O608[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O608[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O611[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O611[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O614[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O614[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O617[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O617[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O620[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O620[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O623[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O623[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O626[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O626[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O629[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O629[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O632[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O632[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O635[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O635[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O638[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O638[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O641[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O641[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i_i65_i_i66_i_1_reg_9343_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i_i65_i_i66_i_1_reg_9343_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i_i_i142_i_1_reg_9313_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i_i_i142_i_1_reg_9313_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_9283_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i31_i_i105_i_i_1_reg_9243_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_9253_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i_i_i139_i_i_1_reg_9223_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i_i141_i_i_1_reg_9233_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_9293_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i_i65_i65_i_i_1_reg_9263_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_9273_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i31_i_i_i106_i_1_reg_9323_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i31_i_i_i106_i_1_reg_9323_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i33_i_i_i108_i_1_reg_9333_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i33_i_i_i108_i_1_reg_9333_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i31_i31_i_i32_i_1_reg_9363_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i31_i31_i_i32_i_1_reg_9363_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i33_i33_i_i34_i_1_reg_9373_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i33_i33_i_i34_i_1_reg_9373_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i_i65_i_i66_i_1_reg_9343_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i_i_i_i140_i_1_reg_9303_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i_i_i142_i_1_reg_9313_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_9353_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_9283_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_9283_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i31_i_i105_i_i_1_reg_9243_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp_i31_i_i105_i_i_1_reg_9243_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_9253_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_9253_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i_i141_i_i_1_reg_9233_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i_i_i141_i_i_1_reg_9233_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_9293_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_9293_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\agg_tmp_i_i_i139_i_i_reg_9218_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\agg_tmp_i_i_i_i_i_reg_9158_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\reg_2858_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\agg_tmp_i_i_reg_9378_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_25_fu_1398_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_24_fu_1394_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_23_fu_1390_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_22_fu_1386_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_21_fu_1382_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_20_fu_1378_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_19_fu_1374_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_18_fu_1370_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_17_fu_1366_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_16_fu_1362_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_15_fu_1358_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_14_fu_1354_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_13_fu_1350_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_12_fu_1346_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_11_fu_1342_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_10_fu_1338_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_9_fu_1334_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_8_fu_1330_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_7_fu_1326_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_6_fu_1322_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_5_fu_1318_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_4_fu_1314_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_3_fu_1310_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_2_fu_1306_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0/\pair_value_1_fu_1302_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Block_entry28_proc_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Block_entry28_proc_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_24_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_23_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_22_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_21_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_20_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_19_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_18_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_17_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_16_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_15_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_14_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_13_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_12_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_11_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_10_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_9_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_8_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_7_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_6_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_5_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_4_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_3_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_2_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_1_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_24_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_23_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_22_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_21_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_20_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_19_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_18_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_17_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_16_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_15_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_14_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_13_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_12_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_11_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_10_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_9_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_8_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_7_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_6_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_5_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_4_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_3_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_2_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_1_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_arr_feat_reduce_out_U/\U_hls_dummy_fifo_w10_d2_S_ShiftReg/SRL_SIG_reg[1][9] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:39 ; elapsed = 00:05:02 . Memory (MB): peak = 4935.605 ; gain = 2503.434 ; free physical = 181378 ; free virtual = 401800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------------------------------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                     | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy                                                                       | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*(B:0x1b0) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A*(B:0x1b0) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A*(B:0x1b0) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A*(B:0x1b0) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A*(B:0x1b0) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A*(B:0x1b0) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A*(B:0x1b0) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A*(B:0x1b0) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A*(B:0x1b0) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A*(B:0x1b0) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A*(B:0x1b0) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*(B:0x1b0) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*(B:0x1b0) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*(B:0x1b0) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*(B:0x1b0) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*(B:0x1b0) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*(B:0x1b0) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*(B:0x1b0) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*(B:0x1b0) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*(B:0x1b0) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*(B:0x1b0) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*(B:0x1b0) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*(B:0x1b0) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*(B:0x1b0) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*(B:0x1b0) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
+--------------------------------------------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:10:04 ; elapsed = 00:10:28 . Memory (MB): peak = 5045.824 ; gain = 2613.652 ; free physical = 175261 ; free virtual = 400136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:10:37 ; elapsed = 00:11:12 . Memory (MB): peak = 5057.750 ; gain = 2625.578 ; free physical = 174668 ; free virtual = 396502
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:11:22 ; elapsed = 00:11:59 . Memory (MB): peak = 5250.867 ; gain = 2818.695 ; free physical = 181760 ; free virtual = 396053
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:11:24 ; elapsed = 00:12:01 . Memory (MB): peak = 5250.867 ; gain = 2818.695 ; free physical = 181748 ; free virtual = 396066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:12:40 ; elapsed = 00:13:16 . Memory (MB): peak = 5250.867 ; gain = 2818.695 ; free physical = 180720 ; free virtual = 395947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:13:06 ; elapsed = 00:13:43 . Memory (MB): peak = 5250.867 ; gain = 2818.695 ; free physical = 180215 ; free virtual = 395765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:13:12 ; elapsed = 00:13:49 . Memory (MB): peak = 5250.867 ; gain = 2818.695 ; free physical = 180020 ; free virtual = 395658
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:13:20 ; elapsed = 00:13:57 . Memory (MB): peak = 5250.867 ; gain = 2818.695 ; free physical = 179820 ; free virtual = 395527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                     | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                       | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                       | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB2 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB0 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB3 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB4 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB6 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s__GB5 | C'+A*B      | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+--------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+-------+
|      |Cell            |Count  |
+------+----------------+-------+
|1     |BUFG            |      1|
|2     |CARRY8          |  20300|
|3     |DSP48E2         |    548|
|4     |DSP_ALU         |     77|
|5     |DSP_A_B_DATA    |     77|
|6     |DSP_C_DATA      |     77|
|7     |DSP_MULTIPLIER  |     77|
|8     |DSP_M_DATA      |     77|
|9     |DSP_OUTPUT      |     77|
|10    |DSP_PREADD      |     77|
|11    |DSP_PREADD_DATA |     77|
|12    |LUT1            |   5014|
|13    |LUT2            |  64313|
|14    |LUT3            |  33969|
|15    |LUT4            |  64990|
|16    |LUT5            |  13969|
|17    |LUT6            | 134776|
|18    |MUXF7           |     14|
|19    |FDRE            |  21496|
|20    |FDSE            |    629|
|21    |IBUF            |   1004|
|22    |OBUF            |    278|
+------+----------------+-------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
|      |Instance                                                             |Module                                                                                                                                                                   |Cells  |
+------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
|1     |top                                                                  |                                                                                                                                                                         | 361917|
|2     |  Block_entry28_proc_U0                                              |hls_dummy_Block_entry28_proc                                                                                                                                             |    250|
|3     |  sparse_arr_feat_conv1_out_10_U                                     |hls_dummy_fifo_w10_d2_S                                                                                                                                                  |   1731|
|4     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3489                                                                                                                                    |   1722|
|5     |  sparse_arr_feat_conv1_out_11_U                                     |hls_dummy_fifo_w10_d2_S_0                                                                                                                                                |     66|
|6     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3488                                                                                                                                    |     55|
|7     |  sparse_arr_feat_conv1_out_12_U                                     |hls_dummy_fifo_w10_d2_S_1                                                                                                                                                |   1683|
|8     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3487                                                                                                                                    |   1674|
|9     |  sparse_arr_feat_conv1_out_13_U                                     |hls_dummy_fifo_w10_d2_S_2                                                                                                                                                |     64|
|10    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3486                                                                                                                                    |     55|
|11    |  sparse_arr_feat_conv1_out_14_U                                     |hls_dummy_fifo_w10_d2_S_3                                                                                                                                                |   1728|
|12    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3485                                                                                                                                    |   1719|
|13    |  sparse_arr_feat_conv1_out_15_U                                     |hls_dummy_fifo_w10_d2_S_4                                                                                                                                                |     66|
|14    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3484                                                                                                                                    |     55|
|15    |  sparse_arr_feat_conv1_out_16_U                                     |hls_dummy_fifo_w10_d2_S_5                                                                                                                                                |   1729|
|16    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3483                                                                                                                                    |   1719|
|17    |  sparse_arr_feat_conv1_out_17_U                                     |hls_dummy_fifo_w10_d2_S_6                                                                                                                                                |     65|
|18    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3482                                                                                                                                    |     55|
|19    |  sparse_arr_feat_conv1_out_18_U                                     |hls_dummy_fifo_w10_d2_S_7                                                                                                                                                |   1722|
|20    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3481                                                                                                                                    |   1713|
|21    |  sparse_arr_feat_conv1_out_19_U                                     |hls_dummy_fifo_w10_d2_S_8                                                                                                                                                |     66|
|22    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3480                                                                                                                                    |     55|
|23    |  sparse_arr_feat_conv1_out_1_U                                      |hls_dummy_fifo_w10_d2_S_9                                                                                                                                                |     63|
|24    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3479                                                                                                                                    |     54|
|25    |  sparse_arr_feat_conv1_out_20_U                                     |hls_dummy_fifo_w10_d2_S_10                                                                                                                                               |   1656|
|26    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3478                                                                                                                                    |   1647|
|27    |  sparse_arr_feat_conv1_out_21_U                                     |hls_dummy_fifo_w10_d2_S_11                                                                                                                                               |     64|
|28    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3477                                                                                                                                    |     55|
|29    |  sparse_arr_feat_conv1_out_22_U                                     |hls_dummy_fifo_w10_d2_S_12                                                                                                                                               |   1687|
|30    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3476                                                                                                                                    |   1677|
|31    |  sparse_arr_feat_conv1_out_23_U                                     |hls_dummy_fifo_w10_d2_S_13                                                                                                                                               |     41|
|32    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3475                                                                                                                                    |     31|
|33    |  sparse_arr_feat_conv1_out_24_U                                     |hls_dummy_fifo_w10_d2_S_14                                                                                                                                               |   1698|
|34    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3474                                                                                                                                    |   1689|
|35    |  sparse_arr_feat_conv1_out_25_U                                     |hls_dummy_fifo_w10_d2_S_15                                                                                                                                               |     65|
|36    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3473                                                                                                                                    |     55|
|37    |  sparse_arr_feat_conv1_out_26_U                                     |hls_dummy_fifo_w10_d2_S_16                                                                                                                                               |   1683|
|38    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3472                                                                                                                                    |   1674|
|39    |  sparse_arr_feat_conv1_out_27_U                                     |hls_dummy_fifo_w10_d2_S_17                                                                                                                                               |     66|
|40    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3471                                                                                                                                    |     55|
|41    |  sparse_arr_feat_conv1_out_28_U                                     |hls_dummy_fifo_w10_d2_S_18                                                                                                                                               |   1698|
|42    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3470                                                                                                                                    |   1689|
|43    |  sparse_arr_feat_conv1_out_29_U                                     |hls_dummy_fifo_w10_d2_S_19                                                                                                                                               |     66|
|44    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3469                                                                                                                                    |     55|
|45    |  sparse_arr_feat_conv1_out_2_U                                      |hls_dummy_fifo_w10_d2_S_20                                                                                                                                               |   1744|
|46    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3468                                                                                                                                    |   1734|
|47    |  sparse_arr_feat_conv1_out_30_U                                     |hls_dummy_fifo_w10_d2_S_21                                                                                                                                               |   1729|
|48    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3467                                                                                                                                    |   1719|
|49    |  sparse_arr_feat_conv1_out_31_U                                     |hls_dummy_fifo_w10_d2_S_22                                                                                                                                               |     64|
|50    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3466                                                                                                                                    |     55|
|51    |  sparse_arr_feat_conv1_out_32_U                                     |hls_dummy_fifo_w10_d2_S_23                                                                                                                                               |   1624|
|52    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3465                                                                                                                                    |   1613|
|53    |  sparse_arr_feat_conv1_out_33_U                                     |hls_dummy_fifo_w10_d2_S_24                                                                                                                                               |     64|
|54    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3464                                                                                                                                    |     55|
|55    |  sparse_arr_feat_conv1_out_34_U                                     |hls_dummy_fifo_w10_d2_S_25                                                                                                                                               |   1714|
|56    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3463                                                                                                                                    |   1704|
|57    |  sparse_arr_feat_conv1_out_35_U                                     |hls_dummy_fifo_w10_d2_S_26                                                                                                                                               |     64|
|58    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3462                                                                                                                                    |     55|
|59    |  sparse_arr_feat_conv1_out_36_U                                     |hls_dummy_fifo_w10_d2_S_27                                                                                                                                               |   1729|
|60    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3461                                                                                                                                    |   1719|
|61    |  sparse_arr_feat_conv1_out_37_U                                     |hls_dummy_fifo_w10_d2_S_28                                                                                                                                               |     67|
|62    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3460                                                                                                                                    |     55|
|63    |  sparse_arr_feat_conv1_out_38_U                                     |hls_dummy_fifo_w10_d2_S_29                                                                                                                                               |   1738|
|64    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3459                                                                                                                                    |   1728|
|65    |  sparse_arr_feat_conv1_out_39_U                                     |hls_dummy_fifo_w10_d2_S_30                                                                                                                                               |     64|
|66    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3458                                                                                                                                    |     55|
|67    |  sparse_arr_feat_conv1_out_3_U                                      |hls_dummy_fifo_w10_d2_S_31                                                                                                                                               |     64|
|68    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3457                                                                                                                                    |     55|
|69    |  sparse_arr_feat_conv1_out_40_U                                     |hls_dummy_fifo_w10_d2_S_32                                                                                                                                               |   1723|
|70    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3456                                                                                                                                    |   1713|
|71    |  sparse_arr_feat_conv1_out_41_U                                     |hls_dummy_fifo_w10_d2_S_33                                                                                                                                               |     65|
|72    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3455                                                                                                                                    |     55|
|73    |  sparse_arr_feat_conv1_out_42_U                                     |hls_dummy_fifo_w10_d2_S_34                                                                                                                                               |   1683|
|74    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3454                                                                                                                                    |   1674|
|75    |  sparse_arr_feat_conv1_out_43_U                                     |hls_dummy_fifo_w10_d2_S_35                                                                                                                                               |     64|
|76    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3453                                                                                                                                    |     55|
|77    |  sparse_arr_feat_conv1_out_44_U                                     |hls_dummy_fifo_w10_d2_S_36                                                                                                                                               |   1714|
|78    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3452                                                                                                                                    |   1704|
|79    |  sparse_arr_feat_conv1_out_45_U                                     |hls_dummy_fifo_w10_d2_S_37                                                                                                                                               |     65|
|80    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3451                                                                                                                                    |     55|
|81    |  sparse_arr_feat_conv1_out_46_U                                     |hls_dummy_fifo_w10_d2_S_38                                                                                                                                               |   1684|
|82    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3450                                                                                                                                    |   1674|
|83    |  sparse_arr_feat_conv1_out_47_U                                     |hls_dummy_fifo_w10_d2_S_39                                                                                                                                               |     65|
|84    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3449                                                                                                                                    |     55|
|85    |  sparse_arr_feat_conv1_out_48_U                                     |hls_dummy_fifo_w10_d2_S_40                                                                                                                                               |   1672|
|86    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3448                                                                                                                                    |   1662|
|87    |  sparse_arr_feat_conv1_out_49_U                                     |hls_dummy_fifo_w10_d2_S_41                                                                                                                                               |     64|
|88    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3447                                                                                                                                    |     55|
|89    |  sparse_arr_feat_conv1_out_4_U                                      |hls_dummy_fifo_w10_d2_S_42                                                                                                                                               |   1698|
|90    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3446                                                                                                                                    |   1689|
|91    |  sparse_arr_feat_conv1_out_5_U                                      |hls_dummy_fifo_w10_d2_S_43                                                                                                                                               |     65|
|92    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3445                                                                                                                                    |     55|
|93    |  sparse_arr_feat_conv1_out_6_U                                      |hls_dummy_fifo_w10_d2_S_44                                                                                                                                               |   1684|
|94    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3444                                                                                                                                    |   1674|
|95    |  sparse_arr_feat_conv1_out_7_U                                      |hls_dummy_fifo_w10_d2_S_45                                                                                                                                               |     66|
|96    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3443                                                                                                                                    |     55|
|97    |  sparse_arr_feat_conv1_out_8_U                                      |hls_dummy_fifo_w10_d2_S_46                                                                                                                                               |   1698|
|98    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3442                                                                                                                                    |   1689|
|99    |  sparse_arr_feat_conv1_out_9_U                                      |hls_dummy_fifo_w10_d2_S_47                                                                                                                                               |     65|
|100   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3441                                                                                                                                    |     55|
|101   |  sparse_arr_feat_conv1_out_U                                        |hls_dummy_fifo_w10_d2_S_48                                                                                                                                               |   1745|
|102   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3440                                                                                                                                    |   1734|
|103   |  sparse_arr_feat_conv2_out_10_U                                     |hls_dummy_fifo_w10_d2_S_49                                                                                                                                               |     51|
|104   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3439                                                                                                                                    |     41|
|105   |  sparse_arr_feat_conv2_out_11_U                                     |hls_dummy_fifo_w10_d2_S_50                                                                                                                                               |     52|
|106   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3438                                                                                                                                    |     41|
|107   |  sparse_arr_feat_conv2_out_12_U                                     |hls_dummy_fifo_w10_d2_S_51                                                                                                                                               |     52|
|108   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3437                                                                                                                                    |     41|
|109   |  sparse_arr_feat_conv2_out_13_U                                     |hls_dummy_fifo_w10_d2_S_52                                                                                                                                               |     51|
|110   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3436                                                                                                                                    |     41|
|111   |  sparse_arr_feat_conv2_out_14_U                                     |hls_dummy_fifo_w10_d2_S_53                                                                                                                                               |     51|
|112   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3435                                                                                                                                    |     41|
|113   |  sparse_arr_feat_conv2_out_15_U                                     |hls_dummy_fifo_w10_d2_S_54                                                                                                                                               |     52|
|114   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3434                                                                                                                                    |     41|
|115   |  sparse_arr_feat_conv2_out_16_U                                     |hls_dummy_fifo_w10_d2_S_55                                                                                                                                               |     50|
|116   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3433                                                                                                                                    |     41|
|117   |  sparse_arr_feat_conv2_out_17_U                                     |hls_dummy_fifo_w10_d2_S_56                                                                                                                                               |     50|
|118   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3432                                                                                                                                    |     41|
|119   |  sparse_arr_feat_conv2_out_18_U                                     |hls_dummy_fifo_w10_d2_S_57                                                                                                                                               |     53|
|120   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3431                                                                                                                                    |     41|
|121   |  sparse_arr_feat_conv2_out_19_U                                     |hls_dummy_fifo_w10_d2_S_58                                                                                                                                               |     50|
|122   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3430                                                                                                                                    |     41|
|123   |  sparse_arr_feat_conv2_out_1_U                                      |hls_dummy_fifo_w10_d2_S_59                                                                                                                                               |     52|
|124   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3429                                                                                                                                    |     41|
|125   |  sparse_arr_feat_conv2_out_20_U                                     |hls_dummy_fifo_w10_d2_S_60                                                                                                                                               |     51|
|126   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3428                                                                                                                                    |     41|
|127   |  sparse_arr_feat_conv2_out_21_U                                     |hls_dummy_fifo_w10_d2_S_61                                                                                                                                               |     52|
|128   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3427                                                                                                                                    |     41|
|129   |  sparse_arr_feat_conv2_out_22_U                                     |hls_dummy_fifo_w10_d2_S_62                                                                                                                                               |     51|
|130   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3426                                                                                                                                    |     41|
|131   |  sparse_arr_feat_conv2_out_23_U                                     |hls_dummy_fifo_w10_d2_S_63                                                                                                                                               |     50|
|132   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3425                                                                                                                                    |     41|
|133   |  sparse_arr_feat_conv2_out_24_U                                     |hls_dummy_fifo_w10_d2_S_64                                                                                                                                               |     50|
|134   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3424                                                                                                                                    |     41|
|135   |  sparse_arr_feat_conv2_out_2_U                                      |hls_dummy_fifo_w10_d2_S_65                                                                                                                                               |     50|
|136   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3423                                                                                                                                    |     41|
|137   |  sparse_arr_feat_conv2_out_3_U                                      |hls_dummy_fifo_w10_d2_S_66                                                                                                                                               |     51|
|138   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3422                                                                                                                                    |     41|
|139   |  sparse_arr_feat_conv2_out_4_U                                      |hls_dummy_fifo_w10_d2_S_67                                                                                                                                               |     50|
|140   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3421                                                                                                                                    |     41|
|141   |  sparse_arr_feat_conv2_out_5_U                                      |hls_dummy_fifo_w10_d2_S_68                                                                                                                                               |     52|
|142   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3420                                                                                                                                    |     41|
|143   |  sparse_arr_feat_conv2_out_6_U                                      |hls_dummy_fifo_w10_d2_S_69                                                                                                                                               |     50|
|144   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3419                                                                                                                                    |     41|
|145   |  sparse_arr_feat_conv2_out_7_U                                      |hls_dummy_fifo_w10_d2_S_70                                                                                                                                               |     50|
|146   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3418                                                                                                                                    |     41|
|147   |  sparse_arr_feat_conv2_out_8_U                                      |hls_dummy_fifo_w10_d2_S_71                                                                                                                                               |     53|
|148   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3417                                                                                                                                    |     41|
|149   |  sparse_arr_feat_conv2_out_9_U                                      |hls_dummy_fifo_w10_d2_S_72                                                                                                                                               |     51|
|150   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3416                                                                                                                                    |     41|
|151   |  sparse_arr_feat_conv2_out_U                                        |hls_dummy_fifo_w10_d2_S_73                                                                                                                                               |     52|
|152   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3415                                                                                                                                    |     41|
|153   |  sparse_arr_feat_reduce_out_10_U                                    |hls_dummy_fifo_w10_d2_S_74                                                                                                                                               |   2935|
|154   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3414                                                                                                                                    |   2926|
|155   |  sparse_arr_feat_reduce_out_11_U                                    |hls_dummy_fifo_w10_d2_S_75                                                                                                                                               |   2803|
|156   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3413                                                                                                                                    |   2792|
|157   |  sparse_arr_feat_reduce_out_12_U                                    |hls_dummy_fifo_w10_d2_S_76                                                                                                                                               |   2930|
|158   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3412                                                                                                                                    |   2920|
|159   |  sparse_arr_feat_reduce_out_13_U                                    |hls_dummy_fifo_w10_d2_S_77                                                                                                                                               |   3032|
|160   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3411                                                                                                                                    |   3023|
|161   |  sparse_arr_feat_reduce_out_14_U                                    |hls_dummy_fifo_w10_d2_S_78                                                                                                                                               |   2894|
|162   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3410                                                                                                                                    |   2885|
|163   |  sparse_arr_feat_reduce_out_15_U                                    |hls_dummy_fifo_w10_d2_S_79                                                                                                                                               |   3102|
|164   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3409                                                                                                                                    |   3091|
|165   |  sparse_arr_feat_reduce_out_16_U                                    |hls_dummy_fifo_w10_d2_S_80                                                                                                                                               |   2840|
|166   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3408                                                                                                                                    |   2830|
|167   |  sparse_arr_feat_reduce_out_17_U                                    |hls_dummy_fifo_w10_d2_S_81                                                                                                                                               |   2778|
|168   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3407                                                                                                                                    |   2769|
|169   |  sparse_arr_feat_reduce_out_18_U                                    |hls_dummy_fifo_w10_d2_S_82                                                                                                                                               |   2903|
|170   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3406                                                                                                                                    |   2894|
|171   |  sparse_arr_feat_reduce_out_19_U                                    |hls_dummy_fifo_w10_d2_S_83                                                                                                                                               |   2933|
|172   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3405                                                                                                                                    |   2923|
|173   |  sparse_arr_feat_reduce_out_1_U                                     |hls_dummy_fifo_w10_d2_S_84                                                                                                                                               |   2630|
|174   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3404                                                                                                                                    |   2621|
|175   |  sparse_arr_feat_reduce_out_20_U                                    |hls_dummy_fifo_w10_d2_S_85                                                                                                                                               |   2883|
|176   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3403                                                                                                                                    |   2873|
|177   |  sparse_arr_feat_reduce_out_21_U                                    |hls_dummy_fifo_w10_d2_S_86                                                                                                                                               |   2944|
|178   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3402                                                                                                                                    |   2935|
|179   |  sparse_arr_feat_reduce_out_22_U                                    |hls_dummy_fifo_w10_d2_S_87                                                                                                                                               |   3087|
|180   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3401                                                                                                                                    |   3077|
|181   |  sparse_arr_feat_reduce_out_23_U                                    |hls_dummy_fifo_w10_d2_S_88                                                                                                                                               |   3235|
|182   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3400                                                                                                                                    |   3226|
|183   |  sparse_arr_feat_reduce_out_24_U                                    |hls_dummy_fifo_w10_d2_S_89                                                                                                                                               |   3199|
|184   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3399                                                                                                                                    |   3190|
|185   |  sparse_arr_feat_reduce_out_2_U                                     |hls_dummy_fifo_w10_d2_S_90                                                                                                                                               |   2580|
|186   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3398                                                                                                                                    |   2571|
|187   |  sparse_arr_feat_reduce_out_3_U                                     |hls_dummy_fifo_w10_d2_S_91                                                                                                                                               |   2413|
|188   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3397                                                                                                                                    |   2403|
|189   |  sparse_arr_feat_reduce_out_4_U                                     |hls_dummy_fifo_w10_d2_S_92                                                                                                                                               |   2446|
|190   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3396                                                                                                                                    |   2436|
|191   |  sparse_arr_feat_reduce_out_5_U                                     |hls_dummy_fifo_w10_d2_S_93                                                                                                                                               |   2728|
|192   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3395                                                                                                                                    |   2719|
|193   |  sparse_arr_feat_reduce_out_6_U                                     |hls_dummy_fifo_w10_d2_S_94                                                                                                                                               |   2690|
|194   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3394                                                                                                                                    |   2681|
|195   |  sparse_arr_feat_reduce_out_7_U                                     |hls_dummy_fifo_w10_d2_S_95                                                                                                                                               |   2641|
|196   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3393                                                                                                                                    |   2630|
|197   |  sparse_arr_feat_reduce_out_8_U                                     |hls_dummy_fifo_w10_d2_S_96                                                                                                                                               |   3085|
|198   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3392                                                                                                                                    |   3076|
|199   |  sparse_arr_feat_reduce_out_9_U                                     |hls_dummy_fifo_w10_d2_S_97                                                                                                                                               |   3102|
|200   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_3391                                                                                                                                    |   3093|
|201   |  sparse_arr_feat_reduce_out_U                                       |hls_dummy_fifo_w10_d2_S_98                                                                                                                                               |   3098|
|202   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg                                                                                                                                         |   3088|
|203   |  sparse_arr_hash_reduce_out_10_c22_channel_U                        |hls_dummy_fifo_w4_d2_S                                                                                                                                                   |    177|
|204   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3390                                                                                                                                     |    168|
|205   |  sparse_arr_hash_reduce_out_10_c_U                                  |hls_dummy_fifo_w4_d2_S_99                                                                                                                                                |    173|
|206   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3389                                                                                                                                     |    164|
|207   |  sparse_arr_hash_reduce_out_11_c23_channel_U                        |hls_dummy_fifo_w4_d2_S_100                                                                                                                                               |    218|
|208   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3388                                                                                                                                     |    209|
|209   |  sparse_arr_hash_reduce_out_11_c_U                                  |hls_dummy_fifo_w4_d2_S_101                                                                                                                                               |    178|
|210   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3387                                                                                                                                     |    169|
|211   |  sparse_arr_hash_reduce_out_12_c24_channel_U                        |hls_dummy_fifo_w4_d2_S_102                                                                                                                                               |    171|
|212   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3386                                                                                                                                     |    162|
|213   |  sparse_arr_hash_reduce_out_12_c_U                                  |hls_dummy_fifo_w4_d2_S_103                                                                                                                                               |    136|
|214   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3385                                                                                                                                     |    127|
|215   |  sparse_arr_hash_reduce_out_13_c25_channel_U                        |hls_dummy_fifo_w4_d2_S_104                                                                                                                                               |    159|
|216   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3384                                                                                                                                     |    149|
|217   |  sparse_arr_hash_reduce_out_13_c_U                                  |hls_dummy_fifo_w4_d2_S_105                                                                                                                                               |    155|
|218   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3383                                                                                                                                     |    146|
|219   |  sparse_arr_hash_reduce_out_14_c26_channel_U                        |hls_dummy_fifo_w4_d2_S_106                                                                                                                                               |    176|
|220   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3382                                                                                                                                     |    167|
|221   |  sparse_arr_hash_reduce_out_14_c_U                                  |hls_dummy_fifo_w4_d2_S_107                                                                                                                                               |    145|
|222   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3381                                                                                                                                     |    136|
|223   |  sparse_arr_hash_reduce_out_15_c27_channel_U                        |hls_dummy_fifo_w4_d2_S_108                                                                                                                                               |    204|
|224   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3380                                                                                                                                     |    194|
|225   |  sparse_arr_hash_reduce_out_15_c_U                                  |hls_dummy_fifo_w4_d2_S_109                                                                                                                                               |    146|
|226   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3379                                                                                                                                     |    137|
|227   |  sparse_arr_hash_reduce_out_16_c28_channel_U                        |hls_dummy_fifo_w4_d2_S_110                                                                                                                                               |    199|
|228   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3378                                                                                                                                     |    190|
|229   |  sparse_arr_hash_reduce_out_16_c_U                                  |hls_dummy_fifo_w4_d2_S_111                                                                                                                                               |    149|
|230   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3377                                                                                                                                     |    140|
|231   |  sparse_arr_hash_reduce_out_17_c29_channel_U                        |hls_dummy_fifo_w4_d2_S_112                                                                                                                                               |    216|
|232   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3376                                                                                                                                     |    207|
|233   |  sparse_arr_hash_reduce_out_17_c_U                                  |hls_dummy_fifo_w4_d2_S_113                                                                                                                                               |    144|
|234   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3375                                                                                                                                     |    134|
|235   |  sparse_arr_hash_reduce_out_18_c30_channel_U                        |hls_dummy_fifo_w4_d2_S_114                                                                                                                                               |    229|
|236   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3374                                                                                                                                     |    218|
|237   |  sparse_arr_hash_reduce_out_18_c_U                                  |hls_dummy_fifo_w4_d2_S_115                                                                                                                                               |    156|
|238   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3373                                                                                                                                     |    147|
|239   |  sparse_arr_hash_reduce_out_19_c31_channel_U                        |hls_dummy_fifo_w4_d2_S_116                                                                                                                                               |    273|
|240   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3372                                                                                                                                     |    264|
|241   |  sparse_arr_hash_reduce_out_19_c_U                                  |hls_dummy_fifo_w4_d2_S_117                                                                                                                                               |    157|
|242   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3371                                                                                                                                     |    147|
|243   |  sparse_arr_hash_reduce_out_1_c13_channel_U                         |hls_dummy_fifo_w4_d2_S_118                                                                                                                                               |    229|
|244   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3370                                                                                                                                     |    219|
|245   |  sparse_arr_hash_reduce_out_1_c_U                                   |hls_dummy_fifo_w4_d2_S_119                                                                                                                                               |    189|
|246   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3369                                                                                                                                     |    179|
|247   |  sparse_arr_hash_reduce_out_20_c32_channel_U                        |hls_dummy_fifo_w4_d2_S_120                                                                                                                                               |    288|
|248   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3368                                                                                                                                     |    279|
|249   |  sparse_arr_hash_reduce_out_20_c_U                                  |hls_dummy_fifo_w4_d2_S_121                                                                                                                                               |    162|
|250   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3367                                                                                                                                     |    152|
|251   |  sparse_arr_hash_reduce_out_21_c33_channel_U                        |hls_dummy_fifo_w4_d2_S_122                                                                                                                                               |    324|
|252   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3366                                                                                                                                     |    315|
|253   |  sparse_arr_hash_reduce_out_21_c_U                                  |hls_dummy_fifo_w4_d2_S_123                                                                                                                                               |    160|
|254   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3365                                                                                                                                     |    151|
|255   |  sparse_arr_hash_reduce_out_22_c34_channel_U                        |hls_dummy_fifo_w4_d2_S_124                                                                                                                                               |    194|
|256   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3364                                                                                                                                     |    185|
|257   |  sparse_arr_hash_reduce_out_22_c_U                                  |hls_dummy_fifo_w4_d2_S_125                                                                                                                                               |    124|
|258   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3363                                                                                                                                     |    114|
|259   |  sparse_arr_hash_reduce_out_23_c35_channel_U                        |hls_dummy_fifo_w4_d2_S_126                                                                                                                                               |    200|
|260   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3362                                                                                                                                     |    190|
|261   |  sparse_arr_hash_reduce_out_23_c_U                                  |hls_dummy_fifo_w4_d2_S_127                                                                                                                                               |    129|
|262   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3361                                                                                                                                     |    120|
|263   |  sparse_arr_hash_reduce_out_24_c36_channel_U                        |hls_dummy_fifo_w4_d2_S_128                                                                                                                                               |    267|
|264   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3360                                                                                                                                     |    258|
|265   |  sparse_arr_hash_reduce_out_24_c_U                                  |hls_dummy_fifo_w4_d2_S_129                                                                                                                                               |    157|
|266   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3359                                                                                                                                     |    148|
|267   |  sparse_arr_hash_reduce_out_25_c37_channel_U                        |hls_dummy_fifo_w4_d2_S_130                                                                                                                                               |    358|
|268   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3358                                                                                                                                     |    349|
|269   |  sparse_arr_hash_reduce_out_25_c_U                                  |hls_dummy_fifo_w4_d2_S_131                                                                                                                                               |    159|
|270   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3357                                                                                                                                     |    149|
|271   |  sparse_arr_hash_reduce_out_26_c38_channel_U                        |hls_dummy_fifo_w4_d2_S_132                                                                                                                                               |    226|
|272   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3356                                                                                                                                     |    217|
|273   |  sparse_arr_hash_reduce_out_26_c_U                                  |hls_dummy_fifo_w4_d2_S_133                                                                                                                                               |    166|
|274   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3355                                                                                                                                     |    156|
|275   |  sparse_arr_hash_reduce_out_27_c39_channel_U                        |hls_dummy_fifo_w4_d2_S_134                                                                                                                                               |    285|
|276   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3354                                                                                                                                     |    276|
|277   |  sparse_arr_hash_reduce_out_27_c_U                                  |hls_dummy_fifo_w4_d2_S_135                                                                                                                                               |    178|
|278   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3353                                                                                                                                     |    169|
|279   |  sparse_arr_hash_reduce_out_28_c40_channel_U                        |hls_dummy_fifo_w4_d2_S_136                                                                                                                                               |    182|
|280   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3352                                                                                                                                     |    173|
|281   |  sparse_arr_hash_reduce_out_28_c_U                                  |hls_dummy_fifo_w4_d2_S_137                                                                                                                                               |    165|
|282   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3351                                                                                                                                     |    156|
|283   |  sparse_arr_hash_reduce_out_29_c41_channel_U                        |hls_dummy_fifo_w4_d2_S_138                                                                                                                                               |    222|
|284   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3350                                                                                                                                     |    213|
|285   |  sparse_arr_hash_reduce_out_29_c_U                                  |hls_dummy_fifo_w4_d2_S_139                                                                                                                                               |    151|
|286   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3349                                                                                                                                     |    142|
|287   |  sparse_arr_hash_reduce_out_2_c14_channel_U                         |hls_dummy_fifo_w4_d2_S_140                                                                                                                                               |    162|
|288   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3348                                                                                                                                     |    153|
|289   |  sparse_arr_hash_reduce_out_2_c_U                                   |hls_dummy_fifo_w4_d2_S_141                                                                                                                                               |    176|
|290   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3347                                                                                                                                     |    167|
|291   |  sparse_arr_hash_reduce_out_30_c42_channel_U                        |hls_dummy_fifo_w4_d2_S_142                                                                                                                                               |    267|
|292   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3346                                                                                                                                     |    258|
|293   |  sparse_arr_hash_reduce_out_30_c_U                                  |hls_dummy_fifo_w4_d2_S_143                                                                                                                                               |    168|
|294   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3345                                                                                                                                     |    159|
|295   |  sparse_arr_hash_reduce_out_31_c43_channel_U                        |hls_dummy_fifo_w4_d2_S_144                                                                                                                                               |    279|
|296   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3344                                                                                                                                     |    270|
|297   |  sparse_arr_hash_reduce_out_31_c_U                                  |hls_dummy_fifo_w4_d2_S_145                                                                                                                                               |    116|
|298   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3343                                                                                                                                     |    107|
|299   |  sparse_arr_hash_reduce_out_32_c44_channel_U                        |hls_dummy_fifo_w4_d2_S_146                                                                                                                                               |    179|
|300   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3342                                                                                                                                     |    170|
|301   |  sparse_arr_hash_reduce_out_32_c_U                                  |hls_dummy_fifo_w4_d2_S_147                                                                                                                                               |    131|
|302   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3341                                                                                                                                     |    122|
|303   |  sparse_arr_hash_reduce_out_33_c45_channel_U                        |hls_dummy_fifo_w4_d2_S_148                                                                                                                                               |    173|
|304   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3340                                                                                                                                     |    163|
|305   |  sparse_arr_hash_reduce_out_33_c_U                                  |hls_dummy_fifo_w4_d2_S_149                                                                                                                                               |    145|
|306   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3339                                                                                                                                     |    136|
|307   |  sparse_arr_hash_reduce_out_34_c46_channel_U                        |hls_dummy_fifo_w4_d2_S_150                                                                                                                                               |    278|
|308   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3338                                                                                                                                     |    269|
|309   |  sparse_arr_hash_reduce_out_34_c_U                                  |hls_dummy_fifo_w4_d2_S_151                                                                                                                                               |    151|
|310   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3337                                                                                                                                     |    142|
|311   |  sparse_arr_hash_reduce_out_35_c47_channel_U                        |hls_dummy_fifo_w4_d2_S_152                                                                                                                                               |    332|
|312   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3336                                                                                                                                     |    323|
|313   |  sparse_arr_hash_reduce_out_35_c_U                                  |hls_dummy_fifo_w4_d2_S_153                                                                                                                                               |    153|
|314   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3335                                                                                                                                     |    144|
|315   |  sparse_arr_hash_reduce_out_36_c48_channel_U                        |hls_dummy_fifo_w4_d2_S_154                                                                                                                                               |    243|
|316   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3334                                                                                                                                     |    234|
|317   |  sparse_arr_hash_reduce_out_36_c_U                                  |hls_dummy_fifo_w4_d2_S_155                                                                                                                                               |    133|
|318   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3333                                                                                                                                     |    124|
|319   |  sparse_arr_hash_reduce_out_37_c49_channel_U                        |hls_dummy_fifo_w4_d2_S_156                                                                                                                                               |    290|
|320   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3332                                                                                                                                     |    280|
|321   |  sparse_arr_hash_reduce_out_37_c_U                                  |hls_dummy_fifo_w4_d2_S_157                                                                                                                                               |    135|
|322   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3331                                                                                                                                     |    126|
|323   |  sparse_arr_hash_reduce_out_38_c50_channel_U                        |hls_dummy_fifo_w4_d2_S_158                                                                                                                                               |    168|
|324   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3330                                                                                                                                     |    159|
|325   |  sparse_arr_hash_reduce_out_38_c_U                                  |hls_dummy_fifo_w4_d2_S_159                                                                                                                                               |    137|
|326   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3329                                                                                                                                     |    128|
|327   |  sparse_arr_hash_reduce_out_39_c51_channel_U                        |hls_dummy_fifo_w4_d2_S_160                                                                                                                                               |    215|
|328   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3328                                                                                                                                     |    206|
|329   |  sparse_arr_hash_reduce_out_39_c_U                                  |hls_dummy_fifo_w4_d2_S_161                                                                                                                                               |    144|
|330   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3327                                                                                                                                     |    135|
|331   |  sparse_arr_hash_reduce_out_3_c15_channel_U                         |hls_dummy_fifo_w4_d2_S_162                                                                                                                                               |    160|
|332   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3326                                                                                                                                     |    151|
|333   |  sparse_arr_hash_reduce_out_3_c_U                                   |hls_dummy_fifo_w4_d2_S_163                                                                                                                                               |    184|
|334   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3325                                                                                                                                     |    175|
|335   |  sparse_arr_hash_reduce_out_40_c52_channel_U                        |hls_dummy_fifo_w4_d2_S_164                                                                                                                                               |    261|
|336   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3324                                                                                                                                     |    252|
|337   |  sparse_arr_hash_reduce_out_40_c_U                                  |hls_dummy_fifo_w4_d2_S_165                                                                                                                                               |    135|
|338   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3323                                                                                                                                     |    126|
|339   |  sparse_arr_hash_reduce_out_41_c53_channel_U                        |hls_dummy_fifo_w4_d2_S_166                                                                                                                                               |    269|
|340   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3322                                                                                                                                     |    259|
|341   |  sparse_arr_hash_reduce_out_41_c_U                                  |hls_dummy_fifo_w4_d2_S_167                                                                                                                                               |    132|
|342   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3321                                                                                                                                     |    123|
|343   |  sparse_arr_hash_reduce_out_42_c54_channel_U                        |hls_dummy_fifo_w4_d2_S_168                                                                                                                                               |    252|
|344   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3320                                                                                                                                     |    243|
|345   |  sparse_arr_hash_reduce_out_42_c_U                                  |hls_dummy_fifo_w4_d2_S_169                                                                                                                                               |    172|
|346   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3319                                                                                                                                     |    162|
|347   |  sparse_arr_hash_reduce_out_43_c55_channel_U                        |hls_dummy_fifo_w4_d2_S_170                                                                                                                                               |    219|
|348   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3318                                                                                                                                     |    210|
|349   |  sparse_arr_hash_reduce_out_43_c_U                                  |hls_dummy_fifo_w4_d2_S_171                                                                                                                                               |    172|
|350   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3317                                                                                                                                     |    163|
|351   |  sparse_arr_hash_reduce_out_44_c56_channel_U                        |hls_dummy_fifo_w4_d2_S_172                                                                                                                                               |    217|
|352   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3316                                                                                                                                     |    208|
|353   |  sparse_arr_hash_reduce_out_44_c_U                                  |hls_dummy_fifo_w4_d2_S_173                                                                                                                                               |    163|
|354   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3315                                                                                                                                     |    154|
|355   |  sparse_arr_hash_reduce_out_45_c57_channel_U                        |hls_dummy_fifo_w4_d2_S_174                                                                                                                                               |    302|
|356   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3314                                                                                                                                     |    292|
|357   |  sparse_arr_hash_reduce_out_45_c_U                                  |hls_dummy_fifo_w4_d2_S_175                                                                                                                                               |    173|
|358   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3313                                                                                                                                     |    164|
|359   |  sparse_arr_hash_reduce_out_46_c58_channel_U                        |hls_dummy_fifo_w4_d2_S_176                                                                                                                                               |    221|
|360   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3312                                                                                                                                     |    212|
|361   |  sparse_arr_hash_reduce_out_46_c_U                                  |hls_dummy_fifo_w4_d2_S_177                                                                                                                                               |    157|
|362   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3311                                                                                                                                     |    146|
|363   |  sparse_arr_hash_reduce_out_47_c59_channel_U                        |hls_dummy_fifo_w4_d2_S_178                                                                                                                                               |    269|
|364   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3310                                                                                                                                     |    258|
|365   |  sparse_arr_hash_reduce_out_47_c_U                                  |hls_dummy_fifo_w4_d2_S_179                                                                                                                                               |    149|
|366   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3309                                                                                                                                     |    139|
|367   |  sparse_arr_hash_reduce_out_48_c60_channel_U                        |hls_dummy_fifo_w4_d2_S_180                                                                                                                                               |    267|
|368   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3308                                                                                                                                     |    258|
|369   |  sparse_arr_hash_reduce_out_48_c_U                                  |hls_dummy_fifo_w4_d2_S_181                                                                                                                                               |    169|
|370   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3307                                                                                                                                     |    160|
|371   |  sparse_arr_hash_reduce_out_49_c61_channel_U                        |hls_dummy_fifo_w4_d2_S_182                                                                                                                                               |    392|
|372   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3306                                                                                                                                     |    383|
|373   |  sparse_arr_hash_reduce_out_49_c_U                                  |hls_dummy_fifo_w4_d2_S_183                                                                                                                                               |    154|
|374   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3305                                                                                                                                     |    144|
|375   |  sparse_arr_hash_reduce_out_4_c16_channel_U                         |hls_dummy_fifo_w4_d2_S_184                                                                                                                                               |    149|
|376   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3304                                                                                                                                     |    140|
|377   |  sparse_arr_hash_reduce_out_4_c_U                                   |hls_dummy_fifo_w4_d2_S_185                                                                                                                                               |    150|
|378   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3303                                                                                                                                     |    141|
|379   |  sparse_arr_hash_reduce_out_5_c17_channel_U                         |hls_dummy_fifo_w4_d2_S_186                                                                                                                                               |    189|
|380   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3302                                                                                                                                     |    179|
|381   |  sparse_arr_hash_reduce_out_5_c_U                                   |hls_dummy_fifo_w4_d2_S_187                                                                                                                                               |    139|
|382   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3301                                                                                                                                     |    130|
|383   |  sparse_arr_hash_reduce_out_6_c18_channel_U                         |hls_dummy_fifo_w4_d2_S_188                                                                                                                                               |    174|
|384   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3300                                                                                                                                     |    165|
|385   |  sparse_arr_hash_reduce_out_6_c_U                                   |hls_dummy_fifo_w4_d2_S_189                                                                                                                                               |    128|
|386   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3299                                                                                                                                     |    119|
|387   |  sparse_arr_hash_reduce_out_7_c19_channel_U                         |hls_dummy_fifo_w4_d2_S_190                                                                                                                                               |    215|
|388   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3298                                                                                                                                     |    206|
|389   |  sparse_arr_hash_reduce_out_7_c_U                                   |hls_dummy_fifo_w4_d2_S_191                                                                                                                                               |    186|
|390   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3297                                                                                                                                     |    136|
|391   |  sparse_arr_hash_reduce_out_8_c20_channel_U                         |hls_dummy_fifo_w4_d2_S_192                                                                                                                                               |    216|
|392   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3296                                                                                                                                     |    207|
|393   |  sparse_arr_hash_reduce_out_8_c_U                                   |hls_dummy_fifo_w4_d2_S_193                                                                                                                                               |    135|
|394   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3295                                                                                                                                     |    126|
|395   |  sparse_arr_hash_reduce_out_9_c21_channel_U                         |hls_dummy_fifo_w4_d2_S_194                                                                                                                                               |    192|
|396   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3294                                                                                                                                     |    182|
|397   |  sparse_arr_hash_reduce_out_9_c_U                                   |hls_dummy_fifo_w4_d2_S_195                                                                                                                                               |    137|
|398   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3293                                                                                                                                     |    128|
|399   |  sparse_arr_hash_reduce_out_c12_channel_U                           |hls_dummy_fifo_w4_d2_S_196                                                                                                                                               |    190|
|400   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_3292                                                                                                                                     |    181|
|401   |  sparse_arr_hash_reduce_out_c_U                                     |hls_dummy_fifo_w4_d2_S_197                                                                                                                                               |    182|
|402   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg                                                                                                                                          |    173|
|403   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_U0  |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_1_2_s                                                                                               | 140685|
|404   |    mul_10s_10s_18_1_1_U10                                           |hls_dummy_mul_10s_10s_18_1_1_2067                                                                                                                                        |     23|
|405   |    mul_10s_10s_18_1_1_U100                                          |hls_dummy_mul_10s_10s_18_1_1_2068                                                                                                                                        |    117|
|406   |    mul_10s_10s_18_1_1_U1000                                         |hls_dummy_mul_10s_10s_18_1_1_2069                                                                                                                                        |     62|
|407   |    mul_10s_10s_18_1_1_U1001                                         |hls_dummy_mul_10s_10s_18_1_1_2070                                                                                                                                        |     80|
|408   |    mul_10s_10s_18_1_1_U1002                                         |hls_dummy_mul_10s_10s_18_1_1_2071                                                                                                                                        |     78|
|409   |    mul_10s_10s_18_1_1_U1003                                         |hls_dummy_mul_10s_10s_18_1_1_2072                                                                                                                                        |     77|
|410   |    mul_10s_10s_18_1_1_U1004                                         |hls_dummy_mul_10s_10s_18_1_1_2073                                                                                                                                        |     88|
|411   |    mul_10s_10s_18_1_1_U1005                                         |hls_dummy_mul_10s_10s_18_1_1_2074                                                                                                                                        |     74|
|412   |    mul_10s_10s_18_1_1_U1006                                         |hls_dummy_mul_10s_10s_18_1_1_2075                                                                                                                                        |     95|
|413   |    mul_10s_10s_18_1_1_U1007                                         |hls_dummy_mul_10s_10s_18_1_1_2076                                                                                                                                        |     78|
|414   |    mul_10s_10s_18_1_1_U1008                                         |hls_dummy_mul_10s_10s_18_1_1_2077                                                                                                                                        |     78|
|415   |    mul_10s_10s_18_1_1_U1009                                         |hls_dummy_mul_10s_10s_18_1_1_2078                                                                                                                                        |    132|
|416   |    mul_10s_10s_18_1_1_U101                                          |hls_dummy_mul_10s_10s_18_1_1_2079                                                                                                                                        |    114|
|417   |    mul_10s_10s_18_1_1_U1010                                         |hls_dummy_mul_10s_10s_18_1_1_2080                                                                                                                                        |     78|
|418   |    mul_10s_10s_18_1_1_U1011                                         |hls_dummy_mul_10s_10s_18_1_1_2081                                                                                                                                        |     78|
|419   |    mul_10s_10s_18_1_1_U1012                                         |hls_dummy_mul_10s_10s_18_1_1_2082                                                                                                                                        |     77|
|420   |    mul_10s_10s_18_1_1_U1013                                         |hls_dummy_mul_10s_10s_18_1_1_2083                                                                                                                                        |     91|
|421   |    mul_10s_10s_18_1_1_U1014                                         |hls_dummy_mul_10s_10s_18_1_1_2084                                                                                                                                        |     66|
|422   |    mul_10s_10s_18_1_1_U1015                                         |hls_dummy_mul_10s_10s_18_1_1_2085                                                                                                                                        |    135|
|423   |    mul_10s_10s_18_1_1_U1016                                         |hls_dummy_mul_10s_10s_18_1_1_2086                                                                                                                                        |    104|
|424   |    mul_10s_10s_18_1_1_U1017                                         |hls_dummy_mul_10s_10s_18_1_1_2087                                                                                                                                        |    115|
|425   |    mul_10s_10s_18_1_1_U1018                                         |hls_dummy_mul_10s_10s_18_1_1_2088                                                                                                                                        |    122|
|426   |    mul_10s_10s_18_1_1_U1019                                         |hls_dummy_mul_10s_10s_18_1_1_2089                                                                                                                                        |    104|
|427   |    mul_10s_10s_18_1_1_U102                                          |hls_dummy_mul_10s_10s_18_1_1_2090                                                                                                                                        |    145|
|428   |    mul_10s_10s_18_1_1_U1020                                         |hls_dummy_mul_10s_10s_18_1_1_2091                                                                                                                                        |    115|
|429   |    mul_10s_10s_18_1_1_U1021                                         |hls_dummy_mul_10s_10s_18_1_1_2092                                                                                                                                        |     96|
|430   |    mul_10s_10s_18_1_1_U1022                                         |hls_dummy_mul_10s_10s_18_1_1_2093                                                                                                                                        |    157|
|431   |    mul_10s_10s_18_1_1_U1023                                         |hls_dummy_mul_10s_10s_18_1_1_2094                                                                                                                                        |     80|
|432   |    mul_10s_10s_18_1_1_U1024                                         |hls_dummy_mul_10s_10s_18_1_1_2095                                                                                                                                        |     77|
|433   |    mul_10s_10s_18_1_1_U1025                                         |hls_dummy_mul_10s_10s_18_1_1_2096                                                                                                                                        |    108|
|434   |    mul_10s_10s_18_1_1_U1026                                         |hls_dummy_mul_10s_10s_18_1_1_2097                                                                                                                                        |    126|
|435   |    mul_10s_10s_18_1_1_U1027                                         |hls_dummy_mul_10s_10s_18_1_1_2098                                                                                                                                        |    134|
|436   |    mul_10s_10s_18_1_1_U1028                                         |hls_dummy_mul_10s_10s_18_1_1_2099                                                                                                                                        |    128|
|437   |    mul_10s_10s_18_1_1_U1029                                         |hls_dummy_mul_10s_10s_18_1_1_2100                                                                                                                                        |     86|
|438   |    mul_10s_10s_18_1_1_U103                                          |hls_dummy_mul_10s_10s_18_1_1_2101                                                                                                                                        |    115|
|439   |    mul_10s_10s_18_1_1_U1030                                         |hls_dummy_mul_10s_10s_18_1_1_2102                                                                                                                                        |    115|
|440   |    mul_10s_10s_18_1_1_U1031                                         |hls_dummy_mul_10s_10s_18_1_1_2103                                                                                                                                        |    117|
|441   |    mul_10s_10s_18_1_1_U1032                                         |hls_dummy_mul_10s_10s_18_1_1_2104                                                                                                                                        |    104|
|442   |    mul_10s_10s_18_1_1_U1033                                         |hls_dummy_mul_10s_10s_18_1_1_2105                                                                                                                                        |    145|
|443   |    mul_10s_10s_18_1_1_U1034                                         |hls_dummy_mul_10s_10s_18_1_1_2106                                                                                                                                        |    116|
|444   |    mul_10s_10s_18_1_1_U1035                                         |hls_dummy_mul_10s_10s_18_1_1_2107                                                                                                                                        |    103|
|445   |    mul_10s_10s_18_1_1_U1036                                         |hls_dummy_mul_10s_10s_18_1_1_2108                                                                                                                                        |    125|
|446   |    mul_10s_10s_18_1_1_U1037                                         |hls_dummy_mul_10s_10s_18_1_1_2109                                                                                                                                        |     81|
|447   |    mul_10s_10s_18_1_1_U1038                                         |hls_dummy_mul_10s_10s_18_1_1_2110                                                                                                                                        |     62|
|448   |    mul_10s_10s_18_1_1_U1039                                         |hls_dummy_mul_10s_10s_18_1_1_2111                                                                                                                                        |     23|
|449   |    mul_10s_10s_18_1_1_U104                                          |hls_dummy_mul_10s_10s_18_1_1_2112                                                                                                                                        |    114|
|450   |    mul_10s_10s_18_1_1_U1040                                         |hls_dummy_mul_10s_10s_18_1_1_2113                                                                                                                                        |     91|
|451   |    mul_10s_10s_18_1_1_U1041                                         |hls_dummy_mul_10s_10s_18_1_1_2114                                                                                                                                        |     77|
|452   |    mul_10s_10s_18_1_1_U1042                                         |hls_dummy_mul_10s_10s_18_1_1_2115                                                                                                                                        |     77|
|453   |    mul_10s_10s_18_1_1_U1043                                         |hls_dummy_mul_10s_10s_18_1_1_2116                                                                                                                                        |     96|
|454   |    mul_10s_10s_18_1_1_U1044                                         |hls_dummy_mul_10s_10s_18_1_1_2117                                                                                                                                        |     89|
|455   |    mul_10s_10s_18_1_1_U1045                                         |hls_dummy_mul_10s_10s_18_1_1_2118                                                                                                                                        |     99|
|456   |    mul_10s_10s_18_1_1_U1046                                         |hls_dummy_mul_10s_10s_18_1_1_2119                                                                                                                                        |     95|
|457   |    mul_10s_10s_18_1_1_U1047                                         |hls_dummy_mul_10s_10s_18_1_1_2120                                                                                                                                        |    127|
|458   |    mul_10s_10s_18_1_1_U1048                                         |hls_dummy_mul_10s_10s_18_1_1_2121                                                                                                                                        |    101|
|459   |    mul_10s_10s_18_1_1_U1049                                         |hls_dummy_mul_10s_10s_18_1_1_2122                                                                                                                                        |     72|
|460   |    mul_10s_10s_18_1_1_U105                                          |hls_dummy_mul_10s_10s_18_1_1_2123                                                                                                                                        |     96|
|461   |    mul_10s_10s_18_1_1_U1050                                         |hls_dummy_mul_10s_10s_18_1_1_2124                                                                                                                                        |     80|
|462   |    mul_10s_10s_18_1_1_U1051                                         |hls_dummy_mul_10s_10s_18_1_1_2125                                                                                                                                        |     80|
|463   |    mul_10s_10s_18_1_1_U1052                                         |hls_dummy_mul_10s_10s_18_1_1_2126                                                                                                                                        |     80|
|464   |    mul_10s_10s_18_1_1_U1053                                         |hls_dummy_mul_10s_10s_18_1_1_2127                                                                                                                                        |     88|
|465   |    mul_10s_10s_18_1_1_U1054                                         |hls_dummy_mul_10s_10s_18_1_1_2128                                                                                                                                        |     77|
|466   |    mul_10s_10s_18_1_1_U1055                                         |hls_dummy_mul_10s_10s_18_1_1_2129                                                                                                                                        |     96|
|467   |    mul_10s_10s_18_1_1_U1056                                         |hls_dummy_mul_10s_10s_18_1_1_2130                                                                                                                                        |     79|
|468   |    mul_10s_10s_18_1_1_U1057                                         |hls_dummy_mul_10s_10s_18_1_1_2131                                                                                                                                        |     78|
|469   |    mul_10s_10s_18_1_1_U1058                                         |hls_dummy_mul_10s_10s_18_1_1_2132                                                                                                                                        |    132|
|470   |    mul_10s_10s_18_1_1_U1059                                         |hls_dummy_mul_10s_10s_18_1_1_2133                                                                                                                                        |     79|
|471   |    mul_10s_10s_18_1_1_U106                                          |hls_dummy_mul_10s_10s_18_1_1_2134                                                                                                                                        |     81|
|472   |    mul_10s_10s_18_1_1_U1060                                         |hls_dummy_mul_10s_10s_18_1_1_2135                                                                                                                                        |     78|
|473   |    mul_10s_10s_18_1_1_U1061                                         |hls_dummy_mul_10s_10s_18_1_1_2136                                                                                                                                        |     76|
|474   |    mul_10s_10s_18_1_1_U1062                                         |hls_dummy_mul_10s_10s_18_1_1_2137                                                                                                                                        |     91|
|475   |    mul_10s_10s_18_1_1_U1063                                         |hls_dummy_mul_10s_10s_18_1_1_2138                                                                                                                                        |     66|
|476   |    mul_10s_10s_18_1_1_U1064                                         |hls_dummy_mul_10s_10s_18_1_1_2139                                                                                                                                        |    134|
|477   |    mul_10s_10s_18_1_1_U1065                                         |hls_dummy_mul_10s_10s_18_1_1_2140                                                                                                                                        |     85|
|478   |    mul_10s_10s_18_1_1_U1066                                         |hls_dummy_mul_10s_10s_18_1_1_2141                                                                                                                                        |    115|
|479   |    mul_10s_10s_18_1_1_U1067                                         |hls_dummy_mul_10s_10s_18_1_1_2142                                                                                                                                        |    134|
|480   |    mul_10s_10s_18_1_1_U1068                                         |hls_dummy_mul_10s_10s_18_1_1_2143                                                                                                                                        |    111|
|481   |    mul_10s_10s_18_1_1_U1069                                         |hls_dummy_mul_10s_10s_18_1_1_2144                                                                                                                                        |    116|
|482   |    mul_10s_10s_18_1_1_U107                                          |hls_dummy_mul_10s_10s_18_1_1_2145                                                                                                                                        |     62|
|483   |    mul_10s_10s_18_1_1_U1070                                         |hls_dummy_mul_10s_10s_18_1_1_2146                                                                                                                                        |    133|
|484   |    mul_10s_10s_18_1_1_U1071                                         |hls_dummy_mul_10s_10s_18_1_1_2147                                                                                                                                        |    140|
|485   |    mul_10s_10s_18_1_1_U1072                                         |hls_dummy_mul_10s_10s_18_1_1_2148                                                                                                                                        |     83|
|486   |    mul_10s_10s_18_1_1_U1073                                         |hls_dummy_mul_10s_10s_18_1_1_2149                                                                                                                                        |     76|
|487   |    mul_10s_10s_18_1_1_U1074                                         |hls_dummy_mul_10s_10s_18_1_1_2150                                                                                                                                        |    108|
|488   |    mul_10s_10s_18_1_1_U1075                                         |hls_dummy_mul_10s_10s_18_1_1_2151                                                                                                                                        |    127|
|489   |    mul_10s_10s_18_1_1_U1076                                         |hls_dummy_mul_10s_10s_18_1_1_2152                                                                                                                                        |    132|
|490   |    mul_10s_10s_18_1_1_U1077                                         |hls_dummy_mul_10s_10s_18_1_1_2153                                                                                                                                        |    127|
|491   |    mul_10s_10s_18_1_1_U1078                                         |hls_dummy_mul_10s_10s_18_1_1_2154                                                                                                                                        |    114|
|492   |    mul_10s_10s_18_1_1_U1079                                         |hls_dummy_mul_10s_10s_18_1_1_2155                                                                                                                                        |    114|
|493   |    mul_10s_10s_18_1_1_U108                                          |hls_dummy_mul_10s_10s_18_1_1_2156                                                                                                                                        |     23|
|494   |    mul_10s_10s_18_1_1_U1080                                         |hls_dummy_mul_10s_10s_18_1_1_2157                                                                                                                                        |    116|
|495   |    mul_10s_10s_18_1_1_U1081                                         |hls_dummy_mul_10s_10s_18_1_1_2158                                                                                                                                        |    104|
|496   |    mul_10s_10s_18_1_1_U1082                                         |hls_dummy_mul_10s_10s_18_1_1_2159                                                                                                                                        |    146|
|497   |    mul_10s_10s_18_1_1_U1083                                         |hls_dummy_mul_10s_10s_18_1_1_2160                                                                                                                                        |    105|
|498   |    mul_10s_10s_18_1_1_U1084                                         |hls_dummy_mul_10s_10s_18_1_1_2161                                                                                                                                        |    104|
|499   |    mul_10s_10s_18_1_1_U1085                                         |hls_dummy_mul_10s_10s_18_1_1_2162                                                                                                                                        |    127|
|500   |    mul_10s_10s_18_1_1_U1086                                         |hls_dummy_mul_10s_10s_18_1_1_2163                                                                                                                                        |     81|
|501   |    mul_10s_10s_18_1_1_U1087                                         |hls_dummy_mul_10s_10s_18_1_1_2164                                                                                                                                        |     62|
|502   |    mul_10s_10s_18_1_1_U1088                                         |hls_dummy_mul_10s_10s_18_1_1_2165                                                                                                                                        |     23|
|503   |    mul_10s_10s_18_1_1_U1089                                         |hls_dummy_mul_10s_10s_18_1_1_2166                                                                                                                                        |     90|
|504   |    mul_10s_10s_18_1_1_U109                                          |hls_dummy_mul_10s_10s_18_1_1_2167                                                                                                                                        |     91|
|505   |    mul_10s_10s_18_1_1_U1090                                         |hls_dummy_mul_10s_10s_18_1_1_2168                                                                                                                                        |     79|
|506   |    mul_10s_10s_18_1_1_U1091                                         |hls_dummy_mul_10s_10s_18_1_1_2169                                                                                                                                        |     77|
|507   |    mul_10s_10s_18_1_1_U1092                                         |hls_dummy_mul_10s_10s_18_1_1_2170                                                                                                                                        |     97|
|508   |    mul_10s_10s_18_1_1_U1093                                         |hls_dummy_mul_10s_10s_18_1_1_2171                                                                                                                                        |     79|
|509   |    mul_10s_10s_18_1_1_U1094                                         |hls_dummy_mul_10s_10s_18_1_1_2172                                                                                                                                        |     77|
|510   |    mul_10s_10s_18_1_1_U1095                                         |hls_dummy_mul_10s_10s_18_1_1_2173                                                                                                                                        |     77|
|511   |    mul_10s_10s_18_1_1_U1096                                         |hls_dummy_mul_10s_10s_18_1_1_2174                                                                                                                                        |    125|
|512   |    mul_10s_10s_18_1_1_U1097                                         |hls_dummy_mul_10s_10s_18_1_1_2175                                                                                                                                        |     99|
|513   |    mul_10s_10s_18_1_1_U1098                                         |hls_dummy_mul_10s_10s_18_1_1_2176                                                                                                                                        |     73|
|514   |    mul_10s_10s_18_1_1_U1099                                         |hls_dummy_mul_10s_10s_18_1_1_2177                                                                                                                                        |     80|
|515   |    mul_10s_10s_18_1_1_U11                                           |hls_dummy_mul_10s_10s_18_1_1_2178                                                                                                                                        |    123|
|516   |    mul_10s_10s_18_1_1_U110                                          |hls_dummy_mul_10s_10s_18_1_1_2179                                                                                                                                        |     79|
|517   |    mul_10s_10s_18_1_1_U1100                                         |hls_dummy_mul_10s_10s_18_1_1_2180                                                                                                                                        |     78|
|518   |    mul_10s_10s_18_1_1_U1101                                         |hls_dummy_mul_10s_10s_18_1_1_2181                                                                                                                                        |     77|
|519   |    mul_10s_10s_18_1_1_U1102                                         |hls_dummy_mul_10s_10s_18_1_1_2182                                                                                                                                        |     94|
|520   |    mul_10s_10s_18_1_1_U1103                                         |hls_dummy_mul_10s_10s_18_1_1_2183                                                                                                                                        |     74|
|521   |    mul_10s_10s_18_1_1_U1104                                         |hls_dummy_mul_10s_10s_18_1_1_2184                                                                                                                                        |     93|
|522   |    mul_10s_10s_18_1_1_U1105                                         |hls_dummy_mul_10s_10s_18_1_1_2185                                                                                                                                        |     79|
|523   |    mul_10s_10s_18_1_1_U1106                                         |hls_dummy_mul_10s_10s_18_1_1_2186                                                                                                                                        |     78|
|524   |    mul_10s_10s_18_1_1_U1107                                         |hls_dummy_mul_10s_10s_18_1_1_2187                                                                                                                                        |    132|
|525   |    mul_10s_10s_18_1_1_U1108                                         |hls_dummy_mul_10s_10s_18_1_1_2188                                                                                                                                        |     75|
|526   |    mul_10s_10s_18_1_1_U1109                                         |hls_dummy_mul_10s_10s_18_1_1_2189                                                                                                                                        |     78|
|527   |    mul_10s_10s_18_1_1_U111                                          |hls_dummy_mul_10s_10s_18_1_1_2190                                                                                                                                        |     78|
|528   |    mul_10s_10s_18_1_1_U1110                                         |hls_dummy_mul_10s_10s_18_1_1_2191                                                                                                                                        |     76|
|529   |    mul_10s_10s_18_1_1_U1111                                         |hls_dummy_mul_10s_10s_18_1_1_2192                                                                                                                                        |     84|
|530   |    mul_10s_10s_18_1_1_U1112                                         |hls_dummy_mul_10s_10s_18_1_1_2193                                                                                                                                        |     66|
|531   |    mul_10s_10s_18_1_1_U1113                                         |hls_dummy_mul_10s_10s_18_1_1_2194                                                                                                                                        |    134|
|532   |    mul_10s_10s_18_1_1_U1114                                         |hls_dummy_mul_10s_10s_18_1_1_2195                                                                                                                                        |    104|
|533   |    mul_10s_10s_18_1_1_U1115                                         |hls_dummy_mul_10s_10s_18_1_1_2196                                                                                                                                        |    115|
|534   |    mul_10s_10s_18_1_1_U1116                                         |hls_dummy_mul_10s_10s_18_1_1_2197                                                                                                                                        |    122|
|535   |    mul_10s_10s_18_1_1_U1117                                         |hls_dummy_mul_10s_10s_18_1_1_2198                                                                                                                                        |    104|
|536   |    mul_10s_10s_18_1_1_U1118                                         |hls_dummy_mul_10s_10s_18_1_1_2199                                                                                                                                        |    115|
|537   |    mul_10s_10s_18_1_1_U1119                                         |hls_dummy_mul_10s_10s_18_1_1_2200                                                                                                                                        |    134|
|538   |    mul_10s_10s_18_1_1_U112                                          |hls_dummy_mul_10s_10s_18_1_1_2201                                                                                                                                        |     97|
|539   |    mul_10s_10s_18_1_1_U1120                                         |hls_dummy_mul_10s_10s_18_1_1_2202                                                                                                                                        |    157|
|540   |    mul_10s_10s_18_1_1_U1121                                         |hls_dummy_mul_10s_10s_18_1_1_2203                                                                                                                                        |    114|
|541   |    mul_10s_10s_18_1_1_U1122                                         |hls_dummy_mul_10s_10s_18_1_1_2204                                                                                                                                        |     75|
|542   |    mul_10s_10s_18_1_1_U1123                                         |hls_dummy_mul_10s_10s_18_1_1_2205                                                                                                                                        |    108|
|543   |    mul_10s_10s_18_1_1_U1124                                         |hls_dummy_mul_10s_10s_18_1_1_2206                                                                                                                                        |    126|
|544   |    mul_10s_10s_18_1_1_U1125                                         |hls_dummy_mul_10s_10s_18_1_1_2207                                                                                                                                        |    134|
|545   |    mul_10s_10s_18_1_1_U1126                                         |hls_dummy_mul_10s_10s_18_1_1_2208                                                                                                                                        |     90|
|546   |    mul_10s_10s_18_1_1_U1127                                         |hls_dummy_mul_10s_10s_18_1_1_2209                                                                                                                                        |     86|
|547   |    mul_10s_10s_18_1_1_U1128                                         |hls_dummy_mul_10s_10s_18_1_1_2210                                                                                                                                        |     86|
|548   |    mul_10s_10s_18_1_1_U1129                                         |hls_dummy_mul_10s_10s_18_1_1_2211                                                                                                                                        |    116|
|549   |    mul_10s_10s_18_1_1_U113                                          |hls_dummy_mul_10s_10s_18_1_1_2212                                                                                                                                        |     79|
|550   |    mul_10s_10s_18_1_1_U1130                                         |hls_dummy_mul_10s_10s_18_1_1_2213                                                                                                                                        |    104|
|551   |    mul_10s_10s_18_1_1_U1131                                         |hls_dummy_mul_10s_10s_18_1_1_2214                                                                                                                                        |    146|
|552   |    mul_10s_10s_18_1_1_U1132                                         |hls_dummy_mul_10s_10s_18_1_1_2215                                                                                                                                        |     86|
|553   |    mul_10s_10s_18_1_1_U1133                                         |hls_dummy_mul_10s_10s_18_1_1_2216                                                                                                                                        |    103|
|554   |    mul_10s_10s_18_1_1_U1134                                         |hls_dummy_mul_10s_10s_18_1_1_2217                                                                                                                                        |    127|
|555   |    mul_10s_10s_18_1_1_U1135                                         |hls_dummy_mul_10s_10s_18_1_1_2218                                                                                                                                        |     85|
|556   |    mul_10s_10s_18_1_1_U1136                                         |hls_dummy_mul_10s_10s_18_1_1_2219                                                                                                                                        |     62|
|557   |    mul_10s_10s_18_1_1_U1137                                         |hls_dummy_mul_10s_10s_18_1_1_2220                                                                                                                                        |     23|
|558   |    mul_10s_10s_18_1_1_U1138                                         |hls_dummy_mul_10s_10s_18_1_1_2221                                                                                                                                        |     91|
|559   |    mul_10s_10s_18_1_1_U1139                                         |hls_dummy_mul_10s_10s_18_1_1_2222                                                                                                                                        |     81|
|560   |    mul_10s_10s_18_1_1_U114                                          |hls_dummy_mul_10s_10s_18_1_1_2223                                                                                                                                        |     78|
|561   |    mul_10s_10s_18_1_1_U1140                                         |hls_dummy_mul_10s_10s_18_1_1_2224                                                                                                                                        |     90|
|562   |    mul_10s_10s_18_1_1_U1141                                         |hls_dummy_mul_10s_10s_18_1_1_2225                                                                                                                                        |    121|
|563   |    mul_10s_10s_18_1_1_U1142                                         |hls_dummy_mul_10s_10s_18_1_1_2226                                                                                                                                        |     87|
|564   |    mul_10s_10s_18_1_1_U1143                                         |hls_dummy_mul_10s_10s_18_1_1_2227                                                                                                                                        |     77|
|565   |    mul_10s_10s_18_1_1_U1144                                         |hls_dummy_mul_10s_10s_18_1_1_2228                                                                                                                                        |     77|
|566   |    mul_10s_10s_18_1_1_U1145                                         |hls_dummy_mul_10s_10s_18_1_1_2229                                                                                                                                        |    125|
|567   |    mul_10s_10s_18_1_1_U1146                                         |hls_dummy_mul_10s_10s_18_1_1_2230                                                                                                                                        |    101|
|568   |    mul_10s_10s_18_1_1_U1147                                         |hls_dummy_mul_10s_10s_18_1_1_2231                                                                                                                                        |     62|
|569   |    mul_10s_10s_18_1_1_U1148                                         |hls_dummy_mul_10s_10s_18_1_1_2232                                                                                                                                        |     80|
|570   |    mul_10s_10s_18_1_1_U1149                                         |hls_dummy_mul_10s_10s_18_1_1_2233                                                                                                                                        |     74|
|571   |    mul_10s_10s_18_1_1_U115                                          |hls_dummy_mul_10s_10s_18_1_1_2234                                                                                                                                        |     78|
|572   |    mul_10s_10s_18_1_1_U1150                                         |hls_dummy_mul_10s_10s_18_1_1_2235                                                                                                                                        |     78|
|573   |    mul_10s_10s_18_1_1_U1151                                         |hls_dummy_mul_10s_10s_18_1_1_2236                                                                                                                                        |     89|
|574   |    mul_10s_10s_18_1_1_U1152                                         |hls_dummy_mul_10s_10s_18_1_1_2237                                                                                                                                        |    113|
|575   |    mul_10s_10s_18_1_1_U1153                                         |hls_dummy_mul_10s_10s_18_1_1_2238                                                                                                                                        |     96|
|576   |    mul_10s_10s_18_1_1_U1154                                         |hls_dummy_mul_10s_10s_18_1_1_2239                                                                                                                                        |     79|
|577   |    mul_10s_10s_18_1_1_U1155                                         |hls_dummy_mul_10s_10s_18_1_1_2240                                                                                                                                        |     78|
|578   |    mul_10s_10s_18_1_1_U1156                                         |hls_dummy_mul_10s_10s_18_1_1_2241                                                                                                                                        |    132|
|579   |    mul_10s_10s_18_1_1_U1157                                         |hls_dummy_mul_10s_10s_18_1_1_2242                                                                                                                                        |     79|
|580   |    mul_10s_10s_18_1_1_U1158                                         |hls_dummy_mul_10s_10s_18_1_1_2243                                                                                                                                        |     78|
|581   |    mul_10s_10s_18_1_1_U1159                                         |hls_dummy_mul_10s_10s_18_1_1_2244                                                                                                                                        |     77|
|582   |    mul_10s_10s_18_1_1_U116                                          |hls_dummy_mul_10s_10s_18_1_1_2245                                                                                                                                        |     92|
|583   |    mul_10s_10s_18_1_1_U1160                                         |hls_dummy_mul_10s_10s_18_1_1_2246                                                                                                                                        |     84|
|584   |    mul_10s_10s_18_1_1_U1161                                         |hls_dummy_mul_10s_10s_18_1_1_2247                                                                                                                                        |     66|
|585   |    mul_10s_10s_18_1_1_U1162                                         |hls_dummy_mul_10s_10s_18_1_1_2248                                                                                                                                        |    134|
|586   |    mul_10s_10s_18_1_1_U1163                                         |hls_dummy_mul_10s_10s_18_1_1_2249                                                                                                                                        |    105|
|587   |    mul_10s_10s_18_1_1_U1164                                         |hls_dummy_mul_10s_10s_18_1_1_2250                                                                                                                                        |     84|
|588   |    mul_10s_10s_18_1_1_U1165                                         |hls_dummy_mul_10s_10s_18_1_1_2251                                                                                                                                        |    130|
|589   |    mul_10s_10s_18_1_1_U1166                                         |hls_dummy_mul_10s_10s_18_1_1_2252                                                                                                                                        |    116|
|590   |    mul_10s_10s_18_1_1_U1167                                         |hls_dummy_mul_10s_10s_18_1_1_2253                                                                                                                                        |    115|
|591   |    mul_10s_10s_18_1_1_U1168                                         |hls_dummy_mul_10s_10s_18_1_1_2254                                                                                                                                        |    135|
|592   |    mul_10s_10s_18_1_1_U1169                                         |hls_dummy_mul_10s_10s_18_1_1_2255                                                                                                                                        |    158|
|593   |    mul_10s_10s_18_1_1_U117                                          |hls_dummy_mul_10s_10s_18_1_1_2256                                                                                                                                        |    100|
|594   |    mul_10s_10s_18_1_1_U1170                                         |hls_dummy_mul_10s_10s_18_1_1_2257                                                                                                                                        |     83|
|595   |    mul_10s_10s_18_1_1_U1171                                         |hls_dummy_mul_10s_10s_18_1_1_2258                                                                                                                                        |     99|
|596   |    mul_10s_10s_18_1_1_U1172                                         |hls_dummy_mul_10s_10s_18_1_1_2259                                                                                                                                        |    108|
|597   |    mul_10s_10s_18_1_1_U1173                                         |hls_dummy_mul_10s_10s_18_1_1_2260                                                                                                                                        |    108|
|598   |    mul_10s_10s_18_1_1_U1174                                         |hls_dummy_mul_10s_10s_18_1_1_2261                                                                                                                                        |    134|
|599   |    mul_10s_10s_18_1_1_U1175                                         |hls_dummy_mul_10s_10s_18_1_1_2262                                                                                                                                        |    126|
|600   |    mul_10s_10s_18_1_1_U1176                                         |hls_dummy_mul_10s_10s_18_1_1_2263                                                                                                                                        |    146|
|601   |    mul_10s_10s_18_1_1_U1177                                         |hls_dummy_mul_10s_10s_18_1_1_2264                                                                                                                                        |    114|
|602   |    mul_10s_10s_18_1_1_U1178                                         |hls_dummy_mul_10s_10s_18_1_1_2265                                                                                                                                        |    116|
|603   |    mul_10s_10s_18_1_1_U1179                                         |hls_dummy_mul_10s_10s_18_1_1_2266                                                                                                                                        |    104|
|604   |    mul_10s_10s_18_1_1_U118                                          |hls_dummy_mul_10s_10s_18_1_1_2267                                                                                                                                        |     75|
|605   |    mul_10s_10s_18_1_1_U1180                                         |hls_dummy_mul_10s_10s_18_1_1_2268                                                                                                                                        |    146|
|606   |    mul_10s_10s_18_1_1_U1181                                         |hls_dummy_mul_10s_10s_18_1_1_2269                                                                                                                                        |    116|
|607   |    mul_10s_10s_18_1_1_U1182                                         |hls_dummy_mul_10s_10s_18_1_1_2270                                                                                                                                        |    115|
|608   |    mul_10s_10s_18_1_1_U1183                                         |hls_dummy_mul_10s_10s_18_1_1_2271                                                                                                                                        |    126|
|609   |    mul_10s_10s_18_1_1_U1184                                         |hls_dummy_mul_10s_10s_18_1_1_2272                                                                                                                                        |     72|
|610   |    mul_10s_10s_18_1_1_U1185                                         |hls_dummy_mul_10s_10s_18_1_1_2273                                                                                                                                        |     62|
|611   |    mul_10s_10s_18_1_1_U1186                                         |hls_dummy_mul_10s_10s_18_1_1_2274                                                                                                                                        |     23|
|612   |    mul_10s_10s_18_1_1_U1187                                         |hls_dummy_mul_10s_10s_18_1_1_2275                                                                                                                                        |     87|
|613   |    mul_10s_10s_18_1_1_U1188                                         |hls_dummy_mul_10s_10s_18_1_1_2276                                                                                                                                        |     75|
|614   |    mul_10s_10s_18_1_1_U1189                                         |hls_dummy_mul_10s_10s_18_1_1_2277                                                                                                                                        |    132|
|615   |    mul_10s_10s_18_1_1_U119                                          |hls_dummy_mul_10s_10s_18_1_1_2278                                                                                                                                        |     80|
|616   |    mul_10s_10s_18_1_1_U1190                                         |hls_dummy_mul_10s_10s_18_1_1_2279                                                                                                                                        |    143|
|617   |    mul_10s_10s_18_1_1_U1191                                         |hls_dummy_mul_10s_10s_18_1_1_2280                                                                                                                                        |    103|
|618   |    mul_10s_10s_18_1_1_U1192                                         |hls_dummy_mul_10s_10s_18_1_1_2281                                                                                                                                        |     75|
|619   |    mul_10s_10s_18_1_1_U1193                                         |hls_dummy_mul_10s_10s_18_1_1_2282                                                                                                                                        |     75|
|620   |    mul_10s_10s_18_1_1_U1194                                         |hls_dummy_mul_10s_10s_18_1_1_2283                                                                                                                                        |    124|
|621   |    mul_10s_10s_18_1_1_U1195                                         |hls_dummy_mul_10s_10s_18_1_1_2284                                                                                                                                        |    136|
|622   |    mul_10s_10s_18_1_1_U1196                                         |hls_dummy_mul_10s_10s_18_1_1_2285                                                                                                                                        |     75|
|623   |    mul_10s_10s_18_1_1_U1197                                         |hls_dummy_mul_10s_10s_18_1_1_2286                                                                                                                                        |     76|
|624   |    mul_10s_10s_18_1_1_U1198                                         |hls_dummy_mul_10s_10s_18_1_1_2287                                                                                                                                        |     75|
|625   |    mul_10s_10s_18_1_1_U1199                                         |hls_dummy_mul_10s_10s_18_1_1_2288                                                                                                                                        |     75|
|626   |    mul_10s_10s_18_1_1_U12                                           |hls_dummy_mul_10s_10s_18_1_1_2289                                                                                                                                        |    111|
|627   |    mul_10s_10s_18_1_1_U120                                          |hls_dummy_mul_10s_10s_18_1_1_2290                                                                                                                                        |     78|
|628   |    mul_10s_10s_18_1_1_U1200                                         |hls_dummy_mul_10s_10s_18_1_1_2291                                                                                                                                        |     86|
|629   |    mul_10s_10s_18_1_1_U1201                                         |hls_dummy_mul_10s_10s_18_1_1_2292                                                                                                                                        |     74|
|630   |    mul_10s_10s_18_1_1_U1202                                         |hls_dummy_mul_10s_10s_18_1_1_2293                                                                                                                                        |     97|
|631   |    mul_10s_10s_18_1_1_U1203                                         |hls_dummy_mul_10s_10s_18_1_1_2294                                                                                                                                        |     76|
|632   |    mul_10s_10s_18_1_1_U1204                                         |hls_dummy_mul_10s_10s_18_1_1_2295                                                                                                                                        |     74|
|633   |    mul_10s_10s_18_1_1_U1205                                         |hls_dummy_mul_10s_10s_18_1_1_2296                                                                                                                                        |     93|
|634   |    mul_10s_10s_18_1_1_U1206                                         |hls_dummy_mul_10s_10s_18_1_1_2297                                                                                                                                        |     75|
|635   |    mul_10s_10s_18_1_1_U1207                                         |hls_dummy_mul_10s_10s_18_1_1_2298                                                                                                                                        |     75|
|636   |    mul_10s_10s_18_1_1_U1208                                         |hls_dummy_mul_10s_10s_18_1_1_2299                                                                                                                                        |     74|
|637   |    mul_10s_10s_18_1_1_U1209                                         |hls_dummy_mul_10s_10s_18_1_1_2300                                                                                                                                        |     89|
|638   |    mul_10s_10s_18_1_1_U121                                          |hls_dummy_mul_10s_10s_18_1_1_2301                                                                                                                                        |     78|
|639   |    mul_10s_10s_18_1_1_U1210                                         |hls_dummy_mul_10s_10s_18_1_1_2302                                                                                                                                        |     66|
|640   |    mul_10s_10s_18_1_1_U1211                                         |hls_dummy_mul_10s_10s_18_1_1_2303                                                                                                                                        |     94|
|641   |    mul_10s_10s_18_1_1_U1212                                         |hls_dummy_mul_10s_10s_18_1_1_2304                                                                                                                                        |    105|
|642   |    mul_10s_10s_18_1_1_U1213                                         |hls_dummy_mul_10s_10s_18_1_1_2305                                                                                                                                        |    105|
|643   |    mul_10s_10s_18_1_1_U1214                                         |hls_dummy_mul_10s_10s_18_1_1_2306                                                                                                                                        |    122|
|644   |    mul_10s_10s_18_1_1_U1215                                         |hls_dummy_mul_10s_10s_18_1_1_2307                                                                                                                                        |     78|
|645   |    mul_10s_10s_18_1_1_U1216                                         |hls_dummy_mul_10s_10s_18_1_1_2308                                                                                                                                        |     74|
|646   |    mul_10s_10s_18_1_1_U1217                                         |hls_dummy_mul_10s_10s_18_1_1_2309                                                                                                                                        |     93|
|647   |    mul_10s_10s_18_1_1_U1218                                         |hls_dummy_mul_10s_10s_18_1_1_2310                                                                                                                                        |    158|
|648   |    mul_10s_10s_18_1_1_U1219                                         |hls_dummy_mul_10s_10s_18_1_1_2311                                                                                                                                        |    145|
|649   |    mul_10s_10s_18_1_1_U122                                          |hls_dummy_mul_10s_10s_18_1_1_2312                                                                                                                                        |     92|
|650   |    mul_10s_10s_18_1_1_U1220                                         |hls_dummy_mul_10s_10s_18_1_1_2313                                                                                                                                        |     76|
|651   |    mul_10s_10s_18_1_1_U1221                                         |hls_dummy_mul_10s_10s_18_1_1_2314                                                                                                                                        |     80|
|652   |    mul_10s_10s_18_1_1_U1222                                         |hls_dummy_mul_10s_10s_18_1_1_2315                                                                                                                                        |     97|
|653   |    mul_10s_10s_18_1_1_U1223                                         |hls_dummy_mul_10s_10s_18_1_1_2316                                                                                                                                        |     93|
|654   |    mul_10s_10s_18_1_1_U1224                                         |hls_dummy_mul_10s_10s_18_1_1_2317                                                                                                                                        |     86|
|655   |    mul_10s_10s_18_1_1_U1225                                         |hls_dummy_mul_10s_10s_18_1_1_2318                                                                                                                                        |     86|
|656   |    mul_10s_10s_18_1_1_U1226                                         |hls_dummy_mul_10s_10s_18_1_1_2319                                                                                                                                        |    105|
|657   |    mul_10s_10s_18_1_1_U1227                                         |hls_dummy_mul_10s_10s_18_1_1_2320                                                                                                                                        |     76|
|658   |    mul_10s_10s_18_1_1_U1228                                         |hls_dummy_mul_10s_10s_18_1_1_2321                                                                                                                                        |     75|
|659   |    mul_10s_10s_18_1_1_U1229                                         |hls_dummy_mul_10s_10s_18_1_1_2322                                                                                                                                        |     86|
|660   |    mul_10s_10s_18_1_1_U123                                          |hls_dummy_mul_10s_10s_18_1_1_2323                                                                                                                                        |     77|
|661   |    mul_10s_10s_18_1_1_U1230                                         |hls_dummy_mul_10s_10s_18_1_1_2324                                                                                                                                        |     78|
|662   |    mul_10s_10s_18_1_1_U1231                                         |hls_dummy_mul_10s_10s_18_1_1_2325                                                                                                                                        |     74|
|663   |    mul_10s_10s_18_1_1_U1232                                         |hls_dummy_mul_10s_10s_18_1_1_2326                                                                                                                                        |     87|
|664   |    mul_10s_10s_18_1_1_U1233                                         |hls_dummy_mul_10s_10s_18_1_1_2327                                                                                                                                        |    106|
|665   |    mul_10s_10s_18_1_1_U1234                                         |hls_dummy_mul_10s_10s_18_1_1_2328                                                                                                                                        |     62|
|666   |    mul_10s_10s_18_1_1_U124                                          |hls_dummy_mul_10s_10s_18_1_1_2329                                                                                                                                        |     96|
|667   |    mul_10s_10s_18_1_1_U125                                          |hls_dummy_mul_10s_10s_18_1_1_2330                                                                                                                                        |     79|
|668   |    mul_10s_10s_18_1_1_U126                                          |hls_dummy_mul_10s_10s_18_1_1_2331                                                                                                                                        |     78|
|669   |    mul_10s_10s_18_1_1_U127                                          |hls_dummy_mul_10s_10s_18_1_1_2332                                                                                                                                        |     96|
|670   |    mul_10s_10s_18_1_1_U128                                          |hls_dummy_mul_10s_10s_18_1_1_2333                                                                                                                                        |     79|
|671   |    mul_10s_10s_18_1_1_U129                                          |hls_dummy_mul_10s_10s_18_1_1_2334                                                                                                                                        |     78|
|672   |    mul_10s_10s_18_1_1_U13                                           |hls_dummy_mul_10s_10s_18_1_1_2335                                                                                                                                        |    110|
|673   |    mul_10s_10s_18_1_1_U130                                          |hls_dummy_mul_10s_10s_18_1_1_2336                                                                                                                                        |     77|
|674   |    mul_10s_10s_18_1_1_U131                                          |hls_dummy_mul_10s_10s_18_1_1_2337                                                                                                                                        |     91|
|675   |    mul_10s_10s_18_1_1_U132                                          |hls_dummy_mul_10s_10s_18_1_1_2338                                                                                                                                        |     66|
|676   |    mul_10s_10s_18_1_1_U133                                          |hls_dummy_mul_10s_10s_18_1_1_2339                                                                                                                                        |    122|
|677   |    mul_10s_10s_18_1_1_U134                                          |hls_dummy_mul_10s_10s_18_1_1_2340                                                                                                                                        |    104|
|678   |    mul_10s_10s_18_1_1_U135                                          |hls_dummy_mul_10s_10s_18_1_1_2341                                                                                                                                        |    103|
|679   |    mul_10s_10s_18_1_1_U136                                          |hls_dummy_mul_10s_10s_18_1_1_2342                                                                                                                                        |    122|
|680   |    mul_10s_10s_18_1_1_U137                                          |hls_dummy_mul_10s_10s_18_1_1_2343                                                                                                                                        |    104|
|681   |    mul_10s_10s_18_1_1_U138                                          |hls_dummy_mul_10s_10s_18_1_1_2344                                                                                                                                        |    103|
|682   |    mul_10s_10s_18_1_1_U139                                          |hls_dummy_mul_10s_10s_18_1_1_2345                                                                                                                                        |    122|
|683   |    mul_10s_10s_18_1_1_U14                                           |hls_dummy_mul_10s_10s_18_1_1_2346                                                                                                                                        |    129|
|684   |    mul_10s_10s_18_1_1_U140                                          |hls_dummy_mul_10s_10s_18_1_1_2347                                                                                                                                        |     91|
|685   |    mul_10s_10s_18_1_1_U141                                          |hls_dummy_mul_10s_10s_18_1_1_2348                                                                                                                                        |    113|
|686   |    mul_10s_10s_18_1_1_U142                                          |hls_dummy_mul_10s_10s_18_1_1_2349                                                                                                                                        |     76|
|687   |    mul_10s_10s_18_1_1_U143                                          |hls_dummy_mul_10s_10s_18_1_1_2350                                                                                                                                        |    108|
|688   |    mul_10s_10s_18_1_1_U144                                          |hls_dummy_mul_10s_10s_18_1_1_2351                                                                                                                                        |    126|
|689   |    mul_10s_10s_18_1_1_U145                                          |hls_dummy_mul_10s_10s_18_1_1_2352                                                                                                                                        |    122|
|690   |    mul_10s_10s_18_1_1_U146                                          |hls_dummy_mul_10s_10s_18_1_1_2353                                                                                                                                        |     91|
|691   |    mul_10s_10s_18_1_1_U147                                          |hls_dummy_mul_10s_10s_18_1_1_2354                                                                                                                                        |    113|
|692   |    mul_10s_10s_18_1_1_U148                                          |hls_dummy_mul_10s_10s_18_1_1_2355                                                                                                                                        |    113|
|693   |    mul_10s_10s_18_1_1_U149                                          |hls_dummy_mul_10s_10s_18_1_1_2356                                                                                                                                        |    104|
|694   |    mul_10s_10s_18_1_1_U15                                           |hls_dummy_mul_10s_10s_18_1_1_2357                                                                                                                                        |    111|
|695   |    mul_10s_10s_18_1_1_U150                                          |hls_dummy_mul_10s_10s_18_1_1_2358                                                                                                                                        |    103|
|696   |    mul_10s_10s_18_1_1_U151                                          |hls_dummy_mul_10s_10s_18_1_1_2359                                                                                                                                        |    113|
|697   |    mul_10s_10s_18_1_1_U152                                          |hls_dummy_mul_10s_10s_18_1_1_2360                                                                                                                                        |    104|
|698   |    mul_10s_10s_18_1_1_U153                                          |hls_dummy_mul_10s_10s_18_1_1_2361                                                                                                                                        |    103|
|699   |    mul_10s_10s_18_1_1_U154                                          |hls_dummy_mul_10s_10s_18_1_1_2362                                                                                                                                        |    125|
|700   |    mul_10s_10s_18_1_1_U155                                          |hls_dummy_mul_10s_10s_18_1_1_2363                                                                                                                                        |     81|
|701   |    mul_10s_10s_18_1_1_U156                                          |hls_dummy_mul_10s_10s_18_1_1_2364                                                                                                                                        |     62|
|702   |    mul_10s_10s_18_1_1_U157                                          |hls_dummy_mul_10s_10s_18_1_1_2365                                                                                                                                        |     19|
|703   |    mul_10s_10s_18_1_1_U158                                          |hls_dummy_mul_10s_10s_18_1_1_2366                                                                                                                                        |     78|
|704   |    mul_10s_10s_18_1_1_U159                                          |hls_dummy_mul_10s_10s_18_1_1_2367                                                                                                                                        |    105|
|705   |    mul_10s_10s_18_1_1_U16                                           |hls_dummy_mul_10s_10s_18_1_1_2368                                                                                                                                        |    110|
|706   |    mul_10s_10s_18_1_1_U160                                          |hls_dummy_mul_10s_10s_18_1_1_2369                                                                                                                                        |    102|
|707   |    mul_10s_10s_18_1_1_U161                                          |hls_dummy_mul_10s_10s_18_1_1_2370                                                                                                                                        |    109|
|708   |    mul_10s_10s_18_1_1_U162                                          |hls_dummy_mul_10s_10s_18_1_1_2371                                                                                                                                        |    108|
|709   |    mul_10s_10s_18_1_1_U163                                          |hls_dummy_mul_10s_10s_18_1_1_2372                                                                                                                                        |     96|
|710   |    mul_10s_10s_18_1_1_U164                                          |hls_dummy_mul_10s_10s_18_1_1_2373                                                                                                                                        |     97|
|711   |    mul_10s_10s_18_1_1_U165                                          |hls_dummy_mul_10s_10s_18_1_1_2374                                                                                                                                        |    103|
|712   |    mul_10s_10s_18_1_1_U166                                          |hls_dummy_mul_10s_10s_18_1_1_2375                                                                                                                                        |     92|
|713   |    mul_10s_10s_18_1_1_U167                                          |hls_dummy_mul_10s_10s_18_1_1_2376                                                                                                                                        |     73|
|714   |    mul_10s_10s_18_1_1_U168                                          |hls_dummy_mul_10s_10s_18_1_1_2377                                                                                                                                        |    100|
|715   |    mul_10s_10s_18_1_1_U169                                          |hls_dummy_mul_10s_10s_18_1_1_2378                                                                                                                                        |    102|
|716   |    mul_10s_10s_18_1_1_U17                                           |hls_dummy_mul_10s_10s_18_1_1_2379                                                                                                                                        |    110|
|717   |    mul_10s_10s_18_1_1_U170                                          |hls_dummy_mul_10s_10s_18_1_1_2380                                                                                                                                        |     82|
|718   |    mul_10s_10s_18_1_1_U171                                          |hls_dummy_mul_10s_10s_18_1_1_2381                                                                                                                                        |    125|
|719   |    mul_10s_10s_18_1_1_U172                                          |hls_dummy_mul_10s_10s_18_1_1_2382                                                                                                                                        |     80|
|720   |    mul_10s_10s_18_1_1_U173                                          |hls_dummy_mul_10s_10s_18_1_1_2383                                                                                                                                        |     93|
|721   |    mul_10s_10s_18_1_1_U174                                          |hls_dummy_mul_10s_10s_18_1_1_2384                                                                                                                                        |     79|
|722   |    mul_10s_10s_18_1_1_U175                                          |hls_dummy_mul_10s_10s_18_1_1_2385                                                                                                                                        |     78|
|723   |    mul_10s_10s_18_1_1_U176                                          |hls_dummy_mul_10s_10s_18_1_1_2386                                                                                                                                        |    132|
|724   |    mul_10s_10s_18_1_1_U177                                          |hls_dummy_mul_10s_10s_18_1_1_2387                                                                                                                                        |     79|
|725   |    mul_10s_10s_18_1_1_U178                                          |hls_dummy_mul_10s_10s_18_1_1_2388                                                                                                                                        |     78|
|726   |    mul_10s_10s_18_1_1_U179                                          |hls_dummy_mul_10s_10s_18_1_1_2389                                                                                                                                        |     77|
|727   |    mul_10s_10s_18_1_1_U18                                           |hls_dummy_mul_10s_10s_18_1_1_2390                                                                                                                                        |    124|
|728   |    mul_10s_10s_18_1_1_U180                                          |hls_dummy_mul_10s_10s_18_1_1_2391                                                                                                                                        |     91|
|729   |    mul_10s_10s_18_1_1_U181                                          |hls_dummy_mul_10s_10s_18_1_1_2392                                                                                                                                        |    113|
|730   |    mul_10s_10s_18_1_1_U182                                          |hls_dummy_mul_10s_10s_18_1_1_2393                                                                                                                                        |    135|
|731   |    mul_10s_10s_18_1_1_U183                                          |hls_dummy_mul_10s_10s_18_1_1_2394                                                                                                                                        |    110|
|732   |    mul_10s_10s_18_1_1_U184                                          |hls_dummy_mul_10s_10s_18_1_1_2395                                                                                                                                        |    114|
|733   |    mul_10s_10s_18_1_1_U185                                          |hls_dummy_mul_10s_10s_18_1_1_2396                                                                                                                                        |    135|
|734   |    mul_10s_10s_18_1_1_U186                                          |hls_dummy_mul_10s_10s_18_1_1_2397                                                                                                                                        |    120|
|735   |    mul_10s_10s_18_1_1_U187                                          |hls_dummy_mul_10s_10s_18_1_1_2398                                                                                                                                        |    115|
|736   |    mul_10s_10s_18_1_1_U188                                          |hls_dummy_mul_10s_10s_18_1_1_2399                                                                                                                                        |    134|
|737   |    mul_10s_10s_18_1_1_U189                                          |hls_dummy_mul_10s_10s_18_1_1_2400                                                                                                                                        |     96|
|738   |    mul_10s_10s_18_1_1_U19                                           |hls_dummy_mul_10s_10s_18_1_1_2401                                                                                                                                        |    132|
|739   |    mul_10s_10s_18_1_1_U190                                          |hls_dummy_mul_10s_10s_18_1_1_2402                                                                                                                                        |     84|
|740   |    mul_10s_10s_18_1_1_U191                                          |hls_dummy_mul_10s_10s_18_1_1_2403                                                                                                                                        |     76|
|741   |    mul_10s_10s_18_1_1_U192                                          |hls_dummy_mul_10s_10s_18_1_1_2404                                                                                                                                        |    114|
|742   |    mul_10s_10s_18_1_1_U193                                          |hls_dummy_mul_10s_10s_18_1_1_2405                                                                                                                                        |    141|
|743   |    mul_10s_10s_18_1_1_U194                                          |hls_dummy_mul_10s_10s_18_1_1_2406                                                                                                                                        |    130|
|744   |    mul_10s_10s_18_1_1_U195                                          |hls_dummy_mul_10s_10s_18_1_1_2407                                                                                                                                        |    158|
|745   |    mul_10s_10s_18_1_1_U196                                          |hls_dummy_mul_10s_10s_18_1_1_2408                                                                                                                                        |     78|
|746   |    mul_10s_10s_18_1_1_U197                                          |hls_dummy_mul_10s_10s_18_1_1_2409                                                                                                                                        |     86|
|747   |    mul_10s_10s_18_1_1_U198                                          |hls_dummy_mul_10s_10s_18_1_1_2410                                                                                                                                        |    105|
|748   |    mul_10s_10s_18_1_1_U199                                          |hls_dummy_mul_10s_10s_18_1_1_2411                                                                                                                                        |    115|
|749   |    mul_10s_10s_18_1_1_U20                                           |hls_dummy_mul_10s_10s_18_1_1_2412                                                                                                                                        |    124|
|750   |    mul_10s_10s_18_1_1_U200                                          |hls_dummy_mul_10s_10s_18_1_1_2413                                                                                                                                        |    146|
|751   |    mul_10s_10s_18_1_1_U201                                          |hls_dummy_mul_10s_10s_18_1_1_2414                                                                                                                                        |    116|
|752   |    mul_10s_10s_18_1_1_U202                                          |hls_dummy_mul_10s_10s_18_1_1_2415                                                                                                                                        |    104|
|753   |    mul_10s_10s_18_1_1_U203                                          |hls_dummy_mul_10s_10s_18_1_1_2416                                                                                                                                        |    158|
|754   |    mul_10s_10s_18_1_1_U204                                          |hls_dummy_mul_10s_10s_18_1_1_2417                                                                                                                                        |     82|
|755   |    mul_10s_10s_18_1_1_U205                                          |hls_dummy_mul_10s_10s_18_1_1_2418                                                                                                                                        |     91|
|756   |    mul_10s_10s_18_1_1_U206                                          |hls_dummy_mul_10s_10s_18_1_1_2419                                                                                                                                        |     19|
|757   |    mul_10s_10s_18_1_1_U207                                          |hls_dummy_mul_10s_10s_18_1_1_2420                                                                                                                                        |     78|
|758   |    mul_10s_10s_18_1_1_U208                                          |hls_dummy_mul_10s_10s_18_1_1_2421                                                                                                                                        |    104|
|759   |    mul_10s_10s_18_1_1_U209                                          |hls_dummy_mul_10s_10s_18_1_1_2422                                                                                                                                        |     94|
|760   |    mul_10s_10s_18_1_1_U21                                           |hls_dummy_mul_10s_10s_18_1_1_2423                                                                                                                                        |    112|
|761   |    mul_10s_10s_18_1_1_U210                                          |hls_dummy_mul_10s_10s_18_1_1_2424                                                                                                                                        |    109|
|762   |    mul_10s_10s_18_1_1_U211                                          |hls_dummy_mul_10s_10s_18_1_1_2425                                                                                                                                        |    105|
|763   |    mul_10s_10s_18_1_1_U212                                          |hls_dummy_mul_10s_10s_18_1_1_2426                                                                                                                                        |    104|
|764   |    mul_10s_10s_18_1_1_U213                                          |hls_dummy_mul_10s_10s_18_1_1_2427                                                                                                                                        |     98|
|765   |    mul_10s_10s_18_1_1_U214                                          |hls_dummy_mul_10s_10s_18_1_1_2428                                                                                                                                        |    103|
|766   |    mul_10s_10s_18_1_1_U215                                          |hls_dummy_mul_10s_10s_18_1_1_2429                                                                                                                                        |     95|
|767   |    mul_10s_10s_18_1_1_U216                                          |hls_dummy_mul_10s_10s_18_1_1_2430                                                                                                                                        |     76|
|768   |    mul_10s_10s_18_1_1_U217                                          |hls_dummy_mul_10s_10s_18_1_1_2431                                                                                                                                        |    100|
|769   |    mul_10s_10s_18_1_1_U218                                          |hls_dummy_mul_10s_10s_18_1_1_2432                                                                                                                                        |    101|
|770   |    mul_10s_10s_18_1_1_U219                                          |hls_dummy_mul_10s_10s_18_1_1_2433                                                                                                                                        |     82|
|771   |    mul_10s_10s_18_1_1_U22                                           |hls_dummy_mul_10s_10s_18_1_1_2434                                                                                                                                        |    110|
|772   |    mul_10s_10s_18_1_1_U220                                          |hls_dummy_mul_10s_10s_18_1_1_2435                                                                                                                                        |     91|
|773   |    mul_10s_10s_18_1_1_U221                                          |hls_dummy_mul_10s_10s_18_1_1_2436                                                                                                                                        |     76|
|774   |    mul_10s_10s_18_1_1_U222                                          |hls_dummy_mul_10s_10s_18_1_1_2437                                                                                                                                        |    132|
|775   |    mul_10s_10s_18_1_1_U223                                          |hls_dummy_mul_10s_10s_18_1_1_2438                                                                                                                                        |     79|
|776   |    mul_10s_10s_18_1_1_U224                                          |hls_dummy_mul_10s_10s_18_1_1_2439                                                                                                                                        |     78|
|777   |    mul_10s_10s_18_1_1_U225                                          |hls_dummy_mul_10s_10s_18_1_1_2440                                                                                                                                        |     99|
|778   |    mul_10s_10s_18_1_1_U226                                          |hls_dummy_mul_10s_10s_18_1_1_2441                                                                                                                                        |     79|
|779   |    mul_10s_10s_18_1_1_U227                                          |hls_dummy_mul_10s_10s_18_1_1_2442                                                                                                                                        |     78|
|780   |    mul_10s_10s_18_1_1_U228                                          |hls_dummy_mul_10s_10s_18_1_1_2443                                                                                                                                        |     77|
|781   |    mul_10s_10s_18_1_1_U229                                          |hls_dummy_mul_10s_10s_18_1_1_2444                                                                                                                                        |     87|
|782   |    mul_10s_10s_18_1_1_U23                                           |hls_dummy_mul_10s_10s_18_1_1_2445                                                                                                                                        |    110|
|783   |    mul_10s_10s_18_1_1_U230                                          |hls_dummy_mul_10s_10s_18_1_1_2446                                                                                                                                        |    113|
|784   |    mul_10s_10s_18_1_1_U231                                          |hls_dummy_mul_10s_10s_18_1_1_2447                                                                                                                                        |    134|
|785   |    mul_10s_10s_18_1_1_U232                                          |hls_dummy_mul_10s_10s_18_1_1_2448                                                                                                                                        |    110|
|786   |    mul_10s_10s_18_1_1_U233                                          |hls_dummy_mul_10s_10s_18_1_1_2449                                                                                                                                        |    118|
|787   |    mul_10s_10s_18_1_1_U234                                          |hls_dummy_mul_10s_10s_18_1_1_2450                                                                                                                                        |    129|
|788   |    mul_10s_10s_18_1_1_U235                                          |hls_dummy_mul_10s_10s_18_1_1_2451                                                                                                                                        |    120|
|789   |    mul_10s_10s_18_1_1_U236                                          |hls_dummy_mul_10s_10s_18_1_1_2452                                                                                                                                        |    118|
|790   |    mul_10s_10s_18_1_1_U237                                          |hls_dummy_mul_10s_10s_18_1_1_2453                                                                                                                                        |    133|
|791   |    mul_10s_10s_18_1_1_U238                                          |hls_dummy_mul_10s_10s_18_1_1_2454                                                                                                                                        |     96|
|792   |    mul_10s_10s_18_1_1_U239                                          |hls_dummy_mul_10s_10s_18_1_1_2455                                                                                                                                        |    118|
|793   |    mul_10s_10s_18_1_1_U24                                           |hls_dummy_mul_10s_10s_18_1_1_2456                                                                                                                                        |    121|
|794   |    mul_10s_10s_18_1_1_U240                                          |hls_dummy_mul_10s_10s_18_1_1_2457                                                                                                                                        |     76|
|795   |    mul_10s_10s_18_1_1_U241                                          |hls_dummy_mul_10s_10s_18_1_1_2458                                                                                                                                        |    115|
|796   |    mul_10s_10s_18_1_1_U242                                          |hls_dummy_mul_10s_10s_18_1_1_2459                                                                                                                                        |    141|
|797   |    mul_10s_10s_18_1_1_U243                                          |hls_dummy_mul_10s_10s_18_1_1_2460                                                                                                                                        |    130|
|798   |    mul_10s_10s_18_1_1_U244                                          |hls_dummy_mul_10s_10s_18_1_1_2461                                                                                                                                        |    156|
|799   |    mul_10s_10s_18_1_1_U245                                          |hls_dummy_mul_10s_10s_18_1_1_2462                                                                                                                                        |     84|
|800   |    mul_10s_10s_18_1_1_U246                                          |hls_dummy_mul_10s_10s_18_1_1_2463                                                                                                                                        |    146|
|801   |    mul_10s_10s_18_1_1_U247                                          |hls_dummy_mul_10s_10s_18_1_1_2464                                                                                                                                        |    116|
|802   |    mul_10s_10s_18_1_1_U248                                          |hls_dummy_mul_10s_10s_18_1_1_2465                                                                                                                                        |    115|
|803   |    mul_10s_10s_18_1_1_U249                                          |hls_dummy_mul_10s_10s_18_1_1_2466                                                                                                                                        |    103|
|804   |    mul_10s_10s_18_1_1_U25                                           |hls_dummy_mul_10s_10s_18_1_1_2467                                                                                                                                        |    109|
|805   |    mul_10s_10s_18_1_1_U250                                          |hls_dummy_mul_10s_10s_18_1_1_2468                                                                                                                                        |    116|
|806   |    mul_10s_10s_18_1_1_U251                                          |hls_dummy_mul_10s_10s_18_1_1_2469                                                                                                                                        |    115|
|807   |    mul_10s_10s_18_1_1_U252                                          |hls_dummy_mul_10s_10s_18_1_1_2470                                                                                                                                        |    125|
|808   |    mul_10s_10s_18_1_1_U253                                          |hls_dummy_mul_10s_10s_18_1_1_2471                                                                                                                                        |     84|
|809   |    mul_10s_10s_18_1_1_U254                                          |hls_dummy_mul_10s_10s_18_1_1_2472                                                                                                                                        |     64|
|810   |    mul_10s_10s_18_1_1_U255                                          |hls_dummy_mul_10s_10s_18_1_1_2473                                                                                                                                        |     23|
|811   |    mul_10s_10s_18_1_1_U256                                          |hls_dummy_mul_10s_10s_18_1_1_2474                                                                                                                                        |     91|
|812   |    mul_10s_10s_18_1_1_U257                                          |hls_dummy_mul_10s_10s_18_1_1_2475                                                                                                                                        |     79|
|813   |    mul_10s_10s_18_1_1_U258                                          |hls_dummy_mul_10s_10s_18_1_1_2476                                                                                                                                        |     78|
|814   |    mul_10s_10s_18_1_1_U259                                          |hls_dummy_mul_10s_10s_18_1_1_2477                                                                                                                                        |     97|
|815   |    mul_10s_10s_18_1_1_U26                                           |hls_dummy_mul_10s_10s_18_1_1_2478                                                                                                                                        |    128|
|816   |    mul_10s_10s_18_1_1_U260                                          |hls_dummy_mul_10s_10s_18_1_1_2479                                                                                                                                        |     79|
|817   |    mul_10s_10s_18_1_1_U261                                          |hls_dummy_mul_10s_10s_18_1_1_2480                                                                                                                                        |     78|
|818   |    mul_10s_10s_18_1_1_U262                                          |hls_dummy_mul_10s_10s_18_1_1_2481                                                                                                                                        |     78|
|819   |    mul_10s_10s_18_1_1_U263                                          |hls_dummy_mul_10s_10s_18_1_1_2482                                                                                                                                        |     89|
|820   |    mul_10s_10s_18_1_1_U264                                          |hls_dummy_mul_10s_10s_18_1_1_2483                                                                                                                                        |    100|
|821   |    mul_10s_10s_18_1_1_U265                                          |hls_dummy_mul_10s_10s_18_1_1_2484                                                                                                                                        |     75|
|822   |    mul_10s_10s_18_1_1_U266                                          |hls_dummy_mul_10s_10s_18_1_1_2485                                                                                                                                        |     80|
|823   |    mul_10s_10s_18_1_1_U267                                          |hls_dummy_mul_10s_10s_18_1_1_2486                                                                                                                                        |     78|
|824   |    mul_10s_10s_18_1_1_U268                                          |hls_dummy_mul_10s_10s_18_1_1_2487                                                                                                                                        |     78|
|825   |    mul_10s_10s_18_1_1_U269                                          |hls_dummy_mul_10s_10s_18_1_1_2488                                                                                                                                        |     92|
|826   |    mul_10s_10s_18_1_1_U27                                           |hls_dummy_mul_10s_10s_18_1_1_2489                                                                                                                                        |    111|
|827   |    mul_10s_10s_18_1_1_U270                                          |hls_dummy_mul_10s_10s_18_1_1_2490                                                                                                                                        |     77|
|828   |    mul_10s_10s_18_1_1_U271                                          |hls_dummy_mul_10s_10s_18_1_1_2491                                                                                                                                        |     96|
|829   |    mul_10s_10s_18_1_1_U272                                          |hls_dummy_mul_10s_10s_18_1_1_2492                                                                                                                                        |     79|
|830   |    mul_10s_10s_18_1_1_U273                                          |hls_dummy_mul_10s_10s_18_1_1_2493                                                                                                                                        |     78|
|831   |    mul_10s_10s_18_1_1_U274                                          |hls_dummy_mul_10s_10s_18_1_1_2494                                                                                                                                        |     96|
|832   |    mul_10s_10s_18_1_1_U275                                          |hls_dummy_mul_10s_10s_18_1_1_2495                                                                                                                                        |     79|
|833   |    mul_10s_10s_18_1_1_U276                                          |hls_dummy_mul_10s_10s_18_1_1_2496                                                                                                                                        |     78|
|834   |    mul_10s_10s_18_1_1_U277                                          |hls_dummy_mul_10s_10s_18_1_1_2497                                                                                                                                        |     77|
|835   |    mul_10s_10s_18_1_1_U278                                          |hls_dummy_mul_10s_10s_18_1_1_2498                                                                                                                                        |     91|
|836   |    mul_10s_10s_18_1_1_U279                                          |hls_dummy_mul_10s_10s_18_1_1_2499                                                                                                                                        |     66|
|837   |    mul_10s_10s_18_1_1_U28                                           |hls_dummy_mul_10s_10s_18_1_1_2500                                                                                                                                        |    110|
|838   |    mul_10s_10s_18_1_1_U280                                          |hls_dummy_mul_10s_10s_18_1_1_2501                                                                                                                                        |    122|
|839   |    mul_10s_10s_18_1_1_U281                                          |hls_dummy_mul_10s_10s_18_1_1_2502                                                                                                                                        |    104|
|840   |    mul_10s_10s_18_1_1_U282                                          |hls_dummy_mul_10s_10s_18_1_1_2503                                                                                                                                        |    103|
|841   |    mul_10s_10s_18_1_1_U283                                          |hls_dummy_mul_10s_10s_18_1_1_2504                                                                                                                                        |    122|
|842   |    mul_10s_10s_18_1_1_U284                                          |hls_dummy_mul_10s_10s_18_1_1_2505                                                                                                                                        |    104|
|843   |    mul_10s_10s_18_1_1_U285                                          |hls_dummy_mul_10s_10s_18_1_1_2506                                                                                                                                        |    103|
|844   |    mul_10s_10s_18_1_1_U286                                          |hls_dummy_mul_10s_10s_18_1_1_2507                                                                                                                                        |    122|
|845   |    mul_10s_10s_18_1_1_U287                                          |hls_dummy_mul_10s_10s_18_1_1_2508                                                                                                                                        |    125|
|846   |    mul_10s_10s_18_1_1_U288                                          |hls_dummy_mul_10s_10s_18_1_1_2509                                                                                                                                        |    113|
|847   |    mul_10s_10s_18_1_1_U289                                          |hls_dummy_mul_10s_10s_18_1_1_2510                                                                                                                                        |     76|
|848   |    mul_10s_10s_18_1_1_U29                                           |hls_dummy_mul_10s_10s_18_1_1_2511                                                                                                                                        |    128|
|849   |    mul_10s_10s_18_1_1_U290                                          |hls_dummy_mul_10s_10s_18_1_1_2512                                                                                                                                        |    108|
|850   |    mul_10s_10s_18_1_1_U291                                          |hls_dummy_mul_10s_10s_18_1_1_2513                                                                                                                                        |    126|
|851   |    mul_10s_10s_18_1_1_U292                                          |hls_dummy_mul_10s_10s_18_1_1_2514                                                                                                                                        |    122|
|852   |    mul_10s_10s_18_1_1_U293                                          |hls_dummy_mul_10s_10s_18_1_1_2515                                                                                                                                        |     91|
|853   |    mul_10s_10s_18_1_1_U294                                          |hls_dummy_mul_10s_10s_18_1_1_2516                                                                                                                                        |    113|
|854   |    mul_10s_10s_18_1_1_U295                                          |hls_dummy_mul_10s_10s_18_1_1_2517                                                                                                                                        |    113|
|855   |    mul_10s_10s_18_1_1_U296                                          |hls_dummy_mul_10s_10s_18_1_1_2518                                                                                                                                        |    104|
|856   |    mul_10s_10s_18_1_1_U297                                          |hls_dummy_mul_10s_10s_18_1_1_2519                                                                                                                                        |    103|
|857   |    mul_10s_10s_18_1_1_U298                                          |hls_dummy_mul_10s_10s_18_1_1_2520                                                                                                                                        |    113|
|858   |    mul_10s_10s_18_1_1_U299                                          |hls_dummy_mul_10s_10s_18_1_1_2521                                                                                                                                        |    104|
|859   |    mul_10s_10s_18_1_1_U30                                           |hls_dummy_mul_10s_10s_18_1_1_2522                                                                                                                                        |    111|
|860   |    mul_10s_10s_18_1_1_U300                                          |hls_dummy_mul_10s_10s_18_1_1_2523                                                                                                                                        |    103|
|861   |    mul_10s_10s_18_1_1_U301                                          |hls_dummy_mul_10s_10s_18_1_1_2524                                                                                                                                        |    125|
|862   |    mul_10s_10s_18_1_1_U302                                          |hls_dummy_mul_10s_10s_18_1_1_2525                                                                                                                                        |     81|
|863   |    mul_10s_10s_18_1_1_U303                                          |hls_dummy_mul_10s_10s_18_1_1_2526                                                                                                                                        |     62|
|864   |    mul_10s_10s_18_1_1_U304                                          |hls_dummy_mul_10s_10s_18_1_1_2527                                                                                                                                        |     23|
|865   |    mul_10s_10s_18_1_1_U305                                          |hls_dummy_mul_10s_10s_18_1_1_2528                                                                                                                                        |     91|
|866   |    mul_10s_10s_18_1_1_U306                                          |hls_dummy_mul_10s_10s_18_1_1_2529                                                                                                                                        |     79|
|867   |    mul_10s_10s_18_1_1_U307                                          |hls_dummy_mul_10s_10s_18_1_1_2530                                                                                                                                        |     78|
|868   |    mul_10s_10s_18_1_1_U308                                          |hls_dummy_mul_10s_10s_18_1_1_2531                                                                                                                                        |     97|
|869   |    mul_10s_10s_18_1_1_U309                                          |hls_dummy_mul_10s_10s_18_1_1_2532                                                                                                                                        |     79|
|870   |    mul_10s_10s_18_1_1_U31                                           |hls_dummy_mul_10s_10s_18_1_1_2533                                                                                                                                        |    110|
|871   |    mul_10s_10s_18_1_1_U310                                          |hls_dummy_mul_10s_10s_18_1_1_2534                                                                                                                                        |     78|
|872   |    mul_10s_10s_18_1_1_U311                                          |hls_dummy_mul_10s_10s_18_1_1_2535                                                                                                                                        |     79|
|873   |    mul_10s_10s_18_1_1_U312                                          |hls_dummy_mul_10s_10s_18_1_1_2536                                                                                                                                        |     91|
|874   |    mul_10s_10s_18_1_1_U313                                          |hls_dummy_mul_10s_10s_18_1_1_2537                                                                                                                                        |    111|
|875   |    mul_10s_10s_18_1_1_U314                                          |hls_dummy_mul_10s_10s_18_1_1_2538                                                                                                                                        |     75|
|876   |    mul_10s_10s_18_1_1_U315                                          |hls_dummy_mul_10s_10s_18_1_1_2539                                                                                                                                        |     80|
|877   |    mul_10s_10s_18_1_1_U316                                          |hls_dummy_mul_10s_10s_18_1_1_2540                                                                                                                                        |     82|
|878   |    mul_10s_10s_18_1_1_U317                                          |hls_dummy_mul_10s_10s_18_1_1_2541                                                                                                                                        |     78|
|879   |    mul_10s_10s_18_1_1_U318                                          |hls_dummy_mul_10s_10s_18_1_1_2542                                                                                                                                        |     89|
|880   |    mul_10s_10s_18_1_1_U319                                          |hls_dummy_mul_10s_10s_18_1_1_2543                                                                                                                                        |     77|
|881   |    mul_10s_10s_18_1_1_U32                                           |hls_dummy_mul_10s_10s_18_1_1_2544                                                                                                                                        |    109|
|882   |    mul_10s_10s_18_1_1_U320                                          |hls_dummy_mul_10s_10s_18_1_1_2545                                                                                                                                        |     96|
|883   |    mul_10s_10s_18_1_1_U321                                          |hls_dummy_mul_10s_10s_18_1_1_2546                                                                                                                                        |     79|
|884   |    mul_10s_10s_18_1_1_U322                                          |hls_dummy_mul_10s_10s_18_1_1_2547                                                                                                                                        |     78|
|885   |    mul_10s_10s_18_1_1_U323                                          |hls_dummy_mul_10s_10s_18_1_1_2548                                                                                                                                        |     96|
|886   |    mul_10s_10s_18_1_1_U324                                          |hls_dummy_mul_10s_10s_18_1_1_2549                                                                                                                                        |     79|
|887   |    mul_10s_10s_18_1_1_U325                                          |hls_dummy_mul_10s_10s_18_1_1_2550                                                                                                                                        |     78|
|888   |    mul_10s_10s_18_1_1_U326                                          |hls_dummy_mul_10s_10s_18_1_1_2551                                                                                                                                        |     77|
|889   |    mul_10s_10s_18_1_1_U327                                          |hls_dummy_mul_10s_10s_18_1_1_2552                                                                                                                                        |     91|
|890   |    mul_10s_10s_18_1_1_U328                                          |hls_dummy_mul_10s_10s_18_1_1_2553                                                                                                                                        |     66|
|891   |    mul_10s_10s_18_1_1_U329                                          |hls_dummy_mul_10s_10s_18_1_1_2554                                                                                                                                        |    122|
|892   |    mul_10s_10s_18_1_1_U33                                           |hls_dummy_mul_10s_10s_18_1_1_2555                                                                                                                                        |    123|
|893   |    mul_10s_10s_18_1_1_U330                                          |hls_dummy_mul_10s_10s_18_1_1_2556                                                                                                                                        |    104|
|894   |    mul_10s_10s_18_1_1_U331                                          |hls_dummy_mul_10s_10s_18_1_1_2557                                                                                                                                        |    103|
|895   |    mul_10s_10s_18_1_1_U332                                          |hls_dummy_mul_10s_10s_18_1_1_2558                                                                                                                                        |    122|
|896   |    mul_10s_10s_18_1_1_U333                                          |hls_dummy_mul_10s_10s_18_1_1_2559                                                                                                                                        |    104|
|897   |    mul_10s_10s_18_1_1_U334                                          |hls_dummy_mul_10s_10s_18_1_1_2560                                                                                                                                        |    103|
|898   |    mul_10s_10s_18_1_1_U335                                          |hls_dummy_mul_10s_10s_18_1_1_2561                                                                                                                                        |     99|
|899   |    mul_10s_10s_18_1_1_U336                                          |hls_dummy_mul_10s_10s_18_1_1_2562                                                                                                                                        |    125|
|900   |    mul_10s_10s_18_1_1_U337                                          |hls_dummy_mul_10s_10s_18_1_1_2563                                                                                                                                        |     85|
|901   |    mul_10s_10s_18_1_1_U338                                          |hls_dummy_mul_10s_10s_18_1_1_2564                                                                                                                                        |     77|
|902   |    mul_10s_10s_18_1_1_U339                                          |hls_dummy_mul_10s_10s_18_1_1_2565                                                                                                                                        |    120|
|903   |    mul_10s_10s_18_1_1_U34                                           |hls_dummy_mul_10s_10s_18_1_1_2566                                                                                                                                        |     98|
|904   |    mul_10s_10s_18_1_1_U340                                          |hls_dummy_mul_10s_10s_18_1_1_2567                                                                                                                                        |    134|
|905   |    mul_10s_10s_18_1_1_U341                                          |hls_dummy_mul_10s_10s_18_1_1_2568                                                                                                                                        |    122|
|906   |    mul_10s_10s_18_1_1_U342                                          |hls_dummy_mul_10s_10s_18_1_1_2569                                                                                                                                        |    125|
|907   |    mul_10s_10s_18_1_1_U343                                          |hls_dummy_mul_10s_10s_18_1_1_2570                                                                                                                                        |    113|
|908   |    mul_10s_10s_18_1_1_U344                                          |hls_dummy_mul_10s_10s_18_1_1_2571                                                                                                                                        |    113|
|909   |    mul_10s_10s_18_1_1_U345                                          |hls_dummy_mul_10s_10s_18_1_1_2572                                                                                                                                        |    104|
|910   |    mul_10s_10s_18_1_1_U346                                          |hls_dummy_mul_10s_10s_18_1_1_2573                                                                                                                                        |    103|
|911   |    mul_10s_10s_18_1_1_U347                                          |hls_dummy_mul_10s_10s_18_1_1_2574                                                                                                                                        |    113|
|912   |    mul_10s_10s_18_1_1_U348                                          |hls_dummy_mul_10s_10s_18_1_1_2575                                                                                                                                        |    104|
|913   |    mul_10s_10s_18_1_1_U349                                          |hls_dummy_mul_10s_10s_18_1_1_2576                                                                                                                                        |    103|
|914   |    mul_10s_10s_18_1_1_U35                                           |hls_dummy_mul_10s_10s_18_1_1_2577                                                                                                                                        |    122|
|915   |    mul_10s_10s_18_1_1_U350                                          |hls_dummy_mul_10s_10s_18_1_1_2578                                                                                                                                        |    125|
|916   |    mul_10s_10s_18_1_1_U351                                          |hls_dummy_mul_10s_10s_18_1_1_2579                                                                                                                                        |     81|
|917   |    mul_10s_10s_18_1_1_U352                                          |hls_dummy_mul_10s_10s_18_1_1_2580                                                                                                                                        |     62|
|918   |    mul_10s_10s_18_1_1_U353                                          |hls_dummy_mul_10s_10s_18_1_1_2581                                                                                                                                        |     23|
|919   |    mul_10s_10s_18_1_1_U354                                          |hls_dummy_mul_10s_10s_18_1_1_2582                                                                                                                                        |     91|
|920   |    mul_10s_10s_18_1_1_U355                                          |hls_dummy_mul_10s_10s_18_1_1_2583                                                                                                                                        |     79|
|921   |    mul_10s_10s_18_1_1_U356                                          |hls_dummy_mul_10s_10s_18_1_1_2584                                                                                                                                        |     78|
|922   |    mul_10s_10s_18_1_1_U357                                          |hls_dummy_mul_10s_10s_18_1_1_2585                                                                                                                                        |     97|
|923   |    mul_10s_10s_18_1_1_U358                                          |hls_dummy_mul_10s_10s_18_1_1_2586                                                                                                                                        |     79|
|924   |    mul_10s_10s_18_1_1_U359                                          |hls_dummy_mul_10s_10s_18_1_1_2587                                                                                                                                        |     78|
|925   |    mul_10s_10s_18_1_1_U36                                           |hls_dummy_mul_10s_10s_18_1_1_2588                                                                                                                                        |    104|
|926   |    mul_10s_10s_18_1_1_U360                                          |hls_dummy_mul_10s_10s_18_1_1_2589                                                                                                                                        |     78|
|927   |    mul_10s_10s_18_1_1_U361                                          |hls_dummy_mul_10s_10s_18_1_1_2590                                                                                                                                        |     89|
|928   |    mul_10s_10s_18_1_1_U362                                          |hls_dummy_mul_10s_10s_18_1_1_2591                                                                                                                                        |    100|
|929   |    mul_10s_10s_18_1_1_U363                                          |hls_dummy_mul_10s_10s_18_1_1_2592                                                                                                                                        |     72|
|930   |    mul_10s_10s_18_1_1_U364                                          |hls_dummy_mul_10s_10s_18_1_1_2593                                                                                                                                        |     80|
|931   |    mul_10s_10s_18_1_1_U365                                          |hls_dummy_mul_10s_10s_18_1_1_2594                                                                                                                                        |     76|
|932   |    mul_10s_10s_18_1_1_U366                                          |hls_dummy_mul_10s_10s_18_1_1_2595                                                                                                                                        |     81|
|933   |    mul_10s_10s_18_1_1_U367                                          |hls_dummy_mul_10s_10s_18_1_1_2596                                                                                                                                        |     89|
|934   |    mul_10s_10s_18_1_1_U368                                          |hls_dummy_mul_10s_10s_18_1_1_2597                                                                                                                                        |     77|
|935   |    mul_10s_10s_18_1_1_U369                                          |hls_dummy_mul_10s_10s_18_1_1_2598                                                                                                                                        |    132|
|936   |    mul_10s_10s_18_1_1_U37                                           |hls_dummy_mul_10s_10s_18_1_1_2599                                                                                                                                        |    103|
|937   |    mul_10s_10s_18_1_1_U370                                          |hls_dummy_mul_10s_10s_18_1_1_2600                                                                                                                                        |     79|
|938   |    mul_10s_10s_18_1_1_U371                                          |hls_dummy_mul_10s_10s_18_1_1_2601                                                                                                                                        |     78|
|939   |    mul_10s_10s_18_1_1_U372                                          |hls_dummy_mul_10s_10s_18_1_1_2602                                                                                                                                        |     96|
|940   |    mul_10s_10s_18_1_1_U373                                          |hls_dummy_mul_10s_10s_18_1_1_2603                                                                                                                                        |     79|
|941   |    mul_10s_10s_18_1_1_U374                                          |hls_dummy_mul_10s_10s_18_1_1_2604                                                                                                                                        |     81|
|942   |    mul_10s_10s_18_1_1_U375                                          |hls_dummy_mul_10s_10s_18_1_1_2605                                                                                                                                        |     77|
|943   |    mul_10s_10s_18_1_1_U376                                          |hls_dummy_mul_10s_10s_18_1_1_2606                                                                                                                                        |     91|
|944   |    mul_10s_10s_18_1_1_U377                                          |hls_dummy_mul_10s_10s_18_1_1_2607                                                                                                                                        |     66|
|945   |    mul_10s_10s_18_1_1_U378                                          |hls_dummy_mul_10s_10s_18_1_1_2608                                                                                                                                        |    133|
|946   |    mul_10s_10s_18_1_1_U379                                          |hls_dummy_mul_10s_10s_18_1_1_2609                                                                                                                                        |    104|
|947   |    mul_10s_10s_18_1_1_U38                                           |hls_dummy_mul_10s_10s_18_1_1_2610                                                                                                                                        |    122|
|948   |    mul_10s_10s_18_1_1_U380                                          |hls_dummy_mul_10s_10s_18_1_1_2611                                                                                                                                        |    114|
|949   |    mul_10s_10s_18_1_1_U381                                          |hls_dummy_mul_10s_10s_18_1_1_2612                                                                                                                                        |    122|
|950   |    mul_10s_10s_18_1_1_U382                                          |hls_dummy_mul_10s_10s_18_1_1_2613                                                                                                                                        |    104|
|951   |    mul_10s_10s_18_1_1_U383                                          |hls_dummy_mul_10s_10s_18_1_1_2614                                                                                                                                        |    114|
|952   |    mul_10s_10s_18_1_1_U384                                          |hls_dummy_mul_10s_10s_18_1_1_2615                                                                                                                                        |    122|
|953   |    mul_10s_10s_18_1_1_U385                                          |hls_dummy_mul_10s_10s_18_1_1_2616                                                                                                                                        |    125|
|954   |    mul_10s_10s_18_1_1_U386                                          |hls_dummy_mul_10s_10s_18_1_1_2617                                                                                                                                        |    114|
|955   |    mul_10s_10s_18_1_1_U387                                          |hls_dummy_mul_10s_10s_18_1_1_2618                                                                                                                                        |     78|
|956   |    mul_10s_10s_18_1_1_U388                                          |hls_dummy_mul_10s_10s_18_1_1_2619                                                                                                                                        |    108|
|957   |    mul_10s_10s_18_1_1_U389                                          |hls_dummy_mul_10s_10s_18_1_1_2620                                                                                                                                        |    107|
|958   |    mul_10s_10s_18_1_1_U39                                           |hls_dummy_mul_10s_10s_18_1_1_2621                                                                                                                                        |    104|
|959   |    mul_10s_10s_18_1_1_U390                                          |hls_dummy_mul_10s_10s_18_1_1_2622                                                                                                                                        |     97|
|960   |    mul_10s_10s_18_1_1_U391                                          |hls_dummy_mul_10s_10s_18_1_1_2623                                                                                                                                        |    125|
|961   |    mul_10s_10s_18_1_1_U392                                          |hls_dummy_mul_10s_10s_18_1_1_2624                                                                                                                                        |    113|
|962   |    mul_10s_10s_18_1_1_U393                                          |hls_dummy_mul_10s_10s_18_1_1_2625                                                                                                                                        |    145|
|963   |    mul_10s_10s_18_1_1_U394                                          |hls_dummy_mul_10s_10s_18_1_1_2626                                                                                                                                        |    104|
|964   |    mul_10s_10s_18_1_1_U395                                          |hls_dummy_mul_10s_10s_18_1_1_2627                                                                                                                                        |    114|
|965   |    mul_10s_10s_18_1_1_U396                                          |hls_dummy_mul_10s_10s_18_1_1_2628                                                                                                                                        |    113|
|966   |    mul_10s_10s_18_1_1_U397                                          |hls_dummy_mul_10s_10s_18_1_1_2629                                                                                                                                        |    104|
|967   |    mul_10s_10s_18_1_1_U398                                          |hls_dummy_mul_10s_10s_18_1_1_2630                                                                                                                                        |     78|
|968   |    mul_10s_10s_18_1_1_U399                                          |hls_dummy_mul_10s_10s_18_1_1_2631                                                                                                                                        |    125|
|969   |    mul_10s_10s_18_1_1_U40                                           |hls_dummy_mul_10s_10s_18_1_1_2632                                                                                                                                        |    103|
|970   |    mul_10s_10s_18_1_1_U400                                          |hls_dummy_mul_10s_10s_18_1_1_2633                                                                                                                                        |     81|
|971   |    mul_10s_10s_18_1_1_U401                                          |hls_dummy_mul_10s_10s_18_1_1_2634                                                                                                                                        |     62|
|972   |    mul_10s_10s_18_1_1_U402                                          |hls_dummy_mul_10s_10s_18_1_1_2635                                                                                                                                        |     23|
|973   |    mul_10s_10s_18_1_1_U403                                          |hls_dummy_mul_10s_10s_18_1_1_2636                                                                                                                                        |     90|
|974   |    mul_10s_10s_18_1_1_U404                                          |hls_dummy_mul_10s_10s_18_1_1_2637                                                                                                                                        |     75|
|975   |    mul_10s_10s_18_1_1_U405                                          |hls_dummy_mul_10s_10s_18_1_1_2638                                                                                                                                        |    102|
|976   |    mul_10s_10s_18_1_1_U406                                          |hls_dummy_mul_10s_10s_18_1_1_2639                                                                                                                                        |    107|
|977   |    mul_10s_10s_18_1_1_U407                                          |hls_dummy_mul_10s_10s_18_1_1_2640                                                                                                                                        |     82|
|978   |    mul_10s_10s_18_1_1_U408                                          |hls_dummy_mul_10s_10s_18_1_1_2641                                                                                                                                        |     77|
|979   |    mul_10s_10s_18_1_1_U409                                          |hls_dummy_mul_10s_10s_18_1_1_2642                                                                                                                                        |     78|
|980   |    mul_10s_10s_18_1_1_U41                                           |hls_dummy_mul_10s_10s_18_1_1_2643                                                                                                                                        |    122|
|981   |    mul_10s_10s_18_1_1_U410                                          |hls_dummy_mul_10s_10s_18_1_1_2644                                                                                                                                        |    125|
|982   |    mul_10s_10s_18_1_1_U411                                          |hls_dummy_mul_10s_10s_18_1_1_2645                                                                                                                                        |    136|
|983   |    mul_10s_10s_18_1_1_U412                                          |hls_dummy_mul_10s_10s_18_1_1_2646                                                                                                                                        |     75|
|984   |    mul_10s_10s_18_1_1_U413                                          |hls_dummy_mul_10s_10s_18_1_1_2647                                                                                                                                        |     80|
|985   |    mul_10s_10s_18_1_1_U414                                          |hls_dummy_mul_10s_10s_18_1_1_2648                                                                                                                                        |     76|
|986   |    mul_10s_10s_18_1_1_U415                                          |hls_dummy_mul_10s_10s_18_1_1_2649                                                                                                                                        |     78|
|987   |    mul_10s_10s_18_1_1_U416                                          |hls_dummy_mul_10s_10s_18_1_1_2650                                                                                                                                        |    125|
|988   |    mul_10s_10s_18_1_1_U417                                          |hls_dummy_mul_10s_10s_18_1_1_2651                                                                                                                                        |     74|
|989   |    mul_10s_10s_18_1_1_U418                                          |hls_dummy_mul_10s_10s_18_1_1_2652                                                                                                                                        |     93|
|990   |    mul_10s_10s_18_1_1_U419                                          |hls_dummy_mul_10s_10s_18_1_1_2653                                                                                                                                        |     79|
|991   |    mul_10s_10s_18_1_1_U42                                           |hls_dummy_mul_10s_10s_18_1_1_2654                                                                                                                                        |     91|
|992   |    mul_10s_10s_18_1_1_U420                                          |hls_dummy_mul_10s_10s_18_1_1_2655                                                                                                                                        |     78|
|993   |    mul_10s_10s_18_1_1_U421                                          |hls_dummy_mul_10s_10s_18_1_1_2656                                                                                                                                        |     93|
|994   |    mul_10s_10s_18_1_1_U422                                          |hls_dummy_mul_10s_10s_18_1_1_2657                                                                                                                                        |     80|
|995   |    mul_10s_10s_18_1_1_U423                                          |hls_dummy_mul_10s_10s_18_1_1_2658                                                                                                                                        |     78|
|996   |    mul_10s_10s_18_1_1_U424                                          |hls_dummy_mul_10s_10s_18_1_1_2659                                                                                                                                        |     77|
|997   |    mul_10s_10s_18_1_1_U425                                          |hls_dummy_mul_10s_10s_18_1_1_2660                                                                                                                                        |     94|
|998   |    mul_10s_10s_18_1_1_U426                                          |hls_dummy_mul_10s_10s_18_1_1_2661                                                                                                                                        |     66|
|999   |    mul_10s_10s_18_1_1_U427                                          |hls_dummy_mul_10s_10s_18_1_1_2662                                                                                                                                        |    134|
|1000  |    mul_10s_10s_18_1_1_U428                                          |hls_dummy_mul_10s_10s_18_1_1_2663                                                                                                                                        |    112|
|1001  |    mul_10s_10s_18_1_1_U429                                          |hls_dummy_mul_10s_10s_18_1_1_2664                                                                                                                                        |    117|
|1002  |    mul_10s_10s_18_1_1_U43                                           |hls_dummy_mul_10s_10s_18_1_1_2665                                                                                                                                        |    113|
|1003  |    mul_10s_10s_18_1_1_U430                                          |hls_dummy_mul_10s_10s_18_1_1_2666                                                                                                                                        |    130|
|1004  |    mul_10s_10s_18_1_1_U431                                          |hls_dummy_mul_10s_10s_18_1_1_2667                                                                                                                                        |    120|
|1005  |    mul_10s_10s_18_1_1_U432                                          |hls_dummy_mul_10s_10s_18_1_1_2668                                                                                                                                        |    115|
|1006  |    mul_10s_10s_18_1_1_U433                                          |hls_dummy_mul_10s_10s_18_1_1_2669                                                                                                                                        |    122|
|1007  |    mul_10s_10s_18_1_1_U434                                          |hls_dummy_mul_10s_10s_18_1_1_2670                                                                                                                                        |    157|
|1008  |    mul_10s_10s_18_1_1_U435                                          |hls_dummy_mul_10s_10s_18_1_1_2671                                                                                                                                        |    145|
|1009  |    mul_10s_10s_18_1_1_U436                                          |hls_dummy_mul_10s_10s_18_1_1_2672                                                                                                                                        |     76|
|1010  |    mul_10s_10s_18_1_1_U437                                          |hls_dummy_mul_10s_10s_18_1_1_2673                                                                                                                                        |    108|
|1011  |    mul_10s_10s_18_1_1_U438                                          |hls_dummy_mul_10s_10s_18_1_1_2674                                                                                                                                        |    107|
|1012  |    mul_10s_10s_18_1_1_U439                                          |hls_dummy_mul_10s_10s_18_1_1_2675                                                                                                                                        |    122|
|1013  |    mul_10s_10s_18_1_1_U44                                           |hls_dummy_mul_10s_10s_18_1_1_2676                                                                                                                                        |     76|
|1014  |    mul_10s_10s_18_1_1_U440                                          |hls_dummy_mul_10s_10s_18_1_1_2677                                                                                                                                        |    157|
|1015  |    mul_10s_10s_18_1_1_U441                                          |hls_dummy_mul_10s_10s_18_1_1_2678                                                                                                                                        |     86|
|1016  |    mul_10s_10s_18_1_1_U442                                          |hls_dummy_mul_10s_10s_18_1_1_2679                                                                                                                                        |     86|
|1017  |    mul_10s_10s_18_1_1_U443                                          |hls_dummy_mul_10s_10s_18_1_1_2680                                                                                                                                        |    105|
|1018  |    mul_10s_10s_18_1_1_U444                                          |hls_dummy_mul_10s_10s_18_1_1_2681                                                                                                                                        |    115|
|1019  |    mul_10s_10s_18_1_1_U445                                          |hls_dummy_mul_10s_10s_18_1_1_2682                                                                                                                                        |     86|
|1020  |    mul_10s_10s_18_1_1_U446                                          |hls_dummy_mul_10s_10s_18_1_1_2683                                                                                                                                        |     81|
|1021  |    mul_10s_10s_18_1_1_U447                                          |hls_dummy_mul_10s_10s_18_1_1_2684                                                                                                                                        |    103|
|1022  |    mul_10s_10s_18_1_1_U448                                          |hls_dummy_mul_10s_10s_18_1_1_2685                                                                                                                                        |    125|
|1023  |    mul_10s_10s_18_1_1_U449                                          |hls_dummy_mul_10s_10s_18_1_1_2686                                                                                                                                        |     78|
|1024  |    mul_10s_10s_18_1_1_U45                                           |hls_dummy_mul_10s_10s_18_1_1_2687                                                                                                                                        |    108|
|1025  |    mul_10s_10s_18_1_1_U450                                          |hls_dummy_mul_10s_10s_18_1_1_2688                                                                                                                                        |     62|
|1026  |    mul_10s_10s_18_1_1_U451                                          |hls_dummy_mul_10s_10s_18_1_1_2689                                                                                                                                        |     23|
|1027  |    mul_10s_10s_18_1_1_U452                                          |hls_dummy_mul_10s_10s_18_1_1_2690                                                                                                                                        |     87|
|1028  |    mul_10s_10s_18_1_1_U453                                          |hls_dummy_mul_10s_10s_18_1_1_2691                                                                                                                                        |     75|
|1029  |    mul_10s_10s_18_1_1_U454                                          |hls_dummy_mul_10s_10s_18_1_1_2692                                                                                                                                        |     97|
|1030  |    mul_10s_10s_18_1_1_U455                                          |hls_dummy_mul_10s_10s_18_1_1_2693                                                                                                                                        |    113|
|1031  |    mul_10s_10s_18_1_1_U456                                          |hls_dummy_mul_10s_10s_18_1_1_2694                                                                                                                                        |     90|
|1032  |    mul_10s_10s_18_1_1_U457                                          |hls_dummy_mul_10s_10s_18_1_1_2695                                                                                                                                        |     78|
|1033  |    mul_10s_10s_18_1_1_U458                                          |hls_dummy_mul_10s_10s_18_1_1_2696                                                                                                                                        |     78|
|1034  |    mul_10s_10s_18_1_1_U459                                          |hls_dummy_mul_10s_10s_18_1_1_2697                                                                                                                                        |     89|
|1035  |    mul_10s_10s_18_1_1_U46                                           |hls_dummy_mul_10s_10s_18_1_1_2698                                                                                                                                        |    126|
|1036  |    mul_10s_10s_18_1_1_U460                                          |hls_dummy_mul_10s_10s_18_1_1_2699                                                                                                                                        |    100|
|1037  |    mul_10s_10s_18_1_1_U461                                          |hls_dummy_mul_10s_10s_18_1_1_2700                                                                                                                                        |     62|
|1038  |    mul_10s_10s_18_1_1_U462                                          |hls_dummy_mul_10s_10s_18_1_1_2701                                                                                                                                        |     77|
|1039  |    mul_10s_10s_18_1_1_U463                                          |hls_dummy_mul_10s_10s_18_1_1_2702                                                                                                                                        |     74|
|1040  |    mul_10s_10s_18_1_1_U464                                          |hls_dummy_mul_10s_10s_18_1_1_2703                                                                                                                                        |     75|
|1041  |    mul_10s_10s_18_1_1_U465                                          |hls_dummy_mul_10s_10s_18_1_1_2704                                                                                                                                        |    125|
|1042  |    mul_10s_10s_18_1_1_U466                                          |hls_dummy_mul_10s_10s_18_1_1_2705                                                                                                                                        |     74|
|1043  |    mul_10s_10s_18_1_1_U467                                          |hls_dummy_mul_10s_10s_18_1_1_2706                                                                                                                                        |    132|
|1044  |    mul_10s_10s_18_1_1_U468                                          |hls_dummy_mul_10s_10s_18_1_1_2707                                                                                                                                        |     76|
|1045  |    mul_10s_10s_18_1_1_U469                                          |hls_dummy_mul_10s_10s_18_1_1_2708                                                                                                                                        |     74|
|1046  |    mul_10s_10s_18_1_1_U47                                           |hls_dummy_mul_10s_10s_18_1_1_2709                                                                                                                                        |    122|
|1047  |    mul_10s_10s_18_1_1_U470                                          |hls_dummy_mul_10s_10s_18_1_1_2710                                                                                                                                        |     94|
|1048  |    mul_10s_10s_18_1_1_U471                                          |hls_dummy_mul_10s_10s_18_1_1_2711                                                                                                                                        |     76|
|1049  |    mul_10s_10s_18_1_1_U472                                          |hls_dummy_mul_10s_10s_18_1_1_2712                                                                                                                                        |     75|
|1050  |    mul_10s_10s_18_1_1_U473                                          |hls_dummy_mul_10s_10s_18_1_1_2713                                                                                                                                        |     79|
|1051  |    mul_10s_10s_18_1_1_U474                                          |hls_dummy_mul_10s_10s_18_1_1_2714                                                                                                                                        |     90|
|1052  |    mul_10s_10s_18_1_1_U475                                          |hls_dummy_mul_10s_10s_18_1_1_2715                                                                                                                                        |     66|
|1053  |    mul_10s_10s_18_1_1_U476                                          |hls_dummy_mul_10s_10s_18_1_1_2716                                                                                                                                        |    104|
|1054  |    mul_10s_10s_18_1_1_U477                                          |hls_dummy_mul_10s_10s_18_1_1_2717                                                                                                                                        |    112|
|1055  |    mul_10s_10s_18_1_1_U478                                          |hls_dummy_mul_10s_10s_18_1_1_2718                                                                                                                                        |    117|
|1056  |    mul_10s_10s_18_1_1_U479                                          |hls_dummy_mul_10s_10s_18_1_1_2719                                                                                                                                        |    133|
|1057  |    mul_10s_10s_18_1_1_U48                                           |hls_dummy_mul_10s_10s_18_1_1_2720                                                                                                                                        |    125|
|1058  |    mul_10s_10s_18_1_1_U480                                          |hls_dummy_mul_10s_10s_18_1_1_2721                                                                                                                                        |     85|
|1059  |    mul_10s_10s_18_1_1_U481                                          |hls_dummy_mul_10s_10s_18_1_1_2722                                                                                                                                        |    114|
|1060  |    mul_10s_10s_18_1_1_U482                                          |hls_dummy_mul_10s_10s_18_1_1_2723                                                                                                                                        |    122|
|1061  |    mul_10s_10s_18_1_1_U483                                          |hls_dummy_mul_10s_10s_18_1_1_2724                                                                                                                                        |    125|
|1062  |    mul_10s_10s_18_1_1_U484                                          |hls_dummy_mul_10s_10s_18_1_1_2725                                                                                                                                        |    113|
|1063  |    mul_10s_10s_18_1_1_U485                                          |hls_dummy_mul_10s_10s_18_1_1_2726                                                                                                                                        |     77|
|1064  |    mul_10s_10s_18_1_1_U486                                          |hls_dummy_mul_10s_10s_18_1_1_2727                                                                                                                                        |     79|
|1065  |    mul_10s_10s_18_1_1_U487                                          |hls_dummy_mul_10s_10s_18_1_1_2728                                                                                                                                        |     98|
|1066  |    mul_10s_10s_18_1_1_U488                                          |hls_dummy_mul_10s_10s_18_1_1_2729                                                                                                                                        |     93|
|1067  |    mul_10s_10s_18_1_1_U489                                          |hls_dummy_mul_10s_10s_18_1_1_2730                                                                                                                                        |    157|
|1068  |    mul_10s_10s_18_1_1_U49                                           |hls_dummy_mul_10s_10s_18_1_1_2731                                                                                                                                        |    113|
|1069  |    mul_10s_10s_18_1_1_U490                                          |hls_dummy_mul_10s_10s_18_1_1_2732                                                                                                                                        |     75|
|1070  |    mul_10s_10s_18_1_1_U491                                          |hls_dummy_mul_10s_10s_18_1_1_2733                                                                                                                                        |    145|
|1071  |    mul_10s_10s_18_1_1_U492                                          |hls_dummy_mul_10s_10s_18_1_1_2734                                                                                                                                        |     75|
|1072  |    mul_10s_10s_18_1_1_U493                                          |hls_dummy_mul_10s_10s_18_1_1_2735                                                                                                                                        |     75|
|1073  |    mul_10s_10s_18_1_1_U494                                          |hls_dummy_mul_10s_10s_18_1_1_2736                                                                                                                                        |     74|
|1074  |    mul_10s_10s_18_1_1_U495                                          |hls_dummy_mul_10s_10s_18_1_1_2737                                                                                                                                        |     75|
|1075  |    mul_10s_10s_18_1_1_U496                                          |hls_dummy_mul_10s_10s_18_1_1_2738                                                                                                                                        |     74|
|1076  |    mul_10s_10s_18_1_1_U497                                          |hls_dummy_mul_10s_10s_18_1_1_2739                                                                                                                                        |    115|
|1077  |    mul_10s_10s_18_1_1_U498                                          |hls_dummy_mul_10s_10s_18_1_1_2740                                                                                                                                        |    105|
|1078  |    mul_10s_10s_18_1_1_U499                                          |hls_dummy_mul_10s_10s_18_1_1_2741                                                                                                                                        |     62|
|1079  |    mul_10s_10s_18_1_1_U50                                           |hls_dummy_mul_10s_10s_18_1_1_2742                                                                                                                                        |    113|
|1080  |    mul_10s_10s_18_1_1_U500                                          |hls_dummy_mul_10s_10s_18_1_1_2743                                                                                                                                        |     23|
|1081  |    mul_10s_10s_18_1_1_U501                                          |hls_dummy_mul_10s_10s_18_1_1_2744                                                                                                                                        |     88|
|1082  |    mul_10s_10s_18_1_1_U502                                          |hls_dummy_mul_10s_10s_18_1_1_2745                                                                                                                                        |     75|
|1083  |    mul_10s_10s_18_1_1_U503                                          |hls_dummy_mul_10s_10s_18_1_1_2746                                                                                                                                        |    130|
|1084  |    mul_10s_10s_18_1_1_U504                                          |hls_dummy_mul_10s_10s_18_1_1_2747                                                                                                                                        |    132|
|1085  |    mul_10s_10s_18_1_1_U505                                          |hls_dummy_mul_10s_10s_18_1_1_2748                                                                                                                                        |    130|
|1086  |    mul_10s_10s_18_1_1_U506                                          |hls_dummy_mul_10s_10s_18_1_1_2749                                                                                                                                        |    121|
|1087  |    mul_10s_10s_18_1_1_U507                                          |hls_dummy_mul_10s_10s_18_1_1_2750                                                                                                                                        |     85|
|1088  |    mul_10s_10s_18_1_1_U508                                          |hls_dummy_mul_10s_10s_18_1_1_2751                                                                                                                                        |    124|
|1089  |    mul_10s_10s_18_1_1_U509                                          |hls_dummy_mul_10s_10s_18_1_1_2752                                                                                                                                        |    122|
|1090  |    mul_10s_10s_18_1_1_U51                                           |hls_dummy_mul_10s_10s_18_1_1_2753                                                                                                                                        |    104|
|1091  |    mul_10s_10s_18_1_1_U510                                          |hls_dummy_mul_10s_10s_18_1_1_2754                                                                                                                                        |     62|
|1092  |    mul_10s_10s_18_1_1_U511                                          |hls_dummy_mul_10s_10s_18_1_1_2755                                                                                                                                        |     79|
|1093  |    mul_10s_10s_18_1_1_U512                                          |hls_dummy_mul_10s_10s_18_1_1_2756                                                                                                                                        |     76|
|1094  |    mul_10s_10s_18_1_1_U513                                          |hls_dummy_mul_10s_10s_18_1_1_2757                                                                                                                                        |     78|
|1095  |    mul_10s_10s_18_1_1_U514                                          |hls_dummy_mul_10s_10s_18_1_1_2758                                                                                                                                        |    125|
|1096  |    mul_10s_10s_18_1_1_U515                                          |hls_dummy_mul_10s_10s_18_1_1_2759                                                                                                                                        |    113|
|1097  |    mul_10s_10s_18_1_1_U516                                          |hls_dummy_mul_10s_10s_18_1_1_2760                                                                                                                                        |    132|
|1098  |    mul_10s_10s_18_1_1_U517                                          |hls_dummy_mul_10s_10s_18_1_1_2761                                                                                                                                        |     79|
|1099  |    mul_10s_10s_18_1_1_U518                                          |hls_dummy_mul_10s_10s_18_1_1_2762                                                                                                                                        |     78|
|1100  |    mul_10s_10s_18_1_1_U519                                          |hls_dummy_mul_10s_10s_18_1_1_2763                                                                                                                                        |     98|
|1101  |    mul_10s_10s_18_1_1_U52                                           |hls_dummy_mul_10s_10s_18_1_1_2764                                                                                                                                        |    103|
|1102  |    mul_10s_10s_18_1_1_U520                                          |hls_dummy_mul_10s_10s_18_1_1_2765                                                                                                                                        |     79|
|1103  |    mul_10s_10s_18_1_1_U521                                          |hls_dummy_mul_10s_10s_18_1_1_2766                                                                                                                                        |     78|
|1104  |    mul_10s_10s_18_1_1_U522                                          |hls_dummy_mul_10s_10s_18_1_1_2767                                                                                                                                        |     82|
|1105  |    mul_10s_10s_18_1_1_U523                                          |hls_dummy_mul_10s_10s_18_1_1_2768                                                                                                                                        |     90|
|1106  |    mul_10s_10s_18_1_1_U524                                          |hls_dummy_mul_10s_10s_18_1_1_2769                                                                                                                                        |     66|
|1107  |    mul_10s_10s_18_1_1_U525                                          |hls_dummy_mul_10s_10s_18_1_1_2770                                                                                                                                        |     93|
|1108  |    mul_10s_10s_18_1_1_U526                                          |hls_dummy_mul_10s_10s_18_1_1_2771                                                                                                                                        |    105|
|1109  |    mul_10s_10s_18_1_1_U527                                          |hls_dummy_mul_10s_10s_18_1_1_2772                                                                                                                                        |    108|
|1110  |    mul_10s_10s_18_1_1_U528                                          |hls_dummy_mul_10s_10s_18_1_1_2773                                                                                                                                        |    115|
|1111  |    mul_10s_10s_18_1_1_U529                                          |hls_dummy_mul_10s_10s_18_1_1_2774                                                                                                                                        |    108|
|1112  |    mul_10s_10s_18_1_1_U53                                           |hls_dummy_mul_10s_10s_18_1_1_2775                                                                                                                                        |    113|
|1113  |    mul_10s_10s_18_1_1_U530                                          |hls_dummy_mul_10s_10s_18_1_1_2776                                                                                                                                        |     96|
|1114  |    mul_10s_10s_18_1_1_U531                                          |hls_dummy_mul_10s_10s_18_1_1_2777                                                                                                                                        |    118|
|1115  |    mul_10s_10s_18_1_1_U532                                          |hls_dummy_mul_10s_10s_18_1_1_2778                                                                                                                                        |    158|
|1116  |    mul_10s_10s_18_1_1_U533                                          |hls_dummy_mul_10s_10s_18_1_1_2779                                                                                                                                        |     83|
|1117  |    mul_10s_10s_18_1_1_U534                                          |hls_dummy_mul_10s_10s_18_1_1_2780                                                                                                                                        |     77|
|1118  |    mul_10s_10s_18_1_1_U535                                          |hls_dummy_mul_10s_10s_18_1_1_2781                                                                                                                                        |     88|
|1119  |    mul_10s_10s_18_1_1_U536                                          |hls_dummy_mul_10s_10s_18_1_1_2782                                                                                                                                        |    140|
|1120  |    mul_10s_10s_18_1_1_U537                                          |hls_dummy_mul_10s_10s_18_1_1_2783                                                                                                                                        |    133|
|1121  |    mul_10s_10s_18_1_1_U538                                          |hls_dummy_mul_10s_10s_18_1_1_2784                                                                                                                                        |    157|
|1122  |    mul_10s_10s_18_1_1_U539                                          |hls_dummy_mul_10s_10s_18_1_1_2785                                                                                                                                        |    145|
|1123  |    mul_10s_10s_18_1_1_U54                                           |hls_dummy_mul_10s_10s_18_1_1_2786                                                                                                                                        |    104|
|1124  |    mul_10s_10s_18_1_1_U540                                          |hls_dummy_mul_10s_10s_18_1_1_2787                                                                                                                                        |    145|
|1125  |    mul_10s_10s_18_1_1_U541                                          |hls_dummy_mul_10s_10s_18_1_1_2788                                                                                                                                        |    116|
|1126  |    mul_10s_10s_18_1_1_U542                                          |hls_dummy_mul_10s_10s_18_1_1_2789                                                                                                                                        |    114|
|1127  |    mul_10s_10s_18_1_1_U543                                          |hls_dummy_mul_10s_10s_18_1_1_2790                                                                                                                                        |    144|
|1128  |    mul_10s_10s_18_1_1_U544                                          |hls_dummy_mul_10s_10s_18_1_1_2791                                                                                                                                        |    115|
|1129  |    mul_10s_10s_18_1_1_U545                                          |hls_dummy_mul_10s_10s_18_1_1_2792                                                                                                                                        |    114|
|1130  |    mul_10s_10s_18_1_1_U546                                          |hls_dummy_mul_10s_10s_18_1_1_2793                                                                                                                                        |    141|
|1131  |    mul_10s_10s_18_1_1_U547                                          |hls_dummy_mul_10s_10s_18_1_1_2794                                                                                                                                        |    105|
|1132  |    mul_10s_10s_18_1_1_U548                                          |hls_dummy_mul_10s_10s_18_1_1_2795                                                                                                                                        |     62|
|1133  |    mul_10s_10s_18_1_1_U549                                          |hls_dummy_mul_10s_10s_18_1_1_2796                                                                                                                                        |     23|
|1134  |    mul_10s_10s_18_1_1_U55                                           |hls_dummy_mul_10s_10s_18_1_1_2797                                                                                                                                        |    103|
|1135  |    mul_10s_10s_18_1_1_U550                                          |hls_dummy_mul_10s_10s_18_1_1_2798                                                                                                                                        |     90|
|1136  |    mul_10s_10s_18_1_1_U551                                          |hls_dummy_mul_10s_10s_18_1_1_2799                                                                                                                                        |     79|
|1137  |    mul_10s_10s_18_1_1_U552                                          |hls_dummy_mul_10s_10s_18_1_1_2800                                                                                                                                        |     92|
|1138  |    mul_10s_10s_18_1_1_U553                                          |hls_dummy_mul_10s_10s_18_1_1_2801                                                                                                                                        |    103|
|1139  |    mul_10s_10s_18_1_1_U554                                          |hls_dummy_mul_10s_10s_18_1_1_2802                                                                                                                                        |    105|
|1140  |    mul_10s_10s_18_1_1_U555                                          |hls_dummy_mul_10s_10s_18_1_1_2803                                                                                                                                        |     81|
|1141  |    mul_10s_10s_18_1_1_U556                                          |hls_dummy_mul_10s_10s_18_1_1_2804                                                                                                                                        |     91|
|1142  |    mul_10s_10s_18_1_1_U557                                          |hls_dummy_mul_10s_10s_18_1_1_2805                                                                                                                                        |    116|
|1143  |    mul_10s_10s_18_1_1_U558                                          |hls_dummy_mul_10s_10s_18_1_1_2806                                                                                                                                        |    100|
|1144  |    mul_10s_10s_18_1_1_U559                                          |hls_dummy_mul_10s_10s_18_1_1_2807                                                                                                                                        |     75|
|1145  |    mul_10s_10s_18_1_1_U56                                           |hls_dummy_mul_10s_10s_18_1_1_2808                                                                                                                                        |    125|
|1146  |    mul_10s_10s_18_1_1_U560                                          |hls_dummy_mul_10s_10s_18_1_1_2809                                                                                                                                        |     80|
|1147  |    mul_10s_10s_18_1_1_U561                                          |hls_dummy_mul_10s_10s_18_1_1_2810                                                                                                                                        |     77|
|1148  |    mul_10s_10s_18_1_1_U562                                          |hls_dummy_mul_10s_10s_18_1_1_2811                                                                                                                                        |     78|
|1149  |    mul_10s_10s_18_1_1_U563                                          |hls_dummy_mul_10s_10s_18_1_1_2812                                                                                                                                        |     91|
|1150  |    mul_10s_10s_18_1_1_U564                                          |hls_dummy_mul_10s_10s_18_1_1_2813                                                                                                                                        |    113|
|1151  |    mul_10s_10s_18_1_1_U565                                          |hls_dummy_mul_10s_10s_18_1_1_2814                                                                                                                                        |    132|
|1152  |    mul_10s_10s_18_1_1_U566                                          |hls_dummy_mul_10s_10s_18_1_1_2815                                                                                                                                        |     79|
|1153  |    mul_10s_10s_18_1_1_U567                                          |hls_dummy_mul_10s_10s_18_1_1_2816                                                                                                                                        |     82|
|1154  |    mul_10s_10s_18_1_1_U568                                          |hls_dummy_mul_10s_10s_18_1_1_2817                                                                                                                                        |     99|
|1155  |    mul_10s_10s_18_1_1_U569                                          |hls_dummy_mul_10s_10s_18_1_1_2818                                                                                                                                        |     83|
|1156  |    mul_10s_10s_18_1_1_U57                                           |hls_dummy_mul_10s_10s_18_1_1_2819                                                                                                                                        |     81|
|1157  |    mul_10s_10s_18_1_1_U570                                          |hls_dummy_mul_10s_10s_18_1_1_2820                                                                                                                                        |     78|
|1158  |    mul_10s_10s_18_1_1_U571                                          |hls_dummy_mul_10s_10s_18_1_1_2821                                                                                                                                        |     80|
|1159  |    mul_10s_10s_18_1_1_U572                                          |hls_dummy_mul_10s_10s_18_1_1_2822                                                                                                                                        |     91|
|1160  |    mul_10s_10s_18_1_1_U573                                          |hls_dummy_mul_10s_10s_18_1_1_2823                                                                                                                                        |     66|
|1161  |    mul_10s_10s_18_1_1_U574                                          |hls_dummy_mul_10s_10s_18_1_1_2824                                                                                                                                        |    135|
|1162  |    mul_10s_10s_18_1_1_U575                                          |hls_dummy_mul_10s_10s_18_1_1_2825                                                                                                                                        |    104|
|1163  |    mul_10s_10s_18_1_1_U576                                          |hls_dummy_mul_10s_10s_18_1_1_2826                                                                                                                                        |     84|
|1164  |    mul_10s_10s_18_1_1_U577                                          |hls_dummy_mul_10s_10s_18_1_1_2827                                                                                                                                        |    103|
|1165  |    mul_10s_10s_18_1_1_U578                                          |hls_dummy_mul_10s_10s_18_1_1_2828                                                                                                                                        |    119|
|1166  |    mul_10s_10s_18_1_1_U579                                          |hls_dummy_mul_10s_10s_18_1_1_2829                                                                                                                                        |     99|
|1167  |    mul_10s_10s_18_1_1_U58                                           |hls_dummy_mul_10s_10s_18_1_1_2830                                                                                                                                        |     62|
|1168  |    mul_10s_10s_18_1_1_U580                                          |hls_dummy_mul_10s_10s_18_1_1_2831                                                                                                                                        |    123|
|1169  |    mul_10s_10s_18_1_1_U581                                          |hls_dummy_mul_10s_10s_18_1_1_2832                                                                                                                                        |    158|
|1170  |    mul_10s_10s_18_1_1_U582                                          |hls_dummy_mul_10s_10s_18_1_1_2833                                                                                                                                        |    146|
|1171  |    mul_10s_10s_18_1_1_U583                                          |hls_dummy_mul_10s_10s_18_1_1_2834                                                                                                                                        |     77|
|1172  |    mul_10s_10s_18_1_1_U584                                          |hls_dummy_mul_10s_10s_18_1_1_2835                                                                                                                                        |    108|
|1173  |    mul_10s_10s_18_1_1_U585                                          |hls_dummy_mul_10s_10s_18_1_1_2836                                                                                                                                        |    138|
|1174  |    mul_10s_10s_18_1_1_U586                                          |hls_dummy_mul_10s_10s_18_1_1_2837                                                                                                                                        |    123|
|1175  |    mul_10s_10s_18_1_1_U587                                          |hls_dummy_mul_10s_10s_18_1_1_2838                                                                                                                                        |    156|
|1176  |    mul_10s_10s_18_1_1_U588                                          |hls_dummy_mul_10s_10s_18_1_1_2839                                                                                                                                        |    146|
|1177  |    mul_10s_10s_18_1_1_U589                                          |hls_dummy_mul_10s_10s_18_1_1_2840                                                                                                                                        |    146|
|1178  |    mul_10s_10s_18_1_1_U59                                           |hls_dummy_mul_10s_10s_18_1_1_2841                                                                                                                                        |     23|
|1179  |    mul_10s_10s_18_1_1_U590                                          |hls_dummy_mul_10s_10s_18_1_1_2842                                                                                                                                        |    105|
|1180  |    mul_10s_10s_18_1_1_U591                                          |hls_dummy_mul_10s_10s_18_1_1_2843                                                                                                                                        |    111|
|1181  |    mul_10s_10s_18_1_1_U592                                          |hls_dummy_mul_10s_10s_18_1_1_2844                                                                                                                                        |    103|
|1182  |    mul_10s_10s_18_1_1_U593                                          |hls_dummy_mul_10s_10s_18_1_1_2845                                                                                                                                        |    112|
|1183  |    mul_10s_10s_18_1_1_U594                                          |hls_dummy_mul_10s_10s_18_1_1_2846                                                                                                                                        |    115|
|1184  |    mul_10s_10s_18_1_1_U595                                          |hls_dummy_mul_10s_10s_18_1_1_2847                                                                                                                                        |     91|
|1185  |    mul_10s_10s_18_1_1_U596                                          |hls_dummy_mul_10s_10s_18_1_1_2848                                                                                                                                        |     82|
|1186  |    mul_10s_10s_18_1_1_U597                                          |hls_dummy_mul_10s_10s_18_1_1_2849                                                                                                                                        |     62|
|1187  |    mul_10s_10s_18_1_1_U598                                          |hls_dummy_mul_10s_10s_18_1_1_2850                                                                                                                                        |     23|
|1188  |    mul_10s_10s_18_1_1_U599                                          |hls_dummy_mul_10s_10s_18_1_1_2851                                                                                                                                        |     91|
|1189  |    mul_10s_10s_18_1_1_U60                                           |hls_dummy_mul_10s_10s_18_1_1_2852                                                                                                                                        |     91|
|1190  |    mul_10s_10s_18_1_1_U600                                          |hls_dummy_mul_10s_10s_18_1_1_2853                                                                                                                                        |     79|
|1191  |    mul_10s_10s_18_1_1_U601                                          |hls_dummy_mul_10s_10s_18_1_1_2854                                                                                                                                        |     78|
|1192  |    mul_10s_10s_18_1_1_U602                                          |hls_dummy_mul_10s_10s_18_1_1_2855                                                                                                                                        |     97|
|1193  |    mul_10s_10s_18_1_1_U603                                          |hls_dummy_mul_10s_10s_18_1_1_2856                                                                                                                                        |     79|
|1194  |    mul_10s_10s_18_1_1_U604                                          |hls_dummy_mul_10s_10s_18_1_1_2857                                                                                                                                        |     78|
|1195  |    mul_10s_10s_18_1_1_U605                                          |hls_dummy_mul_10s_10s_18_1_1_2858                                                                                                                                        |     78|
|1196  |    mul_10s_10s_18_1_1_U606                                          |hls_dummy_mul_10s_10s_18_1_1_2859                                                                                                                                        |     89|
|1197  |    mul_10s_10s_18_1_1_U607                                          |hls_dummy_mul_10s_10s_18_1_1_2860                                                                                                                                        |    105|
|1198  |    mul_10s_10s_18_1_1_U608                                          |hls_dummy_mul_10s_10s_18_1_1_2861                                                                                                                                        |     75|
|1199  |    mul_10s_10s_18_1_1_U609                                          |hls_dummy_mul_10s_10s_18_1_1_2862                                                                                                                                        |     80|
|1200  |    mul_10s_10s_18_1_1_U61                                           |hls_dummy_mul_10s_10s_18_1_1_2863                                                                                                                                        |     81|
|1201  |    mul_10s_10s_18_1_1_U610                                          |hls_dummy_mul_10s_10s_18_1_1_2864                                                                                                                                        |     78|
|1202  |    mul_10s_10s_18_1_1_U611                                          |hls_dummy_mul_10s_10s_18_1_1_2865                                                                                                                                        |     78|
|1203  |    mul_10s_10s_18_1_1_U612                                          |hls_dummy_mul_10s_10s_18_1_1_2866                                                                                                                                        |     89|
|1204  |    mul_10s_10s_18_1_1_U613                                          |hls_dummy_mul_10s_10s_18_1_1_2867                                                                                                                                        |     77|
|1205  |    mul_10s_10s_18_1_1_U614                                          |hls_dummy_mul_10s_10s_18_1_1_2868                                                                                                                                        |    132|
|1206  |    mul_10s_10s_18_1_1_U615                                          |hls_dummy_mul_10s_10s_18_1_1_2869                                                                                                                                        |     79|
|1207  |    mul_10s_10s_18_1_1_U616                                          |hls_dummy_mul_10s_10s_18_1_1_2870                                                                                                                                        |     78|
|1208  |    mul_10s_10s_18_1_1_U617                                          |hls_dummy_mul_10s_10s_18_1_1_2871                                                                                                                                        |     96|
|1209  |    mul_10s_10s_18_1_1_U618                                          |hls_dummy_mul_10s_10s_18_1_1_2872                                                                                                                                        |     79|
|1210  |    mul_10s_10s_18_1_1_U619                                          |hls_dummy_mul_10s_10s_18_1_1_2873                                                                                                                                        |     78|
|1211  |    mul_10s_10s_18_1_1_U62                                           |hls_dummy_mul_10s_10s_18_1_1_2874                                                                                                                                        |     88|
|1212  |    mul_10s_10s_18_1_1_U620                                          |hls_dummy_mul_10s_10s_18_1_1_2875                                                                                                                                        |     77|
|1213  |    mul_10s_10s_18_1_1_U621                                          |hls_dummy_mul_10s_10s_18_1_1_2876                                                                                                                                        |     91|
|1214  |    mul_10s_10s_18_1_1_U622                                          |hls_dummy_mul_10s_10s_18_1_1_2877                                                                                                                                        |     66|
|1215  |    mul_10s_10s_18_1_1_U623                                          |hls_dummy_mul_10s_10s_18_1_1_2878                                                                                                                                        |    133|
|1216  |    mul_10s_10s_18_1_1_U624                                          |hls_dummy_mul_10s_10s_18_1_1_2879                                                                                                                                        |    104|
|1217  |    mul_10s_10s_18_1_1_U625                                          |hls_dummy_mul_10s_10s_18_1_1_2880                                                                                                                                        |    114|
|1218  |    mul_10s_10s_18_1_1_U626                                          |hls_dummy_mul_10s_10s_18_1_1_2881                                                                                                                                        |    122|
|1219  |    mul_10s_10s_18_1_1_U627                                          |hls_dummy_mul_10s_10s_18_1_1_2882                                                                                                                                        |    104|
|1220  |    mul_10s_10s_18_1_1_U628                                          |hls_dummy_mul_10s_10s_18_1_1_2883                                                                                                                                        |    114|
|1221  |    mul_10s_10s_18_1_1_U629                                          |hls_dummy_mul_10s_10s_18_1_1_2884                                                                                                                                        |    122|
|1222  |    mul_10s_10s_18_1_1_U63                                           |hls_dummy_mul_10s_10s_18_1_1_2885                                                                                                                                        |    106|
|1223  |    mul_10s_10s_18_1_1_U630                                          |hls_dummy_mul_10s_10s_18_1_1_2886                                                                                                                                        |    125|
|1224  |    mul_10s_10s_18_1_1_U631                                          |hls_dummy_mul_10s_10s_18_1_1_2887                                                                                                                                        |     78|
|1225  |    mul_10s_10s_18_1_1_U632                                          |hls_dummy_mul_10s_10s_18_1_1_2888                                                                                                                                        |     76|
|1226  |    mul_10s_10s_18_1_1_U633                                          |hls_dummy_mul_10s_10s_18_1_1_2889                                                                                                                                        |    108|
|1227  |    mul_10s_10s_18_1_1_U634                                          |hls_dummy_mul_10s_10s_18_1_1_2890                                                                                                                                        |    126|
|1228  |    mul_10s_10s_18_1_1_U635                                          |hls_dummy_mul_10s_10s_18_1_1_2891                                                                                                                                        |    122|
|1229  |    mul_10s_10s_18_1_1_U636                                          |hls_dummy_mul_10s_10s_18_1_1_2892                                                                                                                                        |    125|
|1230  |    mul_10s_10s_18_1_1_U637                                          |hls_dummy_mul_10s_10s_18_1_1_2893                                                                                                                                        |    113|
|1231  |    mul_10s_10s_18_1_1_U638                                          |hls_dummy_mul_10s_10s_18_1_1_2894                                                                                                                                        |    145|
|1232  |    mul_10s_10s_18_1_1_U639                                          |hls_dummy_mul_10s_10s_18_1_1_2895                                                                                                                                        |    104|
|1233  |    mul_10s_10s_18_1_1_U64                                           |hls_dummy_mul_10s_10s_18_1_1_2896                                                                                                                                        |    111|
|1234  |    mul_10s_10s_18_1_1_U640                                          |hls_dummy_mul_10s_10s_18_1_1_2897                                                                                                                                        |    114|
|1235  |    mul_10s_10s_18_1_1_U641                                          |hls_dummy_mul_10s_10s_18_1_1_2898                                                                                                                                        |    113|
|1236  |    mul_10s_10s_18_1_1_U642                                          |hls_dummy_mul_10s_10s_18_1_1_2899                                                                                                                                        |    104|
|1237  |    mul_10s_10s_18_1_1_U643                                          |hls_dummy_mul_10s_10s_18_1_1_2900                                                                                                                                        |    103|
|1238  |    mul_10s_10s_18_1_1_U644                                          |hls_dummy_mul_10s_10s_18_1_1_2901                                                                                                                                        |    125|
|1239  |    mul_10s_10s_18_1_1_U645                                          |hls_dummy_mul_10s_10s_18_1_1_2902                                                                                                                                        |     81|
|1240  |    mul_10s_10s_18_1_1_U646                                          |hls_dummy_mul_10s_10s_18_1_1_2903                                                                                                                                        |     62|
|1241  |    mul_10s_10s_18_1_1_U647                                          |hls_dummy_mul_10s_10s_18_1_1_2904                                                                                                                                        |     23|
|1242  |    mul_10s_10s_18_1_1_U648                                          |hls_dummy_mul_10s_10s_18_1_1_2905                                                                                                                                        |     90|
|1243  |    mul_10s_10s_18_1_1_U649                                          |hls_dummy_mul_10s_10s_18_1_1_2906                                                                                                                                        |     75|
|1244  |    mul_10s_10s_18_1_1_U65                                           |hls_dummy_mul_10s_10s_18_1_1_2907                                                                                                                                        |     89|
|1245  |    mul_10s_10s_18_1_1_U650                                          |hls_dummy_mul_10s_10s_18_1_1_2908                                                                                                                                        |     95|
|1246  |    mul_10s_10s_18_1_1_U651                                          |hls_dummy_mul_10s_10s_18_1_1_2909                                                                                                                                        |    109|
|1247  |    mul_10s_10s_18_1_1_U652                                          |hls_dummy_mul_10s_10s_18_1_1_2910                                                                                                                                        |     89|
|1248  |    mul_10s_10s_18_1_1_U653                                          |hls_dummy_mul_10s_10s_18_1_1_2911                                                                                                                                        |     96|
|1249  |    mul_10s_10s_18_1_1_U654                                          |hls_dummy_mul_10s_10s_18_1_1_2912                                                                                                                                        |    105|
|1250  |    mul_10s_10s_18_1_1_U655                                          |hls_dummy_mul_10s_10s_18_1_1_2913                                                                                                                                        |     88|
|1251  |    mul_10s_10s_18_1_1_U656                                          |hls_dummy_mul_10s_10s_18_1_1_2914                                                                                                                                        |    102|
|1252  |    mul_10s_10s_18_1_1_U657                                          |hls_dummy_mul_10s_10s_18_1_1_2915                                                                                                                                        |     75|
|1253  |    mul_10s_10s_18_1_1_U658                                          |hls_dummy_mul_10s_10s_18_1_1_2916                                                                                                                                        |     80|
|1254  |    mul_10s_10s_18_1_1_U659                                          |hls_dummy_mul_10s_10s_18_1_1_2917                                                                                                                                        |     77|
|1255  |    mul_10s_10s_18_1_1_U66                                           |hls_dummy_mul_10s_10s_18_1_1_2918                                                                                                                                        |     74|
|1256  |    mul_10s_10s_18_1_1_U660                                          |hls_dummy_mul_10s_10s_18_1_1_2919                                                                                                                                        |     77|
|1257  |    mul_10s_10s_18_1_1_U661                                          |hls_dummy_mul_10s_10s_18_1_1_2920                                                                                                                                        |    125|
|1258  |    mul_10s_10s_18_1_1_U662                                          |hls_dummy_mul_10s_10s_18_1_1_2921                                                                                                                                        |     77|
|1259  |    mul_10s_10s_18_1_1_U663                                          |hls_dummy_mul_10s_10s_18_1_1_2922                                                                                                                                        |    132|
|1260  |    mul_10s_10s_18_1_1_U664                                          |hls_dummy_mul_10s_10s_18_1_1_2923                                                                                                                                        |     79|
|1261  |    mul_10s_10s_18_1_1_U665                                          |hls_dummy_mul_10s_10s_18_1_1_2924                                                                                                                                        |     77|
|1262  |    mul_10s_10s_18_1_1_U666                                          |hls_dummy_mul_10s_10s_18_1_1_2925                                                                                                                                        |    132|
|1263  |    mul_10s_10s_18_1_1_U667                                          |hls_dummy_mul_10s_10s_18_1_1_2926                                                                                                                                        |     79|
|1264  |    mul_10s_10s_18_1_1_U668                                          |hls_dummy_mul_10s_10s_18_1_1_2927                                                                                                                                        |     78|
|1265  |    mul_10s_10s_18_1_1_U669                                          |hls_dummy_mul_10s_10s_18_1_1_2928                                                                                                                                        |     76|
|1266  |    mul_10s_10s_18_1_1_U67                                           |hls_dummy_mul_10s_10s_18_1_1_2929                                                                                                                                        |     88|
|1267  |    mul_10s_10s_18_1_1_U670                                          |hls_dummy_mul_10s_10s_18_1_1_2930                                                                                                                                        |     91|
|1268  |    mul_10s_10s_18_1_1_U671                                          |hls_dummy_mul_10s_10s_18_1_1_2931                                                                                                                                        |     66|
|1269  |    mul_10s_10s_18_1_1_U672                                          |hls_dummy_mul_10s_10s_18_1_1_2932                                                                                                                                        |    135|
|1270  |    mul_10s_10s_18_1_1_U673                                          |hls_dummy_mul_10s_10s_18_1_1_2933                                                                                                                                        |    112|
|1271  |    mul_10s_10s_18_1_1_U674                                          |hls_dummy_mul_10s_10s_18_1_1_2934                                                                                                                                        |    118|
|1272  |    mul_10s_10s_18_1_1_U675                                          |hls_dummy_mul_10s_10s_18_1_1_2935                                                                                                                                        |    132|
|1273  |    mul_10s_10s_18_1_1_U676                                          |hls_dummy_mul_10s_10s_18_1_1_2936                                                                                                                                        |    118|
|1274  |    mul_10s_10s_18_1_1_U677                                          |hls_dummy_mul_10s_10s_18_1_1_2937                                                                                                                                        |    118|
|1275  |    mul_10s_10s_18_1_1_U678                                          |hls_dummy_mul_10s_10s_18_1_1_2938                                                                                                                                        |    133|
|1276  |    mul_10s_10s_18_1_1_U679                                          |hls_dummy_mul_10s_10s_18_1_1_2939                                                                                                                                        |    127|
|1277  |    mul_10s_10s_18_1_1_U68                                           |hls_dummy_mul_10s_10s_18_1_1_2940                                                                                                                                        |     99|
|1278  |    mul_10s_10s_18_1_1_U680                                          |hls_dummy_mul_10s_10s_18_1_1_2941                                                                                                                                        |    104|
|1279  |    mul_10s_10s_18_1_1_U681                                          |hls_dummy_mul_10s_10s_18_1_1_2942                                                                                                                                        |     76|
|1280  |    mul_10s_10s_18_1_1_U682                                          |hls_dummy_mul_10s_10s_18_1_1_2943                                                                                                                                        |    109|
|1281  |    mul_10s_10s_18_1_1_U683                                          |hls_dummy_mul_10s_10s_18_1_1_2944                                                                                                                                        |    139|
|1282  |    mul_10s_10s_18_1_1_U684                                          |hls_dummy_mul_10s_10s_18_1_1_2945                                                                                                                                        |    135|
|1283  |    mul_10s_10s_18_1_1_U685                                          |hls_dummy_mul_10s_10s_18_1_1_2946                                                                                                                                        |    158|
|1284  |    mul_10s_10s_18_1_1_U686                                          |hls_dummy_mul_10s_10s_18_1_1_2947                                                                                                                                        |    114|
|1285  |    mul_10s_10s_18_1_1_U687                                          |hls_dummy_mul_10s_10s_18_1_1_2948                                                                                                                                        |    146|
|1286  |    mul_10s_10s_18_1_1_U688                                          |hls_dummy_mul_10s_10s_18_1_1_2949                                                                                                                                        |    105|
|1287  |    mul_10s_10s_18_1_1_U689                                          |hls_dummy_mul_10s_10s_18_1_1_2950                                                                                                                                        |    116|
|1288  |    mul_10s_10s_18_1_1_U69                                           |hls_dummy_mul_10s_10s_18_1_1_2951                                                                                                                                        |     75|
|1289  |    mul_10s_10s_18_1_1_U690                                          |hls_dummy_mul_10s_10s_18_1_1_2952                                                                                                                                        |    146|
|1290  |    mul_10s_10s_18_1_1_U691                                          |hls_dummy_mul_10s_10s_18_1_1_2953                                                                                                                                        |    105|
|1291  |    mul_10s_10s_18_1_1_U692                                          |hls_dummy_mul_10s_10s_18_1_1_2954                                                                                                                                        |    104|
|1292  |    mul_10s_10s_18_1_1_U693                                          |hls_dummy_mul_10s_10s_18_1_1_2955                                                                                                                                        |    127|
|1293  |    mul_10s_10s_18_1_1_U694                                          |hls_dummy_mul_10s_10s_18_1_1_2956                                                                                                                                        |     81|
|1294  |    mul_10s_10s_18_1_1_U695                                          |hls_dummy_mul_10s_10s_18_1_1_2957                                                                                                                                        |     62|
|1295  |    mul_10s_10s_18_1_1_U696                                          |hls_dummy_mul_10s_10s_18_1_1_2958                                                                                                                                        |     23|
|1296  |    mul_10s_10s_18_1_1_U697                                          |hls_dummy_mul_10s_10s_18_1_1_2959                                                                                                                                        |     90|
|1297  |    mul_10s_10s_18_1_1_U698                                          |hls_dummy_mul_10s_10s_18_1_1_2960                                                                                                                                        |     79|
|1298  |    mul_10s_10s_18_1_1_U699                                          |hls_dummy_mul_10s_10s_18_1_1_2961                                                                                                                                        |     77|
|1299  |    mul_10s_10s_18_1_1_U70                                           |hls_dummy_mul_10s_10s_18_1_1_2962                                                                                                                                        |     76|
|1300  |    mul_10s_10s_18_1_1_U700                                          |hls_dummy_mul_10s_10s_18_1_1_2963                                                                                                                                        |     97|
|1301  |    mul_10s_10s_18_1_1_U701                                          |hls_dummy_mul_10s_10s_18_1_1_2964                                                                                                                                        |     79|
|1302  |    mul_10s_10s_18_1_1_U702                                          |hls_dummy_mul_10s_10s_18_1_1_2965                                                                                                                                        |     77|
|1303  |    mul_10s_10s_18_1_1_U703                                          |hls_dummy_mul_10s_10s_18_1_1_2966                                                                                                                                        |     77|
|1304  |    mul_10s_10s_18_1_1_U704                                          |hls_dummy_mul_10s_10s_18_1_1_2967                                                                                                                                        |     88|
|1305  |    mul_10s_10s_18_1_1_U705                                          |hls_dummy_mul_10s_10s_18_1_1_2968                                                                                                                                        |     99|
|1306  |    mul_10s_10s_18_1_1_U706                                          |hls_dummy_mul_10s_10s_18_1_1_2969                                                                                                                                        |     73|
|1307  |    mul_10s_10s_18_1_1_U707                                          |hls_dummy_mul_10s_10s_18_1_1_2970                                                                                                                                        |     80|
|1308  |    mul_10s_10s_18_1_1_U708                                          |hls_dummy_mul_10s_10s_18_1_1_2971                                                                                                                                        |     78|
|1309  |    mul_10s_10s_18_1_1_U709                                          |hls_dummy_mul_10s_10s_18_1_1_2972                                                                                                                                        |     78|
|1310  |    mul_10s_10s_18_1_1_U71                                           |hls_dummy_mul_10s_10s_18_1_1_2973                                                                                                                                        |     81|
|1311  |    mul_10s_10s_18_1_1_U710                                          |hls_dummy_mul_10s_10s_18_1_1_2974                                                                                                                                        |     88|
|1312  |    mul_10s_10s_18_1_1_U711                                          |hls_dummy_mul_10s_10s_18_1_1_2975                                                                                                                                        |     76|
|1313  |    mul_10s_10s_18_1_1_U712                                          |hls_dummy_mul_10s_10s_18_1_1_2976                                                                                                                                        |    132|
|1314  |    mul_10s_10s_18_1_1_U713                                          |hls_dummy_mul_10s_10s_18_1_1_2977                                                                                                                                        |     79|
|1315  |    mul_10s_10s_18_1_1_U714                                          |hls_dummy_mul_10s_10s_18_1_1_2978                                                                                                                                        |     77|
|1316  |    mul_10s_10s_18_1_1_U715                                          |hls_dummy_mul_10s_10s_18_1_1_2979                                                                                                                                        |     95|
|1317  |    mul_10s_10s_18_1_1_U716                                          |hls_dummy_mul_10s_10s_18_1_1_2980                                                                                                                                        |     79|
|1318  |    mul_10s_10s_18_1_1_U717                                          |hls_dummy_mul_10s_10s_18_1_1_2981                                                                                                                                        |     81|
|1319  |    mul_10s_10s_18_1_1_U718                                          |hls_dummy_mul_10s_10s_18_1_1_2982                                                                                                                                        |     76|
|1320  |    mul_10s_10s_18_1_1_U719                                          |hls_dummy_mul_10s_10s_18_1_1_2983                                                                                                                                        |     91|
|1321  |    mul_10s_10s_18_1_1_U72                                           |hls_dummy_mul_10s_10s_18_1_1_2984                                                                                                                                        |     76|
|1322  |    mul_10s_10s_18_1_1_U720                                          |hls_dummy_mul_10s_10s_18_1_1_2985                                                                                                                                        |     66|
|1323  |    mul_10s_10s_18_1_1_U721                                          |hls_dummy_mul_10s_10s_18_1_1_2986                                                                                                                                        |    134|
|1324  |    mul_10s_10s_18_1_1_U722                                          |hls_dummy_mul_10s_10s_18_1_1_2987                                                                                                                                        |    104|
|1325  |    mul_10s_10s_18_1_1_U723                                          |hls_dummy_mul_10s_10s_18_1_1_2988                                                                                                                                        |    115|
|1326  |    mul_10s_10s_18_1_1_U724                                          |hls_dummy_mul_10s_10s_18_1_1_2989                                                                                                                                        |    122|
|1327  |    mul_10s_10s_18_1_1_U725                                          |hls_dummy_mul_10s_10s_18_1_1_2990                                                                                                                                        |    104|
|1328  |    mul_10s_10s_18_1_1_U726                                          |hls_dummy_mul_10s_10s_18_1_1_2991                                                                                                                                        |    115|
|1329  |    mul_10s_10s_18_1_1_U727                                          |hls_dummy_mul_10s_10s_18_1_1_2992                                                                                                                                        |    134|
|1330  |    mul_10s_10s_18_1_1_U728                                          |hls_dummy_mul_10s_10s_18_1_1_2993                                                                                                                                        |    126|
|1331  |    mul_10s_10s_18_1_1_U729                                          |hls_dummy_mul_10s_10s_18_1_1_2994                                                                                                                                        |    114|
|1332  |    mul_10s_10s_18_1_1_U73                                           |hls_dummy_mul_10s_10s_18_1_1_2995                                                                                                                                        |    125|
|1333  |    mul_10s_10s_18_1_1_U730                                          |hls_dummy_mul_10s_10s_18_1_1_2996                                                                                                                                        |     77|
|1334  |    mul_10s_10s_18_1_1_U731                                          |hls_dummy_mul_10s_10s_18_1_1_2997                                                                                                                                        |    108|
|1335  |    mul_10s_10s_18_1_1_U732                                          |hls_dummy_mul_10s_10s_18_1_1_2998                                                                                                                                        |    126|
|1336  |    mul_10s_10s_18_1_1_U733                                          |hls_dummy_mul_10s_10s_18_1_1_2999                                                                                                                                        |    122|
|1337  |    mul_10s_10s_18_1_1_U734                                          |hls_dummy_mul_10s_10s_18_1_1_3000                                                                                                                                        |    126|
|1338  |    mul_10s_10s_18_1_1_U735                                          |hls_dummy_mul_10s_10s_18_1_1_3001                                                                                                                                        |    114|
|1339  |    mul_10s_10s_18_1_1_U736                                          |hls_dummy_mul_10s_10s_18_1_1_3002                                                                                                                                        |    145|
|1340  |    mul_10s_10s_18_1_1_U737                                          |hls_dummy_mul_10s_10s_18_1_1_3003                                                                                                                                        |    104|
|1341  |    mul_10s_10s_18_1_1_U738                                          |hls_dummy_mul_10s_10s_18_1_1_3004                                                                                                                                        |    115|
|1342  |    mul_10s_10s_18_1_1_U739                                          |hls_dummy_mul_10s_10s_18_1_1_3005                                                                                                                                        |    114|
|1343  |    mul_10s_10s_18_1_1_U74                                           |hls_dummy_mul_10s_10s_18_1_1_3006                                                                                                                                        |     77|
|1344  |    mul_10s_10s_18_1_1_U740                                          |hls_dummy_mul_10s_10s_18_1_1_3007                                                                                                                                        |    104|
|1345  |    mul_10s_10s_18_1_1_U741                                          |hls_dummy_mul_10s_10s_18_1_1_3008                                                                                                                                        |     78|
|1346  |    mul_10s_10s_18_1_1_U742                                          |hls_dummy_mul_10s_10s_18_1_1_3009                                                                                                                                        |    126|
|1347  |    mul_10s_10s_18_1_1_U743                                          |hls_dummy_mul_10s_10s_18_1_1_3010                                                                                                                                        |     81|
|1348  |    mul_10s_10s_18_1_1_U744                                          |hls_dummy_mul_10s_10s_18_1_1_3011                                                                                                                                        |     62|
|1349  |    mul_10s_10s_18_1_1_U745                                          |hls_dummy_mul_10s_10s_18_1_1_3012                                                                                                                                        |     23|
|1350  |    mul_10s_10s_18_1_1_U746                                          |hls_dummy_mul_10s_10s_18_1_1_3013                                                                                                                                        |     91|
|1351  |    mul_10s_10s_18_1_1_U747                                          |hls_dummy_mul_10s_10s_18_1_1_3014                                                                                                                                        |     81|
|1352  |    mul_10s_10s_18_1_1_U748                                          |hls_dummy_mul_10s_10s_18_1_1_3015                                                                                                                                        |     91|
|1353  |    mul_10s_10s_18_1_1_U749                                          |hls_dummy_mul_10s_10s_18_1_1_3016                                                                                                                                        |    126|
|1354  |    mul_10s_10s_18_1_1_U75                                           |hls_dummy_mul_10s_10s_18_1_1_3017                                                                                                                                        |     96|
|1355  |    mul_10s_10s_18_1_1_U750                                          |hls_dummy_mul_10s_10s_18_1_1_3018                                                                                                                                        |     88|
|1356  |    mul_10s_10s_18_1_1_U751                                          |hls_dummy_mul_10s_10s_18_1_1_3019                                                                                                                                        |     78|
|1357  |    mul_10s_10s_18_1_1_U752                                          |hls_dummy_mul_10s_10s_18_1_1_3020                                                                                                                                        |     78|
|1358  |    mul_10s_10s_18_1_1_U753                                          |hls_dummy_mul_10s_10s_18_1_1_3021                                                                                                                                        |    125|
|1359  |    mul_10s_10s_18_1_1_U754                                          |hls_dummy_mul_10s_10s_18_1_1_3022                                                                                                                                        |    100|
|1360  |    mul_10s_10s_18_1_1_U755                                          |hls_dummy_mul_10s_10s_18_1_1_3023                                                                                                                                        |     75|
|1361  |    mul_10s_10s_18_1_1_U756                                          |hls_dummy_mul_10s_10s_18_1_1_3024                                                                                                                                        |     80|
|1362  |    mul_10s_10s_18_1_1_U757                                          |hls_dummy_mul_10s_10s_18_1_1_3025                                                                                                                                        |     78|
|1363  |    mul_10s_10s_18_1_1_U758                                          |hls_dummy_mul_10s_10s_18_1_1_3026                                                                                                                                        |     78|
|1364  |    mul_10s_10s_18_1_1_U759                                          |hls_dummy_mul_10s_10s_18_1_1_3027                                                                                                                                        |     88|
|1365  |    mul_10s_10s_18_1_1_U76                                           |hls_dummy_mul_10s_10s_18_1_1_3028                                                                                                                                        |     78|
|1366  |    mul_10s_10s_18_1_1_U760                                          |hls_dummy_mul_10s_10s_18_1_1_3029                                                                                                                                        |     74|
|1367  |    mul_10s_10s_18_1_1_U761                                          |hls_dummy_mul_10s_10s_18_1_1_3030                                                                                                                                        |    132|
|1368  |    mul_10s_10s_18_1_1_U762                                          |hls_dummy_mul_10s_10s_18_1_1_3031                                                                                                                                        |     79|
|1369  |    mul_10s_10s_18_1_1_U763                                          |hls_dummy_mul_10s_10s_18_1_1_3032                                                                                                                                        |     81|
|1370  |    mul_10s_10s_18_1_1_U764                                          |hls_dummy_mul_10s_10s_18_1_1_3033                                                                                                                                        |    132|
|1371  |    mul_10s_10s_18_1_1_U765                                          |hls_dummy_mul_10s_10s_18_1_1_3034                                                                                                                                        |     78|
|1372  |    mul_10s_10s_18_1_1_U766                                          |hls_dummy_mul_10s_10s_18_1_1_3035                                                                                                                                        |     76|
|1373  |    mul_10s_10s_18_1_1_U767                                          |hls_dummy_mul_10s_10s_18_1_1_3036                                                                                                                                        |     76|
|1374  |    mul_10s_10s_18_1_1_U768                                          |hls_dummy_mul_10s_10s_18_1_1_3037                                                                                                                                        |     87|
|1375  |    mul_10s_10s_18_1_1_U769                                          |hls_dummy_mul_10s_10s_18_1_1_3038                                                                                                                                        |     66|
|1376  |    mul_10s_10s_18_1_1_U77                                           |hls_dummy_mul_10s_10s_18_1_1_3039                                                                                                                                        |     78|
|1377  |    mul_10s_10s_18_1_1_U770                                          |hls_dummy_mul_10s_10s_18_1_1_3040                                                                                                                                        |    133|
|1378  |    mul_10s_10s_18_1_1_U771                                          |hls_dummy_mul_10s_10s_18_1_1_3041                                                                                                                                        |    105|
|1379  |    mul_10s_10s_18_1_1_U772                                          |hls_dummy_mul_10s_10s_18_1_1_3042                                                                                                                                        |     84|
|1380  |    mul_10s_10s_18_1_1_U773                                          |hls_dummy_mul_10s_10s_18_1_1_3043                                                                                                                                        |    130|
|1381  |    mul_10s_10s_18_1_1_U774                                          |hls_dummy_mul_10s_10s_18_1_1_3044                                                                                                                                        |    108|
|1382  |    mul_10s_10s_18_1_1_U775                                          |hls_dummy_mul_10s_10s_18_1_1_3045                                                                                                                                        |    114|
|1383  |    mul_10s_10s_18_1_1_U776                                          |hls_dummy_mul_10s_10s_18_1_1_3046                                                                                                                                        |    133|
|1384  |    mul_10s_10s_18_1_1_U777                                          |hls_dummy_mul_10s_10s_18_1_1_3047                                                                                                                                        |    157|
|1385  |    mul_10s_10s_18_1_1_U778                                          |hls_dummy_mul_10s_10s_18_1_1_3048                                                                                                                                        |    113|
|1386  |    mul_10s_10s_18_1_1_U779                                          |hls_dummy_mul_10s_10s_18_1_1_3049                                                                                                                                        |     76|
|1387  |    mul_10s_10s_18_1_1_U78                                           |hls_dummy_mul_10s_10s_18_1_1_3050                                                                                                                                        |    132|
|1388  |    mul_10s_10s_18_1_1_U780                                          |hls_dummy_mul_10s_10s_18_1_1_3051                                                                                                                                        |    108|
|1389  |    mul_10s_10s_18_1_1_U781                                          |hls_dummy_mul_10s_10s_18_1_1_3052                                                                                                                                        |    126|
|1390  |    mul_10s_10s_18_1_1_U782                                          |hls_dummy_mul_10s_10s_18_1_1_3053                                                                                                                                        |    134|
|1391  |    mul_10s_10s_18_1_1_U783                                          |hls_dummy_mul_10s_10s_18_1_1_3054                                                                                                                                        |    126|
|1392  |    mul_10s_10s_18_1_1_U784                                          |hls_dummy_mul_10s_10s_18_1_1_3055                                                                                                                                        |     86|
|1393  |    mul_10s_10s_18_1_1_U785                                          |hls_dummy_mul_10s_10s_18_1_1_3056                                                                                                                                        |    145|
|1394  |    mul_10s_10s_18_1_1_U786                                          |hls_dummy_mul_10s_10s_18_1_1_3057                                                                                                                                        |    104|
|1395  |    mul_10s_10s_18_1_1_U787                                          |hls_dummy_mul_10s_10s_18_1_1_3058                                                                                                                                        |     78|
|1396  |    mul_10s_10s_18_1_1_U788                                          |hls_dummy_mul_10s_10s_18_1_1_3059                                                                                                                                        |    145|
|1397  |    mul_10s_10s_18_1_1_U789                                          |hls_dummy_mul_10s_10s_18_1_1_3060                                                                                                                                        |    117|
|1398  |    mul_10s_10s_18_1_1_U79                                           |hls_dummy_mul_10s_10s_18_1_1_3061                                                                                                                                        |     79|
|1399  |    mul_10s_10s_18_1_1_U790                                          |hls_dummy_mul_10s_10s_18_1_1_3062                                                                                                                                        |     84|
|1400  |    mul_10s_10s_18_1_1_U791                                          |hls_dummy_mul_10s_10s_18_1_1_3063                                                                                                                                        |    126|
|1401  |    mul_10s_10s_18_1_1_U792                                          |hls_dummy_mul_10s_10s_18_1_1_3064                                                                                                                                        |     85|
|1402  |    mul_10s_10s_18_1_1_U793                                          |hls_dummy_mul_10s_10s_18_1_1_3065                                                                                                                                        |     62|
|1403  |    mul_10s_10s_18_1_1_U794                                          |hls_dummy_mul_10s_10s_18_1_1_3066                                                                                                                                        |     23|
|1404  |    mul_10s_10s_18_1_1_U795                                          |hls_dummy_mul_10s_10s_18_1_1_3067                                                                                                                                        |     91|
|1405  |    mul_10s_10s_18_1_1_U796                                          |hls_dummy_mul_10s_10s_18_1_1_3068                                                                                                                                        |     79|
|1406  |    mul_10s_10s_18_1_1_U797                                          |hls_dummy_mul_10s_10s_18_1_1_3069                                                                                                                                        |     78|
|1407  |    mul_10s_10s_18_1_1_U798                                          |hls_dummy_mul_10s_10s_18_1_1_3070                                                                                                                                        |     97|
|1408  |    mul_10s_10s_18_1_1_U799                                          |hls_dummy_mul_10s_10s_18_1_1_3071                                                                                                                                        |     79|
|1409  |    mul_10s_10s_18_1_1_U80                                           |hls_dummy_mul_10s_10s_18_1_1_3072                                                                                                                                        |     78|
|1410  |    mul_10s_10s_18_1_1_U800                                          |hls_dummy_mul_10s_10s_18_1_1_3073                                                                                                                                        |     78|
|1411  |    mul_10s_10s_18_1_1_U801                                          |hls_dummy_mul_10s_10s_18_1_1_3074                                                                                                                                        |     78|
|1412  |    mul_10s_10s_18_1_1_U802                                          |hls_dummy_mul_10s_10s_18_1_1_3075                                                                                                                                        |     89|
|1413  |    mul_10s_10s_18_1_1_U803                                          |hls_dummy_mul_10s_10s_18_1_1_3076                                                                                                                                        |    100|
|1414  |    mul_10s_10s_18_1_1_U804                                          |hls_dummy_mul_10s_10s_18_1_1_3077                                                                                                                                        |     73|
|1415  |    mul_10s_10s_18_1_1_U805                                          |hls_dummy_mul_10s_10s_18_1_1_3078                                                                                                                                        |     80|
|1416  |    mul_10s_10s_18_1_1_U806                                          |hls_dummy_mul_10s_10s_18_1_1_3079                                                                                                                                        |     78|
|1417  |    mul_10s_10s_18_1_1_U807                                          |hls_dummy_mul_10s_10s_18_1_1_3080                                                                                                                                        |     78|
|1418  |    mul_10s_10s_18_1_1_U808                                          |hls_dummy_mul_10s_10s_18_1_1_3081                                                                                                                                        |     89|
|1419  |    mul_10s_10s_18_1_1_U809                                          |hls_dummy_mul_10s_10s_18_1_1_3082                                                                                                                                        |     77|
|1420  |    mul_10s_10s_18_1_1_U81                                           |hls_dummy_mul_10s_10s_18_1_1_3083                                                                                                                                        |     76|
|1421  |    mul_10s_10s_18_1_1_U810                                          |hls_dummy_mul_10s_10s_18_1_1_3084                                                                                                                                        |     96|
|1422  |    mul_10s_10s_18_1_1_U811                                          |hls_dummy_mul_10s_10s_18_1_1_3085                                                                                                                                        |     79|
|1423  |    mul_10s_10s_18_1_1_U812                                          |hls_dummy_mul_10s_10s_18_1_1_3086                                                                                                                                        |     78|
|1424  |    mul_10s_10s_18_1_1_U813                                          |hls_dummy_mul_10s_10s_18_1_1_3087                                                                                                                                        |     96|
|1425  |    mul_10s_10s_18_1_1_U814                                          |hls_dummy_mul_10s_10s_18_1_1_3088                                                                                                                                        |     79|
|1426  |    mul_10s_10s_18_1_1_U815                                          |hls_dummy_mul_10s_10s_18_1_1_3089                                                                                                                                        |     78|
|1427  |    mul_10s_10s_18_1_1_U816                                          |hls_dummy_mul_10s_10s_18_1_1_3090                                                                                                                                        |     77|
|1428  |    mul_10s_10s_18_1_1_U817                                          |hls_dummy_mul_10s_10s_18_1_1_3091                                                                                                                                        |     91|
|1429  |    mul_10s_10s_18_1_1_U818                                          |hls_dummy_mul_10s_10s_18_1_1_3092                                                                                                                                        |     66|
|1430  |    mul_10s_10s_18_1_1_U819                                          |hls_dummy_mul_10s_10s_18_1_1_3093                                                                                                                                        |    122|
|1431  |    mul_10s_10s_18_1_1_U82                                           |hls_dummy_mul_10s_10s_18_1_1_3094                                                                                                                                        |     91|
|1432  |    mul_10s_10s_18_1_1_U820                                          |hls_dummy_mul_10s_10s_18_1_1_3095                                                                                                                                        |    104|
|1433  |    mul_10s_10s_18_1_1_U821                                          |hls_dummy_mul_10s_10s_18_1_1_3096                                                                                                                                        |    103|
|1434  |    mul_10s_10s_18_1_1_U822                                          |hls_dummy_mul_10s_10s_18_1_1_3097                                                                                                                                        |    122|
|1435  |    mul_10s_10s_18_1_1_U823                                          |hls_dummy_mul_10s_10s_18_1_1_3098                                                                                                                                        |    104|
|1436  |    mul_10s_10s_18_1_1_U824                                          |hls_dummy_mul_10s_10s_18_1_1_3099                                                                                                                                        |    103|
|1437  |    mul_10s_10s_18_1_1_U825                                          |hls_dummy_mul_10s_10s_18_1_1_3100                                                                                                                                        |    122|
|1438  |    mul_10s_10s_18_1_1_U826                                          |hls_dummy_mul_10s_10s_18_1_1_3101                                                                                                                                        |    125|
|1439  |    mul_10s_10s_18_1_1_U827                                          |hls_dummy_mul_10s_10s_18_1_1_3102                                                                                                                                        |    113|
|1440  |    mul_10s_10s_18_1_1_U828                                          |hls_dummy_mul_10s_10s_18_1_1_3103                                                                                                                                        |     77|
|1441  |    mul_10s_10s_18_1_1_U829                                          |hls_dummy_mul_10s_10s_18_1_1_3104                                                                                                                                        |    108|
|1442  |    mul_10s_10s_18_1_1_U83                                           |hls_dummy_mul_10s_10s_18_1_1_3105                                                                                                                                        |     66|
|1443  |    mul_10s_10s_18_1_1_U830                                          |hls_dummy_mul_10s_10s_18_1_1_3106                                                                                                                                        |    126|
|1444  |    mul_10s_10s_18_1_1_U831                                          |hls_dummy_mul_10s_10s_18_1_1_3107                                                                                                                                        |    122|
|1445  |    mul_10s_10s_18_1_1_U832                                          |hls_dummy_mul_10s_10s_18_1_1_3108                                                                                                                                        |    125|
|1446  |    mul_10s_10s_18_1_1_U833                                          |hls_dummy_mul_10s_10s_18_1_1_3109                                                                                                                                        |    113|
|1447  |    mul_10s_10s_18_1_1_U834                                          |hls_dummy_mul_10s_10s_18_1_1_3110                                                                                                                                        |    113|
|1448  |    mul_10s_10s_18_1_1_U835                                          |hls_dummy_mul_10s_10s_18_1_1_3111                                                                                                                                        |    104|
|1449  |    mul_10s_10s_18_1_1_U836                                          |hls_dummy_mul_10s_10s_18_1_1_3112                                                                                                                                        |    103|
|1450  |    mul_10s_10s_18_1_1_U837                                          |hls_dummy_mul_10s_10s_18_1_1_3113                                                                                                                                        |    113|
|1451  |    mul_10s_10s_18_1_1_U838                                          |hls_dummy_mul_10s_10s_18_1_1_3114                                                                                                                                        |    104|
|1452  |    mul_10s_10s_18_1_1_U839                                          |hls_dummy_mul_10s_10s_18_1_1_3115                                                                                                                                        |    103|
|1453  |    mul_10s_10s_18_1_1_U84                                           |hls_dummy_mul_10s_10s_18_1_1_3116                                                                                                                                        |    133|
|1454  |    mul_10s_10s_18_1_1_U840                                          |hls_dummy_mul_10s_10s_18_1_1_3117                                                                                                                                        |    125|
|1455  |    mul_10s_10s_18_1_1_U841                                          |hls_dummy_mul_10s_10s_18_1_1_3118                                                                                                                                        |     81|
|1456  |    mul_10s_10s_18_1_1_U842                                          |hls_dummy_mul_10s_10s_18_1_1_3119                                                                                                                                        |     62|
|1457  |    mul_10s_10s_18_1_1_U843                                          |hls_dummy_mul_10s_10s_18_1_1_3120                                                                                                                                        |     23|
|1458  |    mul_10s_10s_18_1_1_U844                                          |hls_dummy_mul_10s_10s_18_1_1_3121                                                                                                                                        |     91|
|1459  |    mul_10s_10s_18_1_1_U845                                          |hls_dummy_mul_10s_10s_18_1_1_3122                                                                                                                                        |     87|
|1460  |    mul_10s_10s_18_1_1_U846                                          |hls_dummy_mul_10s_10s_18_1_1_3123                                                                                                                                        |    105|
|1461  |    mul_10s_10s_18_1_1_U847                                          |hls_dummy_mul_10s_10s_18_1_1_3124                                                                                                                                        |    129|
|1462  |    mul_10s_10s_18_1_1_U848                                          |hls_dummy_mul_10s_10s_18_1_1_3125                                                                                                                                        |     94|
|1463  |    mul_10s_10s_18_1_1_U849                                          |hls_dummy_mul_10s_10s_18_1_1_3126                                                                                                                                        |     77|
|1464  |    mul_10s_10s_18_1_1_U85                                           |hls_dummy_mul_10s_10s_18_1_1_3127                                                                                                                                        |    101|
|1465  |    mul_10s_10s_18_1_1_U850                                          |hls_dummy_mul_10s_10s_18_1_1_3128                                                                                                                                        |     77|
|1466  |    mul_10s_10s_18_1_1_U851                                          |hls_dummy_mul_10s_10s_18_1_1_3129                                                                                                                                        |    111|
|1467  |    mul_10s_10s_18_1_1_U852                                          |hls_dummy_mul_10s_10s_18_1_1_3130                                                                                                                                        |    100|
|1468  |    mul_10s_10s_18_1_1_U853                                          |hls_dummy_mul_10s_10s_18_1_1_3131                                                                                                                                        |     75|
|1469  |    mul_10s_10s_18_1_1_U854                                          |hls_dummy_mul_10s_10s_18_1_1_3132                                                                                                                                        |     78|
|1470  |    mul_10s_10s_18_1_1_U855                                          |hls_dummy_mul_10s_10s_18_1_1_3133                                                                                                                                        |     78|
|1471  |    mul_10s_10s_18_1_1_U856                                          |hls_dummy_mul_10s_10s_18_1_1_3134                                                                                                                                        |     78|
|1472  |    mul_10s_10s_18_1_1_U857                                          |hls_dummy_mul_10s_10s_18_1_1_3135                                                                                                                                        |     88|
|1473  |    mul_10s_10s_18_1_1_U858                                          |hls_dummy_mul_10s_10s_18_1_1_3136                                                                                                                                        |     79|
|1474  |    mul_10s_10s_18_1_1_U859                                          |hls_dummy_mul_10s_10s_18_1_1_3137                                                                                                                                        |     96|
|1475  |    mul_10s_10s_18_1_1_U86                                           |hls_dummy_mul_10s_10s_18_1_1_3138                                                                                                                                        |    115|
|1476  |    mul_10s_10s_18_1_1_U860                                          |hls_dummy_mul_10s_10s_18_1_1_3139                                                                                                                                        |     79|
|1477  |    mul_10s_10s_18_1_1_U861                                          |hls_dummy_mul_10s_10s_18_1_1_3140                                                                                                                                        |     77|
|1478  |    mul_10s_10s_18_1_1_U862                                          |hls_dummy_mul_10s_10s_18_1_1_3141                                                                                                                                        |    132|
|1479  |    mul_10s_10s_18_1_1_U863                                          |hls_dummy_mul_10s_10s_18_1_1_3142                                                                                                                                        |     79|
|1480  |    mul_10s_10s_18_1_1_U864                                          |hls_dummy_mul_10s_10s_18_1_1_3143                                                                                                                                        |     78|
|1481  |    mul_10s_10s_18_1_1_U865                                          |hls_dummy_mul_10s_10s_18_1_1_3144                                                                                                                                        |     76|
|1482  |    mul_10s_10s_18_1_1_U866                                          |hls_dummy_mul_10s_10s_18_1_1_3145                                                                                                                                        |     91|
|1483  |    mul_10s_10s_18_1_1_U867                                          |hls_dummy_mul_10s_10s_18_1_1_3146                                                                                                                                        |     66|
|1484  |    mul_10s_10s_18_1_1_U868                                          |hls_dummy_mul_10s_10s_18_1_1_3147                                                                                                                                        |    134|
|1485  |    mul_10s_10s_18_1_1_U869                                          |hls_dummy_mul_10s_10s_18_1_1_3148                                                                                                                                        |    110|
|1486  |    mul_10s_10s_18_1_1_U87                                           |hls_dummy_mul_10s_10s_18_1_1_3149                                                                                                                                        |    133|
|1487  |    mul_10s_10s_18_1_1_U870                                          |hls_dummy_mul_10s_10s_18_1_1_3150                                                                                                                                        |    115|
|1488  |    mul_10s_10s_18_1_1_U871                                          |hls_dummy_mul_10s_10s_18_1_1_3151                                                                                                                                        |    120|
|1489  |    mul_10s_10s_18_1_1_U872                                          |hls_dummy_mul_10s_10s_18_1_1_3152                                                                                                                                        |    109|
|1490  |    mul_10s_10s_18_1_1_U873                                          |hls_dummy_mul_10s_10s_18_1_1_3153                                                                                                                                        |    115|
|1491  |    mul_10s_10s_18_1_1_U874                                          |hls_dummy_mul_10s_10s_18_1_1_3154                                                                                                                                        |    134|
|1492  |    mul_10s_10s_18_1_1_U875                                          |hls_dummy_mul_10s_10s_18_1_1_3155                                                                                                                                        |     95|
|1493  |    mul_10s_10s_18_1_1_U876                                          |hls_dummy_mul_10s_10s_18_1_1_3156                                                                                                                                        |    115|
|1494  |    mul_10s_10s_18_1_1_U877                                          |hls_dummy_mul_10s_10s_18_1_1_3157                                                                                                                                        |     78|
|1495  |    mul_10s_10s_18_1_1_U878                                          |hls_dummy_mul_10s_10s_18_1_1_3158                                                                                                                                        |     89|
|1496  |    mul_10s_10s_18_1_1_U879                                          |hls_dummy_mul_10s_10s_18_1_1_3159                                                                                                                                        |    127|
|1497  |    mul_10s_10s_18_1_1_U88                                           |hls_dummy_mul_10s_10s_18_1_1_3160                                                                                                                                        |    118|
|1498  |    mul_10s_10s_18_1_1_U880                                          |hls_dummy_mul_10s_10s_18_1_1_3161                                                                                                                                        |    134|
|1499  |    mul_10s_10s_18_1_1_U881                                          |hls_dummy_mul_10s_10s_18_1_1_3162                                                                                                                                        |    127|
|1500  |    mul_10s_10s_18_1_1_U882                                          |hls_dummy_mul_10s_10s_18_1_1_3163                                                                                                                                        |    104|
|1501  |    mul_10s_10s_18_1_1_U883                                          |hls_dummy_mul_10s_10s_18_1_1_3164                                                                                                                                        |    114|
|1502  |    mul_10s_10s_18_1_1_U884                                          |hls_dummy_mul_10s_10s_18_1_1_3165                                                                                                                                        |    116|
|1503  |    mul_10s_10s_18_1_1_U885                                          |hls_dummy_mul_10s_10s_18_1_1_3166                                                                                                                                        |    116|
|1504  |    mul_10s_10s_18_1_1_U886                                          |hls_dummy_mul_10s_10s_18_1_1_3167                                                                                                                                        |    146|
|1505  |    mul_10s_10s_18_1_1_U887                                          |hls_dummy_mul_10s_10s_18_1_1_3168                                                                                                                                        |    105|
|1506  |    mul_10s_10s_18_1_1_U888                                          |hls_dummy_mul_10s_10s_18_1_1_3169                                                                                                                                        |    104|
|1507  |    mul_10s_10s_18_1_1_U889                                          |hls_dummy_mul_10s_10s_18_1_1_3170                                                                                                                                        |    127|
|1508  |    mul_10s_10s_18_1_1_U89                                           |hls_dummy_mul_10s_10s_18_1_1_3171                                                                                                                                        |    100|
|1509  |    mul_10s_10s_18_1_1_U890                                          |hls_dummy_mul_10s_10s_18_1_1_3172                                                                                                                                        |     81|
|1510  |    mul_10s_10s_18_1_1_U891                                          |hls_dummy_mul_10s_10s_18_1_1_3173                                                                                                                                        |     62|
|1511  |    mul_10s_10s_18_1_1_U892                                          |hls_dummy_mul_10s_10s_18_1_1_3174                                                                                                                                        |     23|
|1512  |    mul_10s_10s_18_1_1_U893                                          |hls_dummy_mul_10s_10s_18_1_1_3175                                                                                                                                        |     91|
|1513  |    mul_10s_10s_18_1_1_U894                                          |hls_dummy_mul_10s_10s_18_1_1_3176                                                                                                                                        |     79|
|1514  |    mul_10s_10s_18_1_1_U895                                          |hls_dummy_mul_10s_10s_18_1_1_3177                                                                                                                                        |     78|
|1515  |    mul_10s_10s_18_1_1_U896                                          |hls_dummy_mul_10s_10s_18_1_1_3178                                                                                                                                        |     97|
|1516  |    mul_10s_10s_18_1_1_U897                                          |hls_dummy_mul_10s_10s_18_1_1_3179                                                                                                                                        |     79|
|1517  |    mul_10s_10s_18_1_1_U898                                          |hls_dummy_mul_10s_10s_18_1_1_3180                                                                                                                                        |     78|
|1518  |    mul_10s_10s_18_1_1_U899                                          |hls_dummy_mul_10s_10s_18_1_1_3181                                                                                                                                        |     78|
|1519  |    mul_10s_10s_18_1_1_U90                                           |hls_dummy_mul_10s_10s_18_1_1_3182                                                                                                                                        |    126|
|1520  |    mul_10s_10s_18_1_1_U900                                          |hls_dummy_mul_10s_10s_18_1_1_3183                                                                                                                                        |     88|
|1521  |    mul_10s_10s_18_1_1_U901                                          |hls_dummy_mul_10s_10s_18_1_1_3184                                                                                                                                        |     99|
|1522  |    mul_10s_10s_18_1_1_U902                                          |hls_dummy_mul_10s_10s_18_1_1_3185                                                                                                                                        |     75|
|1523  |    mul_10s_10s_18_1_1_U903                                          |hls_dummy_mul_10s_10s_18_1_1_3186                                                                                                                                        |     80|
|1524  |    mul_10s_10s_18_1_1_U904                                          |hls_dummy_mul_10s_10s_18_1_1_3187                                                                                                                                        |     78|
|1525  |    mul_10s_10s_18_1_1_U905                                          |hls_dummy_mul_10s_10s_18_1_1_3188                                                                                                                                        |     78|
|1526  |    mul_10s_10s_18_1_1_U906                                          |hls_dummy_mul_10s_10s_18_1_1_3189                                                                                                                                        |     88|
|1527  |    mul_10s_10s_18_1_1_U907                                          |hls_dummy_mul_10s_10s_18_1_1_3190                                                                                                                                        |     76|
|1528  |    mul_10s_10s_18_1_1_U908                                          |hls_dummy_mul_10s_10s_18_1_1_3191                                                                                                                                        |     98|
|1529  |    mul_10s_10s_18_1_1_U909                                          |hls_dummy_mul_10s_10s_18_1_1_3192                                                                                                                                        |     79|
|1530  |    mul_10s_10s_18_1_1_U91                                           |hls_dummy_mul_10s_10s_18_1_1_3193                                                                                                                                        |    128|
|1531  |    mul_10s_10s_18_1_1_U910                                          |hls_dummy_mul_10s_10s_18_1_1_3194                                                                                                                                        |     78|
|1532  |    mul_10s_10s_18_1_1_U911                                          |hls_dummy_mul_10s_10s_18_1_1_3195                                                                                                                                        |     95|
|1533  |    mul_10s_10s_18_1_1_U912                                          |hls_dummy_mul_10s_10s_18_1_1_3196                                                                                                                                        |     79|
|1534  |    mul_10s_10s_18_1_1_U913                                          |hls_dummy_mul_10s_10s_18_1_1_3197                                                                                                                                        |     78|
|1535  |    mul_10s_10s_18_1_1_U914                                          |hls_dummy_mul_10s_10s_18_1_1_3198                                                                                                                                        |     76|
|1536  |    mul_10s_10s_18_1_1_U915                                          |hls_dummy_mul_10s_10s_18_1_1_3199                                                                                                                                        |     91|
|1537  |    mul_10s_10s_18_1_1_U916                                          |hls_dummy_mul_10s_10s_18_1_1_3200                                                                                                                                        |     66|
|1538  |    mul_10s_10s_18_1_1_U917                                          |hls_dummy_mul_10s_10s_18_1_1_3201                                                                                                                                        |    122|
|1539  |    mul_10s_10s_18_1_1_U918                                          |hls_dummy_mul_10s_10s_18_1_1_3202                                                                                                                                        |    104|
|1540  |    mul_10s_10s_18_1_1_U919                                          |hls_dummy_mul_10s_10s_18_1_1_3203                                                                                                                                        |    103|
|1541  |    mul_10s_10s_18_1_1_U92                                           |hls_dummy_mul_10s_10s_18_1_1_3204                                                                                                                                        |    115|
|1542  |    mul_10s_10s_18_1_1_U920                                          |hls_dummy_mul_10s_10s_18_1_1_3205                                                                                                                                        |    122|
|1543  |    mul_10s_10s_18_1_1_U921                                          |hls_dummy_mul_10s_10s_18_1_1_3206                                                                                                                                        |    104|
|1544  |    mul_10s_10s_18_1_1_U922                                          |hls_dummy_mul_10s_10s_18_1_1_3207                                                                                                                                        |    103|
|1545  |    mul_10s_10s_18_1_1_U923                                          |hls_dummy_mul_10s_10s_18_1_1_3208                                                                                                                                        |    122|
|1546  |    mul_10s_10s_18_1_1_U924                                          |hls_dummy_mul_10s_10s_18_1_1_3209                                                                                                                                        |    126|
|1547  |    mul_10s_10s_18_1_1_U925                                          |hls_dummy_mul_10s_10s_18_1_1_3210                                                                                                                                        |    114|
|1548  |    mul_10s_10s_18_1_1_U926                                          |hls_dummy_mul_10s_10s_18_1_1_3211                                                                                                                                        |     76|
|1549  |    mul_10s_10s_18_1_1_U927                                          |hls_dummy_mul_10s_10s_18_1_1_3212                                                                                                                                        |    108|
|1550  |    mul_10s_10s_18_1_1_U928                                          |hls_dummy_mul_10s_10s_18_1_1_3213                                                                                                                                        |    126|
|1551  |    mul_10s_10s_18_1_1_U929                                          |hls_dummy_mul_10s_10s_18_1_1_3214                                                                                                                                        |    122|
|1552  |    mul_10s_10s_18_1_1_U93                                           |hls_dummy_mul_10s_10s_18_1_1_3215                                                                                                                                        |     76|
|1553  |    mul_10s_10s_18_1_1_U930                                          |hls_dummy_mul_10s_10s_18_1_1_3216                                                                                                                                        |    126|
|1554  |    mul_10s_10s_18_1_1_U931                                          |hls_dummy_mul_10s_10s_18_1_1_3217                                                                                                                                        |    114|
|1555  |    mul_10s_10s_18_1_1_U932                                          |hls_dummy_mul_10s_10s_18_1_1_3218                                                                                                                                        |     80|
|1556  |    mul_10s_10s_18_1_1_U933                                          |hls_dummy_mul_10s_10s_18_1_1_3219                                                                                                                                        |    104|
|1557  |    mul_10s_10s_18_1_1_U934                                          |hls_dummy_mul_10s_10s_18_1_1_3220                                                                                                                                        |    103|
|1558  |    mul_10s_10s_18_1_1_U935                                          |hls_dummy_mul_10s_10s_18_1_1_3221                                                                                                                                        |    114|
|1559  |    mul_10s_10s_18_1_1_U936                                          |hls_dummy_mul_10s_10s_18_1_1_3222                                                                                                                                        |    104|
|1560  |    mul_10s_10s_18_1_1_U937                                          |hls_dummy_mul_10s_10s_18_1_1_3223                                                                                                                                        |    103|
|1561  |    mul_10s_10s_18_1_1_U938                                          |hls_dummy_mul_10s_10s_18_1_1_3224                                                                                                                                        |    126|
|1562  |    mul_10s_10s_18_1_1_U939                                          |hls_dummy_mul_10s_10s_18_1_1_3225                                                                                                                                        |     81|
|1563  |    mul_10s_10s_18_1_1_U94                                           |hls_dummy_mul_10s_10s_18_1_1_3226                                                                                                                                        |     90|
|1564  |    mul_10s_10s_18_1_1_U940                                          |hls_dummy_mul_10s_10s_18_1_1_3227                                                                                                                                        |     62|
|1565  |    mul_10s_10s_18_1_1_U941                                          |hls_dummy_mul_10s_10s_18_1_1_3228                                                                                                                                        |     23|
|1566  |    mul_10s_10s_18_1_1_U942                                          |hls_dummy_mul_10s_10s_18_1_1_3229                                                                                                                                        |     91|
|1567  |    mul_10s_10s_18_1_1_U943                                          |hls_dummy_mul_10s_10s_18_1_1_3230                                                                                                                                        |     79|
|1568  |    mul_10s_10s_18_1_1_U944                                          |hls_dummy_mul_10s_10s_18_1_1_3231                                                                                                                                        |     78|
|1569  |    mul_10s_10s_18_1_1_U945                                          |hls_dummy_mul_10s_10s_18_1_1_3232                                                                                                                                        |     97|
|1570  |    mul_10s_10s_18_1_1_U946                                          |hls_dummy_mul_10s_10s_18_1_1_3233                                                                                                                                        |     79|
|1571  |    mul_10s_10s_18_1_1_U947                                          |hls_dummy_mul_10s_10s_18_1_1_3234                                                                                                                                        |     78|
|1572  |    mul_10s_10s_18_1_1_U948                                          |hls_dummy_mul_10s_10s_18_1_1_3235                                                                                                                                        |     78|
|1573  |    mul_10s_10s_18_1_1_U949                                          |hls_dummy_mul_10s_10s_18_1_1_3236                                                                                                                                        |     89|
|1574  |    mul_10s_10s_18_1_1_U95                                           |hls_dummy_mul_10s_10s_18_1_1_3237                                                                                                                                        |    101|
|1575  |    mul_10s_10s_18_1_1_U950                                          |hls_dummy_mul_10s_10s_18_1_1_3238                                                                                                                                        |    100|
|1576  |    mul_10s_10s_18_1_1_U951                                          |hls_dummy_mul_10s_10s_18_1_1_3239                                                                                                                                        |     62|
|1577  |    mul_10s_10s_18_1_1_U952                                          |hls_dummy_mul_10s_10s_18_1_1_3240                                                                                                                                        |     80|
|1578  |    mul_10s_10s_18_1_1_U953                                          |hls_dummy_mul_10s_10s_18_1_1_3241                                                                                                                                        |     78|
|1579  |    mul_10s_10s_18_1_1_U954                                          |hls_dummy_mul_10s_10s_18_1_1_3242                                                                                                                                        |     78|
|1580  |    mul_10s_10s_18_1_1_U955                                          |hls_dummy_mul_10s_10s_18_1_1_3243                                                                                                                                        |     89|
|1581  |    mul_10s_10s_18_1_1_U956                                          |hls_dummy_mul_10s_10s_18_1_1_3244                                                                                                                                        |     77|
|1582  |    mul_10s_10s_18_1_1_U957                                          |hls_dummy_mul_10s_10s_18_1_1_3245                                                                                                                                        |     96|
|1583  |    mul_10s_10s_18_1_1_U958                                          |hls_dummy_mul_10s_10s_18_1_1_3246                                                                                                                                        |     79|
|1584  |    mul_10s_10s_18_1_1_U959                                          |hls_dummy_mul_10s_10s_18_1_1_3247                                                                                                                                        |     78|
|1585  |    mul_10s_10s_18_1_1_U96                                           |hls_dummy_mul_10s_10s_18_1_1_3248                                                                                                                                        |    103|
|1586  |    mul_10s_10s_18_1_1_U960                                          |hls_dummy_mul_10s_10s_18_1_1_3249                                                                                                                                        |    132|
|1587  |    mul_10s_10s_18_1_1_U961                                          |hls_dummy_mul_10s_10s_18_1_1_3250                                                                                                                                        |     79|
|1588  |    mul_10s_10s_18_1_1_U962                                          |hls_dummy_mul_10s_10s_18_1_1_3251                                                                                                                                        |     74|
|1589  |    mul_10s_10s_18_1_1_U963                                          |hls_dummy_mul_10s_10s_18_1_1_3252                                                                                                                                        |     80|
|1590  |    mul_10s_10s_18_1_1_U964                                          |hls_dummy_mul_10s_10s_18_1_1_3253                                                                                                                                        |     87|
|1591  |    mul_10s_10s_18_1_1_U965                                          |hls_dummy_mul_10s_10s_18_1_1_3254                                                                                                                                        |     66|
|1592  |    mul_10s_10s_18_1_1_U966                                          |hls_dummy_mul_10s_10s_18_1_1_3255                                                                                                                                        |    133|
|1593  |    mul_10s_10s_18_1_1_U967                                          |hls_dummy_mul_10s_10s_18_1_1_3256                                                                                                                                        |    104|
|1594  |    mul_10s_10s_18_1_1_U968                                          |hls_dummy_mul_10s_10s_18_1_1_3257                                                                                                                                        |    114|
|1595  |    mul_10s_10s_18_1_1_U969                                          |hls_dummy_mul_10s_10s_18_1_1_3258                                                                                                                                        |    122|
|1596  |    mul_10s_10s_18_1_1_U97                                           |hls_dummy_mul_10s_10s_18_1_1_3259                                                                                                                                        |    158|
|1597  |    mul_10s_10s_18_1_1_U970                                          |hls_dummy_mul_10s_10s_18_1_1_3260                                                                                                                                        |    104|
|1598  |    mul_10s_10s_18_1_1_U971                                          |hls_dummy_mul_10s_10s_18_1_1_3261                                                                                                                                        |    114|
|1599  |    mul_10s_10s_18_1_1_U972                                          |hls_dummy_mul_10s_10s_18_1_1_3262                                                                                                                                        |    133|
|1600  |    mul_10s_10s_18_1_1_U973                                          |hls_dummy_mul_10s_10s_18_1_1_3263                                                                                                                                        |    125|
|1601  |    mul_10s_10s_18_1_1_U974                                          |hls_dummy_mul_10s_10s_18_1_1_3264                                                                                                                                        |    113|
|1602  |    mul_10s_10s_18_1_1_U975                                          |hls_dummy_mul_10s_10s_18_1_1_3265                                                                                                                                        |     77|
|1603  |    mul_10s_10s_18_1_1_U976                                          |hls_dummy_mul_10s_10s_18_1_1_3266                                                                                                                                        |    108|
|1604  |    mul_10s_10s_18_1_1_U977                                          |hls_dummy_mul_10s_10s_18_1_1_3267                                                                                                                                        |    126|
|1605  |    mul_10s_10s_18_1_1_U978                                          |hls_dummy_mul_10s_10s_18_1_1_3268                                                                                                                                        |    122|
|1606  |    mul_10s_10s_18_1_1_U979                                          |hls_dummy_mul_10s_10s_18_1_1_3269                                                                                                                                        |    125|
|1607  |    mul_10s_10s_18_1_1_U98                                           |hls_dummy_mul_10s_10s_18_1_1_3270                                                                                                                                        |    113|
|1608  |    mul_10s_10s_18_1_1_U980                                          |hls_dummy_mul_10s_10s_18_1_1_3271                                                                                                                                        |    113|
|1609  |    mul_10s_10s_18_1_1_U981                                          |hls_dummy_mul_10s_10s_18_1_1_3272                                                                                                                                        |    113|
|1610  |    mul_10s_10s_18_1_1_U982                                          |hls_dummy_mul_10s_10s_18_1_1_3273                                                                                                                                        |    115|
|1611  |    mul_10s_10s_18_1_1_U983                                          |hls_dummy_mul_10s_10s_18_1_1_3274                                                                                                                                        |    103|
|1612  |    mul_10s_10s_18_1_1_U984                                          |hls_dummy_mul_10s_10s_18_1_1_3275                                                                                                                                        |    145|
|1613  |    mul_10s_10s_18_1_1_U985                                          |hls_dummy_mul_10s_10s_18_1_1_3276                                                                                                                                        |    104|
|1614  |    mul_10s_10s_18_1_1_U986                                          |hls_dummy_mul_10s_10s_18_1_1_3277                                                                                                                                        |     85|
|1615  |    mul_10s_10s_18_1_1_U987                                          |hls_dummy_mul_10s_10s_18_1_1_3278                                                                                                                                        |     91|
|1616  |    mul_10s_10s_18_1_1_U988                                          |hls_dummy_mul_10s_10s_18_1_1_3279                                                                                                                                        |     85|
|1617  |    mul_10s_10s_18_1_1_U989                                          |hls_dummy_mul_10s_10s_18_1_1_3280                                                                                                                                        |     62|
|1618  |    mul_10s_10s_18_1_1_U99                                           |hls_dummy_mul_10s_10s_18_1_1_3281                                                                                                                                        |    146|
|1619  |    mul_10s_10s_18_1_1_U990                                          |hls_dummy_mul_10s_10s_18_1_1_3282                                                                                                                                        |     23|
|1620  |    mul_10s_10s_18_1_1_U991                                          |hls_dummy_mul_10s_10s_18_1_1_3283                                                                                                                                        |     89|
|1621  |    mul_10s_10s_18_1_1_U992                                          |hls_dummy_mul_10s_10s_18_1_1_3284                                                                                                                                        |     79|
|1622  |    mul_10s_10s_18_1_1_U993                                          |hls_dummy_mul_10s_10s_18_1_1_3285                                                                                                                                        |     77|
|1623  |    mul_10s_10s_18_1_1_U994                                          |hls_dummy_mul_10s_10s_18_1_1_3286                                                                                                                                        |     97|
|1624  |    mul_10s_10s_18_1_1_U995                                          |hls_dummy_mul_10s_10s_18_1_1_3287                                                                                                                                        |     79|
|1625  |    mul_10s_10s_18_1_1_U996                                          |hls_dummy_mul_10s_10s_18_1_1_3288                                                                                                                                        |     77|
|1626  |    mul_10s_10s_18_1_1_U997                                          |hls_dummy_mul_10s_10s_18_1_1_3289                                                                                                                                        |     82|
|1627  |    mul_10s_10s_18_1_1_U998                                          |hls_dummy_mul_10s_10s_18_1_1_3290                                                                                                                                        |    125|
|1628  |    mul_10s_10s_18_1_1_U999                                          |hls_dummy_mul_10s_10s_18_1_1_3291                                                                                                                                        |    102|
|1629  |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0  |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_s                                                                                               |  78138|
|1630  |    mac_muladd_10s_10s_18ns_18_1_1_U1987                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1                                                                                                                                 |     30|
|1631  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2066                                                                                                                    |     30|
|1632  |    mac_muladd_10s_10s_18ns_18_1_1_U1988                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_198                                                                                                                             |     31|
|1633  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2065                                                                                                                    |     31|
|1634  |    mac_muladd_10s_10s_18ns_18_1_1_U1989                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_199                                                                                                                             |     32|
|1635  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2064                                                                                                                    |     32|
|1636  |    mac_muladd_10s_10s_18ns_18_1_1_U1990                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_200                                                                                                                             |     49|
|1637  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2063                                                                                                                    |     49|
|1638  |    mac_muladd_10s_10s_18ns_18_1_1_U1991                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_201                                                                                                                             |     31|
|1639  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2062                                                                                                                    |     31|
|1640  |    mac_muladd_10s_10s_18ns_18_1_1_U1992                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_202                                                                                                                             |     50|
|1641  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2061                                                                                                                    |     50|
|1642  |    mac_muladd_10s_10s_18ns_18_1_1_U1993                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_203                                                                                                                             |     30|
|1643  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2060                                                                                                                    |     30|
|1644  |    mac_muladd_10s_10s_18ns_18_1_1_U1994                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_204                                                                                                                             |     42|
|1645  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2059                                                                                                                    |     42|
|1646  |    mac_muladd_10s_10s_18ns_18_1_1_U1995                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_205                                                                                                                             |     28|
|1647  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2058                                                                                                                    |     28|
|1648  |    mac_muladd_10s_10s_18ns_18_1_1_U1996                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_206                                                                                                                             |     49|
|1649  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2057                                                                                                                    |     49|
|1650  |    mac_muladd_10s_10s_18ns_18_1_1_U1997                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_207                                                                                                                             |     84|
|1651  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2056                                                                                                                    |     84|
|1652  |    mac_muladd_10s_10s_18ns_18_1_1_U1998                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_208                                                                                                                             |     46|
|1653  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2055                                                                                                                    |     46|
|1654  |    mac_muladd_10s_10s_18ns_18_1_1_U1999                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_209                                                                                                                             |     31|
|1655  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2054                                                                                                                    |     31|
|1656  |    mac_muladd_10s_10s_18ns_18_1_1_U2000                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_210                                                                                                                             |     42|
|1657  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2053                                                                                                                    |     42|
|1658  |    mac_muladd_10s_10s_18ns_18_1_1_U2001                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_211                                                                                                                             |     35|
|1659  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2052                                                                                                                    |     35|
|1660  |    mac_muladd_10s_10s_18ns_18_1_1_U2002                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_212                                                                                                                             |     53|
|1661  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2051                                                                                                                    |     53|
|1662  |    mac_muladd_10s_10s_18ns_18_1_1_U2003                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_213                                                                                                                             |     23|
|1663  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2050                                                                                                                    |     23|
|1664  |    mac_muladd_10s_10s_18ns_18_1_1_U2004                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_214                                                                                                                             |     30|
|1665  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2049                                                                                                                    |     30|
|1666  |    mac_muladd_10s_10s_18ns_18_1_1_U2005                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_215                                                                                                                             |     49|
|1667  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2048                                                                                                                    |     49|
|1668  |    mac_muladd_10s_10s_18ns_18_1_1_U2006                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_216                                                                                                                             |     31|
|1669  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2047                                                                                                                    |     31|
|1670  |    mac_muladd_10s_10s_18ns_18_1_1_U2007                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_217                                                                                                                             |     34|
|1671  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2046                                                                                                                    |     34|
|1672  |    mac_muladd_10s_10s_18ns_18_1_1_U2008                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_218                                                                                                                             |     34|
|1673  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2045                                                                                                                    |     34|
|1674  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__45  |      8|
|1675  |    mac_muladd_10s_10s_18ns_18_1_1_U2009                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_219                                                                                                                             |     42|
|1676  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2044                                                                                                                    |     42|
|1677  |    mac_muladd_10s_10s_18ns_18_1_1_U2010                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_220                                                                                                                             |     37|
|1678  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2043                                                                                                                    |     37|
|1679  |    mac_muladd_10s_10s_18ns_18_1_1_U2012                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_221                                                                                                                             |     26|
|1680  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2042                                                                                                                    |     26|
|1681  |    mac_muladd_10s_10s_18ns_18_1_1_U2013                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_222                                                                                                                             |     31|
|1682  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2041                                                                                                                    |     31|
|1683  |    mac_muladd_10s_10s_18ns_18_1_1_U2014                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_223                                                                                                                             |     30|
|1684  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2040                                                                                                                    |     30|
|1685  |    mac_muladd_10s_10s_18ns_18_1_1_U2015                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_224                                                                                                                             |     49|
|1686  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2039                                                                                                                    |     49|
|1687  |    mac_muladd_10s_10s_18ns_18_1_1_U2016                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_225                                                                                                                             |     31|
|1688  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2038                                                                                                                    |     31|
|1689  |    mac_muladd_10s_10s_18ns_18_1_1_U2017                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_226                                                                                                                             |     50|
|1690  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2037                                                                                                                    |     50|
|1691  |    mac_muladd_10s_10s_18ns_18_1_1_U2018                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_227                                                                                                                             |     30|
|1692  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2036                                                                                                                    |     30|
|1693  |    mac_muladd_10s_10s_18ns_18_1_1_U2019                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_228                                                                                                                             |     42|
|1694  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2035                                                                                                                    |     42|
|1695  |    mac_muladd_10s_10s_18ns_18_1_1_U2020                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_229                                                                                                                             |     28|
|1696  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2034                                                                                                                    |     28|
|1697  |    mac_muladd_10s_10s_18ns_18_1_1_U2021                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_230                                                                                                                             |     34|
|1698  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2033                                                                                                                    |     34|
|1699  |    mac_muladd_10s_10s_18ns_18_1_1_U2022                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_231                                                                                                                             |     84|
|1700  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2032                                                                                                                    |     84|
|1701  |    mac_muladd_10s_10s_18ns_18_1_1_U2023                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_232                                                                                                                             |     49|
|1702  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2031                                                                                                                    |     49|
|1703  |    mac_muladd_10s_10s_18ns_18_1_1_U2024                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_233                                                                                                                             |     22|
|1704  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2030                                                                                                                    |     22|
|1705  |    mac_muladd_10s_10s_18ns_18_1_1_U2025                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_234                                                                                                                             |     42|
|1706  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2029                                                                                                                    |     42|
|1707  |    mac_muladd_10s_10s_18ns_18_1_1_U2026                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_235                                                                                                                             |     30|
|1708  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2028                                                                                                                    |     30|
|1709  |    mac_muladd_10s_10s_18ns_18_1_1_U2027                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_236                                                                                                                             |     43|
|1710  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2027                                                                                                                    |     43|
|1711  |    mac_muladd_10s_10s_18ns_18_1_1_U2028                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_237                                                                                                                             |     25|
|1712  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2026                                                                                                                    |     25|
|1713  |    mac_muladd_10s_10s_18ns_18_1_1_U2029                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_238                                                                                                                             |     30|
|1714  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2025                                                                                                                    |     30|
|1715  |    mac_muladd_10s_10s_18ns_18_1_1_U2030                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_239                                                                                                                             |     50|
|1716  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2024                                                                                                                    |     50|
|1717  |    mac_muladd_10s_10s_18ns_18_1_1_U2031                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_240                                                                                                                             |     31|
|1718  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2023                                                                                                                    |     31|
|1719  |    mac_muladd_10s_10s_18ns_18_1_1_U2032                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_241                                                                                                                             |     31|
|1720  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2022                                                                                                                    |     31|
|1721  |    mac_muladd_10s_10s_18ns_18_1_1_U2033                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_242                                                                                                                             |     27|
|1722  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2021                                                                                                                    |     27|
|1723  |    mac_muladd_10s_10s_18ns_18_1_1_U2034                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_243                                                                                                                             |     42|
|1724  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2020                                                                                                                    |     42|
|1725  |    mac_muladd_10s_10s_18ns_18_1_1_U2035                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_244                                                                                                                             |     24|
|1726  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2019                                                                                                                    |     24|
|1727  |    mac_muladd_10s_10s_18ns_18_1_1_U2037                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_245                                                                                                                             |     26|
|1728  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2018                                                                                                                    |     26|
|1729  |    mac_muladd_10s_10s_18ns_18_1_1_U2038                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_246                                                                                                                             |     27|
|1730  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2017                                                                                                                    |     27|
|1731  |    mac_muladd_10s_10s_18ns_18_1_1_U2039                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_247                                                                                                                             |     46|
|1732  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2016                                                                                                                    |     46|
|1733  |    mac_muladd_10s_10s_18ns_18_1_1_U2040                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_248                                                                                                                             |     65|
|1734  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2015                                                                                                                    |     65|
|1735  |    mac_muladd_10s_10s_18ns_18_1_1_U2041                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_249                                                                                                                             |     36|
|1736  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2014                                                                                                                    |     36|
|1737  |    mac_muladd_10s_10s_18ns_18_1_1_U2042                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_250                                                                                                                             |     48|
|1738  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2013                                                                                                                    |     48|
|1739  |    mac_muladd_10s_10s_18ns_18_1_1_U2043                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_251                                                                                                                             |     24|
|1740  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2012                                                                                                                    |     24|
|1741  |    mac_muladd_10s_10s_18ns_18_1_1_U2044                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_252                                                                                                                             |     36|
|1742  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2011                                                                                                                    |     36|
|1743  |    mac_muladd_10s_10s_18ns_18_1_1_U2045                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_253                                                                                                                             |     34|
|1744  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2010                                                                                                                    |     34|
|1745  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__37  |      8|
|1746  |    mac_muladd_10s_10s_18ns_18_1_1_U2046                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_254                                                                                                                             |     48|
|1747  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2009                                                                                                                    |     48|
|1748  |    mac_muladd_10s_10s_18ns_18_1_1_U2047                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_255                                                                                                                             |    102|
|1749  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2008                                                                                                                    |    102|
|1750  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__62  |      8|
|1751  |    mac_muladd_10s_10s_18ns_18_1_1_U2048                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_256                                                                                                                             |     56|
|1752  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2007                                                                                                                    |     56|
|1753  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__49  |      8|
|1754  |    mac_muladd_10s_10s_18ns_18_1_1_U2049                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_257                                                                                                                             |     30|
|1755  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2006                                                                                                                    |     30|
|1756  |    mac_muladd_10s_10s_18ns_18_1_1_U2050                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_258                                                                                                                             |     42|
|1757  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2005                                                                                                                    |     42|
|1758  |    mac_muladd_10s_10s_18ns_18_1_1_U2051                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_259                                                                                                                             |     35|
|1759  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2004                                                                                                                    |     35|
|1760  |    mac_muladd_10s_10s_18ns_18_1_1_U2052                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_260                                                                                                                             |     55|
|1761  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2003                                                                                                                    |     55|
|1762  |    mac_muladd_10s_10s_18ns_18_1_1_U2053                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_261                                                                                                                             |     27|
|1763  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2002                                                                                                                    |     27|
|1764  |    mac_muladd_10s_10s_18ns_18_1_1_U2054                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_262                                                                                                                             |     24|
|1765  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2001                                                                                                                    |     24|
|1766  |    mac_muladd_10s_10s_18ns_18_1_1_U2055                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_263                                                                                                                             |     43|
|1767  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_2000                                                                                                                    |     43|
|1768  |    mac_muladd_10s_10s_18ns_18_1_1_U2056                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_264                                                                                                                             |     25|
|1769  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1999                                                                                                                    |     25|
|1770  |    mac_muladd_10s_10s_18ns_18_1_1_U2057                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_265                                                                                                                             |     36|
|1771  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1998                                                                                                                    |     36|
|1772  |    mac_muladd_10s_10s_18ns_18_1_1_U2058                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_266                                                                                                                             |     27|
|1773  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1997                                                                                                                    |     27|
|1774  |    mac_muladd_10s_10s_18ns_18_1_1_U2059                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_267                                                                                                                             |     48|
|1775  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1996                                                                                                                    |     48|
|1776  |    mac_muladd_10s_10s_18ns_18_1_1_U2060                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_268                                                                                                                             |     24|
|1777  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1995                                                                                                                    |     24|
|1778  |    mac_muladd_10s_10s_18ns_18_1_1_U2062                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_269                                                                                                                             |     37|
|1779  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1994                                                                                                                    |     37|
|1780  |    mac_muladd_10s_10s_18ns_18_1_1_U2063                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_270                                                                                                                             |     27|
|1781  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1993                                                                                                                    |     27|
|1782  |    mac_muladd_10s_10s_18ns_18_1_1_U2064                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_271                                                                                                                             |     31|
|1783  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1992                                                                                                                    |     31|
|1784  |    mac_muladd_10s_10s_18ns_18_1_1_U2065                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_272                                                                                                                             |     49|
|1785  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1991                                                                                                                    |     49|
|1786  |    mac_muladd_10s_10s_18ns_18_1_1_U2066                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_273                                                                                                                             |     27|
|1787  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1990                                                                                                                    |     27|
|1788  |    mac_muladd_10s_10s_18ns_18_1_1_U2067                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_274                                                                                                                             |     47|
|1789  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1989                                                                                                                    |     47|
|1790  |    mac_muladd_10s_10s_18ns_18_1_1_U2068                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_275                                                                                                                             |     24|
|1791  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1988                                                                                                                    |     24|
|1792  |    mac_muladd_10s_10s_18ns_18_1_1_U2069                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_276                                                                                                                             |     38|
|1793  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1987                                                                                                                    |     38|
|1794  |    mac_muladd_10s_10s_18ns_18_1_1_U2070                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_277                                                                                                                             |     30|
|1795  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1986                                                                                                                    |     30|
|1796  |    mac_muladd_10s_10s_18ns_18_1_1_U2071                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_278                                                                                                                             |     38|
|1797  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1985                                                                                                                    |     38|
|1798  |    mac_muladd_10s_10s_18ns_18_1_1_U2072                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_279                                                                                                                             |     90|
|1799  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1984                                                                                                                    |     90|
|1800  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__58  |      8|
|1801  |    mac_muladd_10s_10s_18ns_18_1_1_U2073                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_280                                                                                                                             |     56|
|1802  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1983                                                                                                                    |     56|
|1803  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__11  |      8|
|1804  |    mac_muladd_10s_10s_18ns_18_1_1_U2074                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_281                                                                                                                             |     30|
|1805  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1982                                                                                                                    |     30|
|1806  |    mac_muladd_10s_10s_18ns_18_1_1_U2075                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_282                                                                                                                             |     38|
|1807  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1981                                                                                                                    |     38|
|1808  |    mac_muladd_10s_10s_18ns_18_1_1_U2076                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_283                                                                                                                             |     37|
|1809  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1980                                                                                                                    |     37|
|1810  |    mac_muladd_10s_10s_18ns_18_1_1_U2077                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_284                                                                                                                             |     54|
|1811  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1979                                                                                                                    |     54|
|1812  |    mac_muladd_10s_10s_18ns_18_1_1_U2078                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_285                                                                                                                             |     27|
|1813  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1978                                                                                                                    |     27|
|1814  |    mac_muladd_10s_10s_18ns_18_1_1_U2079                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_286                                                                                                                             |     24|
|1815  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1977                                                                                                                    |     24|
|1816  |    mac_muladd_10s_10s_18ns_18_1_1_U2080                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_287                                                                                                                             |     43|
|1817  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1976                                                                                                                    |     43|
|1818  |    mac_muladd_10s_10s_18ns_18_1_1_U2081                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_288                                                                                                                             |     25|
|1819  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1975                                                                                                                    |     25|
|1820  |    mac_muladd_10s_10s_18ns_18_1_1_U2082                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_289                                                                                                                             |     36|
|1821  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1974                                                                                                                    |     36|
|1822  |    mac_muladd_10s_10s_18ns_18_1_1_U2083                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_290                                                                                                                             |     34|
|1823  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1973                                                                                                                    |     34|
|1824  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__12  |      8|
|1825  |    mac_muladd_10s_10s_18ns_18_1_1_U2084                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_291                                                                                                                             |     48|
|1826  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1972                                                                                                                    |     48|
|1827  |    mac_muladd_10s_10s_18ns_18_1_1_U2085                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_292                                                                                                                             |     31|
|1828  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1971                                                                                                                    |     31|
|1829  |    mac_muladd_10s_10s_18ns_18_1_1_U2087                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_293                                                                                                                             |     26|
|1830  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1970                                                                                                                    |     26|
|1831  |    mac_muladd_10s_10s_18ns_18_1_1_U2088                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_294                                                                                                                             |     27|
|1832  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1969                                                                                                                    |     27|
|1833  |    mac_muladd_10s_10s_18ns_18_1_1_U2089                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_295                                                                                                                             |     31|
|1834  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1968                                                                                                                    |     31|
|1835  |    mac_muladd_10s_10s_18ns_18_1_1_U2090                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_296                                                                                                                             |     45|
|1836  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1967                                                                                                                    |     45|
|1837  |    mac_muladd_10s_10s_18ns_18_1_1_U2091                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_297                                                                                                                             |     27|
|1838  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1966                                                                                                                    |     27|
|1839  |    mac_muladd_10s_10s_18ns_18_1_1_U2092                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_298                                                                                                                             |     54|
|1840  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1965                                                                                                                    |     54|
|1841  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__72  |      8|
|1842  |    mac_muladd_10s_10s_18ns_18_1_1_U2093                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_299                                                                                                                             |     24|
|1843  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1964                                                                                                                    |     24|
|1844  |    mac_muladd_10s_10s_18ns_18_1_1_U2094                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_300                                                                                                                             |     58|
|1845  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1963                                                                                                                    |     58|
|1846  |    mac_muladd_10s_10s_18ns_18_1_1_U2095                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_301                                                                                                                             |     28|
|1847  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1962                                                                                                                    |     28|
|1848  |    mac_muladd_10s_10s_18ns_18_1_1_U2096                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_302                                                                                                                             |     49|
|1849  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1961                                                                                                                    |     49|
|1850  |    mac_muladd_10s_10s_18ns_18_1_1_U2097                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_303                                                                                                                             |     90|
|1851  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1960                                                                                                                    |     90|
|1852  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__27  |      8|
|1853  |    mac_muladd_10s_10s_18ns_18_1_1_U2098                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_304                                                                                                                             |     49|
|1854  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1959                                                                                                                    |     49|
|1855  |    mac_muladd_10s_10s_18ns_18_1_1_U2099                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_305                                                                                                                             |     22|
|1856  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1958                                                                                                                    |     22|
|1857  |    mac_muladd_10s_10s_18ns_18_1_1_U2100                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_306                                                                                                                             |     50|
|1858  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1957                                                                                                                    |     50|
|1859  |    mac_muladd_10s_10s_18ns_18_1_1_U2101                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_307                                                                                                                             |     36|
|1860  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1956                                                                                                                    |     36|
|1861  |    mac_muladd_10s_10s_18ns_18_1_1_U2102                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_308                                                                                                                             |     63|
|1862  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1955                                                                                                                    |     63|
|1863  |    mac_muladd_10s_10s_18ns_18_1_1_U2103                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_309                                                                                                                             |     32|
|1864  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1954                                                                                                                    |     32|
|1865  |    mac_muladd_10s_10s_18ns_18_1_1_U2104                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_310                                                                                                                             |     31|
|1866  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1953                                                                                                                    |     31|
|1867  |    mac_muladd_10s_10s_18ns_18_1_1_U2105                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_311                                                                                                                             |     45|
|1868  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1952                                                                                                                    |     45|
|1869  |    mac_muladd_10s_10s_18ns_18_1_1_U2106                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_312                                                                                                                             |     45|
|1870  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1951                                                                                                                    |     45|
|1871  |    mac_muladd_10s_10s_18ns_18_1_1_U2107                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_313                                                                                                                             |     38|
|1872  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1950                                                                                                                    |     38|
|1873  |    mac_muladd_10s_10s_18ns_18_1_1_U2108                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_314                                                                                                                             |     27|
|1874  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1949                                                                                                                    |     27|
|1875  |    mac_muladd_10s_10s_18ns_18_1_1_U2109                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_315                                                                                                                             |     50|
|1876  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1948                                                                                                                    |     50|
|1877  |    mac_muladd_10s_10s_18ns_18_1_1_U2110                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_316                                                                                                                             |     36|
|1878  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1947                                                                                                                    |     36|
|1879  |    mac_muladd_10s_10s_18ns_18_1_1_U2112                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_317                                                                                                                             |     26|
|1880  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1946                                                                                                                    |     26|
|1881  |    mac_muladd_10s_10s_18ns_18_1_1_U2113                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_318                                                                                                                             |     27|
|1882  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1945                                                                                                                    |     27|
|1883  |    mac_muladd_10s_10s_18ns_18_1_1_U2114                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_319                                                                                                                             |     31|
|1884  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1944                                                                                                                    |     31|
|1885  |    mac_muladd_10s_10s_18ns_18_1_1_U2115                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_320                                                                                                                             |     49|
|1886  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1943                                                                                                                    |     49|
|1887  |    mac_muladd_10s_10s_18ns_18_1_1_U2116                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_321                                                                                                                             |     31|
|1888  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1942                                                                                                                    |     31|
|1889  |    mac_muladd_10s_10s_18ns_18_1_1_U2117                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_322                                                                                                                             |     48|
|1890  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1941                                                                                                                    |     48|
|1891  |    mac_muladd_10s_10s_18ns_18_1_1_U2118                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_323                                                                                                                             |     32|
|1892  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1940                                                                                                                    |     32|
|1893  |    mac_muladd_10s_10s_18ns_18_1_1_U2119                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_324                                                                                                                             |     42|
|1894  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1939                                                                                                                    |     42|
|1895  |    mac_muladd_10s_10s_18ns_18_1_1_U2120                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_325                                                                                                                             |     34|
|1896  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1938                                                                                                                    |     34|
|1897  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__18  |      8|
|1898  |    mac_muladd_10s_10s_18ns_18_1_1_U2121                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_326                                                                                                                             |     50|
|1899  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1937                                                                                                                    |     50|
|1900  |    mac_muladd_10s_10s_18ns_18_1_1_U2122                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_327                                                                                                                             |     91|
|1901  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1936                                                                                                                    |     91|
|1902  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__31  |      8|
|1903  |    mac_muladd_10s_10s_18ns_18_1_1_U2123                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_328                                                                                                                             |     49|
|1904  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1935                                                                                                                    |     49|
|1905  |    mac_muladd_10s_10s_18ns_18_1_1_U2124                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_329                                                                                                                             |     32|
|1906  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1934                                                                                                                    |     32|
|1907  |    mac_muladd_10s_10s_18ns_18_1_1_U2125                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_330                                                                                                                             |     42|
|1908  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1933                                                                                                                    |     42|
|1909  |    mac_muladd_10s_10s_18ns_18_1_1_U2126                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_331                                                                                                                             |     30|
|1910  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1932                                                                                                                    |     30|
|1911  |    mac_muladd_10s_10s_18ns_18_1_1_U2127                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_332                                                                                                                             |     57|
|1912  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1931                                                                                                                    |     57|
|1913  |    mac_muladd_10s_10s_18ns_18_1_1_U2128                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_333                                                                                                                             |     31|
|1914  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1930                                                                                                                    |     31|
|1915  |    mac_muladd_10s_10s_18ns_18_1_1_U2129                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_334                                                                                                                             |     30|
|1916  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1929                                                                                                                    |     30|
|1917  |    mac_muladd_10s_10s_18ns_18_1_1_U2130                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_335                                                                                                                             |     49|
|1918  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1928                                                                                                                    |     49|
|1919  |    mac_muladd_10s_10s_18ns_18_1_1_U2131                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_336                                                                                                                             |     31|
|1920  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1927                                                                                                                    |     31|
|1921  |    mac_muladd_10s_10s_18ns_18_1_1_U2132                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_337                                                                                                                             |     30|
|1922  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1926                                                                                                                    |     30|
|1923  |    mac_muladd_10s_10s_18ns_18_1_1_U2133                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_338                                                                                                                             |     34|
|1924  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1925                                                                                                                    |     34|
|1925  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__68  |      8|
|1926  |    mac_muladd_10s_10s_18ns_18_1_1_U2134                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_339                                                                                                                             |     44|
|1927  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1924                                                                                                                    |     44|
|1928  |    mac_muladd_10s_10s_18ns_18_1_1_U2135                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_340                                                                                                                             |     36|
|1929  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1923                                                                                                                    |     36|
|1930  |    mac_muladd_10s_10s_18ns_18_1_1_U2137                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_341                                                                                                                             |     38|
|1931  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1922                                                                                                                    |     38|
|1932  |    mac_muladd_10s_10s_18ns_18_1_1_U2138                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_342                                                                                                                             |     39|
|1933  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1921                                                                                                                    |     39|
|1934  |    mac_muladd_10s_10s_18ns_18_1_1_U2139                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_343                                                                                                                             |     30|
|1935  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1920                                                                                                                    |     30|
|1936  |    mac_muladd_10s_10s_18ns_18_1_1_U2140                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_344                                                                                                                             |     54|
|1937  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1919                                                                                                                    |     54|
|1938  |    mac_muladd_10s_10s_18ns_18_1_1_U2141                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_345                                                                                                                             |     23|
|1939  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1918                                                                                                                    |     23|
|1940  |    mac_muladd_10s_10s_18ns_18_1_1_U2142                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_346                                                                                                                             |     55|
|1941  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1917                                                                                                                    |     55|
|1942  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__2   |      8|
|1943  |    mac_muladd_10s_10s_18ns_18_1_1_U2143                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_347                                                                                                                             |     26|
|1944  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1916                                                                                                                    |     26|
|1945  |    mac_muladd_10s_10s_18ns_18_1_1_U2144                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_348                                                                                                                             |     36|
|1946  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1915                                                                                                                    |     36|
|1947  |    mac_muladd_10s_10s_18ns_18_1_1_U2145                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_349                                                                                                                             |     37|
|1948  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1914                                                                                                                    |     37|
|1949  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__53  |      8|
|1950  |    mac_muladd_10s_10s_18ns_18_1_1_U2146                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_350                                                                                                                             |     47|
|1951  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1913                                                                                                                    |     47|
|1952  |    mac_muladd_10s_10s_18ns_18_1_1_U2147                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_351                                                                                                                             |    102|
|1953  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1912                                                                                                                    |    102|
|1954  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__34  |      8|
|1955  |    mac_muladd_10s_10s_18ns_18_1_1_U2148                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_352                                                                                                                             |     49|
|1956  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1911                                                                                                                    |     49|
|1957  |    mac_muladd_10s_10s_18ns_18_1_1_U2149                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_353                                                                                                                             |     35|
|1958  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1910                                                                                                                    |     35|
|1959  |    mac_muladd_10s_10s_18ns_18_1_1_U2150                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_354                                                                                                                             |     36|
|1960  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1909                                                                                                                    |     36|
|1961  |    mac_muladd_10s_10s_18ns_18_1_1_U2151                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_355                                                                                                                             |     24|
|1962  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1908                                                                                                                    |     24|
|1963  |    mac_muladd_10s_10s_18ns_18_1_1_U2152                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_356                                                                                                                             |     49|
|1964  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1907                                                                                                                    |     49|
|1965  |    mac_muladd_10s_10s_18ns_18_1_1_U2153                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_357                                                                                                                             |     27|
|1966  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1906                                                                                                                    |     27|
|1967  |    mac_muladd_10s_10s_18ns_18_1_1_U2154                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_358                                                                                                                             |     36|
|1968  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1905                                                                                                                    |     36|
|1969  |    mac_muladd_10s_10s_18ns_18_1_1_U2155                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_359                                                                                                                             |     57|
|1970  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1904                                                                                                                    |     57|
|1971  |    mac_muladd_10s_10s_18ns_18_1_1_U2156                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_360                                                                                                                             |     37|
|1972  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1903                                                                                                                    |     37|
|1973  |    mac_muladd_10s_10s_18ns_18_1_1_U2157                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_361                                                                                                                             |     35|
|1974  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1902                                                                                                                    |     35|
|1975  |    mac_muladd_10s_10s_18ns_18_1_1_U2158                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_362                                                                                                                             |     37|
|1976  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1901                                                                                                                    |     37|
|1977  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__7   |      8|
|1978  |    mac_muladd_10s_10s_18ns_18_1_1_U2159                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_363                                                                                                                             |     47|
|1979  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1900                                                                                                                    |     47|
|1980  |    mac_muladd_10s_10s_18ns_18_1_1_U2160                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_364                                                                                                                             |     36|
|1981  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1899                                                                                                                    |     36|
|1982  |    mac_muladd_10s_10s_18ns_18_1_1_U2162                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_365                                                                                                                             |     26|
|1983  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1898                                                                                                                    |     26|
|1984  |    mac_muladd_10s_10s_18ns_18_1_1_U2163                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_366                                                                                                                             |     27|
|1985  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1897                                                                                                                    |     27|
|1986  |    mac_muladd_10s_10s_18ns_18_1_1_U2164                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_367                                                                                                                             |     22|
|1987  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1896                                                                                                                    |     22|
|1988  |    mac_muladd_10s_10s_18ns_18_1_1_U2165                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_368                                                                                                                             |     41|
|1989  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1895                                                                                                                    |     41|
|1990  |    mac_muladd_10s_10s_18ns_18_1_1_U2166                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_369                                                                                                                             |     23|
|1991  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1894                                                                                                                    |     23|
|1992  |    mac_muladd_10s_10s_18ns_18_1_1_U2167                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_370                                                                                                                             |     54|
|1993  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1893                                                                                                                    |     54|
|1994  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__47  |      8|
|1995  |    mac_muladd_10s_10s_18ns_18_1_1_U2168                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_371                                                                                                                             |     30|
|1996  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1892                                                                                                                    |     30|
|1997  |    mac_muladd_10s_10s_18ns_18_1_1_U2169                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_372                                                                                                                             |     36|
|1998  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1891                                                                                                                    |     36|
|1999  |    mac_muladd_10s_10s_18ns_18_1_1_U2170                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_373                                                                                                                             |     27|
|2000  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1890                                                                                                                    |     27|
|2001  |    mac_muladd_10s_10s_18ns_18_1_1_U2171                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_374                                                                                                                             |     52|
|2002  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1889                                                                                                                    |     52|
|2003  |    mac_muladd_10s_10s_18ns_18_1_1_U2172                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_375                                                                                                                             |     90|
|2004  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1888                                                                                                                    |     90|
|2005  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__25  |      8|
|2006  |    mac_muladd_10s_10s_18ns_18_1_1_U2173                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_376                                                                                                                             |     46|
|2007  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1887                                                                                                                    |     46|
|2008  |    mac_muladd_10s_10s_18ns_18_1_1_U2174                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_377                                                                                                                             |     39|
|2009  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1886                                                                                                                    |     39|
|2010  |    mac_muladd_10s_10s_18ns_18_1_1_U2175                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_378                                                                                                                             |     43|
|2011  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1885                                                                                                                    |     43|
|2012  |    mac_muladd_10s_10s_18ns_18_1_1_U2176                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_379                                                                                                                             |     24|
|2013  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1884                                                                                                                    |     24|
|2014  |    mac_muladd_10s_10s_18ns_18_1_1_U2177                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_380                                                                                                                             |     49|
|2015  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1883                                                                                                                    |     49|
|2016  |    mac_muladd_10s_10s_18ns_18_1_1_U2178                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_381                                                                                                                             |     27|
|2017  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1882                                                                                                                    |     27|
|2018  |    mac_muladd_10s_10s_18ns_18_1_1_U2179                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_382                                                                                                                             |     24|
|2019  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1881                                                                                                                    |     24|
|2020  |    mac_muladd_10s_10s_18ns_18_1_1_U2180                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_383                                                                                                                             |     54|
|2021  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1880                                                                                                                    |     54|
|2022  |    mac_muladd_10s_10s_18ns_18_1_1_U2181                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_384                                                                                                                             |     36|
|2023  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1879                                                                                                                    |     36|
|2024  |    mac_muladd_10s_10s_18ns_18_1_1_U2182                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_385                                                                                                                             |     35|
|2025  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1878                                                                                                                    |     35|
|2026  |    mac_muladd_10s_10s_18ns_18_1_1_U2183                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_386                                                                                                                             |     37|
|2027  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1877                                                                                                                    |     37|
|2028  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__10  |      8|
|2029  |    mac_muladd_10s_10s_18ns_18_1_1_U2184                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_387                                                                                                                             |     47|
|2030  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1876                                                                                                                    |     47|
|2031  |    mac_muladd_10s_10s_18ns_18_1_1_U2185                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_388                                                                                                                             |     31|
|2032  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1875                                                                                                                    |     31|
|2033  |    mac_muladd_10s_10s_18ns_18_1_1_U2187                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_389                                                                                                                             |     26|
|2034  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1874                                                                                                                    |     26|
|2035  |    mac_muladd_10s_10s_18ns_18_1_1_U2188                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_390                                                                                                                             |     27|
|2036  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1873                                                                                                                    |     27|
|2037  |    mac_muladd_10s_10s_18ns_18_1_1_U2189                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_391                                                                                                                             |     22|
|2038  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1872                                                                                                                    |     22|
|2039  |    mac_muladd_10s_10s_18ns_18_1_1_U2190                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_392                                                                                                                             |     49|
|2040  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1871                                                                                                                    |     49|
|2041  |    mac_muladd_10s_10s_18ns_18_1_1_U2191                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_393                                                                                                                             |     38|
|2042  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1870                                                                                                                    |     38|
|2043  |    mac_muladd_10s_10s_18ns_18_1_1_U2192                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_394                                                                                                                             |     55|
|2044  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1869                                                                                                                    |     55|
|2045  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__64  |      8|
|2046  |    mac_muladd_10s_10s_18ns_18_1_1_U2193                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_395                                                                                                                             |     24|
|2047  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1868                                                                                                                    |     24|
|2048  |    mac_muladd_10s_10s_18ns_18_1_1_U2194                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_396                                                                                                                             |     36|
|2049  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1867                                                                                                                    |     36|
|2050  |    mac_muladd_10s_10s_18ns_18_1_1_U2195                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_397                                                                                                                             |     35|
|2051  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1866                                                                                                                    |     35|
|2052  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__26  |      8|
|2053  |    mac_muladd_10s_10s_18ns_18_1_1_U2196                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_398                                                                                                                             |     47|
|2054  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1865                                                                                                                    |     47|
|2055  |    mac_muladd_10s_10s_18ns_18_1_1_U2197                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_399                                                                                                                             |     91|
|2056  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1864                                                                                                                    |     91|
|2057  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__48  |      8|
|2058  |    mac_muladd_10s_10s_18ns_18_1_1_U2198                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_400                                                                                                                             |     54|
|2059  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1863                                                                                                                    |     54|
|2060  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__35  |      8|
|2061  |    mac_muladd_10s_10s_18ns_18_1_1_U2199                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_401                                                                                                                             |     30|
|2062  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1862                                                                                                                    |     30|
|2063  |    mac_muladd_10s_10s_18ns_18_1_1_U2200                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_402                                                                                                                             |     42|
|2064  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1861                                                                                                                    |     42|
|2065  |    mac_muladd_10s_10s_18ns_18_1_1_U2201                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_403                                                                                                                             |     40|
|2066  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1860                                                                                                                    |     40|
|2067  |    mac_muladd_10s_10s_18ns_18_1_1_U2202                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_404                                                                                                                             |     54|
|2068  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1859                                                                                                                    |     54|
|2069  |    mac_muladd_10s_10s_18ns_18_1_1_U2203                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_405                                                                                                                             |     31|
|2070  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1858                                                                                                                    |     31|
|2071  |    mac_muladd_10s_10s_18ns_18_1_1_U2204                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_406                                                                                                                             |     30|
|2072  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1857                                                                                                                    |     30|
|2073  |    mac_muladd_10s_10s_18ns_18_1_1_U2205                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_407                                                                                                                             |     49|
|2074  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1856                                                                                                                    |     49|
|2075  |    mac_muladd_10s_10s_18ns_18_1_1_U2206                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_408                                                                                                                             |     31|
|2076  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1855                                                                                                                    |     31|
|2077  |    mac_muladd_10s_10s_18ns_18_1_1_U2207                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_409                                                                                                                             |     38|
|2078  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1854                                                                                                                    |     38|
|2079  |    mac_muladd_10s_10s_18ns_18_1_1_U2208                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_410                                                                                                                             |     37|
|2080  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1853                                                                                                                    |     37|
|2081  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__41  |      8|
|2082  |    mac_muladd_10s_10s_18ns_18_1_1_U2209                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_411                                                                                                                             |     50|
|2083  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1852                                                                                                                    |     50|
|2084  |    mac_muladd_10s_10s_18ns_18_1_1_U2210                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_412                                                                                                                             |     22|
|2085  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1851                                                                                                                    |     22|
|2086  |    mac_muladd_10s_10s_18ns_18_1_1_U2212                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_413                                                                                                                             |     30|
|2087  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1850                                                                                                                    |     30|
|2088  |    mac_muladd_10s_10s_18ns_18_1_1_U2213                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_414                                                                                                                             |     31|
|2089  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1849                                                                                                                    |     31|
|2090  |    mac_muladd_10s_10s_18ns_18_1_1_U2214                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_415                                                                                                                             |     24|
|2091  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1848                                                                                                                    |     24|
|2092  |    mac_muladd_10s_10s_18ns_18_1_1_U2215                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_416                                                                                                                             |     43|
|2093  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1847                                                                                                                    |     43|
|2094  |    mac_muladd_10s_10s_18ns_18_1_1_U2216                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_417                                                                                                                             |     31|
|2095  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1846                                                                                                                    |     31|
|2096  |    mac_muladd_10s_10s_18ns_18_1_1_U2217                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_418                                                                                                                             |     54|
|2097  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1845                                                                                                                    |     54|
|2098  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__43  |      8|
|2099  |    mac_muladd_10s_10s_18ns_18_1_1_U2218                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_419                                                                                                                             |     38|
|2100  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1844                                                                                                                    |     38|
|2101  |    mac_muladd_10s_10s_18ns_18_1_1_U2219                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_420                                                                                                                             |     49|
|2102  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1843                                                                                                                    |     49|
|2103  |    mac_muladd_10s_10s_18ns_18_1_1_U2220                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_421                                                                                                                             |     35|
|2104  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1842                                                                                                                    |     35|
|2105  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__14  |      8|
|2106  |    mac_muladd_10s_10s_18ns_18_1_1_U2221                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_422                                                                                                                             |     46|
|2107  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1841                                                                                                                    |     46|
|2108  |    mac_muladd_10s_10s_18ns_18_1_1_U2222                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_423                                                                                                                             |     91|
|2109  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1840                                                                                                                    |     91|
|2110  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__4   |      8|
|2111  |    mac_muladd_10s_10s_18ns_18_1_1_U2223                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_424                                                                                                                             |     56|
|2112  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1839                                                                                                                    |     56|
|2113  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__8   |      8|
|2114  |    mac_muladd_10s_10s_18ns_18_1_1_U2224                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_425                                                                                                                             |     36|
|2115  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1838                                                                                                                    |     36|
|2116  |    mac_muladd_10s_10s_18ns_18_1_1_U2225                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_426                                                                                                                             |     38|
|2117  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1837                                                                                                                    |     38|
|2118  |    mac_muladd_10s_10s_18ns_18_1_1_U2226                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_427                                                                                                                             |     37|
|2119  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1836                                                                                                                    |     37|
|2120  |    mac_muladd_10s_10s_18ns_18_1_1_U2227                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_428                                                                                                                             |     54|
|2121  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1835                                                                                                                    |     54|
|2122  |    mac_muladd_10s_10s_18ns_18_1_1_U2228                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_429                                                                                                                             |     25|
|2123  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1834                                                                                                                    |     25|
|2124  |    mac_muladd_10s_10s_18ns_18_1_1_U2229                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_430                                                                                                                             |     30|
|2125  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1833                                                                                                                    |     30|
|2126  |    mac_muladd_10s_10s_18ns_18_1_1_U2230                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_431                                                                                                                             |     45|
|2127  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1832                                                                                                                    |     45|
|2128  |    mac_muladd_10s_10s_18ns_18_1_1_U2231                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_432                                                                                                                             |     31|
|2129  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1831                                                                                                                    |     31|
|2130  |    mac_muladd_10s_10s_18ns_18_1_1_U2232                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_433                                                                                                                             |     30|
|2131  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1830                                                                                                                    |     30|
|2132  |    mac_muladd_10s_10s_18ns_18_1_1_U2233                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_434                                                                                                                             |     35|
|2133  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1829                                                                                                                    |     35|
|2134  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel      |      8|
|2135  |    mac_muladd_10s_10s_18ns_18_1_1_U2234                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_435                                                                                                                             |     54|
|2136  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1828                                                                                                                    |     54|
|2137  |    mac_muladd_10s_10s_18ns_18_1_1_U2235                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_436                                                                                                                             |     32|
|2138  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1827                                                                                                                    |     32|
|2139  |    mac_muladd_10s_10s_18ns_18_1_1_U2237                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_437                                                                                                                             |     24|
|2140  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1826                                                                                                                    |     24|
|2141  |    mac_muladd_10s_10s_18ns_18_1_1_U2238                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_438                                                                                                                             |     25|
|2142  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1825                                                                                                                    |     25|
|2143  |    mac_muladd_10s_10s_18ns_18_1_1_U2239                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_439                                                                                                                             |     31|
|2144  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1824                                                                                                                    |     31|
|2145  |    mac_muladd_10s_10s_18ns_18_1_1_U2240                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_440                                                                                                                             |     49|
|2146  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1823                                                                                                                    |     49|
|2147  |    mac_muladd_10s_10s_18ns_18_1_1_U2241                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_441                                                                                                                             |     25|
|2148  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1822                                                                                                                    |     25|
|2149  |    mac_muladd_10s_10s_18ns_18_1_1_U2242                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_442                                                                                                                             |     50|
|2150  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1821                                                                                                                    |     50|
|2151  |    mac_muladd_10s_10s_18ns_18_1_1_U2243                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_443                                                                                                                             |     37|
|2152  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1820                                                                                                                    |     37|
|2153  |    mac_muladd_10s_10s_18ns_18_1_1_U2244                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_444                                                                                                                             |     36|
|2154  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1819                                                                                                                    |     36|
|2155  |    mac_muladd_10s_10s_18ns_18_1_1_U2245                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_445                                                                                                                             |     30|
|2156  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1818                                                                                                                    |     30|
|2157  |    mac_muladd_10s_10s_18ns_18_1_1_U2246                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_446                                                                                                                             |     49|
|2158  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1817                                                                                                                    |     49|
|2159  |    mac_muladd_10s_10s_18ns_18_1_1_U2247                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_447                                                                                                                             |     84|
|2160  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1816                                                                                                                    |     84|
|2161  |    mac_muladd_10s_10s_18ns_18_1_1_U2248                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_448                                                                                                                             |     47|
|2162  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1815                                                                                                                    |     47|
|2163  |    mac_muladd_10s_10s_18ns_18_1_1_U2249                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_449                                                                                                                             |     30|
|2164  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1814                                                                                                                    |     30|
|2165  |    mac_muladd_10s_10s_18ns_18_1_1_U2250                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_450                                                                                                                             |     50|
|2166  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1813                                                                                                                    |     50|
|2167  |    mac_muladd_10s_10s_18ns_18_1_1_U2251                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_451                                                                                                                             |     35|
|2168  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1812                                                                                                                    |     35|
|2169  |    mac_muladd_10s_10s_18ns_18_1_1_U2252                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_452                                                                                                                             |     57|
|2170  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1811                                                                                                                    |     57|
|2171  |    mac_muladd_10s_10s_18ns_18_1_1_U2253                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_453                                                                                                                             |     36|
|2172  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1810                                                                                                                    |     36|
|2173  |    mac_muladd_10s_10s_18ns_18_1_1_U2254                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_454                                                                                                                             |     30|
|2174  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1809                                                                                                                    |     30|
|2175  |    mac_muladd_10s_10s_18ns_18_1_1_U2255                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_455                                                                                                                             |     49|
|2176  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1808                                                                                                                    |     49|
|2177  |    mac_muladd_10s_10s_18ns_18_1_1_U2256                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_456                                                                                                                             |     41|
|2178  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1807                                                                                                                    |     41|
|2179  |    mac_muladd_10s_10s_18ns_18_1_1_U2257                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_457                                                                                                                             |     35|
|2180  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1806                                                                                                                    |     35|
|2181  |    mac_muladd_10s_10s_18ns_18_1_1_U2258                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_458                                                                                                                             |     28|
|2182  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1805                                                                                                                    |     28|
|2183  |    mac_muladd_10s_10s_18ns_18_1_1_U2259                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_459                                                                                                                             |     50|
|2184  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1804                                                                                                                    |     50|
|2185  |    mac_muladd_10s_10s_18ns_18_1_1_U2260                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_460                                                                                                                             |     38|
|2186  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1803                                                                                                                    |     38|
|2187  |    mac_muladd_10s_10s_18ns_18_1_1_U2262                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_461                                                                                                                             |     30|
|2188  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1802                                                                                                                    |     30|
|2189  |    mac_muladd_10s_10s_18ns_18_1_1_U2263                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_462                                                                                                                             |     31|
|2190  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1801                                                                                                                    |     31|
|2191  |    mac_muladd_10s_10s_18ns_18_1_1_U2264                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_463                                                                                                                             |     32|
|2192  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1800                                                                                                                    |     32|
|2193  |    mac_muladd_10s_10s_18ns_18_1_1_U2265                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_464                                                                                                                             |     49|
|2194  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1799                                                                                                                    |     49|
|2195  |    mac_muladd_10s_10s_18ns_18_1_1_U2266                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_465                                                                                                                             |     31|
|2196  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1798                                                                                                                    |     31|
|2197  |    mac_muladd_10s_10s_18ns_18_1_1_U2267                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_466                                                                                                                             |     48|
|2198  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1797                                                                                                                    |     48|
|2199  |    mac_muladd_10s_10s_18ns_18_1_1_U2268                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_467                                                                                                                             |     43|
|2200  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1796                                                                                                                    |     43|
|2201  |    mac_muladd_10s_10s_18ns_18_1_1_U2269                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_468                                                                                                                             |     34|
|2202  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1795                                                                                                                    |     34|
|2203  |    mac_muladd_10s_10s_18ns_18_1_1_U2270                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_469                                                                                                                             |     28|
|2204  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1794                                                                                                                    |     28|
|2205  |    mac_muladd_10s_10s_18ns_18_1_1_U2271                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_470                                                                                                                             |     42|
|2206  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1793                                                                                                                    |     42|
|2207  |    mac_muladd_10s_10s_18ns_18_1_1_U2272                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_471                                                                                                                             |     84|
|2208  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1792                                                                                                                    |     84|
|2209  |    mac_muladd_10s_10s_18ns_18_1_1_U2273                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_472                                                                                                                             |     46|
|2210  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1791                                                                                                                    |     46|
|2211  |    mac_muladd_10s_10s_18ns_18_1_1_U2274                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_473                                                                                                                             |     39|
|2212  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1790                                                                                                                    |     39|
|2213  |    mac_muladd_10s_10s_18ns_18_1_1_U2275                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_474                                                                                                                             |     47|
|2214  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1789                                                                                                                    |     47|
|2215  |    mac_muladd_10s_10s_18ns_18_1_1_U2276                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_475                                                                                                                             |     36|
|2216  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1788                                                                                                                    |     36|
|2217  |    mac_muladd_10s_10s_18ns_18_1_1_U2277                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_476                                                                                                                             |     60|
|2218  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1787                                                                                                                    |     60|
|2219  |    mac_muladd_10s_10s_18ns_18_1_1_U2278                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_477                                                                                                                             |     25|
|2220  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1786                                                                                                                    |     25|
|2221  |    mac_muladd_10s_10s_18ns_18_1_1_U2279                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_478                                                                                                                             |     32|
|2222  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1785                                                                                                                    |     32|
|2223  |    mac_muladd_10s_10s_18ns_18_1_1_U2280                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_479                                                                                                                             |     49|
|2224  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1784                                                                                                                    |     49|
|2225  |    mac_muladd_10s_10s_18ns_18_1_1_U2281                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_480                                                                                                                             |     33|
|2226  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1783                                                                                                                    |     33|
|2227  |    mac_muladd_10s_10s_18ns_18_1_1_U2282                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_481                                                                                                                             |     35|
|2228  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1782                                                                                                                    |     35|
|2229  |    mac_muladd_10s_10s_18ns_18_1_1_U2283                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_482                                                                                                                             |     28|
|2230  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1781                                                                                                                    |     28|
|2231  |    mac_muladd_10s_10s_18ns_18_1_1_U2284                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_483                                                                                                                             |     47|
|2232  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1780                                                                                                                    |     47|
|2233  |    mac_muladd_10s_10s_18ns_18_1_1_U2285                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_484                                                                                                                             |     34|
|2234  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1779                                                                                                                    |     34|
|2235  |    mac_muladd_10s_10s_18ns_18_1_1_U2287                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_485                                                                                                                             |     24|
|2236  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1778                                                                                                                    |     24|
|2237  |    mac_muladd_10s_10s_18ns_18_1_1_U2288                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_486                                                                                                                             |     39|
|2238  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1777                                                                                                                    |     39|
|2239  |    mac_muladd_10s_10s_18ns_18_1_1_U2289                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_487                                                                                                                             |     32|
|2240  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1776                                                                                                                    |     32|
|2241  |    mac_muladd_10s_10s_18ns_18_1_1_U2290                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_488                                                                                                                             |     61|
|2242  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1775                                                                                                                    |     61|
|2243  |    mac_muladd_10s_10s_18ns_18_1_1_U2291                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_489                                                                                                                             |     43|
|2244  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1774                                                                                                                    |     43|
|2245  |    mac_muladd_10s_10s_18ns_18_1_1_U2292                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_490                                                                                                                             |     57|
|2246  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1773                                                                                                                    |     57|
|2247  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__30  |      8|
|2248  |    mac_muladd_10s_10s_18ns_18_1_1_U2293                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_491                                                                                                                             |     40|
|2249  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1772                                                                                                                    |     40|
|2250  |    mac_muladd_10s_10s_18ns_18_1_1_U2294                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_492                                                                                                                             |     34|
|2251  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1771                                                                                                                    |     34|
|2252  |    mac_muladd_10s_10s_18ns_18_1_1_U2295                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_493                                                                                                                             |     35|
|2253  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1770                                                                                                                    |     35|
|2254  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__60  |      8|
|2255  |    mac_muladd_10s_10s_18ns_18_1_1_U2296                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_494                                                                                                                             |     47|
|2256  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1769                                                                                                                    |     47|
|2257  |    mac_muladd_10s_10s_18ns_18_1_1_U2297                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_495                                                                                                                             |     84|
|2258  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1768                                                                                                                    |     84|
|2259  |    mac_muladd_10s_10s_18ns_18_1_1_U2298                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_496                                                                                                                             |     56|
|2260  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1767                                                                                                                    |     56|
|2261  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__44  |      8|
|2262  |    mac_muladd_10s_10s_18ns_18_1_1_U2299                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_497                                                                                                                             |     36|
|2263  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1766                                                                                                                    |     36|
|2264  |    mac_muladd_10s_10s_18ns_18_1_1_U2300                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_498                                                                                                                             |     48|
|2265  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1765                                                                                                                    |     48|
|2266  |    mac_muladd_10s_10s_18ns_18_1_1_U2301                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_499                                                                                                                             |     26|
|2267  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1764                                                                                                                    |     26|
|2268  |    mac_muladd_10s_10s_18ns_18_1_1_U2302                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_500                                                                                                                             |     57|
|2269  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1763                                                                                                                    |     57|
|2270  |    mac_muladd_10s_10s_18ns_18_1_1_U2303                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_501                                                                                                                             |     27|
|2271  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1762                                                                                                                    |     27|
|2272  |    mac_muladd_10s_10s_18ns_18_1_1_U2304                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_502                                                                                                                             |     26|
|2273  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1761                                                                                                                    |     26|
|2274  |    mac_muladd_10s_10s_18ns_18_1_1_U2305                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_503                                                                                                                             |     45|
|2275  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1760                                                                                                                    |     45|
|2276  |    mac_muladd_10s_10s_18ns_18_1_1_U2306                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_504                                                                                                                             |     25|
|2277  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1759                                                                                                                    |     25|
|2278  |    mac_muladd_10s_10s_18ns_18_1_1_U2307                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_505                                                                                                                             |     30|
|2279  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1758                                                                                                                    |     30|
|2280  |    mac_muladd_10s_10s_18ns_18_1_1_U2308                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_506                                                                                                                             |     40|
|2281  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1757                                                                                                                    |     40|
|2282  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__17  |      8|
|2283  |    mac_muladd_10s_10s_18ns_18_1_1_U2309                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_507                                                                                                                             |     47|
|2284  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1756                                                                                                                    |     47|
|2285  |    mac_muladd_10s_10s_18ns_18_1_1_U2310                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_508                                                                                                                             |     32|
|2286  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1755                                                                                                                    |     32|
|2287  |    mac_muladd_10s_10s_18ns_18_1_1_U2312                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_509                                                                                                                             |     35|
|2288  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1754                                                                                                                    |     35|
|2289  |    mac_muladd_10s_10s_18ns_18_1_1_U2313                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_510                                                                                                                             |     35|
|2290  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1753                                                                                                                    |     35|
|2291  |    mac_muladd_10s_10s_18ns_18_1_1_U2314                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_511                                                                                                                             |     26|
|2292  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1752                                                                                                                    |     26|
|2293  |    mac_muladd_10s_10s_18ns_18_1_1_U2315                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_512                                                                                                                             |     45|
|2294  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1751                                                                                                                    |     45|
|2295  |    mac_muladd_10s_10s_18ns_18_1_1_U2316                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_513                                                                                                                             |     25|
|2296  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1750                                                                                                                    |     25|
|2297  |    mac_muladd_10s_10s_18ns_18_1_1_U2317                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_514                                                                                                                             |     57|
|2298  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1749                                                                                                                    |     57|
|2299  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__6   |      8|
|2300  |    mac_muladd_10s_10s_18ns_18_1_1_U2318                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_515                                                                                                                             |     22|
|2301  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1748                                                                                                                    |     22|
|2302  |    mac_muladd_10s_10s_18ns_18_1_1_U2319                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_516                                                                                                                             |     34|
|2303  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1747                                                                                                                    |     34|
|2304  |    mac_muladd_10s_10s_18ns_18_1_1_U2320                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_517                                                                                                                             |     34|
|2305  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1746                                                                                                                    |     34|
|2306  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__71  |      8|
|2307  |    mac_muladd_10s_10s_18ns_18_1_1_U2321                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_518                                                                                                                             |     36|
|2308  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1745                                                                                                                    |     36|
|2309  |    mac_muladd_10s_10s_18ns_18_1_1_U2322                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_519                                                                                                                             |     90|
|2310  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1744                                                                                                                    |     90|
|2311  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__20  |      8|
|2312  |    mac_muladd_10s_10s_18ns_18_1_1_U2323                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_520                                                                                                                             |     56|
|2313  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1743                                                                                                                    |     56|
|2314  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__61  |      8|
|2315  |    mac_muladd_10s_10s_18ns_18_1_1_U2324                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_521                                                                                                                             |     31|
|2316  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1742                                                                                                                    |     31|
|2317  |    mac_muladd_10s_10s_18ns_18_1_1_U2325                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_522                                                                                                                             |     43|
|2318  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1741                                                                                                                    |     43|
|2319  |    mac_muladd_10s_10s_18ns_18_1_1_U2326                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_523                                                                                                                             |     22|
|2320  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1740                                                                                                                    |     22|
|2321  |    mac_muladd_10s_10s_18ns_18_1_1_U2327                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_524                                                                                                                             |     56|
|2322  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1739                                                                                                                    |     56|
|2323  |    mac_muladd_10s_10s_18ns_18_1_1_U2328                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_525                                                                                                                             |     36|
|2324  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1738                                                                                                                    |     36|
|2325  |    mac_muladd_10s_10s_18ns_18_1_1_U2329                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_526                                                                                                                             |     46|
|2326  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1737                                                                                                                    |     46|
|2327  |    mac_muladd_10s_10s_18ns_18_1_1_U2330                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_527                                                                                                                             |     45|
|2328  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1736                                                                                                                    |     45|
|2329  |    mac_muladd_10s_10s_18ns_18_1_1_U2331                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_528                                                                                                                             |     25|
|2330  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1735                                                                                                                    |     25|
|2331  |    mac_muladd_10s_10s_18ns_18_1_1_U2332                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_529                                                                                                                             |     39|
|2332  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1734                                                                                                                    |     39|
|2333  |    mac_muladd_10s_10s_18ns_18_1_1_U2333                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_530                                                                                                                             |     37|
|2334  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1733                                                                                                                    |     37|
|2335  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__57  |      8|
|2336  |    mac_muladd_10s_10s_18ns_18_1_1_U2334                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_531                                                                                                                             |     47|
|2337  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1732                                                                                                                    |     47|
|2338  |    mac_muladd_10s_10s_18ns_18_1_1_U2335                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_532                                                                                                                             |     39|
|2339  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1731                                                                                                                    |     39|
|2340  |    mac_muladd_10s_10s_18ns_18_1_1_U2337                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_533                                                                                                                             |     26|
|2341  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1730                                                                                                                    |     26|
|2342  |    mac_muladd_10s_10s_18ns_18_1_1_U2338                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_534                                                                                                                             |     27|
|2343  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1729                                                                                                                    |     27|
|2344  |    mac_muladd_10s_10s_18ns_18_1_1_U2339                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_535                                                                                                                             |     26|
|2345  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1728                                                                                                                    |     26|
|2346  |    mac_muladd_10s_10s_18ns_18_1_1_U2340                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_536                                                                                                                             |     49|
|2347  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1727                                                                                                                    |     49|
|2348  |    mac_muladd_10s_10s_18ns_18_1_1_U2341                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_537                                                                                                                             |     32|
|2349  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1726                                                                                                                    |     32|
|2350  |    mac_muladd_10s_10s_18ns_18_1_1_U2342                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_538                                                                                                                             |     55|
|2351  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1725                                                                                                                    |     55|
|2352  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__28  |      8|
|2353  |    mac_muladd_10s_10s_18ns_18_1_1_U2343                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_539                                                                                                                             |     22|
|2354  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1724                                                                                                                    |     22|
|2355  |    mac_muladd_10s_10s_18ns_18_1_1_U2344                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_540                                                                                                                             |     47|
|2356  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1723                                                                                                                    |     47|
|2357  |    mac_muladd_10s_10s_18ns_18_1_1_U2345                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_541                                                                                                                             |     35|
|2358  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1722                                                                                                                    |     35|
|2359  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__19  |      8|
|2360  |    mac_muladd_10s_10s_18ns_18_1_1_U2346                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_542                                                                                                                             |     42|
|2361  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1721                                                                                                                    |     42|
|2362  |    mac_muladd_10s_10s_18ns_18_1_1_U2347                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_543                                                                                                                             |     96|
|2363  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1720                                                                                                                    |     96|
|2364  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__76  |      8|
|2365  |    mac_muladd_10s_10s_18ns_18_1_1_U2348                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_544                                                                                                                             |     56|
|2366  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1719                                                                                                                    |     56|
|2367  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__75  |      8|
|2368  |    mac_muladd_10s_10s_18ns_18_1_1_U2349                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_545                                                                                                                             |     31|
|2369  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1718                                                                                                                    |     31|
|2370  |    mac_muladd_10s_10s_18ns_18_1_1_U2350                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_546                                                                                                                             |     47|
|2371  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1717                                                                                                                    |     47|
|2372  |    mac_muladd_10s_10s_18ns_18_1_1_U2351                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_547                                                                                                                             |     35|
|2373  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1716                                                                                                                    |     35|
|2374  |    mac_muladd_10s_10s_18ns_18_1_1_U2352                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_548                                                                                                                             |     56|
|2375  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1715                                                                                                                    |     56|
|2376  |    mac_muladd_10s_10s_18ns_18_1_1_U2353                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_549                                                                                                                             |     32|
|2377  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1714                                                                                                                    |     32|
|2378  |    mac_muladd_10s_10s_18ns_18_1_1_U2354                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_550                                                                                                                             |     31|
|2379  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1713                                                                                                                    |     31|
|2380  |    mac_muladd_10s_10s_18ns_18_1_1_U2355                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_551                                                                                                                             |     45|
|2381  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1712                                                                                                                    |     45|
|2382  |    mac_muladd_10s_10s_18ns_18_1_1_U2356                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_552                                                                                                                             |     32|
|2383  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1711                                                                                                                    |     32|
|2384  |    mac_muladd_10s_10s_18ns_18_1_1_U2357                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_553                                                                                                                             |     39|
|2385  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1710                                                                                                                    |     39|
|2386  |    mac_muladd_10s_10s_18ns_18_1_1_U2358                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_554                                                                                                                             |     37|
|2387  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1709                                                                                                                    |     37|
|2388  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__22  |      8|
|2389  |    mac_muladd_10s_10s_18ns_18_1_1_U2359                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_555                                                                                                                             |     59|
|2390  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1708                                                                                                                    |     59|
|2391  |    mac_muladd_10s_10s_18ns_18_1_1_U2360                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_556                                                                                                                             |     26|
|2392  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1707                                                                                                                    |     26|
|2393  |    mac_muladd_10s_10s_18ns_18_1_1_U2362                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_557                                                                                                                             |     31|
|2394  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1706                                                                                                                    |     31|
|2395  |    mac_muladd_10s_10s_18ns_18_1_1_U2363                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_558                                                                                                                             |     27|
|2396  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1705                                                                                                                    |     27|
|2397  |    mac_muladd_10s_10s_18ns_18_1_1_U2364                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_559                                                                                                                             |     22|
|2398  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1704                                                                                                                    |     22|
|2399  |    mac_muladd_10s_10s_18ns_18_1_1_U2365                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_560                                                                                                                             |     51|
|2400  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1703                                                                                                                    |     51|
|2401  |    mac_muladd_10s_10s_18ns_18_1_1_U2366                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_561                                                                                                                             |     32|
|2402  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1702                                                                                                                    |     32|
|2403  |    mac_muladd_10s_10s_18ns_18_1_1_U2367                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_562                                                                                                                             |     48|
|2404  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1701                                                                                                                    |     48|
|2405  |    mac_muladd_10s_10s_18ns_18_1_1_U2368                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_563                                                                                                                             |     24|
|2406  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1700                                                                                                                    |     24|
|2407  |    mac_muladd_10s_10s_18ns_18_1_1_U2369                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_564                                                                                                                             |     36|
|2408  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1699                                                                                                                    |     36|
|2409  |    mac_muladd_10s_10s_18ns_18_1_1_U2370                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_565                                                                                                                             |     30|
|2410  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1698                                                                                                                    |     30|
|2411  |    mac_muladd_10s_10s_18ns_18_1_1_U2371                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_566                                                                                                                             |     44|
|2412  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1697                                                                                                                    |     44|
|2413  |    mac_muladd_10s_10s_18ns_18_1_1_U2372                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_567                                                                                                                             |     93|
|2414  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1696                                                                                                                    |     93|
|2415  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__9   |      8|
|2416  |    mac_muladd_10s_10s_18ns_18_1_1_U2373                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_568                                                                                                                             |     56|
|2417  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1695                                                                                                                    |     56|
|2418  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__73  |      8|
|2419  |    mac_muladd_10s_10s_18ns_18_1_1_U2374                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_569                                                                                                                             |     30|
|2420  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1694                                                                                                                    |     30|
|2421  |    mac_muladd_10s_10s_18ns_18_1_1_U2375                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_570                                                                                                                             |     36|
|2422  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1693                                                                                                                    |     36|
|2423  |    mac_muladd_10s_10s_18ns_18_1_1_U2376                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_571                                                                                                                             |     31|
|2424  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1692                                                                                                                    |     31|
|2425  |    mac_muladd_10s_10s_18ns_18_1_1_U2377                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_572                                                                                                                             |     54|
|2426  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1691                                                                                                                    |     54|
|2427  |    mac_muladd_10s_10s_18ns_18_1_1_U2378                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_573                                                                                                                             |     25|
|2428  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1690                                                                                                                    |     25|
|2429  |    mac_muladd_10s_10s_18ns_18_1_1_U2379                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_574                                                                                                                             |     38|
|2430  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1689                                                                                                                    |     38|
|2431  |    mac_muladd_10s_10s_18ns_18_1_1_U2380                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_575                                                                                                                             |     43|
|2432  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1688                                                                                                                    |     43|
|2433  |    mac_muladd_10s_10s_18ns_18_1_1_U2381                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_576                                                                                                                             |     38|
|2434  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1687                                                                                                                    |     38|
|2435  |    mac_muladd_10s_10s_18ns_18_1_1_U2382                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_577                                                                                                                             |     31|
|2436  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1686                                                                                                                    |     31|
|2437  |    mac_muladd_10s_10s_18ns_18_1_1_U2383                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_578                                                                                                                             |     34|
|2438  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1685                                                                                                                    |     34|
|2439  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__69  |      8|
|2440  |    mac_muladd_10s_10s_18ns_18_1_1_U2384                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_579                                                                                                                             |     42|
|2441  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1684                                                                                                                    |     42|
|2442  |    mac_muladd_10s_10s_18ns_18_1_1_U2385                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_580                                                                                                                             |     38|
|2443  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1683                                                                                                                    |     38|
|2444  |    mac_muladd_10s_10s_18ns_18_1_1_U2387                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_581                                                                                                                             |     24|
|2445  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1682                                                                                                                    |     24|
|2446  |    mac_muladd_10s_10s_18ns_18_1_1_U2388                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_582                                                                                                                             |     37|
|2447  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1681                                                                                                                    |     37|
|2448  |    mac_muladd_10s_10s_18ns_18_1_1_U2389                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_583                                                                                                                             |     31|
|2449  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1680                                                                                                                    |     31|
|2450  |    mac_muladd_10s_10s_18ns_18_1_1_U2390                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_584                                                                                                                             |     43|
|2451  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1679                                                                                                                    |     43|
|2452  |    mac_muladd_10s_10s_18ns_18_1_1_U2391                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_585                                                                                                                             |     40|
|2453  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1678                                                                                                                    |     40|
|2454  |    mac_muladd_10s_10s_18ns_18_1_1_U2392                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_586                                                                                                                             |     57|
|2455  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1677                                                                                                                    |     57|
|2456  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__13  |      8|
|2457  |    mac_muladd_10s_10s_18ns_18_1_1_U2393                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_587                                                                                                                             |     26|
|2458  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1676                                                                                                                    |     26|
|2459  |    mac_muladd_10s_10s_18ns_18_1_1_U2394                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_588                                                                                                                             |     38|
|2460  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1675                                                                                                                    |     38|
|2461  |    mac_muladd_10s_10s_18ns_18_1_1_U2395                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_589                                                                                                                             |     34|
|2462  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1674                                                                                                                    |     34|
|2463  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__56  |      8|
|2464  |    mac_muladd_10s_10s_18ns_18_1_1_U2396                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_590                                                                                                                             |     50|
|2465  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1673                                                                                                                    |     50|
|2466  |    mac_muladd_10s_10s_18ns_18_1_1_U2397                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_591                                                                                                                             |     96|
|2467  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1672                                                                                                                    |     96|
|2468  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__54  |      8|
|2469  |    mac_muladd_10s_10s_18ns_18_1_1_U2398                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_592                                                                                                                             |     56|
|2470  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1671                                                                                                                    |     56|
|2471  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__59  |      8|
|2472  |    mac_muladd_10s_10s_18ns_18_1_1_U2399                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_593                                                                                                                             |     37|
|2473  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1670                                                                                                                    |     37|
|2474  |    mac_muladd_10s_10s_18ns_18_1_1_U2400                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_594                                                                                                                             |     50|
|2475  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1669                                                                                                                    |     50|
|2476  |    mac_muladd_10s_10s_18ns_18_1_1_U2401                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_595                                                                                                                             |     38|
|2477  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1668                                                                                                                    |     38|
|2478  |    mac_muladd_10s_10s_18ns_18_1_1_U2402                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_596                                                                                                                             |     57|
|2479  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1667                                                                                                                    |     57|
|2480  |    mac_muladd_10s_10s_18ns_18_1_1_U2403                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_597                                                                                                                             |     37|
|2481  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1666                                                                                                                    |     37|
|2482  |    mac_muladd_10s_10s_18ns_18_1_1_U2404                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_598                                                                                                                             |     35|
|2483  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1665                                                                                                                    |     35|
|2484  |    mac_muladd_10s_10s_18ns_18_1_1_U2405                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_599                                                                                                                             |     55|
|2485  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1664                                                                                                                    |     55|
|2486  |    mac_muladd_10s_10s_18ns_18_1_1_U2406                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_600                                                                                                                             |     39|
|2487  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1663                                                                                                                    |     39|
|2488  |    mac_muladd_10s_10s_18ns_18_1_1_U2407                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_601                                                                                                                             |     38|
|2489  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1662                                                                                                                    |     38|
|2490  |    mac_muladd_10s_10s_18ns_18_1_1_U2408                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_602                                                                                                                             |     37|
|2491  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1661                                                                                                                    |     37|
|2492  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__70  |      8|
|2493  |    mac_muladd_10s_10s_18ns_18_1_1_U2409                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_603                                                                                                                             |     36|
|2494  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1660                                                                                                                    |     36|
|2495  |    mac_muladd_10s_10s_18ns_18_1_1_U2410                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_604                                                                                                                             |     24|
|2496  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1659                                                                                                                    |     24|
|2497  |    mac_muladd_10s_10s_18ns_18_1_1_U2412                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_605                                                                                                                             |     24|
|2498  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1658                                                                                                                    |     24|
|2499  |    mac_muladd_10s_10s_18ns_18_1_1_U2413                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_606                                                                                                                             |     37|
|2500  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1657                                                                                                                    |     37|
|2501  |    mac_muladd_10s_10s_18ns_18_1_1_U2414                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_607                                                                                                                             |     30|
|2502  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1656                                                                                                                    |     30|
|2503  |    mac_muladd_10s_10s_18ns_18_1_1_U2415                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_608                                                                                                                             |     49|
|2504  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1655                                                                                                                    |     49|
|2505  |    mac_muladd_10s_10s_18ns_18_1_1_U2416                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_609                                                                                                                             |     36|
|2506  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1654                                                                                                                    |     36|
|2507  |    mac_muladd_10s_10s_18ns_18_1_1_U2417                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_610                                                                                                                             |     54|
|2508  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1653                                                                                                                    |     54|
|2509  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__39  |      8|
|2510  |    mac_muladd_10s_10s_18ns_18_1_1_U2418                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_611                                                                                                                             |     30|
|2511  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1652                                                                                                                    |     30|
|2512  |    mac_muladd_10s_10s_18ns_18_1_1_U2419                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_612                                                                                                                             |     42|
|2513  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1651                                                                                                                    |     42|
|2514  |    mac_muladd_10s_10s_18ns_18_1_1_U2420                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_613                                                                                                                             |     34|
|2515  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1650                                                                                                                    |     34|
|2516  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__67  |      8|
|2517  |    mac_muladd_10s_10s_18ns_18_1_1_U2421                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_614                                                                                                                             |     34|
|2518  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1649                                                                                                                    |     34|
|2519  |    mac_muladd_10s_10s_18ns_18_1_1_U2422                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_615                                                                                                                             |     86|
|2520  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1648                                                                                                                    |     86|
|2521  |    mac_muladd_10s_10s_18ns_18_1_1_U2423                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_616                                                                                                                             |     46|
|2522  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1647                                                                                                                    |     46|
|2523  |    mac_muladd_10s_10s_18ns_18_1_1_U2424                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_617                                                                                                                             |     30|
|2524  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1646                                                                                                                    |     30|
|2525  |    mac_muladd_10s_10s_18ns_18_1_1_U2425                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_618                                                                                                                             |     50|
|2526  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1645                                                                                                                    |     50|
|2527  |    mac_muladd_10s_10s_18ns_18_1_1_U2426                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_619                                                                                                                             |     35|
|2528  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1644                                                                                                                    |     35|
|2529  |    mac_muladd_10s_10s_18ns_18_1_1_U2427                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_620                                                                                                                             |     55|
|2530  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1643                                                                                                                    |     55|
|2531  |    mac_muladd_10s_10s_18ns_18_1_1_U2428                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_621                                                                                                                             |     35|
|2532  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1642                                                                                                                    |     35|
|2533  |    mac_muladd_10s_10s_18ns_18_1_1_U2429                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_622                                                                                                                             |     30|
|2534  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1641                                                                                                                    |     30|
|2535  |    mac_muladd_10s_10s_18ns_18_1_1_U2430                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_623                                                                                                                             |     45|
|2536  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1640                                                                                                                    |     45|
|2537  |    mac_muladd_10s_10s_18ns_18_1_1_U2431                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_624                                                                                                                             |     31|
|2538  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1639                                                                                                                    |     31|
|2539  |    mac_muladd_10s_10s_18ns_18_1_1_U2432                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_625                                                                                                                             |     39|
|2540  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1638                                                                                                                    |     39|
|2541  |    mac_muladd_10s_10s_18ns_18_1_1_U2433                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_626                                                                                                                             |     27|
|2542  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1637                                                                                                                    |     27|
|2543  |    mac_muladd_10s_10s_18ns_18_1_1_U2434                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_627                                                                                                                             |     56|
|2544  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1636                                                                                                                    |     56|
|2545  |    mac_muladd_10s_10s_18ns_18_1_1_U2435                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_628                                                                                                                             |     26|
|2546  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1635                                                                                                                    |     26|
|2547  |    mac_muladd_10s_10s_18ns_18_1_1_U2437                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_629                                                                                                                             |     26|
|2548  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1634                                                                                                                    |     26|
|2549  |    mac_muladd_10s_10s_18ns_18_1_1_U2438                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_630                                                                                                                             |     27|
|2550  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1633                                                                                                                    |     27|
|2551  |    mac_muladd_10s_10s_18ns_18_1_1_U2439                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_631                                                                                                                             |     39|
|2552  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1632                                                                                                                    |     39|
|2553  |    mac_muladd_10s_10s_18ns_18_1_1_U2440                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_632                                                                                                                             |     58|
|2554  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1631                                                                                                                    |     58|
|2555  |    mac_muladd_10s_10s_18ns_18_1_1_U2441                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_633                                                                                                                             |     36|
|2556  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1630                                                                                                                    |     36|
|2557  |    mac_muladd_10s_10s_18ns_18_1_1_U2442                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_634                                                                                                                             |     55|
|2558  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1629                                                                                                                    |     55|
|2559  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__74  |      8|
|2560  |    mac_muladd_10s_10s_18ns_18_1_1_U2443                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_635                                                                                                                             |     39|
|2561  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1628                                                                                                                    |     39|
|2562  |    mac_muladd_10s_10s_18ns_18_1_1_U2444                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_636                                                                                                                             |     48|
|2563  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1627                                                                                                                    |     48|
|2564  |    mac_muladd_10s_10s_18ns_18_1_1_U2445                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_637                                                                                                                             |     35|
|2565  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1626                                                                                                                    |     35|
|2566  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__65  |      8|
|2567  |    mac_muladd_10s_10s_18ns_18_1_1_U2446                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_638                                                                                                                             |     38|
|2568  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1625                                                                                                                    |     38|
|2569  |    mac_muladd_10s_10s_18ns_18_1_1_U2447                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_639                                                                                                                             |     83|
|2570  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1624                                                                                                                    |     83|
|2571  |    mac_muladd_10s_10s_18ns_18_1_1_U2448                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_640                                                                                                                             |     53|
|2572  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1623                                                                                                                    |     53|
|2573  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__15  |      8|
|2574  |    mac_muladd_10s_10s_18ns_18_1_1_U2449                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_641                                                                                                                             |     30|
|2575  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1622                                                                                                                    |     30|
|2576  |    mac_muladd_10s_10s_18ns_18_1_1_U2450                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_642                                                                                                                             |     36|
|2577  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1621                                                                                                                    |     36|
|2578  |    mac_muladd_10s_10s_18ns_18_1_1_U2451                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_643                                                                                                                             |     35|
|2579  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1620                                                                                                                    |     35|
|2580  |    mac_muladd_10s_10s_18ns_18_1_1_U2452                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_644                                                                                                                             |     54|
|2581  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1619                                                                                                                    |     54|
|2582  |    mac_muladd_10s_10s_18ns_18_1_1_U2453                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_645                                                                                                                             |     39|
|2583  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1618                                                                                                                    |     39|
|2584  |    mac_muladd_10s_10s_18ns_18_1_1_U2454                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_646                                                                                                                             |     26|
|2585  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1617                                                                                                                    |     26|
|2586  |    mac_muladd_10s_10s_18ns_18_1_1_U2455                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_647                                                                                                                             |     45|
|2587  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1616                                                                                                                    |     45|
|2588  |    mac_muladd_10s_10s_18ns_18_1_1_U2456                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_648                                                                                                                             |     31|
|2589  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1615                                                                                                                    |     31|
|2590  |    mac_muladd_10s_10s_18ns_18_1_1_U2457                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_649                                                                                                                             |     35|
|2591  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1614                                                                                                                    |     35|
|2592  |    mac_muladd_10s_10s_18ns_18_1_1_U2458                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_650                                                                                                                             |     30|
|2593  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1613                                                                                                                    |     30|
|2594  |    mac_muladd_10s_10s_18ns_18_1_1_U2459                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_651                                                                                                                             |     47|
|2595  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1612                                                                                                                    |     47|
|2596  |    mac_muladd_10s_10s_18ns_18_1_1_U2460                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_652                                                                                                                             |     30|
|2597  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1611                                                                                                                    |     30|
|2598  |    mac_muladd_10s_10s_18ns_18_1_1_U2462                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_653                                                                                                                             |     26|
|2599  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1610                                                                                                                    |     26|
|2600  |    mac_muladd_10s_10s_18ns_18_1_1_U2463                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_654                                                                                                                             |     36|
|2601  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1609                                                                                                                    |     36|
|2602  |    mac_muladd_10s_10s_18ns_18_1_1_U2464                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_655                                                                                                                             |     39|
|2603  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1608                                                                                                                    |     39|
|2604  |    mac_muladd_10s_10s_18ns_18_1_1_U2465                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_656                                                                                                                             |     58|
|2605  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1607                                                                                                                    |     58|
|2606  |    mac_muladd_10s_10s_18ns_18_1_1_U2466                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_657                                                                                                                             |     31|
|2607  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1606                                                                                                                    |     31|
|2608  |    mac_muladd_10s_10s_18ns_18_1_1_U2467                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_658                                                                                                                             |     55|
|2609  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1605                                                                                                                    |     55|
|2610  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__55  |      8|
|2611  |    mac_muladd_10s_10s_18ns_18_1_1_U2468                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_659                                                                                                                             |     35|
|2612  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1604                                                                                                                    |     35|
|2613  |    mac_muladd_10s_10s_18ns_18_1_1_U2469                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_660                                                                                                                             |     36|
|2614  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1603                                                                                                                    |     36|
|2615  |    mac_muladd_10s_10s_18ns_18_1_1_U2470                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_661                                                                                                                             |     35|
|2616  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1602                                                                                                                    |     35|
|2617  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__24  |      8|
|2618  |    mac_muladd_10s_10s_18ns_18_1_1_U2471                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_662                                                                                                                             |     42|
|2619  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1601                                                                                                                    |     42|
|2620  |    mac_muladd_10s_10s_18ns_18_1_1_U2472                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_663                                                                                                                             |     83|
|2621  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1600                                                                                                                    |     83|
|2622  |    mac_muladd_10s_10s_18ns_18_1_1_U2473                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_664                                                                                                                             |     54|
|2623  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1599                                                                                                                    |     54|
|2624  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__42  |      8|
|2625  |    mac_muladd_10s_10s_18ns_18_1_1_U2474                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_665                                                                                                                             |     30|
|2626  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1598                                                                                                                    |     30|
|2627  |    mac_muladd_10s_10s_18ns_18_1_1_U2475                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_666                                                                                                                             |     42|
|2628  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1597                                                                                                                    |     42|
|2629  |    mac_muladd_10s_10s_18ns_18_1_1_U2476                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_667                                                                                                                             |     30|
|2630  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1596                                                                                                                    |     30|
|2631  |    mac_muladd_10s_10s_18ns_18_1_1_U2477                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_668                                                                                                                             |     41|
|2632  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1595                                                                                                                    |     41|
|2633  |    mac_muladd_10s_10s_18ns_18_1_1_U2478                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_669                                                                                                                             |     37|
|2634  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1594                                                                                                                    |     37|
|2635  |    mac_muladd_10s_10s_18ns_18_1_1_U2479                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_670                                                                                                                             |     30|
|2636  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1593                                                                                                                    |     30|
|2637  |    mac_muladd_10s_10s_18ns_18_1_1_U2480                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_671                                                                                                                             |     49|
|2638  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1592                                                                                                                    |     49|
|2639  |    mac_muladd_10s_10s_18ns_18_1_1_U2481                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_672                                                                                                                             |     31|
|2640  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1591                                                                                                                    |     31|
|2641  |    mac_muladd_10s_10s_18ns_18_1_1_U2482                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_673                                                                                                                             |     35|
|2642  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1590                                                                                                                    |     35|
|2643  |    mac_muladd_10s_10s_18ns_18_1_1_U2483                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_674                                                                                                                             |     35|
|2644  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1589                                                                                                                    |     35|
|2645  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__36  |      8|
|2646  |    mac_muladd_10s_10s_18ns_18_1_1_U2484                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_675                                                                                                                             |     47|
|2647  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1588                                                                                                                    |     47|
|2648  |    mac_muladd_10s_10s_18ns_18_1_1_U2485                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_676                                                                                                                             |     30|
|2649  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1587                                                                                                                    |     30|
|2650  |    mac_muladd_10s_10s_18ns_18_1_1_U2487                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_677                                                                                                                             |     26|
|2651  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1586                                                                                                                    |     26|
|2652  |    mac_muladd_10s_10s_18ns_18_1_1_U2488                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_678                                                                                                                             |     27|
|2653  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1585                                                                                                                    |     27|
|2654  |    mac_muladd_10s_10s_18ns_18_1_1_U2489                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_679                                                                                                                             |     41|
|2655  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1584                                                                                                                    |     41|
|2656  |    mac_muladd_10s_10s_18ns_18_1_1_U2490                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_680                                                                                                                             |     56|
|2657  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1583                                                                                                                    |     56|
|2658  |    mac_muladd_10s_10s_18ns_18_1_1_U2491                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_681                                                                                                                             |     39|
|2659  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1582                                                                                                                    |     39|
|2660  |    mac_muladd_10s_10s_18ns_18_1_1_U2492                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_682                                                                                                                             |     55|
|2661  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1581                                                                                                                    |     55|
|2662  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__29  |      8|
|2663  |    mac_muladd_10s_10s_18ns_18_1_1_U2493                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_683                                                                                                                             |     40|
|2664  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1580                                                                                                                    |     40|
|2665  |    mac_muladd_10s_10s_18ns_18_1_1_U2494                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_684                                                                                                                             |     50|
|2666  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1579                                                                                                                    |     50|
|2667  |    mac_muladd_10s_10s_18ns_18_1_1_U2495                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_685                                                                                                                             |     28|
|2668  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1578                                                                                                                    |     28|
|2669  |    mac_muladd_10s_10s_18ns_18_1_1_U2496                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_686                                                                                                                             |     38|
|2670  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1577                                                                                                                    |     38|
|2671  |    mac_muladd_10s_10s_18ns_18_1_1_U2497                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_687                                                                                                                             |     92|
|2672  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1576                                                                                                                    |     92|
|2673  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__16  |      8|
|2674  |    mac_muladd_10s_10s_18ns_18_1_1_U2498                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_688                                                                                                                             |     59|
|2675  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1575                                                                                                                    |     59|
|2676  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__46  |      8|
|2677  |    mac_muladd_10s_10s_18ns_18_1_1_U2499                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_689                                                                                                                             |     37|
|2678  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1574                                                                                                                    |     37|
|2679  |    mac_muladd_10s_10s_18ns_18_1_1_U2500                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_690                                                                                                                             |     49|
|2680  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1573                                                                                                                    |     49|
|2681  |    mac_muladd_10s_10s_18ns_18_1_1_U2501                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_691                                                                                                                             |     36|
|2682  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1572                                                                                                                    |     36|
|2683  |    mac_muladd_10s_10s_18ns_18_1_1_U2502                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_692                                                                                                                             |     43|
|2684  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1571                                                                                                                    |     43|
|2685  |    mac_muladd_10s_10s_18ns_18_1_1_U2503                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_693                                                                                                                             |     36|
|2686  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1570                                                                                                                    |     36|
|2687  |    mac_muladd_10s_10s_18ns_18_1_1_U2504                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_694                                                                                                                             |     26|
|2688  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1569                                                                                                                    |     26|
|2689  |    mac_muladd_10s_10s_18ns_18_1_1_U2505                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_695                                                                                                                             |     45|
|2690  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1568                                                                                                                    |     45|
|2691  |    mac_muladd_10s_10s_18ns_18_1_1_U2506                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_696                                                                                                                             |     27|
|2692  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1567                                                                                                                    |     27|
|2693  |    mac_muladd_10s_10s_18ns_18_1_1_U2507                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_697                                                                                                                             |     22|
|2694  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1566                                                                                                                    |     22|
|2695  |    mac_muladd_10s_10s_18ns_18_1_1_U2508                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_698                                                                                                                             |     40|
|2696  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1565                                                                                                                    |     40|
|2697  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__1   |      8|
|2698  |    mac_muladd_10s_10s_18ns_18_1_1_U2509                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_699                                                                                                                             |     34|
|2699  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1564                                                                                                                    |     34|
|2700  |    mac_muladd_10s_10s_18ns_18_1_1_U2510                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_700                                                                                                                             |     30|
|2701  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1563                                                                                                                    |     30|
|2702  |    mac_muladd_10s_10s_18ns_18_1_1_U2512                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_701                                                                                                                             |     22|
|2703  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1562                                                                                                                    |     22|
|2704  |    mac_muladd_10s_10s_18ns_18_1_1_U2513                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_702                                                                                                                             |     36|
|2705  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1561                                                                                                                    |     36|
|2706  |    mac_muladd_10s_10s_18ns_18_1_1_U2514                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_703                                                                                                                             |     31|
|2707  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1560                                                                                                                    |     31|
|2708  |    mac_muladd_10s_10s_18ns_18_1_1_U2515                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_704                                                                                                                             |     50|
|2709  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1559                                                                                                                    |     50|
|2710  |    mac_muladd_10s_10s_18ns_18_1_1_U2516                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_705                                                                                                                             |     33|
|2711  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1558                                                                                                                    |     33|
|2712  |    mac_muladd_10s_10s_18ns_18_1_1_U2517                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_706                                                                                                                             |     54|
|2713  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1557                                                                                                                    |     54|
|2714  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__5   |      8|
|2715  |    mac_muladd_10s_10s_18ns_18_1_1_U2518                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_707                                                                                                                             |     24|
|2716  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1556                                                                                                                    |     24|
|2717  |    mac_muladd_10s_10s_18ns_18_1_1_U2519                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_708                                                                                                                             |     36|
|2718  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1555                                                                                                                    |     36|
|2719  |    mac_muladd_10s_10s_18ns_18_1_1_U2520                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_709                                                                                                                             |     30|
|2720  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1554                                                                                                                    |     30|
|2721  |    mac_muladd_10s_10s_18ns_18_1_1_U2521                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_710                                                                                                                             |     38|
|2722  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1553                                                                                                                    |     38|
|2723  |    mac_muladd_10s_10s_18ns_18_1_1_U2522                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_711                                                                                                                             |     86|
|2724  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1552                                                                                                                    |     86|
|2725  |    mac_muladd_10s_10s_18ns_18_1_1_U2523                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_712                                                                                                                             |     49|
|2726  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1551                                                                                                                    |     49|
|2727  |    mac_muladd_10s_10s_18ns_18_1_1_U2524                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_713                                                                                                                             |     38|
|2728  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1550                                                                                                                    |     38|
|2729  |    mac_muladd_10s_10s_18ns_18_1_1_U2525                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_714                                                                                                                             |     48|
|2730  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1549                                                                                                                    |     48|
|2731  |    mac_muladd_10s_10s_18ns_18_1_1_U2526                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_715                                                                                                                             |     36|
|2732  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1548                                                                                                                    |     36|
|2733  |    mac_muladd_10s_10s_18ns_18_1_1_U2527                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_716                                                                                                                             |     55|
|2734  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1547                                                                                                                    |     55|
|2735  |    mac_muladd_10s_10s_18ns_18_1_1_U2528                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_717                                                                                                                             |     38|
|2736  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1546                                                                                                                    |     38|
|2737  |    mac_muladd_10s_10s_18ns_18_1_1_U2529                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_718                                                                                                                             |     37|
|2738  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1545                                                                                                                    |     37|
|2739  |    mac_muladd_10s_10s_18ns_18_1_1_U2530                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_719                                                                                                                             |     50|
|2740  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1544                                                                                                                    |     50|
|2741  |    mac_muladd_10s_10s_18ns_18_1_1_U2531                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_720                                                                                                                             |     32|
|2742  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1543                                                                                                                    |     32|
|2743  |    mac_muladd_10s_10s_18ns_18_1_1_U2532                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_721                                                                                                                             |     24|
|2744  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1542                                                                                                                    |     24|
|2745  |    mac_muladd_10s_10s_18ns_18_1_1_U2533                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_722                                                                                                                             |     30|
|2746  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1541                                                                                                                    |     30|
|2747  |    mac_muladd_10s_10s_18ns_18_1_1_U2534                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_723                                                                                                                             |     38|
|2748  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1540                                                                                                                    |     38|
|2749  |    mac_muladd_10s_10s_18ns_18_1_1_U2535                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_724                                                                                                                             |     38|
|2750  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1539                                                                                                                    |     38|
|2751  |    mac_muladd_10s_10s_18ns_18_1_1_U2537                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_725                                                                                                                             |     24|
|2752  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1538                                                                                                                    |     24|
|2753  |    mac_muladd_10s_10s_18ns_18_1_1_U2538                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_726                                                                                                                             |     37|
|2754  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1537                                                                                                                    |     37|
|2755  |    mac_muladd_10s_10s_18ns_18_1_1_U2539                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_727                                                                                                                             |     30|
|2756  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1536                                                                                                                    |     30|
|2757  |    mac_muladd_10s_10s_18ns_18_1_1_U2540                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_728                                                                                                                             |     49|
|2758  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1535                                                                                                                    |     49|
|2759  |    mac_muladd_10s_10s_18ns_18_1_1_U2541                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_729                                                                                                                             |     40|
|2760  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1534                                                                                                                    |     40|
|2761  |    mac_muladd_10s_10s_18ns_18_1_1_U2542                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_730                                                                                                                             |     54|
|2762  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1533                                                                                                                    |     54|
|2763  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__51  |      8|
|2764  |    mac_muladd_10s_10s_18ns_18_1_1_U2543                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_731                                                                                                                             |     43|
|2765  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1532                                                                                                                    |     43|
|2766  |    mac_muladd_10s_10s_18ns_18_1_1_U2544                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_732                                                                                                                             |     55|
|2767  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1531                                                                                                                    |     55|
|2768  |    mac_muladd_10s_10s_18ns_18_1_1_U2545                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_733                                                                                                                             |     37|
|2769  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1530                                                                                                                    |     37|
|2770  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__33  |      8|
|2771  |    mac_muladd_10s_10s_18ns_18_1_1_U2546                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_734                                                                                                                             |     42|
|2772  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1529                                                                                                                    |     42|
|2773  |    mac_muladd_10s_10s_18ns_18_1_1_U2547                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_735                                                                                                                             |     91|
|2774  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1528                                                                                                                    |     91|
|2775  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__32  |      8|
|2776  |    mac_muladd_10s_10s_18ns_18_1_1_U2548                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_736                                                                                                                             |     53|
|2777  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1527                                                                                                                    |     53|
|2778  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__63  |      8|
|2779  |    mac_muladd_10s_10s_18ns_18_1_1_U2549                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_737                                                                                                                             |     38|
|2780  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1526                                                                                                                    |     38|
|2781  |    mac_muladd_10s_10s_18ns_18_1_1_U2550                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_738                                                                                                                             |     47|
|2782  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1525                                                                                                                    |     47|
|2783  |    mac_muladd_10s_10s_18ns_18_1_1_U2551                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_739                                                                                                                             |     35|
|2784  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1524                                                                                                                    |     35|
|2785  |    mac_muladd_10s_10s_18ns_18_1_1_U2552                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_740                                                                                                                             |     53|
|2786  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1523                                                                                                                    |     53|
|2787  |    mac_muladd_10s_10s_18ns_18_1_1_U2553                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_741                                                                                                                             |     36|
|2788  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1522                                                                                                                    |     36|
|2789  |    mac_muladd_10s_10s_18ns_18_1_1_U2554                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_742                                                                                                                             |     26|
|2790  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1521                                                                                                                    |     26|
|2791  |    mac_muladd_10s_10s_18ns_18_1_1_U2555                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_743                                                                                                                             |     51|
|2792  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1520                                                                                                                    |     51|
|2793  |    mac_muladd_10s_10s_18ns_18_1_1_U2556                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_744                                                                                                                             |     31|
|2794  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1519                                                                                                                    |     31|
|2795  |    mac_muladd_10s_10s_18ns_18_1_1_U2557                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_745                                                                                                                             |     36|
|2796  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1518                                                                                                                    |     36|
|2797  |    mac_muladd_10s_10s_18ns_18_1_1_U2558                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_746                                                                                                                             |     37|
|2798  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1517                                                                                                                    |     37|
|2799  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__40  |      8|
|2800  |    mac_muladd_10s_10s_18ns_18_1_1_U2559                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_747                                                                                                                             |     36|
|2801  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1516                                                                                                                    |     36|
|2802  |    mac_muladd_10s_10s_18ns_18_1_1_U2560                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_748                                                                                                                             |     44|
|2803  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1515                                                                                                                    |     44|
|2804  |    mac_muladd_10s_10s_18ns_18_1_1_U2562                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_749                                                                                                                             |     26|
|2805  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1514                                                                                                                    |     26|
|2806  |    mac_muladd_10s_10s_18ns_18_1_1_U2563                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_750                                                                                                                             |     27|
|2807  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1513                                                                                                                    |     27|
|2808  |    mac_muladd_10s_10s_18ns_18_1_1_U2564                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_751                                                                                                                             |     31|
|2809  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1512                                                                                                                    |     31|
|2810  |    mac_muladd_10s_10s_18ns_18_1_1_U2565                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_752                                                                                                                             |     50|
|2811  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1511                                                                                                                    |     50|
|2812  |    mac_muladd_10s_10s_18ns_18_1_1_U2566                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_753                                                                                                                             |     25|
|2813  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1510                                                                                                                    |     25|
|2814  |    mac_muladd_10s_10s_18ns_18_1_1_U2567                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_754                                                                                                                             |     47|
|2815  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1509                                                                                                                    |     47|
|2816  |    mac_muladd_10s_10s_18ns_18_1_1_U2568                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_755                                                                                                                             |     24|
|2817  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1508                                                                                                                    |     24|
|2818  |    mac_muladd_10s_10s_18ns_18_1_1_U2569                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_756                                                                                                                             |     36|
|2819  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1507                                                                                                                    |     36|
|2820  |    mac_muladd_10s_10s_18ns_18_1_1_U2570                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_757                                                                                                                             |     30|
|2821  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1506                                                                                                                    |     30|
|2822  |    mac_muladd_10s_10s_18ns_18_1_1_U2571                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_758                                                                                                                             |     50|
|2823  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1505                                                                                                                    |     50|
|2824  |    mac_muladd_10s_10s_18ns_18_1_1_U2572                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_759                                                                                                                             |     96|
|2825  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1504                                                                                                                    |     96|
|2826  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__23  |      8|
|2827  |    mac_muladd_10s_10s_18ns_18_1_1_U2573                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_760                                                                                                                             |     49|
|2828  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1503                                                                                                                    |     49|
|2829  |    mac_muladd_10s_10s_18ns_18_1_1_U2574                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_761                                                                                                                             |     31|
|2830  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1502                                                                                                                    |     31|
|2831  |    mac_muladd_10s_10s_18ns_18_1_1_U2575                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_762                                                                                                                             |     43|
|2832  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1501                                                                                                                    |     43|
|2833  |    mac_muladd_10s_10s_18ns_18_1_1_U2576                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_763                                                                                                                             |     37|
|2834  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1500                                                                                                                    |     37|
|2835  |    mac_muladd_10s_10s_18ns_18_1_1_U2577                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_764                                                                                                                             |     45|
|2836  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1499                                                                                                                    |     45|
|2837  |    mac_muladd_10s_10s_18ns_18_1_1_U2578                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_765                                                                                                                             |     25|
|2838  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1498                                                                                                                    |     25|
|2839  |    mac_muladd_10s_10s_18ns_18_1_1_U2579                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_766                                                                                                                             |     36|
|2840  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1497                                                                                                                    |     36|
|2841  |    mac_muladd_10s_10s_18ns_18_1_1_U2580                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_767                                                                                                                             |     50|
|2842  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1496                                                                                                                    |     50|
|2843  |    mac_muladd_10s_10s_18ns_18_1_1_U2581                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_768                                                                                                                             |     32|
|2844  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1495                                                                                                                    |     32|
|2845  |    mac_muladd_10s_10s_18ns_18_1_1_U2582                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_769                                                                                                                             |     24|
|2846  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1494                                                                                                                    |     24|
|2847  |    mac_muladd_10s_10s_18ns_18_1_1_U2583                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_770                                                                                                                             |     34|
|2848  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1493                                                                                                                    |     34|
|2849  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__3   |      8|
|2850  |    mac_muladd_10s_10s_18ns_18_1_1_U2584                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_771                                                                                                                             |     36|
|2851  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1492                                                                                                                    |     36|
|2852  |    mac_muladd_10s_10s_18ns_18_1_1_U2585                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_772                                                                                                                             |     31|
|2853  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1491                                                                                                                    |     31|
|2854  |    mac_muladd_10s_10s_18ns_18_1_1_U2587                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_773                                                                                                                             |     24|
|2855  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1490                                                                                                                    |     24|
|2856  |    mac_muladd_10s_10s_18ns_18_1_1_U2588                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_774                                                                                                                             |     23|
|2857  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1489                                                                                                                    |     23|
|2858  |    mac_muladd_10s_10s_18ns_18_1_1_U2589                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_775                                                                                                                             |     22|
|2859  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1488                                                                                                                    |     22|
|2860  |    mac_muladd_10s_10s_18ns_18_1_1_U2590                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_776                                                                                                                             |     54|
|2861  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1487                                                                                                                    |     54|
|2862  |    mac_muladd_10s_10s_18ns_18_1_1_U2591                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_777                                                                                                                             |     32|
|2863  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1486                                                                                                                    |     32|
|2864  |    mac_muladd_10s_10s_18ns_18_1_1_U2592                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_778                                                                                                                             |     55|
|2865  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1485                                                                                                                    |     55|
|2866  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__21  |      8|
|2867  |    mac_muladd_10s_10s_18ns_18_1_1_U2593                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_779                                                                                                                             |     31|
|2868  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1484                                                                                                                    |     31|
|2869  |    mac_muladd_10s_10s_18ns_18_1_1_U2594                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_780                                                                                                                             |     47|
|2870  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1483                                                                                                                    |     47|
|2871  |    mac_muladd_10s_10s_18ns_18_1_1_U2595                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_781                                                                                                                             |     37|
|2872  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1482                                                                                                                    |     37|
|2873  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__66  |      8|
|2874  |    mac_muladd_10s_10s_18ns_18_1_1_U2596                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_782                                                                                                                             |     48|
|2875  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1481                                                                                                                    |     48|
|2876  |    mac_muladd_10s_10s_18ns_18_1_1_U2597                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_783                                                                                                                             |     96|
|2877  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1480                                                                                                                    |     96|
|2878  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__52  |      8|
|2879  |    mac_muladd_10s_10s_18ns_18_1_1_U2598                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_784                                                                                                                             |     53|
|2880  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1479                                                                                                                    |     53|
|2881  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__50  |      8|
|2882  |    mac_muladd_10s_10s_18ns_18_1_1_U2599                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_785                                                                                                                             |     37|
|2883  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1478                                                                                                                    |     37|
|2884  |    mac_muladd_10s_10s_18ns_18_1_1_U2600                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_786                                                                                                                             |     49|
|2885  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1477                                                                                                                    |     49|
|2886  |    mac_muladd_10s_10s_18ns_18_1_1_U2601                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_787                                                                                                                             |     35|
|2887  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1476                                                                                                                    |     35|
|2888  |    mac_muladd_10s_10s_18ns_18_1_1_U2602                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_788                                                                                                                             |     62|
|2889  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1475                                                                                                                    |     62|
|2890  |    mac_muladd_10s_10s_18ns_18_1_1_U2603                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_789                                                                                                                             |     40|
|2891  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1474                                                                                                                    |     40|
|2892  |    mac_muladd_10s_10s_18ns_18_1_1_U2604                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_790                                                                                                                             |     30|
|2893  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1473                                                                                                                    |     30|
|2894  |    mac_muladd_10s_10s_18ns_18_1_1_U2605                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_791                                                                                                                             |     45|
|2895  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1472                                                                                                                    |     45|
|2896  |    mac_muladd_10s_10s_18ns_18_1_1_U2606                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_792                                                                                                                             |     27|
|2897  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1471                                                                                                                    |     27|
|2898  |    mac_muladd_10s_10s_18ns_18_1_1_U2607                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_793                                                                                                                             |     26|
|2899  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1470                                                                                                                    |     26|
|2900  |    mac_muladd_10s_10s_18ns_18_1_1_U2608                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_794                                                                                                                             |     35|
|2901  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1469                                                                                                                    |     35|
|2902  |        p                                                            |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_25_2_1_U0/mac_muladd_10s_10s_18ns_18_1_1_U2233/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p_funnel__38  |      8|
|2903  |    mac_muladd_10s_10s_18ns_18_1_1_U2609                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_795                                                                                                                             |     50|
|2904  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_1468                                                                                                                    |     50|
|2905  |    mac_muladd_10s_10s_18ns_18_1_1_U2610                             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_796                                                                                                                             |     35|
|2906  |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1                                                                                                                         |     35|
|2907  |    mac_muladd_10s_9ns_18ns_18_1_1_U1986                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1                                                                                                                                 |     20|
|2908  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_1467                                                                                                                    |     20|
|2909  |    mac_muladd_10s_9ns_18ns_18_1_1_U2011                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_797                                                                                                                             |     20|
|2910  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_1466                                                                                                                    |     20|
|2911  |    mac_muladd_10s_9ns_18ns_18_1_1_U2036                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_798                                                                                                                             |     20|
|2912  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_1465                                                                                                                    |     20|
|2913  |    mac_muladd_10s_9ns_18ns_18_1_1_U2061                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_799                                                                                                                             |     20|
|2914  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_1464                                                                                                                    |     20|
|2915  |    mac_muladd_10s_9ns_18ns_18_1_1_U2086                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_800                                                                                                                             |     20|
|2916  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_1463                                                                                                                    |     20|
|2917  |    mac_muladd_10s_9ns_18ns_18_1_1_U2111                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_801                                                                                                                             |     20|
|2918  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_1462                                                                                                                    |     20|
|2919  |    mac_muladd_10s_9ns_18ns_18_1_1_U2136                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_802                                                                                                                             |     20|
|2920  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_1461                                                                                                                    |     20|
|2921  |    mac_muladd_10s_9ns_18ns_18_1_1_U2161                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_803                                                                                                                             |     20|
|2922  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_1460                                                                                                                    |     20|
|2923  |    mac_muladd_10s_9ns_18ns_18_1_1_U2186                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_804                                                                                                                             |     20|
|2924  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_1459                                                                                                                    |     20|
|2925  |    mac_muladd_10s_9ns_18ns_18_1_1_U2211                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_805                                                                                                                             |     20|
|2926  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_1458                                                                                                                    |     20|
|2927  |    mac_muladd_10s_9ns_18ns_18_1_1_U2236                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_806                                                                                                                             |     20|
|2928  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_1457                                                                                                                    |     20|
|2929  |    mac_muladd_10s_9ns_18ns_18_1_1_U2261                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_807                                                                                                                             |     20|
|2930  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_1456                                                                                                                    |     20|
|2931  |    mac_muladd_10s_9ns_18ns_18_1_1_U2286                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_808                                                                                                                             |     20|
|2932  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_1455                                                                                                                    |     20|
|2933  |    mac_muladd_10s_9ns_18ns_18_1_1_U2311                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_809                                                                                                                             |     20|
|2934  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_1454                                                                                                                    |     20|
|2935  |    mac_muladd_10s_9ns_18ns_18_1_1_U2336                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_810                                                                                                                             |     20|
|2936  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_1453                                                                                                                    |     20|
|2937  |    mac_muladd_10s_9ns_18ns_18_1_1_U2361                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_811                                                                                                                             |     20|
|2938  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_1452                                                                                                                    |     20|
|2939  |    mac_muladd_10s_9ns_18ns_18_1_1_U2386                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_812                                                                                                                             |     20|
|2940  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_1451                                                                                                                    |     20|
|2941  |    mac_muladd_10s_9ns_18ns_18_1_1_U2411                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_813                                                                                                                             |     20|
|2942  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_1450                                                                                                                    |     20|
|2943  |    mac_muladd_10s_9ns_18ns_18_1_1_U2436                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_814                                                                                                                             |     20|
|2944  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_1449                                                                                                                    |     20|
|2945  |    mac_muladd_10s_9ns_18ns_18_1_1_U2461                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_815                                                                                                                             |     20|
|2946  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_1448                                                                                                                    |     20|
|2947  |    mac_muladd_10s_9ns_18ns_18_1_1_U2486                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_816                                                                                                                             |     20|
|2948  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_1447                                                                                                                    |     20|
|2949  |    mac_muladd_10s_9ns_18ns_18_1_1_U2511                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_817                                                                                                                             |     20|
|2950  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_1446                                                                                                                    |     20|
|2951  |    mac_muladd_10s_9ns_18ns_18_1_1_U2536                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_818                                                                                                                             |     20|
|2952  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_1445                                                                                                                    |     20|
|2953  |    mac_muladd_10s_9ns_18ns_18_1_1_U2561                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_819                                                                                                                             |     20|
|2954  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_1444                                                                                                                    |     20|
|2955  |    mac_muladd_10s_9ns_18ns_18_1_1_U2586                             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_820                                                                                                                             |     20|
|2956  |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0                                                                                                                         |     20|
|2957  |    mul_10s_10s_18_1_1_U1362                                         |hls_dummy_mul_10s_10s_18_1_1                                                                                                                                             |     70|
|2958  |    mul_10s_10s_18_1_1_U1363                                         |hls_dummy_mul_10s_10s_18_1_1_821                                                                                                                                         |     70|
|2959  |    mul_10s_10s_18_1_1_U1364                                         |hls_dummy_mul_10s_10s_18_1_1_822                                                                                                                                         |     70|
|2960  |    mul_10s_10s_18_1_1_U1365                                         |hls_dummy_mul_10s_10s_18_1_1_823                                                                                                                                         |     70|
|2961  |    mul_10s_10s_18_1_1_U1366                                         |hls_dummy_mul_10s_10s_18_1_1_824                                                                                                                                         |     70|
|2962  |    mul_10s_10s_18_1_1_U1367                                         |hls_dummy_mul_10s_10s_18_1_1_825                                                                                                                                         |     70|
|2963  |    mul_10s_10s_18_1_1_U1368                                         |hls_dummy_mul_10s_10s_18_1_1_826                                                                                                                                         |     70|
|2964  |    mul_10s_10s_18_1_1_U1369                                         |hls_dummy_mul_10s_10s_18_1_1_827                                                                                                                                         |     70|
|2965  |    mul_10s_10s_18_1_1_U1370                                         |hls_dummy_mul_10s_10s_18_1_1_828                                                                                                                                         |     70|
|2966  |    mul_10s_10s_18_1_1_U1371                                         |hls_dummy_mul_10s_10s_18_1_1_829                                                                                                                                         |     75|
|2967  |    mul_10s_10s_18_1_1_U1372                                         |hls_dummy_mul_10s_10s_18_1_1_830                                                                                                                                         |     70|
|2968  |    mul_10s_10s_18_1_1_U1373                                         |hls_dummy_mul_10s_10s_18_1_1_831                                                                                                                                         |     73|
|2969  |    mul_10s_10s_18_1_1_U1374                                         |hls_dummy_mul_10s_10s_18_1_1_832                                                                                                                                         |     70|
|2970  |    mul_10s_10s_18_1_1_U1375                                         |hls_dummy_mul_10s_10s_18_1_1_833                                                                                                                                         |     70|
|2971  |    mul_10s_10s_18_1_1_U1376                                         |hls_dummy_mul_10s_10s_18_1_1_834                                                                                                                                         |     71|
|2972  |    mul_10s_10s_18_1_1_U1377                                         |hls_dummy_mul_10s_10s_18_1_1_835                                                                                                                                         |     71|
|2973  |    mul_10s_10s_18_1_1_U1378                                         |hls_dummy_mul_10s_10s_18_1_1_836                                                                                                                                         |     69|
|2974  |    mul_10s_10s_18_1_1_U1379                                         |hls_dummy_mul_10s_10s_18_1_1_837                                                                                                                                         |     70|
|2975  |    mul_10s_10s_18_1_1_U1380                                         |hls_dummy_mul_10s_10s_18_1_1_838                                                                                                                                         |     70|
|2976  |    mul_10s_10s_18_1_1_U1381                                         |hls_dummy_mul_10s_10s_18_1_1_839                                                                                                                                         |     70|
|2977  |    mul_10s_10s_18_1_1_U1382                                         |hls_dummy_mul_10s_10s_18_1_1_840                                                                                                                                         |     71|
|2978  |    mul_10s_10s_18_1_1_U1383                                         |hls_dummy_mul_10s_10s_18_1_1_841                                                                                                                                         |     69|
|2979  |    mul_10s_10s_18_1_1_U1384                                         |hls_dummy_mul_10s_10s_18_1_1_842                                                                                                                                         |     70|
|2980  |    mul_10s_10s_18_1_1_U1385                                         |hls_dummy_mul_10s_10s_18_1_1_843                                                                                                                                         |     75|
|2981  |    mul_10s_10s_18_1_1_U1387                                         |hls_dummy_mul_10s_10s_18_1_1_844                                                                                                                                         |     70|
|2982  |    mul_10s_10s_18_1_1_U1388                                         |hls_dummy_mul_10s_10s_18_1_1_845                                                                                                                                         |     70|
|2983  |    mul_10s_10s_18_1_1_U1389                                         |hls_dummy_mul_10s_10s_18_1_1_846                                                                                                                                         |     70|
|2984  |    mul_10s_10s_18_1_1_U1390                                         |hls_dummy_mul_10s_10s_18_1_1_847                                                                                                                                         |     70|
|2985  |    mul_10s_10s_18_1_1_U1391                                         |hls_dummy_mul_10s_10s_18_1_1_848                                                                                                                                         |     70|
|2986  |    mul_10s_10s_18_1_1_U1392                                         |hls_dummy_mul_10s_10s_18_1_1_849                                                                                                                                         |     70|
|2987  |    mul_10s_10s_18_1_1_U1393                                         |hls_dummy_mul_10s_10s_18_1_1_850                                                                                                                                         |     70|
|2988  |    mul_10s_10s_18_1_1_U1394                                         |hls_dummy_mul_10s_10s_18_1_1_851                                                                                                                                         |     70|
|2989  |    mul_10s_10s_18_1_1_U1395                                         |hls_dummy_mul_10s_10s_18_1_1_852                                                                                                                                         |     70|
|2990  |    mul_10s_10s_18_1_1_U1396                                         |hls_dummy_mul_10s_10s_18_1_1_853                                                                                                                                         |     69|
|2991  |    mul_10s_10s_18_1_1_U1397                                         |hls_dummy_mul_10s_10s_18_1_1_854                                                                                                                                         |     70|
|2992  |    mul_10s_10s_18_1_1_U1398                                         |hls_dummy_mul_10s_10s_18_1_1_855                                                                                                                                         |     70|
|2993  |    mul_10s_10s_18_1_1_U1399                                         |hls_dummy_mul_10s_10s_18_1_1_856                                                                                                                                         |     73|
|2994  |    mul_10s_10s_18_1_1_U1400                                         |hls_dummy_mul_10s_10s_18_1_1_857                                                                                                                                         |     70|
|2995  |    mul_10s_10s_18_1_1_U1401                                         |hls_dummy_mul_10s_10s_18_1_1_858                                                                                                                                         |     70|
|2996  |    mul_10s_10s_18_1_1_U1402                                         |hls_dummy_mul_10s_10s_18_1_1_859                                                                                                                                         |     70|
|2997  |    mul_10s_10s_18_1_1_U1403                                         |hls_dummy_mul_10s_10s_18_1_1_860                                                                                                                                         |     70|
|2998  |    mul_10s_10s_18_1_1_U1404                                         |hls_dummy_mul_10s_10s_18_1_1_861                                                                                                                                         |     70|
|2999  |    mul_10s_10s_18_1_1_U1405                                         |hls_dummy_mul_10s_10s_18_1_1_862                                                                                                                                         |     70|
|3000  |    mul_10s_10s_18_1_1_U1406                                         |hls_dummy_mul_10s_10s_18_1_1_863                                                                                                                                         |     70|
|3001  |    mul_10s_10s_18_1_1_U1407                                         |hls_dummy_mul_10s_10s_18_1_1_864                                                                                                                                         |     70|
|3002  |    mul_10s_10s_18_1_1_U1408                                         |hls_dummy_mul_10s_10s_18_1_1_865                                                                                                                                         |     72|
|3003  |    mul_10s_10s_18_1_1_U1409                                         |hls_dummy_mul_10s_10s_18_1_1_866                                                                                                                                         |     70|
|3004  |    mul_10s_10s_18_1_1_U1410                                         |hls_dummy_mul_10s_10s_18_1_1_867                                                                                                                                         |     71|
|3005  |    mul_10s_10s_18_1_1_U1412                                         |hls_dummy_mul_10s_10s_18_1_1_868                                                                                                                                         |     70|
|3006  |    mul_10s_10s_18_1_1_U1413                                         |hls_dummy_mul_10s_10s_18_1_1_869                                                                                                                                         |     70|
|3007  |    mul_10s_10s_18_1_1_U1414                                         |hls_dummy_mul_10s_10s_18_1_1_870                                                                                                                                         |    119|
|3008  |    mul_10s_10s_18_1_1_U1415                                         |hls_dummy_mul_10s_10s_18_1_1_871                                                                                                                                         |    119|
|3009  |    mul_10s_10s_18_1_1_U1416                                         |hls_dummy_mul_10s_10s_18_1_1_872                                                                                                                                         |     71|
|3010  |    mul_10s_10s_18_1_1_U1417                                         |hls_dummy_mul_10s_10s_18_1_1_873                                                                                                                                         |     70|
|3011  |    mul_10s_10s_18_1_1_U1418                                         |hls_dummy_mul_10s_10s_18_1_1_874                                                                                                                                         |     71|
|3012  |    mul_10s_10s_18_1_1_U1419                                         |hls_dummy_mul_10s_10s_18_1_1_875                                                                                                                                         |     71|
|3013  |    mul_10s_10s_18_1_1_U1420                                         |hls_dummy_mul_10s_10s_18_1_1_876                                                                                                                                         |     69|
|3014  |    mul_10s_10s_18_1_1_U1421                                         |hls_dummy_mul_10s_10s_18_1_1_877                                                                                                                                         |     70|
|3015  |    mul_10s_10s_18_1_1_U1422                                         |hls_dummy_mul_10s_10s_18_1_1_878                                                                                                                                         |    121|
|3016  |    mul_10s_10s_18_1_1_U1423                                         |hls_dummy_mul_10s_10s_18_1_1_879                                                                                                                                         |     70|
|3017  |    mul_10s_10s_18_1_1_U1424                                         |hls_dummy_mul_10s_10s_18_1_1_880                                                                                                                                         |     70|
|3018  |    mul_10s_10s_18_1_1_U1425                                         |hls_dummy_mul_10s_10s_18_1_1_881                                                                                                                                         |     70|
|3019  |    mul_10s_10s_18_1_1_U1426                                         |hls_dummy_mul_10s_10s_18_1_1_882                                                                                                                                         |     70|
|3020  |    mul_10s_10s_18_1_1_U1427                                         |hls_dummy_mul_10s_10s_18_1_1_883                                                                                                                                         |     70|
|3021  |    mul_10s_10s_18_1_1_U1428                                         |hls_dummy_mul_10s_10s_18_1_1_884                                                                                                                                         |     70|
|3022  |    mul_10s_10s_18_1_1_U1429                                         |hls_dummy_mul_10s_10s_18_1_1_885                                                                                                                                         |     70|
|3023  |    mul_10s_10s_18_1_1_U1430                                         |hls_dummy_mul_10s_10s_18_1_1_886                                                                                                                                         |     70|
|3024  |    mul_10s_10s_18_1_1_U1431                                         |hls_dummy_mul_10s_10s_18_1_1_887                                                                                                                                         |     71|
|3025  |    mul_10s_10s_18_1_1_U1432                                         |hls_dummy_mul_10s_10s_18_1_1_888                                                                                                                                         |     70|
|3026  |    mul_10s_10s_18_1_1_U1433                                         |hls_dummy_mul_10s_10s_18_1_1_889                                                                                                                                         |     70|
|3027  |    mul_10s_10s_18_1_1_U1434                                         |hls_dummy_mul_10s_10s_18_1_1_890                                                                                                                                         |     70|
|3028  |    mul_10s_10s_18_1_1_U1435                                         |hls_dummy_mul_10s_10s_18_1_1_891                                                                                                                                         |     71|
|3029  |    mul_10s_10s_18_1_1_U1437                                         |hls_dummy_mul_10s_10s_18_1_1_892                                                                                                                                         |     72|
|3030  |    mul_10s_10s_18_1_1_U1438                                         |hls_dummy_mul_10s_10s_18_1_1_893                                                                                                                                         |     70|
|3031  |    mul_10s_10s_18_1_1_U1439                                         |hls_dummy_mul_10s_10s_18_1_1_894                                                                                                                                         |     70|
|3032  |    mul_10s_10s_18_1_1_U1440                                         |hls_dummy_mul_10s_10s_18_1_1_895                                                                                                                                         |     70|
|3033  |    mul_10s_10s_18_1_1_U1441                                         |hls_dummy_mul_10s_10s_18_1_1_896                                                                                                                                         |     70|
|3034  |    mul_10s_10s_18_1_1_U1442                                         |hls_dummy_mul_10s_10s_18_1_1_897                                                                                                                                         |     73|
|3035  |    mul_10s_10s_18_1_1_U1443                                         |hls_dummy_mul_10s_10s_18_1_1_898                                                                                                                                         |     71|
|3036  |    mul_10s_10s_18_1_1_U1444                                         |hls_dummy_mul_10s_10s_18_1_1_899                                                                                                                                         |     70|
|3037  |    mul_10s_10s_18_1_1_U1445                                         |hls_dummy_mul_10s_10s_18_1_1_900                                                                                                                                         |     70|
|3038  |    mul_10s_10s_18_1_1_U1446                                         |hls_dummy_mul_10s_10s_18_1_1_901                                                                                                                                         |     70|
|3039  |    mul_10s_10s_18_1_1_U1447                                         |hls_dummy_mul_10s_10s_18_1_1_902                                                                                                                                         |     70|
|3040  |    mul_10s_10s_18_1_1_U1448                                         |hls_dummy_mul_10s_10s_18_1_1_903                                                                                                                                         |     70|
|3041  |    mul_10s_10s_18_1_1_U1449                                         |hls_dummy_mul_10s_10s_18_1_1_904                                                                                                                                         |     70|
|3042  |    mul_10s_10s_18_1_1_U1450                                         |hls_dummy_mul_10s_10s_18_1_1_905                                                                                                                                         |     70|
|3043  |    mul_10s_10s_18_1_1_U1451                                         |hls_dummy_mul_10s_10s_18_1_1_906                                                                                                                                         |     72|
|3044  |    mul_10s_10s_18_1_1_U1452                                         |hls_dummy_mul_10s_10s_18_1_1_907                                                                                                                                         |     70|
|3045  |    mul_10s_10s_18_1_1_U1453                                         |hls_dummy_mul_10s_10s_18_1_1_908                                                                                                                                         |     70|
|3046  |    mul_10s_10s_18_1_1_U1454                                         |hls_dummy_mul_10s_10s_18_1_1_909                                                                                                                                         |     70|
|3047  |    mul_10s_10s_18_1_1_U1455                                         |hls_dummy_mul_10s_10s_18_1_1_910                                                                                                                                         |     70|
|3048  |    mul_10s_10s_18_1_1_U1456                                         |hls_dummy_mul_10s_10s_18_1_1_911                                                                                                                                         |     71|
|3049  |    mul_10s_10s_18_1_1_U1457                                         |hls_dummy_mul_10s_10s_18_1_1_912                                                                                                                                         |     70|
|3050  |    mul_10s_10s_18_1_1_U1458                                         |hls_dummy_mul_10s_10s_18_1_1_913                                                                                                                                         |     70|
|3051  |    mul_10s_10s_18_1_1_U1459                                         |hls_dummy_mul_10s_10s_18_1_1_914                                                                                                                                         |     70|
|3052  |    mul_10s_10s_18_1_1_U1460                                         |hls_dummy_mul_10s_10s_18_1_1_915                                                                                                                                         |     70|
|3053  |    mul_10s_10s_18_1_1_U1462                                         |hls_dummy_mul_10s_10s_18_1_1_916                                                                                                                                         |     70|
|3054  |    mul_10s_10s_18_1_1_U1463                                         |hls_dummy_mul_10s_10s_18_1_1_917                                                                                                                                         |     70|
|3055  |    mul_10s_10s_18_1_1_U1464                                         |hls_dummy_mul_10s_10s_18_1_1_918                                                                                                                                         |     70|
|3056  |    mul_10s_10s_18_1_1_U1465                                         |hls_dummy_mul_10s_10s_18_1_1_919                                                                                                                                         |     70|
|3057  |    mul_10s_10s_18_1_1_U1466                                         |hls_dummy_mul_10s_10s_18_1_1_920                                                                                                                                         |     70|
|3058  |    mul_10s_10s_18_1_1_U1467                                         |hls_dummy_mul_10s_10s_18_1_1_921                                                                                                                                         |     73|
|3059  |    mul_10s_10s_18_1_1_U1468                                         |hls_dummy_mul_10s_10s_18_1_1_922                                                                                                                                         |     71|
|3060  |    mul_10s_10s_18_1_1_U1469                                         |hls_dummy_mul_10s_10s_18_1_1_923                                                                                                                                         |    118|
|3061  |    mul_10s_10s_18_1_1_U1470                                         |hls_dummy_mul_10s_10s_18_1_1_924                                                                                                                                         |     70|
|3062  |    mul_10s_10s_18_1_1_U1471                                         |hls_dummy_mul_10s_10s_18_1_1_925                                                                                                                                         |     72|
|3063  |    mul_10s_10s_18_1_1_U1472                                         |hls_dummy_mul_10s_10s_18_1_1_926                                                                                                                                         |     70|
|3064  |    mul_10s_10s_18_1_1_U1473                                         |hls_dummy_mul_10s_10s_18_1_1_927                                                                                                                                         |     70|
|3065  |    mul_10s_10s_18_1_1_U1474                                         |hls_dummy_mul_10s_10s_18_1_1_928                                                                                                                                         |     69|
|3066  |    mul_10s_10s_18_1_1_U1475                                         |hls_dummy_mul_10s_10s_18_1_1_929                                                                                                                                         |     73|
|3067  |    mul_10s_10s_18_1_1_U1476                                         |hls_dummy_mul_10s_10s_18_1_1_930                                                                                                                                         |     70|
|3068  |    mul_10s_10s_18_1_1_U1477                                         |hls_dummy_mul_10s_10s_18_1_1_931                                                                                                                                         |    119|
|3069  |    mul_10s_10s_18_1_1_U1478                                         |hls_dummy_mul_10s_10s_18_1_1_932                                                                                                                                         |     70|
|3070  |    mul_10s_10s_18_1_1_U1479                                         |hls_dummy_mul_10s_10s_18_1_1_933                                                                                                                                         |     70|
|3071  |    mul_10s_10s_18_1_1_U1480                                         |hls_dummy_mul_10s_10s_18_1_1_934                                                                                                                                         |     70|
|3072  |    mul_10s_10s_18_1_1_U1481                                         |hls_dummy_mul_10s_10s_18_1_1_935                                                                                                                                         |    119|
|3073  |    mul_10s_10s_18_1_1_U1482                                         |hls_dummy_mul_10s_10s_18_1_1_936                                                                                                                                         |     73|
|3074  |    mul_10s_10s_18_1_1_U1483                                         |hls_dummy_mul_10s_10s_18_1_1_937                                                                                                                                         |     72|
|3075  |    mul_10s_10s_18_1_1_U1484                                         |hls_dummy_mul_10s_10s_18_1_1_938                                                                                                                                         |     73|
|3076  |    mul_10s_10s_18_1_1_U1485                                         |hls_dummy_mul_10s_10s_18_1_1_939                                                                                                                                         |     70|
|3077  |    mul_10s_10s_18_1_1_U1487                                         |hls_dummy_mul_10s_10s_18_1_1_940                                                                                                                                         |     70|
|3078  |    mul_10s_10s_18_1_1_U1488                                         |hls_dummy_mul_10s_10s_18_1_1_941                                                                                                                                         |     70|
|3079  |    mul_10s_10s_18_1_1_U1489                                         |hls_dummy_mul_10s_10s_18_1_1_942                                                                                                                                         |     70|
|3080  |    mul_10s_10s_18_1_1_U1490                                         |hls_dummy_mul_10s_10s_18_1_1_943                                                                                                                                         |     70|
|3081  |    mul_10s_10s_18_1_1_U1491                                         |hls_dummy_mul_10s_10s_18_1_1_944                                                                                                                                         |     70|
|3082  |    mul_10s_10s_18_1_1_U1492                                         |hls_dummy_mul_10s_10s_18_1_1_945                                                                                                                                         |     74|
|3083  |    mul_10s_10s_18_1_1_U1493                                         |hls_dummy_mul_10s_10s_18_1_1_946                                                                                                                                         |     70|
|3084  |    mul_10s_10s_18_1_1_U1494                                         |hls_dummy_mul_10s_10s_18_1_1_947                                                                                                                                         |     70|
|3085  |    mul_10s_10s_18_1_1_U1495                                         |hls_dummy_mul_10s_10s_18_1_1_948                                                                                                                                         |     73|
|3086  |    mul_10s_10s_18_1_1_U1496                                         |hls_dummy_mul_10s_10s_18_1_1_949                                                                                                                                         |     70|
|3087  |    mul_10s_10s_18_1_1_U1497                                         |hls_dummy_mul_10s_10s_18_1_1_950                                                                                                                                         |     70|
|3088  |    mul_10s_10s_18_1_1_U1498                                         |hls_dummy_mul_10s_10s_18_1_1_951                                                                                                                                         |     70|
|3089  |    mul_10s_10s_18_1_1_U1499                                         |hls_dummy_mul_10s_10s_18_1_1_952                                                                                                                                         |     70|
|3090  |    mul_10s_10s_18_1_1_U1500                                         |hls_dummy_mul_10s_10s_18_1_1_953                                                                                                                                         |     70|
|3091  |    mul_10s_10s_18_1_1_U1501                                         |hls_dummy_mul_10s_10s_18_1_1_954                                                                                                                                         |     70|
|3092  |    mul_10s_10s_18_1_1_U1502                                         |hls_dummy_mul_10s_10s_18_1_1_955                                                                                                                                         |     70|
|3093  |    mul_10s_10s_18_1_1_U1503                                         |hls_dummy_mul_10s_10s_18_1_1_956                                                                                                                                         |     70|
|3094  |    mul_10s_10s_18_1_1_U1504                                         |hls_dummy_mul_10s_10s_18_1_1_957                                                                                                                                         |     70|
|3095  |    mul_10s_10s_18_1_1_U1505                                         |hls_dummy_mul_10s_10s_18_1_1_958                                                                                                                                         |     70|
|3096  |    mul_10s_10s_18_1_1_U1506                                         |hls_dummy_mul_10s_10s_18_1_1_959                                                                                                                                         |     70|
|3097  |    mul_10s_10s_18_1_1_U1507                                         |hls_dummy_mul_10s_10s_18_1_1_960                                                                                                                                         |     70|
|3098  |    mul_10s_10s_18_1_1_U1508                                         |hls_dummy_mul_10s_10s_18_1_1_961                                                                                                                                         |     70|
|3099  |    mul_10s_10s_18_1_1_U1509                                         |hls_dummy_mul_10s_10s_18_1_1_962                                                                                                                                         |     70|
|3100  |    mul_10s_10s_18_1_1_U1510                                         |hls_dummy_mul_10s_10s_18_1_1_963                                                                                                                                         |     71|
|3101  |    mul_10s_10s_18_1_1_U1512                                         |hls_dummy_mul_10s_10s_18_1_1_964                                                                                                                                         |     70|
|3102  |    mul_10s_10s_18_1_1_U1513                                         |hls_dummy_mul_10s_10s_18_1_1_965                                                                                                                                         |     70|
|3103  |    mul_10s_10s_18_1_1_U1514                                         |hls_dummy_mul_10s_10s_18_1_1_966                                                                                                                                         |     70|
|3104  |    mul_10s_10s_18_1_1_U1515                                         |hls_dummy_mul_10s_10s_18_1_1_967                                                                                                                                         |     70|
|3105  |    mul_10s_10s_18_1_1_U1516                                         |hls_dummy_mul_10s_10s_18_1_1_968                                                                                                                                         |     69|
|3106  |    mul_10s_10s_18_1_1_U1517                                         |hls_dummy_mul_10s_10s_18_1_1_969                                                                                                                                         |     70|
|3107  |    mul_10s_10s_18_1_1_U1518                                         |hls_dummy_mul_10s_10s_18_1_1_970                                                                                                                                         |     70|
|3108  |    mul_10s_10s_18_1_1_U1519                                         |hls_dummy_mul_10s_10s_18_1_1_971                                                                                                                                         |     69|
|3109  |    mul_10s_10s_18_1_1_U1520                                         |hls_dummy_mul_10s_10s_18_1_1_972                                                                                                                                         |     70|
|3110  |    mul_10s_10s_18_1_1_U1521                                         |hls_dummy_mul_10s_10s_18_1_1_973                                                                                                                                         |     70|
|3111  |    mul_10s_10s_18_1_1_U1522                                         |hls_dummy_mul_10s_10s_18_1_1_974                                                                                                                                         |    120|
|3112  |    mul_10s_10s_18_1_1_U1523                                         |hls_dummy_mul_10s_10s_18_1_1_975                                                                                                                                         |     70|
|3113  |    mul_10s_10s_18_1_1_U1524                                         |hls_dummy_mul_10s_10s_18_1_1_976                                                                                                                                         |     70|
|3114  |    mul_10s_10s_18_1_1_U1525                                         |hls_dummy_mul_10s_10s_18_1_1_977                                                                                                                                         |     71|
|3115  |    mul_10s_10s_18_1_1_U1526                                         |hls_dummy_mul_10s_10s_18_1_1_978                                                                                                                                         |     69|
|3116  |    mul_10s_10s_18_1_1_U1527                                         |hls_dummy_mul_10s_10s_18_1_1_979                                                                                                                                         |     70|
|3117  |    mul_10s_10s_18_1_1_U1528                                         |hls_dummy_mul_10s_10s_18_1_1_980                                                                                                                                         |     70|
|3118  |    mul_10s_10s_18_1_1_U1529                                         |hls_dummy_mul_10s_10s_18_1_1_981                                                                                                                                         |     70|
|3119  |    mul_10s_10s_18_1_1_U1530                                         |hls_dummy_mul_10s_10s_18_1_1_982                                                                                                                                         |     71|
|3120  |    mul_10s_10s_18_1_1_U1531                                         |hls_dummy_mul_10s_10s_18_1_1_983                                                                                                                                         |     70|
|3121  |    mul_10s_10s_18_1_1_U1532                                         |hls_dummy_mul_10s_10s_18_1_1_984                                                                                                                                         |     70|
|3122  |    mul_10s_10s_18_1_1_U1533                                         |hls_dummy_mul_10s_10s_18_1_1_985                                                                                                                                         |     70|
|3123  |    mul_10s_10s_18_1_1_U1534                                         |hls_dummy_mul_10s_10s_18_1_1_986                                                                                                                                         |     70|
|3124  |    mul_10s_10s_18_1_1_U1535                                         |hls_dummy_mul_10s_10s_18_1_1_987                                                                                                                                         |     70|
|3125  |    mul_10s_10s_18_1_1_U1537                                         |hls_dummy_mul_10s_10s_18_1_1_988                                                                                                                                         |     70|
|3126  |    mul_10s_10s_18_1_1_U1538                                         |hls_dummy_mul_10s_10s_18_1_1_989                                                                                                                                         |     70|
|3127  |    mul_10s_10s_18_1_1_U1539                                         |hls_dummy_mul_10s_10s_18_1_1_990                                                                                                                                         |     69|
|3128  |    mul_10s_10s_18_1_1_U1540                                         |hls_dummy_mul_10s_10s_18_1_1_991                                                                                                                                         |     69|
|3129  |    mul_10s_10s_18_1_1_U1541                                         |hls_dummy_mul_10s_10s_18_1_1_992                                                                                                                                         |     69|
|3130  |    mul_10s_10s_18_1_1_U1542                                         |hls_dummy_mul_10s_10s_18_1_1_993                                                                                                                                         |     73|
|3131  |    mul_10s_10s_18_1_1_U1543                                         |hls_dummy_mul_10s_10s_18_1_1_994                                                                                                                                         |     70|
|3132  |    mul_10s_10s_18_1_1_U1544                                         |hls_dummy_mul_10s_10s_18_1_1_995                                                                                                                                         |     69|
|3133  |    mul_10s_10s_18_1_1_U1545                                         |hls_dummy_mul_10s_10s_18_1_1_996                                                                                                                                         |     73|
|3134  |    mul_10s_10s_18_1_1_U1546                                         |hls_dummy_mul_10s_10s_18_1_1_997                                                                                                                                         |    126|
|3135  |    mul_10s_10s_18_1_1_U1547                                         |hls_dummy_mul_10s_10s_18_1_1_998                                                                                                                                         |     73|
|3136  |    mul_10s_10s_18_1_1_U1548                                         |hls_dummy_mul_10s_10s_18_1_1_999                                                                                                                                         |     73|
|3137  |    mul_10s_10s_18_1_1_U1549                                         |hls_dummy_mul_10s_10s_18_1_1_1000                                                                                                                                        |    126|
|3138  |    mul_10s_10s_18_1_1_U1550                                         |hls_dummy_mul_10s_10s_18_1_1_1001                                                                                                                                        |     70|
|3139  |    mul_10s_10s_18_1_1_U1551                                         |hls_dummy_mul_10s_10s_18_1_1_1002                                                                                                                                        |     69|
|3140  |    mul_10s_10s_18_1_1_U1552                                         |hls_dummy_mul_10s_10s_18_1_1_1003                                                                                                                                        |     70|
|3141  |    mul_10s_10s_18_1_1_U1553                                         |hls_dummy_mul_10s_10s_18_1_1_1004                                                                                                                                        |     70|
|3142  |    mul_10s_10s_18_1_1_U1554                                         |hls_dummy_mul_10s_10s_18_1_1_1005                                                                                                                                        |     70|
|3143  |    mul_10s_10s_18_1_1_U1555                                         |hls_dummy_mul_10s_10s_18_1_1_1006                                                                                                                                        |     70|
|3144  |    mul_10s_10s_18_1_1_U1556                                         |hls_dummy_mul_10s_10s_18_1_1_1007                                                                                                                                        |     70|
|3145  |    mul_10s_10s_18_1_1_U1557                                         |hls_dummy_mul_10s_10s_18_1_1_1008                                                                                                                                        |     70|
|3146  |    mul_10s_10s_18_1_1_U1558                                         |hls_dummy_mul_10s_10s_18_1_1_1009                                                                                                                                        |     70|
|3147  |    mul_10s_10s_18_1_1_U1559                                         |hls_dummy_mul_10s_10s_18_1_1_1010                                                                                                                                        |     70|
|3148  |    mul_10s_10s_18_1_1_U1560                                         |hls_dummy_mul_10s_10s_18_1_1_1011                                                                                                                                        |     70|
|3149  |    mul_10s_10s_18_1_1_U1562                                         |hls_dummy_mul_10s_10s_18_1_1_1012                                                                                                                                        |     70|
|3150  |    mul_10s_10s_18_1_1_U1563                                         |hls_dummy_mul_10s_10s_18_1_1_1013                                                                                                                                        |     70|
|3151  |    mul_10s_10s_18_1_1_U1564                                         |hls_dummy_mul_10s_10s_18_1_1_1014                                                                                                                                        |     69|
|3152  |    mul_10s_10s_18_1_1_U1565                                         |hls_dummy_mul_10s_10s_18_1_1_1015                                                                                                                                        |     70|
|3153  |    mul_10s_10s_18_1_1_U1566                                         |hls_dummy_mul_10s_10s_18_1_1_1016                                                                                                                                        |     74|
|3154  |    mul_10s_10s_18_1_1_U1567                                         |hls_dummy_mul_10s_10s_18_1_1_1017                                                                                                                                        |     70|
|3155  |    mul_10s_10s_18_1_1_U1568                                         |hls_dummy_mul_10s_10s_18_1_1_1018                                                                                                                                        |     69|
|3156  |    mul_10s_10s_18_1_1_U1569                                         |hls_dummy_mul_10s_10s_18_1_1_1019                                                                                                                                        |     69|
|3157  |    mul_10s_10s_18_1_1_U1570                                         |hls_dummy_mul_10s_10s_18_1_1_1020                                                                                                                                        |     70|
|3158  |    mul_10s_10s_18_1_1_U1571                                         |hls_dummy_mul_10s_10s_18_1_1_1021                                                                                                                                        |     73|
|3159  |    mul_10s_10s_18_1_1_U1572                                         |hls_dummy_mul_10s_10s_18_1_1_1022                                                                                                                                        |     70|
|3160  |    mul_10s_10s_18_1_1_U1573                                         |hls_dummy_mul_10s_10s_18_1_1_1023                                                                                                                                        |     74|
|3161  |    mul_10s_10s_18_1_1_U1574                                         |hls_dummy_mul_10s_10s_18_1_1_1024                                                                                                                                        |     70|
|3162  |    mul_10s_10s_18_1_1_U1575                                         |hls_dummy_mul_10s_10s_18_1_1_1025                                                                                                                                        |     70|
|3163  |    mul_10s_10s_18_1_1_U1576                                         |hls_dummy_mul_10s_10s_18_1_1_1026                                                                                                                                        |     73|
|3164  |    mul_10s_10s_18_1_1_U1577                                         |hls_dummy_mul_10s_10s_18_1_1_1027                                                                                                                                        |     70|
|3165  |    mul_10s_10s_18_1_1_U1578                                         |hls_dummy_mul_10s_10s_18_1_1_1028                                                                                                                                        |     70|
|3166  |    mul_10s_10s_18_1_1_U1579                                         |hls_dummy_mul_10s_10s_18_1_1_1029                                                                                                                                        |     70|
|3167  |    mul_10s_10s_18_1_1_U1580                                         |hls_dummy_mul_10s_10s_18_1_1_1030                                                                                                                                        |     70|
|3168  |    mul_10s_10s_18_1_1_U1581                                         |hls_dummy_mul_10s_10s_18_1_1_1031                                                                                                                                        |     70|
|3169  |    mul_10s_10s_18_1_1_U1582                                         |hls_dummy_mul_10s_10s_18_1_1_1032                                                                                                                                        |     70|
|3170  |    mul_10s_10s_18_1_1_U1583                                         |hls_dummy_mul_10s_10s_18_1_1_1033                                                                                                                                        |     70|
|3171  |    mul_10s_10s_18_1_1_U1584                                         |hls_dummy_mul_10s_10s_18_1_1_1034                                                                                                                                        |     70|
|3172  |    mul_10s_10s_18_1_1_U1585                                         |hls_dummy_mul_10s_10s_18_1_1_1035                                                                                                                                        |     73|
|3173  |    mul_10s_10s_18_1_1_U1587                                         |hls_dummy_mul_10s_10s_18_1_1_1036                                                                                                                                        |     70|
|3174  |    mul_10s_10s_18_1_1_U1588                                         |hls_dummy_mul_10s_10s_18_1_1_1037                                                                                                                                        |     70|
|3175  |    mul_10s_10s_18_1_1_U1589                                         |hls_dummy_mul_10s_10s_18_1_1_1038                                                                                                                                        |     71|
|3176  |    mul_10s_10s_18_1_1_U1590                                         |hls_dummy_mul_10s_10s_18_1_1_1039                                                                                                                                        |     71|
|3177  |    mul_10s_10s_18_1_1_U1591                                         |hls_dummy_mul_10s_10s_18_1_1_1040                                                                                                                                        |     70|
|3178  |    mul_10s_10s_18_1_1_U1592                                         |hls_dummy_mul_10s_10s_18_1_1_1041                                                                                                                                        |     69|
|3179  |    mul_10s_10s_18_1_1_U1593                                         |hls_dummy_mul_10s_10s_18_1_1_1042                                                                                                                                        |     70|
|3180  |    mul_10s_10s_18_1_1_U1594                                         |hls_dummy_mul_10s_10s_18_1_1_1043                                                                                                                                        |     73|
|3181  |    mul_10s_10s_18_1_1_U1595                                         |hls_dummy_mul_10s_10s_18_1_1_1044                                                                                                                                        |     74|
|3182  |    mul_10s_10s_18_1_1_U1596                                         |hls_dummy_mul_10s_10s_18_1_1_1045                                                                                                                                        |     97|
|3183  |    mul_10s_10s_18_1_1_U1597                                         |hls_dummy_mul_10s_10s_18_1_1_1046                                                                                                                                        |     70|
|3184  |    mul_10s_10s_18_1_1_U1598                                         |hls_dummy_mul_10s_10s_18_1_1_1047                                                                                                                                        |     70|
|3185  |    mul_10s_10s_18_1_1_U1599                                         |hls_dummy_mul_10s_10s_18_1_1_1048                                                                                                                                        |     75|
|3186  |    mul_10s_10s_18_1_1_U1600                                         |hls_dummy_mul_10s_10s_18_1_1_1049                                                                                                                                        |     70|
|3187  |    mul_10s_10s_18_1_1_U1601                                         |hls_dummy_mul_10s_10s_18_1_1_1050                                                                                                                                        |     72|
|3188  |    mul_10s_10s_18_1_1_U1602                                         |hls_dummy_mul_10s_10s_18_1_1_1051                                                                                                                                        |     70|
|3189  |    mul_10s_10s_18_1_1_U1603                                         |hls_dummy_mul_10s_10s_18_1_1_1052                                                                                                                                        |     71|
|3190  |    mul_10s_10s_18_1_1_U1604                                         |hls_dummy_mul_10s_10s_18_1_1_1053                                                                                                                                        |     70|
|3191  |    mul_10s_10s_18_1_1_U1605                                         |hls_dummy_mul_10s_10s_18_1_1_1054                                                                                                                                        |     70|
|3192  |    mul_10s_10s_18_1_1_U1606                                         |hls_dummy_mul_10s_10s_18_1_1_1055                                                                                                                                        |     70|
|3193  |    mul_10s_10s_18_1_1_U1607                                         |hls_dummy_mul_10s_10s_18_1_1_1056                                                                                                                                        |     70|
|3194  |    mul_10s_10s_18_1_1_U1608                                         |hls_dummy_mul_10s_10s_18_1_1_1057                                                                                                                                        |     70|
|3195  |    mul_10s_10s_18_1_1_U1609                                         |hls_dummy_mul_10s_10s_18_1_1_1058                                                                                                                                        |    117|
|3196  |    mul_10s_10s_18_1_1_U1610                                         |hls_dummy_mul_10s_10s_18_1_1_1059                                                                                                                                        |     70|
|3197  |    mul_10s_10s_18_1_1_U1612                                         |hls_dummy_mul_10s_10s_18_1_1_1060                                                                                                                                        |     70|
|3198  |    mul_10s_10s_18_1_1_U1613                                         |hls_dummy_mul_10s_10s_18_1_1_1061                                                                                                                                        |     71|
|3199  |    mul_10s_10s_18_1_1_U1614                                         |hls_dummy_mul_10s_10s_18_1_1_1062                                                                                                                                        |     70|
|3200  |    mul_10s_10s_18_1_1_U1615                                         |hls_dummy_mul_10s_10s_18_1_1_1063                                                                                                                                        |     70|
|3201  |    mul_10s_10s_18_1_1_U1616                                         |hls_dummy_mul_10s_10s_18_1_1_1064                                                                                                                                        |     71|
|3202  |    mul_10s_10s_18_1_1_U1617                                         |hls_dummy_mul_10s_10s_18_1_1_1065                                                                                                                                        |     70|
|3203  |    mul_10s_10s_18_1_1_U1618                                         |hls_dummy_mul_10s_10s_18_1_1_1066                                                                                                                                        |    125|
|3204  |    mul_10s_10s_18_1_1_U1619                                         |hls_dummy_mul_10s_10s_18_1_1_1067                                                                                                                                        |     70|
|3205  |    mul_10s_10s_18_1_1_U1620                                         |hls_dummy_mul_10s_10s_18_1_1_1068                                                                                                                                        |     70|
|3206  |    mul_10s_10s_18_1_1_U1621                                         |hls_dummy_mul_10s_10s_18_1_1_1069                                                                                                                                        |     74|
|3207  |    mul_10s_10s_18_1_1_U1622                                         |hls_dummy_mul_10s_10s_18_1_1_1070                                                                                                                                        |     70|
|3208  |    mul_10s_10s_18_1_1_U1623                                         |hls_dummy_mul_10s_10s_18_1_1_1071                                                                                                                                        |     70|
|3209  |    mul_10s_10s_18_1_1_U1624                                         |hls_dummy_mul_10s_10s_18_1_1_1072                                                                                                                                        |     70|
|3210  |    mul_10s_10s_18_1_1_U1625                                         |hls_dummy_mul_10s_10s_18_1_1_1073                                                                                                                                        |    118|
|3211  |    mul_10s_10s_18_1_1_U1626                                         |hls_dummy_mul_10s_10s_18_1_1_1074                                                                                                                                        |     73|
|3212  |    mul_10s_10s_18_1_1_U1627                                         |hls_dummy_mul_10s_10s_18_1_1_1075                                                                                                                                        |    118|
|3213  |    mul_10s_10s_18_1_1_U1628                                         |hls_dummy_mul_10s_10s_18_1_1_1076                                                                                                                                        |     73|
|3214  |    mul_10s_10s_18_1_1_U1629                                         |hls_dummy_mul_10s_10s_18_1_1_1077                                                                                                                                        |     70|
|3215  |    mul_10s_10s_18_1_1_U1630                                         |hls_dummy_mul_10s_10s_18_1_1_1078                                                                                                                                        |     70|
|3216  |    mul_10s_10s_18_1_1_U1631                                         |hls_dummy_mul_10s_10s_18_1_1_1079                                                                                                                                        |     73|
|3217  |    mul_10s_10s_18_1_1_U1632                                         |hls_dummy_mul_10s_10s_18_1_1_1080                                                                                                                                        |     73|
|3218  |    mul_10s_10s_18_1_1_U1633                                         |hls_dummy_mul_10s_10s_18_1_1_1081                                                                                                                                        |     74|
|3219  |    mul_10s_10s_18_1_1_U1634                                         |hls_dummy_mul_10s_10s_18_1_1_1082                                                                                                                                        |    118|
|3220  |    mul_10s_10s_18_1_1_U1635                                         |hls_dummy_mul_10s_10s_18_1_1_1083                                                                                                                                        |    118|
|3221  |    mul_10s_10s_18_1_1_U1637                                         |hls_dummy_mul_10s_10s_18_1_1_1084                                                                                                                                        |     70|
|3222  |    mul_10s_10s_18_1_1_U1638                                         |hls_dummy_mul_10s_10s_18_1_1_1085                                                                                                                                        |     70|
|3223  |    mul_10s_10s_18_1_1_U1639                                         |hls_dummy_mul_10s_10s_18_1_1_1086                                                                                                                                        |     70|
|3224  |    mul_10s_10s_18_1_1_U1640                                         |hls_dummy_mul_10s_10s_18_1_1_1087                                                                                                                                        |     70|
|3225  |    mul_10s_10s_18_1_1_U1641                                         |hls_dummy_mul_10s_10s_18_1_1_1088                                                                                                                                        |     70|
|3226  |    mul_10s_10s_18_1_1_U1642                                         |hls_dummy_mul_10s_10s_18_1_1_1089                                                                                                                                        |     74|
|3227  |    mul_10s_10s_18_1_1_U1643                                         |hls_dummy_mul_10s_10s_18_1_1_1090                                                                                                                                        |    124|
|3228  |    mul_10s_10s_18_1_1_U1644                                         |hls_dummy_mul_10s_10s_18_1_1_1091                                                                                                                                        |     69|
|3229  |    mul_10s_10s_18_1_1_U1645                                         |hls_dummy_mul_10s_10s_18_1_1_1092                                                                                                                                        |     74|
|3230  |    mul_10s_10s_18_1_1_U1646                                         |hls_dummy_mul_10s_10s_18_1_1_1093                                                                                                                                        |     70|
|3231  |    mul_10s_10s_18_1_1_U1647                                         |hls_dummy_mul_10s_10s_18_1_1_1094                                                                                                                                        |     74|
|3232  |    mul_10s_10s_18_1_1_U1648                                         |hls_dummy_mul_10s_10s_18_1_1_1095                                                                                                                                        |     76|
|3233  |    mul_10s_10s_18_1_1_U1649                                         |hls_dummy_mul_10s_10s_18_1_1_1096                                                                                                                                        |     74|
|3234  |    mul_10s_10s_18_1_1_U1650                                         |hls_dummy_mul_10s_10s_18_1_1_1097                                                                                                                                        |     73|
|3235  |    mul_10s_10s_18_1_1_U1651                                         |hls_dummy_mul_10s_10s_18_1_1_1098                                                                                                                                        |     71|
|3236  |    mul_10s_10s_18_1_1_U1652                                         |hls_dummy_mul_10s_10s_18_1_1_1099                                                                                                                                        |     73|
|3237  |    mul_10s_10s_18_1_1_U1653                                         |hls_dummy_mul_10s_10s_18_1_1_1100                                                                                                                                        |     71|
|3238  |    mul_10s_10s_18_1_1_U1654                                         |hls_dummy_mul_10s_10s_18_1_1_1101                                                                                                                                        |     70|
|3239  |    mul_10s_10s_18_1_1_U1655                                         |hls_dummy_mul_10s_10s_18_1_1_1102                                                                                                                                        |     70|
|3240  |    mul_10s_10s_18_1_1_U1656                                         |hls_dummy_mul_10s_10s_18_1_1_1103                                                                                                                                        |     70|
|3241  |    mul_10s_10s_18_1_1_U1657                                         |hls_dummy_mul_10s_10s_18_1_1_1104                                                                                                                                        |     73|
|3242  |    mul_10s_10s_18_1_1_U1658                                         |hls_dummy_mul_10s_10s_18_1_1_1105                                                                                                                                        |     74|
|3243  |    mul_10s_10s_18_1_1_U1659                                         |hls_dummy_mul_10s_10s_18_1_1_1106                                                                                                                                        |     73|
|3244  |    mul_10s_10s_18_1_1_U1660                                         |hls_dummy_mul_10s_10s_18_1_1_1107                                                                                                                                        |     97|
|3245  |    mul_10s_10s_18_1_1_U1662                                         |hls_dummy_mul_10s_10s_18_1_1_1108                                                                                                                                        |     71|
|3246  |    mul_10s_10s_18_1_1_U1663                                         |hls_dummy_mul_10s_10s_18_1_1_1109                                                                                                                                        |     70|
|3247  |    mul_10s_10s_18_1_1_U1664                                         |hls_dummy_mul_10s_10s_18_1_1_1110                                                                                                                                        |     70|
|3248  |    mul_10s_10s_18_1_1_U1665                                         |hls_dummy_mul_10s_10s_18_1_1_1111                                                                                                                                        |    126|
|3249  |    mul_10s_10s_18_1_1_U1666                                         |hls_dummy_mul_10s_10s_18_1_1_1112                                                                                                                                        |    125|
|3250  |    mul_10s_10s_18_1_1_U1667                                         |hls_dummy_mul_10s_10s_18_1_1_1113                                                                                                                                        |     73|
|3251  |    mul_10s_10s_18_1_1_U1668                                         |hls_dummy_mul_10s_10s_18_1_1_1114                                                                                                                                        |    119|
|3252  |    mul_10s_10s_18_1_1_U1669                                         |hls_dummy_mul_10s_10s_18_1_1_1115                                                                                                                                        |     69|
|3253  |    mul_10s_10s_18_1_1_U1670                                         |hls_dummy_mul_10s_10s_18_1_1_1116                                                                                                                                        |     70|
|3254  |    mul_10s_10s_18_1_1_U1671                                         |hls_dummy_mul_10s_10s_18_1_1_1117                                                                                                                                        |     73|
|3255  |    mul_10s_10s_18_1_1_U1672                                         |hls_dummy_mul_10s_10s_18_1_1_1118                                                                                                                                        |     74|
|3256  |    mul_10s_10s_18_1_1_U1673                                         |hls_dummy_mul_10s_10s_18_1_1_1119                                                                                                                                        |     70|
|3257  |    mul_10s_10s_18_1_1_U1674                                         |hls_dummy_mul_10s_10s_18_1_1_1120                                                                                                                                        |     70|
|3258  |    mul_10s_10s_18_1_1_U1675                                         |hls_dummy_mul_10s_10s_18_1_1_1121                                                                                                                                        |     70|
|3259  |    mul_10s_10s_18_1_1_U1676                                         |hls_dummy_mul_10s_10s_18_1_1_1122                                                                                                                                        |     70|
|3260  |    mul_10s_10s_18_1_1_U1677                                         |hls_dummy_mul_10s_10s_18_1_1_1123                                                                                                                                        |    117|
|3261  |    mul_10s_10s_18_1_1_U1678                                         |hls_dummy_mul_10s_10s_18_1_1_1124                                                                                                                                        |     70|
|3262  |    mul_10s_10s_18_1_1_U1679                                         |hls_dummy_mul_10s_10s_18_1_1_1125                                                                                                                                        |     70|
|3263  |    mul_10s_10s_18_1_1_U1680                                         |hls_dummy_mul_10s_10s_18_1_1_1126                                                                                                                                        |     70|
|3264  |    mul_10s_10s_18_1_1_U1681                                         |hls_dummy_mul_10s_10s_18_1_1_1127                                                                                                                                        |     70|
|3265  |    mul_10s_10s_18_1_1_U1682                                         |hls_dummy_mul_10s_10s_18_1_1_1128                                                                                                                                        |    126|
|3266  |    mul_10s_10s_18_1_1_U1683                                         |hls_dummy_mul_10s_10s_18_1_1_1129                                                                                                                                        |    126|
|3267  |    mul_10s_10s_18_1_1_U1684                                         |hls_dummy_mul_10s_10s_18_1_1_1130                                                                                                                                        |     71|
|3268  |    mul_10s_10s_18_1_1_U1685                                         |hls_dummy_mul_10s_10s_18_1_1_1131                                                                                                                                        |    126|
|3269  |    mul_10s_10s_18_1_1_U1687                                         |hls_dummy_mul_10s_10s_18_1_1_1132                                                                                                                                        |     71|
|3270  |    mul_10s_10s_18_1_1_U1688                                         |hls_dummy_mul_10s_10s_18_1_1_1133                                                                                                                                        |     71|
|3271  |    mul_10s_10s_18_1_1_U1689                                         |hls_dummy_mul_10s_10s_18_1_1_1134                                                                                                                                        |     70|
|3272  |    mul_10s_10s_18_1_1_U1690                                         |hls_dummy_mul_10s_10s_18_1_1_1135                                                                                                                                        |     70|
|3273  |    mul_10s_10s_18_1_1_U1691                                         |hls_dummy_mul_10s_10s_18_1_1_1136                                                                                                                                        |     71|
|3274  |    mul_10s_10s_18_1_1_U1692                                         |hls_dummy_mul_10s_10s_18_1_1_1137                                                                                                                                        |     70|
|3275  |    mul_10s_10s_18_1_1_U1693                                         |hls_dummy_mul_10s_10s_18_1_1_1138                                                                                                                                        |     73|
|3276  |    mul_10s_10s_18_1_1_U1694                                         |hls_dummy_mul_10s_10s_18_1_1_1139                                                                                                                                        |     72|
|3277  |    mul_10s_10s_18_1_1_U1695                                         |hls_dummy_mul_10s_10s_18_1_1_1140                                                                                                                                        |     70|
|3278  |    mul_10s_10s_18_1_1_U1696                                         |hls_dummy_mul_10s_10s_18_1_1_1141                                                                                                                                        |     71|
|3279  |    mul_10s_10s_18_1_1_U1697                                         |hls_dummy_mul_10s_10s_18_1_1_1142                                                                                                                                        |     70|
|3280  |    mul_10s_10s_18_1_1_U1698                                         |hls_dummy_mul_10s_10s_18_1_1_1143                                                                                                                                        |     70|
|3281  |    mul_10s_10s_18_1_1_U1699                                         |hls_dummy_mul_10s_10s_18_1_1_1144                                                                                                                                        |     70|
|3282  |    mul_10s_10s_18_1_1_U1700                                         |hls_dummy_mul_10s_10s_18_1_1_1145                                                                                                                                        |     70|
|3283  |    mul_10s_10s_18_1_1_U1701                                         |hls_dummy_mul_10s_10s_18_1_1_1146                                                                                                                                        |     69|
|3284  |    mul_10s_10s_18_1_1_U1702                                         |hls_dummy_mul_10s_10s_18_1_1_1147                                                                                                                                        |    119|
|3285  |    mul_10s_10s_18_1_1_U1703                                         |hls_dummy_mul_10s_10s_18_1_1_1148                                                                                                                                        |     73|
|3286  |    mul_10s_10s_18_1_1_U1704                                         |hls_dummy_mul_10s_10s_18_1_1_1149                                                                                                                                        |    119|
|3287  |    mul_10s_10s_18_1_1_U1705                                         |hls_dummy_mul_10s_10s_18_1_1_1150                                                                                                                                        |     70|
|3288  |    mul_10s_10s_18_1_1_U1706                                         |hls_dummy_mul_10s_10s_18_1_1_1151                                                                                                                                        |     70|
|3289  |    mul_10s_10s_18_1_1_U1707                                         |hls_dummy_mul_10s_10s_18_1_1_1152                                                                                                                                        |    119|
|3290  |    mul_10s_10s_18_1_1_U1708                                         |hls_dummy_mul_10s_10s_18_1_1_1153                                                                                                                                        |     70|
|3291  |    mul_10s_10s_18_1_1_U1709                                         |hls_dummy_mul_10s_10s_18_1_1_1154                                                                                                                                        |     71|
|3292  |    mul_10s_10s_18_1_1_U1710                                         |hls_dummy_mul_10s_10s_18_1_1_1155                                                                                                                                        |    119|
|3293  |    mul_10s_10s_18_1_1_U1712                                         |hls_dummy_mul_10s_10s_18_1_1_1156                                                                                                                                        |     70|
|3294  |    mul_10s_10s_18_1_1_U1713                                         |hls_dummy_mul_10s_10s_18_1_1_1157                                                                                                                                        |     70|
|3295  |    mul_10s_10s_18_1_1_U1714                                         |hls_dummy_mul_10s_10s_18_1_1_1158                                                                                                                                        |     70|
|3296  |    mul_10s_10s_18_1_1_U1715                                         |hls_dummy_mul_10s_10s_18_1_1_1159                                                                                                                                        |     70|
|3297  |    mul_10s_10s_18_1_1_U1716                                         |hls_dummy_mul_10s_10s_18_1_1_1160                                                                                                                                        |     70|
|3298  |    mul_10s_10s_18_1_1_U1717                                         |hls_dummy_mul_10s_10s_18_1_1_1161                                                                                                                                        |     70|
|3299  |    mul_10s_10s_18_1_1_U1718                                         |hls_dummy_mul_10s_10s_18_1_1_1162                                                                                                                                        |     69|
|3300  |    mul_10s_10s_18_1_1_U1719                                         |hls_dummy_mul_10s_10s_18_1_1_1163                                                                                                                                        |     71|
|3301  |    mul_10s_10s_18_1_1_U1720                                         |hls_dummy_mul_10s_10s_18_1_1_1164                                                                                                                                        |     70|
|3302  |    mul_10s_10s_18_1_1_U1721                                         |hls_dummy_mul_10s_10s_18_1_1_1165                                                                                                                                        |     70|
|3303  |    mul_10s_10s_18_1_1_U1722                                         |hls_dummy_mul_10s_10s_18_1_1_1166                                                                                                                                        |    126|
|3304  |    mul_10s_10s_18_1_1_U1723                                         |hls_dummy_mul_10s_10s_18_1_1_1167                                                                                                                                        |     70|
|3305  |    mul_10s_10s_18_1_1_U1724                                         |hls_dummy_mul_10s_10s_18_1_1_1168                                                                                                                                        |     70|
|3306  |    mul_10s_10s_18_1_1_U1725                                         |hls_dummy_mul_10s_10s_18_1_1_1169                                                                                                                                        |     71|
|3307  |    mul_10s_10s_18_1_1_U1726                                         |hls_dummy_mul_10s_10s_18_1_1_1170                                                                                                                                        |     71|
|3308  |    mul_10s_10s_18_1_1_U1727                                         |hls_dummy_mul_10s_10s_18_1_1_1171                                                                                                                                        |    119|
|3309  |    mul_10s_10s_18_1_1_U1728                                         |hls_dummy_mul_10s_10s_18_1_1_1172                                                                                                                                        |     70|
|3310  |    mul_10s_10s_18_1_1_U1729                                         |hls_dummy_mul_10s_10s_18_1_1_1173                                                                                                                                        |     70|
|3311  |    mul_10s_10s_18_1_1_U1730                                         |hls_dummy_mul_10s_10s_18_1_1_1174                                                                                                                                        |     70|
|3312  |    mul_10s_10s_18_1_1_U1731                                         |hls_dummy_mul_10s_10s_18_1_1_1175                                                                                                                                        |     70|
|3313  |    mul_10s_10s_18_1_1_U1732                                         |hls_dummy_mul_10s_10s_18_1_1_1176                                                                                                                                        |    119|
|3314  |    mul_10s_10s_18_1_1_U1733                                         |hls_dummy_mul_10s_10s_18_1_1_1177                                                                                                                                        |     70|
|3315  |    mul_10s_10s_18_1_1_U1734                                         |hls_dummy_mul_10s_10s_18_1_1_1178                                                                                                                                        |    119|
|3316  |    mul_10s_10s_18_1_1_U1735                                         |hls_dummy_mul_10s_10s_18_1_1_1179                                                                                                                                        |     69|
|3317  |    mul_10s_10s_18_1_1_U1737                                         |hls_dummy_mul_10s_10s_18_1_1_1180                                                                                                                                        |     70|
|3318  |    mul_10s_10s_18_1_1_U1738                                         |hls_dummy_mul_10s_10s_18_1_1_1181                                                                                                                                        |     70|
|3319  |    mul_10s_10s_18_1_1_U1739                                         |hls_dummy_mul_10s_10s_18_1_1_1182                                                                                                                                        |     73|
|3320  |    mul_10s_10s_18_1_1_U1740                                         |hls_dummy_mul_10s_10s_18_1_1_1183                                                                                                                                        |     70|
|3321  |    mul_10s_10s_18_1_1_U1741                                         |hls_dummy_mul_10s_10s_18_1_1_1184                                                                                                                                        |     70|
|3322  |    mul_10s_10s_18_1_1_U1742                                         |hls_dummy_mul_10s_10s_18_1_1_1185                                                                                                                                        |     70|
|3323  |    mul_10s_10s_18_1_1_U1743                                         |hls_dummy_mul_10s_10s_18_1_1_1186                                                                                                                                        |     69|
|3324  |    mul_10s_10s_18_1_1_U1744                                         |hls_dummy_mul_10s_10s_18_1_1_1187                                                                                                                                        |     69|
|3325  |    mul_10s_10s_18_1_1_U1745                                         |hls_dummy_mul_10s_10s_18_1_1_1188                                                                                                                                        |     70|
|3326  |    mul_10s_10s_18_1_1_U1746                                         |hls_dummy_mul_10s_10s_18_1_1_1189                                                                                                                                        |     70|
|3327  |    mul_10s_10s_18_1_1_U1747                                         |hls_dummy_mul_10s_10s_18_1_1_1190                                                                                                                                        |     70|
|3328  |    mul_10s_10s_18_1_1_U1748                                         |hls_dummy_mul_10s_10s_18_1_1_1191                                                                                                                                        |     99|
|3329  |    mul_10s_10s_18_1_1_U1749                                         |hls_dummy_mul_10s_10s_18_1_1_1192                                                                                                                                        |     70|
|3330  |    mul_10s_10s_18_1_1_U1750                                         |hls_dummy_mul_10s_10s_18_1_1_1193                                                                                                                                        |     71|
|3331  |    mul_10s_10s_18_1_1_U1751                                         |hls_dummy_mul_10s_10s_18_1_1_1194                                                                                                                                        |     70|
|3332  |    mul_10s_10s_18_1_1_U1752                                         |hls_dummy_mul_10s_10s_18_1_1_1195                                                                                                                                        |     70|
|3333  |    mul_10s_10s_18_1_1_U1753                                         |hls_dummy_mul_10s_10s_18_1_1_1196                                                                                                                                        |     70|
|3334  |    mul_10s_10s_18_1_1_U1754                                         |hls_dummy_mul_10s_10s_18_1_1_1197                                                                                                                                        |     71|
|3335  |    mul_10s_10s_18_1_1_U1755                                         |hls_dummy_mul_10s_10s_18_1_1_1198                                                                                                                                        |     71|
|3336  |    mul_10s_10s_18_1_1_U1756                                         |hls_dummy_mul_10s_10s_18_1_1_1199                                                                                                                                        |     73|
|3337  |    mul_10s_10s_18_1_1_U1757                                         |hls_dummy_mul_10s_10s_18_1_1_1200                                                                                                                                        |     70|
|3338  |    mul_10s_10s_18_1_1_U1758                                         |hls_dummy_mul_10s_10s_18_1_1_1201                                                                                                                                        |     73|
|3339  |    mul_10s_10s_18_1_1_U1759                                         |hls_dummy_mul_10s_10s_18_1_1_1202                                                                                                                                        |     70|
|3340  |    mul_10s_10s_18_1_1_U1760                                         |hls_dummy_mul_10s_10s_18_1_1_1203                                                                                                                                        |     71|
|3341  |    mul_10s_10s_18_1_1_U1762                                         |hls_dummy_mul_10s_10s_18_1_1_1204                                                                                                                                        |     71|
|3342  |    mul_10s_10s_18_1_1_U1763                                         |hls_dummy_mul_10s_10s_18_1_1_1205                                                                                                                                        |     75|
|3343  |    mul_10s_10s_18_1_1_U1764                                         |hls_dummy_mul_10s_10s_18_1_1_1206                                                                                                                                        |     70|
|3344  |    mul_10s_10s_18_1_1_U1765                                         |hls_dummy_mul_10s_10s_18_1_1_1207                                                                                                                                        |     71|
|3345  |    mul_10s_10s_18_1_1_U1766                                         |hls_dummy_mul_10s_10s_18_1_1_1208                                                                                                                                        |     74|
|3346  |    mul_10s_10s_18_1_1_U1767                                         |hls_dummy_mul_10s_10s_18_1_1_1209                                                                                                                                        |     70|
|3347  |    mul_10s_10s_18_1_1_U1768                                         |hls_dummy_mul_10s_10s_18_1_1_1210                                                                                                                                        |     70|
|3348  |    mul_10s_10s_18_1_1_U1769                                         |hls_dummy_mul_10s_10s_18_1_1_1211                                                                                                                                        |     70|
|3349  |    mul_10s_10s_18_1_1_U1770                                         |hls_dummy_mul_10s_10s_18_1_1_1212                                                                                                                                        |     73|
|3350  |    mul_10s_10s_18_1_1_U1771                                         |hls_dummy_mul_10s_10s_18_1_1_1213                                                                                                                                        |     81|
|3351  |    mul_10s_10s_18_1_1_U1772                                         |hls_dummy_mul_10s_10s_18_1_1_1214                                                                                                                                        |    126|
|3352  |    mul_10s_10s_18_1_1_U1773                                         |hls_dummy_mul_10s_10s_18_1_1_1215                                                                                                                                        |     70|
|3353  |    mul_10s_10s_18_1_1_U1774                                         |hls_dummy_mul_10s_10s_18_1_1_1216                                                                                                                                        |    119|
|3354  |    mul_10s_10s_18_1_1_U1775                                         |hls_dummy_mul_10s_10s_18_1_1_1217                                                                                                                                        |    117|
|3355  |    mul_10s_10s_18_1_1_U1776                                         |hls_dummy_mul_10s_10s_18_1_1_1218                                                                                                                                        |    117|
|3356  |    mul_10s_10s_18_1_1_U1777                                         |hls_dummy_mul_10s_10s_18_1_1_1219                                                                                                                                        |     71|
|3357  |    mul_10s_10s_18_1_1_U1778                                         |hls_dummy_mul_10s_10s_18_1_1_1220                                                                                                                                        |     71|
|3358  |    mul_10s_10s_18_1_1_U1779                                         |hls_dummy_mul_10s_10s_18_1_1_1221                                                                                                                                        |     70|
|3359  |    mul_10s_10s_18_1_1_U1780                                         |hls_dummy_mul_10s_10s_18_1_1_1222                                                                                                                                        |     81|
|3360  |    mul_10s_10s_18_1_1_U1781                                         |hls_dummy_mul_10s_10s_18_1_1_1223                                                                                                                                        |     81|
|3361  |    mul_10s_10s_18_1_1_U1782                                         |hls_dummy_mul_10s_10s_18_1_1_1224                                                                                                                                        |    117|
|3362  |    mul_10s_10s_18_1_1_U1783                                         |hls_dummy_mul_10s_10s_18_1_1_1225                                                                                                                                        |     70|
|3363  |    mul_10s_10s_18_1_1_U1784                                         |hls_dummy_mul_10s_10s_18_1_1_1226                                                                                                                                        |     69|
|3364  |    mul_10s_10s_18_1_1_U1785                                         |hls_dummy_mul_10s_10s_18_1_1_1227                                                                                                                                        |     70|
|3365  |    mul_10s_10s_18_1_1_U1787                                         |hls_dummy_mul_10s_10s_18_1_1_1228                                                                                                                                        |     71|
|3366  |    mul_10s_10s_18_1_1_U1788                                         |hls_dummy_mul_10s_10s_18_1_1_1229                                                                                                                                        |     75|
|3367  |    mul_10s_10s_18_1_1_U1789                                         |hls_dummy_mul_10s_10s_18_1_1_1230                                                                                                                                        |     70|
|3368  |    mul_10s_10s_18_1_1_U1790                                         |hls_dummy_mul_10s_10s_18_1_1_1231                                                                                                                                        |     70|
|3369  |    mul_10s_10s_18_1_1_U1791                                         |hls_dummy_mul_10s_10s_18_1_1_1232                                                                                                                                        |     71|
|3370  |    mul_10s_10s_18_1_1_U1792                                         |hls_dummy_mul_10s_10s_18_1_1_1233                                                                                                                                        |     70|
|3371  |    mul_10s_10s_18_1_1_U1793                                         |hls_dummy_mul_10s_10s_18_1_1_1234                                                                                                                                        |     70|
|3372  |    mul_10s_10s_18_1_1_U1794                                         |hls_dummy_mul_10s_10s_18_1_1_1235                                                                                                                                        |     70|
|3373  |    mul_10s_10s_18_1_1_U1795                                         |hls_dummy_mul_10s_10s_18_1_1_1236                                                                                                                                        |     70|
|3374  |    mul_10s_10s_18_1_1_U1796                                         |hls_dummy_mul_10s_10s_18_1_1_1237                                                                                                                                        |     69|
|3375  |    mul_10s_10s_18_1_1_U1797                                         |hls_dummy_mul_10s_10s_18_1_1_1238                                                                                                                                        |     70|
|3376  |    mul_10s_10s_18_1_1_U1798                                         |hls_dummy_mul_10s_10s_18_1_1_1239                                                                                                                                        |     69|
|3377  |    mul_10s_10s_18_1_1_U1799                                         |hls_dummy_mul_10s_10s_18_1_1_1240                                                                                                                                        |     70|
|3378  |    mul_10s_10s_18_1_1_U1800                                         |hls_dummy_mul_10s_10s_18_1_1_1241                                                                                                                                        |    125|
|3379  |    mul_10s_10s_18_1_1_U1801                                         |hls_dummy_mul_10s_10s_18_1_1_1242                                                                                                                                        |     71|
|3380  |    mul_10s_10s_18_1_1_U1802                                         |hls_dummy_mul_10s_10s_18_1_1_1243                                                                                                                                        |     75|
|3381  |    mul_10s_10s_18_1_1_U1803                                         |hls_dummy_mul_10s_10s_18_1_1_1244                                                                                                                                        |     97|
|3382  |    mul_10s_10s_18_1_1_U1804                                         |hls_dummy_mul_10s_10s_18_1_1_1245                                                                                                                                        |     70|
|3383  |    mul_10s_10s_18_1_1_U1805                                         |hls_dummy_mul_10s_10s_18_1_1_1246                                                                                                                                        |     70|
|3384  |    mul_10s_10s_18_1_1_U1806                                         |hls_dummy_mul_10s_10s_18_1_1_1247                                                                                                                                        |     70|
|3385  |    mul_10s_10s_18_1_1_U1807                                         |hls_dummy_mul_10s_10s_18_1_1_1248                                                                                                                                        |     74|
|3386  |    mul_10s_10s_18_1_1_U1808                                         |hls_dummy_mul_10s_10s_18_1_1_1249                                                                                                                                        |     69|
|3387  |    mul_10s_10s_18_1_1_U1809                                         |hls_dummy_mul_10s_10s_18_1_1_1250                                                                                                                                        |    117|
|3388  |    mul_10s_10s_18_1_1_U1810                                         |hls_dummy_mul_10s_10s_18_1_1_1251                                                                                                                                        |     70|
|3389  |    mul_10s_10s_18_1_1_U1812                                         |hls_dummy_mul_10s_10s_18_1_1_1252                                                                                                                                        |     70|
|3390  |    mul_10s_10s_18_1_1_U1813                                         |hls_dummy_mul_10s_10s_18_1_1_1253                                                                                                                                        |     70|
|3391  |    mul_10s_10s_18_1_1_U1814                                         |hls_dummy_mul_10s_10s_18_1_1_1254                                                                                                                                        |    126|
|3392  |    mul_10s_10s_18_1_1_U1815                                         |hls_dummy_mul_10s_10s_18_1_1_1255                                                                                                                                        |    126|
|3393  |    mul_10s_10s_18_1_1_U1816                                         |hls_dummy_mul_10s_10s_18_1_1_1256                                                                                                                                        |     71|
|3394  |    mul_10s_10s_18_1_1_U1817                                         |hls_dummy_mul_10s_10s_18_1_1_1257                                                                                                                                        |     70|
|3395  |    mul_10s_10s_18_1_1_U1818                                         |hls_dummy_mul_10s_10s_18_1_1_1258                                                                                                                                        |     74|
|3396  |    mul_10s_10s_18_1_1_U1819                                         |hls_dummy_mul_10s_10s_18_1_1_1259                                                                                                                                        |     75|
|3397  |    mul_10s_10s_18_1_1_U1820                                         |hls_dummy_mul_10s_10s_18_1_1_1260                                                                                                                                        |     70|
|3398  |    mul_10s_10s_18_1_1_U1821                                         |hls_dummy_mul_10s_10s_18_1_1_1261                                                                                                                                        |     70|
|3399  |    mul_10s_10s_18_1_1_U1822                                         |hls_dummy_mul_10s_10s_18_1_1_1262                                                                                                                                        |     70|
|3400  |    mul_10s_10s_18_1_1_U1823                                         |hls_dummy_mul_10s_10s_18_1_1_1263                                                                                                                                        |     73|
|3401  |    mul_10s_10s_18_1_1_U1824                                         |hls_dummy_mul_10s_10s_18_1_1_1264                                                                                                                                        |     70|
|3402  |    mul_10s_10s_18_1_1_U1825                                         |hls_dummy_mul_10s_10s_18_1_1_1265                                                                                                                                        |     70|
|3403  |    mul_10s_10s_18_1_1_U1826                                         |hls_dummy_mul_10s_10s_18_1_1_1266                                                                                                                                        |     71|
|3404  |    mul_10s_10s_18_1_1_U1827                                         |hls_dummy_mul_10s_10s_18_1_1_1267                                                                                                                                        |     70|
|3405  |    mul_10s_10s_18_1_1_U1828                                         |hls_dummy_mul_10s_10s_18_1_1_1268                                                                                                                                        |     71|
|3406  |    mul_10s_10s_18_1_1_U1829                                         |hls_dummy_mul_10s_10s_18_1_1_1269                                                                                                                                        |     70|
|3407  |    mul_10s_10s_18_1_1_U1830                                         |hls_dummy_mul_10s_10s_18_1_1_1270                                                                                                                                        |     70|
|3408  |    mul_10s_10s_18_1_1_U1831                                         |hls_dummy_mul_10s_10s_18_1_1_1271                                                                                                                                        |     70|
|3409  |    mul_10s_10s_18_1_1_U1832                                         |hls_dummy_mul_10s_10s_18_1_1_1272                                                                                                                                        |     71|
|3410  |    mul_10s_10s_18_1_1_U1833                                         |hls_dummy_mul_10s_10s_18_1_1_1273                                                                                                                                        |     70|
|3411  |    mul_10s_10s_18_1_1_U1834                                         |hls_dummy_mul_10s_10s_18_1_1_1274                                                                                                                                        |     71|
|3412  |    mul_10s_10s_18_1_1_U1835                                         |hls_dummy_mul_10s_10s_18_1_1_1275                                                                                                                                        |     70|
|3413  |    mul_10s_10s_18_1_1_U1837                                         |hls_dummy_mul_10s_10s_18_1_1_1276                                                                                                                                        |     70|
|3414  |    mul_10s_10s_18_1_1_U1838                                         |hls_dummy_mul_10s_10s_18_1_1_1277                                                                                                                                        |     71|
|3415  |    mul_10s_10s_18_1_1_U1839                                         |hls_dummy_mul_10s_10s_18_1_1_1278                                                                                                                                        |    126|
|3416  |    mul_10s_10s_18_1_1_U1840                                         |hls_dummy_mul_10s_10s_18_1_1_1279                                                                                                                                        |    126|
|3417  |    mul_10s_10s_18_1_1_U1841                                         |hls_dummy_mul_10s_10s_18_1_1_1280                                                                                                                                        |     70|
|3418  |    mul_10s_10s_18_1_1_U1842                                         |hls_dummy_mul_10s_10s_18_1_1_1281                                                                                                                                        |     70|
|3419  |    mul_10s_10s_18_1_1_U1843                                         |hls_dummy_mul_10s_10s_18_1_1_1282                                                                                                                                        |     70|
|3420  |    mul_10s_10s_18_1_1_U1844                                         |hls_dummy_mul_10s_10s_18_1_1_1283                                                                                                                                        |     71|
|3421  |    mul_10s_10s_18_1_1_U1845                                         |hls_dummy_mul_10s_10s_18_1_1_1284                                                                                                                                        |     70|
|3422  |    mul_10s_10s_18_1_1_U1846                                         |hls_dummy_mul_10s_10s_18_1_1_1285                                                                                                                                        |     70|
|3423  |    mul_10s_10s_18_1_1_U1847                                         |hls_dummy_mul_10s_10s_18_1_1_1286                                                                                                                                        |     70|
|3424  |    mul_10s_10s_18_1_1_U1848                                         |hls_dummy_mul_10s_10s_18_1_1_1287                                                                                                                                        |     70|
|3425  |    mul_10s_10s_18_1_1_U1849                                         |hls_dummy_mul_10s_10s_18_1_1_1288                                                                                                                                        |     70|
|3426  |    mul_10s_10s_18_1_1_U1850                                         |hls_dummy_mul_10s_10s_18_1_1_1289                                                                                                                                        |     70|
|3427  |    mul_10s_10s_18_1_1_U1851                                         |hls_dummy_mul_10s_10s_18_1_1_1290                                                                                                                                        |     70|
|3428  |    mul_10s_10s_18_1_1_U1852                                         |hls_dummy_mul_10s_10s_18_1_1_1291                                                                                                                                        |     69|
|3429  |    mul_10s_10s_18_1_1_U1853                                         |hls_dummy_mul_10s_10s_18_1_1_1292                                                                                                                                        |     81|
|3430  |    mul_10s_10s_18_1_1_U1854                                         |hls_dummy_mul_10s_10s_18_1_1_1293                                                                                                                                        |     70|
|3431  |    mul_10s_10s_18_1_1_U1855                                         |hls_dummy_mul_10s_10s_18_1_1_1294                                                                                                                                        |     70|
|3432  |    mul_10s_10s_18_1_1_U1856                                         |hls_dummy_mul_10s_10s_18_1_1_1295                                                                                                                                        |     70|
|3433  |    mul_10s_10s_18_1_1_U1857                                         |hls_dummy_mul_10s_10s_18_1_1_1296                                                                                                                                        |     71|
|3434  |    mul_10s_10s_18_1_1_U1858                                         |hls_dummy_mul_10s_10s_18_1_1_1297                                                                                                                                        |     70|
|3435  |    mul_10s_10s_18_1_1_U1859                                         |hls_dummy_mul_10s_10s_18_1_1_1298                                                                                                                                        |     71|
|3436  |    mul_10s_10s_18_1_1_U1860                                         |hls_dummy_mul_10s_10s_18_1_1_1299                                                                                                                                        |     70|
|3437  |    mul_10s_10s_18_1_1_U1862                                         |hls_dummy_mul_10s_10s_18_1_1_1300                                                                                                                                        |     70|
|3438  |    mul_10s_10s_18_1_1_U1863                                         |hls_dummy_mul_10s_10s_18_1_1_1301                                                                                                                                        |     70|
|3439  |    mul_10s_10s_18_1_1_U1864                                         |hls_dummy_mul_10s_10s_18_1_1_1302                                                                                                                                        |    124|
|3440  |    mul_10s_10s_18_1_1_U1865                                         |hls_dummy_mul_10s_10s_18_1_1_1303                                                                                                                                        |     73|
|3441  |    mul_10s_10s_18_1_1_U1866                                         |hls_dummy_mul_10s_10s_18_1_1_1304                                                                                                                                        |     70|
|3442  |    mul_10s_10s_18_1_1_U1867                                         |hls_dummy_mul_10s_10s_18_1_1_1305                                                                                                                                        |     70|
|3443  |    mul_10s_10s_18_1_1_U1868                                         |hls_dummy_mul_10s_10s_18_1_1_1306                                                                                                                                        |     74|
|3444  |    mul_10s_10s_18_1_1_U1869                                         |hls_dummy_mul_10s_10s_18_1_1_1307                                                                                                                                        |     71|
|3445  |    mul_10s_10s_18_1_1_U1870                                         |hls_dummy_mul_10s_10s_18_1_1_1308                                                                                                                                        |     70|
|3446  |    mul_10s_10s_18_1_1_U1871                                         |hls_dummy_mul_10s_10s_18_1_1_1309                                                                                                                                        |     70|
|3447  |    mul_10s_10s_18_1_1_U1872                                         |hls_dummy_mul_10s_10s_18_1_1_1310                                                                                                                                        |     77|
|3448  |    mul_10s_10s_18_1_1_U1873                                         |hls_dummy_mul_10s_10s_18_1_1_1311                                                                                                                                        |    127|
|3449  |    mul_10s_10s_18_1_1_U1874                                         |hls_dummy_mul_10s_10s_18_1_1_1312                                                                                                                                        |     75|
|3450  |    mul_10s_10s_18_1_1_U1875                                         |hls_dummy_mul_10s_10s_18_1_1_1313                                                                                                                                        |     75|
|3451  |    mul_10s_10s_18_1_1_U1876                                         |hls_dummy_mul_10s_10s_18_1_1_1314                                                                                                                                        |     70|
|3452  |    mul_10s_10s_18_1_1_U1877                                         |hls_dummy_mul_10s_10s_18_1_1_1315                                                                                                                                        |     71|
|3453  |    mul_10s_10s_18_1_1_U1878                                         |hls_dummy_mul_10s_10s_18_1_1_1316                                                                                                                                        |     70|
|3454  |    mul_10s_10s_18_1_1_U1879                                         |hls_dummy_mul_10s_10s_18_1_1_1317                                                                                                                                        |     70|
|3455  |    mul_10s_10s_18_1_1_U1880                                         |hls_dummy_mul_10s_10s_18_1_1_1318                                                                                                                                        |     70|
|3456  |    mul_10s_10s_18_1_1_U1881                                         |hls_dummy_mul_10s_10s_18_1_1_1319                                                                                                                                        |     70|
|3457  |    mul_10s_10s_18_1_1_U1882                                         |hls_dummy_mul_10s_10s_18_1_1_1320                                                                                                                                        |     69|
|3458  |    mul_10s_10s_18_1_1_U1883                                         |hls_dummy_mul_10s_10s_18_1_1_1321                                                                                                                                        |    128|
|3459  |    mul_10s_10s_18_1_1_U1884                                         |hls_dummy_mul_10s_10s_18_1_1_1322                                                                                                                                        |     69|
|3460  |    mul_10s_10s_18_1_1_U1885                                         |hls_dummy_mul_10s_10s_18_1_1_1323                                                                                                                                        |     70|
|3461  |    mul_10s_10s_18_1_1_U1887                                         |hls_dummy_mul_10s_10s_18_1_1_1324                                                                                                                                        |     73|
|3462  |    mul_10s_10s_18_1_1_U1888                                         |hls_dummy_mul_10s_10s_18_1_1_1325                                                                                                                                        |     71|
|3463  |    mul_10s_10s_18_1_1_U1889                                         |hls_dummy_mul_10s_10s_18_1_1_1326                                                                                                                                        |     70|
|3464  |    mul_10s_10s_18_1_1_U1890                                         |hls_dummy_mul_10s_10s_18_1_1_1327                                                                                                                                        |     70|
|3465  |    mul_10s_10s_18_1_1_U1891                                         |hls_dummy_mul_10s_10s_18_1_1_1328                                                                                                                                        |     70|
|3466  |    mul_10s_10s_18_1_1_U1892                                         |hls_dummy_mul_10s_10s_18_1_1_1329                                                                                                                                        |     70|
|3467  |    mul_10s_10s_18_1_1_U1893                                         |hls_dummy_mul_10s_10s_18_1_1_1330                                                                                                                                        |     71|
|3468  |    mul_10s_10s_18_1_1_U1894                                         |hls_dummy_mul_10s_10s_18_1_1_1331                                                                                                                                        |     71|
|3469  |    mul_10s_10s_18_1_1_U1895                                         |hls_dummy_mul_10s_10s_18_1_1_1332                                                                                                                                        |     70|
|3470  |    mul_10s_10s_18_1_1_U1896                                         |hls_dummy_mul_10s_10s_18_1_1_1333                                                                                                                                        |     70|
|3471  |    mul_10s_10s_18_1_1_U1897                                         |hls_dummy_mul_10s_10s_18_1_1_1334                                                                                                                                        |     70|
|3472  |    mul_10s_10s_18_1_1_U1898                                         |hls_dummy_mul_10s_10s_18_1_1_1335                                                                                                                                        |     70|
|3473  |    mul_10s_10s_18_1_1_U1899                                         |hls_dummy_mul_10s_10s_18_1_1_1336                                                                                                                                        |    117|
|3474  |    mul_10s_10s_18_1_1_U1900                                         |hls_dummy_mul_10s_10s_18_1_1_1337                                                                                                                                        |    117|
|3475  |    mul_10s_10s_18_1_1_U1901                                         |hls_dummy_mul_10s_10s_18_1_1_1338                                                                                                                                        |    117|
|3476  |    mul_10s_10s_18_1_1_U1902                                         |hls_dummy_mul_10s_10s_18_1_1_1339                                                                                                                                        |     70|
|3477  |    mul_10s_10s_18_1_1_U1903                                         |hls_dummy_mul_10s_10s_18_1_1_1340                                                                                                                                        |    119|
|3478  |    mul_10s_10s_18_1_1_U1904                                         |hls_dummy_mul_10s_10s_18_1_1_1341                                                                                                                                        |    126|
|3479  |    mul_10s_10s_18_1_1_U1905                                         |hls_dummy_mul_10s_10s_18_1_1_1342                                                                                                                                        |     70|
|3480  |    mul_10s_10s_18_1_1_U1906                                         |hls_dummy_mul_10s_10s_18_1_1_1343                                                                                                                                        |     70|
|3481  |    mul_10s_10s_18_1_1_U1907                                         |hls_dummy_mul_10s_10s_18_1_1_1344                                                                                                                                        |     71|
|3482  |    mul_10s_10s_18_1_1_U1908                                         |hls_dummy_mul_10s_10s_18_1_1_1345                                                                                                                                        |     70|
|3483  |    mul_10s_10s_18_1_1_U1909                                         |hls_dummy_mul_10s_10s_18_1_1_1346                                                                                                                                        |     69|
|3484  |    mul_10s_10s_18_1_1_U1910                                         |hls_dummy_mul_10s_10s_18_1_1_1347                                                                                                                                        |     70|
|3485  |    mul_10s_10s_18_1_1_U1912                                         |hls_dummy_mul_10s_10s_18_1_1_1348                                                                                                                                        |     71|
|3486  |    mul_10s_10s_18_1_1_U1913                                         |hls_dummy_mul_10s_10s_18_1_1_1349                                                                                                                                        |     75|
|3487  |    mul_10s_10s_18_1_1_U1914                                         |hls_dummy_mul_10s_10s_18_1_1_1350                                                                                                                                        |     70|
|3488  |    mul_10s_10s_18_1_1_U1915                                         |hls_dummy_mul_10s_10s_18_1_1_1351                                                                                                                                        |     70|
|3489  |    mul_10s_10s_18_1_1_U1916                                         |hls_dummy_mul_10s_10s_18_1_1_1352                                                                                                                                        |    126|
|3490  |    mul_10s_10s_18_1_1_U1917                                         |hls_dummy_mul_10s_10s_18_1_1_1353                                                                                                                                        |     74|
|3491  |    mul_10s_10s_18_1_1_U1918                                         |hls_dummy_mul_10s_10s_18_1_1_1354                                                                                                                                        |    124|
|3492  |    mul_10s_10s_18_1_1_U1919                                         |hls_dummy_mul_10s_10s_18_1_1_1355                                                                                                                                        |    124|
|3493  |    mul_10s_10s_18_1_1_U1920                                         |hls_dummy_mul_10s_10s_18_1_1_1356                                                                                                                                        |     73|
|3494  |    mul_10s_10s_18_1_1_U1921                                         |hls_dummy_mul_10s_10s_18_1_1_1357                                                                                                                                        |     70|
|3495  |    mul_10s_10s_18_1_1_U1922                                         |hls_dummy_mul_10s_10s_18_1_1_1358                                                                                                                                        |     70|
|3496  |    mul_10s_10s_18_1_1_U1923                                         |hls_dummy_mul_10s_10s_18_1_1_1359                                                                                                                                        |     70|
|3497  |    mul_10s_10s_18_1_1_U1924                                         |hls_dummy_mul_10s_10s_18_1_1_1360                                                                                                                                        |    118|
|3498  |    mul_10s_10s_18_1_1_U1925                                         |hls_dummy_mul_10s_10s_18_1_1_1361                                                                                                                                        |     73|
|3499  |    mul_10s_10s_18_1_1_U1926                                         |hls_dummy_mul_10s_10s_18_1_1_1362                                                                                                                                        |     73|
|3500  |    mul_10s_10s_18_1_1_U1927                                         |hls_dummy_mul_10s_10s_18_1_1_1363                                                                                                                                        |     71|
|3501  |    mul_10s_10s_18_1_1_U1928                                         |hls_dummy_mul_10s_10s_18_1_1_1364                                                                                                                                        |     73|
|3502  |    mul_10s_10s_18_1_1_U1929                                         |hls_dummy_mul_10s_10s_18_1_1_1365                                                                                                                                        |     69|
|3503  |    mul_10s_10s_18_1_1_U1930                                         |hls_dummy_mul_10s_10s_18_1_1_1366                                                                                                                                        |     70|
|3504  |    mul_10s_10s_18_1_1_U1931                                         |hls_dummy_mul_10s_10s_18_1_1_1367                                                                                                                                        |     70|
|3505  |    mul_10s_10s_18_1_1_U1932                                         |hls_dummy_mul_10s_10s_18_1_1_1368                                                                                                                                        |     70|
|3506  |    mul_10s_10s_18_1_1_U1933                                         |hls_dummy_mul_10s_10s_18_1_1_1369                                                                                                                                        |     73|
|3507  |    mul_10s_10s_18_1_1_U1934                                         |hls_dummy_mul_10s_10s_18_1_1_1370                                                                                                                                        |     69|
|3508  |    mul_10s_10s_18_1_1_U1935                                         |hls_dummy_mul_10s_10s_18_1_1_1371                                                                                                                                        |    119|
|3509  |    mul_10s_10s_18_1_1_U1937                                         |hls_dummy_mul_10s_10s_18_1_1_1372                                                                                                                                        |     70|
|3510  |    mul_10s_10s_18_1_1_U1938                                         |hls_dummy_mul_10s_10s_18_1_1_1373                                                                                                                                        |     70|
|3511  |    mul_10s_10s_18_1_1_U1939                                         |hls_dummy_mul_10s_10s_18_1_1_1374                                                                                                                                        |     70|
|3512  |    mul_10s_10s_18_1_1_U1940                                         |hls_dummy_mul_10s_10s_18_1_1_1375                                                                                                                                        |     70|
|3513  |    mul_10s_10s_18_1_1_U1941                                         |hls_dummy_mul_10s_10s_18_1_1_1376                                                                                                                                        |     71|
|3514  |    mul_10s_10s_18_1_1_U1942                                         |hls_dummy_mul_10s_10s_18_1_1_1377                                                                                                                                        |     73|
|3515  |    mul_10s_10s_18_1_1_U1943                                         |hls_dummy_mul_10s_10s_18_1_1_1378                                                                                                                                        |     71|
|3516  |    mul_10s_10s_18_1_1_U1944                                         |hls_dummy_mul_10s_10s_18_1_1_1379                                                                                                                                        |     71|
|3517  |    mul_10s_10s_18_1_1_U1945                                         |hls_dummy_mul_10s_10s_18_1_1_1380                                                                                                                                        |     70|
|3518  |    mul_10s_10s_18_1_1_U1946                                         |hls_dummy_mul_10s_10s_18_1_1_1381                                                                                                                                        |    123|
|3519  |    mul_10s_10s_18_1_1_U1947                                         |hls_dummy_mul_10s_10s_18_1_1_1382                                                                                                                                        |    126|
|3520  |    mul_10s_10s_18_1_1_U1948                                         |hls_dummy_mul_10s_10s_18_1_1_1383                                                                                                                                        |     70|
|3521  |    mul_10s_10s_18_1_1_U1949                                         |hls_dummy_mul_10s_10s_18_1_1_1384                                                                                                                                        |     70|
|3522  |    mul_10s_10s_18_1_1_U1950                                         |hls_dummy_mul_10s_10s_18_1_1_1385                                                                                                                                        |     70|
|3523  |    mul_10s_10s_18_1_1_U1951                                         |hls_dummy_mul_10s_10s_18_1_1_1386                                                                                                                                        |     71|
|3524  |    mul_10s_10s_18_1_1_U1952                                         |hls_dummy_mul_10s_10s_18_1_1_1387                                                                                                                                        |     70|
|3525  |    mul_10s_10s_18_1_1_U1953                                         |hls_dummy_mul_10s_10s_18_1_1_1388                                                                                                                                        |     69|
|3526  |    mul_10s_10s_18_1_1_U1954                                         |hls_dummy_mul_10s_10s_18_1_1_1389                                                                                                                                        |    123|
|3527  |    mul_10s_10s_18_1_1_U1955                                         |hls_dummy_mul_10s_10s_18_1_1_1390                                                                                                                                        |     70|
|3528  |    mul_10s_10s_18_1_1_U1956                                         |hls_dummy_mul_10s_10s_18_1_1_1391                                                                                                                                        |     70|
|3529  |    mul_10s_10s_18_1_1_U1957                                         |hls_dummy_mul_10s_10s_18_1_1_1392                                                                                                                                        |     71|
|3530  |    mul_10s_10s_18_1_1_U1958                                         |hls_dummy_mul_10s_10s_18_1_1_1393                                                                                                                                        |     69|
|3531  |    mul_10s_10s_18_1_1_U1959                                         |hls_dummy_mul_10s_10s_18_1_1_1394                                                                                                                                        |     69|
|3532  |    mul_10s_10s_18_1_1_U1960                                         |hls_dummy_mul_10s_10s_18_1_1_1395                                                                                                                                        |     70|
|3533  |    mul_10s_10s_18_1_1_U1962                                         |hls_dummy_mul_10s_10s_18_1_1_1396                                                                                                                                        |     70|
|3534  |    mul_10s_10s_18_1_1_U1963                                         |hls_dummy_mul_10s_10s_18_1_1_1397                                                                                                                                        |     69|
|3535  |    mul_10s_10s_18_1_1_U1964                                         |hls_dummy_mul_10s_10s_18_1_1_1398                                                                                                                                        |     69|
|3536  |    mul_10s_10s_18_1_1_U1965                                         |hls_dummy_mul_10s_10s_18_1_1_1399                                                                                                                                        |     71|
|3537  |    mul_10s_10s_18_1_1_U1966                                         |hls_dummy_mul_10s_10s_18_1_1_1400                                                                                                                                        |     70|
|3538  |    mul_10s_10s_18_1_1_U1967                                         |hls_dummy_mul_10s_10s_18_1_1_1401                                                                                                                                        |    100|
|3539  |    mul_10s_10s_18_1_1_U1968                                         |hls_dummy_mul_10s_10s_18_1_1_1402                                                                                                                                        |     70|
|3540  |    mul_10s_10s_18_1_1_U1969                                         |hls_dummy_mul_10s_10s_18_1_1_1403                                                                                                                                        |     71|
|3541  |    mul_10s_10s_18_1_1_U1970                                         |hls_dummy_mul_10s_10s_18_1_1_1404                                                                                                                                        |     70|
|3542  |    mul_10s_10s_18_1_1_U1971                                         |hls_dummy_mul_10s_10s_18_1_1_1405                                                                                                                                        |     75|
|3543  |    mul_10s_10s_18_1_1_U1972                                         |hls_dummy_mul_10s_10s_18_1_1_1406                                                                                                                                        |    126|
|3544  |    mul_10s_10s_18_1_1_U1973                                         |hls_dummy_mul_10s_10s_18_1_1_1407                                                                                                                                        |     75|
|3545  |    mul_10s_10s_18_1_1_U1974                                         |hls_dummy_mul_10s_10s_18_1_1_1408                                                                                                                                        |     74|
|3546  |    mul_10s_10s_18_1_1_U1975                                         |hls_dummy_mul_10s_10s_18_1_1_1409                                                                                                                                        |     74|
|3547  |    mul_10s_10s_18_1_1_U1976                                         |hls_dummy_mul_10s_10s_18_1_1_1410                                                                                                                                        |     74|
|3548  |    mul_10s_10s_18_1_1_U1977                                         |hls_dummy_mul_10s_10s_18_1_1_1411                                                                                                                                        |    117|
|3549  |    mul_10s_10s_18_1_1_U1978                                         |hls_dummy_mul_10s_10s_18_1_1_1412                                                                                                                                        |    126|
|3550  |    mul_10s_10s_18_1_1_U1979                                         |hls_dummy_mul_10s_10s_18_1_1_1413                                                                                                                                        |     70|
|3551  |    mul_10s_10s_18_1_1_U1980                                         |hls_dummy_mul_10s_10s_18_1_1_1414                                                                                                                                        |     70|
|3552  |    mul_10s_10s_18_1_1_U1981                                         |hls_dummy_mul_10s_10s_18_1_1_1415                                                                                                                                        |     70|
|3553  |    mul_10s_10s_18_1_1_U1982                                         |hls_dummy_mul_10s_10s_18_1_1_1416                                                                                                                                        |     70|
|3554  |    mul_10s_10s_18_1_1_U1983                                         |hls_dummy_mul_10s_10s_18_1_1_1417                                                                                                                                        |     78|
|3555  |    mul_10s_10s_18_1_1_U1984                                         |hls_dummy_mul_10s_10s_18_1_1_1418                                                                                                                                        |     70|
|3556  |    mul_10s_10s_18_1_1_U1985                                         |hls_dummy_mul_10s_10s_18_1_1_1419                                                                                                                                        |     71|
|3557  |    mul_10s_8s_18_1_1_U1361                                          |hls_dummy_mul_10s_8s_18_1_1                                                                                                                                              |      6|
|3558  |    mul_10s_8s_18_1_1_U1386                                          |hls_dummy_mul_10s_8s_18_1_1_1420                                                                                                                                         |      6|
|3559  |    mul_10s_8s_18_1_1_U1411                                          |hls_dummy_mul_10s_8s_18_1_1_1421                                                                                                                                         |      6|
|3560  |    mul_10s_8s_18_1_1_U1436                                          |hls_dummy_mul_10s_8s_18_1_1_1422                                                                                                                                         |      6|
|3561  |    mul_10s_8s_18_1_1_U1461                                          |hls_dummy_mul_10s_8s_18_1_1_1423                                                                                                                                         |      6|
|3562  |    mul_10s_8s_18_1_1_U1486                                          |hls_dummy_mul_10s_8s_18_1_1_1424                                                                                                                                         |      6|
|3563  |    mul_10s_8s_18_1_1_U1511                                          |hls_dummy_mul_10s_8s_18_1_1_1425                                                                                                                                         |      6|
|3564  |    mul_10s_8s_18_1_1_U1536                                          |hls_dummy_mul_10s_8s_18_1_1_1426                                                                                                                                         |      6|
|3565  |    mul_10s_8s_18_1_1_U1561                                          |hls_dummy_mul_10s_8s_18_1_1_1427                                                                                                                                         |      6|
|3566  |    mul_10s_8s_18_1_1_U1586                                          |hls_dummy_mul_10s_8s_18_1_1_1428                                                                                                                                         |      6|
|3567  |    mul_10s_8s_18_1_1_U1611                                          |hls_dummy_mul_10s_8s_18_1_1_1429                                                                                                                                         |      6|
|3568  |    mul_10s_8s_18_1_1_U1636                                          |hls_dummy_mul_10s_8s_18_1_1_1430                                                                                                                                         |      6|
|3569  |    mul_10s_8s_18_1_1_U1661                                          |hls_dummy_mul_10s_8s_18_1_1_1431                                                                                                                                         |      6|
|3570  |    mul_10s_8s_18_1_1_U1686                                          |hls_dummy_mul_10s_8s_18_1_1_1432                                                                                                                                         |      6|
|3571  |    mul_10s_8s_18_1_1_U1711                                          |hls_dummy_mul_10s_8s_18_1_1_1433                                                                                                                                         |      6|
|3572  |    mul_10s_8s_18_1_1_U1736                                          |hls_dummy_mul_10s_8s_18_1_1_1434                                                                                                                                         |      6|
|3573  |    mul_10s_8s_18_1_1_U1761                                          |hls_dummy_mul_10s_8s_18_1_1_1435                                                                                                                                         |      6|
|3574  |    mul_10s_8s_18_1_1_U1786                                          |hls_dummy_mul_10s_8s_18_1_1_1436                                                                                                                                         |      6|
|3575  |    mul_10s_8s_18_1_1_U1811                                          |hls_dummy_mul_10s_8s_18_1_1_1437                                                                                                                                         |      6|
|3576  |    mul_10s_8s_18_1_1_U1836                                          |hls_dummy_mul_10s_8s_18_1_1_1438                                                                                                                                         |      6|
|3577  |    mul_10s_8s_18_1_1_U1861                                          |hls_dummy_mul_10s_8s_18_1_1_1439                                                                                                                                         |      6|
|3578  |    mul_10s_8s_18_1_1_U1886                                          |hls_dummy_mul_10s_8s_18_1_1_1440                                                                                                                                         |      6|
|3579  |    mul_10s_8s_18_1_1_U1911                                          |hls_dummy_mul_10s_8s_18_1_1_1441                                                                                                                                         |      6|
|3580  |    mul_10s_8s_18_1_1_U1936                                          |hls_dummy_mul_10s_8s_18_1_1_1442                                                                                                                                         |      6|
|3581  |    mul_10s_8s_18_1_1_U1961                                          |hls_dummy_mul_10s_8s_18_1_1_1443                                                                                                                                         |      6|
|3582  |  sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_25_4                                                                                                |   4809|
+------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:13:21 ; elapsed = 00:13:58 . Memory (MB): peak = 5250.867 ; gain = 2818.695 ; free physical = 179796 ; free virtual = 395514
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 824 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:13:24 ; elapsed = 00:13:59 . Memory (MB): peak = 5254.777 ; gain = 2822.605 ; free physical = 198277 ; free virtual = 414011
Synthesis Optimization Complete : Time (s): cpu = 00:13:24 ; elapsed = 00:13:59 . Memory (MB): peak = 5254.777 ; gain = 2822.605 ; free physical = 198378 ; free virtual = 414010
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5381.875 ; gain = 0.000 ; free physical = 196501 ; free virtual = 413204
INFO: [Netlist 29-17] Analyzing 21944 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 6 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 5932.789 ; gain = 0.000 ; free physical = 195128 ; free virtual = 412704
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1630 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 625 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1004 instances

Synth Design complete | Checksum: 4aee346f
INFO: [Common 17-83] Releasing license: Synthesis
245 Infos, 300 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:16:03 ; elapsed = 00:16:33 . Memory (MB): peak = 5932.789 ; gain = 3524.609 ; free physical = 195098 ; free virtual = 412709
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 23047.013; main = 5203.878; forked = 18712.627
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 28099.473; main = 5932.793; forked = 22848.602
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 5996.820 ; gain = 64.031 ; free physical = 194931 ; free virtual = 412721

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: d67d916c

Time (s): cpu = 00:01:43 ; elapsed = 00:00:32 . Memory (MB): peak = 6515.797 ; gain = 518.977 ; free physical = 193568 ; free virtual = 412294

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 106 inverters resulting in an inversion of 8484 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: a7d086ca

Time (s): cpu = 00:00:38 ; elapsed = 00:00:20 . Memory (MB): peak = 6515.797 ; gain = 0.000 ; free physical = 193240 ; free virtual = 412286
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 114 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: a12967e6

Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 6515.797 ; gain = 0.000 ; free physical = 193144 ; free virtual = 412275
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 7a661441

Time (s): cpu = 00:00:55 ; elapsed = 00:00:38 . Memory (MB): peak = 6515.797 ; gain = 0.000 ; free physical = 192985 ; free virtual = 412268
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: b05167fd

Time (s): cpu = 00:01:21 ; elapsed = 00:01:00 . Memory (MB): peak = 6515.797 ; gain = 0.000 ; free physical = 192739 ; free virtual = 412288
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: b05167fd

Time (s): cpu = 00:01:24 ; elapsed = 00:01:03 . Memory (MB): peak = 6515.797 ; gain = 0.000 ; free physical = 192695 ; free virtual = 412288
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |             114  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: b05167fd

Time (s): cpu = 00:01:24 ; elapsed = 00:01:03 . Memory (MB): peak = 6515.797 ; gain = 0.000 ; free physical = 192689 ; free virtual = 412290

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: b05167fd

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.36 . Memory (MB): peak = 6515.797 ; gain = 0.000 ; free physical = 192635 ; free virtual = 412288

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b05167fd

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 6515.797 ; gain = 0.000 ; free physical = 192635 ; free virtual = 412289

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.09 . Memory (MB): peak = 6515.797 ; gain = 0.000 ; free physical = 192635 ; free virtual = 412289
Ending Netlist Obfuscation Task | Checksum: b05167fd

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.14 . Memory (MB): peak = 6515.797 ; gain = 0.000 ; free physical = 192635 ; free virtual = 412289
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:20 ; elapsed = 00:01:47 . Memory (MB): peak = 6515.797 ; gain = 583.008 ; free physical = 192635 ; free virtual = 412289
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
report_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 6515.797 ; gain = 0.000 ; free physical = 192575 ; free virtual = 412285
INFO: [Common 17-206] Exiting Vivado at Mon Jul  7 09:30:57 2025...
***** VIVADO SYNTHESIS COMPLETED IN 0h18m52s *****
INFO: [HLS 200-112] Total CPU user time: 2353.49 seconds. Total CPU system time: 73.39 seconds. Total elapsed time: 2401.5 seconds; peak allocated memory: 5.288 GB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Jul  7 09:31:11 2025...
