ble_pack I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_4_LC_1_12_0 { I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_4 }
ble_pack I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_6_LC_1_12_1 { I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_6 }
ble_pack I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_3_LC_1_12_3 { I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_3 }
ble_pack I_DUT.U_1.done_Counter_un3_go_0_I_21_c_RNO_LC_1_12_4 { I_DUT.U_1.done_Counter.un3_go_0_I_21_c_RNO }
ble_pack I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_LC_1_12_5 { I_DUT.U_1.fpga_m_ret_3_RNI1HJ3 }
ble_pack I_DUT.U_1.done_Counter_un3_go_0_I_33_c_RNO_LC_1_12_6 { I_DUT.U_1.done_Counter.un3_go_0_I_33_c_RNO }
ble_pack I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_12_LC_1_12_7 { I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_12 }
clb_pack LT_1_12 { I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_4_LC_1_12_0, I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_6_LC_1_12_1, I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_3_LC_1_12_3, I_DUT.U_1.done_Counter_un3_go_0_I_21_c_RNO_LC_1_12_4, I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_LC_1_12_5, I_DUT.U_1.done_Counter_un3_go_0_I_33_c_RNO_LC_1_12_6, I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_12_LC_1_12_7 }
set_location LT_1_12 1 12
ble_pack I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_16_LC_1_13_0 { I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_16 }
ble_pack I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_2_LC_1_13_1 { I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_2 }
ble_pack I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_8_LC_1_13_4 { I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_8 }
ble_pack I_DUT.U_1.done_Counter_un3_go_0_I_1_c_RNO_LC_1_13_5 { I_DUT.U_1.done_Counter.un3_go_0_I_1_c_RNO }
ble_pack I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_5_LC_1_13_6 { I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_5 }
clb_pack LT_1_13 { I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_16_LC_1_13_0, I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_2_LC_1_13_1, I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_8_LC_1_13_4, I_DUT.U_1.done_Counter_un3_go_0_I_1_c_RNO_LC_1_13_5, I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_5_LC_1_13_6 }
set_location LT_1_13 1 13
ble_pack I_DUT.U_12.valuePreTrig_int_0_LC_1_14_0 { I_DUT.U_12.valuePreTrig_int_0_THRU_LUT4_0, I_DUT.U_12.valuePreTrig_int[0] }
ble_pack I_DUT.U_12.valuePreTrig_int_1_LC_1_14_1 { I_DUT.U_12.valuePreTrig_int_1_THRU_LUT4_0, I_DUT.U_12.valuePreTrig_int[1] }
ble_pack I_DUT.U_12.valuePreTrig_int_2_LC_1_14_2 { I_DUT.U_12.valuePreTrig_int_2_THRU_LUT4_0, I_DUT.U_12.valuePreTrig_int[2] }
ble_pack I_DUT.U_12.valuePreTrig_int_3_LC_1_14_3 { I_DUT.U_12.valuePreTrig_int_3_THRU_LUT4_0, I_DUT.U_12.valuePreTrig_int[3] }
ble_pack I_DUT.U_12.valuePreTrig_int_4_LC_1_14_4 { I_DUT.U_12.valuePreTrig_int_4_THRU_LUT4_0, I_DUT.U_12.valuePreTrig_int[4] }
ble_pack I_DUT.U_12.valuePreTrig_int_5_LC_1_14_5 { I_DUT.U_12.valuePreTrig_int_5_THRU_LUT4_0, I_DUT.U_12.valuePreTrig_int[5] }
ble_pack I_DUT.U_12.valuePreTrig_int_6_LC_1_14_6 { I_DUT.U_12.valuePreTrig_int_6_THRU_LUT4_0, I_DUT.U_12.valuePreTrig_int[6] }
ble_pack I_DUT.U_12.valuePreTrig_int_7_LC_1_14_7 { I_DUT.U_12.valuePreTrig_int_7_THRU_LUT4_0, I_DUT.U_12.valuePreTrig_int[7] }
clb_pack LT_1_14 { I_DUT.U_12.valuePreTrig_int_0_LC_1_14_0, I_DUT.U_12.valuePreTrig_int_1_LC_1_14_1, I_DUT.U_12.valuePreTrig_int_2_LC_1_14_2, I_DUT.U_12.valuePreTrig_int_3_LC_1_14_3, I_DUT.U_12.valuePreTrig_int_4_LC_1_14_4, I_DUT.U_12.valuePreTrig_int_5_LC_1_14_5, I_DUT.U_12.valuePreTrig_int_6_LC_1_14_6, I_DUT.U_12.valuePreTrig_int_7_LC_1_14_7 }
set_location LT_1_14 1 14
ble_pack I_DUT.U_1.done_Counter_un3_go_0_I_15_c_RNO_LC_2_12_0 { I_DUT.U_1.done_Counter.un3_go_0_I_15_c_RNO }
ble_pack I_DUT.U_1.fpga_m_ret_3_LC_2_12_3 { I_DUT.U_1.trigg_set_m_i_0_o3_2_I_DUT.U_1.fpga_m_ret_3_REP_LUT4_0, I_DUT.U_1.fpga_m_ret_3 }
clb_pack LT_2_12 { I_DUT.U_1.done_Counter_un3_go_0_I_15_c_RNO_LC_2_12_0, I_DUT.U_1.fpga_m_ret_3_LC_2_12_3 }
set_location LT_2_12 2 12
ble_pack I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_1_LC_2_13_0 { I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_1 }
ble_pack I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_9_LC_2_13_1 { I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_9 }
ble_pack I_DUT.U_1.done_Counter_un3_go_0_I_57_c_RNO_LC_2_13_2 { I_DUT.U_1.done_Counter.un3_go_0_I_57_c_RNO }
ble_pack I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_10_LC_2_13_3 { I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_10 }
ble_pack I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_13_LC_2_13_5 { I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_13 }
ble_pack I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_14_LC_2_13_6 { I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_14 }
clb_pack LT_2_13 { I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_1_LC_2_13_0, I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_9_LC_2_13_1, I_DUT.U_1.done_Counter_un3_go_0_I_57_c_RNO_LC_2_13_2, I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_10_LC_2_13_3, I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_13_LC_2_13_5, I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_14_LC_2_13_6 }
set_location LT_2_13 2 13
ble_pack I_DUT.U_1.count_preTrig_0_LC_2_14_0 { I_DUT.U_1.count_preTrig_RNO[0], I_DUT.U_1.count_preTrig[0], I_DUT.U_1.count_preTrig_cry_c[0] }
ble_pack I_DUT.U_1.count_preTrig_1_LC_2_14_1 { I_DUT.U_1.count_preTrig_RNO[1], I_DUT.U_1.count_preTrig[1], I_DUT.U_1.count_preTrig_cry_c[1] }
ble_pack I_DUT.U_1.count_preTrig_2_LC_2_14_2 { I_DUT.U_1.count_preTrig_RNO[2], I_DUT.U_1.count_preTrig[2], I_DUT.U_1.count_preTrig_cry_c[2] }
ble_pack I_DUT.U_1.count_preTrig_3_LC_2_14_3 { I_DUT.U_1.count_preTrig_RNO[3], I_DUT.U_1.count_preTrig[3], I_DUT.U_1.count_preTrig_cry_c[3] }
ble_pack I_DUT.U_1.count_preTrig_4_LC_2_14_4 { I_DUT.U_1.count_preTrig_RNO[4], I_DUT.U_1.count_preTrig[4], I_DUT.U_1.count_preTrig_cry_c[4] }
ble_pack I_DUT.U_1.count_preTrig_5_LC_2_14_5 { I_DUT.U_1.count_preTrig_RNO[5], I_DUT.U_1.count_preTrig[5], I_DUT.U_1.count_preTrig_cry_c[5] }
ble_pack I_DUT.U_1.count_preTrig_6_LC_2_14_6 { I_DUT.U_1.count_preTrig_RNO[6], I_DUT.U_1.count_preTrig[6], I_DUT.U_1.count_preTrig_cry_c[6] }
ble_pack I_DUT.U_1.count_preTrig_7_LC_2_14_7 { I_DUT.U_1.count_preTrig_RNO[7], I_DUT.U_1.count_preTrig[7], I_DUT.U_1.count_preTrig_cry_c[7] }
clb_pack LT_2_14 { I_DUT.U_1.count_preTrig_0_LC_2_14_0, I_DUT.U_1.count_preTrig_1_LC_2_14_1, I_DUT.U_1.count_preTrig_2_LC_2_14_2, I_DUT.U_1.count_preTrig_3_LC_2_14_3, I_DUT.U_1.count_preTrig_4_LC_2_14_4, I_DUT.U_1.count_preTrig_5_LC_2_14_5, I_DUT.U_1.count_preTrig_6_LC_2_14_6, I_DUT.U_1.count_preTrig_7_LC_2_14_7 }
set_location LT_2_14 2 14
ble_pack I_DUT.U_1.count_preTrig_8_LC_2_15_0 { I_DUT.U_1.count_preTrig_RNO[8], I_DUT.U_1.count_preTrig[8], I_DUT.U_1.count_preTrig_cry_c[8] }
ble_pack I_DUT.U_1.count_preTrig_9_LC_2_15_1 { I_DUT.U_1.count_preTrig_RNO[9], I_DUT.U_1.count_preTrig[9], I_DUT.U_1.count_preTrig_cry_c[9] }
ble_pack I_DUT.U_1.count_preTrig_10_LC_2_15_2 { I_DUT.U_1.count_preTrig_RNO[10], I_DUT.U_1.count_preTrig[10], I_DUT.U_1.count_preTrig_cry_c[10] }
ble_pack I_DUT.U_1.count_preTrig_11_LC_2_15_3 { I_DUT.U_1.count_preTrig_RNO[11], I_DUT.U_1.count_preTrig[11], I_DUT.U_1.count_preTrig_cry_c[11] }
ble_pack I_DUT.U_1.count_preTrig_12_LC_2_15_4 { I_DUT.U_1.count_preTrig_RNO[12], I_DUT.U_1.count_preTrig[12], I_DUT.U_1.count_preTrig_cry_c[12] }
ble_pack I_DUT.U_1.count_preTrig_13_LC_2_15_5 { I_DUT.U_1.count_preTrig_RNO[13], I_DUT.U_1.count_preTrig[13], I_DUT.U_1.count_preTrig_cry_c[13] }
ble_pack I_DUT.U_1.count_preTrig_14_LC_2_15_6 { I_DUT.U_1.count_preTrig_RNO[14], I_DUT.U_1.count_preTrig[14], I_DUT.U_1.count_preTrig_cry_c[14] }
ble_pack I_DUT.U_1.count_preTrig_15_LC_2_15_7 { I_DUT.U_1.count_preTrig_RNO[15], I_DUT.U_1.count_preTrig[15], I_DUT.U_1.count_preTrig_cry_c[15] }
clb_pack LT_2_15 { I_DUT.U_1.count_preTrig_8_LC_2_15_0, I_DUT.U_1.count_preTrig_9_LC_2_15_1, I_DUT.U_1.count_preTrig_10_LC_2_15_2, I_DUT.U_1.count_preTrig_11_LC_2_15_3, I_DUT.U_1.count_preTrig_12_LC_2_15_4, I_DUT.U_1.count_preTrig_13_LC_2_15_5, I_DUT.U_1.count_preTrig_14_LC_2_15_6, I_DUT.U_1.count_preTrig_15_LC_2_15_7 }
set_location LT_2_15 2 15
ble_pack I_DUT.U_1.count_preTrig_16_LC_2_16_0 { I_DUT.U_1.count_preTrig_RNO[16], I_DUT.U_1.count_preTrig[16], I_DUT.U_1.count_preTrig_cry_c[16] }
ble_pack I_DUT.U_1.count_preTrig_17_LC_2_16_1 { I_DUT.U_1.count_preTrig_RNO[17], I_DUT.U_1.count_preTrig[17], I_DUT.U_1.count_preTrig_cry_c[17] }
ble_pack I_DUT.U_1.count_preTrig_18_LC_2_16_2 { I_DUT.U_1.count_preTrig_RNO[18], I_DUT.U_1.count_preTrig[18] }
clb_pack LT_2_16 { I_DUT.U_1.count_preTrig_16_LC_2_16_0, I_DUT.U_1.count_preTrig_17_LC_2_16_1, I_DUT.U_1.count_preTrig_18_LC_2_16_2 }
set_location LT_2_16 2 16
ble_pack I_DUT.U_1.done_Counter_un3_go_0_I_45_c_RNO_LC_3_12_0 { I_DUT.U_1.done_Counter.un3_go_0_I_45_c_RNO }
ble_pack I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_7_LC_3_12_5 { I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_7 }
ble_pack I_DUT.U_1.done_Counter_un3_go_0_I_9_c_RNO_LC_3_12_6 { I_DUT.U_1.done_Counter.un3_go_0_I_9_c_RNO }
ble_pack I_DUT.U_1.done_Counter_un3_go_0_I_57_c_RNIDACS_0_LC_3_12_7 { I_DUT.U_1.done_Counter.un3_go_0_I_57_c_RNIDACS_0 }
clb_pack LT_3_12 { I_DUT.U_1.done_Counter_un3_go_0_I_45_c_RNO_LC_3_12_0, I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_7_LC_3_12_5, I_DUT.U_1.done_Counter_un3_go_0_I_9_c_RNO_LC_3_12_6, I_DUT.U_1.done_Counter_un3_go_0_I_57_c_RNIDACS_0_LC_3_12_7 }
set_location LT_3_12 3 12
ble_pack I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_0_LC_3_13_0 { I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_0 }
ble_pack I_DUT.U_1.done_Counter_un3_go_0_I_27_c_RNO_LC_3_13_1 { I_DUT.U_1.done_Counter.un3_go_0_I_27_c_RNO }
ble_pack I_DUT.U_1.done_Counter_un3_go_0_I_39_c_RNO_LC_3_13_2 { I_DUT.U_1.done_Counter.un3_go_0_I_39_c_RNO }
ble_pack I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_11_LC_3_13_4 { I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_11 }
ble_pack I_DUT.U_1.done_Counter_un3_go_0_I_51_c_RNO_LC_3_13_5 { I_DUT.U_1.done_Counter.un3_go_0_I_51_c_RNO }
ble_pack I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_15_LC_3_13_7 { I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_15 }
clb_pack LT_3_13 { I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_0_LC_3_13_0, I_DUT.U_1.done_Counter_un3_go_0_I_27_c_RNO_LC_3_13_1, I_DUT.U_1.done_Counter_un3_go_0_I_39_c_RNO_LC_3_13_2, I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_11_LC_3_13_4, I_DUT.U_1.done_Counter_un3_go_0_I_51_c_RNO_LC_3_13_5, I_DUT.U_1.fpga_m_ret_3_RNI1HJ3_15_LC_3_13_7 }
set_location LT_3_13 3 13
ble_pack U_8.ODInstLegalizeSB_DFF_LC_3_20_0 { U_8.ODInstConstOneLUT4, U_8.ODInstLegalizeSB_DFF }
clb_pack LT_3_20 { U_8.ODInstLegalizeSB_DFF_LC_3_20_0 }
set_location LT_3_20 3 20
ble_pack I_DUT.U_1.done_Counter_un3_go_0_I_1_c_LC_4_12_0 { I_DUT.U_1.done_Counter.un3_go_0_I_1_c }
ble_pack I_DUT.U_1.done_Counter_un3_go_0_I_9_c_LC_4_12_1 { I_DUT.U_1.done_Counter.un3_go_0_I_9_c }
ble_pack I_DUT.U_1.done_Counter_un3_go_0_I_15_c_LC_4_12_2 { I_DUT.U_1.done_Counter.un3_go_0_I_15_c }
ble_pack I_DUT.U_1.done_Counter_un3_go_0_I_21_c_LC_4_12_3 { I_DUT.U_1.done_Counter.un3_go_0_I_21_c }
ble_pack I_DUT.U_1.done_Counter_un3_go_0_I_27_c_LC_4_12_4 { I_DUT.U_1.done_Counter.un3_go_0_I_27_c }
ble_pack I_DUT.U_1.done_Counter_un3_go_0_I_33_c_LC_4_12_5 { I_DUT.U_1.done_Counter.un3_go_0_I_33_c }
ble_pack I_DUT.U_1.done_Counter_un3_go_0_I_39_c_LC_4_12_6 { I_DUT.U_1.done_Counter.un3_go_0_I_39_c }
ble_pack I_DUT.U_1.done_Counter_un3_go_0_I_45_c_LC_4_12_7 { I_DUT.U_1.done_Counter.un3_go_0_I_45_c }
clb_pack LT_4_12 { I_DUT.U_1.done_Counter_un3_go_0_I_1_c_LC_4_12_0, I_DUT.U_1.done_Counter_un3_go_0_I_9_c_LC_4_12_1, I_DUT.U_1.done_Counter_un3_go_0_I_15_c_LC_4_12_2, I_DUT.U_1.done_Counter_un3_go_0_I_21_c_LC_4_12_3, I_DUT.U_1.done_Counter_un3_go_0_I_27_c_LC_4_12_4, I_DUT.U_1.done_Counter_un3_go_0_I_33_c_LC_4_12_5, I_DUT.U_1.done_Counter_un3_go_0_I_39_c_LC_4_12_6, I_DUT.U_1.done_Counter_un3_go_0_I_45_c_LC_4_12_7 }
set_location LT_4_12 4 12
ble_pack I_DUT.U_1.done_Counter_un3_go_0_I_51_c_LC_4_13_0 { I_DUT.U_1.done_Counter.un3_go_0_I_51_c }
ble_pack I_DUT.U_1.done_Counter_un3_go_0_I_57_c_LC_4_13_1 { I_DUT.U_1.done_Counter.un3_go_0_I_57_c }
ble_pack I_DUT.U_1.un3_go_0_N_2_THRU_LUT4_0_LC_4_13_2 { I_DUT.U_1.un3_go_0_N_2_THRU_LUT4_0 }
ble_pack I_DUT.U_1.done_RNO_0_LC_4_13_6 { I_DUT.U_1.done_RNO_0 }
clb_pack LT_4_13 { I_DUT.U_1.done_Counter_un3_go_0_I_51_c_LC_4_13_0, I_DUT.U_1.done_Counter_un3_go_0_I_57_c_LC_4_13_1, I_DUT.U_1.un3_go_0_N_2_THRU_LUT4_0_LC_4_13_2, I_DUT.U_1.done_RNO_0_LC_4_13_6 }
set_location LT_4_13 4 13
ble_pack fpga_mosi_LC_5_1_0 { fpga_mosi_THRU_LUT4_0, fpga_mosi }
clb_pack LT_5_1 { fpga_mosi_LC_5_1_0 }
set_location LT_5_1 5 1
ble_pack fpga_sck_LC_5_7_2 { fpga_sck_THRU_LUT4_0, fpga_sck }
clb_pack LT_5_7 { fpga_sck_LC_5_7_2 }
set_location LT_5_7 5 7
ble_pack fpga_sck_fast_LC_5_8_2 { fpga_sck_fast_THRU_LUT4_0, fpga_sck_fast }
clb_pack LT_5_8 { fpga_sck_fast_LC_5_8_2 }
set_location LT_5_8 5 8
ble_pack I_DUT.U_1.done_LC_5_13_0 { I_DUT.U_1.done_RNO, I_DUT.U_1.done }
clb_pack LT_5_13 { I_DUT.U_1.done_LC_5_13_0 }
set_location LT_5_13 5 13
ble_pack U_4.ODInstLegalizeSB_DFF_LC_5_20_0 { U_4.ODInstConstOneLUT4, U_4.ODInstLegalizeSB_DFF }
ble_pack U_7.ODInstLegalizeSB_DFF_LC_5_20_1 { U_7.ODInstConstOneLUT4, U_7.ODInstLegalizeSB_DFF }
clb_pack LT_5_20 { U_4.ODInstLegalizeSB_DFF_LC_5_20_0, U_7.ODInstLegalizeSB_DFF_LC_5_20_1 }
set_location LT_5_20 5 20
ble_pack io_fpga_miso_obuftAndLUT4_LC_7_1_0 { io_fpga_miso_obuftAndLUT4 }
ble_pack io_fpga_miso_obuftLegalizeSB_DFF_LC_7_1_1 { io_fpga_miso_obuftConstOneLUT4, io_fpga_miso_obuftLegalizeSB_DFF }
ble_pack o_fram_ncs_obuf_0LegalizeSB_DFF_LC_7_1_2 { o_fram_ncs_obuf_0ConstOneLUT4, o_fram_ncs_obuf_0LegalizeSB_DFF }
ble_pack o_fram_ncs_obuf_1LegalizeSB_DFF_LC_7_1_3 { o_fram_ncs_obuf_1ConstOneLUT4, o_fram_ncs_obuf_1LegalizeSB_DFF }
clb_pack LT_7_1 { io_fpga_miso_obuftAndLUT4_LC_7_1_0, io_fpga_miso_obuftLegalizeSB_DFF_LC_7_1_1, o_fram_ncs_obuf_0LegalizeSB_DFF_LC_7_1_2, o_fram_ncs_obuf_1LegalizeSB_DFF_LC_7_1_3 }
set_location LT_7_1 7 1
ble_pack I_DUT.U_5.FR_NCS_1_0_LC_7_8_4 { I_DUT.U_5.FR_NCS_1[0] }
ble_pack I_DUT.U_1.done_wait_RNI61LH1_3_LC_7_8_5 { I_DUT.U_1.done_wait_RNI61LH1[3] }
ble_pack I_DUT.U_1.done_wait_RNIHEQO_1_LC_7_8_7 { I_DUT.U_1.done_wait_RNIHEQO[1] }
clb_pack LT_7_8 { I_DUT.U_5.FR_NCS_1_0_LC_7_8_4, I_DUT.U_1.done_wait_RNI61LH1_3_LC_7_8_5, I_DUT.U_1.done_wait_RNIHEQO_1_LC_7_8_7 }
set_location LT_7_8 7 8
ble_pack I_DUT.U_1.done_wait_1_LC_7_9_4 { I_DUT.U_1.done_wait_RNO[1], I_DUT.U_1.done_wait[1] }
ble_pack I_DUT.U_1.done_wait_2_LC_7_9_6 { I_DUT.U_1.done_wait_RNO[2], I_DUT.U_1.done_wait[2] }
ble_pack I_DUT.U_1.done_wait_3_LC_7_9_7 { I_DUT.U_1.done_wait_RNO[3], I_DUT.U_1.done_wait[3] }
clb_pack LT_7_9 { I_DUT.U_1.done_wait_1_LC_7_9_4, I_DUT.U_1.done_wait_2_LC_7_9_6, I_DUT.U_1.done_wait_3_LC_7_9_7 }
set_location LT_7_9 7 9
ble_pack I_DUT.U_1.done_wait_0_LC_7_10_7 { I_DUT.U_1.done_wait_RNO[0], I_DUT.U_1.done_wait[0] }
clb_pack LT_7_10 { I_DUT.U_1.done_wait_0_LC_7_10_7 }
set_location LT_7_10 7 10
ble_pack I_DUT.U_6.is_up_RNO_0_LC_7_11_0 { I_DUT.U_6.is_up_RNO_0 }
ble_pack CONSTANT_ONE_LUT4_LC_7_11_3 { CONSTANT_ONE_LUT4 }
ble_pack I_DUT.U_4.fpga_m_ret_5_RNI0PRE1_LC_7_11_4 { I_DUT.U_4.fpga_m_ret_5_RNI0PRE1 }
ble_pack I_DUT.U_5.FR_NCS_1_2_LC_7_11_5 { I_DUT.U_5.FR_NCS_1[2] }
ble_pack I_DUT.U_1.done_RNILDRF_0_LC_7_11_6 { I_DUT.U_1.done_RNILDRF_0 }
clb_pack LT_7_11 { I_DUT.U_6.is_up_RNO_0_LC_7_11_0, CONSTANT_ONE_LUT4_LC_7_11_3, I_DUT.U_4.fpga_m_ret_5_RNI0PRE1_LC_7_11_4, I_DUT.U_5.FR_NCS_1_2_LC_7_11_5, I_DUT.U_1.done_RNILDRF_0_LC_7_11_6 }
set_location LT_7_11 7 11
ble_pack I_DUT.U_4.fpga_m_ret_5_LC_7_12_2 { I_DUT.U_4.fpga_m_ret_5_RNO, I_DUT.U_4.fpga_m_ret_5 }
ble_pack I_DUT.U_6.is_up_LC_7_12_4 { I_DUT.U_6.is_up_RNO, I_DUT.U_6.is_up }
ble_pack I_DUT.U_6.down_ncs_old_LC_7_12_7 { I_DUT.U_6.down_ncs_old_RNO, I_DUT.U_6.down_ncs_old }
clb_pack LT_7_12 { I_DUT.U_4.fpga_m_ret_5_LC_7_12_2, I_DUT.U_6.is_up_LC_7_12_4, I_DUT.U_6.down_ncs_old_LC_7_12_7 }
set_location LT_7_12 7 12
ble_pack I_DUT.U_1.done_RNILDRF_LC_7_20_3 { I_DUT.U_1.done_RNILDRF }
clb_pack LT_7_20 { I_DUT.U_1.done_RNILDRF_LC_7_20_3 }
set_location LT_7_20 7 20
ble_pack o_fram_ncs_obuf_2LegalizeSB_DFF_LC_8_1_0 { o_fram_ncs_obuf_2ConstOneLUT4, o_fram_ncs_obuf_2LegalizeSB_DFF }
ble_pack o_fram_ncs_obuf_3LegalizeSB_DFF_LC_8_1_1 { o_fram_ncs_obuf_3ConstOneLUT4, o_fram_ncs_obuf_3LegalizeSB_DFF }
clb_pack LT_8_1 { o_fram_ncs_obuf_2LegalizeSB_DFF_LC_8_1_0, o_fram_ncs_obuf_3LegalizeSB_DFF_LC_8_1_1 }
set_location LT_8_1 8 1
ble_pack I_DUT.U_5.fpga_m_ret_8_RNI1CV5_0_LC_8_6_1 { I_DUT.U_5.fpga_m_ret_8_RNI1CV5_0 }
ble_pack I_DUT.U_5.fpga_m_ret_8_RNI1CV5_2_LC_8_6_5 { I_DUT.U_5.fpga_m_ret_8_RNI1CV5_2 }
clb_pack LT_8_6 { I_DUT.U_5.fpga_m_ret_8_RNI1CV5_0_LC_8_6_1, I_DUT.U_5.fpga_m_ret_8_RNI1CV5_2_LC_8_6_5 }
set_location LT_8_6 8 6
ble_pack I_DUT.U_5.fpga_m_ret_5_LC_8_7_7 { I_DUT.U_5.fpga_m_ret_5_RNO, I_DUT.U_5.fpga_m_ret_5 }
clb_pack LT_8_7 { I_DUT.U_5.fpga_m_ret_5_LC_8_7_7 }
set_location LT_8_7 8 7
ble_pack I_DUT.U_5.mux_un1_m_0_cry_2_c_LC_8_8_0 { I_DUT.U_5.mux.un1_m_0_cry_2_c }
ble_pack I_DUT.U_5.mux_un1_m_0_cry_3_c_inv_LC_8_8_1 { I_DUT.U_5.mux.un1_m_0_cry_3_c_inv, I_DUT.U_5.mux.un1_m_0_cry_3_c }
ble_pack I_DUT.U_5.un1_m_0_THRU_LUT4_0_LC_8_8_2 { I_DUT.U_5.un1_m_0_THRU_LUT4_0 }
clb_pack LT_8_8 { I_DUT.U_5.mux_un1_m_0_cry_2_c_LC_8_8_0, I_DUT.U_5.mux_un1_m_0_cry_3_c_inv_LC_8_8_1, I_DUT.U_5.un1_m_0_THRU_LUT4_0_LC_8_8_2 }
set_location LT_8_8 8 8
ble_pack fpga_m_5_0_LC_8_9_0 { fpga_m_5_0_THRU_LUT4_0, fpga_m_5[0], I_DUT.U_5.mux.un3_0_cry_0_c }
ble_pack I_DUT.U_4.fpga_m_ret_4_LC_8_9_1 { I_DUT.U_4.fpga_m_ret_4_RNO, I_DUT.U_4.fpga_m_ret_4, I_DUT.U_5.mux.un3_0_cry_1_c }
ble_pack I_DUT.U_4.fpga_m_0_ret_5_LC_8_9_2 { I_DUT.U_4.fpga_m_0_ret_5_RNO, I_DUT.U_4.fpga_m_0_ret_5, I_DUT.U_5.mux.un3_0_cry_2_c }
ble_pack I_DUT.U_13.fpga_m_ret_2_LC_8_9_3 { I_DUT.U_13.fpga_m_ret_2_RNO, I_DUT.U_13.fpga_m_ret_2, I_DUT.U_5.mux.un3_0_cry_3_c }
ble_pack I_DUT.U_5.un3_0_THRU_LUT4_0_LC_8_9_4 { I_DUT.U_5.un3_0_THRU_LUT4_0 }
clb_pack LT_8_9 { fpga_m_5_0_LC_8_9_0, I_DUT.U_4.fpga_m_ret_4_LC_8_9_1, I_DUT.U_4.fpga_m_0_ret_5_LC_8_9_2, I_DUT.U_13.fpga_m_ret_2_LC_8_9_3, I_DUT.U_5.un3_0_THRU_LUT4_0_LC_8_9_4 }
set_location LT_8_9 8 9
ble_pack I_DUT.U_4.fpga_m_ret_6_RNI289J1_LC_8_10_0 { I_DUT.U_4.fpga_m_ret_6_RNI289J1 }
ble_pack I_DUT.U_4.fpga_m_ret_9_RNI797L1_LC_8_10_1 { I_DUT.U_4.fpga_m_ret_9_RNI797L1 }
ble_pack I_DUT.U_4.fpga_m_ret_6_RNIVMVA1_LC_8_10_2 { I_DUT.U_4.fpga_m_ret_6_RNIVMVA1 }
ble_pack I_DUT.U_4.fpga_m_ret_6_RNIHEOG_LC_8_10_4 { I_DUT.U_4.fpga_m_ret_6_RNIHEOG }
ble_pack I_DUT.U_4.fpga_m_ret_4_RNIVNTC1_LC_8_10_5 { I_DUT.U_4.fpga_m_ret_4_RNIVNTC1 }
clb_pack LT_8_10 { I_DUT.U_4.fpga_m_ret_6_RNI289J1_LC_8_10_0, I_DUT.U_4.fpga_m_ret_9_RNI797L1_LC_8_10_1, I_DUT.U_4.fpga_m_ret_6_RNIVMVA1_LC_8_10_2, I_DUT.U_4.fpga_m_ret_6_RNIHEOG_LC_8_10_4, I_DUT.U_4.fpga_m_ret_4_RNIVNTC1_LC_8_10_5 }
set_location LT_8_10 8 10
ble_pack fpga_m_4_2_LC_8_11_0 { fpga_m_4_2_THRU_LUT4_0, fpga_m_4[2] }
ble_pack I_DUT.U_4.fpga_m_ret_9_LC_8_11_1 { I_DUT.U_4.fpga_m_ret_9_RNO, I_DUT.U_4.fpga_m_ret_9 }
ble_pack fpga_m_3_3_LC_8_11_3 { fpga_m_3_3_THRU_LUT4_0, fpga_m_3[3] }
ble_pack I_DUT.U_5.fpga_m_ret_11_LC_8_11_6 { I_DUT.U_5.mux_un1_m_0_cry_2_c_inv_I_DUT.U_5.fpga_m_ret_11_REP_LUT4_0, I_DUT.U_5.fpga_m_ret_11 }
clb_pack LT_8_11 { fpga_m_4_2_LC_8_11_0, I_DUT.U_4.fpga_m_ret_9_LC_8_11_1, fpga_m_3_3_LC_8_11_3, I_DUT.U_5.fpga_m_ret_11_LC_8_11_6 }
set_location LT_8_11 8 11
ble_pack I_DUT.U_6.is_up_RNI0L791_LC_8_12_0 { I_DUT.U_6.is_up_RNI0L791 }
ble_pack I_DUT.U_6.is_up_RNIMNRI_LC_8_12_1 { I_DUT.U_6.is_up_RNIMNRI }
ble_pack I_DUT.U_6.is_up_RNI3ODA1_LC_8_12_5 { I_DUT.U_6.is_up_RNI3ODA1 }
ble_pack I_DUT.U_6.down_ncs_old_RNIATBM_LC_8_12_7 { I_DUT.U_6.down_ncs_old_RNIATBM }
clb_pack LT_8_12 { I_DUT.U_6.is_up_RNI0L791_LC_8_12_0, I_DUT.U_6.is_up_RNIMNRI_LC_8_12_1, I_DUT.U_6.is_up_RNI3ODA1_LC_8_12_5, I_DUT.U_6.down_ncs_old_RNIATBM_LC_8_12_7 }
set_location LT_8_12 8 12
ble_pack I_DUT.U_4.fpga_m_ret_7_RNI2OTC1_LC_8_13_2 { I_DUT.U_4.fpga_m_ret_7_RNI2OTC1 }
ble_pack I_DUT.U_5.mux_un1_m_0_cry_2_c_inv_LC_8_13_5 { I_DUT.U_5.mux.un1_m_0_cry_2_c_inv }
clb_pack LT_8_13 { I_DUT.U_4.fpga_m_ret_7_RNI2OTC1_LC_8_13_2, I_DUT.U_5.mux_un1_m_0_cry_2_c_inv_LC_8_13_5 }
set_location LT_8_13 8 13
ble_pack I_DUT.U_4.fpga_m_ret_7_LC_8_14_6 { I_DUT.U_4.fpga_m_ret_7_RNO, I_DUT.U_4.fpga_m_ret_7 }
clb_pack LT_8_14 { I_DUT.U_4.fpga_m_ret_7_LC_8_14_6 }
set_location LT_8_14 8 14
ble_pack I_DUT.U_6.adc_clock_LC_8_15_6 { I_DUT.U_6.adc_clock_RNO, I_DUT.U_6.adc_clock }
clb_pack LT_8_15 { I_DUT.U_6.adc_clock_LC_8_15_6 }
set_location LT_8_15 8 15
ble_pack I_DUT.U_13.sendAdd_un1_m_4_LC_9_2_2 { I_DUT.U_13.sendAdd.un1_m_4 }
clb_pack LT_9_2 { I_DUT.U_13.sendAdd_un1_m_4_LC_9_2_2 }
set_location LT_9_2 9 2
ble_pack I_DUT.U_4.fpga_m_ret_3_LC_9_4_2 { I_DUT.U_4.fpga_m_ret_3_RNO, I_DUT.U_4.fpga_m_ret_3 }
ble_pack I_DUT.U_5.fpga_m_ret_7_LC_9_4_4 { I_DUT.U_5.fpga_m_ret_7_RNO, I_DUT.U_5.fpga_m_ret_7 }
clb_pack LT_9_4 { I_DUT.U_4.fpga_m_ret_3_LC_9_4_2, I_DUT.U_5.fpga_m_ret_7_LC_9_4_4 }
set_location LT_9_4 9 4
ble_pack I_DUT.U_5.fpga_m_ret_8_RNI1CV5_1_LC_9_5_0 { I_DUT.U_5.fpga_m_ret_8_RNI1CV5_1 }
ble_pack I_DUT.U_5.fpga_m_ret_8_RNI1CV5_LC_9_5_1 { I_DUT.U_5.fpga_m_ret_8_RNI1CV5 }
ble_pack I_DUT.U_5.mux_adc_clock11_i_0_o3_0_LC_9_5_4 { I_DUT.U_5.mux.adc_clock11_i_0_o3_0 }
ble_pack I_DUT.U_5.fpga_m_ret_8_RNO_0_LC_9_5_5 { I_DUT.U_5.fpga_m_ret_8_RNO_0 }
clb_pack LT_9_5 { I_DUT.U_5.fpga_m_ret_8_RNI1CV5_1_LC_9_5_0, I_DUT.U_5.fpga_m_ret_8_RNI1CV5_LC_9_5_1, I_DUT.U_5.mux_adc_clock11_i_0_o3_0_LC_9_5_4, I_DUT.U_5.fpga_m_ret_8_RNO_0_LC_9_5_5 }
set_location LT_9_5 9 5
ble_pack I_DUT.U_5.fpga_m_ret_4_LC_9_6_0 { I_DUT.U_5.fpga_m_ret_4_THRU_LUT4_0, I_DUT.U_5.fpga_m_ret_4 }
ble_pack I_DUT.U_5.fpga_m_ret_8_LC_9_6_3 { I_DUT.U_5.fpga_m_ret_8_RNO, I_DUT.U_5.fpga_m_ret_8 }
clb_pack LT_9_6 { I_DUT.U_5.fpga_m_ret_4_LC_9_6_0, I_DUT.U_5.fpga_m_ret_8_LC_9_6_3 }
set_location LT_9_6 9 6
ble_pack I_DUT.U_5.mux_un3_0_cry_3_c_RNIQ173_LC_9_7_4 { I_DUT.U_5.mux.un3_0_cry_3_c_RNIQ173 }
ble_pack I_DUT.U_4.fpga_m_ret_3_RNIK5EN1_LC_9_7_6 { I_DUT.U_4.fpga_m_ret_3_RNIK5EN1 }
clb_pack LT_9_7 { I_DUT.U_5.mux_un3_0_cry_3_c_RNIQ173_LC_9_7_4, I_DUT.U_4.fpga_m_ret_3_RNIK5EN1_LC_9_7_6 }
set_location LT_9_7 9 7
ble_pack I_DUT.U_5.fpga_m_ret_6_RNILBHL_LC_9_8_2 { I_DUT.U_5.fpga_m_ret_6_RNILBHL }
ble_pack I_DUT.U_5.FR_NCS_1_1_LC_9_8_4 { I_DUT.U_5.FR_NCS_1[1] }
ble_pack I_DUT.U_5.FR_NCS_1_3_LC_9_8_6 { I_DUT.U_5.FR_NCS_1[3] }
clb_pack LT_9_8 { I_DUT.U_5.fpga_m_ret_6_RNILBHL_LC_9_8_2, I_DUT.U_5.FR_NCS_1_1_LC_9_8_4, I_DUT.U_5.FR_NCS_1_3_LC_9_8_6 }
set_location LT_9_8 9 8
ble_pack I_DUT.U_4.fpga_m_0_ret_5_RNIL4GL1_LC_9_9_0 { I_DUT.U_4.fpga_m_0_ret_5_RNIL4GL1 }
ble_pack I_DUT.U_0.colckSwitch_un3_ac0_5_LC_9_9_2 { I_DUT.U_0.colckSwitch.un3_ac0_5 }
ble_pack I_DUT.U_5.fpga_m_ret_6_RNIPFPF2_LC_9_9_3 { I_DUT.U_5.fpga_m_ret_6_RNIPFPF2 }
ble_pack I_DUT.U_5.fpga_m_ret_4_RNIQT5I2_LC_9_9_4 { I_DUT.U_5.fpga_m_ret_4_RNIQT5I2 }
clb_pack LT_9_9 { I_DUT.U_4.fpga_m_0_ret_5_RNIL4GL1_LC_9_9_0, I_DUT.U_0.colckSwitch_un3_ac0_5_LC_9_9_2, I_DUT.U_5.fpga_m_ret_6_RNIPFPF2_LC_9_9_3, I_DUT.U_5.fpga_m_ret_4_RNIQT5I2_LC_9_9_4 }
set_location LT_9_9 9 9
ble_pack I_DUT.U_4.spiMS_un3_m_LC_9_10_2 { I_DUT.U_4.spiMS.un3_m }
clb_pack LT_9_10 { I_DUT.U_4.spiMS_un3_m_LC_9_10_2 }
set_location LT_9_10 9 10
ble_pack I_DUT.U_3.q_int_LC_9_11_0 { I_DUT.U_3.q_int_RNI5U9M_I_DUT.U_3.q_int_REP_LUT4_0, I_DUT.U_3.q_int }
ble_pack I_DUT.U_6.finish_d_LC_9_11_1 { I_DUT.U_6.finish_d_RNO, I_DUT.U_6.finish_d }
ble_pack I_DUT.U_5.fpga_m_ret_12_LC_9_11_4 { I_DUT.U_5.fpga_m_ret_12_RNO, I_DUT.U_5.fpga_m_ret_12 }
ble_pack I_DUT.U_6.down_ncs_LC_9_11_5 { I_DUT.U_6.down_ncs_RNO, I_DUT.U_6.down_ncs }
ble_pack I_DUT.U_1.fpga_m_ret_4_LC_9_11_7 { I_DUT.U_1.fpga_m_ret_4_RNO, I_DUT.U_1.fpga_m_ret_4 }
clb_pack LT_9_11 { I_DUT.U_3.q_int_LC_9_11_0, I_DUT.U_6.finish_d_LC_9_11_1, I_DUT.U_5.fpga_m_ret_12_LC_9_11_4, I_DUT.U_6.down_ncs_LC_9_11_5, I_DUT.U_1.fpga_m_ret_4_LC_9_11_7 }
set_location LT_9_11 9 11
ble_pack I_DUT.U_6.count_RNIQLUF2_0_LC_9_12_0 { I_DUT.U_6.count_RNIQLUF2[0] }
ble_pack I_DUT.U_6.finish_d_RNIOKU44_LC_9_12_1 { I_DUT.U_6.finish_d_RNIOKU44 }
ble_pack I_DUT.U_6.count_RNISQ8F_0_LC_9_12_2 { I_DUT.U_6.count_RNISQ8F[0] }
ble_pack I_DUT.U_6.fram_clock_1_RNO_0_LC_9_12_3 { I_DUT.U_6.fram_clock_1_RNO[0] }
ble_pack I_DUT.U_6.down_ncs_old_RNISL8H1_LC_9_12_4 { I_DUT.U_6.down_ncs_old_RNISL8H1 }
ble_pack I_DUT.U_6.count_RNI97TM_1_LC_9_12_5 { I_DUT.U_6.count_RNI97TM[1] }
ble_pack I_DUT.U_6.is_up_RNO_1_LC_9_12_6 { I_DUT.U_6.is_up_RNO_1 }
clb_pack LT_9_12 { I_DUT.U_6.count_RNIQLUF2_0_LC_9_12_0, I_DUT.U_6.finish_d_RNIOKU44_LC_9_12_1, I_DUT.U_6.count_RNISQ8F_0_LC_9_12_2, I_DUT.U_6.fram_clock_1_RNO_0_LC_9_12_3, I_DUT.U_6.down_ncs_old_RNISL8H1_LC_9_12_4, I_DUT.U_6.count_RNI97TM_1_LC_9_12_5, I_DUT.U_6.is_up_RNO_1_LC_9_12_6 }
set_location LT_9_12 9 12
ble_pack I_DUT.U_6.count_0_LC_9_13_0 { I_DUT.U_6.count_RNO[0], I_DUT.U_6.count[0], I_DUT.U_6.count_cry_c[0] }
ble_pack I_DUT.U_6.count_1_LC_9_13_1 { I_DUT.U_6.count_RNO[1], I_DUT.U_6.count[1], I_DUT.U_6.count_cry_c[1] }
ble_pack I_DUT.U_6.count_2_LC_9_13_2 { I_DUT.U_6.count_RNO[2], I_DUT.U_6.count[2], I_DUT.U_6.count_cry_c[2] }
ble_pack I_DUT.U_6.count_3_LC_9_13_3 { I_DUT.U_6.count_RNO[3], I_DUT.U_6.count[3], I_DUT.U_6.count_cry_c[3] }
ble_pack I_DUT.U_6.count_4_LC_9_13_4 { I_DUT.U_6.count_RNO[4], I_DUT.U_6.count[4] }
clb_pack LT_9_13 { I_DUT.U_6.count_0_LC_9_13_0, I_DUT.U_6.count_1_LC_9_13_1, I_DUT.U_6.count_2_LC_9_13_2, I_DUT.U_6.count_3_LC_9_13_3, I_DUT.U_6.count_4_LC_9_13_4 }
set_location LT_9_13 9 13
ble_pack I_DUT.U_6.adc_clock_RNO_0_LC_9_14_0 { I_DUT.U_6.adc_clock_RNO_0 }
ble_pack I_DUT.U_6.adc_clock_RNIALCJ_LC_9_14_4 { I_DUT.U_6.adc_clock_RNIALCJ }
clb_pack LT_9_14 { I_DUT.U_6.adc_clock_RNO_0_LC_9_14_0, I_DUT.U_6.adc_clock_RNIALCJ_LC_9_14_4 }
set_location LT_9_14 9 14
ble_pack acq_pretrig_LC_9_17_2 { acq_pretrig_THRU_LUT4_0, acq_pretrig }
clb_pack LT_9_17 { acq_pretrig_LC_9_17_2 }
set_location LT_9_17 9 17
ble_pack I_DUT.U_1.fpga_m_ret_3_RNI672E_LC_9_18_4 { I_DUT.U_1.fpga_m_ret_3_RNI672E }
clb_pack LT_9_18 { I_DUT.U_1.fpga_m_ret_3_RNI672E_LC_9_18_4 }
set_location LT_9_18 9 18
ble_pack acq_trig_LC_9_20_7 { acq_trig_THRU_LUT4_0, acq_trig }
clb_pack LT_9_20 { acq_trig_LC_9_20_7 }
set_location LT_9_20 9 20
ble_pack I_DUT.U_4.fpga_m_2_ret_LC_10_2_2 { I_DUT.U_4.fpga_m_2_ret_RNO, I_DUT.U_4.fpga_m_2_ret }
clb_pack LT_10_2 { I_DUT.U_4.fpga_m_2_ret_LC_10_2_2 }
set_location LT_10_2 10 2
ble_pack I_DUT.U_5.un1_adc_clock11_1_0_o3_1_LC_10_4_0 { I_DUT.U_5.un1_adc_clock11_1_0_o3_1 }
clb_pack LT_10_4 { I_DUT.U_5.un1_adc_clock11_1_0_o3_1_LC_10_4_0 }
set_location LT_10_4 10 4
ble_pack I_DUT.U_1.trigg_set_m_i_0_o3_2_LC_10_6_4 { I_DUT.U_1.trigg_set.m_i_0_o3_2 }
clb_pack LT_10_6 { I_DUT.U_1.trigg_set_m_i_0_o3_2_LC_10_6_4 }
set_location LT_10_6 10 6
ble_pack I_DUT.U_4.fpga_m_ret_6_LC_10_7_6 { I_DUT.U_4.fpga_m_ret_6_RNO, I_DUT.U_4.fpga_m_ret_6 }
clb_pack LT_10_7 { I_DUT.U_4.fpga_m_ret_6_LC_10_7_6 }
set_location LT_10_7 10 7
ble_pack I_DUT.U_5.fpga_m_ret_6_LC_10_8_0 { I_DUT.U_5.fpga_m_ret_6_RNO, I_DUT.U_5.fpga_m_ret_6 }
clb_pack LT_10_8 { I_DUT.U_5.fpga_m_ret_6_LC_10_8_0 }
set_location LT_10_8 10 8
ble_pack fpga_m_3_1_LC_10_9_2 { fpga_m_3_1_THRU_LUT4_0, fpga_m_3[1] }
ble_pack I_DUT.U_5.fpga_m_ret_10_LC_10_9_3 { I_DUT.U_5.fpga_m_ret_10_RNO, I_DUT.U_5.fpga_m_ret_10 }
ble_pack I_DUT.U_5.fpga_m_0_ret_9_LC_10_9_4 { I_DUT.U_5.fpga_m_0_ret_9_RNO, I_DUT.U_5.fpga_m_0_ret_9 }
clb_pack LT_10_9 { fpga_m_3_1_LC_10_9_2, I_DUT.U_5.fpga_m_ret_10_LC_10_9_3, I_DUT.U_5.fpga_m_0_ret_9_LC_10_9_4 }
set_location LT_10_9 10 9
ble_pack I_DUT.U_2.count_0_LC_10_10_2 { I_DUT.U_2.count_RNO[0], I_DUT.U_2.count[0] }
clb_pack LT_10_10 { I_DUT.U_2.count_0_LC_10_10_2 }
set_location LT_10_10 10 10
ble_pack I_DUT.U_2.count_RNI1V99_4_LC_10_11_2 { I_DUT.U_2.count_RNI1V99[4] }
ble_pack I_DUT.U_3.q_int_RNI5U9M_LC_10_11_3 { I_DUT.U_3.q_int_RNI5U9M }
clb_pack LT_10_11 { I_DUT.U_2.count_RNI1V99_4_LC_10_11_2, I_DUT.U_3.q_int_RNI5U9M_LC_10_11_3 }
set_location LT_10_11 10 11
ble_pack I_DUT.U_6.ncs_fram_1_0_LC_10_12_2 { I_DUT.U_6.ncs_fram_1_0_THRU_LUT4_0, I_DUT.U_6.ncs_fram_1[0] }
ble_pack I_DUT.U_6.ncs_adc_LC_10_12_7 { I_DUT.U_6.ncs_adc_RNO, I_DUT.U_6.ncs_adc }
clb_pack LT_10_12 { I_DUT.U_6.ncs_fram_1_0_LC_10_12_2, I_DUT.U_6.ncs_adc_LC_10_12_7 }
set_location LT_10_12 10 12
ble_pack I_DUT.U_6.count_go_RNO_1_LC_10_13_1 { I_DUT.U_6.count_go_RNO_1 }
ble_pack I_DUT.U_6.count_RNIA8TM_1_LC_10_13_2 { I_DUT.U_6.count_RNIA8TM[1] }
ble_pack I_DUT.U_6.count_go_RNO_0_LC_10_13_3 { I_DUT.U_6.count_go_RNO_0 }
ble_pack I_DUT.U_12.stmClk_old_rst_RNIFHFV_LC_10_13_5 { I_DUT.U_12.stmClk_old_rst_RNIFHFV }
ble_pack I_DUT.U_12.stmClk_old_RNO_LC_10_13_7 { I_DUT.U_12.stmClk_old_RNO }
clb_pack LT_10_13 { I_DUT.U_6.count_go_RNO_1_LC_10_13_1, I_DUT.U_6.count_RNIA8TM_1_LC_10_13_2, I_DUT.U_6.count_go_RNO_0_LC_10_13_3, I_DUT.U_12.stmClk_old_rst_RNIFHFV_LC_10_13_5, I_DUT.U_12.stmClk_old_RNO_LC_10_13_7 }
set_location LT_10_13 10 13
ble_pack I_DUT.U_6.count_go_LC_10_14_1 { I_DUT.U_6.count_go_RNO, I_DUT.U_6.count_go }
clb_pack LT_10_14 { I_DUT.U_6.count_go_LC_10_14_1 }
set_location LT_10_14 10 14
ble_pack I_DUT.U_4.fpga_m_1_ret_RNIHEAG_LC_11_1_6 { I_DUT.U_4.fpga_m_1_ret_RNIHEAG }
clb_pack LT_11_1 { I_DUT.U_4.fpga_m_1_ret_RNIHEAG_LC_11_1_6 }
set_location LT_11_1 11 1
ble_pack I_DUT.U_5.fpga_m_ret_5_RNIM1E3_LC_11_2_1 { I_DUT.U_5.fpga_m_ret_5_RNIM1E3 }
ble_pack I_DUT.U_4.fpga_m_2_ret_RNIIIGK_LC_11_2_4 { I_DUT.U_4.fpga_m_2_ret_RNIIIGK }
ble_pack I_DUT.U_5.MISO_0_i_LC_11_2_7 { I_DUT.U_5.MISO_0_i }
clb_pack LT_11_2 { I_DUT.U_5.fpga_m_ret_5_RNIM1E3_LC_11_2_1, I_DUT.U_4.fpga_m_2_ret_RNIIIGK_LC_11_2_4, I_DUT.U_5.MISO_0_i_LC_11_2_7 }
set_location LT_11_2 11 2
ble_pack I_DUT.U_5.fpga_m_ret_5_RNIN2E3_LC_11_3_3 { I_DUT.U_5.fpga_m_ret_5_RNIN2E3 }
clb_pack LT_11_3 { I_DUT.U_5.fpga_m_ret_5_RNIN2E3_LC_11_3_3 }
set_location LT_11_3 11 3
ble_pack I_DUT.U_13.MISO_OUT_er_LC_11_4_1 { I_DUT.U_13.MISO_OUT_er_THRU_LUT4_0, I_DUT.U_13.MISO_OUT_er }
clb_pack LT_11_4 { I_DUT.U_13.MISO_OUT_er_LC_11_4_1 }
set_location LT_11_4 11 4
ble_pack I_DUT.U_13.MISO_OUT_er_RNO_LC_11_6_5 { I_DUT.U_13.MISO_OUT_er_RNO }
clb_pack LT_11_6 { I_DUT.U_13.MISO_OUT_er_RNO_LC_11_6_5 }
set_location LT_11_6 11 6
ble_pack I_DUT.U_4.fpga_m_ret_6_RNIM2D7_LC_11_7_3 { I_DUT.U_4.fpga_m_ret_6_RNIM2D7 }
clb_pack LT_11_7 { I_DUT.U_4.fpga_m_ret_6_RNIM2D7_LC_11_7_3 }
set_location LT_11_7 11 7
ble_pack I_DUT.U_5.fpga_m_ret_4_RNIU7V2_LC_11_10_4 { I_DUT.U_5.fpga_m_ret_4_RNIU7V2 }
ble_pack I_DUT.U_5.fpga_m_ret_5_RNI22EC_LC_11_10_5 { I_DUT.U_5.fpga_m_ret_5_RNI22EC }
clb_pack LT_11_10 { I_DUT.U_5.fpga_m_ret_4_RNIU7V2_LC_11_10_4, I_DUT.U_5.fpga_m_ret_5_RNI22EC_LC_11_10_5 }
set_location LT_11_10 11 10
ble_pack I_DUT.U_2.count_cry_c_0_LC_11_11_0 { I_DUT.U_2.count_cry_c[0] }
ble_pack I_DUT.U_2.count_1_LC_11_11_1 { I_DUT.U_2.count_RNO[1], I_DUT.U_2.count[1], I_DUT.U_2.count_cry_c[1] }
ble_pack I_DUT.U_2.count_2_LC_11_11_2 { I_DUT.U_2.count_RNO[2], I_DUT.U_2.count[2], I_DUT.U_2.count_cry_c[2] }
ble_pack I_DUT.U_2.count_3_LC_11_11_3 { I_DUT.U_2.count_RNO[3], I_DUT.U_2.count[3], I_DUT.U_2.count_cry_c[3] }
ble_pack I_DUT.U_2.count_4_LC_11_11_4 { I_DUT.U_2.count_RNO[4], I_DUT.U_2.count[4] }
clb_pack LT_11_11 { I_DUT.U_2.count_cry_c_0_LC_11_11_0, I_DUT.U_2.count_1_LC_11_11_1, I_DUT.U_2.count_2_LC_11_11_2, I_DUT.U_2.count_3_LC_11_11_3, I_DUT.U_2.count_4_LC_11_11_4 }
set_location LT_11_11 11 11
ble_pack I_DUT.U_6.fram_clock_1_0_LC_11_12_3 { I_DUT.U_6.adc_clock_RNIALCJ_I_DUT.U_6.fram_clock_1_0_REP_LUT4_0, I_DUT.U_6.fram_clock_1[0] }
clb_pack LT_11_12 { I_DUT.U_6.fram_clock_1_0_LC_11_12_3 }
set_location LT_11_12 11 12
ble_pack I_DUT.U_12.stmClk_old_LC_11_13_0 { I_DUT.U_12.stmClk_old_THRU_LUT4_0, I_DUT.U_12.stmClk_old }
clb_pack LT_11_13 { I_DUT.U_12.stmClk_old_LC_11_13_0 }
set_location LT_11_13 11 13
ble_pack adc_sdo_3_LC_12_1_1 { adc_sdo_3_THRU_LUT4_0, adc_sdo[3] }
ble_pack I_DUT.U_4.fpga_m_1_ret_LC_12_1_6 { I_DUT.U_4.fpga_m_1_ret_RNO, I_DUT.U_4.fpga_m_1_ret }
ble_pack adc_sdo_2_LC_12_1_7 { adc_sdo_2_THRU_LUT4_0, adc_sdo[2] }
clb_pack LT_12_1 { adc_sdo_3_LC_12_1_1, I_DUT.U_4.fpga_m_1_ret_LC_12_1_6, adc_sdo_2_LC_12_1_7 }
set_location LT_12_1 12 1
ble_pack I_DUT.U_5.fpga_m_ret_4_RNIPT68_LC_12_2_2 { I_DUT.U_5.fpga_m_ret_4_RNIPT68 }
ble_pack I_DUT.U_5.fpga_m_ret_5_RNIL0E3_LC_12_2_5 { I_DUT.U_5.fpga_m_ret_5_RNIL0E3 }
ble_pack I_DUT.U_5.fpga_m_ret_4_RNIOS68_LC_12_2_6 { I_DUT.U_5.fpga_m_ret_4_RNIOS68 }
clb_pack LT_12_2 { I_DUT.U_5.fpga_m_ret_4_RNIPT68_LC_12_2_2, I_DUT.U_5.fpga_m_ret_5_RNIL0E3_LC_12_2_5, I_DUT.U_5.fpga_m_ret_4_RNIOS68_LC_12_2_6 }
set_location LT_12_2 12 2
ble_pack I_DUT.U_5.fpga_m_0_ret_4_RNIDV2F_LC_12_3_2 { I_DUT.U_5.fpga_m_0_ret_4_RNIDV2F }
ble_pack I_DUT.U_5.fpga_m_ret_4_RNIQU68_LC_12_3_6 { I_DUT.U_5.fpga_m_ret_4_RNIQU68 }
ble_pack I_DUT.U_5.fpga_m_0_ret_4_RNIE03F_LC_12_3_7 { I_DUT.U_5.fpga_m_0_ret_4_RNIE03F }
clb_pack LT_12_3 { I_DUT.U_5.fpga_m_0_ret_4_RNIDV2F_LC_12_3_2, I_DUT.U_5.fpga_m_ret_4_RNIQU68_LC_12_3_6, I_DUT.U_5.fpga_m_0_ret_4_RNIE03F_LC_12_3_7 }
set_location LT_12_3 12 3
ble_pack I_DUT.U_5.fpga_m_0_ret_4_RNICU2F_LC_12_4_1 { I_DUT.U_5.fpga_m_0_ret_4_RNICU2F }
ble_pack I_DUT.U_5.fpga_m_ret_5_RNIKVD3_LC_12_4_4 { I_DUT.U_5.fpga_m_ret_5_RNIKVD3 }
ble_pack I_DUT.U_5.fpga_m_ret_4_RNINR68_LC_12_4_5 { I_DUT.U_5.fpga_m_ret_4_RNINR68 }
ble_pack I_DUT.U_5.fpga_m_0_ret_4_RNIBT2F_LC_12_4_6 { I_DUT.U_5.fpga_m_0_ret_4_RNIBT2F }
clb_pack LT_12_4 { I_DUT.U_5.fpga_m_0_ret_4_RNICU2F_LC_12_4_1, I_DUT.U_5.fpga_m_ret_5_RNIKVD3_LC_12_4_4, I_DUT.U_5.fpga_m_ret_4_RNINR68_LC_12_4_5, I_DUT.U_5.fpga_m_0_ret_4_RNIBT2F_LC_12_4_6 }
set_location LT_12_4 12 4
ble_pack I_DUT.U_13.fpga_m_ret_1_LC_12_5_4 { I_DUT.U_13.sendAdd_un1_m_4_I_DUT.U_13.fpga_m_ret_1_REP_LUT4_0, I_DUT.U_13.fpga_m_ret_1 }
clb_pack LT_12_5 { I_DUT.U_13.fpga_m_ret_1_LC_12_5_4 }
set_location LT_12_5 12 5
ble_pack I_DUT.U_13.fpga_m_ret_1_RNIBAUJ_LC_12_6_0 { I_DUT.U_13.fpga_m_ret_1_RNIBAUJ }
clb_pack LT_12_6 { I_DUT.U_13.fpga_m_ret_1_RNIBAUJ_LC_12_6_0 }
set_location LT_12_6 12 6
ble_pack I_DUT.U_12.stmClk_old_rst_LC_12_12_4 { I_DUT.U_12.stmClk_old_rst_THRU_LUT4_0, I_DUT.U_12.stmClk_old_rst }
clb_pack LT_12_12 { I_DUT.U_12.stmClk_old_rst_LC_12_12_4 }
set_location LT_12_12 12 12
ble_pack I_DUT.U_12.stmClk_old_rst_RNO_LC_12_13_4 { I_DUT.U_12.stmClk_old_rst_RNO }
clb_pack LT_12_13 { I_DUT.U_12.stmClk_old_rst_RNO_LC_12_13_4 }
set_location LT_12_13 12 13
ble_pack I_DUT.U_6.count_go_RNIPCQ7_LC_12_14_3 { I_DUT.U_6.count_go_RNIPCQ7 }
clb_pack LT_12_14 { I_DUT.U_6.count_go_RNIPCQ7_LC_12_14_3 }
set_location LT_12_14 12 14
ble_pack I6.Q_LC_12_18_4 { I6.Q_THRU_LUT4_0, I6.Q }
clb_pack LT_12_18 { I6.Q_LC_12_18_4 }
set_location LT_12_18 12 18
ble_pack I6.Q_RNO_LC_12_19_0 { I6.Q_RNO }
ble_pack I6.Q_RNIUSS1_LC_12_19_1 { I6.Q_RNIUSS1 }
clb_pack LT_12_19 { I6.Q_RNO_LC_12_19_0, I6.Q_RNIUSS1_LC_12_19_1 }
set_location LT_12_19 12 19
ble_pack o_sclk_meas_obufLegalizeSB_DFF_LC_12_20_0 { o_sclk_meas_obufConstOneLUT4, o_sclk_meas_obufLegalizeSB_DFF }
ble_pack I_DUT.U_1.done_Counter_un3_go_0_I_57_c_RNIDACS_LC_12_20_3 { I_DUT.U_1.done_Counter.un3_go_0_I_57_c_RNIDACS }
clb_pack LT_12_20 { o_sclk_meas_obufLegalizeSB_DFF_LC_12_20_0, I_DUT.U_1.done_Counter_un3_go_0_I_57_c_RNIDACS_LC_12_20_3 }
set_location LT_12_20 12 20
ble_pack I_DUT.U_13.count_memory_0_LC_13_1_5 { I_DUT.U_13.count_memory_RNO[0], I_DUT.U_13.count_memory[0] }
ble_pack I_DUT.U_13.count_memory_1_LC_13_1_7 { I_DUT.U_13.count_memory_RNO[1], I_DUT.U_13.count_memory[1] }
clb_pack LT_13_1 { I_DUT.U_13.count_memory_0_LC_13_1_5, I_DUT.U_13.count_memory_1_LC_13_1_7 }
set_location LT_13_1 13 1
ble_pack I_DUT.U_1.Memory_0_LC_13_2_4 { I_DUT.U_1.Memory_0_THRU_LUT4_0, I_DUT.U_1.Memory[0] }
ble_pack I_DUT.U_1.Memory_1_LC_13_2_7 { I_DUT.U_1.Memory_1_THRU_LUT4_0, I_DUT.U_1.Memory[1] }
clb_pack LT_13_2 { I_DUT.U_1.Memory_0_LC_13_2_4, I_DUT.U_1.Memory_1_LC_13_2_7 }
set_location LT_13_2 13 2
ble_pack I_DUT.U_13.fpga_m_ret_3_LC_13_3_5 { I_DUT.U_13.fpga_m_ret_3_RNO, I_DUT.U_13.fpga_m_ret_3 }
clb_pack LT_13_3 { I_DUT.U_13.fpga_m_ret_3_LC_13_3_5 }
set_location LT_13_3 13 3
ble_pack I_DUT.U_5.fpga_m_0_ret_4_LC_13_10_4 { I_DUT.U_5.mux_adc_clock11_i_0_o3_0_I_DUT.U_5.fpga_m_0_ret_4_REP_LUT4_0, I_DUT.U_5.fpga_m_0_ret_4 }
clb_pack LT_13_10 { I_DUT.U_5.fpga_m_0_ret_4_LC_13_10_4 }
set_location LT_13_10 13 10
ble_pack I_DUT.U_5.fpga_m_0_ret_4_RNIJRRD_LC_13_12_3 { I_DUT.U_5.fpga_m_0_ret_4_RNIJRRD }
clb_pack LT_13_12 { I_DUT.U_5.fpga_m_0_ret_4_RNIJRRD_LC_13_12_3 }
set_location LT_13_12 13 12
ble_pack I_DUT.U_1.Memory_4_LC_14_1_2 { I_DUT.U_1.Memory_4_THRU_LUT4_0, I_DUT.U_1.Memory[4] }
ble_pack I_DUT.U_1.Memory_2_LC_14_1_3 { I_DUT.U_1.Memory_2_THRU_LUT4_0, I_DUT.U_1.Memory[2] }
clb_pack LT_14_1 { I_DUT.U_1.Memory_4_LC_14_1_2, I_DUT.U_1.Memory_2_LC_14_1_3 }
set_location LT_14_1 14 1
ble_pack I_DUT.U_1.count_memory_0_LC_14_2_0 { I_DUT.U_1.count_memory_RNO[0], I_DUT.U_1.count_memory[0], I_DUT.U_1.count_memory_cry_c[0] }
ble_pack I_DUT.U_1.count_memory_1_LC_14_2_1 { I_DUT.U_1.count_memory_RNO[1], I_DUT.U_1.count_memory[1], I_DUT.U_1.count_memory_cry_c[1] }
ble_pack I_DUT.U_1.count_memory_2_LC_14_2_2 { I_DUT.U_1.count_memory_RNO[2], I_DUT.U_1.count_memory[2], I_DUT.U_1.count_memory_cry_c[2] }
ble_pack I_DUT.U_1.count_memory_3_LC_14_2_3 { I_DUT.U_1.count_memory_RNO[3], I_DUT.U_1.count_memory[3], I_DUT.U_1.count_memory_cry_c[3] }
ble_pack I_DUT.U_1.count_memory_4_LC_14_2_4 { I_DUT.U_1.count_memory_RNO[4], I_DUT.U_1.count_memory[4], I_DUT.U_1.count_memory_cry_c[4] }
ble_pack I_DUT.U_1.count_memory_5_LC_14_2_5 { I_DUT.U_1.count_memory_RNO[5], I_DUT.U_1.count_memory[5], I_DUT.U_1.count_memory_cry_c[5] }
ble_pack I_DUT.U_1.count_memory_6_LC_14_2_6 { I_DUT.U_1.count_memory_RNO[6], I_DUT.U_1.count_memory[6], I_DUT.U_1.count_memory_cry_c[6] }
ble_pack I_DUT.U_1.count_memory_7_LC_14_2_7 { I_DUT.U_1.count_memory_RNO[7], I_DUT.U_1.count_memory[7], I_DUT.U_1.count_memory_cry_c[7] }
clb_pack LT_14_2 { I_DUT.U_1.count_memory_0_LC_14_2_0, I_DUT.U_1.count_memory_1_LC_14_2_1, I_DUT.U_1.count_memory_2_LC_14_2_2, I_DUT.U_1.count_memory_3_LC_14_2_3, I_DUT.U_1.count_memory_4_LC_14_2_4, I_DUT.U_1.count_memory_5_LC_14_2_5, I_DUT.U_1.count_memory_6_LC_14_2_6, I_DUT.U_1.count_memory_7_LC_14_2_7 }
set_location LT_14_2 14 2
ble_pack I_DUT.U_1.count_memory_8_LC_14_3_0 { I_DUT.U_1.count_memory_RNO[8], I_DUT.U_1.count_memory[8], I_DUT.U_1.count_memory_cry_c[8] }
ble_pack I_DUT.U_1.count_memory_9_LC_14_3_1 { I_DUT.U_1.count_memory_RNO[9], I_DUT.U_1.count_memory[9], I_DUT.U_1.count_memory_cry_c[9] }
ble_pack I_DUT.U_1.count_memory_10_LC_14_3_2 { I_DUT.U_1.count_memory_RNO[10], I_DUT.U_1.count_memory[10], I_DUT.U_1.count_memory_cry_c[10] }
ble_pack I_DUT.U_1.count_memory_11_LC_14_3_3 { I_DUT.U_1.count_memory_RNO[11], I_DUT.U_1.count_memory[11], I_DUT.U_1.count_memory_cry_c[11] }
ble_pack I_DUT.U_1.count_memory_12_LC_14_3_4 { I_DUT.U_1.count_memory_RNO[12], I_DUT.U_1.count_memory[12], I_DUT.U_1.count_memory_cry_c[12] }
ble_pack I_DUT.U_1.count_memory_13_LC_14_3_5 { I_DUT.U_1.count_memory_RNO[13], I_DUT.U_1.count_memory[13], I_DUT.U_1.count_memory_cry_c[13] }
ble_pack I_DUT.U_1.count_memory_14_LC_14_3_6 { I_DUT.U_1.count_memory_RNO[14], I_DUT.U_1.count_memory[14], I_DUT.U_1.count_memory_cry_c[14] }
ble_pack I_DUT.U_1.count_memory_15_LC_14_3_7 { I_DUT.U_1.count_memory_RNO[15], I_DUT.U_1.count_memory[15], I_DUT.U_1.count_memory_cry_c[15] }
clb_pack LT_14_3 { I_DUT.U_1.count_memory_8_LC_14_3_0, I_DUT.U_1.count_memory_9_LC_14_3_1, I_DUT.U_1.count_memory_10_LC_14_3_2, I_DUT.U_1.count_memory_11_LC_14_3_3, I_DUT.U_1.count_memory_12_LC_14_3_4, I_DUT.U_1.count_memory_13_LC_14_3_5, I_DUT.U_1.count_memory_14_LC_14_3_6, I_DUT.U_1.count_memory_15_LC_14_3_7 }
set_location LT_14_3 14 3
ble_pack I_DUT.U_1.count_memory_16_LC_14_4_0 { I_DUT.U_1.count_memory_RNO[16], I_DUT.U_1.count_memory[16], I_DUT.U_1.count_memory_cry_c[16] }
ble_pack I_DUT.U_1.count_memory_17_LC_14_4_1 { I_DUT.U_1.count_memory_RNO[17], I_DUT.U_1.count_memory[17], I_DUT.U_1.count_memory_cry_c[17] }
ble_pack I_DUT.U_1.count_memory_18_LC_14_4_2 { I_DUT.U_1.count_memory_RNO[18], I_DUT.U_1.count_memory[18] }
clb_pack LT_14_4 { I_DUT.U_1.count_memory_16_LC_14_4_0, I_DUT.U_1.count_memory_17_LC_14_4_1, I_DUT.U_1.count_memory_18_LC_14_4_2 }
set_location LT_14_4 14 4
ble_pack I_DUT.U_1.Memory_12_LC_14_5_1 { I_DUT.U_1.Memory_12_THRU_LUT4_0, I_DUT.U_1.Memory[12] }
ble_pack I_DUT.U_1.Memory_9_LC_14_5_3 { I_DUT.U_1.Memory_9_THRU_LUT4_0, I_DUT.U_1.Memory[9] }
ble_pack I_DUT.U_1.Memory_11_LC_14_5_5 { I_DUT.U_1.Memory_11_THRU_LUT4_0, I_DUT.U_1.Memory[11] }
ble_pack I_DUT.U_1.Memory_10_LC_14_5_6 { I_DUT.U_1.Memory_10_THRU_LUT4_0, I_DUT.U_1.Memory[10] }
clb_pack LT_14_5 { I_DUT.U_1.Memory_12_LC_14_5_1, I_DUT.U_1.Memory_9_LC_14_5_3, I_DUT.U_1.Memory_11_LC_14_5_5, I_DUT.U_1.Memory_10_LC_14_5_6 }
set_location LT_14_5 14 5
ble_pack I_DUT.U_13.count_memory_3_LC_15_1_0 { I_DUT.U_13.count_memory_RNO[3], I_DUT.U_13.count_memory[3] }
ble_pack I_DUT.U_13.count_memory_5_LC_15_1_2 { I_DUT.U_13.count_memory_RNO[5], I_DUT.U_13.count_memory[5] }
ble_pack I_DUT.U_13.count_memory_2_LC_15_1_3 { I_DUT.U_13.count_memory_RNO[2], I_DUT.U_13.count_memory[2] }
ble_pack I_DUT.U_13.count_memory_4_LC_15_1_6 { I_DUT.U_13.count_memory_RNO[4], I_DUT.U_13.count_memory[4] }
clb_pack LT_15_1 { I_DUT.U_13.count_memory_3_LC_15_1_0, I_DUT.U_13.count_memory_5_LC_15_1_2, I_DUT.U_13.count_memory_2_LC_15_1_3, I_DUT.U_13.count_memory_4_LC_15_1_6 }
set_location LT_15_1 15 1
ble_pack I_DUT.U_1.Memory_7_LC_15_2_2 { I_DUT.U_1.Memory_7_THRU_LUT4_0, I_DUT.U_1.Memory[7] }
ble_pack I_DUT.U_1.Memory_5_LC_15_2_5 { I_DUT.U_1.Memory_5_THRU_LUT4_0, I_DUT.U_1.Memory[5] }
ble_pack I_DUT.U_1.Memory_3_LC_15_2_7 { I_DUT.U_1.Memory_3_THRU_LUT4_0, I_DUT.U_1.Memory[3] }
clb_pack LT_15_2 { I_DUT.U_1.Memory_7_LC_15_2_2, I_DUT.U_1.Memory_5_LC_15_2_5, I_DUT.U_1.Memory_3_LC_15_2_7 }
set_location LT_15_2 15 2
ble_pack I_DUT.U_1.Memory_15_LC_15_3_0 { I_DUT.U_1.Memory_15_THRU_LUT4_0, I_DUT.U_1.Memory[15] }
ble_pack I_DUT.U_1.Memory_8_LC_15_3_1 { I_DUT.U_1.Memory_8_THRU_LUT4_0, I_DUT.U_1.Memory[8] }
ble_pack I_DUT.U_1.Memory_14_LC_15_3_2 { I_DUT.U_1.Memory_14_THRU_LUT4_0, I_DUT.U_1.Memory[14] }
ble_pack I_DUT.U_1.Memory_6_LC_15_3_4 { I_DUT.U_1.Memory_6_THRU_LUT4_0, I_DUT.U_1.Memory[6] }
ble_pack I_DUT.U_1.Memory_16_LC_15_3_5 { I_DUT.U_1.Memory_16_THRU_LUT4_0, I_DUT.U_1.Memory[16] }
ble_pack I_DUT.U_1.Memory_13_LC_15_3_7 { I_DUT.U_1.Memory_13_THRU_LUT4_0, I_DUT.U_1.Memory[13] }
clb_pack LT_15_3 { I_DUT.U_1.Memory_15_LC_15_3_0, I_DUT.U_1.Memory_8_LC_15_3_1, I_DUT.U_1.Memory_14_LC_15_3_2, I_DUT.U_1.Memory_6_LC_15_3_4, I_DUT.U_1.Memory_16_LC_15_3_5, I_DUT.U_1.Memory_13_LC_15_3_7 }
set_location LT_15_3 15 3
ble_pack I_DUT.U_13.count_memory_6_LC_15_4_0 { I_DUT.U_13.count_memory_RNO[6], I_DUT.U_13.count_memory[6] }
ble_pack I_DUT.U_13.count_memory_8_LC_15_4_2 { I_DUT.U_13.count_memory_RNO[8], I_DUT.U_13.count_memory[8] }
ble_pack I_DUT.U_13.count_memory_7_LC_15_4_7 { I_DUT.U_13.count_memory_RNO[7], I_DUT.U_13.count_memory[7] }
clb_pack LT_15_4 { I_DUT.U_13.count_memory_6_LC_15_4_0, I_DUT.U_13.count_memory_8_LC_15_4_2, I_DUT.U_13.count_memory_7_LC_15_4_7 }
set_location LT_15_4 15 4
ble_pack I_DUT.U_13.count_memory_11_LC_15_5_0 { I_DUT.U_13.count_memory_RNO[11], I_DUT.U_13.count_memory[11] }
ble_pack I_DUT.U_13.count_memory_9_LC_15_5_1 { I_DUT.U_13.count_memory_RNO[9], I_DUT.U_13.count_memory[9] }
ble_pack I_DUT.U_13.count_memory_10_LC_15_5_5 { I_DUT.U_13.count_memory_RNO[10], I_DUT.U_13.count_memory[10] }
ble_pack I_DUT.U_13.count_memory_12_LC_15_5_6 { I_DUT.U_13.count_memory_RNO[12], I_DUT.U_13.count_memory[12] }
clb_pack LT_15_5 { I_DUT.U_13.count_memory_11_LC_15_5_0, I_DUT.U_13.count_memory_9_LC_15_5_1, I_DUT.U_13.count_memory_10_LC_15_5_5, I_DUT.U_13.count_memory_12_LC_15_5_6 }
set_location LT_15_5 15 5
ble_pack adc_sdo_1_LC_16_1_0 { adc_sdo_1_THRU_LUT4_0, adc_sdo[1] }
clb_pack LT_16_1 { adc_sdo_1_LC_16_1_0 }
set_location LT_16_1 16 1
ble_pack I_DUT.U_13.count_memory_15_LC_16_3_0 { I_DUT.U_13.count_memory_RNO[15], I_DUT.U_13.count_memory[15] }
ble_pack I_DUT.U_13.count_memory_14_LC_16_3_1 { I_DUT.U_13.count_memory_RNO[14], I_DUT.U_13.count_memory[14] }
ble_pack I_DUT.U_13.count_memory_13_LC_16_3_2 { I_DUT.U_13.count_memory_RNO[13], I_DUT.U_13.count_memory[13] }
clb_pack LT_16_3 { I_DUT.U_13.count_memory_15_LC_16_3_0, I_DUT.U_13.count_memory_14_LC_16_3_1, I_DUT.U_13.count_memory_13_LC_16_3_2 }
set_location LT_16_3 16 3
ble_pack I_DUT.U_1.Memory_17_LC_16_4_2 { I_DUT.U_1.Memory_17_THRU_LUT4_0, I_DUT.U_1.Memory[17] }
ble_pack I_DUT.U_1.Memory_18_LC_16_4_5 { I_DUT.U_1.Memory_18_THRU_LUT4_0, I_DUT.U_1.Memory[18] }
clb_pack LT_16_4 { I_DUT.U_1.Memory_17_LC_16_4_2, I_DUT.U_1.Memory_18_LC_16_4_5 }
set_location LT_16_4 16 4
ble_pack o_adc_nsc_obufLegalizeSB_DFF_LC_16_20_0 { o_adc_nsc_obufConstOneLUT4, o_adc_nsc_obufLegalizeSB_DFF }
ble_pack o_adc_sclk_obufLegalizeSB_DFF_LC_16_20_1 { o_adc_sclk_obufConstOneLUT4, o_adc_sclk_obufLegalizeSB_DFF }
ble_pack o_meas_1mhz_obufLegalizeSB_DFF_LC_16_20_2 { o_meas_1mhz_obufConstOneLUT4, o_meas_1mhz_obufLegalizeSB_DFF }
clb_pack LT_16_20 { o_adc_nsc_obufLegalizeSB_DFF_LC_16_20_0, o_adc_sclk_obufLegalizeSB_DFF_LC_16_20_1, o_meas_1mhz_obufLegalizeSB_DFF_LC_16_20_2 }
set_location LT_16_20 16 20
ble_pack adc_sdo_0_LC_17_1_7 { adc_sdo_0_THRU_LUT4_0, adc_sdo[0] }
clb_pack LT_17_1 { adc_sdo_0_LC_17_1_7 }
set_location LT_17_1 17 1
ble_pack I_DUT.U_13.count_memory_16_LC_17_3_0 { I_DUT.U_13.count_memory_RNO[16], I_DUT.U_13.count_memory[16] }
clb_pack LT_17_3 { I_DUT.U_13.count_memory_16_LC_17_3_0 }
set_location LT_17_3 17 3
ble_pack I_DUT.U_13.count_memory_17_LC_17_4_3 { I_DUT.U_13.count_memory_RNO[17], I_DUT.U_13.count_memory[17] }
ble_pack I_DUT.U_13.count_memory_18_LC_17_4_5 { I_DUT.U_13.count_memory_RNO[18], I_DUT.U_13.count_memory[18] }
clb_pack LT_17_4 { I_DUT.U_13.count_memory_17_LC_17_4_3, I_DUT.U_13.count_memory_18_LC_17_4_5 }
set_location LT_17_4 17 4
ble_pack o_fram_sdi_obuf_0LegalizeSB_DFF_LC_18_1_0 { o_fram_sdi_obuf_0ConstOneLUT4, o_fram_sdi_obuf_0LegalizeSB_DFF }
ble_pack o_fram_sdi_obuf_1LegalizeSB_DFF_LC_18_1_1 { o_fram_sdi_obuf_1ConstOneLUT4, o_fram_sdi_obuf_1LegalizeSB_DFF }
ble_pack o_fram_sdi_obuf_2LegalizeSB_DFF_LC_18_1_2 { o_fram_sdi_obuf_2ConstOneLUT4, o_fram_sdi_obuf_2LegalizeSB_DFF }
ble_pack I_DUT.U_4.fpga_m_ret_RNI15M5_LC_18_1_3 { I_DUT.U_4.fpga_m_ret_RNI15M5 }
clb_pack LT_18_1 { o_fram_sdi_obuf_0LegalizeSB_DFF_LC_18_1_0, o_fram_sdi_obuf_1LegalizeSB_DFF_LC_18_1_1, o_fram_sdi_obuf_2LegalizeSB_DFF_LC_18_1_2, I_DUT.U_4.fpga_m_ret_RNI15M5_LC_18_1_3 }
set_location LT_18_1 18 1
ble_pack o_fram_sclk_obuf_0LegalizeSB_DFF_LC_18_20_0 { o_fram_sclk_obuf_0ConstOneLUT4, o_fram_sclk_obuf_0LegalizeSB_DFF }
ble_pack o_fram_sclk_obuf_1LegalizeSB_DFF_LC_18_20_1 { o_fram_sclk_obuf_1ConstOneLUT4, o_fram_sclk_obuf_1LegalizeSB_DFF }
ble_pack o_fram_sclk_obuf_2LegalizeSB_DFF_LC_18_20_2 { o_fram_sclk_obuf_2ConstOneLUT4, o_fram_sclk_obuf_2LegalizeSB_DFF }
ble_pack o_fram_sclk_obuf_3LegalizeSB_DFF_LC_18_20_3 { o_fram_sclk_obuf_3ConstOneLUT4, o_fram_sclk_obuf_3LegalizeSB_DFF }
clb_pack LT_18_20 { o_fram_sclk_obuf_0LegalizeSB_DFF_LC_18_20_0, o_fram_sclk_obuf_1LegalizeSB_DFF_LC_18_20_1, o_fram_sclk_obuf_2LegalizeSB_DFF_LC_18_20_2, o_fram_sclk_obuf_3LegalizeSB_DFF_LC_18_20_3 }
set_location LT_18_20 18 20
ble_pack I_DUT.U_4.fpga_m_ret_LC_20_1_4 { I_DUT.U_4.fpga_m_ret_RNO, I_DUT.U_4.fpga_m_ret }
clb_pack LT_20_1 { I_DUT.U_4.fpga_m_ret_LC_20_1_4 }
set_location LT_20_1 20 1
ble_pack o_fram_sdi_obuf_3LegalizeSB_DFF_LC_21_1_0 { o_fram_sdi_obuf_3ConstOneLUT4, o_fram_sdi_obuf_3LegalizeSB_DFF }
clb_pack LT_21_1 { o_fram_sdi_obuf_3LegalizeSB_DFF_LC_21_1_0 }
set_location LT_21_1 21 1
set_location I_DUT.U_1.done_RNILDRF_1 6 21
set_location I_DUT.U_1.done_Counter.un3_go_0_I_57_c_RNIDACS_2 13 21
set_location I6.Q_RNIUSS1_0 12 21
set_location I_DUT.U_1.done_Counter.un3_go_0_I_57_c_RNIDACS_1 19 0
set_location I_DUT.U_13.fpga_m_ret_1_RNIBAUJ_0 12 0
set_io o_fram_ncs[0] 48
set_io i_adc_sdo[2] 9
set_io o_fram_ncs[3] 4
set_io o_cal[1] 41
set_io o_acq_done 39
set_io i_fpga_m[1] 3
set_io o_meas_1mhz 32
set_io o_fram_ncs[2] 2
set_io o_cal[2] 40
set_io o_adc_nsc 31
set_io i_acq_pretrig 36
set_io o_fram_sdi[3] 18
set_io o_fram_sclk[0] 25
set_io iRST_rst_n 35
set_io o_fram_sdi[2] 13
set_io o_fram_sclk[1] 23
set_io i_fpga_sck 46
set_io i_fpga_mosi 44
set_io i_adc_sdo[1] 10
set_io o_fram_sdi[1] 21
set_io o_fram_sclk[2] 27
set_io o_adc_sclk 28
set_io i_fpga_m[2] 38
set_io i_adc_sdo[0] 11
set_io i_acq_trig 43
set_io o_sclk_meas 34
set_io o_fram_sdi[0] 12
set_io o_fram_sclk[3] 26
set_io o_fram_ncs[1] 45
set_io io_fpga_miso 47
set_io i_fpga_m[3] 42
set_io i_adc_sdo[3] 6
set_io iGCK_clk 37
set_io i_fpga_m[0] 19
