{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717769787660 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717769787663 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 07 17:16:27 2024 " "Processing started: Fri Jun 07 17:16:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717769787663 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717769787663 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DZ1_Quartus -c DZ1_Quartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off DZ1_Quartus -c DZ1_Quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717769787663 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717769788047 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717769788047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dz1_quartus_a.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dz1_quartus_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DZ1_Quartus_A " "Found entity 1: DZ1_Quartus_A" {  } { { "DZ1_Quartus_A.bdf" "" { Schematic "E:/3k-6s/CUIMP/DZ1/DZ1_Quartus/DZ1_Quartus_A.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717769792545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717769792545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dz1_quartus_b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dz1_quartus_b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DZ1_Quartus_B " "Found entity 1: DZ1_Quartus_B" {  } { { "DZ1_Quartus_B.bdf" "" { Schematic "E:/3k-6s/CUIMP/DZ1/DZ1_Quartus/DZ1_Quartus_B.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717769792546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717769792546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dz1_quartus_c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dz1_quartus_c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DZ1_Quartus_C " "Found entity 1: DZ1_Quartus_C" {  } { { "DZ1_Quartus_C.bdf" "" { Schematic "E:/3k-6s/CUIMP/DZ1/DZ1_Quartus/DZ1_Quartus_C.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717769792546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717769792546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dz1_quartus_d.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dz1_quartus_d.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DZ1_Quartus_D " "Found entity 1: DZ1_Quartus_D" {  } { { "DZ1_Quartus_D.bdf" "" { Schematic "E:/3k-6s/CUIMP/DZ1/DZ1_Quartus/DZ1_Quartus_D.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717769792547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717769792547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dz1_quartus_e.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dz1_quartus_e.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DZ1_Quartus_E " "Found entity 1: DZ1_Quartus_E" {  } { { "DZ1_Quartus_E.bdf" "" { Schematic "E:/3k-6s/CUIMP/DZ1/DZ1_Quartus/DZ1_Quartus_E.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717769792548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717769792548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dz1_quartus_f.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dz1_quartus_f.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DZ1_Quartus_F " "Found entity 1: DZ1_Quartus_F" {  } { { "DZ1_Quartus_F.bdf" "" { Schematic "E:/3k-6s/CUIMP/DZ1/DZ1_Quartus/DZ1_Quartus_F.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717769792548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717769792548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dz1_quartus_g.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dz1_quartus_g.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DZ1_Quartus_G " "Found entity 1: DZ1_Quartus_G" {  } { { "DZ1_Quartus_G.bdf" "" { Schematic "E:/3k-6s/CUIMP/DZ1/DZ1_Quartus/DZ1_Quartus_G.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717769792548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717769792548 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q q DZ1_Quartus_D-Trigger.v(3) " "Verilog HDL Declaration information at DZ1_Quartus_D-Trigger.v(3): object \"Q\" differs only in case from object \"q\" in the same scope" {  } { { "DZ1_Quartus_D-Trigger.v" "" { Text "E:/3k-6s/CUIMP/DZ1/DZ1_Quartus/DZ1_Quartus_D-Trigger.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717769792589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dz1_quartus_d-trigger.v 1 1 " "Found 1 design units, including 1 entities, in source file dz1_quartus_d-trigger.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_trig " "Found entity 1: D_trig" {  } { { "DZ1_Quartus_D-Trigger.v" "" { Text "E:/3k-6s/CUIMP/DZ1/DZ1_Quartus/DZ1_Quartus_D-Trigger.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717769792590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717769792590 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DZ1_Quartus_Counter.v(6) " "Verilog HDL information at DZ1_Quartus_Counter.v(6): always construct contains both blocking and non-blocking assignments" {  } { { "DZ1_Quartus_Counter.v" "" { Text "E:/3k-6s/CUIMP/DZ1/DZ1_Quartus/DZ1_Quartus_Counter.v" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1717769792594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dz1_quartus_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file dz1_quartus_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "DZ1_Quartus_Counter.v" "" { Text "E:/3k-6s/CUIMP/DZ1/DZ1_Quartus/DZ1_Quartus_Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717769792594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717769792594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dz1_quartus_encoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dz1_quartus_encoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DZ1_Quartus_encoder " "Found entity 1: DZ1_Quartus_encoder" {  } { { "DZ1_Quartus_encoder.bdf" "" { Schematic "E:/3k-6s/CUIMP/DZ1/DZ1_Quartus/DZ1_Quartus_encoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717769792594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717769792594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dz1_quartus_main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dz1_quartus_main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DZ1_Quartus_main " "Found entity 1: DZ1_Quartus_main" {  } { { "DZ1_Quartus_main.bdf" "" { Schematic "E:/3k-6s/CUIMP/DZ1/DZ1_Quartus/DZ1_Quartus_main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717769792606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717769792606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dz1_quartus_decoder_yx1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dz1_quartus_decoder_yx1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DZ1_Quartus_decoder_yx1 " "Found entity 1: DZ1_Quartus_decoder_yx1" {  } { { "DZ1_Quartus_decoder_yx1.bdf" "" { Schematic "E:/3k-6s/CUIMP/DZ1/DZ1_Quartus/DZ1_Quartus_decoder_yx1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717769792623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717769792623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dz1_quartus_decoder_yx2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dz1_quartus_decoder_yx2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DZ1_Quartus_decoder_yx2 " "Found entity 1: DZ1_Quartus_decoder_yx2" {  } { { "DZ1_Quartus_decoder_yx2.bdf" "" { Schematic "E:/3k-6s/CUIMP/DZ1/DZ1_Quartus/DZ1_Quartus_decoder_yx2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717769792627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717769792627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dz1_quartus_decoder_yx3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dz1_quartus_decoder_yx3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DZ1_Quartus_decoder_yx3 " "Found entity 1: DZ1_Quartus_decoder_yx3" {  } { { "DZ1_Quartus_decoder_yx3.bdf" "" { Schematic "E:/3k-6s/CUIMP/DZ1/DZ1_Quartus/DZ1_Quartus_decoder_yx3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717769792630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717769792630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dz1_quartus_decoder_main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dz1_quartus_decoder_main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DZ1_Quartus_decoder_main " "Found entity 1: DZ1_Quartus_decoder_main" {  } { { "DZ1_Quartus_decoder_main.bdf" "" { Schematic "E:/3k-6s/CUIMP/DZ1/DZ1_Quartus/DZ1_Quartus_decoder_main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717769792642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717769792642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_a-g.bdf 1 1 " "Found 1 design units, including 1 entities, in source file not_a-g.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NOT_A-G " "Found entity 1: NOT_A-G" {  } { { "NOT_A-G.bdf" "" { Schematic "E:/3k-6s/CUIMP/DZ1/DZ1_Quartus/NOT_A-G.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717769792653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717769792653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FD " "Found entity 1: FD" {  } { { "FD.bdf" "" { Schematic "E:/3k-6s/CUIMP/DZ1/DZ1_Quartus/FD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717769792657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717769792657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.bdf" "" { Schematic "E:/3k-6s/CUIMP/DZ1/DZ1_Quartus/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717769792661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717769792661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DC " "Found entity 1: DC" {  } { { "DC.bdf" "" { Schematic "E:/3k-6s/CUIMP/DZ1/DZ1_Quartus/DC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717769792665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717769792665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bcd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.bdf" "" { Schematic "E:/3k-6s/CUIMP/DZ1/DZ1_Quartus/BCD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717769792665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717769792665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dz1_quartus_dc_re_yx1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dz1_quartus_dc_re_yx1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DZ1_Quartus_DC_RE_yx1 " "Found entity 1: DZ1_Quartus_DC_RE_yx1" {  } { { "DZ1_Quartus_DC_RE_yx1.bdf" "" { Schematic "E:/3k-6s/CUIMP/DZ1/DZ1_Quartus/DZ1_Quartus_DC_RE_yx1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717769792669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717769792669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dz1_quartus_dc_re_yx2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dz1_quartus_dc_re_yx2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DZ1_Quartus_DC_RE_yx2 " "Found entity 1: DZ1_Quartus_DC_RE_yx2" {  } { { "DZ1_Quartus_DC_RE_yx2.bdf" "" { Schematic "E:/3k-6s/CUIMP/DZ1/DZ1_Quartus/DZ1_Quartus_DC_RE_yx2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717769792674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717769792674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dz1_quartus_dc_re_yx3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dz1_quartus_dc_re_yx3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DZ1_Quartus_DC_RE_yx3 " "Found entity 1: DZ1_Quartus_DC_RE_yx3" {  } { { "DZ1_Quartus_DC_RE_yx3.bdf" "" { Schematic "E:/3k-6s/CUIMP/DZ1/DZ1_Quartus/DZ1_Quartus_DC_RE_yx3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717769792677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717769792677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dc_reverse.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dc_reverse.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DC_Reverse " "Found entity 1: DC_Reverse" {  } { { "DC_Reverse.bdf" "" { Schematic "E:/3k-6s/CUIMP/DZ1/DZ1_Quartus/DC_Reverse.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717769792688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717769792688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dz1_quartus_decoder_yx0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dz1_quartus_decoder_yx0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DZ1_Quartus_decoder_yx0 " "Found entity 1: DZ1_Quartus_decoder_yx0" {  } { { "DZ1_Quartus_decoder_yx0.bdf" "" { Schematic "E:/3k-6s/CUIMP/DZ1/DZ1_Quartus/DZ1_Quartus_decoder_yx0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717769792692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717769792692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dz1_quartus_dc_re_yx0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dz1_quartus_dc_re_yx0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DZ1_Quartus_DC_RE_yx0 " "Found entity 1: DZ1_Quartus_DC_RE_yx0" {  } { { "DZ1_Quartus_DC_RE_yx0.bdf" "" { Schematic "E:/3k-6s/CUIMP/DZ1/DZ1_Quartus/DZ1_Quartus_DC_RE_yx0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717769792696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717769792696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_prom.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main_prom.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main_prom " "Found entity 1: main_prom" {  } { { "main_prom.bdf" "" { Schematic "E:/3k-6s/CUIMP/DZ1/DZ1_Quartus/main_prom.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717769792701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717769792701 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BCD " "Elaborating entity \"BCD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717769792766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DZ1_Quartus_A DZ1_Quartus_A:inst " "Elaborating entity \"DZ1_Quartus_A\" for hierarchy \"DZ1_Quartus_A:inst\"" {  } { { "BCD.bdf" "inst" { Schematic "E:/3k-6s/CUIMP/DZ1/DZ1_Quartus/BCD.bdf" { { 664 304 432 760 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717769792785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DZ1_Quartus_B DZ1_Quartus_B:inst1 " "Elaborating entity \"DZ1_Quartus_B\" for hierarchy \"DZ1_Quartus_B:inst1\"" {  } { { "BCD.bdf" "inst1" { Schematic "E:/3k-6s/CUIMP/DZ1/DZ1_Quartus/BCD.bdf" { { 664 432 560 760 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717769792798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DZ1_Quartus_C DZ1_Quartus_C:inst2 " "Elaborating entity \"DZ1_Quartus_C\" for hierarchy \"DZ1_Quartus_C:inst2\"" {  } { { "BCD.bdf" "inst2" { Schematic "E:/3k-6s/CUIMP/DZ1/DZ1_Quartus/BCD.bdf" { { 664 560 688 760 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717769792800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DZ1_Quartus_D DZ1_Quartus_D:inst3 " "Elaborating entity \"DZ1_Quartus_D\" for hierarchy \"DZ1_Quartus_D:inst3\"" {  } { { "BCD.bdf" "inst3" { Schematic "E:/3k-6s/CUIMP/DZ1/DZ1_Quartus/BCD.bdf" { { 664 688 816 760 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717769792802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DZ1_Quartus_E DZ1_Quartus_E:inst4 " "Elaborating entity \"DZ1_Quartus_E\" for hierarchy \"DZ1_Quartus_E:inst4\"" {  } { { "BCD.bdf" "inst4" { Schematic "E:/3k-6s/CUIMP/DZ1/DZ1_Quartus/BCD.bdf" { { 664 816 944 760 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717769792806 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NAND2 inst30 " "Block or symbol \"NAND2\" of instance \"inst30\" overlaps another block or symbol" {  } { { "DZ1_Quartus_E.bdf" "" { Schematic "E:/3k-6s/CUIMP/DZ1/DZ1_Quartus/DZ1_Quartus_E.bdf" { { 352 336 400 400 "inst30" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1717769792807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DZ1_Quartus_F DZ1_Quartus_F:inst5 " "Elaborating entity \"DZ1_Quartus_F\" for hierarchy \"DZ1_Quartus_F:inst5\"" {  } { { "BCD.bdf" "inst5" { Schematic "E:/3k-6s/CUIMP/DZ1/DZ1_Quartus/BCD.bdf" { { 664 944 1072 760 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717769792808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DZ1_Quartus_G DZ1_Quartus_G:inst6 " "Elaborating entity \"DZ1_Quartus_G\" for hierarchy \"DZ1_Quartus_G:inst6\"" {  } { { "BCD.bdf" "inst6" { Schematic "E:/3k-6s/CUIMP/DZ1/DZ1_Quartus/BCD.bdf" { { 664 1072 1200 760 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717769792812 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1717769793414 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/3k-6s/CUIMP/DZ1/DZ1_Quartus/output_files/DZ1_Quartus.map.smsg " "Generated suppressed messages file E:/3k-6s/CUIMP/DZ1/DZ1_Quartus/output_files/DZ1_Quartus.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717769793756 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717769794036 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717769794036 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717769794338 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717769794338 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717769794338 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717769794338 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717769794347 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 07 17:16:34 2024 " "Processing ended: Fri Jun 07 17:16:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717769794347 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717769794347 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717769794347 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717769794347 ""}
