arch	circuit	script_params	vpr_status	total_wirelength	total_runtime	num_clb	min_chan_width	crit_path_delay	
k4_n4_v7_bidir.xml	styr.blif	common	success	1998	33.69	67	13	-1	
k4_n4_v7_longline_bidir.xml	styr.blif	common	success	2532	35.03	67	18	-1	
k4_n4_v7_l1_bidir.xml	styr.blif	common	success	1696	46.41	67	11	-1	
k4_n4_v7_bidir_pass_gate.xml	styr.blif	common	success	2173	41.72	67	16	-1	
