ckid0_0:@|S:clk_i@|E:edge_cnt[2:0]@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0
