<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/bram_sum_0/inst/sum[31]"/>
        <net name="design_1_i/bram_sum_0/inst/sum[30]"/>
        <net name="design_1_i/bram_sum_0/inst/sum[29]"/>
        <net name="design_1_i/bram_sum_0/inst/sum[28]"/>
        <net name="design_1_i/bram_sum_0/inst/sum[27]"/>
        <net name="design_1_i/bram_sum_0/inst/sum[26]"/>
        <net name="design_1_i/bram_sum_0/inst/sum[25]"/>
        <net name="design_1_i/bram_sum_0/inst/sum[24]"/>
        <net name="design_1_i/bram_sum_0/inst/sum[23]"/>
        <net name="design_1_i/bram_sum_0/inst/sum[22]"/>
        <net name="design_1_i/bram_sum_0/inst/sum[21]"/>
        <net name="design_1_i/bram_sum_0/inst/sum[20]"/>
        <net name="design_1_i/bram_sum_0/inst/sum[19]"/>
        <net name="design_1_i/bram_sum_0/inst/sum[18]"/>
        <net name="design_1_i/bram_sum_0/inst/sum[17]"/>
        <net name="design_1_i/bram_sum_0/inst/sum[16]"/>
        <net name="design_1_i/bram_sum_0/inst/sum[15]"/>
        <net name="design_1_i/bram_sum_0/inst/sum[14]"/>
        <net name="design_1_i/bram_sum_0/inst/sum[13]"/>
        <net name="design_1_i/bram_sum_0/inst/sum[12]"/>
        <net name="design_1_i/bram_sum_0/inst/sum[11]"/>
        <net name="design_1_i/bram_sum_0/inst/sum[10]"/>
        <net name="design_1_i/bram_sum_0/inst/sum[9]"/>
        <net name="design_1_i/bram_sum_0/inst/sum[8]"/>
        <net name="design_1_i/bram_sum_0/inst/sum[7]"/>
        <net name="design_1_i/bram_sum_0/inst/sum[6]"/>
        <net name="design_1_i/bram_sum_0/inst/sum[5]"/>
        <net name="design_1_i/bram_sum_0/inst/sum[4]"/>
        <net name="design_1_i/bram_sum_0/inst/sum[3]"/>
        <net name="design_1_i/bram_sum_0/inst/sum[2]"/>
        <net name="design_1_i/bram_sum_0/inst/sum[1]"/>
        <net name="design_1_i/bram_sum_0/inst/sum[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="11"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/bram_sum_0/inst/addr[10]"/>
        <net name="design_1_i/bram_sum_0/inst/addr[9]"/>
        <net name="design_1_i/bram_sum_0/inst/addr[8]"/>
        <net name="design_1_i/bram_sum_0/inst/addr[7]"/>
        <net name="design_1_i/bram_sum_0/inst/addr[6]"/>
        <net name="design_1_i/bram_sum_0/inst/addr[5]"/>
        <net name="design_1_i/bram_sum_0/inst/addr[4]"/>
        <net name="design_1_i/bram_sum_0/inst/addr[3]"/>
        <net name="design_1_i/bram_sum_0/inst/addr[2]"/>
        <net name="design_1_i/bram_sum_0/inst/addr[1]"/>
        <net name="design_1_i/bram_sum_0/inst/addr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="11"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_addr[11]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/bram_sum_0/inst/data[31]"/>
        <net name="design_1_i/bram_sum_0/inst/data[30]"/>
        <net name="design_1_i/bram_sum_0/inst/data[29]"/>
        <net name="design_1_i/bram_sum_0/inst/data[28]"/>
        <net name="design_1_i/bram_sum_0/inst/data[27]"/>
        <net name="design_1_i/bram_sum_0/inst/data[26]"/>
        <net name="design_1_i/bram_sum_0/inst/data[25]"/>
        <net name="design_1_i/bram_sum_0/inst/data[24]"/>
        <net name="design_1_i/bram_sum_0/inst/data[23]"/>
        <net name="design_1_i/bram_sum_0/inst/data[22]"/>
        <net name="design_1_i/bram_sum_0/inst/data[21]"/>
        <net name="design_1_i/bram_sum_0/inst/data[20]"/>
        <net name="design_1_i/bram_sum_0/inst/data[19]"/>
        <net name="design_1_i/bram_sum_0/inst/data[18]"/>
        <net name="design_1_i/bram_sum_0/inst/data[17]"/>
        <net name="design_1_i/bram_sum_0/inst/data[16]"/>
        <net name="design_1_i/bram_sum_0/inst/data[15]"/>
        <net name="design_1_i/bram_sum_0/inst/data[14]"/>
        <net name="design_1_i/bram_sum_0/inst/data[13]"/>
        <net name="design_1_i/bram_sum_0/inst/data[12]"/>
        <net name="design_1_i/bram_sum_0/inst/data[11]"/>
        <net name="design_1_i/bram_sum_0/inst/data[10]"/>
        <net name="design_1_i/bram_sum_0/inst/data[9]"/>
        <net name="design_1_i/bram_sum_0/inst/data[8]"/>
        <net name="design_1_i/bram_sum_0/inst/data[7]"/>
        <net name="design_1_i/bram_sum_0/inst/data[6]"/>
        <net name="design_1_i/bram_sum_0/inst/data[5]"/>
        <net name="design_1_i/bram_sum_0/inst/data[4]"/>
        <net name="design_1_i/bram_sum_0/inst/data[3]"/>
        <net name="design_1_i/bram_sum_0/inst/data[2]"/>
        <net name="design_1_i/bram_sum_0/inst/data[1]"/>
        <net name="design_1_i/bram_sum_0/inst/data[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
