:=:=:=>DIFF_HIER
--------------------------;-- delta --;-- delta --;-- delta --
-- ------------- delta mode for file case-mixed.xls ------------- --;;;
--;;;
-- Generated;;;
--  by:  wig;;;
--  on:  Fri Apr  4 16:54:12 2003;;;
--  cmd: h:\work\mix\mix_0.pl ..\..\case.xls;;;
--  delta mode (comment/space/sort/remove): sort,remove;;;
--;;;
-- ------------------------------------------------- --;;;
-- ------------- CHANGES START HERE ------------- --;;;
--NR--;--CONT--;--NR--;--CONT--
--------------------------;;;
   ;NEW ;   ;OLD case-mixed.xls 
--------------------------;;;
3;# on: Fri Apr 4 16:54:12 2003 ;3;# on: Fri Apr 4 16:29:14 2003 
4;# cmd: h:\work\mix\mix_0.pl ..\..\case.xls ;4;# cmd: H:\work\mix\mix_0.pl -nodelta ..\..\case.xls 
--------------------------;;;
6; Default inst_a INST_AA Verilog INST_AA_e rtl INST_AA_e_rtl_conf conflict ;6; Default inst_A INST_AA Verilog INST_AA_e rtl INST_AA_e_rtl_conf conflict 
--------------------------;;;
8; Default inst_a inst_ac VHDL inst_ac_e rtl inst_ac_e_rtl_conf ;   ; 
--------------------------;;;
10; Default W_NO_PARENT W_NO_INST VHDL W_NO_ENTITY rtl W_NO_CONFIG ;9; Default W_NO_PARENT W_NO_INST VHDL W_NO_ENTITY rtl W_NO_CONFIG #WARNING: undef value somewhere 
   ; ;10; Default W_NO_PARENT W_NO_INST VHDL W_NO_ENTITY rtl W_NO_CONFIG #WARNING: undef value somewhere 
--------------------------;;;
:=:=:=>O_1_DIFF_HIER
--------------------------;-- delta --;-- delta --;-- delta --
-- ------------- delta mode for file case-mixed.xls ------------- --;;;
--;;;
-- Generated;;;
--  by:  wig;;;
--  on:  Fri Apr  4 16:50:52 2003;;;
--  cmd: h:\work\mix\mix_0.pl ..\..\case.xls;;;
--  delta mode (comment/space/sort/remove): sort,remove;;;
--;;;
-- ------------------------------------------------- --;;;
-- ------------- CHANGES START HERE ------------- --;;;
--NR--;--CONT--;--NR--;--CONT--
--------------------------;;;
   ;NEW ;;OLD case-mixed.xls 
--------------------------;;;
3;# on: Fri Apr 4 16:50:52 2003 ;;# on: Fri Apr 4 16:29:14 2003 
4;# cmd: h:\work\mix\mix_0.pl ..\..\case.xls ;;# cmd: H:\work\mix\mix_0.pl -nodelta ..\..\case.xls 
--------------------------;;;
6; Default inst_a INST_AA Verilog INST_AA_e rtl INST_AA_e_rtl_conf conflict ;; Default inst_A INST_AA Verilog INST_AA_e rtl INST_AA_e_rtl_conf conflict 
--------------------------;;;
9; Default W_NO_PARENT W_NO_INST VHDL W_NO_ENTITY rtl W_NO_CONFIG ;; Default W_NO_PARENT W_NO_INST VHDL W_NO_ENTITY rtl W_NO_CONFIG #WARNING: undef value somewhere 
10; Default W_NO_PARENT W_NO_INST VHDL W_NO_ENTITY rtl W_NO_CONFIG ;; Default W_NO_PARENT W_NO_INST VHDL W_NO_ENTITY rtl W_NO_CONFIG #WARNING: undef value somewhere 
--------------------------;;;
:=:=:=>HIER
::ign;::gen;::variants;::parent;::inst;::shortname;::lang;::entity;::arch;::use;::config;::comment
# Generated Intermediate Conn/Hier Data;;;;;;;;;;;
# by: wig;;;;;;;;;;;
# on: Fri Apr  4 16:29:14 2003;;;;;;;;;;;
# cmd: H:\work\mix\mix_0.pl -nodelta ..\..\case.xls;;;;;;;;;;;
;;Default;inst_t;inst_a;;VHDL;inst_a_e;rtl;;inst_a_e_rtl_conf;lc all
;;Default;inst_A;INST_AA;;Verilog;INST_AA_e;rtl;;INST_AA_e_rtl_conf;conflict
;;Default;inst_a;inst_ab;;VHDL;inst_ab_e;rtl;;inst_ab_e_rtl_conf;
;;Default;inst_t;inst_b;;VHDL;inst_b_e;rtl;;inst_b_e_rtl_conf;
;;Default;W_NO_PARENT;W_NO_INST;;VHDL;W_NO_ENTITY;rtl;;W_NO_CONFIG;#WARNING: undef value somewhere
;;Default;W_NO_PARENT;W_NO_INST;;VHDL;W_NO_ENTITY;rtl;;W_NO_CONFIG;#WARNING: undef value somewhere
;;Default;testbench;inst_t;;VHDL;inst_t_e;rtl;;inst_t_e_rtl_conf;TESTBENCH
;;Default;W_NO_PARENT;testbench;;VHDL;W_NO_ENTITY;rtl;;W_NO_CONFIG;
:=:=:=>O_1_HIER
::ign;::gen;::variants;::parent;::inst;::shortname;::lang;::entity;::arch;::use;::config;::comment
# Generated Intermediate Conn/Hier Data;;;;;;;;;;;
# by: wig;;;;;;;;;;;
# on: Fri Apr  4 16:28:04 2003;;;;;;;;;;;
# cmd: H:\work\mix\mix_0.pl -nodelta ..\..\case.xls;;;;;;;;;;;
;;Default;inst_t;inst_a;;VHDL;inst_a_e;rtl;;inst_a_e_rtl_conf;lc all
;;Default;inst_A;INST_AA;;Verilog;INST_AA_e;rtl;;INST_AA_e_rtl_conf;conflict
;;Default;inst_a;inst_ab;;VHDL;inst_ab_e;rtl;;inst_ab_e_rtl_conf;
;;Default;inst_t;inst_b;;VHDL;inst_b_e;rtl;;inst_b_e_rtl_conf;
;;Default;W_NO_PARENT;W_NO_INST;;VHDL;W_NO_ENTITY;rtl;;W_NO_CONFIG;#WARNING: undef value somewhere
;;Default;W_NO_PARENT;W_NO_INST;;VHDL;W_NO_ENTITY;rtl;;W_NO_CONFIG;#WARNING: undef value somewhere
;;Default;testbench;inst_t;;VHDL;inst_t_e;rtl;;inst_t_e_rtl_conf;TESTBENCH
;;Default;W_NO_PARENT;testbench;;VHDL;W_NO_ENTITY;rtl;;W_NO_CONFIG;
:=:=:=>O_2_HIER
::ign;::gen;::variants;::parent;::inst;::shortname;::lang;::entity;::arch;::use;::config;::comment
# Generated Intermediate Conn/Hier Data;;;;;;;;;;;
# by: wig;;;;;;;;;;;
# on: Fri Apr  4 15:47:15 2003;;;;;;;;;;;
# cmd: H:\work\mix\mix_0.pl -nodelta ..\..\case.xls;;;;;;;;;;;
;;Default;inst_t;inst_a;;VHDL;inst_a_e;rtl;;inst_a_e_rtl_conf;lc all
;;Default;inst_A;INST_AA;;Verilog;INST_AA_e;rtl;;INST_AA_e_rtl_conf;conflict
;;Default;inst_a;inst_ab;;VHDL;inst_ab_e;rtl;;inst_ab_e_rtl_conf;
;;Default;inst_t;inst_b;;VHDL;inst_b_e;rtl;;inst_b_e_rtl_conf;
;;Default;w_no_parent;W_NO_INST;;VHDL;W_NO_ENTITY;rtl;;W_NO_CONFIG;#WARNING: undef value somewhere
;;Default;W_NO_PARENT;W_NO_INST;;VHDL;W_NO_ENTITY;rtl;;W_NO_CONFIG;#WARNING: undef value somewhere
;;Default;testbench;inst_t;;VHDL;inst_t_e;rtl;;inst_t_e_rtl_conf;TESTBENCH
;;Default;W_NO_PARENT;testbench;;VHDL;W_NO_ENTITY;rtl;;W_NO_CONFIG;
;;Default;W_NO_PARENT;w_no_parent;;VHDL;W_NO_ENTITY;rtl;;W_NO_CONFIG;
:=:=:=>DIFF_CONN
--------------------------;-- delta --;-- delta --;-- delta --
-- ------------- delta mode for file case-mixed.xls ------------- --;;;
--;;;
-- Generated;;;
--  by:  wig;;;
--  on:  Fri Apr  4 16:54:12 2003;;;
--  cmd: h:\work\mix\mix_0.pl ..\..\case.xls;;;
--  delta mode (comment/space/sort/remove): sort,remove;;;
--;;;
-- ------------------------------------------------- --;;;
-- ------------- CHANGES START HERE ------------- --;;;
--NR--;--CONT--;--NR--;--CONT--
--------------------------;;;
  ;NEW ;;OLD case-mixed.xls 
--------------------------;;;
3;# on: Fri Apr 4 16:54:12 2003 ;;# on: Fri Apr 4 16:29:14 2003 
4;# cmd: h:\work\mix\mix_0.pl ..\..\case.xls ;;# cmd: H:\work\mix\mix_0.pl -nodelta ..\..\case.xls 
--------------------------;;;
:=:=:=>O_1_DIFF_CONN
--------------------------;-- delta --;-- delta --;-- delta --
-- ------------- delta mode for file case-mixed.xls ------------- --;;;
--;;;
-- Generated;;;
--  by:  wig;;;
--  on:  Fri Apr  4 16:50:52 2003;;;
--  cmd: h:\work\mix\mix_0.pl ..\..\case.xls;;;
--  delta mode (comment/space/sort/remove): sort,remove;;;
--;;;
-- ------------------------------------------------- --;;;
-- ------------- CHANGES START HERE ------------- --;;;
--NR--;--CONT--;--NR--;--CONT--
--------------------------;;;
  ;NEW ;;OLD case-mixed.xls 
--------------------------;;;
3;# on: Fri Apr 4 16:50:52 2003 ;;# on: Fri Apr 4 16:29:14 2003 
4;# cmd: h:\work\mix\mix_0.pl ..\..\case.xls ;;# cmd: H:\work\mix\mix_0.pl -nodelta ..\..\case.xls 
--------------------------;;;
:=:=:=>CONN
::ign;::gen;::bundle;::class;::clock;::type;::high;::low;::mode;::name;::shortname;::out;::in;::descr;::comment;::mdeout;::mdein;::result
# Generated Intermediate Conn/Hier Data;;;;;;;;;;;;;;;;;
# by: wig;;;;;;;;;;;;;;;;;
# on: Fri Apr  4 16:29:14 2003;;;;;;;;;;;;;;;;;
# cmd: H:\work\mix\mix_0.pl -nodelta ..\..\case.xls;;;;;;;;;;;;;;;;;
;;CASE1;CASE;clk;std_ulogic;;;;Case;;"inst_a/case_a_p, 
inst_aa/case_aa_p";"inst_b/case_b_p, 
inst_ab/case_ab_p";;;;;
:=:=:=>O_1_CONN
::ign;::gen;::bundle;::class;::clock;::type;::high;::low;::mode;::name;::shortname;::out;::in;::descr;::comment;::mdeout;::mdein;::result
# Generated Intermediate Conn/Hier Data;;;;;;;;;;;;;;;;;
# by: wig;;;;;;;;;;;;;;;;;
# on: Fri Apr  4 16:28:04 2003;;;;;;;;;;;;;;;;;
# cmd: H:\work\mix\mix_0.pl -nodelta ..\..\case.xls;;;;;;;;;;;;;;;;;
;;CASE1;CASE;clk;std_ulogic;;;;Case;;"inst_a/case_a_p, 
inst_aa/case_aa_p";"inst_b/case_b_p, 
inst_ab/case_ab_p";;;;;
:=:=:=>O_2_CONN
::ign;::gen;::bundle;::class;::clock;::type;::high;::low;::mode;::name;::shortname;::out;::in;::descr;::comment;::mdeout;::mdein;::result
# Generated Intermediate Conn/Hier Data;;;;;;;;;;;;;;;;;
# by: wig;;;;;;;;;;;;;;;;;
# on: Fri Apr  4 15:47:15 2003;;;;;;;;;;;;;;;;;
# cmd: H:\work\mix\mix_0.pl -nodelta ..\..\case.xls;;;;;;;;;;;;;;;;;
;;CASE1;CASE;clk;std_ulogic;;;;Case;;"inst_a/case_a_p, 
inst_aa/case_aa_p";"inst_b/case_b_p, 
inst_ab/case_ab_p";;;;;
:=:=:=>Tabelle1

:=:=:=>Tabelle2

:=:=:=>Tabelle3

