#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000273b5c0 .scope module, "ics_tb" "ics_tb" 2 2;
 .timescale -9 -9;
P_00000000027443d0 .param/l "BYPASS" 1 2 10, C4<1111>;
P_0000000002744408 .param/l "CLAMP" 1 2 15, C4<0101>;
P_0000000002744440 .param/l "EXTEST" 1 2 12, C4<0010>;
P_0000000002744478 .param/l "HIGHZ" 1 2 18, C4<1001>;
P_00000000027444b0 .param/l "IDCODE" 1 2 16, C4<0111>;
P_00000000027444e8 .param/l "INTEST" 1 2 13, C4<0011>;
P_0000000002744520 .param/l "RUNBIST" 1 2 14, C4<0100>;
P_0000000002744558 .param/l "SAMPLE" 1 2 11, C4<0001>;
P_0000000002744590 .param/l "USERCODE" 1 2 17, C4<1000>;
v00000000027e0f50_0 .var "TCK", 0 0;
v00000000027e1630_0 .var "TDI", 0 0;
v00000000027e1e50_0 .net "TDO", 0 0, v0000000002bd22e0_0;  1 drivers
v00000000027e1950_0 .var "TMS", 0 0;
v00000000027e1c70_0 .var "TRST", 0 0;
S_00000000027445d0 .scope task, "command" "command" 2 39, 2 39 0, S_000000000273b5c0;
 .timescale -9 -9;
v00000000027bc9c0_0 .var "cmd", 3 0;
E_00000000027b5e60 .event negedge, v00000000027bba20_0;
TD_ics_tb.command ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027e1950_0, 0, 1;
    %wait E_00000000027b5e60;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027e1950_0, 0, 1;
    %wait E_00000000027b5e60;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027e1950_0, 0, 1;
    %wait E_00000000027b5e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027e1950_0, 0, 1;
    %wait E_00000000027b5e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027e1950_0, 0, 1;
    %wait E_00000000027b5e60;
    %load/vec4 v00000000027bc9c0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v00000000027e1630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027e1950_0, 0, 1;
    %wait E_00000000027b5e60;
    %load/vec4 v00000000027bc9c0_0;
    %parti/s 1, 1, 2;
    %store/vec4 v00000000027e1630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027e1950_0, 0, 1;
    %wait E_00000000027b5e60;
    %load/vec4 v00000000027bc9c0_0;
    %parti/s 1, 2, 3;
    %store/vec4 v00000000027e1630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027e1950_0, 0, 1;
    %wait E_00000000027b5e60;
    %load/vec4 v00000000027bc9c0_0;
    %parti/s 1, 3, 3;
    %store/vec4 v00000000027e1630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027e1950_0, 0, 1;
    %wait E_00000000027b5e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027e1630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027e1950_0, 0, 1;
    %wait E_00000000027b5e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027e1950_0, 0, 1;
    %wait E_00000000027b5e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027e1950_0, 0, 1;
    %wait E_00000000027b5e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027e1950_0, 0, 1;
    %wait E_00000000027b5e60;
    %end;
S_000000000275e4c0 .scope task, "data" "data" 2 60, 2 60 0, S_000000000273b5c0;
 .timescale -9 -9;
v00000000027bc100_0 .var "data", 7 0;
TD_ics_tb.data ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027e1950_0, 0, 1;
    %wait E_00000000027b5e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027e1950_0, 0, 1;
    %wait E_00000000027b5e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027e1950_0, 0, 1;
    %wait E_00000000027b5e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027e1630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027e1950_0, 0, 1;
    %wait E_00000000027b5e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027e1630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027e1950_0, 0, 1;
    %wait E_00000000027b5e60;
    %load/vec4 v00000000027bc100_0;
    %parti/s 1, 0, 2;
    %store/vec4 v00000000027e1630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027e1950_0, 0, 1;
    %wait E_00000000027b5e60;
    %load/vec4 v00000000027bc100_0;
    %parti/s 1, 1, 2;
    %store/vec4 v00000000027e1630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027e1950_0, 0, 1;
    %wait E_00000000027b5e60;
    %load/vec4 v00000000027bc100_0;
    %parti/s 1, 2, 3;
    %store/vec4 v00000000027e1630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027e1950_0, 0, 1;
    %wait E_00000000027b5e60;
    %load/vec4 v00000000027bc100_0;
    %parti/s 1, 3, 3;
    %store/vec4 v00000000027e1630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027e1950_0, 0, 1;
    %wait E_00000000027b5e60;
    %load/vec4 v00000000027bc100_0;
    %parti/s 1, 4, 4;
    %store/vec4 v00000000027e1630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027e1950_0, 0, 1;
    %wait E_00000000027b5e60;
    %load/vec4 v00000000027bc100_0;
    %parti/s 1, 5, 4;
    %store/vec4 v00000000027e1630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027e1950_0, 0, 1;
    %wait E_00000000027b5e60;
    %load/vec4 v00000000027bc100_0;
    %parti/s 1, 6, 4;
    %store/vec4 v00000000027e1630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027e1950_0, 0, 1;
    %wait E_00000000027b5e60;
    %load/vec4 v00000000027bc100_0;
    %parti/s 1, 7, 4;
    %store/vec4 v00000000027e1630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027e1950_0, 0, 1;
    %wait E_00000000027b5e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027e1630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027e1950_0, 0, 1;
    %wait E_00000000027b5e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027e1630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027e1950_0, 0, 1;
    %wait E_00000000027b5e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027e1630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027e1950_0, 0, 1;
    %wait E_00000000027b5e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027e1630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027e1950_0, 0, 1;
    %wait E_00000000027b5e60;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027e1950_0, 0, 1;
    %wait E_00000000027b5e60;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027e1950_0, 0, 1;
    %wait E_00000000027b5e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027e1950_0, 0, 1;
    %wait E_00000000027b5e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027e1950_0, 0, 1;
    %wait E_00000000027b5e60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027e1950_0, 0, 1;
    %wait E_00000000027b5e60;
    %end;
S_000000000275e640 .scope module, "ics_sample" "ics" 2 20, 3 21 0, S_000000000273b5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "TMS"
    .port_info 1 /INPUT 1 "TCK"
    .port_info 2 /INPUT 1 "TDI"
    .port_info 3 /OUTPUT 1 "TDO"
    .port_info 4 /OUTPUT 1 "TMS_LA"
    .port_info 5 /OUTPUT 1 "TCK_LA"
    .port_info 6 /OUTPUT 1 "TDI_LA"
    .port_info 7 /OUTPUT 1 "TDO_LA"
    .port_info 8 /OUTPUT 4 "state"
    .port_info 9 /OUTPUT 8 "LEDs"
    .port_info 10 /INPUT 4 "TUMBLERS"
P_0000000002765520 .param/l "BYPASS" 1 3 178, C4<1111>;
P_0000000002765558 .param/l "EXTEST" 1 3 180, C4<0010>;
P_0000000002765590 .param/l "IDCODE" 1 3 177, C4<0111>;
P_00000000027655c8 .param/l "INTEST" 1 3 181, C4<0011>;
P_0000000002765600 .param/l "SAMPLE" 1 3 179, C4<0001>;
P_0000000002765638 .param/l "USERCODE" 1 3 182, C4<1000>;
L_0000000002783240 .functor BUFZ 1, v00000000027e1950_0, C4<0>, C4<0>, C4<0>;
L_00000000027838d0 .functor BUFZ 1, v00000000027e0f50_0, C4<0>, C4<0>, C4<0>;
L_00000000027831d0 .functor BUFZ 1, v00000000027e1630_0, C4<0>, C4<0>, C4<0>;
L_0000000002782d70 .functor BUFZ 1, v0000000002bd22e0_0, C4<0>, C4<0>, C4<0>;
v000000000279ecd0_0 .net "BSR", 9 0, v0000000002786600_0;  1 drivers
v000000000279ed70_0 .net "BSR_TDO", 0 0, v0000000002785e80_0;  1 drivers
v000000000279f3b0_0 .net "BYPASS_SELECT", 0 0, v00000000027853e0_0;  1 drivers
v000000000279f630_0 .net "BYPASS_TDO", 0 0, v00000000027bcd80_0;  1 drivers
v00000000027a05d0_0 .net "CAPTUREDR", 0 0, v0000000002785700_0;  1 drivers
v0000000002785a20_0 .net "CAPTUREIR", 0 0, v0000000002785840_0;  1 drivers
v0000000002bd3140_0 .net "CORE_LOGIC", 3 0, L_00000000027e1bd0;  1 drivers
v0000000002bd36e0_0 .var "EXTEST_IO", 3 0;
v0000000002bd3000_0 .net "EXTEST_SELECT", 0 0, v0000000002785340_0;  1 drivers
v0000000002bd2420_0 .net "IDCODE_SELECT", 0 0, v0000000002785ca0_0;  1 drivers
v0000000002bd29c0_0 .net "ID_REG_TDO", 0 0, v0000000002786380_0;  1 drivers
v0000000002bd3500_0 .net "INSTR_TDO", 0 0, v00000000027bcb00_0;  1 drivers
v0000000002bd2560_0 .var "INTEST_CL", 3 0;
v0000000002bd27e0_0 .net "INTEST_SELECT", 0 0, v00000000027855c0_0;  1 drivers
v0000000002bd3820_0 .net "LATCH_JTAG_IR", 3 0, v00000000027bc6a0_0;  1 drivers
v0000000002bd2f60_0 .net "LEDs", 7 0, L_00000000027e52d0;  1 drivers
v0000000002bd3320_0 .net "SAMPLE_SELECT", 0 0, v0000000002785d40_0;  1 drivers
v0000000002bd2a60_0 .net "SHIFTDR", 0 0, v00000000027858e0_0;  1 drivers
v0000000002bd2b00_0 .net "SHIFTIR", 0 0, v0000000002784d00_0;  1 drivers
v0000000002bd3780_0 .net "TCK", 0 0, v00000000027e0f50_0;  1 drivers
v0000000002bd24c0_0 .net "TCK_LA", 0 0, L_00000000027838d0;  1 drivers
v0000000002bd2600_0 .net "TDI", 0 0, v00000000027e1630_0;  1 drivers
v0000000002bd2380_0 .net "TDI_LA", 0 0, L_00000000027831d0;  1 drivers
v0000000002bd22e0_0 .var "TDO", 0 0;
v0000000002bd35a0_0 .net "TDO_LA", 0 0, L_0000000002782d70;  1 drivers
v0000000002bd2060_0 .net "TLR", 0 0, v00000000027866a0_0;  1 drivers
v0000000002bd38c0_0 .net "TMS", 0 0, v00000000027e1950_0;  1 drivers
v0000000002bd3a00_0 .net "TMS_LA", 0 0, L_0000000002783240;  1 drivers
o0000000002b90ef8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000002bd3f00_0 .net "TUMBLERS", 3 0, o0000000002b90ef8;  0 drivers
v0000000002bd2740_0 .net "UPDATEDR", 0 0, v00000000027864c0_0;  1 drivers
v0000000002bd3960_0 .net "UPDATEIR", 0 0, v0000000002785980_0;  1 drivers
v0000000002bd3aa0_0 .net "UR_OUT", 7 0, L_0000000002783710;  1 drivers
v0000000002bd3dc0_0 .net "USERCODE_SELECT", 0 0, v0000000002786a60_0;  1 drivers
v0000000002bd33c0_0 .net *"_s100", 0 0, L_00000000027e3930;  1 drivers
v0000000002bd3b40_0 .net *"_s101", 0 0, L_00000000027e3b10;  1 drivers
v0000000002bd3be0_0 .net *"_s103", 0 0, L_00000000027e4ab0;  1 drivers
v0000000002bd26a0_0 .net *"_s11", 0 0, L_00000000027e0af0;  1 drivers
v0000000002bd2ba0_0 .net *"_s13", 0 0, L_00000000027e0910;  1 drivers
v0000000002bd2880_0 .net *"_s15", 0 0, L_00000000027e1f90;  1 drivers
v0000000002bd31e0_0 .net *"_s16", 0 0, L_00000000027e2170;  1 drivers
v0000000002bd3c80_0 .net *"_s18", 0 0, L_00000000027e2210;  1 drivers
v0000000002bd3460_0 .net *"_s23", 0 0, L_00000000027e0ff0;  1 drivers
v0000000002bd3d20_0 .net *"_s25", 0 0, L_00000000027e0550;  1 drivers
v0000000002bd2920_0 .net *"_s27", 0 0, L_00000000027e1090;  1 drivers
v0000000002bd3640_0 .net *"_s28", 0 0, L_00000000027e11d0;  1 drivers
v0000000002bd30a0_0 .net *"_s30", 0 0, L_00000000027e1130;  1 drivers
v0000000002bd2ec0_0 .net *"_s35", 0 0, L_00000000027e1310;  1 drivers
v0000000002bd2d80_0 .net *"_s37", 0 0, L_00000000027e22b0;  1 drivers
v0000000002bd2c40_0 .net *"_s39", 0 0, L_00000000027e05f0;  1 drivers
v0000000002bd21a0_0 .net *"_s40", 0 0, L_00000000027e0b90;  1 drivers
v0000000002bd2ce0_0 .net *"_s42", 0 0, L_00000000027e0730;  1 drivers
v0000000002bd2e20_0 .net *"_s47", 0 0, L_00000000027e0c30;  1 drivers
v0000000002bd3280_0 .net *"_s49", 0 0, L_00000000027e1270;  1 drivers
v0000000002bd2240_0 .net *"_s51", 0 0, L_00000000027e0cd0;  1 drivers
v0000000002bd2100_0 .net *"_s52", 0 0, L_00000000027e3d90;  1 drivers
v0000000002bd3e60_0 .net *"_s54", 0 0, L_00000000027e4fb0;  1 drivers
v00000000027e13b0_0 .net *"_s59", 0 0, L_00000000027e3e30;  1 drivers
v00000000027e1810_0 .net *"_s61", 0 0, L_00000000027e4290;  1 drivers
v00000000027e16d0_0 .net *"_s63", 0 0, L_00000000027e3bb0;  1 drivers
v00000000027e1590_0 .net *"_s64", 0 0, L_00000000027e43d0;  1 drivers
v00000000027e07d0_0 .net *"_s66", 0 0, L_00000000027e4bf0;  1 drivers
v00000000027e18b0_0 .net *"_s71", 0 0, L_00000000027e50f0;  1 drivers
v00000000027e2030_0 .net *"_s73", 0 0, L_00000000027e37f0;  1 drivers
v00000000027e0a50_0 .net *"_s75", 0 0, L_00000000027e4470;  1 drivers
v00000000027e1770_0 .net *"_s76", 0 0, L_00000000027e4a10;  1 drivers
v00000000027e0410_0 .net *"_s78", 0 0, L_00000000027e3a70;  1 drivers
v00000000027e14f0_0 .net *"_s83", 0 0, L_00000000027e4970;  1 drivers
v00000000027e1ef0_0 .net *"_s85", 0 0, L_00000000027e5190;  1 drivers
v00000000027e0e10_0 .net *"_s87", 0 0, L_00000000027e4510;  1 drivers
v00000000027e0eb0_0 .net *"_s88", 0 0, L_00000000027e5230;  1 drivers
v00000000027e04b0_0 .net *"_s90", 0 0, L_00000000027e4650;  1 drivers
v00000000027e20d0_0 .net *"_s96", 0 0, L_00000000027e3cf0;  1 drivers
v00000000027e1450_0 .net *"_s98", 0 0, L_00000000027e4830;  1 drivers
v00000000027e0d70_0 .net "state", 3 0, L_00000000027832b0;  1 drivers
L_00000000027e0af0 .part v0000000002bd2560_0, 0, 1;
L_00000000027e0910 .part v0000000002bd36e0_0, 0, 1;
L_00000000027e1f90 .part o0000000002b90ef8, 0, 1;
L_00000000027e2170 .functor MUXZ 1, L_00000000027e1f90, L_00000000027e0910, v0000000002785d40_0, C4<>;
L_00000000027e2210 .functor MUXZ 1, L_00000000027e2170, L_00000000027e0af0, v00000000027855c0_0, C4<>;
L_00000000027e0ff0 .part v0000000002bd2560_0, 1, 1;
L_00000000027e0550 .part v0000000002bd36e0_0, 1, 1;
L_00000000027e1090 .part o0000000002b90ef8, 1, 1;
L_00000000027e11d0 .functor MUXZ 1, L_00000000027e1090, L_00000000027e0550, v0000000002785d40_0, C4<>;
L_00000000027e1130 .functor MUXZ 1, L_00000000027e11d0, L_00000000027e0ff0, v00000000027855c0_0, C4<>;
L_00000000027e1310 .part v0000000002bd2560_0, 2, 1;
L_00000000027e22b0 .part v0000000002bd36e0_0, 2, 1;
L_00000000027e05f0 .part o0000000002b90ef8, 2, 1;
L_00000000027e0b90 .functor MUXZ 1, L_00000000027e05f0, L_00000000027e22b0, v0000000002785d40_0, C4<>;
L_00000000027e0730 .functor MUXZ 1, L_00000000027e0b90, L_00000000027e1310, v00000000027855c0_0, C4<>;
L_00000000027e0c30 .part v0000000002bd2560_0, 3, 1;
L_00000000027e1270 .part v0000000002bd36e0_0, 3, 1;
L_00000000027e0cd0 .part o0000000002b90ef8, 3, 1;
L_00000000027e3d90 .functor MUXZ 1, L_00000000027e0cd0, L_00000000027e1270, v0000000002785d40_0, C4<>;
L_00000000027e4fb0 .functor MUXZ 1, L_00000000027e3d90, L_00000000027e0c30, v00000000027855c0_0, C4<>;
L_00000000027e3e30 .part L_00000000027e1bd0, 0, 1;
L_00000000027e4290 .part v0000000002bd2560_0, 0, 1;
L_00000000027e3bb0 .part v0000000002bd36e0_0, 0, 1;
L_00000000027e43d0 .functor MUXZ 1, L_00000000027e3bb0, L_00000000027e4290, v0000000002785d40_0, C4<>;
L_00000000027e4bf0 .functor MUXZ 1, L_00000000027e43d0, L_00000000027e3e30, v00000000027855c0_0, C4<>;
L_00000000027e50f0 .part L_00000000027e1bd0, 1, 1;
L_00000000027e37f0 .part v0000000002bd2560_0, 1, 1;
L_00000000027e4470 .part v0000000002bd36e0_0, 1, 1;
L_00000000027e4a10 .functor MUXZ 1, L_00000000027e4470, L_00000000027e37f0, v0000000002785d40_0, C4<>;
L_00000000027e3a70 .functor MUXZ 1, L_00000000027e4a10, L_00000000027e50f0, v00000000027855c0_0, C4<>;
L_00000000027e4970 .part L_00000000027e1bd0, 2, 1;
L_00000000027e5190 .part v0000000002bd2560_0, 2, 1;
L_00000000027e4510 .part v0000000002bd36e0_0, 2, 1;
L_00000000027e5230 .functor MUXZ 1, L_00000000027e4510, L_00000000027e5190, v0000000002785d40_0, C4<>;
L_00000000027e4650 .functor MUXZ 1, L_00000000027e5230, L_00000000027e4970, v00000000027855c0_0, C4<>;
LS_00000000027e52d0_0_0 .concat8 [ 1 1 1 1], L_00000000027e2210, L_00000000027e1130, L_00000000027e0730, L_00000000027e4fb0;
LS_00000000027e52d0_0_4 .concat8 [ 1 1 1 1], L_00000000027e4bf0, L_00000000027e3a70, L_00000000027e4650, L_00000000027e4ab0;
L_00000000027e52d0 .concat8 [ 4 4 0 0], LS_00000000027e52d0_0_0, LS_00000000027e52d0_0_4;
L_00000000027e3cf0 .part L_00000000027e1bd0, 3, 1;
L_00000000027e4830 .part v0000000002bd2560_0, 3, 1;
L_00000000027e3930 .part v0000000002bd36e0_0, 3, 1;
L_00000000027e3b10 .functor MUXZ 1, L_00000000027e3930, L_00000000027e4830, v0000000002785d40_0, C4<>;
L_00000000027e4ab0 .functor MUXZ 1, L_00000000027e3b10, L_00000000027e3cf0, v00000000027855c0_0, C4<>;
S_0000000002765680 .scope module, "bypass_tar" "bypass" 3 149, 4 1 0, S_000000000275e640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "TCK"
    .port_info 1 /INPUT 1 "TDI"
    .port_info 2 /INPUT 1 "SHIFTDR"
    .port_info 3 /OUTPUT 1 "BYPASS_TDO"
v00000000027bcce0_0 .var "BYPASS", 0 0;
v00000000027bcd80_0 .var "BYPASS_TDO", 0 0;
v00000000027bcf60_0 .net "SHIFTDR", 0 0, v00000000027858e0_0;  alias, 1 drivers
v00000000027bba20_0 .net "TCK", 0 0, v00000000027e0f50_0;  alias, 1 drivers
v00000000027bc4c0_0 .net "TDI", 0 0, v00000000027e1630_0;  alias, 1 drivers
E_00000000027b6720 .event posedge, v00000000027bba20_0;
S_0000000002771f50 .scope module, "core_logic_inst" "core_logic" 3 157, 5 1 0, S_000000000275e640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "TCK"
    .port_info 1 /INPUT 4 "data_in"
    .port_info 2 /OUTPUT 4 "data_out"
L_0000000002782fa0 .functor AND 1, L_00000000027e0870, L_00000000027e19f0, C4<1>, C4<1>;
L_0000000002783320 .functor OR 1, L_00000000027e0690, L_00000000027e1a90, C4<0>, C4<0>;
L_0000000002783780 .functor AND 1, L_00000000027e1b30, L_00000000027e09b0, C4<1>, C4<1>;
L_0000000002783400 .functor OR 1, L_00000000027e1d10, L_00000000027e1db0, C4<0>, C4<0>;
v00000000027bbb60_0 .net "TCK", 0 0, v00000000027e0f50_0;  alias, 1 drivers
v00000000027bc1a0_0 .net *"_s11", 0 0, L_00000000027e0690;  1 drivers
v00000000027bb660_0 .net *"_s13", 0 0, L_00000000027e1a90;  1 drivers
v00000000027bce20_0 .net *"_s14", 0 0, L_0000000002783320;  1 drivers
v00000000027bc740_0 .net *"_s19", 0 0, L_00000000027e1b30;  1 drivers
v00000000027bc240_0 .net *"_s21", 0 0, L_00000000027e09b0;  1 drivers
v00000000027bc2e0_0 .net *"_s22", 0 0, L_0000000002783780;  1 drivers
v00000000027bbc00_0 .net *"_s28", 0 0, L_00000000027e1d10;  1 drivers
v00000000027bb7a0_0 .net *"_s3", 0 0, L_00000000027e0870;  1 drivers
v00000000027bbca0_0 .net *"_s30", 0 0, L_00000000027e1db0;  1 drivers
v00000000027bc880_0 .net *"_s31", 0 0, L_0000000002783400;  1 drivers
v00000000027bc560_0 .net *"_s5", 0 0, L_00000000027e19f0;  1 drivers
v00000000027bc920_0 .net *"_s6", 0 0, L_0000000002782fa0;  1 drivers
v00000000027bc600_0 .net "data_in", 3 0, v0000000002bd2560_0;  1 drivers
v00000000027bd0a0_0 .net "data_out", 3 0, L_00000000027e1bd0;  alias, 1 drivers
L_00000000027e0870 .part v0000000002bd2560_0, 0, 1;
L_00000000027e19f0 .part v0000000002bd2560_0, 1, 1;
L_00000000027e0690 .part v0000000002bd2560_0, 0, 1;
L_00000000027e1a90 .part v0000000002bd2560_0, 1, 1;
L_00000000027e1b30 .part v0000000002bd2560_0, 2, 1;
L_00000000027e09b0 .part v0000000002bd2560_0, 3, 1;
L_00000000027e1bd0 .concat8 [ 1 1 1 1], L_0000000002782fa0, L_0000000002783320, L_0000000002783780, L_0000000002783400;
L_00000000027e1d10 .part v0000000002bd2560_0, 2, 1;
L_00000000027e1db0 .part v0000000002bd2560_0, 3, 1;
S_00000000027720d0 .scope module, "instruction_register" "ir" 3 104, 6 1 0, S_000000000275e640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "TDI"
    .port_info 1 /INPUT 1 "TCK"
    .port_info 2 /INPUT 1 "TLR"
    .port_info 3 /INPUT 1 "UPDATEIR"
    .port_info 4 /INPUT 1 "SHIFTIR"
    .port_info 5 /INPUT 1 "CAPTUREIR"
    .port_info 6 /OUTPUT 1 "INSTR_TDO"
    .port_info 7 /OUTPUT 4 "LATCH_JTAG_IR"
P_00000000027b6760 .param/l "IDCODE" 1 6 13, C4<0111>;
v00000000027bbd40_0 .net "CAPTUREIR", 0 0, v0000000002785840_0;  alias, 1 drivers
v00000000027bcb00_0 .var "INSTR_TDO", 0 0;
v00000000027bb840_0 .var "JTAG_IR", 3 0;
v00000000027bc6a0_0 .var "LATCH_JTAG_IR", 3 0;
v00000000027bd140_0 .net "SHIFTIR", 0 0, v0000000002784d00_0;  alias, 1 drivers
v00000000027bbde0_0 .net "TCK", 0 0, v00000000027e0f50_0;  alias, 1 drivers
v00000000027bca60_0 .net "TDI", 0 0, v00000000027e1630_0;  alias, 1 drivers
v00000000027bd1e0_0 .net "TLR", 0 0, v00000000027866a0_0;  alias, 1 drivers
v0000000002785520_0 .net "UPDATEIR", 0 0, v0000000002785980_0;  alias, 1 drivers
S_0000000002702f30 .scope module, "state_decoder_sample" "state_decoder" 3 116, 7 1 0, S_000000000275e640;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "LATCH_JTAG_IR"
    .port_info 1 /OUTPUT 1 "IDCODE_SELECT"
    .port_info 2 /OUTPUT 1 "BYPASS_SELECT"
    .port_info 3 /OUTPUT 1 "SAMPLE_SELECT"
    .port_info 4 /OUTPUT 1 "EXTEST_SELECT"
    .port_info 5 /OUTPUT 1 "INTEST_SELECT"
    .port_info 6 /OUTPUT 1 "USERCODE_SELECT"
P_00000000027030b0 .param/l "BYPASS" 1 7 13, C4<1111>;
P_00000000027030e8 .param/l "EXTEST" 1 7 15, C4<0010>;
P_0000000002703120 .param/l "IDCODE" 1 7 12, C4<0111>;
P_0000000002703158 .param/l "INTEST" 1 7 16, C4<0011>;
P_0000000002703190 .param/l "SAMPLE" 1 7 14, C4<0001>;
P_00000000027031c8 .param/l "USERCODE" 1 7 17, C4<1000>;
v00000000027853e0_0 .var "BYPASS_SELECT", 0 0;
v0000000002785340_0 .var "EXTEST_SELECT", 0 0;
v0000000002785ca0_0 .var "IDCODE_SELECT", 0 0;
v00000000027855c0_0 .var "INTEST_SELECT", 0 0;
v0000000002785660_0 .net "LATCH_JTAG_IR", 3 0, v00000000027bc6a0_0;  alias, 1 drivers
v0000000002785d40_0 .var "SAMPLE_SELECT", 0 0;
v0000000002786a60_0 .var "USERCODE_SELECT", 0 0;
E_00000000027b67a0 .event edge, v00000000027bc6a0_0;
S_0000000002773cb0 .scope module, "test_access_port" "tar_controller" 3 87, 8 1 0, S_000000000275e640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "TMS"
    .port_info 1 /INPUT 1 "TCK"
    .port_info 2 /OUTPUT 4 "state_out"
    .port_info 3 /OUTPUT 1 "CAPTUREIR"
    .port_info 4 /OUTPUT 1 "SHIFTIR"
    .port_info 5 /OUTPUT 1 "UPDATEIR"
    .port_info 6 /OUTPUT 1 "CAPTUREDR"
    .port_info 7 /OUTPUT 1 "SHIFTDR"
    .port_info 8 /OUTPUT 1 "UPDATEDR"
    .port_info 9 /OUTPUT 1 "TLR"
P_0000000002773e30 .param/l "STATE_CAPTURE_DR" 1 8 29, C4<0110>;
P_0000000002773e68 .param/l "STATE_CAPTURE_IR" 1 8 36, C4<1110>;
P_0000000002773ea0 .param/l "STATE_EXIT1_DR" 1 8 31, C4<0001>;
P_0000000002773ed8 .param/l "STATE_EXIT1_IR" 1 8 38, C4<1001>;
P_0000000002773f10 .param/l "STATE_EXIT2_DR" 1 8 33, C4<0000>;
P_0000000002773f48 .param/l "STATE_EXIT2_IR" 1 8 40, C4<1000>;
P_0000000002773f80 .param/l "STATE_PAUSE_DR" 1 8 32, C4<0011>;
P_0000000002773fb8 .param/l "STATE_PAUSE_IR" 1 8 39, C4<1011>;
P_0000000002773ff0 .param/l "STATE_RUN_TEST_IDLE" 1 8 27, C4<1100>;
P_0000000002774028 .param/l "STATE_SELECT_DR_SCAN" 1 8 28, C4<0111>;
P_0000000002774060 .param/l "STATE_SELECT_IR_SCAN" 1 8 35, C4<0100>;
P_0000000002774098 .param/l "STATE_SHIFT_DR" 1 8 30, C4<0010>;
P_00000000027740d0 .param/l "STATE_SHIFT_IR" 1 8 37, C4<1010>;
P_0000000002774108 .param/l "STATE_TEST_LOGIC_RESET" 1 8 26, C4<1111>;
P_0000000002774140 .param/l "STATE_UPDATE_DR" 1 8 34, C4<0101>;
P_0000000002774178 .param/l "STATE_UPDATE_IR" 1 8 41, C4<1101>;
L_00000000027832b0 .functor BUFZ 4, v00000000027867e0_0, C4<0000>, C4<0000>, C4<0000>;
v0000000002785700_0 .var "CAPTUREDR", 0 0;
v0000000002785840_0 .var "CAPTUREIR", 0 0;
v00000000027858e0_0 .var "SHIFTDR", 0 0;
v0000000002784d00_0 .var "SHIFTIR", 0 0;
v0000000002786560_0 .net "TCK", 0 0, v00000000027e0f50_0;  alias, 1 drivers
v00000000027866a0_0 .var "TLR", 0 0;
v0000000002784da0_0 .net "TMS", 0 0, v00000000027e1950_0;  alias, 1 drivers
v00000000027864c0_0 .var "UPDATEDR", 0 0;
v0000000002785980_0 .var "UPDATEIR", 0 0;
v00000000027867e0_0 .var "state", 3 0;
v0000000002784e40_0 .net "state_out", 3 0, L_00000000027832b0;  alias, 1 drivers
S_00000000027741c0 .scope module, "test_data_register" "dr" 3 127, 9 1 0, S_000000000275e640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "TCK"
    .port_info 1 /INPUT 1 "TDI"
    .port_info 2 /INPUT 1 "CAPTUREDR"
    .port_info 3 /INPUT 1 "SHIFTDR"
    .port_info 4 /INPUT 1 "UPDATEDR"
    .port_info 5 /OUTPUT 1 "ID_REG_TDO"
    .port_info 6 /OUTPUT 1 "USERCODE_REG_TDO"
    .port_info 7 /OUTPUT 1 "BSR_TDO"
    .port_info 8 /INPUT 1 "IDCODE_SELECT"
    .port_info 9 /INPUT 1 "SAMPLE_SELECT"
    .port_info 10 /INPUT 1 "EXTEST_SELECT"
    .port_info 11 /INPUT 1 "INTEST_SELECT"
    .port_info 12 /INPUT 1 "USERCODE_SELECT"
    .port_info 13 /INPUT 4 "EXTEST_IO"
    .port_info 14 /INPUT 4 "INTEST_CL"
    .port_info 15 /INPUT 4 "CORE_LOGIC"
    .port_info 16 /OUTPUT 10 "BSR"
    .port_info 17 /INPUT 4 "TUMBLERS"
    .port_info 18 /OUTPUT 8 "UR_OUT"
P_000000000277ca60 .param/l "LSB" 1 9 31, C4<01>;
P_000000000277ca98 .param/l "PRELOAD_DATA" 1 9 33, C4<10000001>;
L_0000000002783710 .functor BUFZ 8, v000000000279fef0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000000002786600_0 .var "BSR", 9 0;
v0000000002785e80_0 .var "BSR_TDO", 0 0;
v0000000002786880_0 .net "CAPTUREDR", 0 0, v0000000002785700_0;  alias, 1 drivers
v0000000002784ee0_0 .net "CORE_LOGIC", 3 0, L_00000000027e1bd0;  alias, 1 drivers
v0000000002785ac0_0 .net "EXTEST_IO", 3 0, v0000000002bd36e0_0;  1 drivers
v0000000002785f20_0 .net "EXTEST_SELECT", 0 0, v0000000002785340_0;  alias, 1 drivers
v0000000002785b60_0 .net "IDCODE_SELECT", 0 0, v0000000002785ca0_0;  alias, 1 drivers
v0000000002785de0_0 .var "ID_REG", 7 0;
v00000000027862e0_0 .var "ID_REG_COPY", 7 0;
v0000000002786380_0 .var "ID_REG_TDO", 0 0;
v0000000002786060_0 .net "INTEST_CL", 3 0, v0000000002bd2560_0;  alias, 1 drivers
v0000000002786100_0 .net "INTEST_SELECT", 0 0, v00000000027855c0_0;  alias, 1 drivers
v000000000279ff90_0 .net "SAMPLE_SELECT", 0 0, v0000000002785d40_0;  alias, 1 drivers
v000000000279e9b0_0 .net "SHIFTDR", 0 0, v00000000027858e0_0;  alias, 1 drivers
v000000000279f130_0 .net "TCK", 0 0, v00000000027e0f50_0;  alias, 1 drivers
v00000000027a0170_0 .net "TDI", 0 0, v00000000027e1630_0;  alias, 1 drivers
v000000000279f810_0 .net "TUMBLERS", 3 0, o0000000002b90ef8;  alias, 0 drivers
v000000000279f270_0 .net "UPDATEDR", 0 0, v00000000027864c0_0;  alias, 1 drivers
v000000000279f950_0 .net "UR_OUT", 7 0, L_0000000002783710;  alias, 1 drivers
v000000000279fef0_0 .var "USERCODE_REG", 7 0;
v000000000279f310_0 .var "USERCODE_REG_TDO", 0 0;
v00000000027a0030_0 .net "USERCODE_SELECT", 0 0, v0000000002786a60_0;  alias, 1 drivers
    .scope S_0000000002773cb0;
T_2 ;
    %wait E_00000000027b6720;
    %load/vec4 v00000000027867e0_0;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000000027867e0_0, 0;
    %jmp T_2.17;
T_2.0 ;
    %load/vec4 v0000000002784da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.18, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000000027867e0_0, 0;
    %jmp T_2.19;
T_2.18 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v00000000027867e0_0, 0;
T_2.19 ;
    %jmp T_2.17;
T_2.1 ;
    %load/vec4 v0000000002784da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.20, 8;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000000027867e0_0, 0;
    %jmp T_2.21;
T_2.20 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v00000000027867e0_0, 0;
T_2.21 ;
    %jmp T_2.17;
T_2.2 ;
    %load/vec4 v0000000002784da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.22, 8;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000000027867e0_0, 0;
    %jmp T_2.23;
T_2.22 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000000027867e0_0, 0;
T_2.23 ;
    %jmp T_2.17;
T_2.3 ;
    %load/vec4 v0000000002784da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.24, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000000027867e0_0, 0;
    %jmp T_2.25;
T_2.24 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000027867e0_0, 0;
T_2.25 ;
    %jmp T_2.17;
T_2.4 ;
    %load/vec4 v0000000002784da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.26, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000000027867e0_0, 0;
    %jmp T_2.27;
T_2.26 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000027867e0_0, 0;
T_2.27 ;
    %jmp T_2.17;
T_2.5 ;
    %load/vec4 v0000000002784da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.28, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000000027867e0_0, 0;
    %jmp T_2.29;
T_2.28 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000000027867e0_0, 0;
T_2.29 ;
    %jmp T_2.17;
T_2.6 ;
    %load/vec4 v0000000002784da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.30, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000027867e0_0, 0;
    %jmp T_2.31;
T_2.30 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000000027867e0_0, 0;
T_2.31 ;
    %jmp T_2.17;
T_2.7 ;
    %load/vec4 v0000000002784da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.32, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000000027867e0_0, 0;
    %jmp T_2.33;
T_2.32 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000027867e0_0, 0;
T_2.33 ;
    %jmp T_2.17;
T_2.8 ;
    %load/vec4 v0000000002784da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.34, 8;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000000027867e0_0, 0;
    %jmp T_2.35;
T_2.34 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v00000000027867e0_0, 0;
T_2.35 ;
    %jmp T_2.17;
T_2.9 ;
    %load/vec4 v0000000002784da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.36, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000000027867e0_0, 0;
    %jmp T_2.37;
T_2.36 ;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v00000000027867e0_0, 0;
T_2.37 ;
    %jmp T_2.17;
T_2.10 ;
    %load/vec4 v0000000002784da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.38, 8;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000000027867e0_0, 0;
    %jmp T_2.39;
T_2.38 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v00000000027867e0_0, 0;
T_2.39 ;
    %jmp T_2.17;
T_2.11 ;
    %load/vec4 v0000000002784da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.40, 8;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000000027867e0_0, 0;
    %jmp T_2.41;
T_2.40 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v00000000027867e0_0, 0;
T_2.41 ;
    %jmp T_2.17;
T_2.12 ;
    %load/vec4 v0000000002784da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.42, 8;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v00000000027867e0_0, 0;
    %jmp T_2.43;
T_2.42 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v00000000027867e0_0, 0;
T_2.43 ;
    %jmp T_2.17;
T_2.13 ;
    %load/vec4 v0000000002784da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.44, 8;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000000027867e0_0, 0;
    %jmp T_2.45;
T_2.44 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v00000000027867e0_0, 0;
T_2.45 ;
    %jmp T_2.17;
T_2.14 ;
    %load/vec4 v0000000002784da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.46, 8;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v00000000027867e0_0, 0;
    %jmp T_2.47;
T_2.46 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v00000000027867e0_0, 0;
T_2.47 ;
    %jmp T_2.17;
T_2.15 ;
    %load/vec4 v0000000002784da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.48, 8;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000000027867e0_0, 0;
    %jmp T_2.49;
T_2.48 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v00000000027867e0_0, 0;
T_2.49 ;
    %jmp T_2.17;
T_2.17 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000002773cb0;
T_3 ;
    %wait E_00000000027b5e60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002785980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002784d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000027864c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000027858e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002785840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002785700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000027866a0_0, 0;
    %load/vec4 v00000000027867e0_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %jmp T_3.7;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002785980_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002784d00_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000027864c0_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000027858e0_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002785700_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002785840_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000027866a0_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000027720d0;
T_4 ;
    %wait E_00000000027b6720;
    %load/vec4 v00000000027bd140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000000027bca60_0;
    %load/vec4 v00000000027bb840_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000027bb840_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000027720d0;
T_5 ;
    %wait E_00000000027b5e60;
    %load/vec4 v00000000027bb840_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v00000000027bcb00_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000027720d0;
T_6 ;
    %wait E_00000000027b6720;
    %load/vec4 v00000000027bd1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000000027bc6a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000002785520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v00000000027bb840_0;
    %assign/vec4 v00000000027bc6a0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000002702f30;
T_7 ;
    %wait E_00000000027b67a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002785ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000027853e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002785d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002785340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000027855c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002786a60_0, 0;
    %load/vec4 v0000000002785660_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002785ca0_0, 0;
    %jmp T_7.7;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002785ca0_0, 0;
    %jmp T_7.7;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000027853e0_0, 0;
    %jmp T_7.7;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002785d40_0, 0;
    %jmp T_7.7;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002785340_0, 0;
    %jmp T_7.7;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000027855c0_0, 0;
    %jmp T_7.7;
T_7.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000002786a60_0, 0;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000000027741c0;
T_8 ;
    %pushi/vec4 161, 0, 8;
    %store/vec4 v0000000002785de0_0, 0, 8;
    %end;
    .thread T_8;
    .scope S_00000000027741c0;
T_9 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000000000279fef0_0, 0, 8;
    %end;
    .thread T_9;
    .scope S_00000000027741c0;
T_10 ;
    %wait E_00000000027b6720;
    %load/vec4 v0000000002785b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000000000279e9b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.2, 8;
    %load/vec4 v00000000027a0170_0;
    %load/vec4 v00000000027862e0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_10.3, 8;
T_10.2 ; End of true expr.
    %load/vec4 v0000000002785de0_0;
    %jmp/0 T_10.3, 8;
 ; End of false expr.
    %blend;
T_10.3;
    %assign/vec4 v00000000027862e0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000000000279ff90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0000000002786880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %pushi/vec4 517, 0, 10;
    %assign/vec4 v0000000002786600_0, 0;
T_10.6 ;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0000000002785f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %load/vec4 v0000000002786880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %load/vec4 v0000000002785ac0_0;
    %concati/vec4 9, 0, 4;
    %concati/vec4 1, 0, 2;
    %assign/vec4 v0000000002786600_0, 0;
    %jmp T_10.11;
T_10.10 ;
    %load/vec4 v000000000279e9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.12, 8;
    %load/vec4 v00000000027a0170_0;
    %load/vec4 v0000000002786600_0;
    %parti/s 9, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000002786600_0, 0;
T_10.12 ;
T_10.11 ;
    %jmp T_10.9;
T_10.8 ;
    %load/vec4 v0000000002786100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.14, 8;
    %load/vec4 v0000000002786880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.16, 8;
    %load/vec4 v0000000002784ee0_0;
    %load/vec4 v0000000002786060_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 2;
    %assign/vec4 v0000000002786600_0, 0;
    %jmp T_10.17;
T_10.16 ;
    %load/vec4 v000000000279e9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.18, 8;
    %load/vec4 v00000000027a0170_0;
    %load/vec4 v0000000002786600_0;
    %parti/s 9, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000002786600_0, 0;
T_10.18 ;
T_10.17 ;
    %jmp T_10.15;
T_10.14 ;
    %load/vec4 v00000000027a0030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.20, 8;
    %load/vec4 v0000000002786880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.22, 8;
    %load/vec4 v000000000279fef0_0;
    %concati/vec4 1, 0, 2;
    %assign/vec4 v0000000002786600_0, 0;
    %jmp T_10.23;
T_10.22 ;
    %load/vec4 v000000000279e9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.24, 8;
    %load/vec4 v00000000027a0170_0;
    %load/vec4 v0000000002786600_0;
    %parti/s 9, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000002786600_0, 0;
    %jmp T_10.25;
T_10.24 ;
    %load/vec4 v000000000279f270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.26, 8;
    %load/vec4 v0000000002786600_0;
    %parti/s 8, 2, 3;
    %assign/vec4 v000000000279fef0_0, 0;
T_10.26 ;
T_10.25 ;
T_10.23 ;
T_10.20 ;
T_10.15 ;
T_10.9 ;
T_10.5 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000000027741c0;
T_11 ;
    %wait E_00000000027b5e60;
    %load/vec4 v0000000002786600_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000000002785e80_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_00000000027741c0;
T_12 ;
    %wait E_00000000027b5e60;
    %load/vec4 v00000000027862e0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000000002786380_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000000002765680;
T_13 ;
    %wait E_00000000027b6720;
    %load/vec4 v00000000027bcf60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v00000000027bc4c0_0;
    %assign/vec4 v00000000027bcce0_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000000002765680;
T_14 ;
    %wait E_00000000027b5e60;
    %load/vec4 v00000000027bcce0_0;
    %assign/vec4 v00000000027bcd80_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_000000000275e640;
T_15 ;
    %wait E_00000000027b6720;
    %load/vec4 v0000000002bd2740_0;
    %load/vec4 v0000000002bd3320_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v000000000279ecd0_0;
    %parti/s 4, 6, 4;
    %assign/vec4 v0000000002bd36e0_0, 0;
    %load/vec4 v000000000279ecd0_0;
    %parti/s 4, 2, 3;
    %assign/vec4 v0000000002bd2560_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000000002bd2740_0;
    %load/vec4 v0000000002bd3000_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v000000000279ecd0_0;
    %parti/s 4, 6, 4;
    %assign/vec4 v0000000002bd36e0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0000000002bd2740_0;
    %load/vec4 v0000000002bd27e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v000000000279ecd0_0;
    %parti/s 4, 2, 3;
    %assign/vec4 v0000000002bd2560_0, 0;
T_15.4 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000000000275e640;
T_16 ;
    %wait E_00000000027b6720;
    %load/vec4 v0000000002bd2a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0000000002bd3820_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %load/vec4 v0000000002bd29c0_0;
    %assign/vec4 v0000000002bd22e0_0, 0;
    %jmp T_16.9;
T_16.2 ;
    %load/vec4 v0000000002bd29c0_0;
    %assign/vec4 v0000000002bd22e0_0, 0;
    %jmp T_16.9;
T_16.3 ;
    %load/vec4 v000000000279f630_0;
    %assign/vec4 v0000000002bd22e0_0, 0;
    %jmp T_16.9;
T_16.4 ;
    %load/vec4 v000000000279ed70_0;
    %assign/vec4 v0000000002bd22e0_0, 0;
    %jmp T_16.9;
T_16.5 ;
    %load/vec4 v000000000279ed70_0;
    %assign/vec4 v0000000002bd22e0_0, 0;
    %jmp T_16.9;
T_16.6 ;
    %load/vec4 v000000000279ed70_0;
    %assign/vec4 v0000000002bd22e0_0, 0;
    %jmp T_16.9;
T_16.7 ;
    %load/vec4 v000000000279ed70_0;
    %assign/vec4 v0000000002bd22e0_0, 0;
    %jmp T_16.9;
T_16.9 ;
    %pop/vec4 1;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000000002bd2b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.10, 8;
    %load/vec4 v0000000002bd3500_0;
    %assign/vec4 v0000000002bd22e0_0, 0;
T_16.10 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000000000273b5c0;
T_17 ;
    %delay 5000, 0;
    %load/vec4 v00000000027e0f50_0;
    %inv;
    %assign/vec4 v00000000027e0f50_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000000000273b5c0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027e0f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027e1950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027e1c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027e1630_0, 0, 1;
    %wait E_00000000027b6720;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027e1c70_0, 0, 1;
    %wait E_00000000027b6720;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027e1c70_0, 0, 1;
    %wait E_00000000027b6720;
    %end;
    .thread T_18;
    .scope S_000000000273b5c0;
T_19 ;
    %pushi/vec4 5, 0, 32;
T_19.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_19.1, 5;
    %jmp/1 T_19.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000027b5e60;
    %jmp T_19.0;
T_19.1 ;
    %pop/vec4 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000000027bc9c0_0, 0, 4;
    %fork TD_ics_tb.command, S_00000000027445d0;
    %join;
    %pushi/vec4 173, 0, 8;
    %store/vec4 v00000000027bc100_0, 0, 8;
    %fork TD_ics_tb.data, S_000000000275e4c0;
    %join;
    %pushi/vec4 10, 0, 32;
T_19.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_19.3, 5;
    %jmp/1 T_19.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000027b6720;
    %jmp T_19.2;
T_19.3 ;
    %pop/vec4 1;
    %vpi_call 2 100 "$finish" {0 0 0};
    %end;
    .thread T_19;
    .scope S_000000000273b5c0;
T_20 ;
    %vpi_call 2 104 "$dumpfile", "ics_tb.vcd" {0 0 0};
    %vpi_call 2 105 "$dumpvars", 32'sb11111111111111111111111111111111, S_000000000273b5c0 {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "../testbench/ics_tb.v";
    "../core/ics.v";
    "../core/bypass.v";
    "../core/core_logic.v";
    "../core/ir.v";
    "../core/state_decoder.v";
    "../core/tar_controller.v";
    "../core/dr.v";
