Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Jul  6 15:00:37 2021
| Host         : LiuYang-Laptop running 64-bit major release  (build 9200)
| Command      : report_drc -file led_tes_drc_opted.rpt -pb led_tes_drc_opted.pb -rpx led_tes_drc_opted.rpx
| Design       : led_tes
| Device       : xczu7eg-ffvc1156-2-i
| Speed File   : -2
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 0
+------+----------+-------------+------------+
| Rule | Severity | Description | Violations |
+------+----------+-------------+------------+
+------+----------+-------------+------------+

2. REPORT DETAILS
-----------------

