<?xml version="1.0" encoding="UTF-8"?>
<BuildStatus>
    <Strategy name="Strategy1">
        <Milestone name="Export" build_result="2" build_time="1770916446">
            <Task name="Bitgen" build_result="2" update_result="0" update_time="1770916446"/>
            <Task name="IBIS" build_result="2" update_result="0" update_time="1770916447"/>
            <Task name="TimingSimFileVlg" build_result="2" update_result="0" update_time="1770916454"/>
        </Milestone>
        <Milestone name="Map" build_result="2" build_time="1770916384">
            <Task name="Map" build_result="2" update_result="0" update_time="1770916384"/>
            <Task name="MapTrace" build_result="0" update_result="2" update_time="1746638106"/>
        </Milestone>
        <Milestone name="PAR" build_result="2" build_time="1770916434">
            <Task name="PAR" build_result="2" update_result="0" update_time="1770916434"/>
            <Task name="PARTrace" build_result="2" update_result="0" update_time="1770916439"/>
            <Task name="IOTiming" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="Synthesis" build_result="2" build_time="1770916375">
            <Task name="Lattice_Synthesis" build_result="2" update_result="0" update_time="1770916375"/>
            <Task name="LSE_Compile" build_result="2" update_result="0" update_time="1770916454"/>
            <Task name="SynTrace" build_result="0" update_result="2" update_time="1770650315"/>
            <Task name="SynVerilogSimFile" build_result="0" update_result="2" update_time="1770650315"/>
        </Milestone>
        <Milestone name="TOOL_Report" build_result="0" build_time="0">
            <Task name="HDLE" build_result="0" update_result="2" update_time="1770406149"/>
            <Task name="BKM" build_result="0" update_result="2" update_time="1770406149"/>
            <Task name="SSO" build_result="0" update_result="2" update_time="1745848757"/>
            <Task name="PIODRC" build_result="0" update_result="2" update_time="1745848757"/>
            <Task name="DEC" build_result="0" update_result="2" update_time="1745848757"/>
        </Milestone>
        <Report name="FPGA_Intan_Driver_impl_1.bgn" last_build_time="1770916446" last_build_size="1253"/>
        <Report name="FPGA_Intan_Driver_impl_1.bin" last_build_time="1770916446" last_build_size="104156"/>
        <Report name="FPGA_Intan_Driver_impl_1.lsedata" last_build_time="0" last_build_size="0"/>
        <Report name="FPGA_Intan_Driver_impl_1.twr.html" last_build_time="1770916439" last_build_size="18324"/>
        <Report name="FPGA_Intan_Driver_impl_1.udb" last_build_time="1770916434" last_build_size="358153"/>
        <Report name="FPGA_Intan_Driver_impl_1_map.udb" last_build_time="1770916383" last_build_size="216210"/>
        <Report name="FPGA_Intan_Driver_impl_1_rtl.udb" last_build_time="1770916362" last_build_size="400121"/>
        <Report name="FPGA_Intan_Driver_impl_1_syn.udb" last_build_time="1770916374" last_build_size="121641"/>
        <Report name="FPGA_Intan_Driver_impl_1_vo.sdf" last_build_time="1770916454" last_build_size="3076794"/>
        <Report name="FPGA_Intan_Driver_impl_1_vo.vo" last_build_time="1770916453" last_build_size="3373653"/>
        <Report name="IBIS/FPGA_Intan_Driver_impl_1.ibs" last_build_time="1770916447" last_build_size="102997"/>
    </Strategy>
</BuildStatus>
       