#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Mon May 29 13:24:39 2023
# Process ID: 5356
# Log file: C:/Studenci/zv53855/lab_11/planAhead_run_1/planAhead.log
# Journal file: C:/Studenci/zv53855/lab_11/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1885 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/XilinxISE/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/XilinxISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/XilinxISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
INFO: [Common 17-81] Feature available: PartialReconfiguration
source C:/Studenci/zv53855/lab_11/pa.fromNetlist.tcl
# create_project -name lab_11 -dir "C:/Studenci/zv53855/lab_11/planAhead_run_1" -part xc3s50atq144-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Studenci/zv53855/lab_11/segment7_855.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Studenci/zv53855/lab_11} }
# set_property target_constrs_file "segment7_855.ucf" [current_fileset -constrset]
Adding file 'C:/Studenci/zv53855/lab_11/segment7_855.ucf' to fileset 'constrs_1'
# add_files [list {segment7_855.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s50atq144-4
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design segment7_855.ngc ...
WARNING:NetListWriters:298 - No output is written to segment7_855.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file segment7_855.edif ...
ngc2edif: Total memory usage is 4321608 kilobytes

Parsing EDIF File [./planAhead_run_1/lab_11.data/cache/segment7_855_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/lab_11.data/cache/segment7_855_ngc_zx.edif]
ERROR: [Designutils 20-1353] No cell is specified in file './segment7_855.ngc'. The design is empty.  This error may be caused by insufficient disk space.

    while executing
"link_design"
    (file "C:/Studenci/zv53855/lab_11/pa.fromNetlist.tcl" line 10)
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
 (See C:/Studenci/zv53855/lab_11\planAhead_pid5356.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon May 29 13:25:14 2023...
INFO: [Common 17-83] Releasing license: PlanAhead
