Protel Design System Design Rule Check
PCB File : F:\Advanced Engineering\Altium\Hall_Sensor\PCB_Hall_Sensor.PcbDoc
Date     : 3/18/2023
Time     : 10:34:20 PM

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
   Violation between Clearance Constraint: (5.118mil < 10mil) Between Pad S1-1(16405mil,1545mil) on Multi-Layer And Pad S1-2(16405mil,1495mil) on Multi-Layer 
   Violation between Clearance Constraint: (5.118mil < 10mil) Between Pad S1-2(16405mil,1495mil) on Multi-Layer And Pad S1-3(16405mil,1445mil) on Multi-Layer 
Rule Violations :2

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net +5 Between Pad D3-1(15883.504mil,1565mil) on Top Layer And Pad C1-1(16050.315mil,1570mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5 Between Pad C1-1(16050.315mil,1570mil) on Top Layer And Pad S1-1(16405mil,1545mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C2-2(14559.685mil,1570mil) on Top Layer And Pad C1-2(16089.685mil,1570mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C1-2(16089.685mil,1570mil) on Top Layer And Pad S1-2(16405mil,1495mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetC2_1 Between Pad C3-1(13925.079mil,1415mil) on Top Layer And Pad C2-1(14520.315mil,1570mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC2_1 Between Pad C2-1(14520.315mil,1570mil) on Top Layer And Pad D1-2(16240mil,1546.614mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad J1-1(14375mil,1435mil) on Multi-Layer And Pad C2-2(14559.685mil,1570mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C4-2(13739.685mil,1570mil) on Top Layer And Pad C3-2(14184.921mil,1415mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C3-2(14184.921mil,1415mil) on Top Layer And Pad J1-1(14375mil,1435mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +5 Between Pad C4-1(13700.315mil,1570mil) on Top Layer And Pad D4-1(14693.504mil,1565mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5 Between Pad U2-20(11593.228mil,1369.252mil) on Top Layer And Pad C4-1(13700.315mil,1570mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad D10-1(13500mil,1422.008mil) on Top Layer And Pad C4-2(13739.685mil,1570mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5 Between Pad C5-1(10250.315mil,1570mil) on Top Layer And Pad C6-1(10420.315mil,1570mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C5-2(10289.685mil,1570mil) on Top Layer And Pad C6-2(10459.685mil,1570mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad Q3-3(10125mil,1500mil) on Multi-Layer And Pad C5-2(10289.685mil,1570mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5 Between Pad C6-1(10420.315mil,1570mil) on Top Layer And Pad C7-1(10590.315mil,1570mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C6-2(10459.685mil,1570mil) on Top Layer And Pad C7-2(10629.685mil,1570mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5 Between Pad C7-1(10590.315mil,1570mil) on Top Layer And Pad U2-6(11246.772mil,1337.756mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C7-2(10629.685mil,1570mil) on Top Layer And Pad Q2-3(11110mil,1500mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad Q1-3(11830mil,1500mil) on Multi-Layer And Pad D10-1(13500mil,1422.008mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD1_1 Between Pad D10-2(13500mil,1532.244mil) on Top Layer And Pad J1-2(14375mil,1535mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetD1_1 Between Pad J1-2(14375mil,1535mil) on Multi-Layer And Pad D1-1(16240mil,1373.386mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC2_1 Between Pad D1-2(16240mil,1546.614mil) on Top Layer And Pad U1-1(16554.449mil,1185mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5 Between Pad D2-1(15713.504mil,1565mil) on Top Layer And Pad D3-1(15883.504mil,1565mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5 Between Pad D9-1(15543.504mil,1565mil) on Top Layer And Pad D2-1(15713.504mil,1565mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD2_2 Between Pad R4-2(13027.559mil,1565mil) on Top Layer And Pad D2-2(15776.496mil,1565mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD3_2 Between Pad R8-2(13367.559mil,1565mil) on Top Layer And Pad D3-2(15946.496mil,1565mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5 Between Pad D4-1(14693.504mil,1565mil) on Top Layer And Pad D5-1(14863.504mil,1565mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD4_2 Between Pad R1-2(12187.559mil,1565mil) on Top Layer And Pad D4-2(14756.496mil,1565mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5 Between Pad D5-1(14863.504mil,1565mil) on Top Layer And Pad D6-1(15033.504mil,1565mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD5_2 Between Pad R5-2(12347.559mil,1565mil) on Top Layer And Pad D5-2(14926.496mil,1565mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5 Between Pad D6-1(15033.504mil,1565mil) on Top Layer And Pad D7-1(15203.504mil,1565mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD6_2 Between Pad R2-2(12517.559mil,1565mil) on Top Layer And Pad D6-2(15096.496mil,1565mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5 Between Pad D7-1(15203.504mil,1565mil) on Top Layer And Pad D8-1(15373.504mil,1565mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD7_2 Between Pad R3-2(12857.559mil,1565mil) on Top Layer And Pad D7-2(15266.496mil,1565mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5 Between Pad D8-1(15373.504mil,1565mil) on Top Layer And Pad D9-1(15543.504mil,1565mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD8_2 Between Pad R6-2(12687.559mil,1565mil) on Top Layer And Pad D8-2(15436.496mil,1565mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD9_2 Between Pad R7-2(13197.559mil,1565mil) on Top Layer And Pad D9-2(15606.496mil,1565mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetJ2_1 Between Pad J2-1(9175mil,1135mil) on Multi-Layer And Pad U2-15(11498.74mil,1211.772mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetJ2_2 Between Pad J2-2(9175mil,1235mil) on Multi-Layer And Pad U2-16(11530.236mil,1211.772mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetJ2_3 Between Pad J2-3(9175mil,1335mil) on Multi-Layer And Pad U2-17(11593.228mil,1274.764mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetJ2_4 Between Pad J2-4(9175mil,1435mil) on Multi-Layer And Pad U2-29(11404.252mil,1558.228mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad J2-5(9175mil,1535mil) on Multi-Layer And Pad Q4-3(9670mil,1500mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad Q5-3(9020mil,1500mil) on Multi-Layer And Pad J2-5(9175mil,1535mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetQ1_1 Between Pad Q1-1(11730mil,1500mil) on Multi-Layer And Pad R1-1(12132.441mil,1565mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetQ1_2 Between Pad Q1-2(11780mil,1500mil) on Multi-Layer And Pad R9-2(12017.559mil,1565mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U2-21(11593.228mil,1400.748mil) on Top Layer And Pad Q1-3(11830mil,1500mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetQ2_1 Between Pad Q2-1(11010mil,1500mil) on Multi-Layer And Pad R5-1(12292.441mil,1565mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetQ2_2 Between Pad R10-2(10765mil,1562.559mil) on Top Layer And Pad Q2-2(11060mil,1500mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad Q2-3(11110mil,1500mil) on Multi-Layer And Pad U2-3(11246.772mil,1432.244mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetQ3_1 Between Pad Q3-1(10025mil,1500mil) on Multi-Layer And Pad R2-1(12462.441mil,1565mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetQ3_2 Between Pad R11-2(9857.559mil,1565mil) on Top Layer And Pad Q3-2(10075mil,1500mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad Q4-3(9670mil,1500mil) on Multi-Layer And Pad Q3-3(10125mil,1500mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetQ4_1 Between Pad Q4-1(9570mil,1500mil) on Multi-Layer And Pad R3-1(12802.441mil,1565mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetQ4_2 Between Pad R12-2(9325mil,1562.559mil) on Top Layer And Pad Q4-2(9620mil,1500mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetQ5_1 Between Pad Q5-1(8920mil,1500mil) on Multi-Layer And Pad R6-1(12632.441mil,1565mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetQ5_2 Between Pad R13-2(8675mil,1562.559mil) on Top Layer And Pad Q5-2(8970mil,1500mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad X1-4(8571.496mil,1554.37mil) on Top Layer And Pad Q5-3(9020mil,1500mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetQ6_1 Between Pad Q6-1(8275mil,1500mil) on Multi-Layer And Pad R4-1(12972.441mil,1565mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetQ6_2 Between Pad R14-2(8030mil,1562.559mil) on Top Layer And Pad Q6-2(8325mil,1500mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad Q7-3(7900mil,1500mil) on Multi-Layer And Pad Q6-3(8375mil,1500mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad Q6-3(8375mil,1500mil) on Multi-Layer And Pad X1-2(8508.504mil,1475.63mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetQ7_1 Between Pad Q7-1(7800mil,1500mil) on Multi-Layer And Pad R7-1(13142.441mil,1565mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetQ7_2 Between Pad R15-2(7555mil,1562.559mil) on Top Layer And Pad Q7-2(7850mil,1500mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad Q8-3(6220mil,1770mil) on Multi-Layer And Pad Q7-3(7900mil,1500mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetQ8_1 Between Pad Q8-1(6120mil,1770mil) on Multi-Layer And Pad R8-1(13312.441mil,1565mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetQ8_2 Between Pad Q8-2(6170mil,1770mil) on Multi-Layer And Pad R16-2(7080mil,1562.559mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR10_1 Between Pad R10-1(10765mil,1507.441mil) on Top Layer And Pad U2-31(11341.26mil,1558.228mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR11_1 Between Pad R11-1(9802.441mil,1565mil) on Top Layer And Pad U2-32(11309.764mil,1558.228mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR12_1 Between Pad R12-1(9325mil,1507.441mil) on Top Layer And Pad U2-1(11246.772mil,1495.236mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR13_1 Between Pad R13-1(8675mil,1507.441mil) on Top Layer And Pad U2-2(11246.772mil,1463.74mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR14_1 Between Pad R14-1(8030mil,1507.441mil) on Top Layer And Pad U2-9(11309.764mil,1211.772mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR15_1 Between Pad R15-1(7555mil,1507.441mil) on Top Layer And Pad U2-10(11341.26mil,1211.772mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR16_1 Between Pad R16-1(7080mil,1507.441mil) on Top Layer And Pad U2-11(11372.756mil,1211.772mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR9_1 Between Pad U2-30(11372.756mil,1558.228mil) on Top Layer And Pad R9-1(11962.441mil,1565mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5 Between Pad S1-1(16405mil,1545mil) on Multi-Layer And Pad U1-3(16735.551mil,1185mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad S1-2(16405mil,1495mil) on Multi-Layer And Pad U1-4(16645mil,1452.716mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetS1_3 Between Pad U2-12(11404.252mil,1211.772mil) on Top Layer And Pad S1-3(16405mil,1445mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +5 Between Pad U2-18(11593.228mil,1306.26mil) on Top Layer And Pad U2-20(11593.228mil,1369.252mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5 Between Pad U2-6(11246.772mil,1337.756mil) on Top Layer And Pad U2-20(11593.228mil,1369.252mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U2-3(11246.772mil,1432.244mil) on Top Layer And Pad U2-21(11593.228mil,1400.748mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U2-5(11246.772mil,1369.252mil) on Top Layer And Pad U2-3(11246.772mil,1432.244mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net XTAL1 Between Pad X1-1(8508.504mil,1554.37mil) on Top Layer And Pad U2-7(11246.772mil,1306.26mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net XTAL2 Between Pad X1-3(8571.496mil,1475.63mil) on Top Layer And Pad U2-8(11246.772mil,1274.764mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad X1-2(8508.504mil,1475.63mil) on Top Layer And Pad X1-4(8571.496mil,1554.37mil) on Top Layer 
Rule Violations :85

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=10mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (9.842mil < 10mil) Between Pad C1-1(16050.315mil,1570mil) on Top Layer And Pad C1-2(16089.685mil,1570mil) on Top Layer [Top Solder] Mask Sliver [9.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.842mil < 10mil) Between Pad C2-1(14520.315mil,1570mil) on Top Layer And Pad C2-2(14559.685mil,1570mil) on Top Layer [Top Solder] Mask Sliver [9.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.842mil < 10mil) Between Pad C4-1(13700.315mil,1570mil) on Top Layer And Pad C4-2(13739.685mil,1570mil) on Top Layer [Top Solder] Mask Sliver [9.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.842mil < 10mil) Between Pad C5-1(10250.315mil,1570mil) on Top Layer And Pad C5-2(10289.685mil,1570mil) on Top Layer [Top Solder] Mask Sliver [9.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.842mil < 10mil) Between Pad C6-1(10420.315mil,1570mil) on Top Layer And Pad C6-2(10459.685mil,1570mil) on Top Layer [Top Solder] Mask Sliver [9.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.842mil < 10mil) Between Pad C7-1(10590.315mil,1570mil) on Top Layer And Pad C7-2(10629.685mil,1570mil) on Top Layer [Top Solder] Mask Sliver [9.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.756mil < 10mil) Between Pad Q1-1(11730mil,1500mil) on Multi-Layer And Pad Q1-2(11780mil,1500mil) on Multi-Layer [Top Solder] Mask Sliver [2.756mil] / [Bottom Solder] Mask Sliver [2.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.756mil < 10mil) Between Pad Q1-2(11780mil,1500mil) on Multi-Layer And Pad Q1-3(11830mil,1500mil) on Multi-Layer [Top Solder] Mask Sliver [2.756mil] / [Bottom Solder] Mask Sliver [2.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.756mil < 10mil) Between Pad Q2-1(11010mil,1500mil) on Multi-Layer And Pad Q2-2(11060mil,1500mil) on Multi-Layer [Top Solder] Mask Sliver [2.756mil] / [Bottom Solder] Mask Sliver [2.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.756mil < 10mil) Between Pad Q2-2(11060mil,1500mil) on Multi-Layer And Pad Q2-3(11110mil,1500mil) on Multi-Layer [Top Solder] Mask Sliver [2.756mil] / [Bottom Solder] Mask Sliver [2.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.756mil < 10mil) Between Pad Q3-1(10025mil,1500mil) on Multi-Layer And Pad Q3-2(10075mil,1500mil) on Multi-Layer [Top Solder] Mask Sliver [2.756mil] / [Bottom Solder] Mask Sliver [2.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.756mil < 10mil) Between Pad Q3-2(10075mil,1500mil) on Multi-Layer And Pad Q3-3(10125mil,1500mil) on Multi-Layer [Top Solder] Mask Sliver [2.756mil] / [Bottom Solder] Mask Sliver [2.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.756mil < 10mil) Between Pad Q4-1(9570mil,1500mil) on Multi-Layer And Pad Q4-2(9620mil,1500mil) on Multi-Layer [Top Solder] Mask Sliver [2.756mil] / [Bottom Solder] Mask Sliver [2.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.756mil < 10mil) Between Pad Q4-2(9620mil,1500mil) on Multi-Layer And Pad Q4-3(9670mil,1500mil) on Multi-Layer [Top Solder] Mask Sliver [2.756mil] / [Bottom Solder] Mask Sliver [2.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.756mil < 10mil) Between Pad Q5-1(8920mil,1500mil) on Multi-Layer And Pad Q5-2(8970mil,1500mil) on Multi-Layer [Top Solder] Mask Sliver [2.756mil] / [Bottom Solder] Mask Sliver [2.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.756mil < 10mil) Between Pad Q5-2(8970mil,1500mil) on Multi-Layer And Pad Q5-3(9020mil,1500mil) on Multi-Layer [Top Solder] Mask Sliver [2.756mil] / [Bottom Solder] Mask Sliver [2.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.756mil < 10mil) Between Pad Q6-1(8275mil,1500mil) on Multi-Layer And Pad Q6-2(8325mil,1500mil) on Multi-Layer [Top Solder] Mask Sliver [2.756mil] / [Bottom Solder] Mask Sliver [2.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.756mil < 10mil) Between Pad Q6-2(8325mil,1500mil) on Multi-Layer And Pad Q6-3(8375mil,1500mil) on Multi-Layer [Top Solder] Mask Sliver [2.756mil] / [Bottom Solder] Mask Sliver [2.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.756mil < 10mil) Between Pad Q7-1(7800mil,1500mil) on Multi-Layer And Pad Q7-2(7850mil,1500mil) on Multi-Layer [Top Solder] Mask Sliver [2.756mil] / [Bottom Solder] Mask Sliver [2.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.756mil < 10mil) Between Pad Q7-2(7850mil,1500mil) on Multi-Layer And Pad Q7-3(7900mil,1500mil) on Multi-Layer [Top Solder] Mask Sliver [2.756mil] / [Bottom Solder] Mask Sliver [2.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.756mil < 10mil) Between Pad Q8-1(6120mil,1770mil) on Multi-Layer And Pad Q8-2(6170mil,1770mil) on Multi-Layer [Top Solder] Mask Sliver [2.756mil] / [Bottom Solder] Mask Sliver [2.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.756mil < 10mil) Between Pad Q8-2(6170mil,1770mil) on Multi-Layer And Pad Q8-3(6220mil,1770mil) on Multi-Layer [Top Solder] Mask Sliver [2.756mil] / [Bottom Solder] Mask Sliver [2.756mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-1(11246.772mil,1495.236mil) on Top Layer And Pad U2-2(11246.772mil,1463.74mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-10(11341.26mil,1211.772mil) on Top Layer And Pad U2-11(11372.756mil,1211.772mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-10(11341.26mil,1211.772mil) on Top Layer And Pad U2-9(11309.764mil,1211.772mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-11(11372.756mil,1211.772mil) on Top Layer And Pad U2-12(11404.252mil,1211.772mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-12(11404.252mil,1211.772mil) on Top Layer And Pad U2-13(11435.748mil,1211.772mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-13(11435.748mil,1211.772mil) on Top Layer And Pad U2-14(11467.244mil,1211.772mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-14(11467.244mil,1211.772mil) on Top Layer And Pad U2-15(11498.74mil,1211.772mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-15(11498.74mil,1211.772mil) on Top Layer And Pad U2-16(11530.236mil,1211.772mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-17(11593.228mil,1274.764mil) on Top Layer And Pad U2-18(11593.228mil,1306.26mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-18(11593.228mil,1306.26mil) on Top Layer And Pad U2-19(11593.228mil,1337.756mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-19(11593.228mil,1337.756mil) on Top Layer And Pad U2-20(11593.228mil,1369.252mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-2(11246.772mil,1463.74mil) on Top Layer And Pad U2-3(11246.772mil,1432.244mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-20(11593.228mil,1369.252mil) on Top Layer And Pad U2-21(11593.228mil,1400.748mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-21(11593.228mil,1400.748mil) on Top Layer And Pad U2-22(11593.228mil,1432.244mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-22(11593.228mil,1432.244mil) on Top Layer And Pad U2-23(11593.228mil,1463.74mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-23(11593.228mil,1463.74mil) on Top Layer And Pad U2-24(11593.228mil,1495.236mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-25(11530.236mil,1558.228mil) on Top Layer And Pad U2-26(11498.74mil,1558.228mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-26(11498.74mil,1558.228mil) on Top Layer And Pad U2-27(11467.244mil,1558.228mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-27(11467.244mil,1558.228mil) on Top Layer And Pad U2-28(11435.748mil,1558.228mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-28(11435.748mil,1558.228mil) on Top Layer And Pad U2-29(11404.252mil,1558.228mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-29(11404.252mil,1558.228mil) on Top Layer And Pad U2-30(11372.756mil,1558.228mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-3(11246.772mil,1432.244mil) on Top Layer And Pad U2-4(11246.772mil,1400.748mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-30(11372.756mil,1558.228mil) on Top Layer And Pad U2-31(11341.26mil,1558.228mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-31(11341.26mil,1558.228mil) on Top Layer And Pad U2-32(11309.764mil,1558.228mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-4(11246.772mil,1400.748mil) on Top Layer And Pad U2-5(11246.772mil,1369.252mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-5(11246.772mil,1369.252mil) on Top Layer And Pad U2-6(11246.772mil,1337.756mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-6(11246.772mil,1337.756mil) on Top Layer And Pad U2-7(11246.772mil,1306.26mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U2-7(11246.772mil,1306.26mil) on Top Layer And Pad U2-8(11246.772mil,1274.764mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
Rule Violations :50

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (5.901mil < 10mil) Between Arc (11246.772mil,1522.795mil) on Top Overlay And Pad U2-1(11246.772mil,1495.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.949mil < 10mil) Between Arc (8484.882mil,1585.866mil) on Top Overlay And Pad X1-1(8508.504mil,1554.37mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Area Fill (14153.425mil,1249.646mil) (14196.732mil,1367.756mil) on Top Overlay And Pad C3-2(14184.921mil,1415mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Area Fill (14153.425mil,1462.244mil) (14196.732mil,1580.354mil) on Top Overlay And Pad C3-2(14184.921mil,1415mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.932mil < 10mil) Between Area Fill (16180.945mil,1495.433mil) (16204.567mil,1519.055mil) on Top Overlay And Pad D1-2(16240mil,1546.614mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.932mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.932mil < 10mil) Between Area Fill (16275.433mil,1495.433mil) (16299.055mil,1519.055mil) on Top Overlay And Pad D1-2(16240mil,1546.614mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.932mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.863mil < 10mil) Between Area Fill (16540mil,1251.929mil) (16570mil,1279.252mil) on Top Overlay And Pad U1-1(16554.449mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.863mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.863mil < 10mil) Between Area Fill (16720mil,1251.929mil) (16750mil,1279.252mil) on Top Overlay And Pad U1-3(16735.551mil,1185mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.863mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad C1-1(16050.315mil,1570mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad C1-1(16050.315mil,1570mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad C1-1(16050.315mil,1570mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad C1-2(16089.685mil,1570mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad C1-2(16089.685mil,1570mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad C1-2(16089.685mil,1570mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad C2-1(14520.315mil,1570mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad C2-1(14520.315mil,1570mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad C2-1(14520.315mil,1570mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad C2-2(14559.685mil,1570mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad C2-2(14559.685mil,1570mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad C2-2(14559.685mil,1570mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C3-1(13925.079mil,1415mil) on Top Layer And Track (13881.772mil,1296.89mil)(13881.772mil,1367.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C3-1(13925.079mil,1415mil) on Top Layer And Track (13881.772mil,1462.244mil)(13881.772mil,1533.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C3-2(14184.921mil,1415mil) on Top Layer And Track (14228.228mil,1241.772mil)(14228.228mil,1367.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C3-2(14184.921mil,1415mil) on Top Layer And Track (14228.228mil,1462.244mil)(14228.228mil,1588.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad C4-1(13700.315mil,1570mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad C4-1(13700.315mil,1570mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad C4-1(13700.315mil,1570mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad C4-2(13739.685mil,1570mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad C4-2(13739.685mil,1570mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad C4-2(13739.685mil,1570mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad C5-1(10250.315mil,1570mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad C5-1(10250.315mil,1570mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad C5-1(10250.315mil,1570mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad C5-2(10289.685mil,1570mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad C5-2(10289.685mil,1570mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad C5-2(10289.685mil,1570mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad C6-1(10420.315mil,1570mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad C6-1(10420.315mil,1570mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad C6-1(10420.315mil,1570mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad C6-2(10459.685mil,1570mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad C6-2(10459.685mil,1570mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad C6-2(10459.685mil,1570mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad C7-1(10590.315mil,1570mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad C7-1(10590.315mil,1570mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad C7-1(10590.315mil,1570mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad C7-2(10629.685mil,1570mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad C7-2(10629.685mil,1570mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad C7-2(10629.685mil,1570mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0mil < 10mil) Between Pad D10-1(13500mil,1422.008mil) on Top Layer And Track (13460.63mil,1425.945mil)(13472.441mil,1425.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D10-1(13500mil,1422.008mil) on Top Layer And Track (13484.252mil,1465.315mil)(13500mil,1481.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D10-1(13500mil,1422.008mil) on Top Layer And Track (13484.252mil,1465.315mil)(13515.748mil,1465.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D10-1(13500mil,1422.008mil) on Top Layer And Track (13500mil,1481.063mil)(13515.748mil,1465.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0mil < 10mil) Between Pad D10-1(13500mil,1422.008mil) on Top Layer And Track (13527.559mil,1425.945mil)(13539.37mil,1425.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.932mil < 10mil) Between Pad D10-2(13500mil,1532.244mil) on Top Layer And Track (13460.63mil,1425.945mil)(13460.63mil,1544.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.932mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.581mil < 10mil) Between Pad D10-2(13500mil,1532.244mil) on Top Layer And Track (13460.63mil,1567.677mil)(13480.315mil,1587.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.869mil < 10mil) Between Pad D10-2(13500mil,1532.244mil) on Top Layer And Track (13480.315mil,1587.362mil)(13519.685mil,1587.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.869mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.932mil < 10mil) Between Pad D10-2(13500mil,1532.244mil) on Top Layer And Track (13484.252mil,1465.315mil)(13500mil,1481.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.932mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.932mil < 10mil) Between Pad D10-2(13500mil,1532.244mil) on Top Layer And Track (13500mil,1481.063mil)(13515.748mil,1465.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.932mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.581mil < 10mil) Between Pad D10-2(13500mil,1532.244mil) on Top Layer And Track (13519.685mil,1587.362mil)(13539.37mil,1567.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.932mil < 10mil) Between Pad D10-2(13500mil,1532.244mil) on Top Layer And Track (13539.37mil,1425.945mil)(13539.37mil,1544.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.932mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D1-1(16240mil,1373.386mil) on Top Layer And Track (16180.945mil,1365.512mil)(16200.63mil,1365.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D1-1(16240mil,1373.386mil) on Top Layer And Track (16279.37mil,1365.512mil)(16299.055mil,1365.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.932mil < 10mil) Between Pad D1-2(16240mil,1546.614mil) on Top Layer And Track (16180.945mil,1554.488mil)(16200.63mil,1574.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.932mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.932mil < 10mil) Between Pad D1-2(16240mil,1546.614mil) on Top Layer And Track (16279.37mil,1574.173mil)(16299.055mil,1554.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.932mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.931mil < 10mil) Between Pad D2-1(15713.504mil,1565mil) on Top Layer And Track (15689.888mil,1541.378mil)(15689.888mil,1588.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.931mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D2-1(15713.504mil,1565mil) on Top Layer And Track (15689.888mil,1541.378mil)(15737.132mil,1541.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D2-1(15713.504mil,1565mil) on Top Layer And Track (15689.888mil,1588.622mil)(15737.132mil,1588.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D2-1(15713.504mil,1565mil) on Top Layer And Track (15737.126mil,1549.252mil)(15737.126mil,1580.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D2-1(15713.504mil,1565mil) on Top Layer And Track (15737.126mil,1549.252mil)(15752.874mil,1565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D2-1(15713.504mil,1565mil) on Top Layer And Track (15737.126mil,1580.748mil)(15752.874mil,1565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad D2-2(15776.496mil,1565mil) on Top Layer And Track (15737.126mil,1549.252mil)(15752.874mil,1565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad D2-2(15776.496mil,1565mil) on Top Layer And Track (15737.126mil,1580.748mil)(15752.874mil,1565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad D2-2(15776.496mil,1565mil) on Top Layer And Track (15752.88mil,1541.378mil)(15788.314mil,1541.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad D2-2(15776.496mil,1565mil) on Top Layer And Track (15752.88mil,1588.622mil)(15788.314mil,1588.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.109mil < 10mil) Between Pad D2-2(15776.496mil,1565mil) on Top Layer And Track (15788.314mil,1541.378mil)(15800.124mil,1553.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.109mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.109mil < 10mil) Between Pad D2-2(15776.496mil,1565mil) on Top Layer And Track (15788.314mil,1588.622mil)(15800.124mil,1576.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.109mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.939mil < 10mil) Between Pad D2-2(15776.496mil,1565mil) on Top Layer And Track (15800.124mil,1553.189mil)(15800.124mil,1576.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.931mil < 10mil) Between Pad D3-1(15883.504mil,1565mil) on Top Layer And Track (15859.888mil,1541.378mil)(15859.888mil,1588.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.931mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D3-1(15883.504mil,1565mil) on Top Layer And Track (15859.888mil,1541.378mil)(15907.132mil,1541.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D3-1(15883.504mil,1565mil) on Top Layer And Track (15859.888mil,1588.622mil)(15907.132mil,1588.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D3-1(15883.504mil,1565mil) on Top Layer And Track (15907.126mil,1549.252mil)(15907.126mil,1580.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D3-1(15883.504mil,1565mil) on Top Layer And Track (15907.126mil,1549.252mil)(15922.874mil,1565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D3-1(15883.504mil,1565mil) on Top Layer And Track (15907.126mil,1580.748mil)(15922.874mil,1565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad D3-2(15946.496mil,1565mil) on Top Layer And Track (15907.126mil,1549.252mil)(15922.874mil,1565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad D3-2(15946.496mil,1565mil) on Top Layer And Track (15907.126mil,1580.748mil)(15922.874mil,1565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad D3-2(15946.496mil,1565mil) on Top Layer And Track (15922.88mil,1541.378mil)(15958.314mil,1541.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad D3-2(15946.496mil,1565mil) on Top Layer And Track (15922.88mil,1588.622mil)(15958.314mil,1588.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.109mil < 10mil) Between Pad D3-2(15946.496mil,1565mil) on Top Layer And Track (15958.314mil,1541.378mil)(15970.124mil,1553.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.109mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.109mil < 10mil) Between Pad D3-2(15946.496mil,1565mil) on Top Layer And Track (15958.314mil,1588.622mil)(15970.124mil,1576.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.109mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.939mil < 10mil) Between Pad D3-2(15946.496mil,1565mil) on Top Layer And Track (15970.124mil,1553.189mil)(15970.124mil,1576.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.931mil < 10mil) Between Pad D4-1(14693.504mil,1565mil) on Top Layer And Track (14669.888mil,1541.378mil)(14669.888mil,1588.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.931mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D4-1(14693.504mil,1565mil) on Top Layer And Track (14669.888mil,1541.378mil)(14717.132mil,1541.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D4-1(14693.504mil,1565mil) on Top Layer And Track (14669.888mil,1588.622mil)(14717.132mil,1588.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D4-1(14693.504mil,1565mil) on Top Layer And Track (14717.126mil,1549.252mil)(14717.126mil,1580.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D4-1(14693.504mil,1565mil) on Top Layer And Track (14717.126mil,1549.252mil)(14732.874mil,1565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D4-1(14693.504mil,1565mil) on Top Layer And Track (14717.126mil,1580.748mil)(14732.874mil,1565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad D4-2(14756.496mil,1565mil) on Top Layer And Track (14717.126mil,1549.252mil)(14732.874mil,1565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad D4-2(14756.496mil,1565mil) on Top Layer And Track (14717.126mil,1580.748mil)(14732.874mil,1565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad D4-2(14756.496mil,1565mil) on Top Layer And Track (14732.88mil,1541.378mil)(14768.314mil,1541.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad D4-2(14756.496mil,1565mil) on Top Layer And Track (14732.88mil,1588.622mil)(14768.314mil,1588.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.109mil < 10mil) Between Pad D4-2(14756.496mil,1565mil) on Top Layer And Track (14768.314mil,1541.378mil)(14780.124mil,1553.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.109mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.109mil < 10mil) Between Pad D4-2(14756.496mil,1565mil) on Top Layer And Track (14768.314mil,1588.622mil)(14780.124mil,1576.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.109mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.939mil < 10mil) Between Pad D4-2(14756.496mil,1565mil) on Top Layer And Track (14780.124mil,1553.189mil)(14780.124mil,1576.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.931mil < 10mil) Between Pad D5-1(14863.504mil,1565mil) on Top Layer And Track (14839.888mil,1541.378mil)(14839.888mil,1588.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.931mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D5-1(14863.504mil,1565mil) on Top Layer And Track (14839.888mil,1541.378mil)(14887.132mil,1541.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D5-1(14863.504mil,1565mil) on Top Layer And Track (14839.888mil,1588.622mil)(14887.132mil,1588.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D5-1(14863.504mil,1565mil) on Top Layer And Track (14887.126mil,1549.252mil)(14887.126mil,1580.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D5-1(14863.504mil,1565mil) on Top Layer And Track (14887.126mil,1549.252mil)(14902.874mil,1565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D5-1(14863.504mil,1565mil) on Top Layer And Track (14887.126mil,1580.748mil)(14902.874mil,1565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad D5-2(14926.496mil,1565mil) on Top Layer And Track (14887.126mil,1549.252mil)(14902.874mil,1565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad D5-2(14926.496mil,1565mil) on Top Layer And Track (14887.126mil,1580.748mil)(14902.874mil,1565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad D5-2(14926.496mil,1565mil) on Top Layer And Track (14902.88mil,1541.378mil)(14938.314mil,1541.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad D5-2(14926.496mil,1565mil) on Top Layer And Track (14902.88mil,1588.622mil)(14938.314mil,1588.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.109mil < 10mil) Between Pad D5-2(14926.496mil,1565mil) on Top Layer And Track (14938.314mil,1541.378mil)(14950.124mil,1553.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.109mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.109mil < 10mil) Between Pad D5-2(14926.496mil,1565mil) on Top Layer And Track (14938.314mil,1588.622mil)(14950.124mil,1576.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.109mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.939mil < 10mil) Between Pad D5-2(14926.496mil,1565mil) on Top Layer And Track (14950.124mil,1553.189mil)(14950.124mil,1576.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.931mil < 10mil) Between Pad D6-1(15033.504mil,1565mil) on Top Layer And Track (15009.888mil,1541.378mil)(15009.888mil,1588.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.931mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D6-1(15033.504mil,1565mil) on Top Layer And Track (15009.888mil,1541.378mil)(15057.132mil,1541.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D6-1(15033.504mil,1565mil) on Top Layer And Track (15009.888mil,1588.622mil)(15057.132mil,1588.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D6-1(15033.504mil,1565mil) on Top Layer And Track (15057.126mil,1549.252mil)(15057.126mil,1580.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D6-1(15033.504mil,1565mil) on Top Layer And Track (15057.126mil,1549.252mil)(15072.874mil,1565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D6-1(15033.504mil,1565mil) on Top Layer And Track (15057.126mil,1580.748mil)(15072.874mil,1565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad D6-2(15096.496mil,1565mil) on Top Layer And Track (15057.126mil,1549.252mil)(15072.874mil,1565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad D6-2(15096.496mil,1565mil) on Top Layer And Track (15057.126mil,1580.748mil)(15072.874mil,1565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad D6-2(15096.496mil,1565mil) on Top Layer And Track (15072.88mil,1541.378mil)(15108.314mil,1541.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad D6-2(15096.496mil,1565mil) on Top Layer And Track (15072.88mil,1588.622mil)(15108.314mil,1588.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.109mil < 10mil) Between Pad D6-2(15096.496mil,1565mil) on Top Layer And Track (15108.314mil,1541.378mil)(15120.124mil,1553.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.109mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.109mil < 10mil) Between Pad D6-2(15096.496mil,1565mil) on Top Layer And Track (15108.314mil,1588.622mil)(15120.124mil,1576.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.109mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.939mil < 10mil) Between Pad D6-2(15096.496mil,1565mil) on Top Layer And Track (15120.124mil,1553.189mil)(15120.124mil,1576.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.931mil < 10mil) Between Pad D7-1(15203.504mil,1565mil) on Top Layer And Track (15179.888mil,1541.378mil)(15179.888mil,1588.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.931mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D7-1(15203.504mil,1565mil) on Top Layer And Track (15179.888mil,1541.378mil)(15227.132mil,1541.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D7-1(15203.504mil,1565mil) on Top Layer And Track (15179.888mil,1588.622mil)(15227.132mil,1588.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D7-1(15203.504mil,1565mil) on Top Layer And Track (15227.126mil,1549.252mil)(15227.126mil,1580.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D7-1(15203.504mil,1565mil) on Top Layer And Track (15227.126mil,1549.252mil)(15242.874mil,1565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D7-1(15203.504mil,1565mil) on Top Layer And Track (15227.126mil,1580.748mil)(15242.874mil,1565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad D7-2(15266.496mil,1565mil) on Top Layer And Track (15227.126mil,1549.252mil)(15242.874mil,1565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad D7-2(15266.496mil,1565mil) on Top Layer And Track (15227.126mil,1580.748mil)(15242.874mil,1565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad D7-2(15266.496mil,1565mil) on Top Layer And Track (15242.88mil,1541.378mil)(15278.314mil,1541.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad D7-2(15266.496mil,1565mil) on Top Layer And Track (15242.88mil,1588.622mil)(15278.314mil,1588.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.109mil < 10mil) Between Pad D7-2(15266.496mil,1565mil) on Top Layer And Track (15278.314mil,1541.378mil)(15290.124mil,1553.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.109mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.109mil < 10mil) Between Pad D7-2(15266.496mil,1565mil) on Top Layer And Track (15278.314mil,1588.622mil)(15290.124mil,1576.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.109mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.939mil < 10mil) Between Pad D7-2(15266.496mil,1565mil) on Top Layer And Track (15290.124mil,1553.189mil)(15290.124mil,1576.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.931mil < 10mil) Between Pad D8-1(15373.504mil,1565mil) on Top Layer And Track (15349.888mil,1541.378mil)(15349.888mil,1588.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.931mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D8-1(15373.504mil,1565mil) on Top Layer And Track (15349.888mil,1541.378mil)(15397.132mil,1541.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D8-1(15373.504mil,1565mil) on Top Layer And Track (15349.888mil,1588.622mil)(15397.132mil,1588.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D8-1(15373.504mil,1565mil) on Top Layer And Track (15397.126mil,1549.252mil)(15397.126mil,1580.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D8-1(15373.504mil,1565mil) on Top Layer And Track (15397.126mil,1549.252mil)(15412.874mil,1565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D8-1(15373.504mil,1565mil) on Top Layer And Track (15397.126mil,1580.748mil)(15412.874mil,1565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad D8-2(15436.496mil,1565mil) on Top Layer And Track (15397.126mil,1549.252mil)(15412.874mil,1565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad D8-2(15436.496mil,1565mil) on Top Layer And Track (15397.126mil,1580.748mil)(15412.874mil,1565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad D8-2(15436.496mil,1565mil) on Top Layer And Track (15412.88mil,1541.378mil)(15448.314mil,1541.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad D8-2(15436.496mil,1565mil) on Top Layer And Track (15412.88mil,1588.622mil)(15448.314mil,1588.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.109mil < 10mil) Between Pad D8-2(15436.496mil,1565mil) on Top Layer And Track (15448.314mil,1541.378mil)(15460.124mil,1553.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.109mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.109mil < 10mil) Between Pad D8-2(15436.496mil,1565mil) on Top Layer And Track (15448.314mil,1588.622mil)(15460.124mil,1576.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.109mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.939mil < 10mil) Between Pad D8-2(15436.496mil,1565mil) on Top Layer And Track (15460.124mil,1553.189mil)(15460.124mil,1576.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.931mil < 10mil) Between Pad D9-1(15543.504mil,1565mil) on Top Layer And Track (15519.888mil,1541.378mil)(15519.888mil,1588.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.931mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D9-1(15543.504mil,1565mil) on Top Layer And Track (15519.888mil,1541.378mil)(15567.132mil,1541.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D9-1(15543.504mil,1565mil) on Top Layer And Track (15519.888mil,1588.622mil)(15567.132mil,1588.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D9-1(15543.504mil,1565mil) on Top Layer And Track (15567.126mil,1549.252mil)(15567.126mil,1580.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D9-1(15543.504mil,1565mil) on Top Layer And Track (15567.126mil,1549.252mil)(15582.874mil,1565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad D9-1(15543.504mil,1565mil) on Top Layer And Track (15567.126mil,1580.748mil)(15582.874mil,1565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad D9-2(15606.496mil,1565mil) on Top Layer And Track (15567.126mil,1549.252mil)(15582.874mil,1565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad D9-2(15606.496mil,1565mil) on Top Layer And Track (15567.126mil,1580.748mil)(15582.874mil,1565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad D9-2(15606.496mil,1565mil) on Top Layer And Track (15582.88mil,1541.378mil)(15618.314mil,1541.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad D9-2(15606.496mil,1565mil) on Top Layer And Track (15582.88mil,1588.622mil)(15618.314mil,1588.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.109mil < 10mil) Between Pad D9-2(15606.496mil,1565mil) on Top Layer And Track (15618.314mil,1541.378mil)(15630.124mil,1553.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.109mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.109mil < 10mil) Between Pad D9-2(15606.496mil,1565mil) on Top Layer And Track (15618.314mil,1588.622mil)(15630.124mil,1576.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.109mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.939mil < 10mil) Between Pad D9-2(15606.496mil,1565mil) on Top Layer And Track (15630.124mil,1553.189mil)(15630.124mil,1576.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R10-1(10765mil,1507.441mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R10-1(10765mil,1507.441mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R10-1(10765mil,1507.441mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R10-2(10765mil,1562.559mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R10-2(10765mil,1562.559mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R10-2(10765mil,1562.559mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R1-1(12132.441mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R1-1(12132.441mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R1-1(12132.441mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R11-1(9802.441mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R11-1(9802.441mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R11-1(9802.441mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R11-2(9857.559mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R11-2(9857.559mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R11-2(9857.559mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R1-2(12187.559mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R1-2(12187.559mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R1-2(12187.559mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R12-1(9325mil,1507.441mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R12-1(9325mil,1507.441mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R12-1(9325mil,1507.441mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R12-2(9325mil,1562.559mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R12-2(9325mil,1562.559mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R12-2(9325mil,1562.559mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R13-1(8675mil,1507.441mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R13-1(8675mil,1507.441mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R13-1(8675mil,1507.441mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R13-2(8675mil,1562.559mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R13-2(8675mil,1562.559mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R13-2(8675mil,1562.559mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R14-1(8030mil,1507.441mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R14-1(8030mil,1507.441mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R14-1(8030mil,1507.441mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R14-2(8030mil,1562.559mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R14-2(8030mil,1562.559mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R14-2(8030mil,1562.559mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R15-1(7555mil,1507.441mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R15-1(7555mil,1507.441mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R15-1(7555mil,1507.441mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R15-2(7555mil,1562.559mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R15-2(7555mil,1562.559mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R15-2(7555mil,1562.559mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R16-1(7080mil,1507.441mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R16-1(7080mil,1507.441mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R16-1(7080mil,1507.441mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R16-2(7080mil,1562.559mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R16-2(7080mil,1562.559mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R16-2(7080mil,1562.559mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R2-1(12462.441mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R2-1(12462.441mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R2-1(12462.441mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R2-2(12517.559mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R2-2(12517.559mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R2-2(12517.559mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R3-1(12802.441mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R3-1(12802.441mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R3-1(12802.441mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R3-2(12857.559mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R3-2(12857.559mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R3-2(12857.559mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R4-1(12972.441mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R4-1(12972.441mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R4-1(12972.441mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R4-2(13027.559mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R4-2(13027.559mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R4-2(13027.559mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R5-1(12292.441mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R5-1(12292.441mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R5-1(12292.441mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R5-2(12347.559mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R5-2(12347.559mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R5-2(12347.559mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R6-1(12632.441mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R6-1(12632.441mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R6-1(12632.441mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R6-2(12687.559mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R6-2(12687.559mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R6-2(12687.559mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R7-1(13142.441mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R7-1(13142.441mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R7-1(13142.441mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R7-2(13197.559mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R7-2(13197.559mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R7-2(13197.559mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R8-1(13312.441mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R8-1(13312.441mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R8-1(13312.441mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R8-2(13367.559mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R8-2(13367.559mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R8-2(13367.559mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R9-1(11962.441mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R9-1(11962.441mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R9-1(11962.441mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R9-2(12017.559mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R9-2(12017.559mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad R9-2(12017.559mil,1565mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad S1-1(16405mil,1545mil) on Multi-Layer And Track (16377.677mil,1579.803mil)(16447.284mil,1579.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.756mil < 10mil) Between Pad S1-3(16405mil,1445mil) on Multi-Layer And Track (16377.677mil,1410.354mil)(16447.284mil,1410.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad U1-4(16645mil,1452.716mil) on Top Layer And Track (16511.142mil,1523.583mil)(16519.016mil,1523.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad U1-4(16645mil,1452.716mil) on Top Layer And Track (16770.984mil,1523.583mil)(16778.858mil,1523.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.595mil < 10mil) Between Pad U2-1(11246.772mil,1495.236mil) on Top Layer And Track (11278.268mil,1507.047mil)(11278.268mil,1526.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.595mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.595mil < 10mil) Between Pad U2-16(11530.236mil,1211.772mil) on Top Layer And Track (11542.047mil,1243.268mil)(11561.732mil,1243.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.595mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.595mil < 10mil) Between Pad U2-17(11593.228mil,1274.764mil) on Top Layer And Track (11561.732mil,1243.268mil)(11561.732mil,1262.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.595mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.595mil < 10mil) Between Pad U2-24(11593.228mil,1495.236mil) on Top Layer And Track (11561.732mil,1507.047mil)(11561.732mil,1526.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.595mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.595mil < 10mil) Between Pad U2-25(11530.236mil,1558.228mil) on Top Layer And Track (11542.047mil,1526.732mil)(11561.732mil,1526.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.595mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.595mil < 10mil) Between Pad U2-32(11309.764mil,1558.228mil) on Top Layer And Track (11278.268mil,1526.732mil)(11297.953mil,1526.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.595mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.595mil < 10mil) Between Pad U2-8(11246.772mil,1274.764mil) on Top Layer And Track (11278.268mil,1243.268mil)(11278.268mil,1262.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.595mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.595mil < 10mil) Between Pad U2-9(11309.764mil,1211.772mil) on Top Layer And Track (11278.268mil,1243.268mil)(11297.953mil,1243.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.595mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.043mil < 10mil) Between Pad X1-1(8508.504mil,1554.37mil) on Top Layer And Track (8496.693mil,1503.189mil)(8496.693mil,1526.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.043mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad X1-1(8508.504mil,1554.37mil) on Top Layer And Track (8496.693mil,1581.929mil)(8583.307mil,1581.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad X1-2(8508.504mil,1475.63mil) on Top Layer And Track (8496.693mil,1448.071mil)(8583.307mil,1448.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.043mil < 10mil) Between Pad X1-2(8508.504mil,1475.63mil) on Top Layer And Track (8496.693mil,1503.189mil)(8496.693mil,1526.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.043mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad X1-3(8571.496mil,1475.63mil) on Top Layer And Track (8496.693mil,1448.071mil)(8583.307mil,1448.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.043mil < 10mil) Between Pad X1-3(8571.496mil,1475.63mil) on Top Layer And Track (8583.307mil,1503.189mil)(8583.307mil,1526.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.043mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.933mil < 10mil) Between Pad X1-4(8571.496mil,1554.37mil) on Top Layer And Track (8496.693mil,1581.929mil)(8583.307mil,1581.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.043mil < 10mil) Between Pad X1-4(8571.496mil,1554.37mil) on Top Layer And Track (8583.307mil,1503.189mil)(8583.307mil,1526.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.043mil]
Rule Violations :284

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Room Shematic_Hall_Sensor_App (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Shematic_Hall_Sensor_App'))
   Violation between Room Definition: Between Component X1-16MHz (8540mil,1515mil) on Top Layer And Room Shematic_Hall_Sensor_App (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Shematic_Hall_Sensor_App')) 
   Violation between Room Definition: Between LCC Component U2-ATMEGA8 (11420mil,1385mil) on Top Layer And Room Shematic_Hall_Sensor_App (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Shematic_Hall_Sensor_App')) 
   Violation between Room Definition: Between Room Shematic_Hall_Sensor_App (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Shematic_Hall_Sensor_App')) And SIP Component J2-HDR1X5 (9175mil,1335mil) on Top Layer 
   Violation between Room Definition: Between Room Shematic_Hall_Sensor_App (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Shematic_Hall_Sensor_App')) And Small Component J1-HDRM2 (14375mil,1485mil) on Top Layer 
   Violation between Room Definition: Between Room Shematic_Hall_Sensor_App (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Shematic_Hall_Sensor_App')) And Small Component Q1-BC548 (11780mil,1500mil) on Top Layer 
   Violation between Room Definition: Between Room Shematic_Hall_Sensor_App (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Shematic_Hall_Sensor_App')) And Small Component Q2-BC548 (11060mil,1500mil) on Top Layer 
   Violation between Room Definition: Between Room Shematic_Hall_Sensor_App (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Shematic_Hall_Sensor_App')) And Small Component Q3-BC548 (10075mil,1500mil) on Top Layer 
   Violation between Room Definition: Between Room Shematic_Hall_Sensor_App (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Shematic_Hall_Sensor_App')) And Small Component Q4-BC548 (9620mil,1500mil) on Top Layer 
   Violation between Room Definition: Between Room Shematic_Hall_Sensor_App (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Shematic_Hall_Sensor_App')) And Small Component Q5-BC548 (8970mil,1500mil) on Top Layer 
   Violation between Room Definition: Between Room Shematic_Hall_Sensor_App (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Shematic_Hall_Sensor_App')) And Small Component Q6-BC548 (8325mil,1500mil) on Top Layer 
   Violation between Room Definition: Between Room Shematic_Hall_Sensor_App (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Shematic_Hall_Sensor_App')) And Small Component Q7-BC548 (7850mil,1500mil) on Top Layer 
   Violation between Room Definition: Between Room Shematic_Hall_Sensor_App (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Shematic_Hall_Sensor_App')) And Small Component Q8-BC548 (6170mil,1770mil) on Top Layer 
   Violation between Room Definition: Between Room Shematic_Hall_Sensor_App (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Shematic_Hall_Sensor_App')) And Small Component S1-AH3582-P-B (16405mil,1545mil) on Top Layer 
   Violation between Room Definition: Between Room Shematic_Hall_Sensor_App (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Shematic_Hall_Sensor_App')) And SMT Small Component C1-1nF (16070mil,1570mil) on Top Layer 
   Violation between Room Definition: Between Room Shematic_Hall_Sensor_App (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Shematic_Hall_Sensor_App')) And SMT Small Component C2-1nF (14540mil,1570mil) on Top Layer 
   Violation between Room Definition: Between Room Shematic_Hall_Sensor_App (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Shematic_Hall_Sensor_App')) And SMT Small Component C3-100uF (14055mil,1415mil) on Top Layer 
   Violation between Room Definition: Between Room Shematic_Hall_Sensor_App (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Shematic_Hall_Sensor_App')) And SMT Small Component C4-1nF (13720mil,1570mil) on Top Layer 
   Violation between Room Definition: Between Room Shematic_Hall_Sensor_App (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Shematic_Hall_Sensor_App')) And SMT Small Component C5-1nF (10270mil,1570mil) on Top Layer 
   Violation between Room Definition: Between Room Shematic_Hall_Sensor_App (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Shematic_Hall_Sensor_App')) And SMT Small Component C6-1nF (10440mil,1570mil) on Top Layer 
   Violation between Room Definition: Between Room Shematic_Hall_Sensor_App (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Shematic_Hall_Sensor_App')) And SMT Small Component C7-1nF (10610mil,1570mil) on Top Layer 
   Violation between Room Definition: Between Room Shematic_Hall_Sensor_App (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Shematic_Hall_Sensor_App')) And SMT Small Component D10-ZENER5V6 (13500mil,1485mil) on Top Layer 
   Violation between Room Definition: Between Room Shematic_Hall_Sensor_App (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Shematic_Hall_Sensor_App')) And SMT Small Component D1-1N4007 (16240mil,1460mil) on Top Layer 
   Violation between Room Definition: Between Room Shematic_Hall_Sensor_App (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Shematic_Hall_Sensor_App')) And SMT Small Component D2-LED603RED (15745mil,1565mil) on Top Layer 
   Violation between Room Definition: Between Room Shematic_Hall_Sensor_App (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Shematic_Hall_Sensor_App')) And SMT Small Component D3-LED603RED (15915mil,1565mil) on Top Layer 
   Violation between Room Definition: Between Room Shematic_Hall_Sensor_App (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Shematic_Hall_Sensor_App')) And SMT Small Component D4-LED603RED (14725mil,1565mil) on Top Layer 
   Violation between Room Definition: Between Room Shematic_Hall_Sensor_App (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Shematic_Hall_Sensor_App')) And SMT Small Component D5-LED603RED (14895mil,1565mil) on Top Layer 
   Violation between Room Definition: Between Room Shematic_Hall_Sensor_App (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Shematic_Hall_Sensor_App')) And SMT Small Component D6-LED603RED (15065mil,1565mil) on Top Layer 
   Violation between Room Definition: Between Room Shematic_Hall_Sensor_App (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Shematic_Hall_Sensor_App')) And SMT Small Component D7-LED603RED (15235mil,1565mil) on Top Layer 
   Violation between Room Definition: Between Room Shematic_Hall_Sensor_App (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Shematic_Hall_Sensor_App')) And SMT Small Component D8-LED603RED (15405mil,1565mil) on Top Layer 
   Violation between Room Definition: Between Room Shematic_Hall_Sensor_App (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Shematic_Hall_Sensor_App')) And SMT Small Component D9-LED603RED (15575mil,1565mil) on Top Layer 
   Violation between Room Definition: Between Room Shematic_Hall_Sensor_App (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Shematic_Hall_Sensor_App')) And SMT Small Component R10-10K (10765mil,1535mil) on Top Layer 
   Violation between Room Definition: Between Room Shematic_Hall_Sensor_App (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Shematic_Hall_Sensor_App')) And SMT Small Component R1-10K (12160mil,1565mil) on Top Layer 
   Violation between Room Definition: Between Room Shematic_Hall_Sensor_App (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Shematic_Hall_Sensor_App')) And SMT Small Component R11-10K (9830mil,1565mil) on Top Layer 
   Violation between Room Definition: Between Room Shematic_Hall_Sensor_App (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Shematic_Hall_Sensor_App')) And SMT Small Component R12-10K (9325mil,1535mil) on Top Layer 
   Violation between Room Definition: Between Room Shematic_Hall_Sensor_App (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Shematic_Hall_Sensor_App')) And SMT Small Component R13-10K (8675mil,1535mil) on Top Layer 
   Violation between Room Definition: Between Room Shematic_Hall_Sensor_App (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Shematic_Hall_Sensor_App')) And SMT Small Component R14-10K (8030mil,1535mil) on Top Layer 
   Violation between Room Definition: Between Room Shematic_Hall_Sensor_App (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Shematic_Hall_Sensor_App')) And SMT Small Component R15-10K (7555mil,1535mil) on Top Layer 
   Violation between Room Definition: Between Room Shematic_Hall_Sensor_App (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Shematic_Hall_Sensor_App')) And SMT Small Component R16-10K (7080mil,1535mil) on Top Layer 
   Violation between Room Definition: Between Room Shematic_Hall_Sensor_App (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Shematic_Hall_Sensor_App')) And SMT Small Component R2-10K (12490mil,1565mil) on Top Layer 
   Violation between Room Definition: Between Room Shematic_Hall_Sensor_App (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Shematic_Hall_Sensor_App')) And SMT Small Component R3-10K (12830mil,1565mil) on Top Layer 
   Violation between Room Definition: Between Room Shematic_Hall_Sensor_App (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Shematic_Hall_Sensor_App')) And SMT Small Component R4-10K (13000mil,1565mil) on Top Layer 
   Violation between Room Definition: Between Room Shematic_Hall_Sensor_App (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Shematic_Hall_Sensor_App')) And SMT Small Component R5-10K (12320mil,1565mil) on Top Layer 
   Violation between Room Definition: Between Room Shematic_Hall_Sensor_App (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Shematic_Hall_Sensor_App')) And SMT Small Component R6-10K (12660mil,1565mil) on Top Layer 
   Violation between Room Definition: Between Room Shematic_Hall_Sensor_App (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Shematic_Hall_Sensor_App')) And SMT Small Component R7-10K (13170mil,1565mil) on Top Layer 
   Violation between Room Definition: Between Room Shematic_Hall_Sensor_App (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Shematic_Hall_Sensor_App')) And SMT Small Component R8-10K (13340mil,1565mil) on Top Layer 
   Violation between Room Definition: Between Room Shematic_Hall_Sensor_App (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Shematic_Hall_Sensor_App')) And SMT Small Component R9-330 (11990mil,1565mil) on Top Layer 
   Violation between Room Definition: Between Room Shematic_Hall_Sensor_App (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Shematic_Hall_Sensor_App')) And SMT Small Component U1-L78M05CDT (16645mil,1185mil) on Top Layer 
Rule Violations :47

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 468
Waived Violations : 0
Time Elapsed        : 00:00:02