<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>test_axi_interface</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>test_axi_interface_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>cc87e238</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>test_axi_interface_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>cc87e238</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>9fe84f5a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>54361003</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>display_clk_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>display_blank_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>display_latch_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>display_address_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>R0_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>G0_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>B0_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>R1_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>G1_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>B1_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>n_rows_max</spirit:name>
        <spirit:displayName>N Rows Max</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.n_rows_max">255</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>lsb_blank_length_max</spirit:name>
        <spirit:displayName>Lsb Blank Length Max</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.lsb_blank_length_max">200</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>n_cols_max</spirit:name>
        <spirit:displayName>N Cols Max</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.n_cols_max">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>bitdepth_max</spirit:name>
        <spirit:displayName>Bitdepth Max</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.bitdepth_max">8</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/bram_convert.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/display_bcm.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/display_blanking.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/display_contoller.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/simple_bram.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pattern_gen.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/display_top.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/test_axi_interface_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/test_axi_interface_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_cddc58e6</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/bram_convert.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/display_bcm.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/display_blanking.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/display_contoller.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/simple_bram.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pattern_gen.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/display_top.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/test_axi_interface_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/test_axi_interface_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/test_axi_interface_v1_0/data/test_axi_interface.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/test_axi_interface_v1_0/data/test_axi_interface.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/test_axi_interface_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/test_axi_interface_v1_0/src/test_axi_interface.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/test_axi_interface_v1_0/src/test_axi_interface.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/test_axi_interface_v1_0/src/test_axi_interface_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/test_axi_interface_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_54361003</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">test_axi_interface_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>n_rows_max</spirit:name>
      <spirit:displayName>N Rows Max</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.n_rows_max">255</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>lsb_blank_length_max</spirit:name>
      <spirit:displayName>Lsb Blank Length Max</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.lsb_blank_length_max">200</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>n_cols_max</spirit:name>
      <spirit:displayName>N Cols Max</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.n_cols_max">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>bitdepth_max</spirit:name>
      <spirit:displayName>Bitdepth Max</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.bitdepth_max">8</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>test_axi_interface_v1.0</xilinx:displayName>
      <xilinx:coreRevision>3</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-10-14T20:01:31Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@370111cb_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ce0df6e_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@557f4612_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63358da9_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c878c79_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11908286_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b502bd9_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37ee6314_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@605ee4fa_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d94c5c5_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a2d116_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48688393_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@702434e2_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12dbcd6d_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40492d6e_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a892802_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7fd24a79_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7cd5911b_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10ddfa7d_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75d007f5_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20802084_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58d08c50_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16e88c23_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f4bf534_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d90f1dd_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54e920b_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11bb31ed_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@255ddb0a_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a256b54_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1627ebc6_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f3b497a_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e77cc3e_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d138e01_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f034104_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ec25a6_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2627d2c0_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b7074c5_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6526b253_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12f10267_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@db39ea4_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4404d308_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4da9f218_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@577122e9_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e8170e0_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b5e7ac5_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@792428f8_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14ea6653_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b7a25ee_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10793fa6_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@110b13bb_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58a42bf3_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19a580b7_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a21baf3_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@445bb2d6_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@574b99cc_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22e18f5b_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8f8ead8_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40bd6233_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22ba7dd8_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d246965_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6fb38671_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5983eddd_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3296cc09_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a14d97f_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f173a08_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f096d0c_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4cbdfcba_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4853c014_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e848a34_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55a67352_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d40b467_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6fea4669_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35941d90_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9d95c7a_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67d682f1_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6067ab50_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e787acc_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37c18293_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ce55107_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71611208_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2915325d_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ebdb1ae_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9c37a28_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@fcd3b5e_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@674d6921_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41140b2_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ab4cce_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@595a02c1_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7522b83_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29d93eb3_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66552544_ARCHIVE_LOCATION">/home/philip/Everything/ledcube/ip_repo/test_axi_interface_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7a63f3fc"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="5e2cc24e"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="04d63c8a"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="68d14d71"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="d1c6b503"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
