<?xml version="1.0" encoding="UTF-8"?>
<analysis>
	<module name="test.v" action="result">
	<linediff>
 output_file20180323161453.xml  | 49 ++++++++++++++++++++++++++++++++++++++++++
 vfile/subfile/ var_clocktest.v | 13 +++++++++++
 vfile/test.v                   |  6 +++++-
 3 files changed, 67 insertions(+), 1 deletion(-)
	</linediff>
	<outys>

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2016  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.7 (git sha1 61f6811, i686-w64-mingw32.static-gcc 4.9.3 -Os)


yosys> 1. Executing Verilog-2005 frontend.
ERROR: Parser error in line \Desktop\userlabpc\vfile\test.v:1: syntax error, unexpected $end
Parsing Verilog input from `\Desktop\userlabpc\vfile\test.v' to AST representation.
	</outys>
	</module>
</analysis>
