m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/export/home/017/a0171595/FPGA/Project2/simulation/modelsim
vhard_block
Z1 !s110 1545113148
!i10b 1
!s100 o9CaK;=LlJS=aBH;@eLnf1
I8]Fzc[LTfz]YYzKzi0J9D3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1545108092
Z4 8Project2_7_1200mv_100c_slow.vo
Z5 FProject2_7_1200mv_100c_slow.vo
L0 393
Z6 OV;L;10.5b;63
r1
!s85 0
31
Z7 !s108 1545113148.000000
Z8 !s107 Project2_7_1200mv_100c_slow.vo|
Z9 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+.|Project2_7_1200mv_100c_slow.vo|
!i113 1
Z10 o-vlog01compat -work work
Z11 !s92 -vlog01compat -work work +incdir+.
Z12 tCvgOpt 0
vProject2
R1
!i10b 1
!s100 nj=SINMUPIf@ha4oH[USo2
IfaH;5DP0UkV<5g]FoMG4R3
R2
R0
R3
R4
R5
L0 31
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
n@project2
vProject2_vlg_tst
!s110 1545113174
!i10b 1
!s100 i[O87dna]daNfOAoHj0J>2
Ie?Yoicg;NR^o0kALVfXK02
R2
R0
w1545109068
8/export/home/017/a0171595/FPGA/Project2/simulation/modelsim/Project2_test2.vt
F/export/home/017/a0171595/FPGA/Project2/simulation/modelsim/Project2_test2.vt
L0 28
R6
r1
!s85 0
31
!s108 1545113174.000000
!s107 /export/home/017/a0171595/FPGA/Project2/simulation/modelsim/Project2_test2.vt|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/export/home/017/a0171595/FPGA/Project2/simulation/modelsim|/export/home/017/a0171595/FPGA/Project2/simulation/modelsim/Project2_test2.vt|
!i113 1
R10
!s92 -vlog01compat -work work +incdir+/export/home/017/a0171595/FPGA/Project2/simulation/modelsim
R12
n@project2_vlg_tst
