
---------- Begin Simulation Statistics ----------
final_tick                               2261764763500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              117881673                       # Simulator instruction rate (inst/s)
host_mem_usage                                 793676                       # Number of bytes of host memory used
host_op_rate                                117871885                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.00                       # Real time elapsed on the host
host_tick_rate                             1500092418                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   117471625                       # Number of instructions simulated
sim_ops                                     117471625                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001495                       # Number of seconds simulated
sim_ticks                                  1495023000                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.icache.prefetcher.num_hwpf_issued         1186                       # number of hwpf issued
system.cpu0.icache.prefetcher.pfBufferHit           65                       # number of redundant prefetches already in prefetch queue
system.cpu0.icache.prefetcher.pfIdentified         1328                       # number of prefetch candidates identified
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.icache.prefetcher.pfRemovedFull           48                       # number of prefetches dropped due to prefetch queue size
system.cpu0.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::wripir                    1      0.24%      0.24% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      2.86%      3.10% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.48%      3.58% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  369     88.07%     91.65% # number of callpals executed
system.cpu0.kern.callpal::rdps                      4      0.95%     92.60% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.24%     92.84% # number of callpals executed
system.cpu0.kern.callpal::rti                      20      4.77%     97.61% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.15%     99.76% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.24%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   419                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                       628                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                     176     44.90%     44.90% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      2      0.51%     45.41% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.26%     45.66% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    213     54.34%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 392                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      176     49.72%     49.72% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       2      0.56%     50.28% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.28%     50.56% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     175     49.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  354                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              1399074500     96.29%     96.29% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                1160500      0.08%     96.37% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 977500      0.07%     96.44% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               51757000      3.56%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          1452969500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.821596                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.903061                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel               33                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel     0.545455                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.700000                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         242709000     77.89%     77.89% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            68897500     22.11%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.icache.prefetcher.num_hwpf_issued         1459                       # number of hwpf issued
system.cpu1.icache.prefetcher.pfBufferHit           79                       # number of redundant prefetches already in prefetch queue
system.cpu1.icache.prefetcher.pfIdentified         1559                       # number of prefetch candidates identified
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.icache.prefetcher.pfSpanPage            9                       # number of prefetches that crossed the page
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::wripir                    1      0.31%      0.31% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     18.12%     18.44% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.56%     20.00% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  169     52.81%     72.81% # number of callpals executed
system.cpu1.kern.callpal::rdps                      5      1.56%     74.37% # number of callpals executed
system.cpu1.kern.callpal::rti                      71     22.19%     96.56% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.81%     99.37% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.62%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   320                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                       834                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                     107     43.85%     43.85% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      2      0.82%     44.67% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      2      0.82%     45.49% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    133     54.51%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 244                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      107     49.54%     49.54% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       2      0.93%     50.46% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       2      0.93%     51.39% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     105     48.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  216                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              1626920500     98.12%     98.12% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                 939000      0.06%     98.18% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1713000      0.10%     98.28% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               28471000      1.72%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          1658043500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.789474                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.885246                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  6                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.166667                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.693878                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         219492000     15.39%     15.39% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            23268500      1.63%     17.03% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1183110000     82.97%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu2.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu2.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.callpal::swpipl                   32     82.05%     82.05% # number of callpals executed
system.cpu2.kern.callpal::rdps                      4     10.26%     92.31% # number of callpals executed
system.cpu2.kern.callpal::rti                       3      7.69%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                    39                       # number of callpals executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.hwrei                        42                       # number of hwrei instructions executed
system.cpu2.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu2.kern.ipl_count::0                       9     23.68%     23.68% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      2      5.26%     28.95% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      2      5.26%     34.21% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                     25     65.79%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                  38                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        9     40.91%     40.91% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       2      9.09%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       2      9.09%     59.09% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                       9     40.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                   22                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              1650669000     99.56%     99.56% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                 803000      0.05%     99.61% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                1100000      0.07%     99.68% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31                5340000      0.32%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          1657912000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.360000                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch::kernel                3                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.icache.prefetcher.num_hwpf_issued         2719                       # number of hwpf issued
system.cpu3.icache.prefetcher.pfBufferHit           91                       # number of redundant prefetches already in prefetch queue
system.cpu3.icache.prefetcher.pfIdentified         2864                       # number of prefetch candidates identified
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.icache.prefetcher.pfRemovedFull           11                       # number of prefetches dropped due to prefetch queue size
system.cpu3.icache.prefetcher.pfSpanPage           64                       # number of prefetches that crossed the page
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.callpal::wripir                    3      0.49%      0.49% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      8.66%      9.15% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  431     70.42%     79.58% # number of callpals executed
system.cpu3.kern.callpal::rdps                      5      0.82%     80.39% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.16%     80.56% # number of callpals executed
system.cpu3.kern.callpal::rti                     102     16.67%     97.22% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.45%     99.67% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.33%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   612                       # number of callpals executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.hwrei                      1250                       # number of hwrei instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.ipl_count::0                     259     48.32%     48.32% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      2      0.37%     48.69% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.19%     48.88% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    274     51.12%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 536                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      257     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       2      0.39%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.19%     50.39% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     256     49.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  516                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              1658645500     97.55%     97.55% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                1080500      0.06%     97.61% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 566000      0.03%     97.64% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               40064000      2.36%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          1700356000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.992278                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.934307                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.962687                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch::kernel              154                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch_good::kernel     0.623377                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.768924                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        1491555500     86.34%     86.34% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           235959000     13.66%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.disks.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disks.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disks.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disks.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disks.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disks.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4357                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          8287                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                    24054                       # Number of branches fetched
system.switch_cpus0.committedInsts             172118                       # Number of instructions committed
system.switch_cpus0.committedOps               172118                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.data_accesses           12753                       # DTB accesses
system.switch_cpus0.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus0.dtb.data_hits               64375                       # DTB hits
system.switch_cpus0.dtb.data_misses               105                       # DTB misses
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.read_accesses            8141                       # DTB read accesses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_hits               35242                       # DTB read hits
system.switch_cpus0.dtb.read_misses                90                       # DTB read misses
system.switch_cpus0.dtb.write_accesses           4612                       # DTB write accesses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_hits              29133                       # DTB write hits
system.switch_cpus0.dtb.write_misses               15                       # DTB write misses
system.switch_cpus0.idle_fraction            0.777894                       # Percentage of idle cycles
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.fetch_accesses          44313                       # ITB accesses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_hits              44219                       # ITB hits
system.switch_cpus0.itb.fetch_misses               94                       # ITB misses
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.not_idle_fraction        0.222106                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles                 2905260                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      645276.496345                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts        17675                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses           246                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                  246                       # number of float instructions
system.switch_cpus0.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls               4359                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      2259983.503655                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses       166095                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts              166095                       # number of integer instructions
system.switch_cpus0.num_int_register_reads       229745                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       118213                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts              35446                       # Number of load instructions
system.switch_cpus0.num_mem_refs                64641                       # number of memory refs
system.switch_cpus0.num_store_insts             29195                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass         2879      1.67%      1.67% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            99781     57.93%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             176      0.10%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     59.71% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             31      0.02%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     59.73% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           36339     21.10%     80.83% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          29363     17.05%     97.87% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead           99      0.06%     97.93% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite          116      0.07%     98.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          3446      2.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            172230                       # Class of executed instruction
system.switch_cpus1.Branches                    21439                       # Number of branches fetched
system.switch_cpus1.committedInsts             143298                       # Number of instructions committed
system.switch_cpus1.committedOps               143298                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_hits               41301                       # DTB hits
system.switch_cpus1.dtb.data_misses               364                       # DTB misses
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_hits               25864                       # DTB read hits
system.switch_cpus1.dtb.read_misses               326                       # DTB read misses
system.switch_cpus1.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_hits              15437                       # DTB write hits
system.switch_cpus1.dtb.write_misses               38                       # DTB write misses
system.switch_cpus1.idle_fraction            0.828682                       # Percentage of idle cycles
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.fetch_accesses          23839                       # ITB accesses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_hits              23714                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.not_idle_fraction        0.171318                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles                 2903430                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      497409.140075                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts        16585                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                  297                       # number of float instructions
system.switch_cpus1.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls               2899                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      2406020.859925                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses       137808                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts              137808                       # number of integer instructions
system.switch_cpus1.num_int_register_reads       184389                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       105381                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts              26748                       # Number of load instructions
system.switch_cpus1.num_mem_refs                42411                       # number of memory refs
system.switch_cpus1.num_store_insts             15663                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass         2837      1.97%      1.97% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            90641     63.08%     65.06% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             108      0.08%     65.13% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     65.13% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             25      0.02%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     65.15% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           27687     19.27%     84.42% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          15541     10.82%     95.24% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead          137      0.10%     95.33% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite          132      0.09%     95.43% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6572      4.57%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            143683                       # Class of executed instruction
system.switch_cpus2.Branches                      564                       # Number of branches fetched
system.switch_cpus2.committedInsts               3767                       # Number of instructions committed
system.switch_cpus2.committedOps                 3767                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_hits                1291                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_hits                 834                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_hits                457                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.idle_fraction            0.994294                       # Percentage of idle cycles
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.fetch_accesses            541                       # ITB accesses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_hits                541                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.not_idle_fraction        0.005706                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles                 2903252                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      16564.788330                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts          286                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls                158                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      2886687.211670                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses         3578                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts                3578                       # number of integer instructions
system.switch_cpus2.num_int_register_reads         4836                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes         2850                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts                834                       # Number of load instructions
system.switch_cpus2.num_mem_refs                 1294                       # number of memory refs
system.switch_cpus2.num_store_insts               460                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass           24      0.64%      0.64% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu             2218     58.88%     59.52% # Class of executed instruction
system.switch_cpus2.op_class::IntMult              10      0.27%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     59.78% # Class of executed instruction
system.switch_cpus2.op_class::MemRead             875     23.23%     83.01% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite            461     12.24%     95.25% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead            0      0.00%     95.25% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite            0      0.00%     95.25% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess           179      4.75%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total              3767                       # Class of executed instruction
system.switch_cpus3.Branches                    60044                       # Number of branches fetched
system.switch_cpus3.committedInsts             454337                       # Number of instructions committed
system.switch_cpus3.committedOps               454337                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_hits              172072                       # DTB hits
system.switch_cpus3.dtb.data_misses               478                       # DTB misses
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_hits               83524                       # DTB read hits
system.switch_cpus3.dtb.read_misses               372                       # DTB read misses
system.switch_cpus3.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_hits              88548                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.idle_fraction            0.313033                       # Percentage of idle cycles
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.fetch_accesses         162526                       # ITB accesses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_hits             162374                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.not_idle_fraction        0.686967                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles                 2990046                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      2054062.000626                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts        47190                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus3.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls               8663                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      935983.999374                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses       437205                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts              437205                       # number of integer instructions
system.switch_cpus3.num_int_register_reads       631196                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       298544                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts              84364                       # Number of load instructions
system.switch_cpus3.num_mem_refs               173188                       # number of memory refs
system.switch_cpus3.num_store_insts             88824                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass         9725      2.14%      2.14% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           258427     56.82%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             528      0.12%     59.07% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.07% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1172      0.26%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           85461     18.79%     78.17% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          87888     19.32%     97.50% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead         1216      0.27%     97.76% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite         1003      0.22%     97.98% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          9173      2.02%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            454820                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests         9316                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           40                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        28468                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           93                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        62227                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            133                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                656                       # Transaction distribution
system.membus.trans_dist::WriteReq                 18                       # Transaction distribution
system.membus.trans_dist::WriteResp                18                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2381                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1674                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              180                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             94                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3302                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3288                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           656                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           36                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        12231                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        12267                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  12267                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       404800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       404944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  404944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              257                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4250                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4250    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4250                       # Request fanout histogram
system.membus.reqLayer0.occupancy               40500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            17681455                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy           20826734                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.4                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions            7                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 338015333.333333                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 455722354.679177                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value     43397000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    862926000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total            3                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON      8530000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED   1014046000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2260742187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions            2                       # Number of power state transitions
system.switch_cpus3.pwrStateResidencyTicks::ON   1027031000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2260737732500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions            8                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean    290742250                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 384814782.107466                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value     42393000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    863784500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total            4                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON     15203000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED   1162969000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2260586591500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions            7                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 336856666.666667                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 456888445.549166                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value     43308000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    863261000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total            3                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON    256124000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED   1010570000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2260498069500                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               9453                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    475670458.290944                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   479974242.691344                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         4726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39065                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12251154617                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2248018585883                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF    1495023000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24109048                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst         3657                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        24112705                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24109048                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst         3657                       # number of overall hits
system.cpu2.icache.overall_hits::total       24112705                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       394857                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          110                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        394967                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       394857                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          110                       # number of overall misses
system.cpu2.icache.overall_misses::total       394967                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst      1583500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1583500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst      1583500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1583500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24503905                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst         3767                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     24507672                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24503905                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst         3767                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     24507672                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.016114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.029201                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.016116                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.016114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.029201                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.016116                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 14395.454545                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total     4.009196                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 14395.454545                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total     4.009196                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks       394294                       # number of writebacks
system.cpu2.icache.writebacks::total           394294                       # number of writebacks
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          110                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          110                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          110                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          110                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      1473500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1473500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      1473500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1473500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.029201                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.029201                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 13395.454545                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 13395.454545                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 13395.454545                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 13395.454545                       # average overall mshr miss latency
system.cpu2.icache.replacements                394294                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24109048                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst         3657                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       24112705                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       394857                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          110                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       394967                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst      1583500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1583500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24503905                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst         3767                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     24507672                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.016114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.029201                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.016116                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 14395.454545                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total     4.009196                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          110                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          110                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      1473500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1473500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.029201                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 13395.454545                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 13395.454545                       # average ReadReq mshr miss latency
system.cpu2.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          480.689491                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           24462357                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           394455                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            62.015584                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   480.641463                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst     0.048027                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.938753                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.000094                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.938847                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          503                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         49410311                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        49410311                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7281188                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data         1182                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         7282370                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7281188                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data         1182                       # number of overall hits
system.cpu2.dcache.overall_hits::total        7282370                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       290772                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data           75                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        290847                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       290772                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data           75                       # number of overall misses
system.cpu2.dcache.overall_misses::total       290847                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data      1271500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      1271500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data      1271500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      1271500                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7571960                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data         1257                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      7573217                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7571960                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data         1257                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      7573217                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.038401                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.059666                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.038405                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.038401                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.059666                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.038405                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 16953.333333                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total     4.371714                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 16953.333333                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total     4.371714                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       108152                       # number of writebacks
system.cpu2.dcache.writebacks::total           108152                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data           75                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           75                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data           75                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           75                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data            3                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total            3                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data      1196500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      1196500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data      1196500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      1196500                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.059666                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.059666                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 15953.333333                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 15953.333333                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 15953.333333                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 15953.333333                       # average overall mshr miss latency
system.cpu2.dcache.replacements                166985                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4486366                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data          759                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4487125                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       152841                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data           59                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       152900                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data       987000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total       987000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4639207                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data          818                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4640025                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.032946                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.072127                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.032952                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 16728.813559                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total     6.455199                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data           59                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           59                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data       928000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total       928000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.072127                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 15728.813559                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 15728.813559                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2794822                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data          423                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2795245                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data           16                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       137947                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data       284500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total       284500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2932753                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data          439                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2933192                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.047031                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.036446                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.047030                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 17781.250000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total     2.062386                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data           16                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data            3                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            3                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data       268500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       268500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.036446                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 16781.250000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 16781.250000                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        51322                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data           10                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        51332                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        15421                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data            6                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        15427                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data        33000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        33000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        66743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        66759                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231050                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.375000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.231085                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data         5500                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total     2.139107                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data            6                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data        27000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        27000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.375000                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data         4500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        43373                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data            7                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        43380                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data        22185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data            8                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        22193                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data        63000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        63000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        65558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data           15                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        65573                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.338403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.533333                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.338447                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data         7875                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total     2.838733                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data            8                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data        55000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        55000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.533333                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.000122                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data         6875                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         6875                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          720.467461                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7698299                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           275561                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            27.936823                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   720.443006                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data     0.024455                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.703558                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.000024                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.703582                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          621                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          612                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.606445                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         15687280                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        15687280                       # Number of data accesses
system.cpu3.numPwrStateTransitions               6599                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    682923790.845711                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   434588575.449223                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         3299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     7304154500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2252965586000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF    1495023000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14271789                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst       450092                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        14721881                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14271789                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst       450092                       # number of overall hits
system.cpu3.icache.overall_hits::total       14721881                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst       338995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst         4729                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        343724                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst       338995                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst         4729                       # number of overall misses
system.cpu3.icache.overall_misses::total       343724                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     67180000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     67180000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     67180000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     67180000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14610784                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst       454821                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15065605                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14610784                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst       454821                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15065605                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.023202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.010397                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.022815                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.023202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.010397                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.022815                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 14205.963206                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total   195.447510                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 14205.963206                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total   195.447510                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.unused_prefetches             1592                       # number of HardPF blocks evicted w/o reference
system.cpu3.icache.writebacks::.writebacks       345142                       # number of writebacks
system.cpu3.icache.writebacks::total           345142                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst         4725                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         4725                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.icache.prefetcher         1938                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst         4725                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         6663                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     62440500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     62440500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.icache.prefetcher     33959143                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     62440500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     96399643                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.010389                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000314                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.010389                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000442                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 13214.920635                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 13214.920635                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 17522.777606                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 13214.920635                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 14467.903797                       # average overall mshr miss latency
system.cpu3.icache.replacements                345142                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14271789                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst       450092                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       14721881                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst       338995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst         4729                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       343724                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     67180000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     67180000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14610784                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst       454821                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15065605                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.023202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.010397                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.022815                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 14205.963206                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total   195.447510                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst         4725                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         4725                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     62440500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     62440500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.010389                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000314                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 13214.920635                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13214.920635                       # average ReadReq mshr miss latency
system.cpu3.icache.HardPFReq_mshr_misses::.cpu3.icache.prefetcher         1938                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_misses::total         1938                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_miss_latency::.cpu3.icache.prefetcher     33959143                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_latency::total     33959143                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 17522.777606                       # average HardPFReq mshr miss latency
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::total 17522.777606                       # average HardPFReq mshr miss latency
system.cpu3.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          500.799336                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           14897919                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           345147                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            43.163982                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   500.578940                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.cpu3.icache.prefetcher     0.042904                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst     0.177492                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.977693                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.cpu3.icache.prefetcher     0.000084                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.000347                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.978124                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1022          123                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_blocks::1024          388                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::0           51                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::1           25                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::2           47                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          242                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1022     0.240234                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.757812                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         30476868                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        30476868                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4632203                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data       158617                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4790820                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4632203                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data       158617                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4790820                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       202013                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data        11400                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        213413                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       202013                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data        11400                       # number of overall misses
system.cpu3.dcache.overall_misses::total       213413                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data    345866000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    345866000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data    345866000                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    345866000                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      4834216                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data       170017                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5004233                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      4834216                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data       170017                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5004233                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.041788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.067052                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.042646                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.041788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.067052                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.042646                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 30339.122807                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  1620.641667                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 30339.122807                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  1620.641667                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       105299                       # number of writebacks
system.cpu3.dcache.writebacks::total           105299                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data        11400                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        11400                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data        11400                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        11400                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.switch_cpus3.data            6                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total            6                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data    334466000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    334466000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data    334466000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    334466000                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.067052                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002278                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.067052                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002278                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 29339.122807                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 29339.122807                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 29339.122807                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 29339.122807                       # average overall mshr miss latency
system.cpu3.dcache.replacements                147403                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2791094                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data        78017                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2869111                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       109613                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data         4682                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       114295                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data     63448500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     63448500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2900707                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data        82699                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      2983406                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.037788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.056615                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038310                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 13551.580521                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total   555.129271                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data         4682                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4682                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data     58766500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     58766500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.056615                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.001569                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 12551.580521                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 12551.580521                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1841109                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data        80600                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1921709                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        92400                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data         6718                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        99118                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    282417500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    282417500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1933509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data        87318                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2020827                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.047789                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.076937                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.049048                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 42038.925275                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  2849.305878                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data         6718                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         6718                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.switch_cpus3.data            6                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total            6                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    275699500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    275699500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.076937                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.003324                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 41038.925275                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 41038.925275                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        55757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data         1199                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        56956                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        13881                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data           94                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        13975                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data      1187000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      1187000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        69638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data         1293                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        70931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.072699                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.197022                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 12627.659574                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total    84.937388                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data           94                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           94                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data      1093000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1093000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.072699                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.001325                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 11627.659574                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11627.659574                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        48506                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data         1243                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        49749                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data        18262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus3.data           44                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        18306                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus3.data       206500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       206500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        66768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data         1287                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        68055                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.273514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus3.data     0.034188                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.268988                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus3.data  4693.181818                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total    11.280454                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus3.data           44                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           44                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus3.data       162500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       162500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus3.data     0.034188                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.000647                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus3.data  3693.181818                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  3693.181818                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          998.094784                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5121108                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           193953                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            26.403861                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   997.665346                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data     0.429438                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.974283                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.000419                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.974702                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          788                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          113                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         10481415                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        10481415                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13678                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    325241331.164083                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457203308.550865                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6838    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36269518000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2224000222500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF    1495023000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72043147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst       169435                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        72212582                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72043147                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst       169435                       # number of overall hits
system.cpu0.icache.overall_hits::total       72212582                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       501435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst         2795                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        504230                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       501435                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst         2795                       # number of overall misses
system.cpu0.icache.overall_misses::total       504230                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     42914500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     42914500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     42914500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     42914500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     72544582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst       172230                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     72716812                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     72544582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst       172230                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     72716812                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006912                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.016228                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006934                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006912                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.016228                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006934                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 15354.025045                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total    85.108978                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 15354.025045                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total    85.108978                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.unused_prefetches              694                       # number of HardPF blocks evicted w/o reference
system.cpu0.icache.writebacks::.writebacks       504551                       # number of writebacks
system.cpu0.icache.writebacks::total           504551                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst         2793                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         2793                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.icache.prefetcher          870                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst         2793                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         3663                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     40107500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     40107500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.icache.prefetcher     26698922                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     40107500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     66806422                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.016217                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000038                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.016217                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000050                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 14360.007161                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14360.007161                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 30688.416092                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 14360.007161                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 18238.171444                       # average overall mshr miss latency
system.cpu0.icache.replacements                504551                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72043147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst       169435                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       72212582                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       501435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst         2795                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       504230                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     42914500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     42914500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     72544582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst       172230                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     72716812                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006912                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.016228                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006934                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 15354.025045                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total    85.108978                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst         2793                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         2793                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     40107500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     40107500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.016217                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000038                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 14360.007161                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14360.007161                       # average ReadReq mshr miss latency
system.cpu0.icache.HardPFReq_mshr_misses::.cpu0.icache.prefetcher          870                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_misses::total          870                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_miss_latency::.cpu0.icache.prefetcher     26698922                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_latency::total     26698922                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 30688.416092                       # average HardPFReq mshr miss latency
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::total 30688.416092                       # average HardPFReq mshr miss latency
system.cpu0.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.472335                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           72699520                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           504586                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           144.077561                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   511.146836                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.cpu0.icache.prefetcher     0.033151                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst     0.292348                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.998334                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.cpu0.icache.prefetcher     0.000065                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.000571                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998969                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1022           65                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::1           25                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::3           40                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          409                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1022     0.126953                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        145938722                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       145938722                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14725647                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data        58723                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        14784370                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14725647                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data        58723                       # number of overall hits
system.cpu0.dcache.overall_hits::total       14784370                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2583342                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data         4520                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2587862                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2583342                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data         4520                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2587862                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data     57679000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     57679000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data     57679000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     57679000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17308989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data        63243                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17372232                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17308989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data        63243                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17372232                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.071470                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.148965                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.071470                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.148965                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 12760.840708                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total    22.288283                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 12760.840708                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total    22.288283                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1352543                       # number of writebacks
system.cpu0.dcache.writebacks::total          1352543                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data         4520                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4520                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data         4520                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4520                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data            4                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total            4                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data     53159000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     53159000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data     53159000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     53159000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.071470                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000260                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.071470                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000260                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 11760.840708                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 11760.840708                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 11760.840708                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 11760.840708                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2546688                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9770152                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data        32300                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9802452                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2294905                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data         2424                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2297329                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data     27910000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     27910000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12065057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data        34724                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12099781                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.069808                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.189865                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 11514.026403                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total    12.148891                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data         2424                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         2424                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data     25486000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     25486000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.069808                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 10514.026403                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 10514.026403                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4955495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data        26423                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4981918                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data         2096                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       290533                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data     29769000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     29769000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5243932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data        28519                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5272451                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.073495                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.055104                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 14202.767176                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total   102.463403                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data         2096                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2096                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data            4                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data     27673000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     27673000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.073495                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000398                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 13202.767176                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 13202.767176                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data          544                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       206974                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data           88                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        12593                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data      1036000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1036000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       218935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data          632                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       219567                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.057117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.139241                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.057354                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 11772.727273                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total    82.267927                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data           88                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           88                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data       948000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       948000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.139241                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000401                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 10772.727273                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10772.727273                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       207731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data          604                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       208335                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        10991                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data           26                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        11017                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data       141000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       141000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       218722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data          630                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       219352                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.041270                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.050225                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data  5423.076923                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total    12.798402                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data           26                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           26                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data       116000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       116000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.041270                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data  4461.538462                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4461.538462                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.switch_cpus0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus0.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse         1009.076738                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           17795980                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2580865                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.895355                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data  1008.455048                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data     0.621690                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.984819                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.000607                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.985427                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1003                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          997                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.979492                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         38204170                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        38204170                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5023                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    899141386.897650                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   248917814.985338                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2525718000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2257744022500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF    1495023000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5015285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst       142082                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5157367                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5015285                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst       142082                       # number of overall hits
system.cpu1.icache.overall_hits::total        5157367                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst         1601                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         39332                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37731                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst         1601                       # number of overall misses
system.cpu1.icache.overall_misses::total        39332                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     21975000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     21975000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     21975000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     21975000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5053016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst       143683                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5196699                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5053016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst       143683                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5196699                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.011143                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007569                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.011143                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007569                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 13725.796377                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total   558.705380                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 13725.796377                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total   558.705380                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.unused_prefetches              947                       # number of HardPF blocks evicted w/o reference
system.cpu1.icache.writebacks::.writebacks        39856                       # number of writebacks
system.cpu1.icache.writebacks::total            39856                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst         1599                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1599                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.icache.prefetcher         1060                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst         1599                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2659                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     20361500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     20361500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.icache.prefetcher     19148745                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     20361500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     39510245                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.011129                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000308                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.011129                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000512                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 12733.896185                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 12733.896185                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 18064.853774                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 12733.896185                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14859.061677                       # average overall mshr miss latency
system.cpu1.icache.replacements                 39856                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5015285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst       142082                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5157367                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst         1601                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        39332                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     21975000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     21975000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5053016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst       143683                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5196699                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.011143                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007569                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 13725.796377                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total   558.705380                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst         1599                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1599                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     20361500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     20361500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.011129                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000308                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 12733.896185                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 12733.896185                       # average ReadReq mshr miss latency
system.cpu1.icache.HardPFReq_mshr_misses::.cpu1.icache.prefetcher         1060                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_misses::total         1060                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_miss_latency::.cpu1.icache.prefetcher     19148745                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_latency::total     19148745                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 18064.853774                       # average HardPFReq mshr miss latency
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::total 18064.853774                       # average HardPFReq mshr miss latency
system.cpu1.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          499.194250                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5164001                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            39878                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           129.494985                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   498.958840                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.cpu1.icache.prefetcher     0.023196                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst     0.212214                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.974529                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.cpu1.icache.prefetcher     0.000045                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.000414                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.974989                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1022           41                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_blocks::1024          471                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::1           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::3           31                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          440                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1022     0.080078                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.919922                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10433788                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10433788                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1646226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data        38823                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1685049                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1646226                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data        38823                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1685049                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        34720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data         2147                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         36867                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        34720                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data         2147                       # number of overall misses
system.cpu1.dcache.overall_misses::total        36867                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data     50535500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     50535500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data     50535500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     50535500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1680946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data        40970                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1721916                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1680946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data        40970                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1721916                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.020655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.052404                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021410                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.020655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.052404                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021410                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 23537.727061                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  1370.751621                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 23537.727061                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  1370.751621                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        15016                       # number of writebacks
system.cpu1.dcache.writebacks::total            15016                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data         2147                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         2147                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data         2147                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         2147                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data            5                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total            5                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data     48388500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     48388500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data     48388500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     48388500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.052404                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001247                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.052404                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001247                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 22537.727061                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22537.727061                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 22537.727061                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22537.727061                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 24617                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1053400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data        24534                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1077934                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        22764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data         1386                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        24150                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data     14227500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     14227500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1076164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data        25920                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1102084                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.021153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.053472                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021913                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 10265.151515                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total   589.130435                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data         1386                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1386                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data     12841500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     12841500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.053472                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.001258                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data  9265.151515                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  9265.151515                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data        14289                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        607115                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data          761                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        12717                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data     36308000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     36308000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       604782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data        15050                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       619832                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.050565                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.020517                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 47710.906702                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  2855.075883                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data          761                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          761                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data            5                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total            5                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data     35547000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     35547000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.050565                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001228                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 46710.906702                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 46710.906702                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        11844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data          461                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        12305                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data           29                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1003                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data       413000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       413000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        12818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data          490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        13308                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.059184                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.075368                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 14241.379310                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total   411.764706                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data           29                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data       384000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       384000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.059184                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002179                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 13241.379310                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13241.379310                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        11268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data          459                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        11727                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data           31                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1501                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data       152500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       152500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        12738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data          490                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        13228                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.115403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.063265                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.113471                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data  4919.354839                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total   101.598934                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data           31                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           31                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data       122500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       122500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.063265                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.002344                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data  3951.612903                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3951.612903                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus1.data        15000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus1.data        14000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          910.544548                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1737316                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            33882                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            51.275486                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   910.061974                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data     0.482574                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.888732                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.000471                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.889204                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          916                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          909                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          3531702                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         3531702                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             21863                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                18                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               18                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        14911                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        13092                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6775                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             191                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           107                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            298                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9400                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9400                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         13095                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         8768                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        10988                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        12904                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7976                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         5617                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          330                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          179                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        19987                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        34046                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 92027                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       468800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       483104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       340288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       161384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        14080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         4504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       852736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1216432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3541328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            5913                       # Total snoops (count)
system.tol2bus.snoopTraffic                    251968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            35695                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.332568                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.753674                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  28452     79.71%     79.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4162     11.66%     91.37% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1535      4.30%     95.67% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1545      4.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              35695                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           58060583                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            116998                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            165000                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          17212491                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           9997494                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6856489                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5495997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           3239497                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3990496                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.3                       # Layer utilization (%)
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.icache.prefetcher          647                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.icache.prefetcher          981                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.icache.prefetcher         1792                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.inst         2725                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data         3690                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst         1597                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data         1109                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst          109                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data           47                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst         4672                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data         8358                       # number of demand (read+write) hits
system.l2.demand_hits::total                    25727                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.icache.prefetcher          647                       # number of overall hits
system.l2.overall_hits::.cpu1.icache.prefetcher          981                       # number of overall hits
system.l2.overall_hits::.cpu3.icache.prefetcher         1792                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.inst         2725                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data         3690                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst         1597                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data         1109                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst          109                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data           47                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst         4672                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data         8358                       # number of overall hits
system.l2.overall_hits::total                   25727                       # number of overall hits
system.l2.demand_misses::.cpu0.icache.prefetcher          223                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.icache.prefetcher           79                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.icache.prefetcher          146                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.inst           68                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data           80                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data          407                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data            5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst           52                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data         2919                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3982                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.icache.prefetcher          223                       # number of overall misses
system.l2.overall_misses::.cpu1.icache.prefetcher           79                       # number of overall misses
system.l2.overall_misses::.cpu3.icache.prefetcher          146                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.inst           68                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data           80                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst            2                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data          407                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst            1                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data            5                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst           52                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data         2919                       # number of overall misses
system.l2.overall_misses::total                  3982                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.icache.prefetcher     18609258                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.icache.prefetcher      7076908                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.icache.prefetcher     12088371                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.inst      5948500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data      6557000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst        87000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data     32403500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst        83500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data       399500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst      4964500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data    229532500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        317750537                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.icache.prefetcher     18609258                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.icache.prefetcher      7076908                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.icache.prefetcher     12088371                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst      5948500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data      6557000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst        87000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data     32403500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst        83500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data       399500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst      4964500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data    229532500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       317750537                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.icache.prefetcher          870                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.icache.prefetcher         1060                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.icache.prefetcher         1938                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.inst         2793                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data         3770                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst         1599                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data         1516                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst          110                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data           52                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst         4724                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data        11277                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                29709                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.icache.prefetcher          870                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.icache.prefetcher         1060                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.icache.prefetcher         1938                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst         2793                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data         3770                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst         1599                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data         1516                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst          110                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data           52                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst         4724                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data        11277                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               29709                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.icache.prefetcher     0.256322                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.icache.prefetcher     0.074528                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.icache.prefetcher     0.075335                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.024347                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.021220                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.001251                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.268470                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.009091                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.096154                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.011008                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.258845                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.134033                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.icache.prefetcher     0.256322                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.icache.prefetcher     0.074528                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.icache.prefetcher     0.075335                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.024347                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.021220                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.001251                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.268470                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.009091                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.096154                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.011008                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.258845                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.134033                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.icache.prefetcher 83449.587444                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.icache.prefetcher 89581.113924                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.icache.prefetcher 82797.061644                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 87477.941176                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 81962.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst        43500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 79615.479115                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst        83500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data        79900                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst 95471.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 78633.949983                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79796.719488                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.icache.prefetcher 83449.587444                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.icache.prefetcher 89581.113924                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.icache.prefetcher 82797.061644                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 87477.941176                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 81962.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst        43500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 79615.479115                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst        83500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data        79900                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst 95471.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 78633.949983                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79796.719488                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2381                       # number of writebacks
system.l2.writebacks::total                      2381                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.inst            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.icache.prefetcher          223                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.icache.prefetcher           79                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.icache.prefetcher          146                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.inst           67                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data           78                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data          407                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst           52                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data         2918                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3975                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.icache.prefetcher          223                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.icache.prefetcher           79                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.icache.prefetcher          146                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst           67                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data           78                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data          407                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst           52                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data         2918                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3975                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data            4                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data            5                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data            3                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus3.data            6                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           18                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu0.icache.prefetcher     16379258                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.icache.prefetcher      6286908                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.icache.prefetcher     10628371                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst      5261000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data      5684500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data     28333500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst        73500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data       297500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst      4444500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data    200271500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    277660537                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.icache.prefetcher     16379258                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.icache.prefetcher      6286908                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.icache.prefetcher     10628371                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst      5261000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data      5684500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data     28333500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst        73500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data       297500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst      4444500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data    200271500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    277660537                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.icache.prefetcher     0.256322                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.icache.prefetcher     0.074528                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.icache.prefetcher     0.075335                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.023989                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.020690                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.268470                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.009091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.076923                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.011008                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.258757                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.133798                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.icache.prefetcher     0.256322                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.icache.prefetcher     0.074528                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.icache.prefetcher     0.075335                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.023989                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.020690                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.268470                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.009091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.076923                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.011008                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.258757                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.133798                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.icache.prefetcher 73449.587444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.icache.prefetcher 79581.113924                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.icache.prefetcher 72797.061644                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 78522.388060                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 72878.205128                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 69615.479115                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst        73500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data        74375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 85471.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 68633.139136                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69851.707421                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 73449.587444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 79581.113924                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 72797.061644                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 78522.388060                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 72878.205128                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 69615.479115                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst        73500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data        74375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 85471.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 68633.139136                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69851.707421                       # average overall mshr miss latency
system.l2.replacements                           4114                       # number of replacements
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data            4                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data            5                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data            3                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus3.data            6                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total           18                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks        12530                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12530                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        12530                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12530                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         9010                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             9010                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         9010                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         9010                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           26                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            26                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data           14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data           11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data           10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus3.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   42                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus0.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus3.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               42                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_hits::.switch_cpus0.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus3.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus3.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus0.data         1918                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data          316                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data            4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data         3770                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6008                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data           51                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data          392                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data         2875                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3319                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data      3991000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data     30879000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data        84000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data    225829000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     260783000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data         1969                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data          708                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data         6645                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9327                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.025901                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.553672                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.200000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.432656                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.355849                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 78254.901961                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 78772.959184                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data        84000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 78549.217391                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78572.762880                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data           51                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data          392                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data         2875                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3319                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data      3481000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data     26959000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data        74000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data    197079000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    227593000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.025901                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.553672                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.200000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.432656                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.355849                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 68254.901961                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 68772.959184                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data        74000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 68549.217391                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68572.762880                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.icache.prefetcher          647                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.icache.prefetcher          981                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.icache.prefetcher         1792                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus0.inst         2725                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst         1597                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst          109                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst         4672                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              12523                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.icache.prefetcher          223                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.icache.prefetcher           79                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.icache.prefetcher          146                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus0.inst           68                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst           52                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              571                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.icache.prefetcher     18609258                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.icache.prefetcher      7076908                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.icache.prefetcher     12088371                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst      5948500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst        87000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst        83500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst      4964500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     48858037                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.icache.prefetcher          870                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.icache.prefetcher         1060                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.icache.prefetcher         1938                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst         2793                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst         1599                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst          110                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst         4724                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          13094                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.icache.prefetcher     0.256322                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.icache.prefetcher     0.074528                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.icache.prefetcher     0.075335                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.024347                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.001251                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.009091                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.011008                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.043608                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.icache.prefetcher 83449.587444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.icache.prefetcher 89581.113924                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.icache.prefetcher 82797.061644                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 87477.941176                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst        43500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst        83500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst 95471.153846                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85565.739054                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus0.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus1.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.icache.prefetcher          223                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.icache.prefetcher           79                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.icache.prefetcher          146                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst           67                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst           52                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          568                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.icache.prefetcher     16379258                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.icache.prefetcher      6286908                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.icache.prefetcher     10628371                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst      5261000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst        73500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst      4444500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     43073537                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.icache.prefetcher     0.256322                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.icache.prefetcher     0.074528                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.icache.prefetcher     0.075335                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.023989                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.009091                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.011008                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.043379                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 73449.587444                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 79581.113924                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 72797.061644                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 78522.388060                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst        73500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 85471.153846                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75833.691901                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data         1772                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data          793                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data           43                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data         4588                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              7196                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data           29                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data           15                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data           44                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              92                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data      2566000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data      1524500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data       315500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data      3703500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8109500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data         1801                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data          808                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data           47                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data         4632                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          7288                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.016102                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.018564                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.085106                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.009499                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.012623                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 88482.758621                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 101633.333333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data        78875                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 84170.454545                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88146.739130                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus0.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus2.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus3.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data           27                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data           15                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data            3                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data           43                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           88                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data      2203500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data      1374500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data       223500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data      3192500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      6994000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.014992                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.018564                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.063830                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.009283                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.012075                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 81611.111111                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 91633.333333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data        74500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 74244.186047                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79477.272727                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                       68643                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4114                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     16.685221                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     807.752121                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst     1060.653976                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     6097.880603                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.icache.prefetcher   191.517836                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      313.919509                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data     2206.799287                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.icache.prefetcher    57.632169                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst     3179.835095                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data     9878.885166                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst     1352.295014                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data     6416.201930                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.icache.prefetcher    77.005032                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst    58.507468                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data    65.425654                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data   310.726141                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst     0.682956                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data     2.654973                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst    28.632867                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data   660.992203                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.024651                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.032369                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.186093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.icache.prefetcher     0.005845                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.009580                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.067346                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.icache.prefetcher     0.001759                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.097041                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.301480                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.041269                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.195807                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.icache.prefetcher     0.002350                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.001786                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.001997                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.009483                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.000081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.000874                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.020172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           447                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         32321                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          129                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          297                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          611                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2200                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        24289                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5191                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.013641                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.986359                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    442562                       # Number of tag accesses
system.l2.tags.data_accesses                   442562                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.icache.prefetcher        14272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.icache.prefetcher         5056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.icache.prefetcher         9344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst         4288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data         4992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data        26048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.data       184768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             252416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst         4288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus3.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          7680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       152384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          152384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.icache.prefetcher          223                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.icache.prefetcher           79                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.icache.prefetcher          146                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst           67                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data           78                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data          407                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.inst           52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.data         2887                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3944                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2381                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2381                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.icache.prefetcher      9546341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.icache.prefetcher      3381888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.icache.prefetcher      6250071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst      2868183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data      3339079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data     17423143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst        42809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data       171235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.inst      2226053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.data    123588734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             168837536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst      2868183                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst        42809                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus3.inst      2226053                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5137045                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      101927529                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            101927529                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      101927529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.icache.prefetcher      9546341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.icache.prefetcher      3381888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.icache.prefetcher      6250071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst      2868183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data      3339079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data     17423143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst        42809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data       171235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.inst      2226053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.data    123588734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            270765065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2381.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.icache.prefetcher::samples       223.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.icache.prefetcher::samples        79.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.icache.prefetcher::samples       146.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples        67.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples        78.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples       407.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples      2885.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000723450500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          144                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          144                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10483                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2218                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3944                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2381                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3944                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2381                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                86                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                50                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               68                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               90                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              255                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.39                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     41755007                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   19710000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               115667507                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10592.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29342.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3377                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1705                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.61                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3944                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2381                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1216                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    331.473684                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   199.288178                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   329.150065                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          405     33.31%     33.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          290     23.85%     57.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          114      9.38%     66.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           87      7.15%     73.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           62      5.10%     78.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           49      4.03%     82.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           48      3.95%     86.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           31      2.55%     89.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          130     10.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1216                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          144                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.250000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.717518                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     17.016446                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              4      2.78%      2.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            73     50.69%     53.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            37     25.69%     79.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            17     11.81%     90.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47             6      4.17%     95.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             4      2.78%     97.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.69%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.69%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           144                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          144                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.361111                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.343555                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.780990                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              118     81.94%     81.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.69%     82.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               24     16.67%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.69%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           144                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 252288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  150784                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  252416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               152384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       168.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       100.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    168.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    101.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1488519999                       # Total gap between requests
system.mem_ctrls.avgGap                     235339.13                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.icache.prefetcher        14272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.icache.prefetcher         5056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.icache.prefetcher         9344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst         4288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data         4992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data        26048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data          256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.data       184640                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       150784                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.icache.prefetcher 9546341.427523188293                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.icache.prefetcher 3381887.770288483705                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.icache.prefetcher 6250071.069140742533                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 2868183.298852258362                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 3339079.064335464966                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 17423143.322878643870                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 42808.705953018783                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 171234.823812075134                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.inst 2226052.709556976799                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.data 123503116.674459189177                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 100857311.225312247872                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.icache.prefetcher          223                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.icache.prefetcher           79                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.icache.prefetcher          146                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst           67                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data           78                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data          407                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.data         2887                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2381                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.icache.prefetcher      7028028                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.icache.prefetcher      2971992                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.icache.prefetcher      4507246                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst      2507249                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data      2480750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data     11719993                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst        32500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data       130000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.inst      2310000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.data     81979749                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  35570391750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.icache.prefetcher     31515.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.icache.prefetcher     37620.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.icache.prefetcher     30871.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     37421.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     31804.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     28796.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     32500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     32500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.inst     44423.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.data     28396.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14939265.75                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              5897640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3134670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            20177640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            8790480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     118010880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        340597230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        287053920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          783662460                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        524.180872                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    742137485                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     49709250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    703176265                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2784600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1480050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             7968240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            3507840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     118010880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        219436320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        386441760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          739629690                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        494.727967                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1009481986                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     49723000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    435818014                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2261764763500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                  18                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 18                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                40500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               18000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2269937698500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               29829685                       # Simulator instruction rate (inst/s)
host_mem_usage                                 801868                       # Number of bytes of host memory used
host_op_rate                                 29829082                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.07                       # Real time elapsed on the host
host_tick_rate                             1615573128                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   121436035                       # Number of instructions simulated
sim_ops                                     121436035                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006577                       # Number of seconds simulated
sim_ticks                                  6577123000                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.icache.prefetcher.num_hwpf_issued          639                       # number of hwpf issued
system.cpu0.icache.prefetcher.pfBufferHit           52                       # number of redundant prefetches already in prefetch queue
system.cpu0.icache.prefetcher.pfIdentified          768                       # number of prefetch candidates identified
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.icache.prefetcher.pfRemovedFull           67                       # number of prefetches dropped due to prefetch queue size
system.cpu0.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::swpipl                  530     94.98%     94.98% # number of callpals executed
system.cpu0.kern.callpal::rdps                     17      3.05%     98.03% # number of callpals executed
system.cpu0.kern.callpal::rti                      11      1.97%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   558                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                       570                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                      11                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                     229     41.41%     41.41% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      4      0.72%     42.13% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      7      1.27%     43.40% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.18%     43.58% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    312     56.42%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 553                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      229     48.83%     48.83% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       4      0.85%     49.68% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       7      1.49%     51.17% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.21%     51.39% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     228     48.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  469                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              7070957000     97.70%     97.70% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                2903000      0.04%     97.74% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                2806000      0.04%     97.78% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 732500      0.01%     97.79% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              159684000      2.21%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          7237082500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.730769                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.848101                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel               12                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.icache.prefetcher.num_hwpf_issued         1352                       # number of hwpf issued
system.cpu1.icache.prefetcher.pfBufferHit           20                       # number of redundant prefetches already in prefetch queue
system.cpu1.icache.prefetcher.pfIdentified         1392                       # number of prefetch candidates identified
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::wripir                    1      0.17%      0.17% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   15      2.60%      2.77% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.35%      3.12% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  504     87.35%     90.47% # number of callpals executed
system.cpu1.kern.callpal::rdps                     14      2.43%     92.89% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.17%     93.07% # number of callpals executed
system.cpu1.kern.callpal::rti                      30      5.20%     98.27% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      1.56%     99.83% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.17%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   577                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                       874                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                       8                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                     231     42.62%     42.62% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      7      1.29%     43.91% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.18%     44.10% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    303     55.90%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 542                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      231     49.25%     49.25% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       7      1.49%     50.75% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.21%     50.96% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     230     49.04%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  469                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              6109526500     98.96%     98.96% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                2908500      0.05%     99.01% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1169500      0.02%     99.03% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               59895000      0.97%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          6173499500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.759076                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.865314                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel                 24                      
system.cpu1.kern.mode_good::user                   23                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch::kernel               38                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 23                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  8                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.125000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.695652                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         280234500     35.16%     35.16% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           516738500     64.84%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      15                       # number of times the context was actually changed
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.icache.prefetcher.num_hwpf_issued        13361                       # number of hwpf issued
system.cpu2.icache.prefetcher.pfBufferHit          303                       # number of redundant prefetches already in prefetch queue
system.cpu2.icache.prefetcher.pfIdentified        13922                       # number of prefetch candidates identified
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.icache.prefetcher.pfRemovedFull           30                       # number of prefetches dropped due to prefetch queue size
system.cpu2.icache.prefetcher.pfSpanPage          158                       # number of prefetches that crossed the page
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.callpal::wripir                    4      0.08%      0.08% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  187      3.69%      3.77% # number of callpals executed
system.cpu2.kern.callpal::tbi                       7      0.14%      3.91% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 3976     78.47%     82.38% # number of callpals executed
system.cpu2.kern.callpal::rdps                    188      3.71%     86.09% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.02%     86.11% # number of callpals executed
system.cpu2.kern.callpal::rti                     345      6.81%     92.91% # number of callpals executed
system.cpu2.kern.callpal::callsys                  68      1.34%     94.26% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.04%     94.30% # number of callpals executed
system.cpu2.kern.callpal::rdunique                288      5.68%     99.98% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.02%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  5067                       # number of callpals executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.hwrei                      6888                       # number of hwrei instructions executed
system.cpu2.kern.inst.quiesce                     112                       # number of quiesce instructions executed
system.cpu2.kern.ipl_count::0                    1662     38.10%     38.10% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     33      0.76%     38.86% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      7      0.16%     39.02% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.02%     39.04% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   2659     60.96%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                4362                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     1659     49.40%     49.40% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      33      0.98%     50.39% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       7      0.21%     50.60% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.03%     50.63% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    1658     49.37%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 3358                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              6039257000     83.42%     83.42% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               22136000      0.31%     83.72% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                3751500      0.05%     83.78% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 567500      0.01%     83.78% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             1174039500     16.22%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          7239751500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.998195                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.623543                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.769830                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.mode_good::kernel                302                      
system.cpu2.kern.mode_good::user                  303                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch::kernel              531                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                303                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch_good::kernel     0.568738                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.725420                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        8525084000     85.73%     85.73% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user          1419165000     14.27%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     187                       # number of times the context was actually changed
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.icache.prefetcher.num_hwpf_issued           63                       # number of hwpf issued
system.cpu3.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu3.icache.prefetcher.pfIdentified           64                       # number of prefetch candidates identified
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.callpal::swpctx                    3      1.05%      1.05% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  257     89.86%     90.91% # number of callpals executed
system.cpu3.kern.callpal::rdps                     17      5.94%     96.85% # number of callpals executed
system.cpu3.kern.callpal::rti                       9      3.15%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   286                       # number of callpals executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.hwrei                       298                       # number of hwrei instructions executed
system.cpu3.kern.inst.quiesce                      12                       # number of quiesce instructions executed
system.cpu3.kern.ipl_count::0                     101     36.73%     36.73% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      7      2.55%     39.27% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      1.09%     40.36% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    164     59.64%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 275                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      101     47.87%     47.87% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       7      3.32%     51.18% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      1.42%     52.61% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     100     47.39%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  211                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              6791487000     99.33%     99.33% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                2668500      0.04%     99.36% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                2183500      0.03%     99.40% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               41297500      0.60%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          6837636500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.609756                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.767273                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch::kernel               12                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.disks.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disks.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disks.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disks.dma_write_bytes                  1609728                       # Number of bytes transfered via DMA writes.
system.disks.dma_write_full_pages                 191                       # Number of full page size DMA writes.
system.disks.dma_write_txs                        202                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           73                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        43871                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         86486                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                    14388                       # Number of branches fetched
system.switch_cpus0.committedInsts              78012                       # Number of instructions committed
system.switch_cpus0.committedOps                78012                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_hits               22789                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_hits               15238                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_hits               7551                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.idle_fraction            0.965051                       # Percentage of idle cycles
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.fetch_accesses           5841                       # ITB accesses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_hits               5841                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.not_idle_fraction        0.034949                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles                14474311                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      505861.879201                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts         5548                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls               7160                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      13968449.120799                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses        74853                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts               74853                       # number of integer instructions
system.switch_cpus0.num_int_register_reads        95901                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes        59453                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts              15245                       # Number of load instructions
system.switch_cpus0.num_mem_refs                22804                       # number of memory refs
system.switch_cpus0.num_store_insts              7559                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass          414      0.53%      0.53% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            51358     65.83%     66.36% # Class of executed instruction
system.switch_cpus0.op_class::IntMult              63      0.08%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     66.44% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           16285     20.87%     87.32% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite           7573      9.71%     97.03% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0      0.00%     97.03% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0      0.00%     97.03% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          2319      2.97%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total             78012                       # Class of executed instruction
system.switch_cpus1.Branches                    74705                       # Number of branches fetched
system.switch_cpus1.committedInsts             516043                       # Number of instructions committed
system.switch_cpus1.committedOps               516043                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.data_accesses          126380                       # DTB accesses
system.switch_cpus1.dtb.data_acv                   11                       # DTB access violations
system.switch_cpus1.dtb.data_hits              186106                       # DTB hits
system.switch_cpus1.dtb.data_misses               154                       # DTB misses
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.read_accesses           79291                       # DTB read accesses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_hits              110703                       # DTB read hits
system.switch_cpus1.dtb.read_misses               132                       # DTB read misses
system.switch_cpus1.dtb.write_accesses          47089                       # DTB write accesses
system.switch_cpus1.dtb.write_acv                  11                       # DTB write access violations
system.switch_cpus1.dtb.write_hits              75403                       # DTB write hits
system.switch_cpus1.dtb.write_misses               22                       # DTB write misses
system.switch_cpus1.idle_fraction            0.874795                       # Percentage of idle cycles
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.fetch_accesses         369092                       # ITB accesses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_hits             368968                       # ITB hits
system.switch_cpus1.itb.fetch_misses              124                       # ITB misses
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.not_idle_fraction        0.125205                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles                12345505                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      1545719.544153                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts        55457                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses           475                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                  475                       # number of float instructions
system.switch_cpus1.num_fp_register_reads          310                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls              14185                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      10799785.455847                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses       500315                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts              500315                       # number of integer instructions
system.switch_cpus1.num_int_register_reads       684012                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       363588                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts             110976                       # Number of load instructions
system.switch_cpus1.num_mem_refs               186466                       # number of memory refs
system.switch_cpus1.num_store_insts             75490                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass         9697      1.88%      1.88% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           313568     60.74%     62.62% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             216      0.04%     62.66% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     62.66% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             46      0.01%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          111943     21.69%     84.36% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          75484     14.62%     98.98% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead          137      0.03%     99.01% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite          289      0.06%     99.07% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          4825      0.93%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            516208                       # Class of executed instruction
system.switch_cpus2.Branches                   316078                       # Number of branches fetched
system.switch_cpus2.committedInsts            2560141                       # Number of instructions committed
system.switch_cpus2.committedOps              2560141                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.data_accesses          223344                       # DTB accesses
system.switch_cpus2.dtb.data_acv                   24                       # DTB access violations
system.switch_cpus2.dtb.data_hits              771592                       # DTB hits
system.switch_cpus2.dtb.data_misses              1214                       # DTB misses
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.read_accesses          135941                       # DTB read accesses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_hits              420384                       # DTB read hits
system.switch_cpus2.dtb.read_misses               871                       # DTB read misses
system.switch_cpus2.dtb.write_accesses          87403                       # DTB write accesses
system.switch_cpus2.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus2.dtb.write_hits             351208                       # DTB write hits
system.switch_cpus2.dtb.write_misses              343                       # DTB write misses
system.switch_cpus2.idle_fraction            0.144561                       # Percentage of idle cycles
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.fetch_accesses        1047360                       # ITB accesses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_hits            1046818                       # ITB hits
system.switch_cpus2.itb.fetch_misses              542                       # ITB misses
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.not_idle_fraction        0.855439                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles                14480036                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      12386794.072422                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts       212272                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses        174674                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts               174674                       # number of float instructions
system.switch_cpus2.num_fp_register_reads       117526                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes       115966                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls              79507                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      2093241.927578                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses      2330383                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts             2330383                       # number of integer instructions
system.switch_cpus2.num_int_register_reads      3491286                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes      1691761                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts             423114                       # Number of load instructions
system.switch_cpus2.num_mem_refs               775251                       # number of memory refs
system.switch_cpus2.num_store_insts            352137                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass       124691      4.87%      4.87% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu          1502838     58.67%     63.54% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            4620      0.18%     63.72% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     63.72% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd          57934      2.26%     65.98% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp            208      0.01%     65.99% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt          33644      1.31%     67.30% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult           460      0.02%     67.32% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv          11161      0.44%     67.76% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     67.76% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     67.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     67.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     67.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     67.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     67.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     67.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     67.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     67.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     67.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     67.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     67.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     67.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     67.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     67.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     67.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     67.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     67.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     67.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     67.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     67.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     67.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     67.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     67.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     67.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     67.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     67.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     67.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     67.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     67.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     67.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     67.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     67.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     67.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     67.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     67.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     67.76% # Class of executed instruction
system.switch_cpus2.op_class::MemRead          399335     15.59%     83.35% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite         317424     12.39%     95.74% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead        35910      1.40%     97.14% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite        35357      1.38%     98.52% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         37797      1.48%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total           2561379                       # Class of executed instruction
system.switch_cpus3.Branches                     7302                       # Number of branches fetched
system.switch_cpus3.committedInsts              39179                       # Number of instructions committed
system.switch_cpus3.committedOps                39179                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.data_accesses              41                       # DTB accesses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_hits               14127                       # DTB hits
system.switch_cpus3.dtb.data_misses                 3                       # DTB misses
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.read_accesses              41                       # DTB read accesses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_hits                8932                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 3                       # DTB read misses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_hits               5195                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.idle_fraction            0.985476                       # Percentage of idle cycles
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.fetch_accesses           3271                       # ITB accesses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_hits               3271                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.not_idle_fraction        0.014524                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles                13675273                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      198622.504294                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts         4946                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls               1496                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      13476650.495706                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses        37852                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts               37852                       # number of integer instructions
system.switch_cpus3.num_int_register_reads        50739                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes        27452                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts               8952                       # Number of load instructions
system.switch_cpus3.num_mem_refs                14165                       # number of memory refs
system.switch_cpus3.num_store_insts              5213                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass          268      0.68%      0.68% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            23237     59.31%     59.99% # Class of executed instruction
system.switch_cpus3.op_class::IntMult              77      0.20%     60.19% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     60.19% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.03%     60.21% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     60.21% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     60.21% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     60.21% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     60.21% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     60.21% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     60.21% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     60.21% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     60.21% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     60.21% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     60.21% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     60.21% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     60.21% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     60.21% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     60.21% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     60.21% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     60.21% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     60.21% # Class of executed instruction
system.switch_cpus3.op_class::MemRead            9064     23.13%     83.35% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite           5154     13.15%     96.50% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead           66      0.17%     96.67% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite           64      0.16%     96.83% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          1241      3.17%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total             39182                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests        34900                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          153                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        87642                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          949                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       194865                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1102                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   8172935000                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED   8172935000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 669                       # Transaction distribution
system.membus.trans_dist::ReadResp               5691                       # Transaction distribution
system.membus.trans_dist::WriteReq                736                       # Transaction distribution
system.membus.trans_dist::WriteResp               736                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        36659                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5477                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              317                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            137                       # Transaction distribution
system.membus.trans_dist::ReadExReq             13708                       # Transaction distribution
system.membus.trans_dist::ReadExResp            13702                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5023                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         25152                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         1237                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        50440                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        50440                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2809                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        54685                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        57494                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 107934                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1609728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1930176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1932904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3542632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1684                       # Total snoops (count)
system.membus.snoopTraffic                       4672                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             45742                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.028639                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.166791                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   44432     97.14%     97.14% # Request fanout histogram
system.membus.snoop_fanout::1                    1310      2.86%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               45742                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2514500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           233162744                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1668750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   8172935000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          100655716                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.5                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED   8172935000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        25220                       # number of demand (read+write) misses
system.iocache.demand_misses::total             25220                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        25220                       # number of overall misses
system.iocache.overall_misses::total            25220                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2965518899                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2965518899                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2965518899                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2965518899                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        25220                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           25220                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        25220                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          25220                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117585.999167                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117585.999167                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117585.999167                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117585.999167                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          25152                       # number of writebacks
system.iocache.writebacks::total                25152                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        25220                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        25220                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        25220                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        25220                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1703132452                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1703132452                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1703132452                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1703132452                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67531.025059                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67531.025059                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67531.025059                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67531.025059                       # average overall mshr miss latency
system.iocache.replacements                     25220                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           68                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               68                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      8446967                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      8446967                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           68                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             68                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 124220.102941                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 124220.102941                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           68                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           68                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      5046967                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      5046967                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 74220.102941                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 74220.102941                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        25152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2957071932                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2957071932                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        25152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117568.063454                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117568.063454                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        25152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1698085485                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1698085485                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67512.940720                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67512.940720                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   8172935000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  25220                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25220                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226980                       # Number of tag accesses
system.iocache.tags.data_accesses              226980                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions          236                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples          118                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 30148118.644068                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 136394133.454242                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10          118    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    974194500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total          118                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON   5638033000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED   3557478000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2260742187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions           31                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 516875533.333333                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 434842373.614955                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    974223000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total           15                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON   1446833000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED   7753133000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2260737732500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions           37                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples           19                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 466743026.315789                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 401978460.986250                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10           19    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value     28163000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    973300500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total           19                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON    482989500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED   8868117500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2260586591500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions           23                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples           12                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 601424708.333333                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 395825358.405151                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value     27346000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    974084000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total           12                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON   2222532500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED   7217096500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2260498069500                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               9453                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    475670458.290944                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   479974242.691344                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         4726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39065                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12251154617                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2248018585883                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF    9667958000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2269937698500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24109048                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst      2520774                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        26629822                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24109048                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst      2520774                       # number of overall hits
system.cpu2.icache.overall_hits::total       26629822                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       394857                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst        46142                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        440999                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       394857                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst        46142                       # number of overall misses
system.cpu2.icache.overall_misses::total       440999                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst    796488500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    796488500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst    796488500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    796488500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24503905                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst      2566916                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     27070821                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24503905                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst      2566916                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     27070821                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.016114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.017976                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.016291                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.016114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.017976                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.016291                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 17261.681332                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  1806.100467                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 17261.681332                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  1806.100467                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.unused_prefetches             8326                       # number of HardPF blocks evicted w/o reference
system.cpu2.icache.writebacks::.writebacks       449991                       # number of writebacks
system.cpu2.icache.writebacks::total           449991                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           67                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           67                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           67                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           67                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst        46075                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        46075                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.icache.prefetcher         9732                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst        46075                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        55807                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst    749984000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    749984000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.icache.prefetcher    147639771                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst    749984000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    897623771                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.017950                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001702                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.017950                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002062                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 16277.460662                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 16277.460662                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 15170.547781                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 16277.460662                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 16084.429749                       # average overall mshr miss latency
system.cpu2.icache.replacements                449991                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24109048                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst      2520774                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       26629822                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       394857                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst        46142                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       440999                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst    796488500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    796488500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24503905                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst      2566916                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     27070821                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.016114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.017976                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.016291                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 17261.681332                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  1806.100467                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           67                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           67                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst        46075                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        46075                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst    749984000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    749984000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.017950                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001702                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 16277.460662                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 16277.460662                       # average ReadReq mshr miss latency
system.cpu2.icache.HardPFReq_mshr_misses::.cpu2.icache.prefetcher         9732                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_misses::total         9732                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_miss_latency::.cpu2.icache.prefetcher    147639771                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_latency::total    147639771                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 15170.547781                       # average HardPFReq mshr miss latency
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::total 15170.547781                       # average HardPFReq mshr miss latency
system.cpu2.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2269937698500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2269937698500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          480.802225                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           27055915                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           450152                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            60.103954                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   479.318484                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.cpu2.icache.prefetcher     0.146489                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst     1.337251                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.936169                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.cpu2.icache.prefetcher     0.000286                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.002612                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.939067                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1022           36                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_blocks::1024          476                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::1           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::2           22                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          169                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          179                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           57                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1022     0.070312                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         54592306                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        54592306                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2269937698500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7281188                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data       731714                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8012902                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7281188                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data       731714                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8012902                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       290772                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data        29054                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        319826                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       290772                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data        29054                       # number of overall misses
system.cpu2.dcache.overall_misses::total       319826                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data   1399005500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1399005500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data   1399005500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1399005500                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7571960                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data       760768                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      8332728                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7571960                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data       760768                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      8332728                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.038401                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.038190                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.038382                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.038401                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.038190                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.038382                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 48151.906794                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  4374.270697                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 48151.906794                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  4374.270697                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       130779                       # number of writebacks
system.cpu2.dcache.writebacks::total           130779                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data        29054                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        29054                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data        29054                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        29054                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data          925                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          925                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data   1369951500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1369951500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data   1369951500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1369951500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.switch_cpus2.data     61227000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     61227000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.038190                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003487                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.038190                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003487                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 47151.906794                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 47151.906794                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 47151.906794                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 47151.906794                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 66191.351351                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 66191.351351                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements                195641                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4486366                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data       404003                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4890369                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       152841                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data        12160                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       165001                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data    240887500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    240887500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4639207                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data       416163                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      5055370                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.032946                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.029219                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.032639                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 19809.827303                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  1459.915394                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data        12160                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        12160                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.switch_cpus2.data          341                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total          341                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data    228727500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    228727500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data     61227000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     61227000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.029219                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002405                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 18809.827303                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 18809.827303                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 179551.319648                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 179551.319648                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2794822                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data       327711                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3122533                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        16894                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       154825                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   1158118000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1158118000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2932753                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data       344605                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3277358                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.047031                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.049024                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.047241                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 68552.030307                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  7480.174390                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        16894                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        16894                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data          584                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          584                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   1141224000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1141224000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.049024                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.005155                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 67552.030307                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 67552.030307                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        51322                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data         6489                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        57811                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        15421                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data          469                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        15890                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data      7455500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      7455500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        66743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data         6958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        73701                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231050                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.067404                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.215601                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 15896.588486                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total   469.194462                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data          469                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          469                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data      6986500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      6986500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.067404                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.006364                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 14896.588486                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14896.588486                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        43373                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data         6840                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        50213                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data        22185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data           93                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        22278                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data       676000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       676000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        65558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data         6933                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        72491                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.338403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.013414                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.307321                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data  7268.817204                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total    30.343837                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data           93                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           93                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data       583000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       583000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.013414                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.001283                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data  6268.817204                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6268.817204                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2269937698500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          721.145869                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            8426236                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           304436                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            27.678185                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   718.433126                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data     2.712743                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.701595                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.002649                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.704244                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1020                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          624                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          288                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         17263296                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        17263296                       # Number of data accesses
system.cpu3.numPwrStateTransitions               6599                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    682923790.845711                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   434588575.449223                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         3299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     7304154500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2252965586000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF    9667958000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2269937698500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14271789                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst       653236                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        14925025                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14271789                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst       653236                       # number of overall hits
system.cpu3.icache.overall_hits::total       14925025                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst       338995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst         8489                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        347484                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst       338995                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst         8489                       # number of overall misses
system.cpu3.icache.overall_misses::total       347484                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    126320500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    126320500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    126320500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    126320500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14610784                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst       661725                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15272509                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14610784                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst       661725                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15272509                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.023202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.012829                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.022752                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.023202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.012829                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.022752                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 14880.492402                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total   363.528968                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 14880.492402                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total   363.528968                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.unused_prefetches             2315                       # number of HardPF blocks evicted w/o reference
system.cpu3.icache.writebacks::.writebacks       349666                       # number of writebacks
system.cpu3.icache.writebacks::total           349666                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst         8481                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         8481                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.icache.prefetcher         2707                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst         8481                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        11188                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    117803000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    117803000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.icache.prefetcher     45096203                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    117803000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    162899203                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.012817                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000555                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.012817                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000733                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 13890.225209                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 13890.225209                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 16659.107130                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 13890.225209                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 14560.171881                       # average overall mshr miss latency
system.cpu3.icache.replacements                349666                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14271789                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst       653236                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       14925025                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst       338995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst         8489                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       347484                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    126320500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    126320500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14610784                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst       661725                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15272509                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.023202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.012829                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.022752                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 14880.492402                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total   363.528968                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst         8481                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         8481                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    117803000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    117803000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.012817                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000555                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 13890.225209                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13890.225209                       # average ReadReq mshr miss latency
system.cpu3.icache.HardPFReq_mshr_misses::.cpu3.icache.prefetcher         2707                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_misses::total         2707                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_miss_latency::.cpu3.icache.prefetcher     45096203                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_latency::total     45096203                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 16659.107130                       # average HardPFReq mshr miss latency
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::total 16659.107130                       # average HardPFReq mshr miss latency
system.cpu3.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2269937698500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2269937698500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          500.839651                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           15251012                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           349671                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            43.615318                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   498.776629                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.cpu3.icache.prefetcher     0.170751                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst     1.892271                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.974173                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.cpu3.icache.prefetcher     0.000333                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.003696                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.978202                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1022           23                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::3           23                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          484                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1022     0.044922                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         30895201                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        30895201                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2269937698500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4632203                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data       229187                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4861390                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4632203                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data       229187                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4861390                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       202013                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data        16679                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        218692                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       202013                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data        16679                       # number of overall misses
system.cpu3.dcache.overall_misses::total       218692                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data    423930500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    423930500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data    423930500                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    423930500                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      4834216                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data       245866                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5080082                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      4834216                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data       245866                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5080082                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.041788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.067838                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.043049                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.041788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.067838                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.043049                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 25417.021404                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  1938.481975                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 25417.021404                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  1938.481975                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       109484                       # number of writebacks
system.cpu3.dcache.writebacks::total           109484                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data        16679                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        16679                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data        16679                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        16679                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.switch_cpus3.data           35                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total           35                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data    407251500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    407251500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data    407251500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    407251500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::.switch_cpus3.data       680500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total       680500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.067838                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003283                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.067838                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003283                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 24417.021404                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 24417.021404                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 24417.021404                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 24417.021404                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data 19442.857143                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 19442.857143                       # average overall mshr uncacheable latency
system.cpu3.dcache.replacements                152417                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2791094                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data       117748                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2908842                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       109613                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data         7596                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       117209                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data    105171000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    105171000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2900707                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data       125344                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      3026051                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.037788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.060601                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038733                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 13845.576619                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total   897.294576                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data         7596                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         7596                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::.switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data     97575000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     97575000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data       680500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       680500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.060601                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002510                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 12845.576619                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 12845.576619                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data       170125                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       170125                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1841109                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data       111439                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1952548                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        92400                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data         9083                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       101483                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    318759500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    318759500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1933509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data       120522                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2054031                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.047789                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.075364                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.049407                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 35094.076847                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  3141.013766                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data         9083                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         9083                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.switch_cpus3.data           31                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total           31                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    309676500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    309676500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.075364                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.004422                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 34094.076847                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 34094.076847                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        55757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data         1794                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        57551                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        13881                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data          206                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        14087                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data      2661000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      2661000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        69638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data         2000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        71638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.103000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.196641                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 12917.475728                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total   188.897565                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data          206                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          206                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data      2455000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2455000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.103000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.002876                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 11917.475728                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11917.475728                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        48506                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data         1887                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        50393                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data        18262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus3.data          103                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        18365                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus3.data       575000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       575000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        66768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data         1990                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        68758                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.273514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus3.data     0.051759                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.267096                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus3.data  5582.524272                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total    31.309556                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus3.data          103                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          103                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus3.data       472000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       472000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus3.data     0.051759                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.001498                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus3.data  4582.524272                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4582.524272                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2269937698500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          997.710957                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5208571                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           199372                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            26.124887                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   994.073276                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data     3.637681                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.970775                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.003552                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.974327                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          858                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          828                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.837891                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         10641186                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        10641186                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13678                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    325241331.164083                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457203308.550865                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6838    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36269518000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2224000222500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF    9667958000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2269937698500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72043147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst       388131                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        72431278                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72043147                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst       388131                       # number of overall hits
system.cpu0.icache.overall_hits::total       72431278                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       501435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst         4817                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        506252                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       501435                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst         4817                       # number of overall misses
system.cpu0.icache.overall_misses::total       506252                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     74760000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     74760000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     74760000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     74760000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     72544582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst       392948                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     72937530                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     72544582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst       392948                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     72937530                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006912                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.012259                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006941                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006912                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.012259                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006941                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 15520.033216                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total   147.673491                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 15520.033216                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total   147.673491                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.unused_prefetches             2270                       # number of HardPF blocks evicted w/o reference
system.cpu0.icache.writebacks::.writebacks       508410                       # number of writebacks
system.cpu0.icache.writebacks::total           508410                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst            5                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst         4812                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         4812                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.icache.prefetcher         2710                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst         4812                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         7522                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     69911500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     69911500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.icache.prefetcher     66294826                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     69911500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    136206326                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.012246                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000066                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.012246                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000103                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 14528.574397                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14528.574397                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 24463.035424                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 14528.574397                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 18107.727466                       # average overall mshr miss latency
system.cpu0.icache.replacements                508410                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72043147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst       388131                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       72431278                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       501435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst         4817                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       506252                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     74760000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     74760000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     72544582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst       392948                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     72937530                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006912                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.012259                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006941                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 15520.033216                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total   147.673491                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst            5                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst         4812                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         4812                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     69911500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     69911500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.012246                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 14528.574397                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14528.574397                       # average ReadReq mshr miss latency
system.cpu0.icache.HardPFReq_mshr_misses::.cpu0.icache.prefetcher         2710                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_misses::total         2710                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_miss_latency::.cpu0.icache.prefetcher     66294826                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_latency::total     66294826                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 24463.035424                       # average HardPFReq mshr miss latency
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::total 24463.035424                       # average HardPFReq mshr miss latency
system.cpu0.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2269937698500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2269937698500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.474235                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           72897184                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           508445                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           143.372801                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   509.306834                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.cpu0.icache.prefetcher     0.373416                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst     1.793985                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.994740                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.cpu0.icache.prefetcher     0.000729                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.003504                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998973                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1022          173                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_blocks::1024          339                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::0           43                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::2            9                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::3          121                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          313                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1022     0.337891                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.662109                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        146384017                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       146384017                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2269937698500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14725647                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data       119928                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        14845575                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14725647                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data       119928                       # number of overall hits
system.cpu0.dcache.overall_hits::total       14845575                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2583342                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data         7161                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2590503                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2583342                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data         7161                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2590503                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data    101343000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    101343000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data    101343000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    101343000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17308989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data       127089                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17436078                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17308989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data       127089                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17436078                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.056346                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.148571                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.056346                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.148571                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 14152.073733                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total    39.120974                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 14152.073733                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total    39.120974                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1354037                       # number of writebacks
system.cpu0.dcache.writebacks::total          1354037                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data         7161                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7161                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data         7161                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7161                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data          458                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          458                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data     94182000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     94182000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data     94182000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     94182000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.switch_cpus0.data     77536500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     77536500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.056346                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000411                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.056346                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000411                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 13152.073733                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13152.073733                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 13152.073733                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13152.073733                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 169293.668122                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 169293.668122                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements               2549061                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9770152                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data        71486                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9841638                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2294905                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data         4118                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2299023                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data     52902500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     52902500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12065057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data        75604                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12140661                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.054468                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.189366                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 12846.648859                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total    23.010862                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data         4118                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         4118                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.switch_cpus0.data          324                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          324                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data     48784500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     48784500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data     77536500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     77536500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.054468                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000339                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 11846.648859                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 11846.648859                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 239310.185185                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 239310.185185                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4955495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data        48442                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5003937                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data         3043                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       291480                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data     48440500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     48440500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5243932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data        51485                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5295417                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.059105                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.055044                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 15918.665790                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total   166.188075                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data         3043                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         3043                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data          134                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          134                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data     45397500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     45397500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.059105                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000575                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 14918.665790                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 14918.665790                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data         1284                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       207714                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data          139                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        12644                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data      2031000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      2031000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       218935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data         1423                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       220358                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.057117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.097681                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.057379                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 14611.510791                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total   160.629548                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data          139                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          139                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data      1892000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1892000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.097681                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000631                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 13611.510791                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13611.510791                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       207731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data         1237                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       208968                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        10991                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data           83                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        11074                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data       521500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       521500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       218722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data         1320                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       220042                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.062879                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.050327                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data  6283.132530                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total    47.092288                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data           83                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           83                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data       439500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       439500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.062879                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000377                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data  5295.180723                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5295.180723                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.switch_cpus0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus0.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2269937698500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse         1008.791878                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           17846800                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2583549                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.907862                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data  1004.838694                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data     3.953184                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.981288                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.003861                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.985148                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          921                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          916                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.899414                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         38337426                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        38337426                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5023                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    899141386.897650                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   248917814.985338                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2525718000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2257744022500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF    9667958000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2269937698500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5015285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst      1110018                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6125303                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5015285                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst      1110018                       # number of overall hits
system.cpu1.icache.overall_hits::total        6125303                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst         9686                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         47417                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37731                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst         9686                       # number of overall misses
system.cpu1.icache.overall_misses::total        47417                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst    137166500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    137166500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst    137166500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    137166500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5053016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst      1119704                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      6172720                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5053016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst      1119704                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      6172720                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.008651                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007682                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.008651                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007682                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 14161.315300                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  2892.770525                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 14161.315300                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  2892.770525                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.unused_prefetches             3944                       # number of HardPF blocks evicted w/o reference
system.cpu1.icache.writebacks::.writebacks        51383                       # number of writebacks
system.cpu1.icache.writebacks::total            51383                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst         9674                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         9674                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.icache.prefetcher         4515                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst         9674                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        14189                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst    127411000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    127411000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.icache.prefetcher     76683528                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst    127411000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    204094528                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.008640                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001567                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.008640                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002299                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 13170.456895                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13170.456895                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 16984.170100                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 13170.456895                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14383.996617                       # average overall mshr miss latency
system.cpu1.icache.replacements                 51383                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5015285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst      1110018                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6125303                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst         9686                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        47417                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst    137166500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    137166500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5053016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst      1119704                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      6172720                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.008651                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007682                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 14161.315300                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  2892.770525                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst         9674                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         9674                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst    127411000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    127411000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.008640                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001567                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 13170.456895                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13170.456895                       # average ReadReq mshr miss latency
system.cpu1.icache.HardPFReq_mshr_misses::.cpu1.icache.prefetcher         4515                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_misses::total         4515                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_miss_latency::.cpu1.icache.prefetcher     76683528                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_latency::total     76683528                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 16984.170100                       # average HardPFReq mshr miss latency
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::total 16984.170100                       # average HardPFReq mshr miss latency
system.cpu1.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2269937698500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2269937698500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          499.240252                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6137220                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            51408                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           119.382586                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   497.175410                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.cpu1.icache.prefetcher     0.293689                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst     1.771154                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.971046                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.cpu1.icache.prefetcher     0.000574                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.003459                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975079                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1022           85                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_blocks::1024          427                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::3           85                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          424                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1022     0.166016                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.833984                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         12397360                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        12397360                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2269937698500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1646226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data       379197                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2025423                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1646226                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data       379197                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2025423                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        34720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data        18713                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         53433                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        34720                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data        18713                       # number of overall misses
system.cpu1.dcache.overall_misses::total        53433                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data    583727000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    583727000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data    583727000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    583727000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1680946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data       397910                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2078856                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1680946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data       397910                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2078856                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.020655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.047028                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.025703                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.020655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.047028                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.025703                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 31193.662160                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 10924.466154                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 31193.662160                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 10924.466154                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        26817                       # number of writebacks
system.cpu1.dcache.writebacks::total            26817                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data        18713                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        18713                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data        18713                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        18713                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data           19                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total           19                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data    565014000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    565014000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data    565014000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    565014000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.047028                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.009002                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.047028                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.009002                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 30193.662160                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 30193.662160                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 30193.662160                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 30193.662160                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 40991                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1053400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data       210984                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1264384                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        22764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data         8768                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        31532                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data    116265000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    116265000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1076164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data       219752                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1295916                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.021153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.039900                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.024332                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 13260.150547                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  3687.206647                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data         8768                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         8768                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data    107497000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    107497000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.039900                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006766                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 12260.150547                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12260.150547                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data       168213                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        761039                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data         9945                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        21901                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data    467462000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    467462000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       604782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data       178158                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       782940                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.055821                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.027973                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 47004.725993                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 21344.322177                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data         9945                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         9945                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data           19                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total           19                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data    457517000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    457517000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.055821                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.012702                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 46004.725993                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 46004.725993                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        11844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data         2241                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        14085                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data          217                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1191                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data      2609500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      2609500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        12818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data         2458                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15276                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.088283                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.077965                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 12025.345622                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  2191.015953                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data          217                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          217                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data      2392500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2392500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.088283                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.014205                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 11025.345622                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11025.345622                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        11268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data         2326                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        13594                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data          123                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1593                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data       639500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       639500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        12738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data         2449                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15187                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.115403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.050225                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.104892                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data  5199.186992                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total   401.443817                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data          123                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          123                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data       518500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       518500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.050225                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.008099                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data  4215.447154                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4215.447154                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus1.data        20500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        20500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus1.data        18500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        18500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2269937698500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          910.861268                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2088990                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            50416                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            41.435060                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   906.791624                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data     4.069644                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.885539                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.003974                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.889513                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          987                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          986                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.963867                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          4270041                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         4270041                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   8172935000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                669                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             78916                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               736                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              736                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        39096                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        61927                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           13409                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             369                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           185                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            554                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19384                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19384                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         61929                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        16387                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1237                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           10                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         2670                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         1613                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        12667                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        15708                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       167082                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        88484                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3366                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         2076                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                293666                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       113920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        16881                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       540416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       585544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      7128832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      3267283                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       143616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        66204                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               11862696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           21274                       # Total snoops (count)
system.tol2bus.snoopTraffic                    854016                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           118651                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.358210                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.767060                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  91698     77.28%     77.28% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  17120     14.43%     91.71% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   4119      3.47%     95.18% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   5712      4.81%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             118651                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          191610551                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          44670464                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          83541998                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           1198998                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           1683998                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            785496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1336996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           8240489                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           6336995                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             5000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   8172935000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   8172935000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   8172935000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   8172935000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   8172935000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   8172935000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   8172935000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   8172935000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   8172935000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   8172935000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   8172935000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   8172935000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   8172935000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   8172935000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   8172935000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   8172935000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   8172935000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   8172935000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   8172935000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   8172935000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   8172935000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   8172935000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   8172935000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   8172935000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   8172935000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   8172935000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   8172935000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED   8172935000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.icache.prefetcher          242                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.icache.prefetcher          883                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.icache.prefetcher         9345                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.icache.prefetcher           40                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.inst          387                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data           60                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst         3177                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data         4554                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst        43370                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data        13549                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst         1004                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data          448                       # number of demand (read+write) hits
system.l2.demand_hits::total                    77059                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.icache.prefetcher          242                       # number of overall hits
system.l2.overall_hits::.cpu1.icache.prefetcher          883                       # number of overall hits
system.l2.overall_hits::.cpu2.icache.prefetcher         9345                       # number of overall hits
system.l2.overall_hits::.cpu3.icache.prefetcher           40                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.inst          387                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data           60                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst         3177                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data         4554                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst        43370                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data        13549                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst         1004                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data          448                       # number of overall hits
system.l2.overall_hits::total                   77059                       # number of overall hits
system.l2.demand_misses::.cpu0.icache.prefetcher          218                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.icache.prefetcher           88                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.icache.prefetcher          387                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.icache.prefetcher            2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data          109                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst           75                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data          175                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst         2592                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data        14845                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst           76                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data          127                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18737                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.icache.prefetcher          218                       # number of overall misses
system.l2.overall_misses::.cpu1.icache.prefetcher           88                       # number of overall misses
system.l2.overall_misses::.cpu2.icache.prefetcher          387                       # number of overall misses
system.l2.overall_misses::.cpu3.icache.prefetcher            2                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.inst           43                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data          109                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst           75                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data          175                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst         2592                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data        14845                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst           76                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data          127                       # number of overall misses
system.l2.overall_misses::total                 18737                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.icache.prefetcher     17915802                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.icache.prefetcher      7396909                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.icache.prefetcher     33141075                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.icache.prefetcher       200499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.inst      4401500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data      9489500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst      5889000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data     14913500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst    207407500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data   1183129500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst      6427000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data     10965000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1501276785                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.icache.prefetcher     17915802                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.icache.prefetcher      7396909                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.icache.prefetcher     33141075                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.icache.prefetcher       200499                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst      4401500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data      9489500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst      5889000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data     14913500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst    207407500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data   1183129500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst      6427000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data     10965000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1501276785                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.icache.prefetcher          460                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.icache.prefetcher          971                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.icache.prefetcher         9732                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.icache.prefetcher           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.inst          430                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data          169                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst         3252                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data         4729                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst        45962                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data        28394                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst         1080                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data          575                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                95796                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.icache.prefetcher          460                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.icache.prefetcher          971                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.icache.prefetcher         9732                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.icache.prefetcher           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst          430                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data          169                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst         3252                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data         4729                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst        45962                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data        28394                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst         1080                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data          575                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               95796                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.icache.prefetcher     0.473913                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.icache.prefetcher     0.090628                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.icache.prefetcher     0.039766                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.icache.prefetcher     0.047619                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.100000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.644970                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.023063                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.037006                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.056394                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.522822                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.070370                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.220870                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.195593                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.icache.prefetcher     0.473913                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.icache.prefetcher     0.090628                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.icache.prefetcher     0.039766                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.icache.prefetcher     0.047619                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.100000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.644970                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.023063                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.037006                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.056394                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.522822                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.070370                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.220870                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.195593                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.icache.prefetcher 82182.577982                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.icache.prefetcher 84055.784091                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.icache.prefetcher 85635.852713                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.icache.prefetcher 100249.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 102360.465116                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 87059.633028                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst        78520                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data        85220                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 80018.325617                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 79698.854833                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst 84565.789474                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 86338.582677                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80123.647596                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.icache.prefetcher 82182.577982                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.icache.prefetcher 84055.784091                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.icache.prefetcher 85635.852713                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.icache.prefetcher 100249.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 102360.465116                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 87059.633028                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst        78520                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data        85220                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 80018.325617                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 79698.854833                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst 84565.789474                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 86338.582677                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80123.647596                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               11507                       # number of writebacks
system.l2.writebacks::total                     11507                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.icache.prefetcher          218                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.icache.prefetcher           88                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.icache.prefetcher          387                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.icache.prefetcher            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data          109                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst           75                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data          175                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst         2592                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data        14845                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst           76                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data          127                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18737                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.icache.prefetcher          218                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.icache.prefetcher           88                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.icache.prefetcher          387                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.icache.prefetcher            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data          109                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst           75                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data          175                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst         2592                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data        14845                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst           76                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data          127                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18737                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data          450                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data            9                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data          920                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus3.data           26                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1405                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu0.icache.prefetcher     15735802                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.icache.prefetcher      6516909                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.icache.prefetcher     29271075                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.icache.prefetcher       180499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst      3971500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data      8399500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst      5139000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data     13163500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst    181487500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data   1034679500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst      5667000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data      9695000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1313906785                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.icache.prefetcher     15735802                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.icache.prefetcher      6516909                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.icache.prefetcher     29271075                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.icache.prefetcher       180499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst      3971500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data      8399500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst      5139000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data     13163500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst    181487500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data   1034679500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst      5667000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data      9695000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1313906785                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus0.data     73494000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus2.data     56951500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus3.data       630500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    131076000                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu0.icache.prefetcher     0.473913                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.icache.prefetcher     0.090628                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.icache.prefetcher     0.039766                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.icache.prefetcher     0.047619                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.100000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.644970                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.023063                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.037006                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.056394                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.522822                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.070370                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.220870                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.195593                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.icache.prefetcher     0.473913                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.icache.prefetcher     0.090628                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.icache.prefetcher     0.039766                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.icache.prefetcher     0.047619                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.100000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.644970                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.023063                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.037006                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.056394                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.522822                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.070370                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.220870                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.195593                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.icache.prefetcher 72182.577982                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.icache.prefetcher 74055.784091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.icache.prefetcher 75635.852713                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.icache.prefetcher 90249.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 92360.465116                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 77059.633028                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst        68520                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data        75220                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 70018.325617                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 69698.854833                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 74565.789474                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 76338.582677                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70123.647596                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 72182.577982                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 74055.784091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 75635.852713                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 90249.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 92360.465116                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 77059.633028                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst        68520                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data        75220                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 70018.325617                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 69698.854833                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 74565.789474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 76338.582677                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70123.647596                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data       163320                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 61903.804348                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data        24250                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 93292.526690                       # average overall mshr uncacheable latency
system.l2.replacements                          17754                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.switch_cpus0.data          324                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus2.data          341                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          669                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data     73494000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data     56951500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data       630500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    131076000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 226833.333333                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 167013.196481                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data       157625                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 195928.251121                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data          126                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data            9                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data          579                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus3.data           22                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          736                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks        27589                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            27589                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        27589                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        27589                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        42037                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            42037                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        42037                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        42037                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data           39                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data           16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data           53                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus3.data           24                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  132                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus2.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus3.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  3                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus2.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus3.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        59000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus0.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data           55                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus3.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              135                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus2.data     0.036364                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus3.data     0.040000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.022222                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus2.data        14750                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus3.data        29500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 19666.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus2.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus3.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        39000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        19500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        58500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.036364                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.040000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.022222                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19500                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.switch_cpus0.data           14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data            9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data           16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus3.data            9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 48                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.switch_cpus2.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus2.data        74500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        74500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus3.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             51                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus2.data     0.157895                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.058824                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus2.data 24833.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 24833.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus2.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus2.data        75000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        75000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.157895                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.058824                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        25000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        25000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus0.data            5                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data         2315                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data         3013                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data          149                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5482                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data           20                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data           67                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data        13650                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data           45                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               13782                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data      1790500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data      5538000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data   1082950000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data      3760000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1094038500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data           25                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data         2382                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data        16663                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data          194                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19264                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.800000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.028128                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.819180                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.231959                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.715428                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data        89525                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 82656.716418                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 79336.996337                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 83555.555556                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79381.693513                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data           20                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data           67                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data        13650                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data           45                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          13782                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data      1590500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data      4868000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data    946450000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data      3310000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    956218500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.800000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.028128                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.819180                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.231959                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.715428                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data        79525                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 72656.716418                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 69336.996337                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 73555.555556                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69381.693513                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.icache.prefetcher          242                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.icache.prefetcher          883                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.icache.prefetcher         9345                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.icache.prefetcher           40                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus0.inst          387                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst         3177                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst        43370                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst         1004                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              58448                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.icache.prefetcher          218                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.icache.prefetcher           88                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.icache.prefetcher          387                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.icache.prefetcher            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus0.inst           43                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst           75                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst         2592                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst           76                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3481                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.icache.prefetcher     17915802                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.icache.prefetcher      7396909                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.icache.prefetcher     33141075                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.icache.prefetcher       200499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst      4401500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst      5889000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst    207407500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst      6427000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    282779285                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.icache.prefetcher          460                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.icache.prefetcher          971                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.icache.prefetcher         9732                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.icache.prefetcher           42                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst          430                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst         3252                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst        45962                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst         1080                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          61929                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.icache.prefetcher     0.473913                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.icache.prefetcher     0.090628                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.icache.prefetcher     0.039766                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.icache.prefetcher     0.047619                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.100000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.023063                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.056394                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.070370                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.056210                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.icache.prefetcher 82182.577982                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.icache.prefetcher 84055.784091                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.icache.prefetcher 85635.852713                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.icache.prefetcher 100249.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 102360.465116                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst        78520                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 80018.325617                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst 84565.789474                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81235.071818                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.icache.prefetcher          218                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.icache.prefetcher           88                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.icache.prefetcher          387                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.icache.prefetcher            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst           43                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst           75                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst         2592                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst           76                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3481                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.icache.prefetcher     15735802                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.icache.prefetcher      6516909                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.icache.prefetcher     29271075                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.icache.prefetcher       180499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst      3971500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst      5139000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst    181487500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst      5667000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    247969285                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.icache.prefetcher     0.473913                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.icache.prefetcher     0.090628                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.icache.prefetcher     0.039766                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.icache.prefetcher     0.047619                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.100000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.023063                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.056394                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.070370                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.056210                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 72182.577982                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 74055.784091                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 75635.852713                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 90249.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 92360.465116                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst        68520                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 70018.325617                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 74565.789474                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71235.071818                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data           55                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data         2239                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data        10536                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data          299                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             13129                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data           89                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data          108                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data         1195                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data           82                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1474                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data      7699000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data      9375500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data    100179500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data      7205000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    124459000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data          144                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data         2347                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data        11731                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data          381                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         14603                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.618056                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.046016                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.101867                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.215223                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.100938                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 86505.617978                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 86810.185185                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 83832.217573                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 87865.853659                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84436.227951                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data           89                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data          108                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data         1195                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data           82                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1474                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data      6809000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data      8295500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data     88229500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data      6385000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    109719000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.618056                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.046016                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.101867                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.215223                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.100938                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 76505.617978                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 76810.185185                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 73832.217573                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 77865.853659                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74436.227951                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   8172935000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32522.010136                       # Cycle average of tags in use
system.l2.tags.total_refs                      232182                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18991                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.225896                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     695.612755                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      842.145577                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     3116.870276                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.icache.prefetcher   329.354193                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      177.859848                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data     1472.654393                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.icache.prefetcher   253.015807                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst     1791.876968                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data     5335.846147                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.icache.prefetcher   194.278231                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst     1197.529825                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data     4770.870957                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.icache.prefetcher   147.234771                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst    75.362924                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data   160.761723                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst    73.509601                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data  4513.691954                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst  1519.899795                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data  3961.338856                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst   102.173154                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data  1790.122379                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.021228                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.025700                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.095119                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.icache.prefetcher     0.010051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.005428                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.044942                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.icache.prefetcher     0.007721                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.054684                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.162837                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.icache.prefetcher     0.005929                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.036546                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.145595                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.icache.prefetcher     0.004493                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.002300                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.004906                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.002243                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.137747                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.046384                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.120890                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.003118                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.054630                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992493                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1101                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         31667                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         1020                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          587                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6369                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        14644                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        10051                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.033600                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.966400                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1368119                       # Number of tag accesses
system.l2.tags.data_accesses                  1368119                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   8172935000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.icache.prefetcher        13952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.icache.prefetcher         5632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.icache.prefetcher        24768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.icache.prefetcher          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst         2752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data         6976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst         4800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data        11200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst       165568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data       945024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.data         8064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1193728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst         2752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst         4800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst       165568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus3.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        177984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2346176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2346176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.icache.prefetcher          218                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.icache.prefetcher           88                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.icache.prefetcher          387                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.icache.prefetcher            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst           43                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data          109                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst           75                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data          175                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst         2587                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data        14766                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.inst           76                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.data          126                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18652                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        36659                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              36659                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.icache.prefetcher      2121292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.icache.prefetcher       856301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.icache.prefetcher      3765780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.icache.prefetcher        19461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst       418420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data      1060646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst       729802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data      1702872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst     25173317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data    143683492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.inst       739533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.data      1226068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             181496986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst       418420                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst       729802                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst     25173317                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus3.inst       739533                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         27061072                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      356717671                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            356717671                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      356717671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.icache.prefetcher      2121292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.icache.prefetcher       856301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.icache.prefetcher      3765780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.icache.prefetcher        19461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst       418420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data      1060646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst       729802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data      1702872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst     25173317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data    143683492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.inst       739533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.data      1226068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            538214657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     36659.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.icache.prefetcher::samples       218.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.icache.prefetcher::samples        88.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.icache.prefetcher::samples       387.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.icache.prefetcher::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples        43.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples       109.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        75.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples       174.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      2585.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     14763.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples        76.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples       126.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001271146500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1082                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1082                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               55219                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              36353                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       18652                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      36659                       # Number of write requests accepted
system.mem_ctrls.readBursts                     18652                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    36659                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2124                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.20                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    200429546                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   93230000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               550042046                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10749.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29499.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        13                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    15758                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   31928                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 18652                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                36659                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   18259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     33                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         7608                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    465.177708                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   273.837449                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   403.653858                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2026     26.63%     26.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1463     19.23%     45.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          688      9.04%     54.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          374      4.92%     59.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          306      4.02%     63.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          252      3.31%     67.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          176      2.31%     69.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          171      2.25%     71.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2152     28.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         7608                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1082                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.235675                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     17.881688                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            395     36.51%     36.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           552     51.02%     87.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47            97      8.96%     96.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            28      2.59%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             2      0.18%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             2      0.18%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            1      0.09%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            2      0.18%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            2      0.18%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1082                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1082                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      33.876155                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     24.733443                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     35.603732                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19           717     66.27%     66.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            13      1.20%     67.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27             8      0.74%     68.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            10      0.92%     69.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35           116     10.72%     79.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             9      0.83%     80.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            15      1.39%     82.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             5      0.46%     82.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             3      0.28%     82.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             5      0.46%     83.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             6      0.55%     83.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             2      0.18%     84.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             2      0.18%     84.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             3      0.28%     84.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             4      0.37%     84.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             8      0.74%     85.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             3      0.28%     85.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             9      0.83%     86.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99           108      9.98%     96.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            8      0.74%     97.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            1      0.09%     97.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            2      0.18%     97.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            5      0.46%     98.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-139            1      0.09%     98.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-163            1      0.09%     98.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::172-175            3      0.28%     98.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-179            1      0.09%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::180-183            1      0.09%     98.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::184-187            1      0.09%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-195            1      0.09%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::196-199            2      0.18%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-211            1      0.09%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-227            7      0.65%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::228-231            1      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1082                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1193344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2345856                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1193728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2346176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       181.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       356.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    181.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    356.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6579767001                       # Total gap between requests
system.mem_ctrls.avgGap                     118959.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.icache.prefetcher        13952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.icache.prefetcher         5632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.icache.prefetcher        24768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.icache.prefetcher          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst         2752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data         6976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst         4800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data        11136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst       165440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data       944832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.inst         4864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.data         8064                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2345856                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.icache.prefetcher 2121292.242824104149                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.icache.prefetcher 856301.455818904447                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.icache.prefetcher 3765780.265930863563                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.icache.prefetcher 19461.396723156919                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 418420.029547873768                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 1060646.121412052074                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 729802.377118384466                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 1693141.514914651867                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 25153855.264680318534                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 143654299.911982804537                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.inst 739533.075479962863                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.data 1226067.993558885995                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 356669017.745296835899                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.icache.prefetcher          218                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.icache.prefetcher           88                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.icache.prefetcher          387                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.icache.prefetcher            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst           43                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data          109                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst           75                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data          175                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst         2587                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data        14766                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.inst           76                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.data          126                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        36659                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.icache.prefetcher      6599015                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.icache.prefetcher      2834753                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.icache.prefetcher     13028031                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.icache.prefetcher        95999                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst      2172500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data      3919250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst      2059500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data      5990250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst     75292499                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data    430996249                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.inst      2541500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.data      4512500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 157141293499                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.icache.prefetcher     30270.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.icache.prefetcher     32213.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.icache.prefetcher     33664.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.icache.prefetcher     47999.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     50523.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     35956.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     27460.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     34230.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     29104.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     29188.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.inst     33440.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.data     35813.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4286567.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             29788080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             15817560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            72385320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           93542400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     519370800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1256024070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1469101920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3456030150                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        525.462296                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3797624971                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    219700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2562900530                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             24590160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             13054800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            60854220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           97791480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     519370800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1188321750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1527681120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3431664330                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        521.757664                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3950402486                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    219700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2414203264                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   8172935000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  737                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 737                       # Transaction distribution
system.iobus.trans_dist::WriteReq               25888                       # Transaction distribution
system.iobus.trans_dist::WriteResp              25888                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          282                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           30                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          854                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1584                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2810                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50440                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50440                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   53250                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          240                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           43                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          427                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          891                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2729                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1610272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1610272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1613001                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               286000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                48500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25288000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2074000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           130883899                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               2.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1452000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              697500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               30500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               25657891361500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1445299                       # Simulator instruction rate (inst/s)
host_mem_usage                                 810060                       # Number of bytes of host memory used
host_op_rate                                  1445299                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 45062.21                       # Real time elapsed on the host
host_tick_rate                              519014750                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 65128374060                       # Number of instructions simulated
sim_ops                                   65128374060                       # Number of ops (including micro ops) simulated
sim_seconds                                 23.387954                       # Number of seconds simulated
sim_ticks                                23387953663000                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.icache.prefetcher.num_hwpf_issued     11802592                       # number of hwpf issued
system.cpu0.icache.prefetcher.pfBufferHit       422332                       # number of redundant prefetches already in prefetch queue
system.cpu0.icache.prefetcher.pfIdentified     12576281                       # number of prefetch candidates identified
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.icache.prefetcher.pfRemovedFull         4490                       # number of prefetches dropped due to prefetch queue size
system.cpu0.icache.prefetcher.pfSpanPage       205079                       # number of prefetches that crossed the page
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::wripir                  102      0.02%      0.02% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  260      0.06%      0.08% # number of callpals executed
system.cpu0.kern.callpal::swpipl               394713     83.72%     83.79% # number of callpals executed
system.cpu0.kern.callpal::rdps                  48949     10.38%     94.18% # number of callpals executed
system.cpu0.kern.callpal::rti                   25096      5.32%     99.50% # number of callpals executed
system.cpu0.kern.callpal::callsys                 276      0.06%     99.56% # number of callpals executed
system.cpu0.kern.callpal::rdunique               2089      0.44%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                471485                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                   1961147                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                    1847                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                  102251     23.04%     23.04% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                  23949      5.40%     28.43% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    117      0.03%     28.46% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                 317558     71.54%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total              443875                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                   102251     44.75%     44.75% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                   23949     10.48%     55.24% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     117      0.05%     55.29% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                  102159     44.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total               228476                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            23276710095500     99.53%     99.53% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22            13756215500      0.06%     99.59% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30              108358000      0.00%     99.59% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            96717288000      0.41%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        23387291957000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.321702                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.514730                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel              23222                      
system.cpu0.kern.mode_good::user                23222                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel            25355                       # number of protection mode switches
system.cpu0.kern.mode_switch::user              23222                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel     0.915875                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.956090                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      1845791506500      7.89%      7.89% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        21546327731000     92.11%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     260                       # number of times the context was actually changed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.icache.prefetcher.num_hwpf_issued     10568576                       # number of hwpf issued
system.cpu1.icache.prefetcher.pfBufferHit       368890                       # number of redundant prefetches already in prefetch queue
system.cpu1.icache.prefetcher.pfIdentified     11257474                       # number of prefetch candidates identified
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.icache.prefetcher.pfRemovedFull         3425                       # number of prefetches dropped due to prefetch queue size
system.cpu1.icache.prefetcher.pfSpanPage       193502                       # number of prefetches that crossed the page
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::wripir                   35      0.01%      0.01% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  257      0.06%      0.07% # number of callpals executed
system.cpu1.kern.callpal::tbi                       1      0.00%      0.07% # number of callpals executed
system.cpu1.kern.callpal::swpipl               338014     81.85%     81.92% # number of callpals executed
system.cpu1.kern.callpal::rdps                  48089     11.64%     93.56% # number of callpals executed
system.cpu1.kern.callpal::rti                   24710      5.98%     99.54% # number of callpals executed
system.cpu1.kern.callpal::callsys                 233      0.06%     99.60% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.00%     99.60% # number of callpals executed
system.cpu1.kern.callpal::rdunique               1652      0.40%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                412992                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                   1827658                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                    3840                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                   98477     25.46%     25.46% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                  23949      6.19%     31.65% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    143      0.04%     31.69% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                 264247     68.31%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total              386816                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    98477     44.58%     44.58% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                   23949     10.84%     55.42% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     143      0.06%     55.48% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   98338     44.52%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total               220907                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            23309427131000     99.67%     99.67% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22            13581280500      0.06%     99.72% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30              135114500      0.00%     99.72% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            64552107500      0.28%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        23387695633500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.372144                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.571091                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel              20981                      
system.cpu1.kern.mode_good::user                20889                      
system.cpu1.kern.mode_good::idle                   92                      
system.cpu1.kern.mode_switch::kernel            21070                       # number of protection mode switches
system.cpu1.kern.mode_switch::user              20889                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               3897                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel     0.995776                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.023608                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.915082                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel      100278916000      0.44%      0.44% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        19718121300000     86.50%     86.94% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        2978000612500     13.06%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     257                       # number of times the context was actually changed
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.icache.prefetcher.num_hwpf_issued     11163829                       # number of hwpf issued
system.cpu2.icache.prefetcher.pfBufferHit       399144                       # number of redundant prefetches already in prefetch queue
system.cpu2.icache.prefetcher.pfIdentified     11896579                       # number of prefetch candidates identified
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.icache.prefetcher.pfRemovedFull         4534                       # number of prefetches dropped due to prefetch queue size
system.cpu2.icache.prefetcher.pfSpanPage       197133                       # number of prefetches that crossed the page
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.callpal::wripir                  149      0.04%      0.04% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  318      0.07%      0.11% # number of callpals executed
system.cpu2.kern.callpal::tbi                       1      0.00%      0.11% # number of callpals executed
system.cpu2.kern.callpal::swpipl               348395     81.88%     81.99% # number of callpals executed
system.cpu2.kern.callpal::rdps                  48815     11.47%     93.46% # number of callpals executed
system.cpu2.kern.callpal::rti                   25509      5.99%     99.45% # number of callpals executed
system.cpu2.kern.callpal::callsys                 275      0.06%     99.52% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.00%     99.52% # number of callpals executed
system.cpu2.kern.callpal::rdunique               2046      0.48%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                425509                       # number of callpals executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.hwrei                   1855582                       # number of hwrei instructions executed
system.cpu2.kern.inst.quiesce                    2798                       # number of quiesce instructions executed
system.cpu2.kern.ipl_count::0                  102329     25.71%     25.71% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    106      0.03%     25.73% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                  23949      6.02%     31.75% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                    124      0.03%     31.78% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                 271548     68.22%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total              398056                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                   102290     44.72%     44.72% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     106      0.05%     44.77% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                   23949     10.47%     55.24% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                     124      0.05%     55.29% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                  102253     44.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total               228722                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            23303527928000     99.64%     99.64% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               79089000      0.00%     99.64% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22            13697943000      0.06%     99.70% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30               95664500      0.00%     99.70% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            70512953500      0.30%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        23387913578000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999619                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.376556                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.574598                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.mode_good::kernel              22920                      
system.cpu2.kern.mode_good::user                22920                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch::kernel            25827                       # number of protection mode switches
system.cpu2.kern.mode_switch::user              22920                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch_good::kernel     0.887443                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.940366                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      2464201517000     10.54%     10.54% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        20923712061000     89.46%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     318                       # number of times the context was actually changed
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.icache.prefetcher.num_hwpf_issued     11270473                       # number of hwpf issued
system.cpu3.icache.prefetcher.pfBufferHit       402485                       # number of redundant prefetches already in prefetch queue
system.cpu3.icache.prefetcher.pfIdentified     12014993                       # number of prefetch candidates identified
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.icache.prefetcher.pfRemovedFull         3792                       # number of prefetches dropped due to prefetch queue size
system.cpu3.icache.prefetcher.pfSpanPage       195743                       # number of prefetches that crossed the page
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.callpal::wripir                  184      0.04%      0.04% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  306      0.07%      0.12% # number of callpals executed
system.cpu3.kern.callpal::tbi                       1      0.00%      0.12% # number of callpals executed
system.cpu3.kern.callpal::swpipl               339303     81.75%     81.87% # number of callpals executed
system.cpu3.kern.callpal::rdps                  48318     11.64%     93.52% # number of callpals executed
system.cpu3.kern.callpal::rti                   24886      6.00%     99.51% # number of callpals executed
system.cpu3.kern.callpal::callsys                 304      0.07%     99.58% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.00%     99.59% # number of callpals executed
system.cpu3.kern.callpal::rdunique               1722      0.41%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                415025                       # number of callpals executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.hwrei                   1758701                       # number of hwrei instructions executed
system.cpu3.kern.inst.quiesce                    4714                       # number of quiesce instructions executed
system.cpu3.kern.ipl_count::0                   99346     25.59%     25.59% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                  23949      6.17%     31.76% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    141      0.04%     31.79% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                 264815     68.21%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total              388251                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                    99307     44.60%     44.60% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                   23949     10.76%     55.36% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     141      0.06%     55.42% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                   99252     44.58%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total               222649                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            23308342540500     99.66%     99.66% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22            13284382000      0.06%     99.72% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30              115995000      0.00%     99.72% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31            65948753500      0.28%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        23387691671000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.999607                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.374798                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.573467                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.mode_good::kernel              20280                      
system.cpu3.kern.mode_good::user                20280                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch::kernel            25192                       # number of protection mode switches
system.cpu3.kern.mode_switch::user              20280                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch_good::kernel     0.805017                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.891977                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      2197248063000     10.39%     10.39% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        18944038357000     89.61%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     306                       # number of times the context was actually changed
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.disks.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disks.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disks.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disks.dma_write_bytes                 11272192                       # Number of bytes transfered via DMA writes.
system.disks.dma_write_full_pages                1374                       # Number of full page size DMA writes.
system.disks.dma_write_txs                       1378                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          816                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9251289                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      18458078                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                274335718                       # Number of branches fetched
system.switch_cpus0.committedInsts        17233699374                       # Number of instructions committed
system.switch_cpus0.committedOps          17233699374                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.data_accesses      3639017263                       # DTB accesses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_hits          3657156482                       # DTB hits
system.switch_cpus0.dtb.data_misses           1111949                       # DTB misses
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.read_accesses      3143567882                       # DTB read accesses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_hits          3154256782                       # DTB read hits
system.switch_cpus0.dtb.read_misses           1065990                       # DTB read misses
system.switch_cpus0.dtb.write_accesses      495449381                       # DTB write accesses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_hits          502899700                       # DTB write hits
system.switch_cpus0.dtb.write_misses            45959                       # DTB write misses
system.switch_cpus0.idle_fraction            0.072281                       # Percentage of idle cycles
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.fetch_accesses    17185046923                       # ITB accesses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_hits        17184693285                       # ITB hits
system.switch_cpus0.itb.fetch_misses           353638                       # ITB misses
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.not_idle_fraction        0.927719                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles             46774583768                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      43393691506.487610                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts    213754627                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses       2752623                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts              2752623                       # number of float instructions
system.switch_cpus0.num_fp_register_reads       113874                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes       113723                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls           40690363                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      3380892261.512392                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses  16384864091                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts         16384864091                       # number of integer instructions
system.switch_cpus0.num_int_register_reads  26805345919                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes  15578198182                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts         3155476254                       # Number of load instructions
system.switch_cpus0.num_mem_refs           3658446870                       # number of memory refs
system.switch_cpus0.num_store_insts         502970616                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass    830059958      4.82%      4.82% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu      12667983800     73.50%     78.32% # Class of executed instruction
system.switch_cpus0.op_class::IntMult        60331544      0.35%     78.67% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     78.67% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd        2616373      0.02%     78.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp             16      0.00%     78.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt           4578      0.00%     78.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult            96      0.00%     78.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     78.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv           1591      0.00%     78.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     78.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     78.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     78.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     78.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     78.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     78.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     78.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     78.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     78.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     78.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     78.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     78.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     78.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     78.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     78.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     78.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     78.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     78.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     78.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     78.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     78.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     78.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     78.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     78.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     78.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     78.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     78.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     78.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     78.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     78.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     78.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     78.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     78.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     78.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     78.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     78.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     78.68% # Class of executed instruction
system.switch_cpus0.op_class::MemRead      3155733846     18.31%     96.99% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite      502966458      2.92%     99.91% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead        75845      0.00%     99.91% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite        54124      0.00%     99.91% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess      14983103      0.09%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total       17234811332                       # Class of executed instruction
system.switch_cpus1.Branches                245450482                       # Number of branches fetched
system.switch_cpus1.committedInsts        15831890740                       # Number of instructions committed
system.switch_cpus1.committedOps          15831890740                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.data_accesses      3332672899                       # DTB accesses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_hits          3345022643                       # DTB hits
system.switch_cpus1.dtb.data_misses           1069086                       # DTB misses
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.read_accesses      2898588456                       # DTB read accesses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_hits          2906036607                       # DTB read hits
system.switch_cpus1.dtb.read_misses           1024241                       # DTB read misses
system.switch_cpus1.dtb.write_accesses      434084443                       # DTB write accesses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_hits          438986036                       # DTB write hits
system.switch_cpus1.dtb.write_misses            44845                       # DTB write misses
system.switch_cpus1.idle_fraction            0.152231                       # Percentage of idle cycles
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.fetch_accesses    15797801826                       # ITB accesses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_hits        15797480346                       # ITB hits
system.switch_cpus1.itb.fetch_misses           321480                       # ITB misses
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.not_idle_fraction        0.847769                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles             46775391267                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      39654714132.314354                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts    191692532                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses       2297724                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts              2297724                       # number of float instructions
system.switch_cpus1.num_fp_register_reads        85310                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes        85327                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls           36757605                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      7120677134.685643                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses  15060450833                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts         15060450833                       # number of integer instructions
system.switch_cpus1.num_int_register_reads  24689195479                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes  14346494866                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts         2907208497                       # Number of load instructions
system.switch_cpus1.num_mem_refs           3346264284                       # number of memory refs
system.switch_cpus1.num_store_insts         439055787                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass    755705331      4.77%      4.77% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu      11655436138     73.62%     78.39% # Class of executed instruction
system.switch_cpus1.op_class::IntMult        59043348      0.37%     78.76% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     78.76% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd        2191245      0.01%     78.77% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              1      0.00%     78.77% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt            327      0.00%     78.77% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             6      0.00%     78.77% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     78.77% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv            113      0.00%     78.77% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     78.77% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     78.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     78.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     78.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     78.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     78.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     78.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     78.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     78.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     78.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     78.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     78.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     78.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     78.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     78.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     78.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     78.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     78.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     78.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     78.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     78.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     78.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     78.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     78.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     78.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     78.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     78.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     78.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     78.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     78.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     78.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     78.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     78.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     78.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     78.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     78.77% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     78.77% # Class of executed instruction
system.switch_cpus1.op_class::MemRead      2907309682     18.36%     97.14% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite      439013873      2.77%     99.91% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead        62995      0.00%     99.91% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite        43037      0.00%     99.91% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess      14153738      0.09%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total       15832959834                       # Class of executed instruction
system.switch_cpus2.Branches                259225443                       # Number of branches fetched
system.switch_cpus2.committedInsts        16770868062                       # Number of instructions committed
system.switch_cpus2.committedOps          16770868062                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.data_accesses      3540434723                       # DTB accesses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_hits          3554780930                       # DTB hits
system.switch_cpus2.dtb.data_misses           1080839                       # DTB misses
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.read_accesses      3074760078                       # DTB read accesses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_hits          3082958382                       # DTB read hits
system.switch_cpus2.dtb.read_misses           1034465                       # DTB read misses
system.switch_cpus2.dtb.write_accesses      465674645                       # DTB write accesses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_hits          471822548                       # DTB write hits
system.switch_cpus2.dtb.write_misses            46374                       # DTB write misses
system.switch_cpus2.idle_fraction            0.099730                       # Percentage of idle cycles
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.fetch_accesses    16730831381                       # ITB accesses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_hits        16730506307                       # ITB hits
system.switch_cpus2.itb.fetch_misses           325074                       # ITB misses
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.not_idle_fraction        0.900270                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles             46775907326                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      42110923024.000198                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts    202178794                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses       2478002                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts              2478002                       # number of float instructions
system.switch_cpus2.num_fp_register_reads        98763                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes        98575                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls           38671173                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      4664984301.999801                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses  15951874162                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts         15951874162                       # number of integer instructions
system.switch_cpus2.num_int_register_reads  26140636682                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes  15189761122                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts         3084140977                       # Number of load instructions
system.switch_cpus2.num_mem_refs           3556035055                       # number of memory refs
system.switch_cpus2.num_store_insts         471894078                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass    801856477      4.78%      4.78% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu      12339853015     73.57%     78.36% # Class of executed instruction
system.switch_cpus2.op_class::IntMult        57282920      0.34%     78.70% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     78.70% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd        2356376      0.01%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp             13      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt           2721      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult            62      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv            942      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus2.op_class::MemRead      3084281186     18.39%     97.10% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite      471849664      2.81%     99.91% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead        69497      0.00%     99.91% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite        48391      0.00%     99.91% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess      14347645      0.09%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total       16771948909                       # Class of executed instruction
system.switch_cpus3.Branches                245205491                       # Number of branches fetched
system.switch_cpus3.committedInsts        15170479849                       # Number of instructions committed
system.switch_cpus3.committedOps          15170479849                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.data_accesses      3204611753                       # DTB accesses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_hits          3217508884                       # DTB hits
system.switch_cpus3.dtb.data_misses           1026019                       # DTB misses
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.read_accesses      2769800572                       # DTB read accesses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_hits          2777503331                       # DTB read hits
system.switch_cpus3.dtb.read_misses            985752                       # DTB read misses
system.switch_cpus3.dtb.write_accesses      434811181                       # DTB write accesses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_hits          440005553                       # DTB write hits
system.switch_cpus3.dtb.write_misses            40267                       # DTB write misses
system.switch_cpus3.idle_fraction            0.185216                       # Percentage of idle cycles
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.fetch_accesses    15135939018                       # ITB accesses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_hits        15135645433                       # ITB hits
system.switch_cpus3.itb.fetch_misses           293585                       # ITB misses
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.not_idle_fraction        0.814784                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles             46775383342                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      38111832956.229942                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts    189111770                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses       2480067                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts              2480067                       # number of float instructions
system.switch_cpus3.num_fp_register_reads        94577                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes        94559                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls           39226324                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      8663550385.770056                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses  14422320306                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts         14422320306                       # number of integer instructions
system.switch_cpus3.num_int_register_reads  23594911784                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes  13711475998                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts         2778632767                       # Number of load instructions
system.switch_cpus3.num_mem_refs           3218703761                       # number of memory refs
system.switch_cpus3.num_store_insts         440070994                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass    732514765      4.83%      4.83% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu      11150003329     73.49%     78.32% # Class of executed instruction
system.switch_cpus3.op_class::IntMult        54143603      0.36%     78.68% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     78.68% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd        2363635      0.02%     78.69% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              4      0.00%     78.69% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt           1134      0.00%     78.69% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult            24      0.00%     78.69% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     78.69% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            394      0.00%     78.69% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     78.69% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     78.69% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     78.69% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     78.69% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     78.69% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     78.69% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     78.69% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     78.69% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     78.69% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     78.69% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     78.69% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     78.69% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     78.69% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     78.69% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     78.69% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     78.69% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     78.69% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     78.69% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     78.69% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     78.69% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     78.69% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     78.69% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     78.69% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     78.69% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     78.69% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     78.69% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     78.69% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     78.69% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     78.69% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     78.69% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     78.69% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     78.69% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     78.69% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     78.69% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     78.69% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     78.69% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     78.69% # Class of executed instruction
system.switch_cpus3.op_class::MemRead      2778750127     18.32%     97.01% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite      440025616      2.90%     99.91% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead        67771      0.00%     99.91% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite        47105      0.00%     99.91% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess      13588371      0.09%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total       15171505878                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests     92857904                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         5260                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    181011623                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       143166                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    417364386                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         148426                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 23387953663000                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED 23387953663000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1428                       # Transaction distribution
system.membus.trans_dist::ReadResp            8075753                       # Transaction distribution
system.membus.trans_dist::WriteReq              98868                       # Transaction distribution
system.membus.trans_dist::WriteResp             98868                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1901452                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7305129                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            23427                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           9670                       # Transaction distribution
system.membus.trans_dist::ReadExReq            967389                       # Transaction distribution
system.membus.trans_dist::ReadExResp           967153                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8074324                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        176128                       # Transaction distribution
system.membus.trans_dist::InvalidateResp            6                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       353163                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       353163                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave       200593                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     27145018                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     27345611                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               27698774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11276224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11276224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       780231                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    689019072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    689799303                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               701075527                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            32037                       # Total snoops (count)
system.membus.snoopTraffic                      52160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9351234                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000088                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.009375                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9350412     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     822      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             9351234                       # Request fanout histogram
system.membus.reqLayer0.occupancy           218549492                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         26243445278                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2226163                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 23387953663000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        48272340916                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED 23387953663000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       176550                       # number of demand (read+write) misses
system.iocache.demand_misses::total            176550                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       176550                       # number of overall misses
system.iocache.overall_misses::total           176550                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  20792102292                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  20792102292                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  20792102292                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  20792102292                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       176550                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          176550                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       176550                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         176550                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117768.916975                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117768.916975                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117768.916975                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117768.916975                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          2353                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   81                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    29.049383                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         176128                       # number of writebacks
system.iocache.writebacks::total               176128                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       176550                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       176550                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       176550                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       176550                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide  11954442043                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  11954442043                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide  11954442043                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  11954442043                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67711.368128                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67711.368128                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67711.368128                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67711.368128                       # average overall mshr miss latency
system.iocache.replacements                    176550                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          422                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              422                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     64542606                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     64542606                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          422                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            422                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 152944.563981                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 152944.563981                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          422                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          422                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     43442606                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     43442606                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 102944.563981                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 102944.563981                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       176128                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       176128                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  20727559686                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  20727559686                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       176128                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       176128                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117684.636662                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117684.636662                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       176128                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       176128                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide  11910999437                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  11910999437                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67626.949928                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67626.949928                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 23387953663000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 176550                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               176550                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1588950                       # Number of tag accesses
system.iocache.tags.data_accesses             1588950                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions         5832                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples         2916                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 801114413.237311                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 364067196.239590                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10         2916    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value       145000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    974632000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total         2916                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 21061099545000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED 2336049629000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2260742187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions         9459                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples         4730                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 917458108.033827                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 216570281.348709                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10         4730    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    974630000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total         4730                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 19057576778000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED 4339576851000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2260737732500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions         3730                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples         1866                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 910697793.140407                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 218464502.324912                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10         1866    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    973856500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total         1866                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 21697942688000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED 1699362082000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2260586591500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions         7703                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples         3853                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 925926536.205554                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 192576577.497868                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10         3853    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    974631500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total         3853                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 19829798348000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED 3567594944000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2260498069500                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               9453                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    475670458.290944                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   479974242.691344                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         4726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39065                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12251154617                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2248018585883                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  23397621621000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 25657891361500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24109048                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst  16739532987                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total     16763642035                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24109048                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst  16739532987                       # number of overall hits
system.cpu2.icache.overall_hits::total    16763642035                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       394857                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst     34982838                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total      35377695                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       394857                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst     34982838                       # number of overall misses
system.cpu2.icache.overall_misses::total     35377695                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst 473524593500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total 473524593500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst 473524593500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total 473524593500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24503905                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst  16774515825                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total  16799019730                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24503905                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst  16774515825                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total  16799019730                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.016114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.002085                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002106                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.016114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.002085                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002106                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 13535.911337                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 13384.834526                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 13535.911337                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 13384.834526                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.unused_prefetches          3899246                       # number of HardPF blocks evicted w/o reference
system.cpu2.icache.writebacks::.writebacks     42814849                       # number of writebacks
system.cpu2.icache.writebacks::total         42814849                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst        49585                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        49585                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst        49585                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        49585                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst     34933253                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total     34933253                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.icache.prefetcher      7487412                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst     34933253                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total     42420665                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst 438225754500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total 438225754500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.icache.prefetcher  93056800632                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst 438225754500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total 531282555132                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.002083                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002079                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.002083                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002525                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 12544.659225                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 12544.659225                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 12428.433300                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 12544.659225                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 12524.144898                       # average overall mshr miss latency
system.cpu2.icache.replacements              42814849                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24109048                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst  16739532987                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total    16763642035                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       394857                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst     34982838                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total     35377695                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst 473524593500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total 473524593500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24503905                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst  16774515825                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total  16799019730                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.016114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.002085                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002106                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 13535.911337                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 13384.834526                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst        49585                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        49585                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst     34933253                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total     34933253                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst 438225754500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total 438225754500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.002083                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002079                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 12544.659225                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 12544.659225                       # average ReadReq mshr miss latency
system.cpu2.icache.HardPFReq_mshr_misses::.cpu2.icache.prefetcher      7487412                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_misses::total      7487412                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_miss_latency::.cpu2.icache.prefetcher  93056800632                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_latency::total  93056800632                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 12428.433300                       # average HardPFReq mshr miss latency
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::total 12428.433300                       # average HardPFReq mshr miss latency
system.cpu2.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 25657891361500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 25657891361500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          509.239952                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs        16806256345                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs         42815010                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           392.531879                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    42.405008                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.cpu2.icache.prefetcher    43.682476                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   423.152468                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.082822                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.cpu2.icache.prefetcher     0.085317                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.826470                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.994609                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1022          113                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_blocks::1024          399                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::1           47                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::2           49                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::4           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          129                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          207                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1022     0.220703                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.779297                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      33640854982                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     33640854982                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 25657891361500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7281188                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data   3544990856                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total      3552272044                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7281188                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data   3544990856                       # number of overall hits
system.cpu2.dcache.overall_hits::total     3552272044                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       290772                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     10456057                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      10746829                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       290772                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     10456057                       # number of overall misses
system.cpu2.dcache.overall_misses::total     10746829                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 296093270500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 296093270500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 296093270500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 296093270500                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7571960                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data   3555446913                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total   3563018873                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7571960                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data   3555446913                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total   3563018873                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.038401                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.002941                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003016                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.038401                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.002941                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003016                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 28317.870733                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 27551.687153                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 28317.870733                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 27551.687153                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2503814                       # number of writebacks
system.cpu2.dcache.writebacks::total          2503814                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data     10456057                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     10456057                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data     10456057                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     10456057                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data        27577                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total        27577                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 285637213500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 285637213500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 285637213500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 285637213500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.switch_cpus2.data    258293000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    258293000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.002941                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002935                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.002941                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002935                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 27317.870733                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27317.870733                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 27317.870733                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27317.870733                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data  9366.247235                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total  9366.247235                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements              10588079                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4486366                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data   3074075815                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total     3078562181                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       152841                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      9337763                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      9490604                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 260057838500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 260057838500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4639207                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data   3083413578                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total   3088052785                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.032946                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.003028                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.003073                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 27850.121972                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 27401.610951                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      9337763                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      9337763                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.switch_cpus2.data         1392                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         1392                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 250720075500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 250720075500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    258293000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    258293000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.003028                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003024                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 26850.121972                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 26850.121972                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 185555.316092                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 185555.316092                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2794822                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data    470915041                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     473709863                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data      1118294                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1256225                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data  36035432000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  36035432000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2932753                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data    472033335                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    474966088                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.047031                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.002369                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.002645                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 32223.576269                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 28685.491851                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data      1118294                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      1118294                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data        26185                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total        26185                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data  34917138000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  34917138000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.002369                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.002354                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 31223.576269                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 31223.576269                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        51322                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data       102125                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       153447                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        15421                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data        12879                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        28300                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data    231675000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    231675000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        66743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data       115004                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       181747                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231050                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.111987                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.155711                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 17988.586070                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  8186.395760                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data        12879                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        12879                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data    218796000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    218796000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.111987                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.070862                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 16988.586070                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16988.586070                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        43373                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data       110687                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       154060                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data        22185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data         4098                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        26283                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data     29632500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     29632500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        65558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data       114785                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       180343                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.338403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.035702                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.145739                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data  7230.966325                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  1127.439790                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data         4098                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         4098                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data     25539500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     25539500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.035702                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.022723                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data  6232.186432                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6232.186432                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.switch_cpus2.data        80500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        80500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus2.data        75500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        75500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 25657891361500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          993.882958                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs         3563367465                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         10736355                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           331.897321                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    63.559332                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   930.323626                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.062070                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.908519                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.970589                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          148                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          619                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          257                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       7137499305                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      7137499305                       # Number of data accesses
system.cpu3.numPwrStateTransitions               6599                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    682923790.845711                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   434588575.449223                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         3299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     7304154500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2252965586000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  23397621621000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 25657891361500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14271789                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst  15139473978                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total     15153745767                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14271789                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst  15139473978                       # number of overall hits
system.cpu3.icache.overall_hits::total    15153745767                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst       338995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst     32693625                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total      33032620                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst       338995                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst     32693625                       # number of overall misses
system.cpu3.icache.overall_misses::total     33032620                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst 442072210000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total 442072210000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst 442072210000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total 442072210000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14610784                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst  15172167603                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total  15186778387                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14610784                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst  15172167603                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total  15186778387                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.023202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.002155                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002175                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.023202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.002155                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002175                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 13521.663933                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 13382.898783                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 13521.663933                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 13382.898783                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.unused_prefetches          3852364                       # number of HardPF blocks evicted w/o reference
system.cpu3.icache.writebacks::.writebacks     40542548                       # number of writebacks
system.cpu3.icache.writebacks::total         40542548                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst        50146                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total        50146                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst        50146                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total        50146                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst     32643479                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total     32643479                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.icache.prefetcher      7560591                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst     32643479                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total     40204070                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst 409060176500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total 409060176500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.icache.prefetcher  93684446420                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst 409060176500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total 502744622920                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.002152                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002149                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.002152                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002647                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 12531.145240                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 12531.145240                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 12391.153869                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 12531.145240                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 12504.819112                       # average overall mshr miss latency
system.cpu3.icache.replacements              40542548                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14271789                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst  15139473978                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total    15153745767                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst       338995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst     32693625                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total     33032620                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst 442072210000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total 442072210000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14610784                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst  15172167603                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total  15186778387                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.023202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.002155                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002175                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 13521.663933                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 13382.898783                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst        50146                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total        50146                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst     32643479                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total     32643479                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst 409060176500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total 409060176500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.002152                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002149                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 12531.145240                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 12531.145240                       # average ReadReq mshr miss latency
system.cpu3.icache.HardPFReq_mshr_misses::.cpu3.icache.prefetcher      7560591                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_misses::total      7560591                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_miss_latency::.cpu3.icache.prefetcher  93684446420                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_latency::total  93684446420                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 12391.153869                       # average HardPFReq mshr miss latency
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::total 12391.153869                       # average HardPFReq mshr miss latency
system.cpu3.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 25657891361500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 25657891361500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          511.012651                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs        15192661888                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs         40542553                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           374.733725                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    44.126458                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.cpu3.icache.prefetcher    49.805892                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   417.080301                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.086184                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.cpu3.icache.prefetcher     0.097277                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.814610                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.998072                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1022          179                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_blocks::1024          333                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::3           29                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::4          150                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          300                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1022     0.349609                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.650391                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses      30414099839                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses     30414099839                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 25657891361500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4632203                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data   3208229954                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total      3212862157                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4632203                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data   3208229954                       # number of overall hits
system.cpu3.dcache.overall_hits::total     3212862157                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       202013                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      9459500                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       9661513                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       202013                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      9459500                       # number of overall misses
system.cpu3.dcache.overall_misses::total      9661513                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 261295730500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 261295730500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 261295730500                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 261295730500                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      4834216                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data   3217689454                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total   3222523670                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      4834216                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data   3217689454                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total   3222523670                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.041788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.002940                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.002998                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.041788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.002940                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.002998                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 27622.573128                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 27045.011532                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 27622.573128                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 27045.011532                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2270546                       # number of writebacks
system.cpu3.dcache.writebacks::total          2270546                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      9459500                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      9459500                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      9459500                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      9459500                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.switch_cpus3.data        24826                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total        24826                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 251836230500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 251836230500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 251836230500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 251836230500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::.switch_cpus3.data     45557500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     45557500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.002940                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002935                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.002940                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002935                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 26622.573128                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 26622.573128                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 26622.573128                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 26622.573128                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data  1835.072102                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total  1835.072102                       # average overall mshr uncacheable latency
system.cpu3.dcache.replacements               9563727                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2791094                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data   2769164064                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total     2771955158                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       109613                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      8515810                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      8625423                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 235510488500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 235510488500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2900707                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data   2777679874                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total   2780580581                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.037788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.003066                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.003102                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 27655.676735                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 27304.224790                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      8515810                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      8515810                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::.switch_cpus3.data          209                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total          209                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data 226994678500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 226994678500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data     45557500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total     45557500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.003066                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003063                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 26655.676735                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 26655.676735                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data 217978.468900                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total 217978.468900                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1841109                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data    439065890                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     440906999                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        92400                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       943690                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1036090                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  25785242000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  25785242000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1933509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data    440009580                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    441943089                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.047789                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.002145                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.002344                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 27323.847874                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 24887.067726                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       943690                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       943690                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.switch_cpus3.data        24617                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total        24617                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  24841552000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  24841552000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.002145                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.002135                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 26323.847874                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 26323.847874                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        55757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data        74843                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       130600                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        13881                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data        19437                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        33318                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data    330653500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    330653500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        69638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data        94280                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       163918                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.206162                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.203260                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 17011.550136                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  9924.170118                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data        19437                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        19437                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data    311216500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    311216500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.206162                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.118578                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 16011.550136                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16011.550136                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        48506                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data        90832                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       139338                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data        18262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus3.data         3340                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        21602                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus3.data     27859000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     27859000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        66768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data        94172                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       160940                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.273514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus3.data     0.035467                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.134224                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus3.data  8341.017964                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  1289.649107                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus3.data         3340                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         3340                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus3.data     24520000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     24520000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus3.data     0.035467                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.020753                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus3.data  7341.317365                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7341.317365                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.switch_cpus3.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus3.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 25657891361500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse         1013.928948                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs         3221848585                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          9654027                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           333.731052                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    87.945045                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   925.983903                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.085884                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.904281                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.990165                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          975                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          973                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.952148                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       6455352058                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      6455352058                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13678                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    325241331.164083                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457203308.550865                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6838    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36269518000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2224000222500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  23397621621000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 25657891361500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72043147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst  17195746660                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total     17267789807                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72043147                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst  17195746660                       # number of overall hits
system.cpu0.icache.overall_hits::total    17267789807                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       501435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst     39457619                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      39959054                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       501435                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst     39457619                       # number of overall misses
system.cpu0.icache.overall_misses::total     39959054                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst 532566368500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 532566368500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst 532566368500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 532566368500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     72544582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst  17235204279                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total  17307748861                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     72544582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst  17235204279                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total  17307748861                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006912                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.002289                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002309                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006912                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.002289                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002309                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 13497.174487                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13327.802217                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 13497.174487                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13327.802217                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.unused_prefetches          4152211                       # number of HardPF blocks evicted w/o reference
system.cpu0.icache.writebacks::.writebacks     47805969                       # number of writebacks
system.cpu0.icache.writebacks::total         47805969                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst        50821                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        50821                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst        50821                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        50821                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst     39406798                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     39406798                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.icache.prefetcher      7898283                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst     39406798                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     47305081                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst 492790372500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 492790372500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.icache.prefetcher  98154949731                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst 492790372500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 590945322231                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.002286                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002277                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.002286                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002733                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 12505.212235                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12505.212235                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 12427.378170                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 12505.212235                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12492.216687                       # average overall mshr miss latency
system.cpu0.icache.replacements              47805969                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72043147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst  17195746660                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total    17267789807                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       501435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst     39457619                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     39959054                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst 532566368500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 532566368500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     72544582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst  17235204279                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total  17307748861                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006912                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.002289                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002309                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 13497.174487                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13327.802217                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst        50821                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        50821                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst     39406798                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     39406798                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst 492790372500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 492790372500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.002286                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002277                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 12505.212235                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12505.212235                       # average ReadReq mshr miss latency
system.cpu0.icache.HardPFReq_mshr_misses::.cpu0.icache.prefetcher      7898283                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_misses::total      7898283                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_miss_latency::.cpu0.icache.prefetcher  98154949731                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_latency::total  98154949731                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 12427.378170                       # average HardPFReq mshr miss latency
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::total 12427.378170                       # average HardPFReq mshr miss latency
system.cpu0.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 25657891361500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 25657891361500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.953486                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs        17313723889                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         47806004                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           362.166306                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    45.058059                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.cpu0.icache.prefetcher    42.413363                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   424.482064                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.088004                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.cpu0.icache.prefetcher     0.082839                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.829067                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999909                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1022           77                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_blocks::1024          435                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::2           12                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::3           65                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          424                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1022     0.150391                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.849609                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      34663304238                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     34663304238                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 25657891361500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14725647                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data   3645822952                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      3660548599                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14725647                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data   3645822952                       # number of overall hits
system.cpu0.dcache.overall_hits::total     3660548599                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2583342                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     11241048                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      13824390                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2583342                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     11241048                       # number of overall misses
system.cpu0.dcache.overall_misses::total     13824390                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 317313892000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 317313892000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 317313892000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 317313892000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17308989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data   3657064000                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   3674372989                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17308989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data   3657064000                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   3674372989                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.003074                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003762                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.003074                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003762                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 28228.141362                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 22953.193016                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 28228.141362                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 22953.193016                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      4191665                       # number of writebacks
system.cpu0.dcache.writebacks::total          4191665                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data     11241048                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11241048                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data     11241048                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11241048                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data        24929                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total        24929                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 306072844000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 306072844000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 306072844000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 306072844000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.switch_cpus0.data    100993000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    100993000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.003074                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003059                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.003074                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003059                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 27228.141362                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 27228.141362                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 27228.141362                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 27228.141362                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data  4051.225480                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total  4051.225480                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements              13766397                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9770152                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data   3144328639                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total     3154098791                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2294905                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      9982758                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12277663                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 278415164500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 278415164500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12065057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data   3154311397                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total   3166376454                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.003165                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.003878                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 27889.603705                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22676.560230                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      9982758                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9982758                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.switch_cpus0.data          436                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          436                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 268432406500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 268432406500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data    100993000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    100993000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.003165                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003153                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 26889.603705                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 26889.603705                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 231635.321101                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 231635.321101                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4955495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    501494313                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     506449808                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data      1258290                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1546727                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  38898727500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  38898727500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5243932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    502752603                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    507996535                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.002503                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.003045                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 30913.960613                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 25149.058302                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data      1258290                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1258290                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data        24493                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total        24493                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data  37640437500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  37640437500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.002503                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.002477                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 29913.960613                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 29913.960613                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data       147614                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       354044                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data        28167                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        40672                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data    424641000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    424641000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       218935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data       175781                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       394716                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.057117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.160239                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.103041                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 15075.833422                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10440.622541                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data        28167                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        28167                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data    396474000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    396474000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.160239                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.071360                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 14075.833422                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14075.833422                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       207731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data       169320                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       377051                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        10991                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data         6075                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        17066                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data     57923000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     57923000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       218722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data       175395                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       394117                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.034636                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.043302                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data  9534.650206                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  3394.058362                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data         6075                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6075                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data     51849000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     51849000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.034636                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.015414                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data  8534.814815                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8534.814815                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.switch_cpus0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus0.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 25657891361500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse         1019.540296                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         3675117418                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         13811032                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           266.100131                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    88.899635                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   930.640660                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.086816                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.908829                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995645                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1002                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3         1002                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       7364135678                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      7364135678                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5023                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    899141386.897650                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   248917814.985338                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2525718000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2257744022500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  23397621621000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 25657891361500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5015285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst  15803090470                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total     15808105755                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5015285                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst  15803090470                       # number of overall hits
system.cpu1.icache.overall_hits::total    15808105755                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst     30989068                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total      31026799                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37731                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst     30989068                       # number of overall misses
system.cpu1.icache.overall_misses::total     31026799                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst 419224179000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 419224179000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst 419224179000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 419224179000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5053016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst  15834079538                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total  15839132554                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5053016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst  15834079538                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total  15839132554                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.001957                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001959                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.001957                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001959                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 13528.131243                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 13511.679983                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 13528.131243                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 13511.679983                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.unused_prefetches          3646612                       # number of HardPF blocks evicted w/o reference
system.cpu1.icache.writebacks::.writebacks     38108989                       # number of writebacks
system.cpu1.icache.writebacks::total         38108989                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst        47552                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        47552                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst        47552                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        47552                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst     30941516                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total     30941516                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.icache.prefetcher      7130279                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst     30941516                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total     38071795                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst 387932475500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 387932475500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.icache.prefetcher  88303472338                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst 387932475500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 476235947838                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.001954                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001953                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.001954                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002404                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 12537.604024                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 12537.604024                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 12384.294126                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 12537.604024                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 12508.891368                       # average overall mshr miss latency
system.cpu1.icache.replacements              38108989                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5015285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst  15803090470                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total    15808105755                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst     30989068                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total     31026799                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst 419224179000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 419224179000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5053016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst  15834079538                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total  15839132554                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.001957                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001959                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 13528.131243                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 13511.679983                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst        47552                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        47552                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst     30941516                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total     30941516                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst 387932475500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 387932475500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.001954                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001953                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 12537.604024                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 12537.604024                       # average ReadReq mshr miss latency
system.cpu1.icache.HardPFReq_mshr_misses::.cpu1.icache.prefetcher      7130279                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_misses::total      7130279                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_miss_latency::.cpu1.icache.prefetcher  88303472338                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_latency::total  88303472338                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 12384.294126                       # average HardPFReq mshr miss latency
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::total 12384.294126                       # average HardPFReq mshr miss latency
system.cpu1.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 25657891361500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 25657891361500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          510.871153                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs        15844794598                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs         38109014                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           415.775506                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    43.984799                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.cpu1.icache.prefetcher    47.221039                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   419.665315                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.085908                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.cpu1.icache.prefetcher     0.092229                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.819659                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.997795                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1022          192                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_blocks::1024          320                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::3           30                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::4          162                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          294                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1022     0.375000                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      31716374634                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     31716374634                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 25657891361500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1646226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data   3335671127                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      3337317353                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1646226                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data   3335671127                       # number of overall hits
system.cpu1.dcache.overall_hits::total     3337317353                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        34720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      9699712                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9734432                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        34720                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      9699712                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9734432                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 265566197500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 265566197500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 265566197500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 265566197500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1680946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data   3345370839                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   3347051785                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1680946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data   3345370839                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   3347051785                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.020655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.002899                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.002908                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.020655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.002899                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.002908                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 27378.771401                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 27281.118970                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 27378.771401                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 27281.118970                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2057348                       # number of writebacks
system.cpu1.dcache.writebacks::total          2057348                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      9699712                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      9699712                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      9699712                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      9699712                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data        24401                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total        24401                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 255866485500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 255866485500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 255866485500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 255866485500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::.switch_cpus1.data     10167000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     10167000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.002899                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002898                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.002899                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002898                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 26378.771401                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 26378.771401                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 26378.771401                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 26378.771401                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus1.data   416.663252                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total   416.663252                       # average overall mshr uncacheable latency
system.cpu1.dcache.replacements               9688468                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1053400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data   2897539467                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total     2898592867                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        22764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      8777874                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      8800638                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 242407539000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 242407539000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1076164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data   2906317341                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total   2907393505                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.021153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.003020                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.003027                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 27615.746022                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27544.314287                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      8777874                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      8777874                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::.switch_cpus1.data           60                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total           60                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 233629665000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 233629665000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus1.data     10167000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total     10167000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.003020                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003019                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 26615.746022                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 26615.746022                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus1.data       169450                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total       169450                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data    438131660                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     438724486                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       921838                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       933794                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  23158658500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  23158658500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       604782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    439053498                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    439658280                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.002100                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.002124                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 25122.264975                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 24800.607522                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       921838                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       921838                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data        24341                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total        24341                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  22236820500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  22236820500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.002100                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.002097                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 24122.264975                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 24122.264975                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        11844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data        79243                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        91087                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data         9822                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        10796                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data    170775000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    170775000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        12818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data        89065                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       101883                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.110279                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.105965                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 17386.988393                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 15818.358651                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data         9822                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         9822                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data    160953000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    160953000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.110279                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.096405                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 16386.988393                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16386.988393                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        11268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data        86084                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        97352                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data         2920                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         4390                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data     24788000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     24788000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        12738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data        89004                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       101742                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.115403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.032808                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.043148                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data  8489.041096                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5646.469248                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data         2920                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2920                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data     21881000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     21881000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.032808                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.028700                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data  7493.493151                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7493.493151                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus1.data       181000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       181000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus1.data       168000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       168000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 25657891361500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse         1007.431735                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         3346449489                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          9734764                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           343.762775                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    80.223291                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   927.208444                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.078343                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.905477                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.983820                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          980                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          977                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       6704246564                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      6704246564                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 23387953663000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               1428                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp         204565208                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             98868                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            98868                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11127580                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    167912905                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        38657162                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           55401                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         16014                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          71415                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           17                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           17                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4147746                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4147746                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq     167912905                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     36651197                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            6                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    141892677                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     33759341                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side    114172818                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     29034019                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side    127094574                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     31274199                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side    120578646                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     28336234                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             626142508                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6054087552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    898435991                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side   4871373568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    747102436                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side   5422701824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    816452814                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side   5144688896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    740481470                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            24695324551                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9322012                       # Total snoops (count)
system.tol2bus.snoopTraffic                 121587776                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        217999763                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.470841                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.823069                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              152565876     69.98%     69.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1               37698520     17.29%     87.28% # Request fanout histogram
system.tol2bus.snoop_fanout::2               18261841      8.38%     95.65% # Request fanout histogram
system.tol2bus.snoop_fanout::3                9473106      4.35%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    395      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                     22      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              6                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          217999763                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       394376782114                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       15682618547                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy       63573812963                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       14214442784                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy       60315606927                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16890530899                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       70975326166                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       14558390048                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy       57112396564                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.2                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            62486                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 23387953663000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 23387953663000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 23387953663000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 23387953663000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 23387953663000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 23387953663000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 23387953663000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 23387953663000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 23387953663000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 23387953663000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 23387953663000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 23387953663000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 23387953663000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 23387953663000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 23387953663000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 23387953663000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 23387953663000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 23387953663000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 23387953663000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 23387953663000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 23387953663000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 23387953663000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 23387953663000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 23387953663000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 23387953663000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 23387953663000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 23387953663000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 23387953663000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.icache.prefetcher      7869137                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.icache.prefetcher      7106836                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.icache.prefetcher      7453609                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.icache.prefetcher      7535886                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.inst     39343667                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data      8741556                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst     30890272                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data      7633640                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst     34825967                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data      8088284                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst     32585963                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data      7418979                       # number of demand (read+write) hits
system.l2.demand_hits::total                199493796                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.icache.prefetcher      7869137                       # number of overall hits
system.l2.overall_hits::.cpu1.icache.prefetcher      7106836                       # number of overall hits
system.l2.overall_hits::.cpu2.icache.prefetcher      7453609                       # number of overall hits
system.l2.overall_hits::.cpu3.icache.prefetcher      7535886                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.inst     39343667                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data      8741556                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst     30890272                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data      7633640                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst     34825967                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data      8088284                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst     32585963                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data      7418979                       # number of overall hits
system.l2.overall_hits::total               199493796                       # number of overall hits
system.l2.demand_misses::.cpu0.icache.prefetcher        26436                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.icache.prefetcher        18928                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.icache.prefetcher        24071                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.icache.prefetcher        21998                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.inst        58319                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data      2455847                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst        41570                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data      2006261                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst        61211                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data      2292652                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst        49035                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data      1986933                       # number of demand (read+write) misses
system.l2.demand_misses::total                9043261                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.icache.prefetcher        26436                       # number of overall misses
system.l2.overall_misses::.cpu1.icache.prefetcher        18928                       # number of overall misses
system.l2.overall_misses::.cpu2.icache.prefetcher        24071                       # number of overall misses
system.l2.overall_misses::.cpu3.icache.prefetcher        21998                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.inst        58319                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data      2455847                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst        41570                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data      2006261                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst        61211                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data      2292652                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst        49035                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data      1986933                       # number of overall misses
system.l2.overall_misses::total               9043261                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.icache.prefetcher   2148755889                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.icache.prefetcher   1539902588                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.icache.prefetcher   1980230447                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.icache.prefetcher   1780599579                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.inst   4664619500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data 195565130500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst   3391936000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data 159016531500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst   4960430000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data 182008598000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst   3985681000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data 157832606000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     718875021003                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.icache.prefetcher   2148755889                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.icache.prefetcher   1539902588                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.icache.prefetcher   1980230447                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.icache.prefetcher   1780599579                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst   4664619500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data 195565130500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst   3391936000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data 159016531500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst   4960430000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data 182008598000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst   3985681000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data 157832606000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    718875021003                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.icache.prefetcher      7895573                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.icache.prefetcher      7125764                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.icache.prefetcher      7477680                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.icache.prefetcher      7557884                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.inst     39401986                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data     11197403                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst     30931842                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data      9639901                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst     34887178                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data     10380936                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst     32634998                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data      9405912                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            208537057                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.icache.prefetcher      7895573                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.icache.prefetcher      7125764                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.icache.prefetcher      7477680                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.icache.prefetcher      7557884                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst     39401986                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data     11197403                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst     30931842                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data      9639901                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst     34887178                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data     10380936                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst     32634998                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data      9405912                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           208537057                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.icache.prefetcher     0.003348                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.icache.prefetcher     0.002656                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.icache.prefetcher     0.003219                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.icache.prefetcher     0.002911                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.001480                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.219323                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.001344                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.208120                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.001755                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.220852                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.001503                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.211243                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.043365                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.icache.prefetcher     0.003348                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.icache.prefetcher     0.002656                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.icache.prefetcher     0.003219                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.icache.prefetcher     0.002911                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.001480                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.219323                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.001344                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.208120                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.001755                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.220852                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.001503                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.211243                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.043365                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.icache.prefetcher 81281.430209                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.icache.prefetcher 81355.800296                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.icache.prefetcher 82266.231025                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.icache.prefetcher 80943.703018                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 79984.559063                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 79632.456949                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 81595.766178                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 79260.141876                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 81038.212086                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 79387.799806                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst 81282.369736                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 79435.293490                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79492.897640                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.icache.prefetcher 81281.430209                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.icache.prefetcher 81355.800296                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.icache.prefetcher 82266.231025                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.icache.prefetcher 80943.703018                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 79984.559063                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 79632.456949                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 81595.766178                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 79260.141876                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 81038.212086                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 79387.799806                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst 81282.369736                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 79435.293490                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79492.897640                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1725324                       # number of writebacks
system.l2.writebacks::total                   1725324                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.icache.prefetcher          145                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.icache.prefetcher          132                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.icache.prefetcher          119                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.icache.prefetcher          161                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.inst           62                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.data            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.inst          419                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.data           79                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.inst          327                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.data           64                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.inst          373                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.data           64                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1952                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.icache.prefetcher          145                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.icache.prefetcher          132                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.icache.prefetcher          119                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.icache.prefetcher          161                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.inst           62                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.data            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.inst          419                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.data           79                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.inst          327                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.data           64                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.inst          373                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.data           64                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1952                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.icache.prefetcher        26291                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.icache.prefetcher        18796                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.icache.prefetcher        23952                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.icache.prefetcher        21837                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.inst        58257                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data      2455840                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst        41151                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data      2006182                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst        60884                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data      2292588                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst        48662                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data      1986869                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           9041309                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.icache.prefetcher        26291                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.icache.prefetcher        18796                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.icache.prefetcher        23952                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.icache.prefetcher        21837                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst        58257                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data      2455840                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst        41151                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data      2006182                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst        60884                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data      2292588                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst        48662                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data      1986869                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9041309                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data        24471                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data        24382                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data        26652                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus3.data        24791                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total       100296                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu0.icache.prefetcher   1876559444                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.icache.prefetcher   1342616124                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.icache.prefetcher   1733234997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.icache.prefetcher   1552019633                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst   4078539000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data 171006245000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst   2950757500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data 138948398000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst   4328142500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data 159077558001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst   3473103000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data 137958572000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 628325745199                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.icache.prefetcher   1876559444                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.icache.prefetcher   1342616124                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.icache.prefetcher   1733234997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.icache.prefetcher   1552019633                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst   4078539000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data 171006245000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst   2950757500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data 138948398000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst   4328142500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data 159077558001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst   3473103000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data 137958572000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 628325745199                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus0.data     22044000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus1.data      9416000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus2.data    183889000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus3.data     42309000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    257658000                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu0.icache.prefetcher     0.003330                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.icache.prefetcher     0.002638                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.icache.prefetcher     0.003203                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.icache.prefetcher     0.002889                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.001479                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.219322                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.001330                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.208112                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.001745                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.220846                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.001491                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.211236                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.043356                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.icache.prefetcher     0.003330                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.icache.prefetcher     0.002638                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.icache.prefetcher     0.003203                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.icache.prefetcher     0.002889                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.001479                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.219322                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.001330                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.208112                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.001745                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.220846                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.001491                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.211236                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.043356                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.icache.prefetcher 71376.495531                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.icache.prefetcher 71430.949351                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.icache.prefetcher 72362.850576                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.icache.prefetcher 71072.932775                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 70009.423760                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 69632.486237                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 71705.608612                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 69260.115982                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 71088.340122                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 69387.765268                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 71371.974025                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 69435.162560                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69494.997373                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 71376.495531                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 71430.949351                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 72362.850576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 71072.932775                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 70009.423760                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 69632.486237                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 71705.608612                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 69260.115982                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 71088.340122                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 69387.765268                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 71371.974025                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 69435.162560                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69494.997373                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data   900.821380                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus1.data   386.186531                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data  6899.632298                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data  1706.627405                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total  2568.975832                       # average overall mshr uncacheable latency
system.l2.replacements                        9116181                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.switch_cpus0.data          112                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus1.data           60                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus2.data         1051                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus3.data          205                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         1428                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data     22044000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus1.data      9416000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    183889000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data     42309000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    257658000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 196821.428571                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus1.data 156933.333333                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 174965.746908                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data 206385.365854                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 180432.773109                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data        24359                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data        24322                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data        25601                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus3.data        24586                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        98868                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks      9402256                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9402256                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      9402256                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9402256                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    108169581                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        108169581                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    108169581                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    108169581                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        58667                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         58667                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data        24337                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data         2855                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data         2753                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus3.data         2283                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                32228                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus0.data          183                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus1.data          360                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus2.data          106                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus3.data          886                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1535                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus0.data      1609500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus1.data      1632000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus2.data      1238000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus3.data      1372500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      5852000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus0.data        24520                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data         3215                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data         2859                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus3.data         3169                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            33763                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus0.data     0.007463                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus1.data     0.111975                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus2.data     0.037076                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus3.data     0.279583                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.045464                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus0.data  8795.081967                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus1.data  4533.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus2.data 11679.245283                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus3.data  1549.097065                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3812.377850                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus0.data          183                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus1.data          360                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus2.data          106                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus3.data          886                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1535                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus0.data      3602500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus1.data      7134500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus2.data      2119000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus3.data     17627500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     30483500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.007463                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.111975                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.037076                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.279583                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.045464                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 19685.792350                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 19818.055556                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 19990.566038                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 19895.598194                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19858.957655                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.switch_cpus0.data         3183                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data         1216                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data         1226                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus3.data          719                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               6344                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.switch_cpus0.data           44                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus1.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus2.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus3.data          244                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              328                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus0.data       204500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus1.data        86500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus2.data        88500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus3.data       144500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       524000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data         3227                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data         1238                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data         1244                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus3.data          963                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           6672                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus0.data     0.013635                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus1.data     0.017771                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus2.data     0.014469                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus3.data     0.253375                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.049161                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus0.data  4647.727273                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus1.data  3931.818182                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus2.data  4916.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus3.data   592.213115                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1597.560976                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus0.data           44                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus1.data           22                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus2.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus3.data          244                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          328                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus0.data       865000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus1.data       437000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus2.data       357000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus3.data      4843000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      6502000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.013635                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.017771                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.014469                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.253375                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.049161                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 19659.090909                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 19863.636364                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 19848.360656                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19823.170732                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus0.data       892841                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data       749093                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data       796344                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data       733922                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3172200                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data       325017                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data       155055                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data       295706                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data       191629                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              967407                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data  25949655500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data  12433368000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data  23653599000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data  15310900000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   77347522500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data      1217858                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data       904148                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data      1092050                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data       925551                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4139607                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.266876                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.171493                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.270781                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.207043                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.233695                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 79840.917552                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 80186.824030                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 79990.257215                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 79898.658345                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79953.445137                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data       325017                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data       155055                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data       295706                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data       191629                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         967407                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data  22699485500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data  10882818000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data  20696538501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data  13394610000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  67673452001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.266876                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.171493                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.270781                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.207043                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.233695                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 69840.917552                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 70186.824030                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 69990.255527                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 69898.658345                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69953.444622                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.icache.prefetcher      7869137                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.icache.prefetcher      7106836                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.icache.prefetcher      7453609                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.icache.prefetcher      7535886                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus0.inst     39343667                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst     30890272                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst     34825967                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst     32585963                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total          167611337                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.icache.prefetcher        26436                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.icache.prefetcher        18928                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.icache.prefetcher        24071                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.icache.prefetcher        21998                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus0.inst        58319                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst        41570                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst        61211                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst        49035                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           301568                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.icache.prefetcher   2148755889                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.icache.prefetcher   1539902588                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.icache.prefetcher   1980230447                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.icache.prefetcher   1780599579                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst   4664619500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst   3391936000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst   4960430000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst   3985681000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  24452155003                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.icache.prefetcher      7895573                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.icache.prefetcher      7125764                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.icache.prefetcher      7477680                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.icache.prefetcher      7557884                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst     39401986                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst     30931842                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst     34887178                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst     32634998                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total      167912905                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.icache.prefetcher     0.003348                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.icache.prefetcher     0.002656                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.icache.prefetcher     0.003219                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.icache.prefetcher     0.002911                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.001480                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.001344                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.001755                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.001503                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001796                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.icache.prefetcher 81281.430209                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.icache.prefetcher 81355.800296                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.icache.prefetcher 82266.231025                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.icache.prefetcher 80943.703018                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 79984.559063                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 81595.766178                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 81038.212086                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst 81282.369736                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81083.387505                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.icache.prefetcher          145                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.icache.prefetcher          132                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.icache.prefetcher          119                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.icache.prefetcher          161                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus0.inst           62                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus1.inst          419                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus2.inst          327                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus3.inst          373                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1738                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.icache.prefetcher        26291                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.icache.prefetcher        18796                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.icache.prefetcher        23952                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.icache.prefetcher        21837                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst        58257                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst        41151                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst        60884                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst        48662                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       299830                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.icache.prefetcher   1876559444                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.icache.prefetcher   1342616124                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.icache.prefetcher   1733234997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.icache.prefetcher   1552019633                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst   4078539000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst   2950757500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst   4328142500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst   3473103000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  21334972198                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.icache.prefetcher     0.003330                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.icache.prefetcher     0.002638                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.icache.prefetcher     0.003203                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.icache.prefetcher     0.002889                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.001479                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.001330                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.001745                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.001491                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001786                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 71376.495531                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 71430.949351                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 72362.850576                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 71072.932775                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 70009.423760                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 71705.608612                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 71088.340122                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 71371.974025                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71156.896235                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data      7848715                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data      6884547                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data      7291940                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data      6685057                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          28710259                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data      2130830                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data      1851206                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data      1996946                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data      1795304                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7774286                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data 169615475000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data 146583163500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data 158354999000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data 142521706000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 617075343500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data      9979545                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data      8735753                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data      9288886                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data      8480361                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      36484545                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.213520                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.211911                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.214982                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.211701                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.213084                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 79600.660306                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 79182.523987                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 79298.588445                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 79385.834377                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79373.892792                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus0.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus1.data           79                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus2.data           64                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus3.data           64                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          214                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data      2130823                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data      1851127                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data      1996882                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data      1795240                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7774072                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 148306759500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 128065580000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 138381019500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 124563962000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 539317321000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.213519                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.211902                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.214975                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.211694                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.213078                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 69600.693957                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 69182.492611                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 69298.546184                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 69385.687707                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69373.852082                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 23387953663000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32767.999928                       # Cycle average of tags in use
system.l2.tags.total_refs                   253322580                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9116187                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     27.788217                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     729.841968                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       19.392105                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       19.941233                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.icache.prefetcher   218.468811                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       21.548647                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        4.660316                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.icache.prefetcher   179.797724                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        3.208637                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.051536                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.icache.prefetcher   218.363393                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        7.889706                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.511986                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.icache.prefetcher   214.009152                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst   675.960026                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data  8111.428748                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst   690.329706                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data  6364.812484                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst   780.730297                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data  7420.917505                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst   959.753196                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data  6125.382749                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.022273                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000592                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.000609                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.icache.prefetcher     0.006667                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000658                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.000142                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.icache.prefetcher     0.005487                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.000032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.icache.prefetcher     0.006664                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000241                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.icache.prefetcher     0.006531                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.020629                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.247541                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.021067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.194239                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.023826                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.226468                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.029289                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.186932                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1238                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         31530                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          358                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          836                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          420                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2882                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7243                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        20929                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.037781                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.962219                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2827936795                       # Number of tag accesses
system.l2.tags.data_accesses               2827936795                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 23387953663000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.icache.prefetcher      1682624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.icache.prefetcher      1202944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.icache.prefetcher      1532928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.icache.prefetcher      1397568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst      3728448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data    157167488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst      2633664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data    128387648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst      3896064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data    146709696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.inst      3114368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.data    127144896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide         4032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          578602368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst      3728448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst      2633664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst      3896064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus3.inst      3114368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      13372544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    121692928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       121692928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.icache.prefetcher        26291                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.icache.prefetcher        18796                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.icache.prefetcher        23952                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.icache.prefetcher        21837                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst        58257                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data      2455742                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst        41151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data      2006057                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst        60876                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data      2292339                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.inst        48662                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.data      1986639                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide           63                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9040662                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1901452                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1901452                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.icache.prefetcher        71944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.icache.prefetcher        51434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.icache.prefetcher        65543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.icache.prefetcher        59756                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst       159417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data      6720019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst       112608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data      5489478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst       166584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data      6272874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.inst       133161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.data      5436341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide            172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              24739333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst       159417                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst       112608                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst       166584                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus3.inst       133161                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           571771                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        5203231                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              5203231                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        5203231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.icache.prefetcher        71944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.icache.prefetcher        51434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.icache.prefetcher        65543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.icache.prefetcher        59756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst       159417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data      6720019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst       112608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data      5489478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst       166584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data      6272874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.inst       133161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.data      5436341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide           172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             29942564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1901444.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.icache.prefetcher::samples     26291.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.icache.prefetcher::samples     18796.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.icache.prefetcher::samples     23952.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.icache.prefetcher::samples     21837.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples     58257.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples   2454991.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples     41151.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples   2005419.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples     60876.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   2291496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples     48662.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples   1986199.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples        63.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.034906334500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       109027                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       109027                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            25740471                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1799426                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     9040662                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1901452                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9040662                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1901452                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2672                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            589558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            542477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            575464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            558638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            566313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            580705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            513840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            616723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            538073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            555330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           544261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           584610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           563961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           595908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           539082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           573047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            125879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            121798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            120291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            116405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            116189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            125139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            127288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            130954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            115059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            112038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           107370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           109422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           119026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           120635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           113593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           120365                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  89368053830                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                45189950000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            258830366330                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9888.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28638.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       559                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6299311                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1071267                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                56.34                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               9040662                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1901452                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8779426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  249912                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  59524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  61235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  97133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 100654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 101062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 101428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 102290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 103310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 104209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 105353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 107495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 109618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 108765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 109706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 110629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 110750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 111993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 112265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1894                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3568861                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    196.175728                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   137.130432                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   197.422830                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1493628     41.85%     41.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1095368     30.69%     72.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       436561     12.23%     84.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       214632      6.01%     90.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       129950      3.64%     94.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        84468      2.37%     96.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        41596      1.17%     97.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15096      0.42%     98.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        57562      1.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3568861                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       109027                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      82.896567                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     79.437517                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          32154     29.49%     29.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         30869     28.31%     57.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95         10928     10.02%     67.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127         9089      8.34%     76.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159         8200      7.52%     83.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191         6236      5.72%     89.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223         4322      3.96%     93.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255         2800      2.57%     95.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         1742      1.60%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319         1089      1.00%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351          653      0.60%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383          353      0.32%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415          215      0.20%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447          129      0.12%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479           86      0.08%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511           59      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543           29      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575           21      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607           14      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639           12      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            5      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703           10      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            5      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::928-959            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        109027                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       109027                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.440185                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.328963                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.994039                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19        106002     97.23%     97.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23          1348      1.24%     98.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27           878      0.81%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31           411      0.38%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35           200      0.18%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            54      0.05%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            28      0.03%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47            10      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             4      0.00%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             7      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             6      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             5      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             9      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             2      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             2      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             3      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             6      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             3      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             5      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             2      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99            29      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-139            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::148-151            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-179            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::188-191            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-227            3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        109027                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              578431360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  171008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               121692864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               578602368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            121692928                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        24.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         5.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     24.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      5.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  23387953604000                       # Total gap between requests
system.mem_ctrls.avgGap                    2137425.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.icache.prefetcher      1682624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.icache.prefetcher      1202944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.icache.prefetcher      1532928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.icache.prefetcher      1397568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst      3728448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data    157119424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst      2633664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data    128346816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst      3896064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data    146655744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.inst      3114368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.data    127116736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide         4032                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    121692864                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.icache.prefetcher 71944.045393844339                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.icache.prefetcher 51434.341684329171                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.icache.prefetcher 65543.485423656748                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.icache.prefetcher 59755.890581011707                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 159417.452835920645                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 6717963.711744677275                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 112607.714122783014                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 5487731.754960933700                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 166584.219215536403                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 6270567.579925172962                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.inst 133161.201055694080                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.data 5435137.157856613398                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 172.396442121342                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5203228.369334399700                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.icache.prefetcher        26291                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.icache.prefetcher        18796                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.icache.prefetcher        23952                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.icache.prefetcher        21837                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst        58257                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data      2455742                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst        41151                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data      2006057                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst        60876                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data      2292339                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.inst        48662                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.data      1986639                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide           63                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1901452                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.icache.prefetcher    776635111                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.icache.prefetcher    556218376                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.icache.prefetcher    730642933                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.icache.prefetcher    638201465                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst   1695129224                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data  70663166502                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst   1264323976                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data  56985852140                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst   1833787460                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data  65416459304                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.inst   1479813451                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.data  56778993861                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide     11142527                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 553359611978644                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.icache.prefetcher     29539.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.icache.prefetcher     29592.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.icache.prefetcher     30504.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.icache.prefetcher     29225.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     29097.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     28774.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     30724.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     28406.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     30123.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     28536.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.inst     30410.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.data     28580.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    176865.51                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 291019500.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          12485996460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6636460710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         32089102080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4789391760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1846225514640.000244                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     2129895960600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     7187377608480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       11219500034730                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        479.712770                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 18664106408692                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 780975260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 3942871994308                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          12995685360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6907366785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         32442146520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         5136182460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1846225514640.000244                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     2153565631830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     7167445253760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       11224717781355                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        479.935865                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 18612032067534                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 780975260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 3994946335466                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 23387953663000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1850                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1850                       # Transaction distribution
system.iobus.trans_dist::WriteReq              274996                       # Transaction distribution
system.iobus.trans_dist::WriteResp             274996                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio       194108                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1326                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5088                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       200592                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       353100                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       353100                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  553692                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       776432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio            1                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          663                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         2862                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       780230                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     11279152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     11279152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 12059382                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy            212723505                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                54500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           177164000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy           101724000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           919750292                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             4605503                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1155500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy                2500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               25663759375500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                            24092638435                       # Simulator instruction rate (inst/s)
host_mem_usage                                 811084                       # Number of bytes of host memory used
host_op_rate                              24091940189                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.70                       # Real time elapsed on the host
host_tick_rate                             2170543877                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 65131639362                       # Number of instructions simulated
sim_ops                                   65131639362                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005868                       # Number of seconds simulated
sim_ticks                                  5868014000                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.icache.prefetcher.num_hwpf_issued         3285                       # number of hwpf issued
system.cpu0.icache.prefetcher.pfBufferHit          141                       # number of redundant prefetches already in prefetch queue
system.cpu0.icache.prefetcher.pfIdentified         3539                       # number of prefetch candidates identified
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.icache.prefetcher.pfRemovedFull           70                       # number of prefetches dropped due to prefetch queue size
system.cpu0.icache.prefetcher.pfSpanPage           61                       # number of prefetches that crossed the page
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::wripir                    3      0.29%      0.29% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   53      5.09%      5.38% # number of callpals executed
system.cpu0.kern.callpal::tbi                       1      0.10%      5.48% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  838     80.50%     85.98% # number of callpals executed
system.cpu0.kern.callpal::rdps                     17      1.63%     87.61% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.10%     87.70% # number of callpals executed
system.cpu0.kern.callpal::rti                     110     10.57%     98.27% # number of callpals executed
system.cpu0.kern.callpal::callsys                  15      1.44%     99.71% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.29%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  1041                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                      1686                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                       9                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                     442     46.09%     46.09% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      4      0.42%     46.51% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      6      0.63%     47.13% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.10%     47.24% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    506     52.76%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 959                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      440     49.44%     49.44% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       4      0.45%     49.89% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       6      0.67%     50.56% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.11%     50.67% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     439     49.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  890                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              6265718500     95.96%     95.96% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                3129500      0.05%     96.01% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                2580000      0.04%     96.05% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 702500      0.01%     96.06% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              257177500      3.94%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          6529308000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.995475                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.867589                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.928050                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel                 97                      
system.cpu0.kern.mode_good::user                   98                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel              162                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 98                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel     0.598765                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.750000                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel        9071796500     96.12%     96.12% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           366142500      3.88%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.icache.prefetcher.num_hwpf_issued           32                       # number of hwpf issued
system.cpu1.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu1.icache.prefetcher.pfIdentified           32                       # number of prefetch candidates identified
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::swpipl                   82     81.19%     81.19% # number of callpals executed
system.cpu1.kern.callpal::rdps                     12     11.88%     93.07% # number of callpals executed
system.cpu1.kern.callpal::rti                       7      6.93%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   101                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                       108                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                       7                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                      25     26.04%     26.04% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      6      6.25%     32.29% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      1.04%     33.33% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                     64     66.67%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                  96                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       25     44.64%     44.64% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       6     10.71%     55.36% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      1.79%     57.14% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      24     42.86%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                   56                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              5846539000     99.78%     99.78% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                2322500      0.04%     99.82% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1527000      0.03%     99.85% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                8920500      0.15%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          5859309000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.375000                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.583333                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  7                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.icache.prefetcher.num_hwpf_issued         5083                       # number of hwpf issued
system.cpu2.icache.prefetcher.pfBufferHit          164                       # number of redundant prefetches already in prefetch queue
system.cpu2.icache.prefetcher.pfIdentified         5374                       # number of prefetch candidates identified
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.icache.prefetcher.pfRemovedFull           13                       # number of prefetches dropped due to prefetch queue size
system.cpu2.icache.prefetcher.pfSpanPage           34                       # number of prefetches that crossed the page
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.callpal::wripir                    1      0.01%      0.01% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   53      0.76%      0.78% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.03%      0.80% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 6628     95.24%     96.05% # number of callpals executed
system.cpu2.kern.callpal::rdps                     14      0.20%     96.25% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.01%     96.26% # number of callpals executed
system.cpu2.kern.callpal::rti                      81      1.16%     97.43% # number of callpals executed
system.cpu2.kern.callpal::callsys                  59      0.85%     98.28% # number of callpals executed
system.cpu2.kern.callpal::imb                       5      0.07%     98.35% # number of callpals executed
system.cpu2.kern.callpal::rdunique                115      1.65%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  6959                       # number of callpals executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.hwrei                      8344                       # number of hwrei instructions executed
system.cpu2.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu2.kern.ipl_count::0                    3304     49.20%     49.20% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      6      0.09%     49.29% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.01%     49.30% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   3405     50.70%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                6716                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     3304     49.95%     49.95% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       6      0.09%     50.05% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.02%     50.06% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    3303     49.94%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 6614                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              3468458000     66.23%     66.23% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                3325000      0.06%     66.29% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                1201000      0.02%     66.31% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             1764180500     33.69%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          5237164500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.970044                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.984812                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.mode_good::kernel                 75                      
system.cpu2.kern.mode_good::user                   74                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch::kernel              135                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                 74                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch_good::kernel     0.555556                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.712919                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        3545197000     83.41%     83.41% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user           704997500     16.59%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.icache.prefetcher.num_hwpf_issued         2056                       # number of hwpf issued
system.cpu3.icache.prefetcher.pfBufferHit           15                       # number of redundant prefetches already in prefetch queue
system.cpu3.icache.prefetcher.pfIdentified         2087                       # number of prefetch candidates identified
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.icache.prefetcher.pfSpanPage            9                       # number of prefetches that crossed the page
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.callpal::wripir                    1      0.24%      0.24% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   58     13.68%     13.92% # number of callpals executed
system.cpu3.kern.callpal::tbi                       4      0.94%     14.86% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  263     62.03%     76.89% # number of callpals executed
system.cpu3.kern.callpal::rdps                     13      3.07%     79.95% # number of callpals executed
system.cpu3.kern.callpal::rti                      75     17.69%     97.64% # number of callpals executed
system.cpu3.kern.callpal::callsys                   9      2.12%     99.76% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.24%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   424                       # number of callpals executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.hwrei                       942                       # number of hwrei instructions executed
system.cpu3.kern.inst.quiesce                       7                       # number of quiesce instructions executed
system.cpu3.kern.ipl_count::0                     143     41.33%     41.33% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      6      1.73%     43.06% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.87%     43.93% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    194     56.07%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 346                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      143     48.64%     48.64% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       6      2.04%     50.68% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      1.02%     51.70% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     142     48.30%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  294                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              5795349500     98.82%     98.82% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                2490000      0.04%     98.87% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                2485000      0.04%     98.91% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               63957000      1.09%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          5864281500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.731959                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.849711                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch::kernel              133                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch_good::kernel     0.503759                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.670000                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      2258868736000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            28396000      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.disks.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disks.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disks.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disks.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disks.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disks.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        23254                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         45322                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                    77003                       # Number of branches fetched
system.switch_cpus0.committedInsts             546079                       # Number of instructions committed
system.switch_cpus0.committedOps               546079                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.data_accesses           49565                       # DTB accesses
system.switch_cpus0.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus0.dtb.data_hits              199027                       # DTB hits
system.switch_cpus0.dtb.data_misses               477                       # DTB misses
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.read_accesses           34049                       # DTB read accesses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_hits              101410                       # DTB read hits
system.switch_cpus0.dtb.read_misses               371                       # DTB read misses
system.switch_cpus0.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus0.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus0.dtb.write_hits              97617                       # DTB write hits
system.switch_cpus0.dtb.write_misses              106                       # DTB write misses
system.switch_cpus0.idle_fraction            0.709265                       # Percentage of idle cycles
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.fetch_accesses         166891                       # ITB accesses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_hits             166739                       # ITB hits
system.switch_cpus0.itb.fetch_misses              152                       # ITB misses
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.not_idle_fraction        0.290735                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles                13059990                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      3796997.195114                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts        53843                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus0.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls              17485                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      9262992.804886                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses       525398                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts              525398                       # number of integer instructions
system.switch_cpus0.num_int_register_reads       743268                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       367733                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts             102257                       # Number of load instructions
system.switch_cpus0.num_mem_refs               200154                       # number of memory refs
system.switch_cpus0.num_store_insts             97897                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass        10334      1.89%      1.89% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           319192     58.40%     60.29% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             718      0.13%     60.42% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     60.42% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd           1172      0.21%     60.64% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     60.64% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     60.64% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     60.64% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     60.64% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv            227      0.04%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          104791     19.17%     79.85% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          96973     17.74%     97.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead         1216      0.22%     97.82% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite         1003      0.18%     98.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         10935      2.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            546561                       # Class of executed instruction
system.switch_cpus1.Branches                     1423                       # Number of branches fetched
system.switch_cpus1.committedInsts               9859                       # Number of instructions committed
system.switch_cpus1.committedOps                 9859                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_hits                3337                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_hits                2146                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_hits               1191                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.idle_fraction            0.997210                       # Percentage of idle cycles
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.fetch_accesses           1339                       # ITB accesses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_hits               1339                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.not_idle_fraction        0.002790                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles                11718618                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      32695.425380                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts          711                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls                404                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      11685922.574620                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses         9437                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts                9437                       # number of integer instructions
system.switch_cpus1.num_int_register_reads        13016                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes         7562                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts               2146                       # Number of load instructions
system.switch_cpus1.num_mem_refs                 3344                       # number of memory refs
system.switch_cpus1.num_store_insts              1198                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass           59      0.60%      0.60% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu             5925     60.10%     60.70% # Class of executed instruction
system.switch_cpus1.op_class::IntMult              36      0.37%     61.06% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     61.06% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     61.06% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     61.06% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     61.06% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     61.06% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     61.06% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     61.06% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     61.06% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     61.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     61.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     61.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     61.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     61.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     61.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     61.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     61.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     61.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     61.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     61.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     61.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     61.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     61.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     61.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     61.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     61.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     61.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     61.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     61.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     61.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     61.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     61.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     61.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     61.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     61.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     61.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     61.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     61.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     61.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     61.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     61.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     61.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     61.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     61.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     61.06% # Class of executed instruction
system.switch_cpus1.op_class::MemRead            2194     22.25%     83.31% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite           1198     12.15%     95.47% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead            0      0.00%     95.47% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite            0      0.00%     95.47% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess           447      4.53%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total              9859                       # Class of executed instruction
system.switch_cpus2.Branches                   337189                       # Number of branches fetched
system.switch_cpus2.committedInsts            2541136                       # Number of instructions committed
system.switch_cpus2.committedOps              2541136                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.data_accesses           80070                       # DTB accesses
system.switch_cpus2.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus2.dtb.data_hits              664686                       # DTB hits
system.switch_cpus2.dtb.data_misses               866                       # DTB misses
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.read_accesses           51313                       # DTB read accesses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_hits              435347                       # DTB read hits
system.switch_cpus2.dtb.read_misses               817                       # DTB read misses
system.switch_cpus2.dtb.write_accesses          28757                       # DTB write accesses
system.switch_cpus2.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus2.dtb.write_hits             229339                       # DTB write hits
system.switch_cpus2.dtb.write_misses               49                       # DTB write misses
system.switch_cpus2.idle_fraction            0.280158                       # Percentage of idle cycles
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.fetch_accesses         351169                       # ITB accesses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_hits             350669                       # ITB hits
system.switch_cpus2.itb.fetch_misses              500                       # ITB misses
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.not_idle_fraction        0.719842                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles                10393626                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      7481765.986243                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts       240689                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses          1156                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts                 1156                       # number of float instructions
system.switch_cpus2.num_fp_register_reads          785                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes          612                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls              70164                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      2911860.013757                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses      2470222                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts             2470222                       # number of integer instructions
system.switch_cpus2.num_int_register_reads      3460499                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes      1986418                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts             436828                       # Number of load instructions
system.switch_cpus2.num_mem_refs               666395                       # number of memory refs
system.switch_cpus2.num_store_insts            229567                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass        30519      1.20%      1.20% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu          1781580     70.09%     71.29% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            8730      0.34%     71.63% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     71.63% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd            223      0.01%     71.64% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp             14      0.00%     71.64% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt             31      0.00%     71.64% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult            33      0.00%     71.64% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv             28      0.00%     71.64% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     71.64% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     71.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     71.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     71.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     71.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     71.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     71.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     71.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     71.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     71.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     71.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     71.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     71.64% # Class of executed instruction
system.switch_cpus2.op_class::MemRead          451016     17.74%     89.38% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite         229430      9.03%     98.41% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead          401      0.02%     98.43% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite          426      0.02%     98.44% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         39583      1.56%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total           2542014                       # Class of executed instruction
system.switch_cpus3.Branches                    24189                       # Number of branches fetched
system.switch_cpus3.committedInsts             168228                       # Number of instructions committed
system.switch_cpus3.committedOps               168228                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus3.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus3.dtb.data_hits               51391                       # DTB hits
system.switch_cpus3.dtb.data_misses               364                       # DTB misses
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus3.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus3.dtb.read_hits               31838                       # DTB read hits
system.switch_cpus3.dtb.read_misses               326                       # DTB read misses
system.switch_cpus3.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_hits              19553                       # DTB write hits
system.switch_cpus3.dtb.write_misses               38                       # DTB write misses
system.switch_cpus3.idle_fraction            0.932062                       # Percentage of idle cycles
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.fetch_accesses          24968                       # ITB accesses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_hits              24843                       # ITB hits
system.switch_cpus3.itb.fetch_misses              125                       # ITB misses
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.not_idle_fraction        0.067938                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles                11728563                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      796816.841594                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts        18365                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts                  297                       # number of float instructions
system.switch_cpus3.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls               3453                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      10931746.158406                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses       162180                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts              162180                       # number of integer instructions
system.switch_cpus3.num_int_register_reads       218443                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       123859                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts              32722                       # Number of load instructions
system.switch_cpus3.num_mem_refs                52505                       # number of memory refs
system.switch_cpus3.num_store_insts             19783                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass         2864      1.70%      1.70% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           104670     62.08%     63.78% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             339      0.20%     63.98% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     63.98% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             25      0.01%     63.99% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     63.99% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     63.99% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     63.99% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              3      0.00%     63.99% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     63.99% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     63.99% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     63.99% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     63.99% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     63.99% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     63.99% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     63.99% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     63.99% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     63.99% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     63.99% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     63.99% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     63.99% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           33767     20.03%     84.02% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          19664     11.66%     95.68% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead          137      0.08%     95.76% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite          132      0.08%     95.84% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          7012      4.16%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            168613                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests        12719                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           52                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        49345                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          497                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       107265                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            549                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   5868014000                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED   5868014000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 429                       # Transaction distribution
system.membus.trans_dist::ReadResp              15162                       # Transaction distribution
system.membus.trans_dist::WriteReq                193                       # Transaction distribution
system.membus.trans_dist::WriteResp               193                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5911                       # Transaction distribution
system.membus.trans_dist::CleanEvict            16817                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              211                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            140                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7510                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7489                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         14733                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1244                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        67544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        68788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  68788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          916                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1800512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1801428                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1801428                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              312                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             23216                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   23216    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               23216                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1031500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            69165280                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   5868014000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          119150745                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.0                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED   5868014000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   5868014000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions         5839                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples         2920                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 800580000.513699                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 364237201.456480                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10         2920    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value       145000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    974632000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total         2920                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 21065323586500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED 2337693601500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2260742187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions         9473                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples         4738                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 917063360.700718                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 216939716.412418                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10         4738    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    974630000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total         4738                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 19057975440000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED 4345046203000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2260737732500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions         3749                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples         1876                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 908061864.872068                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 222092534.749442                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10         1876    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    973856500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total         1876                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 21699648725500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED 1703524058500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2260586591500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions         7717                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples         3861                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 925523591.297591                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 192964618.580508                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10         3861    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    974631500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total         3861                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 19829814720000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED 3573446586000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2260498069500                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               9453                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    475670458.290944                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   479974242.691344                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         4726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39065                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12251154617                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2248018585883                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  23403489635000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 25663759375500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24109048                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst  16742065655                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total     16766174703                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24109048                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst  16742065655                       # number of overall hits
system.cpu2.icache.overall_hits::total    16766174703                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       394857                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst     34992183                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total      35387040                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       394857                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst     34992183                       # number of overall misses
system.cpu2.icache.overall_misses::total     35387040                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst 473813745000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total 473813745000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst 473813745000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total 473813745000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24503905                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst  16777057838                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total  16801561743                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24503905                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst  16777057838                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total  16801561743                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.016114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.002086                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002106                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.016114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.002086                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002106                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 13540.559759                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 13389.470976                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 13540.559759                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 13389.470976                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.unused_prefetches          3902312                       # number of HardPF blocks evicted w/o reference
system.cpu2.icache.writebacks::.writebacks     42827691                       # number of writebacks
system.cpu2.icache.writebacks::total         42827691                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst        49608                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        49608                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst        49608                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        49608                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst     34942575                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total     34942575                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.icache.prefetcher      7490937                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst     34942575                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total     42433512                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst 438505412000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total 438505412000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.icache.prefetcher  93147242148                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst 438505412000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total 531652654148                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.002083                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002080                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.002083                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002526                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 12549.315899                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 12549.315899                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 12434.658328                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 12549.315899                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 12529.074995                       # average overall mshr miss latency
system.cpu2.icache.replacements              42827691                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24109048                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst  16742065655                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total    16766174703                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       394857                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst     34992183                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total     35387040                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst 473813745000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total 473813745000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24503905                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst  16777057838                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total  16801561743                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.016114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.002086                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002106                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 13540.559759                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 13389.470976                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst        49608                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        49608                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst     34942575                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total     34942575                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst 438505412000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total 438505412000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.002083                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002080                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 12549.315899                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 12549.315899                       # average ReadReq mshr miss latency
system.cpu2.icache.HardPFReq_mshr_misses::.cpu2.icache.prefetcher      7490937                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_misses::total      7490937                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_miss_latency::.cpu2.icache.prefetcher  93147242148                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_latency::total  93147242148                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 12434.658328                       # average HardPFReq mshr miss latency
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::total 12434.658328                       # average HardPFReq mshr miss latency
system.cpu2.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 25663759375500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 25663759375500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          509.240576                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs        16809003072                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs         42828369                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           392.473575                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    42.395312                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.cpu2.icache.prefetcher    43.694051                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   423.151212                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.082803                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.cpu2.icache.prefetcher     0.085340                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.826467                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.994610                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1022           64                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::3           64                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          448                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1022     0.125000                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      33645951855                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     33645951855                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 25663759375500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7281188                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data   3545623655                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total      3552904843                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7281188                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data   3545623655                       # number of overall hits
system.cpu2.dcache.overall_hits::total     3552904843                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       290772                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     10471216                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      10761988                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       290772                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     10471216                       # number of overall misses
system.cpu2.dcache.overall_misses::total     10761988                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 296810054000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 296810054000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 296810054000                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 296810054000                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7571960                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data   3556094871                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total   3563666831                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7571960                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data   3556094871                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total   3563666831                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.038401                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.002945                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003020                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.038401                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.002945                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003020                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 28345.328183                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 27579.481969                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 28345.328183                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 27579.481969                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2514412                       # number of writebacks
system.cpu2.dcache.writebacks::total          2514412                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data     10471216                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     10471216                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data     10471216                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     10471216                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data        27589                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total        27589                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 286338838000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 286338838000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 286338838000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 286338838000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.switch_cpus2.data    258293000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    258293000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.002945                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002938                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.002945                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002938                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 27345.328183                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27345.328183                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 27345.328183                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27345.328183                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data  9362.173330                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total  9362.173330                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements              10603216                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4486366                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data   3074492317                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total     3078978683                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       152841                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      9348533                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      9501374                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 260609113500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 260609113500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4639207                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data   3083840850                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total   3088480057                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.032946                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.003031                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.003076                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 27877.006317                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 27428.571226                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      9348533                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      9348533                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.switch_cpus2.data         1392                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         1392                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 251260580500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 251260580500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    258293000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    258293000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.003031                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003027                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 26877.006317                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 26877.006317                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 185555.316092                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 185555.316092                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2794822                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data    471131338                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     473926160                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data      1122683                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1260614                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data  36200940500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  36200940500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2932753                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data    472254021                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    475186774                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.047031                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.002377                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.002653                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 32245.024197                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 28716.911362                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data      1122683                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      1122683                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data        26197                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total        26197                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data  35078257500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  35078257500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.002377                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.002363                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 31245.024197                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 31245.024197                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        51322                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data       110263                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       161585                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        15421                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data        13480                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        28901                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data    264223000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    264223000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        66743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data       123743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       190486                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231050                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.108935                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.151722                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 19601.112760                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  9142.348016                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data        13480                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        13480                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data    250743000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    250743000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.108935                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.070766                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 18601.112760                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18601.112760                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        43373                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data       119356                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       162729                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data        22185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data         4154                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        26339                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data     30018500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     30018500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        65558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data       123510                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       189068                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.338403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.033633                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.139310                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data  7226.408281                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  1139.697787                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data         4154                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         4154                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data     25869500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     25869500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.033633                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.021971                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data  6227.611940                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6227.611940                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.switch_cpus2.data        80500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        80500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus2.data        75500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        75500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 25663759375500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          993.876692                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs         3564046390                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         10752715                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           331.455487                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    63.544799                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   930.331893                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.062055                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.908527                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.970583                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          751                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          750                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.733398                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       7138845485                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      7138845485                       # Number of data accesses
system.cpu3.numPwrStateTransitions               6599                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    682923790.845711                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   434588575.449223                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         3299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     7304154500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2252965586000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  23403489635000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 25663759375500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14271789                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst  15139640630                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total     15153912419                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14271789                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst  15139640630                       # number of overall hits
system.cpu3.icache.overall_hits::total    15153912419                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst       338995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst     32695586                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total      33034581                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst       338995                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst     32695586                       # number of overall misses
system.cpu3.icache.overall_misses::total     33034581                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst 442120527500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total 442120527500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst 442120527500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total 442120527500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14610784                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst  15172336216                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total  15186947000                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14610784                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst  15172336216                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total  15186947000                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.023202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.002155                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002175                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.023202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.002155                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002175                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 13522.330736                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 13383.566981                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 13522.330736                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 13383.566981                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.unused_prefetches          3853871                       # number of HardPF blocks evicted w/o reference
system.cpu3.icache.writebacks::.writebacks     40546025                       # number of writebacks
system.cpu3.icache.writebacks::total         40546025                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst        50147                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total        50147                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst        50147                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total        50147                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst     32645439                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total     32645439                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.icache.prefetcher      7562108                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst     32645439                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total     40207547                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst 409106522000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total 409106522000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.icache.prefetcher  93710328166                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst 409106522000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total 502816850166                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.002152                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002150                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.002152                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002648                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 12531.812545                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 12531.812545                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 12392.090693                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 12531.812545                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 12505.534102                       # average overall mshr miss latency
system.cpu3.icache.replacements              40546025                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14271789                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst  15139640630                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total    15153912419                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst       338995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst     32695586                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total     33034581                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst 442120527500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total 442120527500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14610784                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst  15172336216                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total  15186947000                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.023202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.002155                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002175                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 13522.330736                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 13383.566981                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst        50147                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total        50147                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst     32645439                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total     32645439                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst 409106522000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total 409106522000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.002152                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002150                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 12531.812545                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 12531.812545                       # average ReadReq mshr miss latency
system.cpu3.icache.HardPFReq_mshr_misses::.cpu3.icache.prefetcher      7562108                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_misses::total      7562108                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_miss_latency::.cpu3.icache.prefetcher  93710328166                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_latency::total  93710328166                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 12392.090693                       # average HardPFReq mshr miss latency
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::total 12392.090693                       # average HardPFReq mshr miss latency
system.cpu3.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 25663759375500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 25663759375500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          511.012877                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs        15194458961                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs         40546542                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           374.741179                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    44.116369                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.cpu3.icache.prefetcher    49.828421                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   417.068087                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.086165                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.cpu3.icache.prefetcher     0.097321                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.814586                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.998072                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1022           38                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_blocks::1024          474                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::3           29                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::4            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          117                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          340                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1022     0.074219                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.925781                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses      30414440542                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses     30414440542                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 25663759375500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4632203                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data   3208278055                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total      3212910258                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4632203                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data   3208278055                       # number of overall hits
system.cpu3.dcache.overall_hits::total     3212910258                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       202013                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      9462291                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       9664304                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       202013                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      9462291                       # number of overall misses
system.cpu3.dcache.overall_misses::total      9664304                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 261426694500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 261426694500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 261426694500                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 261426694500                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      4834216                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data   3217740346                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total   3222574562                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      4834216                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data   3217740346                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total   3222574562                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.041788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.002941                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.002999                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.041788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.002941                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.002999                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 27628.266188                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 27050.752387                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 27628.266188                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 27050.752387                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2271762                       # number of writebacks
system.cpu3.dcache.writebacks::total          2271762                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      9462291                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      9462291                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      9462291                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      9462291                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.switch_cpus3.data        24835                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total        24835                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 251964403500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 251964403500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 251964403500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 251964403500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::.switch_cpus3.data     45557500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     45557500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.002941                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002936                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.002941                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002936                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 26628.266188                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 26628.266188                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 26628.266188                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 26628.266188                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data  1834.407087                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total  1834.407087                       # average overall mshr uncacheable latency
system.cpu3.dcache.replacements               9565906                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2791094                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data   2769194142                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total     2771985236                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       109613                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      8517544                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      8627157                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 235581947500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 235581947500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2900707                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data   2777711686                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total   2780612393                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.037788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.003066                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.003103                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 27658.436223                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 27307.019856                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      8517544                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      8517544                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::.switch_cpus3.data          209                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total          209                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data 227064403500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 227064403500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data     45557500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total     45557500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.003066                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003063                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 26658.436223                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 26658.436223                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data 217978.468900                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total 217978.468900                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1841109                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data    439083913                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     440925022                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        92400                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       944747                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1037147                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  25844747000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  25844747000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1933509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data    440028660                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    441962169                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.047789                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.002147                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.002347                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 27356.262576                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 24919.078009                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       944747                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       944747                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.switch_cpus3.data        24626                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total        24626                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  24900000000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  24900000000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.002147                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.002138                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 26356.262576                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 26356.262576                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        55757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data        75374                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       131131                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        13881                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data        19478                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        33359                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data    331808500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    331808500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        69638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data        94852                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       164490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.205351                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.202803                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 17035.039532                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  9946.596121                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data        19478                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        19478                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data    312330500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    312330500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.205351                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.118414                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 16035.039532                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16035.039532                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        48506                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data        91372                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       139878                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data        18262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus3.data         3372                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        21634                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus3.data     28092500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     28092500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        66768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data        94744                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       161512                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.273514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus3.data     0.035591                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.133947                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus3.data  8331.109134                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  1298.534714                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus3.data         3372                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         3372                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus3.data     24721500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     24721500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus3.data     0.035591                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.020878                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus3.data  7331.405694                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7331.405694                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.switch_cpus3.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus3.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 25663759375500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse         1013.916658                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs         3222900567                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          9657674                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           333.713953                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    87.924936                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   925.991721                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.085864                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.904289                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.990153                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          913                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          846                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.891602                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       6455458802                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      6455458802                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13678                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    325241331.164083                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457203308.550865                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6838    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36269518000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2224000222500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  23403489635000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 25663759375500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72043147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst  17196287998                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total     17268331145                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72043147                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst  17196287998                       # number of overall hits
system.cpu0.icache.overall_hits::total    17268331145                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       501435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst     39462843                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      39964278                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       501435                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst     39462843                       # number of overall misses
system.cpu0.icache.overall_misses::total     39964278                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst 532705502500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 532705502500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst 532705502500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 532705502500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     72544582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst  17235750841                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total  17308295423                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     72544582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst  17235750841                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total  17308295423                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006912                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.002290                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002309                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006912                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.002290                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002309                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 13498.913459                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13329.541510                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 13498.913459                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13329.541510                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.unused_prefetches          4154298                       # number of HardPF blocks evicted w/o reference
system.cpu0.icache.writebacks::.writebacks     47813530                       # number of writebacks
system.cpu0.icache.writebacks::total         47813530                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst        50828                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        50828                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst        50828                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        50828                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst     39412015                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     39412015                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.icache.prefetcher      7900629                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst     39412015                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     47312644                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst 492924240500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 492924240500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.icache.prefetcher  98207364850                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst 492924240500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 591131605350                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.002287                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002277                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.002287                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002734                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 12506.953539                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12506.953539                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 12430.322301                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 12506.953539                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12494.157066                       # average overall mshr miss latency
system.cpu0.icache.replacements              47813530                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72043147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst  17196287998                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total    17268331145                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       501435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst     39462843                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     39964278                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst 532705502500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 532705502500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     72544582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst  17235750841                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total  17308295423                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006912                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.002290                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002309                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 13498.913459                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13329.541510                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst        50828                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        50828                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst     39412015                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     39412015                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst 492924240500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 492924240500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.002287                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002277                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 12506.953539                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12506.953539                       # average ReadReq mshr miss latency
system.cpu0.icache.HardPFReq_mshr_misses::.cpu0.icache.prefetcher      7900629                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_misses::total      7900629                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_miss_latency::.cpu0.icache.prefetcher  98207364850                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_latency::total  98207364850                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 12430.322301                       # average HardPFReq mshr miss latency
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::total 12430.322301                       # average HardPFReq mshr miss latency
system.cpu0.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 25663759375500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 25663759375500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.953496                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs        17316145224                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         47814079                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           362.155783                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    45.047756                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.cpu0.icache.prefetcher    42.431105                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   424.474635                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.087984                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.cpu0.icache.prefetcher     0.082873                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.829052                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999909                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1022          108                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::0           28                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::2           76                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::3            4                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          274                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           67                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1022     0.210938                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      34664404925                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     34664404925                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 25663759375500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14725647                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data   3646007096                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      3660732743                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14725647                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data   3646007096                       # number of overall hits
system.cpu0.dcache.overall_hits::total     3660732743                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2583342                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     11252688                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      13836030                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2583342                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     11252688                       # number of overall misses
system.cpu0.dcache.overall_misses::total     13836030                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 318005428000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 318005428000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 318005428000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 318005428000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17308989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data   3657259784                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   3674568773                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17308989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data   3657259784                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   3674568773                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.003077                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003765                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.003077                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003765                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 28260.396805                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 22983.863724                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 28260.396805                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 22983.863724                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      4199468                       # number of writebacks
system.cpu0.dcache.writebacks::total          4199468                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data     11252688                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11252688                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data     11252688                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11252688                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data        25523                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total        25523                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 306752740000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 306752740000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 306752740000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 306752740000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.switch_cpus0.data    203967000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    203967000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.003077                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003062                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.003077                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003062                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 27260.396805                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 27260.396805                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 27260.396805                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 27260.396805                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data  7991.497865                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total  7991.497865                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements              13777918                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9770152                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data   3144423617                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total     3154193769                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2294905                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      9987572                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12282477                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 278667044000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 278667044000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12065057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data   3154411189                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total   3166476246                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.003166                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.003879                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 27901.380235                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22688.179591                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      9987572                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9987572                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.switch_cpus0.data          865                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          865                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 268679472000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 268679472000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data    203967000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    203967000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.003166                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003154                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 26901.380235                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 26901.380235                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data       235800                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total       235800                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4955495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    501583479                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     506538974                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data      1265116                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1553553                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  39338384000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  39338384000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5243932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    502848595                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    508092527                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.002516                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.003058                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 31094.685389                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 25321.559033                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data      1265116                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1265116                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data        24658                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total        24658                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data  38073268000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  38073268000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.002516                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.002490                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 30094.685389                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 30094.685389                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data       149148                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       355578                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data        28298                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        40803                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data    427646000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    427646000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       218935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data       177446                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       396381                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.057117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.159474                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.102939                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 15112.234080                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10480.748965                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data        28298                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        28298                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data    399348000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    399348000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.159474                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.071391                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 14112.234080                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14112.234080                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       207731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data       170774                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       378505                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        10991                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data         6140                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        17131                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data     58355500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     58355500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       218722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data       176914                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       395636                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.034706                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.043300                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data  9504.153094                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  3406.426945                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data         6140                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6140                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data     52216500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     52216500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.034706                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.015519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data  8504.315961                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8504.315961                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.switch_cpus0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus0.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 25663759375500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse         1019.534740                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         3675360791                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         13823690                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           265.874075                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    88.879308                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   930.655431                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.086796                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.908843                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995639                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          643                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          254                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       7364545270                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      7364545270                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5023                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    899141386.897650                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   248917814.985338                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2525718000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2257744022500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  23403489635000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 25663759375500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5015285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst  15803100279                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total     15808115564                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5015285                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst  15803100279                       # number of overall hits
system.cpu1.icache.overall_hits::total    15808115564                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst     30989118                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total      31026849                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37731                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst     30989118                       # number of overall misses
system.cpu1.icache.overall_misses::total     31026849                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst 419225417500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 419225417500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst 419225417500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 419225417500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5053016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst  15834089397                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total  15839142413                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5053016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst  15834089397                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total  15839142413                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.001957                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001959                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.001957                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001959                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 13528.149381                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 13511.698126                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 13528.149381                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 13511.698126                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.unused_prefetches          3646612                       # number of HardPF blocks evicted w/o reference
system.cpu1.icache.writebacks::.writebacks     38109039                       # number of writebacks
system.cpu1.icache.writebacks::total         38109039                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst        47552                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        47552                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst        47552                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        47552                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst     30941566                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total     30941566                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.icache.prefetcher      7130279                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst     30941566                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total     38071845                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst 387933664000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 387933664000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.icache.prefetcher  88303472338                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst 387933664000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 476237136338                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.001954                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001953                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.001954                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002404                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 12537.622175                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 12537.622175                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 12384.294126                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 12537.622175                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 12508.906157                       # average overall mshr miss latency
system.cpu1.icache.replacements              38109039                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5015285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst  15803100279                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total    15808115564                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst     30989118                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total     31026849                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst 419225417500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 419225417500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5053016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst  15834089397                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total  15839142413                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.001957                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001959                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 13528.149381                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 13511.698126                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst        47552                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        47552                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst     30941566                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total     30941566                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst 387933664000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 387933664000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.001954                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001953                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 12537.622175                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 12537.622175                       # average ReadReq mshr miss latency
system.cpu1.icache.HardPFReq_mshr_misses::.cpu1.icache.prefetcher      7130279                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_misses::total      7130279                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_miss_latency::.cpu1.icache.prefetcher  88303472338                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_latency::total  88303472338                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 12384.294126                       # average HardPFReq mshr miss latency
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::total 12384.294126                       # average HardPFReq mshr miss latency
system.cpu1.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 25663759375500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 25663759375500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          510.871411                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs        15846225140                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs         38109576                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           415.806913                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    43.974742                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.cpu1.icache.prefetcher    47.253991                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   419.642678                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.085888                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.cpu1.icache.prefetcher     0.092293                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.819615                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.997796                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1022          189                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_blocks::1024          323                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::4          189                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          289                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1022     0.369141                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.630859                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      31716394402                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     31716394402                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 25663759375500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1646226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data   3335674380                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      3337320606                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1646226                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data   3335674380                       # number of overall hits
system.cpu1.dcache.overall_hits::total     3337320606                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        34720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      9699745                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9734465                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        34720                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      9699745                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9734465                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 265566476500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 265566476500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 265566476500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 265566476500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1680946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data   3345374125                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   3347055071                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1680946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data   3345374125                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   3347055071                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.020655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.002899                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.002908                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.020655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.002899                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.002908                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 27378.707018                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 27281.055148                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 27378.707018                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 27281.055148                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2057350                       # number of writebacks
system.cpu1.dcache.writebacks::total          2057350                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      9699745                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      9699745                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      9699745                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      9699745                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data        24408                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total        24408                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 255866731500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 255866731500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 255866731500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 255866731500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::.switch_cpus1.data     10167000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     10167000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.002899                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002898                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.002899                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002898                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 26378.707018                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 26378.707018                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 26378.707018                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 26378.707018                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus1.data   416.543756                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total   416.543756                       # average overall mshr uncacheable latency
system.cpu1.dcache.replacements               9688472                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1053400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data   2897541568                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total     2898594968                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        22764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      8777897                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      8800661                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 242407688000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 242407688000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1076164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data   2906319465                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total   2907395629                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.021153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.003020                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.003027                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 27615.690638                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27544.259232                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      8777897                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      8777897                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::.switch_cpus1.data           60                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total           60                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 233629791000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 233629791000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus1.data     10167000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total     10167000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.003020                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003019                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 26615.690638                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 26615.690638                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus1.data       169450                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total       169450                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data    438132812                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     438725638                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       921848                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       933804                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  23158788500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  23158788500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       604782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    439054660                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    439659442                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.002100                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.002124                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 25122.133475                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 24800.481150                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       921848                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       921848                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data        24348                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total        24348                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  22236940500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  22236940500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.002100                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.002097                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 24122.133475                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 24122.133475                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        11844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data        79263                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        91107                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data         9824                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        10798                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data    170783000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    170783000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        12818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data        89087                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       101905                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.110274                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.105961                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 17384.263029                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 15816.169661                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data         9824                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         9824                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data    160959000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    160959000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.110274                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.096404                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 16384.263029                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16384.263029                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        11268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data        86100                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        97368                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data         2926                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         4396                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data     24842000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     24842000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        12738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data        89026                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       101764                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.115403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.032867                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.043198                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data  8490.088859                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5651.046406                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data         2926                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2926                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data     21929000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     21929000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.032867                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.028753                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data  7494.531784                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7494.531784                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus1.data       181000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       181000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus1.data       168000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       168000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 25663759375500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse         1007.423104                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         3347258753                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          9735770                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           343.810377                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    80.204948                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   927.218156                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.078325                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.905486                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.983812                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          954                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          951                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.931641                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       6704253250                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      6704253250                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   5868014000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                429                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             42482                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               193                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              193                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        25530                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        23930                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           26393                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             708                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           159                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            867                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            11574                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           11574                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         23937                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18116                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        22686                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        35976                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side           77                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        38536                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        46462                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        10431                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         7703                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                162021                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       967872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1227792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         6400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side          568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      1644096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      1646084                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       445056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       238088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6175956                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           24064                       # Total snoops (count)
system.tol2bus.snoopTraffic                    422528                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            78198                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.204021                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.613574                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  68433     87.51%     87.51% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5757      7.36%     94.87% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1827      2.34%     97.21% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   2181      2.79%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              78198                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          100013486                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          23263972                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          19272496                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           4115985                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           5216498                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          18087496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          11346995                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy             50000                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy             75499                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   5868014000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   5868014000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   5868014000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   5868014000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   5868014000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   5868014000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   5868014000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   5868014000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   5868014000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   5868014000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   5868014000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   5868014000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   5868014000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   5868014000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   5868014000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   5868014000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   5868014000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   5868014000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   5868014000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   5868014000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   5868014000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   5868014000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   5868014000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   5868014000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   5868014000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   5868014000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   5868014000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED   5868014000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.icache.prefetcher         1996                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.icache.prefetcher         2793                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.icache.prefetcher         1422                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.inst         4213                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data         3298                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst           42                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data            6                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst         6875                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data         7264                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst         1656                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data         1109                       # number of demand (read+write) hits
system.l2.demand_hits::total                    30674                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.icache.prefetcher         1996                       # number of overall hits
system.l2.overall_hits::.cpu2.icache.prefetcher         2793                       # number of overall hits
system.l2.overall_hits::.cpu3.icache.prefetcher         1422                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.inst         4213                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data         3298                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst           42                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data            6                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst         6875                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data         7264                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst         1656                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data         1109                       # number of overall hits
system.l2.overall_hits::total                   30674                       # number of overall hits
system.l2.demand_misses::.cpu0.icache.prefetcher          350                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.icache.prefetcher          732                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.icache.prefetcher           95                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.inst         1003                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data         8072                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst            8                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst         2447                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data         7857                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst          304                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data         1394                       # number of demand (read+write) misses
system.l2.demand_misses::total                  22262                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.icache.prefetcher          350                       # number of overall misses
system.l2.overall_misses::.cpu2.icache.prefetcher          732                       # number of overall misses
system.l2.overall_misses::.cpu3.icache.prefetcher           95                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.inst         1003                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data         8072                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst            8                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst         2447                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data         7857                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst          304                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data         1394                       # number of overall misses
system.l2.overall_misses::total                 22262                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.icache.prefetcher     27890149                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.icache.prefetcher     56065164                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.icache.prefetcher      8401904                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.inst     80296500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data    628280500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst       638000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst    191410500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data    627150000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst     25088500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data    110943500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1756164717                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.icache.prefetcher     27890149                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.icache.prefetcher     56065164                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.icache.prefetcher      8401904                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst     80296500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data    628280500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst       638000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst    191410500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data    627150000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst     25088500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data    110943500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1756164717                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.icache.prefetcher         2346                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.icache.prefetcher         3525                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.icache.prefetcher         1517                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.inst         5216                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data        11370                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst           50                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst         9322                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data        15121                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst         1960                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data         2503                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                52936                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.icache.prefetcher         2346                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.icache.prefetcher         3525                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.icache.prefetcher         1517                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst         5216                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data        11370                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst           50                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst         9322                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data        15121                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst         1960                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data         2503                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               52936                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.icache.prefetcher     0.149190                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.icache.prefetcher     0.207660                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.icache.prefetcher     0.062624                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.192293                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.709938                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.160000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.262497                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.519608                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.155102                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.556932                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.420546                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.icache.prefetcher     0.149190                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.icache.prefetcher     0.207660                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.icache.prefetcher     0.062624                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.192293                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.709938                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.160000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.262497                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.519608                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.155102                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.556932                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.420546                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.icache.prefetcher 79686.140000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.icache.prefetcher 76591.754098                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.icache.prefetcher 88441.094737                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 80056.331007                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 77834.551536                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst        79750                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 78222.517368                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 79820.542192                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst 82527.960526                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 79586.441894                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78886.205956                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.icache.prefetcher 79686.140000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.icache.prefetcher 76591.754098                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.icache.prefetcher 88441.094737                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 80056.331007                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 77834.551536                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst        79750                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 78222.517368                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 79820.542192                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst 82527.960526                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 79586.441894                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78886.205956                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                5911                       # number of writebacks
system.l2.writebacks::total                      5911                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.data           15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.data            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  25                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.inst            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.data           15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.data            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 25                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.icache.prefetcher          350                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.icache.prefetcher          732                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.icache.prefetcher           95                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.inst         1003                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data         8072                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst         2445                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data         7842                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst          304                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data         1386                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             22237                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.icache.prefetcher          350                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.icache.prefetcher          732                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.icache.prefetcher           95                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst         1003                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data         8072                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst         2445                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data         7842                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst          304                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data         1386                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            22237                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data          594                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data            7                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data           12                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus3.data            9                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          622                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu0.icache.prefetcher     24390149                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.icache.prefetcher     48745164                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.icache.prefetcher      7451904                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst     70266500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data    547560500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst       558000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst    166872500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data    547736500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst     22048500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data     96794500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1532424217                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.icache.prefetcher     24390149                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.icache.prefetcher     48745164                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.icache.prefetcher      7451904                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst     70266500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data    547560500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst       558000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst    166872500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data    547736500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst     22048500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data     96794500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1532424217                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus0.data     97610000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     97610000                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu0.icache.prefetcher     0.149190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.icache.prefetcher     0.207660                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.icache.prefetcher     0.062624                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.192293                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.709938                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.160000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.262283                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.518616                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.155102                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.553736                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.420073                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.icache.prefetcher     0.149190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.icache.prefetcher     0.207660                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.icache.prefetcher     0.062624                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.192293                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.709938                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.160000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.262283                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.518616                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.155102                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.553736                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.420073                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.icache.prefetcher 69686.140000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.icache.prefetcher 66591.754098                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.icache.prefetcher 78441.094737                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 70056.331007                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 67834.551536                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst        69750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 68250.511247                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 69846.531497                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 72527.960526                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 69837.301587                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68913.262445                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 69686.140000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 66591.754098                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 78441.094737                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 70056.331007                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 67834.551536                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst        69750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 68250.511247                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 69846.531497                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 72527.960526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 69837.301587                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68913.262445                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 164326.599327                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 156929.260450                       # average overall mshr uncacheable latency
system.l2.replacements                          23082                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.switch_cpus0.data          429                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          429                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data     97610000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     97610000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 227529.137529                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 227529.137529                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data          165                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data            7                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data           12                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus3.data            9                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          193                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks        19619                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            19619                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        19619                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        19619                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        18632                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            18632                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        18632                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        18632                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          187                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           187                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data           48                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data            9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data          325                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus3.data          130                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  512                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus0.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus2.data           30                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus3.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 35                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus0.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus2.data       871000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus3.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       932000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus0.data           49                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data          355                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus3.data          134                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              547                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus0.data     0.020408                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus2.data     0.084507                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus3.data     0.029851                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.063985                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus0.data        30500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus2.data 29033.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus3.data         7625                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 26628.571429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus0.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus2.data           30                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus3.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            35                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus0.data        20500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus2.data       571000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        80000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       671500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.020408                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.084507                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.029851                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.063985                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 19033.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19185.714286                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.switch_cpus0.data            9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus3.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.switch_cpus0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus2.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus3.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus0.data        88500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus2.data       118000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus3.data        88500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       295000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus3.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus0.data     0.250000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus2.data     0.444444                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus3.data     0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.344828                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus0.data        29500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus2.data        29500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus3.data        29500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total        29500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus2.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus3.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus0.data        58500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus2.data        78000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus3.data        58500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       195000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.250000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.444444                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.344828                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19500                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus0.data         1351                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data         2399                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data          212                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3962                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data         5264                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data         1562                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data          678                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7504                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data    407358500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data    124502500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data     52981500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     584842500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data         6615                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data         3961                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data          890                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             11466                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.795767                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.394345                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.761798                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.654457                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 77385.733283                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 79707.106274                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 78143.805310                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77937.433369                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data         5264                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data         1562                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data          678                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           7504                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data    354718500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data    108882500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data     46201500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    509802500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.795767                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.394345                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.761798                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.654457                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 67385.733283                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 69707.106274                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 68143.805310                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67937.433369                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.icache.prefetcher         1996                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.icache.prefetcher         2793                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.icache.prefetcher         1422                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus0.inst         4213                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst           42                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst         6875                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst         1656                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              18997                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.icache.prefetcher          350                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.icache.prefetcher          732                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.icache.prefetcher           95                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus0.inst         1003                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst            8                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst         2447                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst          304                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4939                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.icache.prefetcher     27890149                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.icache.prefetcher     56065164                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.icache.prefetcher      8401904                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst     80296500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst       638000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst    191410500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst     25088500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    389790717                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.icache.prefetcher         2346                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.icache.prefetcher         3525                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.icache.prefetcher         1517                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst         5216                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst           50                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst         9322                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst         1960                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          23936                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.icache.prefetcher     0.149190                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.icache.prefetcher     0.207660                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.icache.prefetcher     0.062624                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.192293                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.160000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.262497                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.155102                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.206342                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.icache.prefetcher 79686.140000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.icache.prefetcher 76591.754098                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.icache.prefetcher 88441.094737                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 80056.331007                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst        79750                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 78222.517368                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst 82527.960526                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78920.979348                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus2.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.icache.prefetcher          350                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.icache.prefetcher          732                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.icache.prefetcher           95                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst         1003                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst            8                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst         2445                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst          304                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4937                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.icache.prefetcher     24390149                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.icache.prefetcher     48745164                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.icache.prefetcher      7451904                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst     70266500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst       558000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst    166872500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst     22048500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    340332717                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.icache.prefetcher     0.149190                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.icache.prefetcher     0.207660                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.icache.prefetcher     0.062624                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.192293                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.160000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.262283                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.155102                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.206258                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 69686.140000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 66591.754098                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 78441.094737                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 70056.331007                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst        69750                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 68250.511247                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 72527.960526                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68935.125987                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data         1947                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data            6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data         4865                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data          897                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              7715                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data         2808                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data         6295                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data          716                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9819                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data    220922000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data    502647500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data     57962000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    781531500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data         4755                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data        11160                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data         1613                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         17534                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.590536                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.564068                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.443893                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.559998                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 78675.925926                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 79848.689436                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 80952.513966                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79593.797739                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus2.data           15                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus3.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           23                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data         2808                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data         6280                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data          708                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9796                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data    192842000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data    438854000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data     50593000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    682289000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.590536                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.562724                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.438934                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.558686                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 68675.925926                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 69881.210191                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 71459.039548                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69649.755002                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   5868014000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                   100623925                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     55850                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   1801.681737                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1039.595107                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst              11                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data              13                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.icache.prefetcher   372.352226                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst              12                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data               3                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.icache.prefetcher    97.100529                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.icache.prefetcher   971.203377                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst               1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.icache.prefetcher   177.822578                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst   979.266245                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data 13879.554055                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst   343.778235                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data    44.082981                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst  2581.101609                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data 10935.844774                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst   851.060394                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data   455.237889                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.031726                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000336                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.000397                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.icache.prefetcher     0.011363                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.icache.prefetcher     0.002963                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.icache.prefetcher     0.029639                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.icache.prefetcher     0.005427                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.029885                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.423570                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.010491                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.001345                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.078769                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.333735                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.025972                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.013893                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1766                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         31002                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         1341                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          390                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          757                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6036                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        18617                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5561                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.053894                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.946106                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    815442                       # Number of tag accesses
system.l2.tags.data_accesses                   815442                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   5868014000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.icache.prefetcher        22400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.icache.prefetcher        46848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.icache.prefetcher         6080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst        64192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data       515712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst       156480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data       501824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.inst        19456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.data        88704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1422208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst        64192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst       156480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus3.inst        19456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        240640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       378304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          378304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.icache.prefetcher          350                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.icache.prefetcher          732                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.icache.prefetcher           95                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst         1003                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data         8058                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst         2445                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data         7841                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.inst          304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.data         1386                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               22222                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5911                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               5911                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.icache.prefetcher      3817305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.icache.prefetcher      7983621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.icache.prefetcher      1036126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst     10939306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data     87885271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst        87253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst     26666603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data     85518542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.inst      3315602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.data     15116528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             242366157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst     10939306                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst        87253                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst     26666603                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus3.inst      3315602                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         41008764                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       64468831                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             64468831                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       64468831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.icache.prefetcher      3817305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.icache.prefetcher      7983621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.icache.prefetcher      1036126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst     10939306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data     87885271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst        87253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst     26666603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data     85518542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.inst      3315602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.data     15116528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            306834987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5911.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.icache.prefetcher::samples       350.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.icache.prefetcher::samples       732.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.icache.prefetcher::samples        95.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      1003.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples      8058.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      2445.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples      7840.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       304.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples      1386.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000862142500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          359                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          359                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               51483                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5559                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       22222                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5911                       # Number of write requests accepted
system.mem_ctrls.readBursts                     22222                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5911                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              470                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.12                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    206583973                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  111105000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               623227723                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9296.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28046.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    17199                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    3951                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.84                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 22222                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5911                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   21375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         6981                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    257.980232                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   156.863465                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   288.669903                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2912     41.71%     41.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1816     26.01%     67.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          695      9.96%     77.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          372      5.33%     83.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          233      3.34%     86.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          191      2.74%     89.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          144      2.06%     91.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          112      1.60%     92.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          506      7.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         6981                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          359                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      61.991643                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     48.375297                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     49.114306                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15              4      1.11%      1.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31            96     26.74%     27.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47            97     27.02%     54.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            43     11.98%     66.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            33      9.19%     76.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            17      4.74%     80.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           20      5.57%     86.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           12      3.34%     89.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            8      2.23%     91.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      1.39%     93.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            8      2.23%     95.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            7      1.95%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            5      1.39%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            1      0.28%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            1      0.28%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.28%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            1      0.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           359                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          359                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.448468                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.428160                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.836988                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              277     77.16%     77.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      1.39%     78.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               75     20.89%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           359                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1422144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  377920                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1422208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               378304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       242.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        64.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    242.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     64.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5867084000                       # Total gap between requests
system.mem_ctrls.avgGap                     208548.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.icache.prefetcher        22400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.icache.prefetcher        46848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.icache.prefetcher         6080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst        64192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data       515712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst          512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst       156480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data       501760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.inst        19456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.data        88704                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       377920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.icache.prefetcher 3817305.139353791252                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.icache.prefetcher 7983621.034305643290                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.icache.prefetcher 1036125.680681743310                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 10939305.870776722208                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 87885270.894036710262                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 87252.688899515226                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 26666603.044914342463                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 85507635.121524930000                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.inst 3315602.178181578871                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.data 15116528.351841013879                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 64403390.993954680860                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.icache.prefetcher          350                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.icache.prefetcher          732                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.icache.prefetcher           95                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst         1003                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data         8058                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst         2445                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data         7841                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.inst          304                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.data         1386                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5911                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.icache.prefetcher      9738751                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.icache.prefetcher     18107731                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.icache.prefetcher      3465011                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst     29248996                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data    218540500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst       231250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst     66906995                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data    227253993                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.inst      9609247                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.data     40125249                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 142393772731                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.icache.prefetcher     27825.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.icache.prefetcher     24737.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.icache.prefetcher     36473.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     29161.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     27120.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     28906.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     27364.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     28982.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.inst     31609.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.data     28950.40                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  24089624.89                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             29930880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             15912435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            87215100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           20619000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     462823920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1629862560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        880801440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3127165335                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        532.917156                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2271124984                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    195780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3401109016                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             19877760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             10580460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            71442840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           10205100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     462823920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1582821030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        920415360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3078166470                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        524.566995                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2374269739                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    195780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3297964261                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   5868014000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  429                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 429                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 193                       # Transaction distribution
system.iobus.trans_dist::WriteResp                193                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1136                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1244                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1244                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          568                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          916                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      916                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                77000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1051000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              922000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               32500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
