

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Mon Aug  5 15:23:56 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       mp_1_fp3_ap_d1_r2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.964|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  309661|  309661|  309661|  309661|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Row_Loop           |  309660|  309660|     11910|          -|          -|    26|    no    |
        | + Col_Loop          |   11908|   11908|       458|          -|          -|    26|    no    |
        |  ++ Filter1_Loop    |     456|     456|        76|          -|          -|     6|    no    |
        |   +++ W_Row_Loop    |      69|      69|        23|          -|          -|     3|    no    |
        |    ++++ W_Col_Loop  |      21|      21|         7|          -|          -|     3|    no    |
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    340|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     421|    962|    -|
|Memory           |        1|      -|      32|      3|    -|
|Multiplexer      |        -|      -|       -|    182|    -|
|Register         |        -|      -|     243|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      5|     696|   1487|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      2|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_fadd_32ns_32ncud_U1  |cnn_fadd_32ns_32ncud  |        0|      2|  227|  403|    0|
    |cnn_fcmp_32ns_32neOg_U3  |cnn_fcmp_32ns_32neOg  |        0|      0|   66|  239|    0|
    |cnn_fmul_32ns_32ndEe_U2  |cnn_fmul_32ns_32ndEe  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  421|  962|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_1_bias_U     |conv_1_conv_1_bias    |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv_1_weights_U  |conv_1_conv_1_weibkb  |        1|   0|   0|    0|    54|   32|     1|         1728|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                      |        1|  32|   3|    0|    60|   64|     2|         1920|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |mul_ln30_fu_283_p2      |     *    |      0|  0|  17|           5|           4|
    |add_ln23_1_fu_506_p2    |     +    |      0|  0|  15|           5|           5|
    |add_ln23_2_fu_465_p2    |     +    |      0|  0|  15|           6|           6|
    |add_ln23_3_fu_496_p2    |     +    |      0|  0|  12|           7|           7|
    |add_ln23_4_fu_516_p2    |     +    |      0|  0|  13|          11|          11|
    |add_ln23_fu_409_p2      |     +    |      0|  0|  15|           5|           5|
    |add_ln30_1_fu_360_p2    |     +    |      0|  0|  12|          12|          12|
    |add_ln30_fu_305_p2      |     +    |      0|  0|  15|           9|           9|
    |c_fu_295_p2             |     +    |      0|  0|  15|           5|           1|
    |f_fu_342_p2             |     +    |      0|  0|  12|           3|           1|
    |r_fu_259_p2             |     +    |      0|  0|  15|           5|           1|
    |wc_fu_455_p2            |     +    |      0|  0|  10|           2|           1|
    |wr_fu_381_p2            |     +    |      0|  0|  10|           2|           1|
    |sub_ln23_1_fu_439_p2    |     -    |      0|  0|  13|          11|          11|
    |sub_ln23_2_fu_490_p2    |     -    |      0|  0|  12|           7|           7|
    |sub_ln23_fu_399_p2      |     -    |      0|  0|  15|           5|           5|
    |sub_ln30_fu_330_p2      |     -    |      0|  0|  12|          12|          12|
    |and_ln29_fu_561_p2      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_289_p2     |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln14_fu_336_p2     |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln18_fu_375_p2     |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln21_fu_449_p2     |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln29_17_fu_549_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_fu_543_p2     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_253_p2      |   icmp   |      0|  0|  11|           5|           4|
    |or_ln29_fu_555_p2       |    or    |      0|  0|   2|           1|           1|
    |w_sum_5_fu_567_p3       |  select  |      0|  0|  32|           1|          32|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 340|         163|         151|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  89|         18|    1|         18|
    |c_0_reg_165      |   9|          2|    5|         10|
    |f_0_reg_177      |   9|          2|    3|          6|
    |grp_fu_234_p0    |  15|          3|   32|         96|
    |grp_fu_234_p1    |  15|          3|   32|         96|
    |r_0_reg_153      |   9|          2|    5|         10|
    |w_sum_0_reg_188  |   9|          2|   32|         64|
    |w_sum_1_reg_211  |   9|          2|   32|         64|
    |wc_0_reg_223     |   9|          2|    2|          4|
    |wr_0_reg_200     |   9|          2|    2|          4|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 182|         38|  146|        372|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |  17|   0|   17|          0|
    |c_0_reg_165              |   5|   0|    5|          0|
    |c_reg_596                |   5|   0|    5|          0|
    |conv_out_0_addr_reg_624  |  11|   0|   11|          0|
    |conv_out_1_addr_reg_629  |  11|   0|   11|          0|
    |f_0_reg_177              |   3|   0|    3|          0|
    |f_reg_609                |   3|   0|    3|          0|
    |mul_ln30_reg_588         |   9|   0|    9|          0|
    |r_0_reg_153              |   5|   0|    5|          0|
    |r_reg_579                |   5|   0|    5|          0|
    |sext_ln23_reg_642        |   6|   0|    6|          0|
    |sub_ln23_1_reg_647       |   9|   0|   11|          2|
    |sub_ln30_reg_601         |  11|   0|   12|          1|
    |tmp_s_reg_685            |  32|   0|   32|          0|
    |trunc_ln30_reg_584       |   1|   0|    1|          0|
    |w_sum_0_reg_188          |  32|   0|   32|          0|
    |w_sum_1_reg_211          |  32|   0|   32|          0|
    |w_sum_reg_700            |  32|   0|   32|          0|
    |wc_0_reg_223             |   2|   0|    2|          0|
    |wc_reg_660               |   2|   0|    2|          0|
    |wr_0_reg_200             |   2|   0|    2|          0|
    |wr_reg_637               |   2|   0|    2|          0|
    |zext_ln23_reg_614        |   3|   0|   64|         61|
    |zext_ln30_3_reg_619      |   3|   0|    7|          4|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 243|   0|  311|         68|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    conv_1    | return value |
|input_r_address0     | out |   10|  ap_memory |    input_r   |     array    |
|input_r_ce0          | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0           |  in |   32|  ap_memory |    input_r   |     array    |
|conv_out_0_address0  | out |   11|  ap_memory |  conv_out_0  |     array    |
|conv_out_0_ce0       | out |    1|  ap_memory |  conv_out_0  |     array    |
|conv_out_0_we0       | out |    1|  ap_memory |  conv_out_0  |     array    |
|conv_out_0_d0        | out |   32|  ap_memory |  conv_out_0  |     array    |
|conv_out_1_address0  | out |   11|  ap_memory |  conv_out_1  |     array    |
|conv_out_1_ce0       | out |    1|  ap_memory |  conv_out_1  |     array    |
|conv_out_1_we0       | out |    1|  ap_memory |  conv_out_1  |     array    |
|conv_out_1_d0        | out |   32|  ap_memory |  conv_out_1  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 13 6 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 6 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 18 [1/1] (1.76ns)   --->   "br label %1" [cnn/conv_1.cpp:8]   --->   Operation 18 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.78>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 19 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.36ns)   --->   "%icmp_ln8 = icmp eq i5 %r_0, -6" [cnn/conv_1.cpp:8]   --->   Operation 20 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.78ns)   --->   "%r = add i5 %r_0, 1" [cnn/conv_1.cpp:8]   --->   Operation 22 'add' 'r' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %8, label %Row_Loop_begin" [cnn/conv_1.cpp:8]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str5) nounwind" [cnn/conv_1.cpp:9]   --->   Operation 24 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str5)" [cnn/conv_1.cpp:9]   --->   Operation 25 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i5 %r_0 to i1" [cnn/conv_1.cpp:30]   --->   Operation 26 'trunc' 'trunc_ln30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_17 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %r_0, i32 1, i32 4)" [cnn/conv_1.cpp:30]   --->   Operation 27 'partselect' 'tmp_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i4 %tmp_17 to i9" [cnn/conv_1.cpp:30]   --->   Operation 28 'zext' 'zext_ln30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (3.78ns)   --->   "%mul_ln30 = mul i9 26, %zext_ln30" [cnn/conv_1.cpp:30]   --->   Operation 29 'mul' 'mul_ln30' <Predicate = (!icmp_ln8)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.76ns)   --->   "br label %2" [cnn/conv_1.cpp:11]   --->   Operation 30 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "ret void" [cnn/conv_1.cpp:37]   --->   Operation 31 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.37>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 32 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.36ns)   --->   "%icmp_ln11 = icmp eq i5 %c_0, -6" [cnn/conv_1.cpp:11]   --->   Operation 33 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)"   --->   Operation 34 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.78ns)   --->   "%c = add i5 %c_0, 1" [cnn/conv_1.cpp:11]   --->   Operation 35 'add' 'c' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %Row_Loop_end, label %Col_Loop_begin" [cnn/conv_1.cpp:11]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str16) nounwind" [cnn/conv_1.cpp:12]   --->   Operation 37 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str16)" [cnn/conv_1.cpp:12]   --->   Operation 38 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i5 %c_0 to i9" [cnn/conv_1.cpp:30]   --->   Operation 39 'zext' 'zext_ln30_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.82ns)   --->   "%add_ln30 = add i9 %zext_ln30_1, %mul_ln30" [cnn/conv_1.cpp:30]   --->   Operation 40 'add' 'add_ln30' <Predicate = (!icmp_ln11)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%p_shl_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %add_ln30, i3 0)" [cnn/conv_1.cpp:30]   --->   Operation 41 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_18 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %add_ln30, i1 false)" [cnn/conv_1.cpp:30]   --->   Operation 42 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i10 %tmp_18 to i12" [cnn/conv_1.cpp:30]   --->   Operation 43 'zext' 'zext_ln30_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.54ns)   --->   "%sub_ln30 = sub i12 %p_shl_cast, %zext_ln30_2" [cnn/conv_1.cpp:30]   --->   Operation 44 'sub' 'sub_ln30' <Predicate = (!icmp_ln11)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (1.76ns)   --->   "br label %3" [cnn/conv_1.cpp:14]   --->   Operation 45 'br' <Predicate = (!icmp_ln11)> <Delay = 1.76>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str5, i32 %tmp_6)" [cnn/conv_1.cpp:36]   --->   Operation 46 'specregionend' 'empty_40' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "br label %1" [cnn/conv_1.cpp:8]   --->   Operation 47 'br' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%f_0 = phi i3 [ 0, %Col_Loop_begin ], [ %f, %Filter1_Loop_end ]"   --->   Operation 48 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.13ns)   --->   "%icmp_ln14 = icmp eq i3 %f_0, -2" [cnn/conv_1.cpp:14]   --->   Operation 49 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 50 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.65ns)   --->   "%f = add i3 %f_0, 1" [cnn/conv_1.cpp:14]   --->   Operation 51 'add' 'f' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %Col_Loop_end, label %Filter1_Loop_begin" [cnn/conv_1.cpp:14]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str27) nounwind" [cnn/conv_1.cpp:15]   --->   Operation 53 'specloopname' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str27)" [cnn/conv_1.cpp:15]   --->   Operation 54 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i3 %f_0 to i64" [cnn/conv_1.cpp:23]   --->   Operation 55 'zext' 'zext_ln23' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln30_3 = zext i3 %f_0 to i7" [cnn/conv_1.cpp:30]   --->   Operation 56 'zext' 'zext_ln30_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln30_4 = zext i3 %f_0 to i12" [cnn/conv_1.cpp:30]   --->   Operation 57 'zext' 'zext_ln30_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.54ns)   --->   "%add_ln30_1 = add i12 %sub_ln30, %zext_ln30_4" [cnn/conv_1.cpp:30]   --->   Operation 58 'add' 'add_ln30_1' <Predicate = (!icmp_ln14)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln30_5 = zext i12 %add_ln30_1 to i64" [cnn/conv_1.cpp:30]   --->   Operation 59 'zext' 'zext_ln30_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%conv_out_0_addr = getelementptr [2028 x float]* %conv_out_0, i64 0, i64 %zext_ln30_5" [cnn/conv_1.cpp:30]   --->   Operation 60 'getelementptr' 'conv_out_0_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%conv_out_1_addr = getelementptr [2028 x float]* %conv_out_1, i64 0, i64 %zext_ln30_5" [cnn/conv_1.cpp:30]   --->   Operation 61 'getelementptr' 'conv_out_1_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.76ns)   --->   "br label %4" [cnn/conv_1.cpp:18]   --->   Operation 62 'br' <Predicate = (!icmp_ln14)> <Delay = 1.76>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str16, i32 %tmp_7)" [cnn/conv_1.cpp:35]   --->   Operation 63 'specregionend' 'empty_39' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "br label %2" [cnn/conv_1.cpp:11]   --->   Operation 64 'br' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.51>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%w_sum_0 = phi float [ 0.000000e+00, %Filter1_Loop_begin ], [ %w_sum_1, %W_Row_Loop_end ]" [cnn/conv_1.cpp:23]   --->   Operation 65 'phi' 'w_sum_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter1_Loop_begin ], [ %wr, %W_Row_Loop_end ]"   --->   Operation 66 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %wr_0 to i5" [cnn/conv_1.cpp:18]   --->   Operation 67 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.95ns)   --->   "%icmp_ln18 = icmp eq i2 %wr_0, -1" [cnn/conv_1.cpp:18]   --->   Operation 68 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 69 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.56ns)   --->   "%wr = add i2 %wr_0, 1" [cnn/conv_1.cpp:18]   --->   Operation 70 'add' 'wr' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %7, label %W_Row_Loop_begin" [cnn/conv_1.cpp:18]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str38) nounwind" [cnn/conv_1.cpp:19]   --->   Operation 72 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str38)" [cnn/conv_1.cpp:19]   --->   Operation 73 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_14 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0, i2 0)" [cnn/conv_1.cpp:23]   --->   Operation 74 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i4 %tmp_14 to i5" [cnn/conv_1.cpp:23]   --->   Operation 75 'zext' 'zext_ln23_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (1.73ns)   --->   "%sub_ln23 = sub i5 %zext_ln23_1, %zext_ln18" [cnn/conv_1.cpp:23]   --->   Operation 76 'sub' 'sub_ln23' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i5 %sub_ln23 to i6" [cnn/conv_1.cpp:23]   --->   Operation 77 'sext' 'sext_ln23' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (1.78ns)   --->   "%add_ln23 = add i5 %zext_ln18, %r_0" [cnn/conv_1.cpp:23]   --->   Operation 78 'add' 'add_ln23' <Predicate = (!icmp_ln18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_15 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln23, i5 0)" [cnn/conv_1.cpp:23]   --->   Operation 79 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i10 %tmp_15 to i11" [cnn/conv_1.cpp:23]   --->   Operation 80 'zext' 'zext_ln23_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_16 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln23, i2 0)" [cnn/conv_1.cpp:23]   --->   Operation 81 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln23_3 = zext i7 %tmp_16 to i11" [cnn/conv_1.cpp:23]   --->   Operation 82 'zext' 'zext_ln23_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (1.73ns)   --->   "%sub_ln23_1 = sub i11 %zext_ln23_2, %zext_ln23_3" [cnn/conv_1.cpp:23]   --->   Operation 83 'sub' 'sub_ln23_1' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (1.76ns)   --->   "br label %5" [cnn/conv_1.cpp:21]   --->   Operation 84 'br' <Predicate = (!icmp_ln18)> <Delay = 1.76>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%conv_1_bias_addr = getelementptr inbounds [6 x float]* @conv_1_bias, i64 0, i64 %zext_ln23" [cnn/conv_1.cpp:26]   --->   Operation 85 'getelementptr' 'conv_1_bias_addr' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 86 [2/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [cnn/conv_1.cpp:26]   --->   Operation 86 'load' 'conv_1_bias_load' <Predicate = (icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>

State 6 <SV = 5> <Delay = 8.61>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%w_sum_1 = phi float [ %w_sum_0, %W_Row_Loop_begin ], [ %w_sum_4, %6 ]"   --->   Operation 87 'phi' 'w_sum_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%wc_0 = phi i2 [ 0, %W_Row_Loop_begin ], [ %wc, %6 ]"   --->   Operation 88 'phi' 'wc_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i2 %wc_0 to i5" [cnn/conv_1.cpp:21]   --->   Operation 89 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.95ns)   --->   "%icmp_ln21 = icmp eq i2 %wc_0, -1" [cnn/conv_1.cpp:21]   --->   Operation 90 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 91 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (1.56ns)   --->   "%wc = add i2 %wc_0, 1" [cnn/conv_1.cpp:21]   --->   Operation 92 'add' 'wc' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %W_Row_Loop_end, label %6" [cnn/conv_1.cpp:21]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln23_4 = zext i2 %wc_0 to i6" [cnn/conv_1.cpp:23]   --->   Operation 94 'zext' 'zext_ln23_4' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (1.78ns)   --->   "%add_ln23_2 = add i6 %zext_ln23_4, %sext_ln23" [cnn/conv_1.cpp:23]   --->   Operation 95 'add' 'add_ln23_2' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i6 %add_ln23_2 to i4" [cnn/conv_1.cpp:23]   --->   Operation 96 'trunc' 'trunc_ln23' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln23, i3 0)" [cnn/conv_1.cpp:23]   --->   Operation 97 'bitconcatenate' 'p_shl5_cast' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%p_shl6_cast = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln23_2, i1 false)" [cnn/conv_1.cpp:23]   --->   Operation 98 'bitconcatenate' 'p_shl6_cast' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln23_2 = sub i7 %p_shl5_cast, %p_shl6_cast" [cnn/conv_1.cpp:23]   --->   Operation 99 'sub' 'sub_ln23_2' <Predicate = (!icmp_ln21)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 100 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln23_3 = add i7 %zext_ln30_3, %sub_ln23_2" [cnn/conv_1.cpp:23]   --->   Operation 100 'add' 'add_ln23_3' <Predicate = (!icmp_ln21)> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln23_5 = zext i7 %add_ln23_3 to i64" [cnn/conv_1.cpp:23]   --->   Operation 101 'zext' 'zext_ln23_5' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%conv_1_weights_addr = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_5" [cnn/conv_1.cpp:23]   --->   Operation 102 'getelementptr' 'conv_1_weights_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 103 [2/2] (3.25ns)   --->   "%conv_1_weights_load = load float* %conv_1_weights_addr, align 4" [cnn/conv_1.cpp:23]   --->   Operation 103 'load' 'conv_1_weights_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_6 : Operation 104 [1/1] (1.78ns)   --->   "%add_ln23_1 = add i5 %c_0, %zext_ln21" [cnn/conv_1.cpp:23]   --->   Operation 104 'add' 'add_ln23_1' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln23_6 = zext i5 %add_ln23_1 to i11" [cnn/conv_1.cpp:23]   --->   Operation 105 'zext' 'zext_ln23_6' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (1.63ns)   --->   "%add_ln23_4 = add i11 %zext_ln23_6, %sub_ln23_1" [cnn/conv_1.cpp:23]   --->   Operation 106 'add' 'add_ln23_4' <Predicate = (!icmp_ln21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln23_1 = sext i11 %add_ln23_4 to i64" [cnn/conv_1.cpp:23]   --->   Operation 107 'sext' 'sext_ln23_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [784 x float]* %input_r, i64 0, i64 %sext_ln23_1" [cnn/conv_1.cpp:23]   --->   Operation 108 'getelementptr' 'input_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 109 [2/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [cnn/conv_1.cpp:23]   --->   Operation 109 'load' 'input_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str38, i32 %tmp_9)" [cnn/conv_1.cpp:25]   --->   Operation 110 'specregionend' 'empty_37' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "br label %4" [cnn/conv_1.cpp:18]   --->   Operation 111 'br' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 15.6>
ST_7 : Operation 112 [1/2] (3.25ns)   --->   "%conv_1_weights_load = load float* %conv_1_weights_addr, align 4" [cnn/conv_1.cpp:23]   --->   Operation 112 'load' 'conv_1_weights_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_7 : Operation 113 [1/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [cnn/conv_1.cpp:23]   --->   Operation 113 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_7 : Operation 114 [2/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_1_weights_load, %input_load" [cnn/conv_1.cpp:23]   --->   Operation 114 'fmul' 'tmp_s' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 12.3>
ST_8 : Operation 115 [1/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_1_weights_load, %input_load" [cnn/conv_1.cpp:23]   --->   Operation 115 'fmul' 'tmp_s' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 10.5>
ST_9 : Operation 116 [4/4] (10.5ns)   --->   "%w_sum_4 = fadd float %w_sum_1, %tmp_s" [cnn/conv_1.cpp:23]   --->   Operation 116 'fadd' 'w_sum_4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 10.5>
ST_10 : Operation 117 [3/4] (10.5ns)   --->   "%w_sum_4 = fadd float %w_sum_1, %tmp_s" [cnn/conv_1.cpp:23]   --->   Operation 117 'fadd' 'w_sum_4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 10.5>
ST_11 : Operation 118 [2/4] (10.5ns)   --->   "%w_sum_4 = fadd float %w_sum_1, %tmp_s" [cnn/conv_1.cpp:23]   --->   Operation 118 'fadd' 'w_sum_4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 10.5>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str49) nounwind" [cnn/conv_1.cpp:22]   --->   Operation 119 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 120 [1/4] (10.5ns)   --->   "%w_sum_4 = fadd float %w_sum_1, %tmp_s" [cnn/conv_1.cpp:23]   --->   Operation 120 'fadd' 'w_sum_4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "br label %5" [cnn/conv_1.cpp:21]   --->   Operation 121 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 5> <Delay = 13.7>
ST_13 : Operation 122 [1/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [cnn/conv_1.cpp:26]   --->   Operation 122 'load' 'conv_1_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_13 : Operation 123 [4/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_1_bias_load" [cnn/conv_1.cpp:26]   --->   Operation 123 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 6> <Delay = 10.5>
ST_14 : Operation 124 [3/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_1_bias_load" [cnn/conv_1.cpp:26]   --->   Operation 124 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 7> <Delay = 10.5>
ST_15 : Operation 125 [2/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_1_bias_load" [cnn/conv_1.cpp:26]   --->   Operation 125 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 8> <Delay = 15.9>
ST_16 : Operation 126 [1/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_1_bias_load" [cnn/conv_1.cpp:26]   --->   Operation 126 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 127 [2/2] (5.43ns)   --->   "%tmp_13 = fcmp ogt float %w_sum, 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 127 'fcmp' 'tmp_13' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 9> <Delay = 9.66>
ST_17 : Operation 128 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast float %w_sum to i32" [cnn/conv_1.cpp:29]   --->   Operation 128 'bitcast' 'bitcast_ln29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 129 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29, i32 23, i32 30)" [cnn/conv_1.cpp:29]   --->   Operation 129 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %bitcast_ln29 to i23" [cnn/conv_1.cpp:29]   --->   Operation 130 'trunc' 'trunc_ln29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 131 [1/1] (1.55ns)   --->   "%icmp_ln29 = icmp ne i8 %tmp, -1" [cnn/conv_1.cpp:29]   --->   Operation 131 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 132 [1/1] (2.44ns)   --->   "%icmp_ln29_17 = icmp eq i23 %trunc_ln29, 0" [cnn/conv_1.cpp:29]   --->   Operation 132 'icmp' 'icmp_ln29_17' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node w_sum_5)   --->   "%or_ln29 = or i1 %icmp_ln29_17, %icmp_ln29" [cnn/conv_1.cpp:29]   --->   Operation 133 'or' 'or_ln29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 134 [1/2] (5.43ns)   --->   "%tmp_13 = fcmp ogt float %w_sum, 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 134 'fcmp' 'tmp_13' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node w_sum_5)   --->   "%and_ln29 = and i1 %or_ln29, %tmp_13" [cnn/conv_1.cpp:29]   --->   Operation 135 'and' 'and_ln29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 136 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_sum_5 = select i1 %and_ln29, float %w_sum, float 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 136 'select' 'w_sum_5' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 137 [1/1] (0.00ns)   --->   "br i1 %trunc_ln30, label %branch1, label %branch0" [cnn/conv_1.cpp:30]   --->   Operation 137 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 138 [1/1] (3.25ns)   --->   "store float %w_sum_5, float* %conv_out_0_addr, align 4" [cnn/conv_1.cpp:30]   --->   Operation 138 'store' <Predicate = (!trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_17 : Operation 139 [1/1] (0.00ns)   --->   "br label %Filter1_Loop_end" [cnn/conv_1.cpp:30]   --->   Operation 139 'br' <Predicate = (!trunc_ln30)> <Delay = 0.00>
ST_17 : Operation 140 [1/1] (3.25ns)   --->   "store float %w_sum_5, float* %conv_out_1_addr, align 4" [cnn/conv_1.cpp:30]   --->   Operation 140 'store' <Predicate = (trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_17 : Operation 141 [1/1] (0.00ns)   --->   "br label %Filter1_Loop_end" [cnn/conv_1.cpp:30]   --->   Operation 141 'br' <Predicate = (trunc_ln30)> <Delay = 0.00>
ST_17 : Operation 142 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str27, i32 %tmp_8)" [cnn/conv_1.cpp:34]   --->   Operation 142 'specregionend' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 143 [1/1] (0.00ns)   --->   "br label %3" [cnn/conv_1.cpp:14]   --->   Operation 143 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_out_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_out_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_1_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln8              (br               ) [ 011111111111111111]
r_0                 (phi              ) [ 001011111111111111]
icmp_ln8            (icmp             ) [ 001111111111111111]
empty               (speclooptripcount) [ 000000000000000000]
r                   (add              ) [ 011111111111111111]
br_ln8              (br               ) [ 000000000000000000]
specloopname_ln9    (specloopname     ) [ 000000000000000000]
tmp_6               (specregionbegin  ) [ 000111111111111111]
trunc_ln30          (trunc            ) [ 000111111111111111]
tmp_17              (partselect       ) [ 000000000000000000]
zext_ln30           (zext             ) [ 000000000000000000]
mul_ln30            (mul              ) [ 000111111111111111]
br_ln11             (br               ) [ 001111111111111111]
ret_ln37            (ret              ) [ 000000000000000000]
c_0                 (phi              ) [ 000101111111100000]
icmp_ln11           (icmp             ) [ 001111111111111111]
empty_33            (speclooptripcount) [ 000000000000000000]
c                   (add              ) [ 001111111111111111]
br_ln11             (br               ) [ 000000000000000000]
specloopname_ln12   (specloopname     ) [ 000000000000000000]
tmp_7               (specregionbegin  ) [ 000011111111111111]
zext_ln30_1         (zext             ) [ 000000000000000000]
add_ln30            (add              ) [ 000000000000000000]
p_shl_cast          (bitconcatenate   ) [ 000000000000000000]
tmp_18              (bitconcatenate   ) [ 000000000000000000]
zext_ln30_2         (zext             ) [ 000000000000000000]
sub_ln30            (sub              ) [ 000011111111111111]
br_ln14             (br               ) [ 001111111111111111]
empty_40            (specregionend    ) [ 000000000000000000]
br_ln8              (br               ) [ 011111111111111111]
f_0                 (phi              ) [ 000010000000000000]
icmp_ln14           (icmp             ) [ 001111111111111111]
empty_34            (speclooptripcount) [ 000000000000000000]
f                   (add              ) [ 001111111111111111]
br_ln14             (br               ) [ 000000000000000000]
specloopname_ln15   (specloopname     ) [ 000000000000000000]
tmp_8               (specregionbegin  ) [ 000001111111111111]
zext_ln23           (zext             ) [ 000001111111100000]
zext_ln30_3         (zext             ) [ 000001111111100000]
zext_ln30_4         (zext             ) [ 000000000000000000]
add_ln30_1          (add              ) [ 000000000000000000]
zext_ln30_5         (zext             ) [ 000000000000000000]
conv_out_0_addr     (getelementptr    ) [ 000001111111111111]
conv_out_1_addr     (getelementptr    ) [ 000001111111111111]
br_ln18             (br               ) [ 001111111111111111]
empty_39            (specregionend    ) [ 000000000000000000]
br_ln11             (br               ) [ 001111111111111111]
w_sum_0             (phi              ) [ 000001111111111110]
wr_0                (phi              ) [ 000001000000000000]
zext_ln18           (zext             ) [ 000000000000000000]
icmp_ln18           (icmp             ) [ 001111111111111111]
empty_35            (speclooptripcount) [ 000000000000000000]
wr                  (add              ) [ 001111111111111111]
br_ln18             (br               ) [ 000000000000000000]
specloopname_ln19   (specloopname     ) [ 000000000000000000]
tmp_9               (specregionbegin  ) [ 000000111111100000]
tmp_14              (bitconcatenate   ) [ 000000000000000000]
zext_ln23_1         (zext             ) [ 000000000000000000]
sub_ln23            (sub              ) [ 000000000000000000]
sext_ln23           (sext             ) [ 000000111111100000]
add_ln23            (add              ) [ 000000000000000000]
tmp_15              (bitconcatenate   ) [ 000000000000000000]
zext_ln23_2         (zext             ) [ 000000000000000000]
tmp_16              (bitconcatenate   ) [ 000000000000000000]
zext_ln23_3         (zext             ) [ 000000000000000000]
sub_ln23_1          (sub              ) [ 000000111111100000]
br_ln21             (br               ) [ 001111111111111111]
conv_1_bias_addr    (getelementptr    ) [ 000000000000010000]
w_sum_1             (phi              ) [ 001111111111111111]
wc_0                (phi              ) [ 000000100000000000]
zext_ln21           (zext             ) [ 000000000000000000]
icmp_ln21           (icmp             ) [ 001111111111111111]
empty_36            (speclooptripcount) [ 000000000000000000]
wc                  (add              ) [ 001111111111111111]
br_ln21             (br               ) [ 000000000000000000]
zext_ln23_4         (zext             ) [ 000000000000000000]
add_ln23_2          (add              ) [ 000000000000000000]
trunc_ln23          (trunc            ) [ 000000000000000000]
p_shl5_cast         (bitconcatenate   ) [ 000000000000000000]
p_shl6_cast         (bitconcatenate   ) [ 000000000000000000]
sub_ln23_2          (sub              ) [ 000000000000000000]
add_ln23_3          (add              ) [ 000000000000000000]
zext_ln23_5         (zext             ) [ 000000000000000000]
conv_1_weights_addr (getelementptr    ) [ 000000010000000000]
add_ln23_1          (add              ) [ 000000000000000000]
zext_ln23_6         (zext             ) [ 000000000000000000]
add_ln23_4          (add              ) [ 000000000000000000]
sext_ln23_1         (sext             ) [ 000000000000000000]
input_addr          (getelementptr    ) [ 000000010000000000]
empty_37            (specregionend    ) [ 000000000000000000]
br_ln18             (br               ) [ 001111111111111111]
conv_1_weights_load (load             ) [ 000000001000000000]
input_load          (load             ) [ 000000001000000000]
tmp_s               (fmul             ) [ 000000000111100000]
specloopname_ln22   (specloopname     ) [ 000000000000000000]
w_sum_4             (fadd             ) [ 001111111111111111]
br_ln21             (br               ) [ 001111111111111111]
conv_1_bias_load    (load             ) [ 000000000000001110]
w_sum               (fadd             ) [ 000000000000000001]
bitcast_ln29        (bitcast          ) [ 000000000000000000]
tmp                 (partselect       ) [ 000000000000000000]
trunc_ln29          (trunc            ) [ 000000000000000000]
icmp_ln29           (icmp             ) [ 000000000000000000]
icmp_ln29_17        (icmp             ) [ 000000000000000000]
or_ln29             (or               ) [ 000000000000000000]
tmp_13              (fcmp             ) [ 000000000000000000]
and_ln29            (and              ) [ 000000000000000000]
w_sum_5             (select           ) [ 000000000000000000]
br_ln30             (br               ) [ 000000000000000000]
store_ln30          (store            ) [ 000000000000000000]
br_ln30             (br               ) [ 000000000000000000]
store_ln30          (store            ) [ 000000000000000000]
br_ln30             (br               ) [ 000000000000000000]
empty_38            (specregionend    ) [ 000000000000000000]
br_ln14             (br               ) [ 001111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_out_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_1_bias">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="conv_out_0_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="12" slack="0"/>
<pin id="94" dir="1" index="3" bw="11" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_0_addr/4 "/>
</bind>
</comp>

<comp id="97" class="1004" name="conv_out_1_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="12" slack="0"/>
<pin id="101" dir="1" index="3" bw="11" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_1_addr/4 "/>
</bind>
</comp>

<comp id="104" class="1004" name="conv_1_bias_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="3" slack="1"/>
<pin id="108" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_bias_addr/5 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="3" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_bias_load/5 "/>
</bind>
</comp>

<comp id="117" class="1004" name="conv_1_weights_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="7" slack="0"/>
<pin id="121" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_addr/6 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="6" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_load/6 "/>
</bind>
</comp>

<comp id="130" class="1004" name="input_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="11" slack="0"/>
<pin id="134" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/6 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="10" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/6 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln30_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="11" slack="6"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/17 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln30_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="11" slack="6"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/17 "/>
</bind>
</comp>

<comp id="153" class="1005" name="r_0_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="5" slack="1"/>
<pin id="155" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="r_0_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="5" slack="0"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="165" class="1005" name="c_0_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="5" slack="1"/>
<pin id="167" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="c_0_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="5" slack="0"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/3 "/>
</bind>
</comp>

<comp id="177" class="1005" name="f_0_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="3" slack="1"/>
<pin id="179" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="f_0_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="3" slack="0"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/4 "/>
</bind>
</comp>

<comp id="188" class="1005" name="w_sum_0_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="1"/>
<pin id="190" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_0 (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="w_sum_0_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="1"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="32" slack="1"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_0/5 "/>
</bind>
</comp>

<comp id="200" class="1005" name="wr_0_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="2" slack="1"/>
<pin id="202" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="wr_0_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="2" slack="0"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/5 "/>
</bind>
</comp>

<comp id="211" class="1005" name="w_sum_1_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_1 (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="w_sum_1_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="32" slack="1"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_1/6 "/>
</bind>
</comp>

<comp id="223" class="1005" name="wc_0_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="2" slack="1"/>
<pin id="225" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0 (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="wc_0_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="2" slack="0"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0/6 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_4/9 w_sum/13 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="0"/>
<pin id="244" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_13/16 "/>
</bind>
</comp>

<comp id="253" class="1004" name="icmp_ln8_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="5" slack="0"/>
<pin id="255" dir="0" index="1" bw="5" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="r_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="5" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="trunc_ln30_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="5" slack="0"/>
<pin id="267" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln30/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_17_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="0"/>
<pin id="271" dir="0" index="1" bw="5" slack="0"/>
<pin id="272" dir="0" index="2" bw="1" slack="0"/>
<pin id="273" dir="0" index="3" bw="4" slack="0"/>
<pin id="274" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln30_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="0"/>
<pin id="281" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="mul_ln30_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="6" slack="0"/>
<pin id="285" dir="0" index="1" bw="4" slack="0"/>
<pin id="286" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln11_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="5" slack="0"/>
<pin id="291" dir="0" index="1" bw="5" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="c_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="5" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln30_1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="5" slack="0"/>
<pin id="303" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_1/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="add_ln30_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="5" slack="0"/>
<pin id="307" dir="0" index="1" bw="9" slack="1"/>
<pin id="308" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="p_shl_cast_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="12" slack="0"/>
<pin id="312" dir="0" index="1" bw="9" slack="0"/>
<pin id="313" dir="0" index="2" bw="1" slack="0"/>
<pin id="314" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_18_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="10" slack="0"/>
<pin id="320" dir="0" index="1" bw="9" slack="0"/>
<pin id="321" dir="0" index="2" bw="1" slack="0"/>
<pin id="322" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="zext_ln30_2_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="10" slack="0"/>
<pin id="328" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_2/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="sub_ln30_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="12" slack="0"/>
<pin id="332" dir="0" index="1" bw="10" slack="0"/>
<pin id="333" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln30/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="icmp_ln14_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="3" slack="0"/>
<pin id="338" dir="0" index="1" bw="3" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/4 "/>
</bind>
</comp>

<comp id="342" class="1004" name="f_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="3" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln23_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="3" slack="0"/>
<pin id="350" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln30_3_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="3" slack="0"/>
<pin id="354" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_3/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="zext_ln30_4_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="3" slack="0"/>
<pin id="358" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_4/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="add_ln30_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="12" slack="1"/>
<pin id="362" dir="0" index="1" bw="3" slack="0"/>
<pin id="363" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_1/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln30_5_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="12" slack="0"/>
<pin id="367" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_5/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln18_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="2" slack="0"/>
<pin id="373" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/5 "/>
</bind>
</comp>

<comp id="375" class="1004" name="icmp_ln18_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="2" slack="0"/>
<pin id="377" dir="0" index="1" bw="2" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/5 "/>
</bind>
</comp>

<comp id="381" class="1004" name="wr_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="2" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/5 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_14_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="4" slack="0"/>
<pin id="389" dir="0" index="1" bw="2" slack="0"/>
<pin id="390" dir="0" index="2" bw="1" slack="0"/>
<pin id="391" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="395" class="1004" name="zext_ln23_1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="4" slack="0"/>
<pin id="397" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_1/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="sub_ln23_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="4" slack="0"/>
<pin id="401" dir="0" index="1" bw="2" slack="0"/>
<pin id="402" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln23/5 "/>
</bind>
</comp>

<comp id="405" class="1004" name="sext_ln23_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="5" slack="0"/>
<pin id="407" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23/5 "/>
</bind>
</comp>

<comp id="409" class="1004" name="add_ln23_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="2" slack="0"/>
<pin id="411" dir="0" index="1" bw="5" slack="3"/>
<pin id="412" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_15_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="10" slack="0"/>
<pin id="417" dir="0" index="1" bw="5" slack="0"/>
<pin id="418" dir="0" index="2" bw="1" slack="0"/>
<pin id="419" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln23_2_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="10" slack="0"/>
<pin id="425" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_2/5 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_16_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="7" slack="0"/>
<pin id="429" dir="0" index="1" bw="5" slack="0"/>
<pin id="430" dir="0" index="2" bw="1" slack="0"/>
<pin id="431" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln23_3_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="7" slack="0"/>
<pin id="437" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_3/5 "/>
</bind>
</comp>

<comp id="439" class="1004" name="sub_ln23_1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="10" slack="0"/>
<pin id="441" dir="0" index="1" bw="7" slack="0"/>
<pin id="442" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln23_1/5 "/>
</bind>
</comp>

<comp id="445" class="1004" name="zext_ln21_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="2" slack="0"/>
<pin id="447" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/6 "/>
</bind>
</comp>

<comp id="449" class="1004" name="icmp_ln21_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="2" slack="0"/>
<pin id="451" dir="0" index="1" bw="2" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/6 "/>
</bind>
</comp>

<comp id="455" class="1004" name="wc_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="2" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wc/6 "/>
</bind>
</comp>

<comp id="461" class="1004" name="zext_ln23_4_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="2" slack="0"/>
<pin id="463" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_4/6 "/>
</bind>
</comp>

<comp id="465" class="1004" name="add_ln23_2_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="2" slack="0"/>
<pin id="467" dir="0" index="1" bw="5" slack="1"/>
<pin id="468" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_2/6 "/>
</bind>
</comp>

<comp id="470" class="1004" name="trunc_ln23_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="6" slack="0"/>
<pin id="472" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/6 "/>
</bind>
</comp>

<comp id="474" class="1004" name="p_shl5_cast_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="7" slack="0"/>
<pin id="476" dir="0" index="1" bw="4" slack="0"/>
<pin id="477" dir="0" index="2" bw="1" slack="0"/>
<pin id="478" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/6 "/>
</bind>
</comp>

<comp id="482" class="1004" name="p_shl6_cast_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="7" slack="0"/>
<pin id="484" dir="0" index="1" bw="6" slack="0"/>
<pin id="485" dir="0" index="2" bw="1" slack="0"/>
<pin id="486" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/6 "/>
</bind>
</comp>

<comp id="490" class="1004" name="sub_ln23_2_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="7" slack="0"/>
<pin id="492" dir="0" index="1" bw="7" slack="0"/>
<pin id="493" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln23_2/6 "/>
</bind>
</comp>

<comp id="496" class="1004" name="add_ln23_3_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="3" slack="2"/>
<pin id="498" dir="0" index="1" bw="7" slack="0"/>
<pin id="499" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_3/6 "/>
</bind>
</comp>

<comp id="501" class="1004" name="zext_ln23_5_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="7" slack="0"/>
<pin id="503" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_5/6 "/>
</bind>
</comp>

<comp id="506" class="1004" name="add_ln23_1_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="5" slack="3"/>
<pin id="508" dir="0" index="1" bw="2" slack="0"/>
<pin id="509" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_1/6 "/>
</bind>
</comp>

<comp id="512" class="1004" name="zext_ln23_6_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="5" slack="0"/>
<pin id="514" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_6/6 "/>
</bind>
</comp>

<comp id="516" class="1004" name="add_ln23_4_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="5" slack="0"/>
<pin id="518" dir="0" index="1" bw="11" slack="1"/>
<pin id="519" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_4/6 "/>
</bind>
</comp>

<comp id="521" class="1004" name="sext_ln23_1_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="11" slack="0"/>
<pin id="523" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23_1/6 "/>
</bind>
</comp>

<comp id="526" class="1004" name="bitcast_ln29_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="1"/>
<pin id="528" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29/17 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="8" slack="0"/>
<pin id="531" dir="0" index="1" bw="32" slack="0"/>
<pin id="532" dir="0" index="2" bw="6" slack="0"/>
<pin id="533" dir="0" index="3" bw="6" slack="0"/>
<pin id="534" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/17 "/>
</bind>
</comp>

<comp id="539" class="1004" name="trunc_ln29_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="0"/>
<pin id="541" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/17 "/>
</bind>
</comp>

<comp id="543" class="1004" name="icmp_ln29_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="8" slack="0"/>
<pin id="545" dir="0" index="1" bw="8" slack="0"/>
<pin id="546" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/17 "/>
</bind>
</comp>

<comp id="549" class="1004" name="icmp_ln29_17_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="23" slack="0"/>
<pin id="551" dir="0" index="1" bw="23" slack="0"/>
<pin id="552" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_17/17 "/>
</bind>
</comp>

<comp id="555" class="1004" name="or_ln29_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29/17 "/>
</bind>
</comp>

<comp id="561" class="1004" name="and_ln29_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29/17 "/>
</bind>
</comp>

<comp id="567" class="1004" name="w_sum_5_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="32" slack="1"/>
<pin id="570" dir="0" index="2" bw="32" slack="0"/>
<pin id="571" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_sum_5/17 "/>
</bind>
</comp>

<comp id="579" class="1005" name="r_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="5" slack="0"/>
<pin id="581" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="584" class="1005" name="trunc_ln30_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="8"/>
<pin id="586" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln30 "/>
</bind>
</comp>

<comp id="588" class="1005" name="mul_ln30_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="9" slack="1"/>
<pin id="590" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln30 "/>
</bind>
</comp>

<comp id="596" class="1005" name="c_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="5" slack="0"/>
<pin id="598" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="601" class="1005" name="sub_ln30_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="12" slack="1"/>
<pin id="603" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln30 "/>
</bind>
</comp>

<comp id="609" class="1005" name="f_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="3" slack="0"/>
<pin id="611" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="614" class="1005" name="zext_ln23_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="64" slack="1"/>
<pin id="616" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln23 "/>
</bind>
</comp>

<comp id="619" class="1005" name="zext_ln30_3_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="7" slack="2"/>
<pin id="621" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln30_3 "/>
</bind>
</comp>

<comp id="624" class="1005" name="conv_out_0_addr_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="11" slack="6"/>
<pin id="626" dir="1" index="1" bw="11" slack="6"/>
</pin_list>
<bind>
<opset="conv_out_0_addr "/>
</bind>
</comp>

<comp id="629" class="1005" name="conv_out_1_addr_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="11" slack="6"/>
<pin id="631" dir="1" index="1" bw="11" slack="6"/>
</pin_list>
<bind>
<opset="conv_out_1_addr "/>
</bind>
</comp>

<comp id="637" class="1005" name="wr_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="2" slack="0"/>
<pin id="639" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wr "/>
</bind>
</comp>

<comp id="642" class="1005" name="sext_ln23_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="6" slack="1"/>
<pin id="644" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln23 "/>
</bind>
</comp>

<comp id="647" class="1005" name="sub_ln23_1_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="11" slack="1"/>
<pin id="649" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln23_1 "/>
</bind>
</comp>

<comp id="652" class="1005" name="conv_1_bias_addr_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="3" slack="1"/>
<pin id="654" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_bias_addr "/>
</bind>
</comp>

<comp id="660" class="1005" name="wc_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="2" slack="0"/>
<pin id="662" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wc "/>
</bind>
</comp>

<comp id="665" class="1005" name="conv_1_weights_addr_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="6" slack="1"/>
<pin id="667" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_addr "/>
</bind>
</comp>

<comp id="670" class="1005" name="input_addr_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="10" slack="1"/>
<pin id="672" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="675" class="1005" name="conv_1_weights_load_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="1"/>
<pin id="677" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_load "/>
</bind>
</comp>

<comp id="680" class="1005" name="input_load_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="1"/>
<pin id="682" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="685" class="1005" name="tmp_s_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="1"/>
<pin id="687" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="690" class="1005" name="w_sum_4_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="1"/>
<pin id="692" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_4 "/>
</bind>
</comp>

<comp id="695" class="1005" name="conv_1_bias_load_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="1"/>
<pin id="697" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_bias_load "/>
</bind>
</comp>

<comp id="700" class="1005" name="w_sum_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="1"/>
<pin id="702" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="54" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="54" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="54" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="6" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="54" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="117" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="54" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="130" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="156"><net_src comp="10" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="157" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="168"><net_src comp="10" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="169" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="180"><net_src comp="38" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="56" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="192" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="203"><net_src comp="58" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="211" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="221"><net_src comp="188" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="215" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="226"><net_src comp="58" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="238"><net_src comp="211" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="188" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="111" pin="3"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="124" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="137" pin="3"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="234" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="56" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="157" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="12" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="157" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="18" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="157" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="26" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="157" pin="4"/><net_sink comp="269" pin=1"/></net>

<net id="277"><net_src comp="28" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="278"><net_src comp="30" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="282"><net_src comp="269" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="32" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="279" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="169" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="12" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="169" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="18" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="169" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="301" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="36" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="305" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="38" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="323"><net_src comp="40" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="305" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="42" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="329"><net_src comp="318" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="310" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="326" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="181" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="46" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="181" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="50" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="351"><net_src comp="181" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="181" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="181" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="364"><net_src comp="356" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="368"><net_src comp="360" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="370"><net_src comp="365" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="374"><net_src comp="204" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="204" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="60" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="204" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="64" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="392"><net_src comp="68" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="204" pin="4"/><net_sink comp="387" pin=1"/></net>

<net id="394"><net_src comp="58" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="398"><net_src comp="387" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="395" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="371" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="408"><net_src comp="399" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="371" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="153" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="420"><net_src comp="70" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="409" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="10" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="426"><net_src comp="415" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="432"><net_src comp="72" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="409" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="58" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="438"><net_src comp="427" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="443"><net_src comp="423" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="435" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="448"><net_src comp="227" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="227" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="60" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="227" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="64" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="464"><net_src comp="227" pin="4"/><net_sink comp="461" pin=0"/></net>

<net id="469"><net_src comp="461" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="473"><net_src comp="465" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="479"><net_src comp="74" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="470" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="481"><net_src comp="38" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="487"><net_src comp="76" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="465" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="42" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="494"><net_src comp="474" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="482" pin="3"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="490" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="504"><net_src comp="496" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="510"><net_src comp="165" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="445" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="515"><net_src comp="506" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="520"><net_src comp="512" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="524"><net_src comp="516" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="535"><net_src comp="80" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="526" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="537"><net_src comp="82" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="538"><net_src comp="84" pin="0"/><net_sink comp="529" pin=3"/></net>

<net id="542"><net_src comp="526" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="547"><net_src comp="529" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="86" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="539" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="88" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="549" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="543" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="565"><net_src comp="555" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="247" pin="2"/><net_sink comp="561" pin=1"/></net>

<net id="572"><net_src comp="561" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="56" pin="0"/><net_sink comp="567" pin=2"/></net>

<net id="574"><net_src comp="567" pin="3"/><net_sink comp="143" pin=1"/></net>

<net id="575"><net_src comp="567" pin="3"/><net_sink comp="148" pin=1"/></net>

<net id="582"><net_src comp="259" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="587"><net_src comp="265" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="591"><net_src comp="283" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="599"><net_src comp="295" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="604"><net_src comp="330" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="612"><net_src comp="342" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="617"><net_src comp="348" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="622"><net_src comp="352" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="627"><net_src comp="90" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="632"><net_src comp="97" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="640"><net_src comp="381" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="645"><net_src comp="405" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="650"><net_src comp="439" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="655"><net_src comp="104" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="663"><net_src comp="455" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="668"><net_src comp="117" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="673"><net_src comp="130" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="678"><net_src comp="124" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="683"><net_src comp="137" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="688"><net_src comp="241" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="693"><net_src comp="234" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="698"><net_src comp="111" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="703"><net_src comp="234" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="705"><net_src comp="700" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="706"><net_src comp="700" pin="1"/><net_sink comp="567" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out_0 | {17 }
	Port: conv_out_1 | {17 }
	Port: conv_1_weights | {}
	Port: conv_1_bias | {}
 - Input state : 
	Port: conv_1 : input_r | {6 7 }
	Port: conv_1 : conv_out_0 | {}
	Port: conv_1 : conv_out_1 | {}
	Port: conv_1 : conv_1_weights | {6 7 }
	Port: conv_1 : conv_1_bias | {5 13 }
  - Chain level:
	State 1
	State 2
		icmp_ln8 : 1
		r : 1
		br_ln8 : 2
		trunc_ln30 : 1
		tmp_17 : 1
		zext_ln30 : 2
		mul_ln30 : 3
	State 3
		icmp_ln11 : 1
		c : 1
		br_ln11 : 2
		zext_ln30_1 : 1
		add_ln30 : 2
		p_shl_cast : 3
		tmp_18 : 3
		zext_ln30_2 : 4
		sub_ln30 : 5
	State 4
		icmp_ln14 : 1
		f : 1
		br_ln14 : 2
		zext_ln23 : 1
		zext_ln30_3 : 1
		zext_ln30_4 : 1
		add_ln30_1 : 2
		zext_ln30_5 : 3
		conv_out_0_addr : 4
		conv_out_1_addr : 4
	State 5
		zext_ln18 : 1
		icmp_ln18 : 1
		wr : 1
		br_ln18 : 2
		tmp_14 : 1
		zext_ln23_1 : 2
		sub_ln23 : 3
		sext_ln23 : 4
		add_ln23 : 2
		tmp_15 : 3
		zext_ln23_2 : 4
		tmp_16 : 3
		zext_ln23_3 : 4
		sub_ln23_1 : 5
		conv_1_bias_load : 1
	State 6
		zext_ln21 : 1
		icmp_ln21 : 1
		wc : 1
		br_ln21 : 2
		zext_ln23_4 : 1
		add_ln23_2 : 2
		trunc_ln23 : 3
		p_shl5_cast : 4
		p_shl6_cast : 3
		sub_ln23_2 : 5
		add_ln23_3 : 6
		zext_ln23_5 : 7
		conv_1_weights_addr : 8
		conv_1_weights_load : 9
		add_ln23_1 : 2
		zext_ln23_6 : 3
		add_ln23_4 : 4
		sext_ln23_1 : 5
		input_addr : 6
		input_load : 7
	State 7
		tmp_s : 1
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		w_sum : 1
	State 14
	State 15
	State 16
		tmp_13 : 1
	State 17
		tmp : 1
		trunc_ln29 : 1
		icmp_ln29 : 2
		icmp_ln29_17 : 2
		or_ln29 : 3
		and_ln29 : 3
		w_sum_5 : 3
		store_ln30 : 4
		store_ln30 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_234     |    2    |   227   |   403   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_241     |    3    |   128   |   320   |
|----------|---------------------|---------|---------|---------|
|   fcmp   |      grp_fu_247     |    0    |    66   |   239   |
|----------|---------------------|---------|---------|---------|
|          |       r_fu_259      |    0    |    0    |    15   |
|          |       c_fu_295      |    0    |    0    |    15   |
|          |   add_ln30_fu_305   |    0    |    0    |    15   |
|          |       f_fu_342      |    0    |    0    |    12   |
|          |  add_ln30_1_fu_360  |    0    |    0    |    12   |
|    add   |      wr_fu_381      |    0    |    0    |    10   |
|          |   add_ln23_fu_409   |    0    |    0    |    15   |
|          |      wc_fu_455      |    0    |    0    |    10   |
|          |  add_ln23_2_fu_465  |    0    |    0    |    15   |
|          |  add_ln23_3_fu_496  |    0    |    0    |    12   |
|          |  add_ln23_1_fu_506  |    0    |    0    |    15   |
|          |  add_ln23_4_fu_516  |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|
|          |   icmp_ln8_fu_253   |    0    |    0    |    11   |
|          |   icmp_ln11_fu_289  |    0    |    0    |    11   |
|          |   icmp_ln14_fu_336  |    0    |    0    |    9    |
|   icmp   |   icmp_ln18_fu_375  |    0    |    0    |    8    |
|          |   icmp_ln21_fu_449  |    0    |    0    |    8    |
|          |   icmp_ln29_fu_543  |    0    |    0    |    11   |
|          | icmp_ln29_17_fu_549 |    0    |    0    |    18   |
|----------|---------------------|---------|---------|---------|
|          |   sub_ln30_fu_330   |    0    |    0    |    12   |
|    sub   |   sub_ln23_fu_399   |    0    |    0    |    13   |
|          |  sub_ln23_1_fu_439  |    0    |    0    |    14   |
|          |  sub_ln23_2_fu_490  |    0    |    0    |    12   |
|----------|---------------------|---------|---------|---------|
|  select  |    w_sum_5_fu_567   |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|    mul   |   mul_ln30_fu_283   |    0    |    0    |    26   |
|----------|---------------------|---------|---------|---------|
|    or    |    or_ln29_fu_555   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    and   |   and_ln29_fu_561   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |  trunc_ln30_fu_265  |    0    |    0    |    0    |
|   trunc  |  trunc_ln23_fu_470  |    0    |    0    |    0    |
|          |  trunc_ln29_fu_539  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|    tmp_17_fu_269    |    0    |    0    |    0    |
|          |      tmp_fu_529     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln30_fu_279  |    0    |    0    |    0    |
|          |  zext_ln30_1_fu_301 |    0    |    0    |    0    |
|          |  zext_ln30_2_fu_326 |    0    |    0    |    0    |
|          |   zext_ln23_fu_348  |    0    |    0    |    0    |
|          |  zext_ln30_3_fu_352 |    0    |    0    |    0    |
|          |  zext_ln30_4_fu_356 |    0    |    0    |    0    |
|          |  zext_ln30_5_fu_365 |    0    |    0    |    0    |
|   zext   |   zext_ln18_fu_371  |    0    |    0    |    0    |
|          |  zext_ln23_1_fu_395 |    0    |    0    |    0    |
|          |  zext_ln23_2_fu_423 |    0    |    0    |    0    |
|          |  zext_ln23_3_fu_435 |    0    |    0    |    0    |
|          |   zext_ln21_fu_445  |    0    |    0    |    0    |
|          |  zext_ln23_4_fu_461 |    0    |    0    |    0    |
|          |  zext_ln23_5_fu_501 |    0    |    0    |    0    |
|          |  zext_ln23_6_fu_512 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  p_shl_cast_fu_310  |    0    |    0    |    0    |
|          |    tmp_18_fu_318    |    0    |    0    |    0    |
|          |    tmp_14_fu_387    |    0    |    0    |    0    |
|bitconcatenate|    tmp_15_fu_415    |    0    |    0    |    0    |
|          |    tmp_16_fu_427    |    0    |    0    |    0    |
|          |  p_shl5_cast_fu_474 |    0    |    0    |    0    |
|          |  p_shl6_cast_fu_482 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   |   sext_ln23_fu_405  |    0    |    0    |    0    |
|          |  sext_ln23_1_fu_521 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    5    |   421   |   1310  |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|        c_0_reg_165        |    5   |
|         c_reg_596         |    5   |
|  conv_1_bias_addr_reg_652 |    3   |
|  conv_1_bias_load_reg_695 |   32   |
|conv_1_weights_addr_reg_665|    6   |
|conv_1_weights_load_reg_675|   32   |
|  conv_out_0_addr_reg_624  |   11   |
|  conv_out_1_addr_reg_629  |   11   |
|        f_0_reg_177        |    3   |
|         f_reg_609         |    3   |
|     input_addr_reg_670    |   10   |
|     input_load_reg_680    |   32   |
|      mul_ln30_reg_588     |    9   |
|        r_0_reg_153        |    5   |
|         r_reg_579         |    5   |
|     sext_ln23_reg_642     |    6   |
|     sub_ln23_1_reg_647    |   11   |
|      sub_ln30_reg_601     |   12   |
|       tmp_s_reg_685       |   32   |
|     trunc_ln30_reg_584    |    1   |
|      w_sum_0_reg_188      |   32   |
|      w_sum_1_reg_211      |   32   |
|      w_sum_4_reg_690      |   32   |
|       w_sum_reg_700       |   32   |
|        wc_0_reg_223       |    2   |
|         wc_reg_660        |    2   |
|        wr_0_reg_200       |    2   |
|         wr_reg_637        |    2   |
|     zext_ln23_reg_614     |   64   |
|    zext_ln30_3_reg_619    |    7   |
+---------------------------+--------+
|           Total           |   441  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_111 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_124 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_137 |  p0  |   2  |  10  |   20   ||    9    |
|    r_0_reg_153    |  p0  |   2  |   5  |   10   ||    9    |
|    c_0_reg_165    |  p0  |   2  |   5  |   10   ||    9    |
|  w_sum_0_reg_188  |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_234    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_234    |  p1  |   3  |  32  |   96   ||    15   |
|     grp_fu_241    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_241    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_247    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   474  || 19.5047 ||   105   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   421  |  1310  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   19   |    -   |   105  |
|  Register |    -   |    -   |   441  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   19   |   862  |  1415  |
+-----------+--------+--------+--------+--------+
