{"Source Block": ["hdl/projects/daq2/a10gx/system_top.v@216:226@HdlStmAssign", "  // ethernet transmit clock\n\n  assign eth_tx_clk = (eth_tx_mode_1g_s == 1'b1) ? sys_125m_clk :\n    (eth_tx_mode_10m_100m_n_s == 1'b0) ? sys_25m_clk : sys_2m5_clk;\n\n  assign eth_phy_resetn = phy_rst_reg;\n\n  always@ (posedge eth_mdc) begin\n    phy_rst_cnt <= phy_rst_cnt + 4'd1;\n    if (phy_rst_cnt == 4'h0) begin\n      phy_rst_reg <= sys_pll_locked_s;\n"], "Clone Blocks": [["hdl/projects/usdrx1/a5gt/system_top.v@286:297", "  wire    [  3:0]   sync_raddr;\n  wire              sync_signal;\n\n  // ethernet transmit clock\n\n  assign eth_tx_clk = (eth_tx_mode_1g_s == 1'b1) ? sys_125m_clk :\n    (eth_tx_mode_10m_100m_n_s == 1'b0) ? sys_25m_clk : sys_2m5_clk;\n\n  assign eth_phy_resetn = phy_rst_reg;\n\n  always@ (posedge eth_mdc) begin\n    phy_rst_cnt <= phy_rst_cnt + 4'd1;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@216:226", "  // ethernet transmit clock\n\n  assign eth_tx_clk = (eth_tx_mode_1g_s == 1'b1) ? sys_125m_clk :\n    (eth_tx_mode_10m_100m_n_s == 1'b0) ? sys_25m_clk : sys_2m5_clk;\n\n  assign eth_phy_resetn = phy_rst_reg;\n\n  always@ (posedge eth_mdc) begin\n    phy_rst_cnt <= phy_rst_cnt + 4'd1;\n    if (phy_rst_cnt == 4'h0) begin\n      phy_rst_reg <= sys_pll_locked_s;\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@289:299", "  // ethernet transmit clock\n\n  assign eth_tx_clk = (eth_tx_mode_1g_s == 1'b1) ? sys_125m_clk :\n    (eth_tx_mode_10m_100m_n_s == 1'b0) ? sys_25m_clk : sys_2m5_clk;\n\n  assign eth_phy_resetn = phy_rst_reg;\n\n  always@ (posedge eth_mdc) begin\n    phy_rst_cnt <= phy_rst_cnt + 4'd1;\n    if (phy_rst_cnt == 4'h0) begin\n      phy_rst_reg <= sys_pll_locked_s;\n"], ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@213:224", "  wire              rx_pll_locked_s;\n  wire    [ 15:0]   rx_xcvr_status_s;\n\n  // ethernet transmit clock\n\n  assign eth_tx_clk = (eth_tx_mode_1g_s == 1'b1) ? sys_125m_clk :\n    (eth_tx_mode_10m_100m_n_s == 1'b0) ? sys_25m_clk : sys_2m5_clk;\n\n  assign eth_phy_resetn = phy_rst_reg;\n\n  always@ (posedge eth_mdc) begin\n    phy_rst_cnt <= phy_rst_cnt + 4'd1;\n"], ["hdl/projects/daq2/a10gx/system_top.v@213:224", "  wire              rx_pll_locked_s;\n  wire    [ 15:0]   rx_xcvr_status_s;\n\n  // ethernet transmit clock\n\n  assign eth_tx_clk = (eth_tx_mode_1g_s == 1'b1) ? sys_125m_clk :\n    (eth_tx_mode_10m_100m_n_s == 1'b0) ? sys_25m_clk : sys_2m5_clk;\n\n  assign eth_phy_resetn = phy_rst_reg;\n\n  always@ (posedge eth_mdc) begin\n    phy_rst_cnt <= phy_rst_cnt + 4'd1;\n"]], "Diff Content": {"Delete": [[221, "  assign eth_phy_resetn = phy_rst_reg;\n"]], "Add": []}}