// Seed: 1160369320
module module_0 ();
  assign module_0 = 1;
  assign id_1[1'b0] = id_1;
  assign module_3.id_6 = 0;
  assign id_1 = id_1;
endmodule
module module_1 ();
  wire id_1;
  wire id_2;
  module_0 modCall_1 ();
  wire id_3;
endmodule
module module_2 (
    input  tri  id_0,
    output wand id_1
);
  wire id_3;
  wand id_4;
  id_5 :
  assert property (@(posedge 1 == id_4) 1 ? 1 == ((1)) : id_4)
  else $display(1);
  module_0 modCall_1 ();
endmodule
module module_3 (
    output wire  id_0,
    input  uwire id_1,
    output wand  id_2,
    input  wand  id_3,
    output uwire id_4
);
  id_6 :
  assert property (@(posedge 'b0) 1 && {1, 1'h0})
  else $display(1, id_3, !id_1);
  module_0 modCall_1 ();
endmodule
