multiline_comment|/* drm.h -- Header for Direct Rendering Manager -*- linux-c -*-&n; * Created: Mon Jan  4 10:05:05 1999 by faith@precisioninsight.com&n; *&n; * Copyright 1999 Precision Insight, Inc., Cedar Park, Texas.&n; * Copyright 2000 VA Linux Systems, Inc., Sunnyvale, California.&n; * All rights reserved.&n; *&n; * Permission is hereby granted, free of charge, to any person obtaining a&n; * copy of this software and associated documentation files (the &quot;Software&quot;),&n; * to deal in the Software without restriction, including without limitation&n; * the rights to use, copy, modify, merge, publish, distribute, sublicense,&n; * and/or sell copies of the Software, and to permit persons to whom the&n; * Software is furnished to do so, subject to the following conditions:&n; *&n; * The above copyright notice and this permission notice (including the next&n; * paragraph) shall be included in all copies or substantial portions of the&n; * Software.&n; *&n; * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR&n; * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,&n; * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL&n; * PRECISION INSIGHT AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR&n; * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,&n; * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER&n; * DEALINGS IN THE SOFTWARE.&n; *&n; * Authors:&n; *    Rickard E. (Rik) Faith &lt;faith@valinux.com&gt;&n; *&n; * Acknowledgements:&n; * Dec 1999, Richard Henderson &lt;rth@twiddle.net&gt;, move to generic cmpxchg.&n; *&n; */
macro_line|#ifndef _DRM_H_
DECL|macro|_DRM_H_
mdefine_line|#define _DRM_H_
macro_line|#include &lt;linux/config.h&gt;
macro_line|#if defined(__linux__)
macro_line|#include &lt;asm/ioctl.h&gt;&t;&t;/* For _IO* macros */
DECL|macro|DRM_IOCTL_NR
mdefine_line|#define DRM_IOCTL_NR(n)&t;     _IOC_NR(n)
macro_line|#elif defined(__FreeBSD__)
macro_line|#include &lt;sys/ioccom.h&gt;
DECL|macro|DRM_IOCTL_NR
mdefine_line|#define DRM_IOCTL_NR(n)&t;     ((n) &amp; 0xff)
macro_line|#endif
DECL|macro|DRM_PROC_DEVICES
mdefine_line|#define DRM_PROC_DEVICES &quot;/proc/devices&quot;
DECL|macro|DRM_PROC_MISC
mdefine_line|#define DRM_PROC_MISC&t; &quot;/proc/misc&quot;
DECL|macro|DRM_PROC_DRM
mdefine_line|#define DRM_PROC_DRM&t; &quot;/proc/drm&quot;
DECL|macro|DRM_DEV_DRM
mdefine_line|#define DRM_DEV_DRM&t; &quot;/dev/drm&quot;
DECL|macro|DRM_DEV_MODE
mdefine_line|#define DRM_DEV_MODE&t; (S_IRUSR|S_IWUSR|S_IRGRP|S_IWGRP)
DECL|macro|DRM_DEV_UID
mdefine_line|#define DRM_DEV_UID&t; 0
DECL|macro|DRM_DEV_GID
mdefine_line|#define DRM_DEV_GID&t; 0
DECL|macro|DRM_NAME
mdefine_line|#define DRM_NAME&t;&quot;drm&quot;&t;  /* Name in kernel, /dev, and /proc&t;    */
DECL|macro|DRM_MIN_ORDER
mdefine_line|#define DRM_MIN_ORDER&t;5&t;  /* At least 2^5 bytes = 32 bytes&t;    */
DECL|macro|DRM_MAX_ORDER
mdefine_line|#define DRM_MAX_ORDER&t;22&t;  /* Up to 2^22 bytes = 4MB&t;&t;    */
DECL|macro|DRM_RAM_PERCENT
mdefine_line|#define DRM_RAM_PERCENT 10&t;  /* How much system ram can we lock?&t;    */
DECL|macro|_DRM_LOCK_HELD
mdefine_line|#define _DRM_LOCK_HELD&t;0x80000000 /* Hardware lock is held&t;&t;    */
DECL|macro|_DRM_LOCK_CONT
mdefine_line|#define _DRM_LOCK_CONT&t;0x40000000 /* Hardware lock is contended&t;    */
DECL|macro|_DRM_LOCK_IS_HELD
mdefine_line|#define _DRM_LOCK_IS_HELD(lock)&t;   ((lock) &amp; _DRM_LOCK_HELD)
DECL|macro|_DRM_LOCK_IS_CONT
mdefine_line|#define _DRM_LOCK_IS_CONT(lock)&t;   ((lock) &amp; _DRM_LOCK_CONT)
DECL|macro|_DRM_LOCKING_CONTEXT
mdefine_line|#define _DRM_LOCKING_CONTEXT(lock) ((lock) &amp; ~(_DRM_LOCK_HELD|_DRM_LOCK_CONT))
DECL|typedef|drm_handle_t
r_typedef
r_int
r_int
id|drm_handle_t
suffix:semicolon
DECL|typedef|drm_context_t
r_typedef
r_int
r_int
id|drm_context_t
suffix:semicolon
DECL|typedef|drm_drawable_t
r_typedef
r_int
r_int
id|drm_drawable_t
suffix:semicolon
DECL|typedef|drm_magic_t
r_typedef
r_int
r_int
id|drm_magic_t
suffix:semicolon
multiline_comment|/* Warning: If you change this structure, make sure you change&n; * XF86DRIClipRectRec in the server as well */
DECL|struct|drm_clip_rect
r_typedef
r_struct
id|drm_clip_rect
(brace
DECL|member|x1
r_int
r_int
id|x1
suffix:semicolon
DECL|member|y1
r_int
r_int
id|y1
suffix:semicolon
DECL|member|x2
r_int
r_int
id|x2
suffix:semicolon
DECL|member|y2
r_int
r_int
id|y2
suffix:semicolon
DECL|typedef|drm_clip_rect_t
)brace
id|drm_clip_rect_t
suffix:semicolon
multiline_comment|/* Seperate include files for the i810/mga/r128 specific structures */
macro_line|#include &quot;mga_drm.h&quot;
macro_line|#include &quot;i810_drm.h&quot;
macro_line|#include &quot;r128_drm.h&quot;
macro_line|#ifdef CONFIG_DRM_SIS
macro_line|#include &quot;sis_drm.h&quot;
macro_line|#endif
DECL|struct|drm_version
r_typedef
r_struct
id|drm_version
(brace
DECL|member|version_major
r_int
id|version_major
suffix:semicolon
multiline_comment|/* Major version&t;&t;&t;    */
DECL|member|version_minor
r_int
id|version_minor
suffix:semicolon
multiline_comment|/* Minor version&t;&t;&t;    */
DECL|member|version_patchlevel
r_int
id|version_patchlevel
suffix:semicolon
multiline_comment|/* Patch level&t;&t;&t;    */
DECL|member|name_len
r_int
id|name_len
suffix:semicolon
multiline_comment|/* Length of name buffer&t;&t;    */
DECL|member|name
r_char
op_star
id|name
suffix:semicolon
multiline_comment|/* Name of driver&t;&t;&t;    */
DECL|member|date_len
r_int
id|date_len
suffix:semicolon
multiline_comment|/* Length of date buffer&t;&t;    */
DECL|member|date
r_char
op_star
id|date
suffix:semicolon
multiline_comment|/* User-space buffer to hold date&t;    */
DECL|member|desc_len
r_int
id|desc_len
suffix:semicolon
multiline_comment|/* Length of desc buffer&t;&t;    */
DECL|member|desc
r_char
op_star
id|desc
suffix:semicolon
multiline_comment|/* User-space buffer to hold desc&t;    */
DECL|typedef|drm_version_t
)brace
id|drm_version_t
suffix:semicolon
DECL|struct|drm_unique
r_typedef
r_struct
id|drm_unique
(brace
DECL|member|unique_len
r_int
id|unique_len
suffix:semicolon
multiline_comment|/* Length of unique&t;&t;&t;    */
DECL|member|unique
r_char
op_star
id|unique
suffix:semicolon
multiline_comment|/* Unique name for driver instantiation   */
DECL|typedef|drm_unique_t
)brace
id|drm_unique_t
suffix:semicolon
DECL|struct|drm_list
r_typedef
r_struct
id|drm_list
(brace
DECL|member|count
r_int
id|count
suffix:semicolon
multiline_comment|/* Length of user-space structures&t;    */
DECL|member|version
id|drm_version_t
op_star
id|version
suffix:semicolon
DECL|typedef|drm_list_t
)brace
id|drm_list_t
suffix:semicolon
DECL|struct|drm_block
r_typedef
r_struct
id|drm_block
(brace
DECL|member|unused
r_int
id|unused
suffix:semicolon
DECL|typedef|drm_block_t
)brace
id|drm_block_t
suffix:semicolon
DECL|struct|drm_control
r_typedef
r_struct
id|drm_control
(brace
r_enum
(brace
DECL|enumerator|DRM_ADD_COMMAND
id|DRM_ADD_COMMAND
comma
DECL|enumerator|DRM_RM_COMMAND
id|DRM_RM_COMMAND
comma
DECL|enumerator|DRM_INST_HANDLER
id|DRM_INST_HANDLER
comma
DECL|enumerator|DRM_UNINST_HANDLER
id|DRM_UNINST_HANDLER
DECL|member|func
)brace
id|func
suffix:semicolon
DECL|member|irq
r_int
id|irq
suffix:semicolon
DECL|typedef|drm_control_t
)brace
id|drm_control_t
suffix:semicolon
DECL|enum|drm_map_type
r_typedef
r_enum
id|drm_map_type
(brace
DECL|enumerator|_DRM_FRAME_BUFFER
id|_DRM_FRAME_BUFFER
op_assign
l_int|0
comma
multiline_comment|/* WC (no caching), no core dump&t;    */
DECL|enumerator|_DRM_REGISTERS
id|_DRM_REGISTERS
op_assign
l_int|1
comma
multiline_comment|/* no caching, no core dump&t;&t;    */
DECL|enumerator|_DRM_SHM
id|_DRM_SHM
op_assign
l_int|2
comma
multiline_comment|/* shared, cached&t;&t;&t;    */
DECL|enumerator|_DRM_AGP
id|_DRM_AGP
op_assign
l_int|3
multiline_comment|/* AGP/GART                               */
DECL|typedef|drm_map_type_t
)brace
id|drm_map_type_t
suffix:semicolon
DECL|enum|drm_map_flags
r_typedef
r_enum
id|drm_map_flags
(brace
DECL|enumerator|_DRM_RESTRICTED
id|_DRM_RESTRICTED
op_assign
l_int|0x01
comma
multiline_comment|/* Cannot be mapped to user-virtual    */
DECL|enumerator|_DRM_READ_ONLY
id|_DRM_READ_ONLY
op_assign
l_int|0x02
comma
DECL|enumerator|_DRM_LOCKED
id|_DRM_LOCKED
op_assign
l_int|0x04
comma
multiline_comment|/* shared, cached, locked&t;&t;    */
DECL|enumerator|_DRM_KERNEL
id|_DRM_KERNEL
op_assign
l_int|0x08
comma
multiline_comment|/* kernel requires access&t;&t;    */
DECL|enumerator|_DRM_WRITE_COMBINING
id|_DRM_WRITE_COMBINING
op_assign
l_int|0x10
comma
multiline_comment|/* use write-combining if available    */
DECL|enumerator|_DRM_CONTAINS_LOCK
id|_DRM_CONTAINS_LOCK
op_assign
l_int|0x20
multiline_comment|/* SHM page that contains lock&t;    */
DECL|typedef|drm_map_flags_t
)brace
id|drm_map_flags_t
suffix:semicolon
DECL|struct|drm_map
r_typedef
r_struct
id|drm_map
(brace
DECL|member|offset
r_int
r_int
id|offset
suffix:semicolon
multiline_comment|/* Requested physical address (0 for SAREA)*/
DECL|member|size
r_int
r_int
id|size
suffix:semicolon
multiline_comment|/* Requested physical size (bytes)&t;    */
DECL|member|type
id|drm_map_type_t
id|type
suffix:semicolon
multiline_comment|/* Type of memory to map&t;&t;    */
DECL|member|flags
id|drm_map_flags_t
id|flags
suffix:semicolon
multiline_comment|/* Flags&t;&t;&t;&t;    */
DECL|member|handle
r_void
op_star
id|handle
suffix:semicolon
multiline_comment|/* User-space: &quot;Handle&quot; to pass to mmap    */
multiline_comment|/* Kernel-space: kernel-virtual address    */
DECL|member|mtrr
r_int
id|mtrr
suffix:semicolon
multiline_comment|/* MTRR slot used&t;&t;&t;    */
multiline_comment|/* Private data&t;&t;&t;    */
DECL|typedef|drm_map_t
)brace
id|drm_map_t
suffix:semicolon
DECL|enum|drm_lock_flags
r_typedef
r_enum
id|drm_lock_flags
(brace
DECL|enumerator|_DRM_LOCK_READY
id|_DRM_LOCK_READY
op_assign
l_int|0x01
comma
multiline_comment|/* Wait until hardware is ready for DMA */
DECL|enumerator|_DRM_LOCK_QUIESCENT
id|_DRM_LOCK_QUIESCENT
op_assign
l_int|0x02
comma
multiline_comment|/* Wait until hardware quiescent&t;     */
DECL|enumerator|_DRM_LOCK_FLUSH
id|_DRM_LOCK_FLUSH
op_assign
l_int|0x04
comma
multiline_comment|/* Flush this context&squot;s DMA queue first */
DECL|enumerator|_DRM_LOCK_FLUSH_ALL
id|_DRM_LOCK_FLUSH_ALL
op_assign
l_int|0x08
comma
multiline_comment|/* Flush all DMA queues first&t;     */
multiline_comment|/* These *HALT* flags aren&squot;t supported yet&n;&t;&t;&t;&t;   -- they will be used to support the&n;&t;&t;&t;&t;   full-screen DGA-like mode. */
DECL|enumerator|_DRM_HALT_ALL_QUEUES
id|_DRM_HALT_ALL_QUEUES
op_assign
l_int|0x10
comma
multiline_comment|/* Halt all current and future queues   */
DECL|enumerator|_DRM_HALT_CUR_QUEUES
id|_DRM_HALT_CUR_QUEUES
op_assign
l_int|0x20
multiline_comment|/* Halt all current queues&t;&t;     */
DECL|typedef|drm_lock_flags_t
)brace
id|drm_lock_flags_t
suffix:semicolon
DECL|struct|drm_lock
r_typedef
r_struct
id|drm_lock
(brace
DECL|member|context
r_int
id|context
suffix:semicolon
DECL|member|flags
id|drm_lock_flags_t
id|flags
suffix:semicolon
DECL|typedef|drm_lock_t
)brace
id|drm_lock_t
suffix:semicolon
DECL|enum|drm_dma_flags
r_typedef
r_enum
id|drm_dma_flags
(brace
multiline_comment|/* These values *MUST* match xf86drm.h */
multiline_comment|/* Flags for DMA buffer dispatch&t;     */
DECL|enumerator|_DRM_DMA_BLOCK
id|_DRM_DMA_BLOCK
op_assign
l_int|0x01
comma
multiline_comment|/* Block until buffer dispatched.&n;&t;&t;&t;&t;&t; Note, the buffer may not yet have&n;&t;&t;&t;&t;&t; been processed by the hardware --&n;&t;&t;&t;&t;&t; getting a hardware lock with the&n;&t;&t;&t;&t;&t; hardware quiescent will ensure&n;&t;&t;&t;&t;&t; that the buffer has been&n;&t;&t;&t;&t;&t; processed.&t;&t;&t;     */
DECL|enumerator|_DRM_DMA_WHILE_LOCKED
id|_DRM_DMA_WHILE_LOCKED
op_assign
l_int|0x02
comma
multiline_comment|/* Dispatch while lock held&t;     */
DECL|enumerator|_DRM_DMA_PRIORITY
id|_DRM_DMA_PRIORITY
op_assign
l_int|0x04
comma
multiline_comment|/* High priority dispatch&t;&t;     */
multiline_comment|/* Flags for DMA buffer request&t;     */
DECL|enumerator|_DRM_DMA_WAIT
id|_DRM_DMA_WAIT
op_assign
l_int|0x10
comma
multiline_comment|/* Wait for free buffers&t;&t;     */
DECL|enumerator|_DRM_DMA_SMALLER_OK
id|_DRM_DMA_SMALLER_OK
op_assign
l_int|0x20
comma
multiline_comment|/* Smaller-than-requested buffers ok   */
DECL|enumerator|_DRM_DMA_LARGER_OK
id|_DRM_DMA_LARGER_OK
op_assign
l_int|0x40
multiline_comment|/* Larger-than-requested buffers ok    */
DECL|typedef|drm_dma_flags_t
)brace
id|drm_dma_flags_t
suffix:semicolon
DECL|struct|drm_buf_desc
r_typedef
r_struct
id|drm_buf_desc
(brace
DECL|member|count
r_int
id|count
suffix:semicolon
multiline_comment|/* Number of buffers of this size&t;     */
DECL|member|size
r_int
id|size
suffix:semicolon
multiline_comment|/* Size in bytes&t;&t;&t;     */
DECL|member|low_mark
r_int
id|low_mark
suffix:semicolon
multiline_comment|/* Low water mark&t;&t;&t;     */
DECL|member|high_mark
r_int
id|high_mark
suffix:semicolon
multiline_comment|/* High water mark&t;&t;&t;     */
r_enum
(brace
DECL|enumerator|_DRM_PAGE_ALIGN
id|_DRM_PAGE_ALIGN
op_assign
l_int|0x01
comma
multiline_comment|/* Align on page boundaries for DMA  */
DECL|enumerator|_DRM_AGP_BUFFER
id|_DRM_AGP_BUFFER
op_assign
l_int|0x02
multiline_comment|/* Buffer is in agp space            */
DECL|member|flags
)brace
id|flags
suffix:semicolon
DECL|member|agp_start
r_int
r_int
id|agp_start
suffix:semicolon
multiline_comment|/* Start address of where the agp buffers&n;&t;&t;&t;&t;  * are in the agp aperture */
DECL|typedef|drm_buf_desc_t
)brace
id|drm_buf_desc_t
suffix:semicolon
DECL|struct|drm_buf_info
r_typedef
r_struct
id|drm_buf_info
(brace
DECL|member|count
r_int
id|count
suffix:semicolon
multiline_comment|/* Entries in list&t;&t;&t;     */
DECL|member|list
id|drm_buf_desc_t
op_star
id|list
suffix:semicolon
DECL|typedef|drm_buf_info_t
)brace
id|drm_buf_info_t
suffix:semicolon
DECL|struct|drm_buf_free
r_typedef
r_struct
id|drm_buf_free
(brace
DECL|member|count
r_int
id|count
suffix:semicolon
DECL|member|list
r_int
op_star
id|list
suffix:semicolon
DECL|typedef|drm_buf_free_t
)brace
id|drm_buf_free_t
suffix:semicolon
DECL|struct|drm_buf_pub
r_typedef
r_struct
id|drm_buf_pub
(brace
DECL|member|idx
r_int
id|idx
suffix:semicolon
multiline_comment|/* Index into master buflist&t;     */
DECL|member|total
r_int
id|total
suffix:semicolon
multiline_comment|/* Buffer size&t;&t;&t;     */
DECL|member|used
r_int
id|used
suffix:semicolon
multiline_comment|/* Amount of buffer in use (for DMA)  */
DECL|member|address
r_void
op_star
id|address
suffix:semicolon
multiline_comment|/* Address of buffer&t;&t;     */
DECL|typedef|drm_buf_pub_t
)brace
id|drm_buf_pub_t
suffix:semicolon
DECL|struct|drm_buf_map
r_typedef
r_struct
id|drm_buf_map
(brace
DECL|member|count
r_int
id|count
suffix:semicolon
multiline_comment|/* Length of buflist&t;&t;&t;    */
DECL|member|virtual
r_void
op_star
r_virtual
suffix:semicolon
multiline_comment|/* Mmaped area in user-virtual&t;&t;    */
DECL|member|list
id|drm_buf_pub_t
op_star
id|list
suffix:semicolon
multiline_comment|/* Buffer information&t;&t;&t;    */
DECL|typedef|drm_buf_map_t
)brace
id|drm_buf_map_t
suffix:semicolon
DECL|struct|drm_dma
r_typedef
r_struct
id|drm_dma
(brace
multiline_comment|/* Indices here refer to the offset into&n;&t;&t;&t;&t;   buflist in drm_buf_get_t.  */
DECL|member|context
r_int
id|context
suffix:semicolon
multiline_comment|/* Context handle&t;&t;    */
DECL|member|send_count
r_int
id|send_count
suffix:semicolon
multiline_comment|/* Number of buffers to send&t;    */
DECL|member|send_indices
r_int
op_star
id|send_indices
suffix:semicolon
multiline_comment|/* List of handles to buffers&t;    */
DECL|member|send_sizes
r_int
op_star
id|send_sizes
suffix:semicolon
multiline_comment|/* Lengths of data to send&t;    */
DECL|member|flags
id|drm_dma_flags_t
id|flags
suffix:semicolon
multiline_comment|/* Flags&t;&t;&t;    */
DECL|member|request_count
r_int
id|request_count
suffix:semicolon
multiline_comment|/* Number of buffers requested    */
DECL|member|request_size
r_int
id|request_size
suffix:semicolon
multiline_comment|/* Desired size for buffers&t;    */
DECL|member|request_indices
r_int
op_star
id|request_indices
suffix:semicolon
multiline_comment|/* Buffer information&t;&t;    */
DECL|member|request_sizes
r_int
op_star
id|request_sizes
suffix:semicolon
DECL|member|granted_count
r_int
id|granted_count
suffix:semicolon
multiline_comment|/* Number of buffers granted&t;    */
DECL|typedef|drm_dma_t
)brace
id|drm_dma_t
suffix:semicolon
r_typedef
r_enum
(brace
DECL|enumerator|_DRM_CONTEXT_PRESERVED
id|_DRM_CONTEXT_PRESERVED
op_assign
l_int|0x01
comma
DECL|enumerator|_DRM_CONTEXT_2DONLY
id|_DRM_CONTEXT_2DONLY
op_assign
l_int|0x02
DECL|typedef|drm_ctx_flags_t
)brace
id|drm_ctx_flags_t
suffix:semicolon
DECL|struct|drm_ctx
r_typedef
r_struct
id|drm_ctx
(brace
DECL|member|handle
id|drm_context_t
id|handle
suffix:semicolon
DECL|member|flags
id|drm_ctx_flags_t
id|flags
suffix:semicolon
DECL|typedef|drm_ctx_t
)brace
id|drm_ctx_t
suffix:semicolon
DECL|struct|drm_ctx_res
r_typedef
r_struct
id|drm_ctx_res
(brace
DECL|member|count
r_int
id|count
suffix:semicolon
DECL|member|contexts
id|drm_ctx_t
op_star
id|contexts
suffix:semicolon
DECL|typedef|drm_ctx_res_t
)brace
id|drm_ctx_res_t
suffix:semicolon
DECL|struct|drm_draw
r_typedef
r_struct
id|drm_draw
(brace
DECL|member|handle
id|drm_drawable_t
id|handle
suffix:semicolon
DECL|typedef|drm_draw_t
)brace
id|drm_draw_t
suffix:semicolon
DECL|struct|drm_auth
r_typedef
r_struct
id|drm_auth
(brace
DECL|member|magic
id|drm_magic_t
id|magic
suffix:semicolon
DECL|typedef|drm_auth_t
)brace
id|drm_auth_t
suffix:semicolon
DECL|struct|drm_irq_busid
r_typedef
r_struct
id|drm_irq_busid
(brace
DECL|member|irq
r_int
id|irq
suffix:semicolon
DECL|member|busnum
r_int
id|busnum
suffix:semicolon
DECL|member|devnum
r_int
id|devnum
suffix:semicolon
DECL|member|funcnum
r_int
id|funcnum
suffix:semicolon
DECL|typedef|drm_irq_busid_t
)brace
id|drm_irq_busid_t
suffix:semicolon
DECL|struct|drm_agp_mode
r_typedef
r_struct
id|drm_agp_mode
(brace
DECL|member|mode
r_int
r_int
id|mode
suffix:semicolon
DECL|typedef|drm_agp_mode_t
)brace
id|drm_agp_mode_t
suffix:semicolon
multiline_comment|/* For drm_agp_alloc -- allocated a buffer */
DECL|struct|drm_agp_buffer
r_typedef
r_struct
id|drm_agp_buffer
(brace
DECL|member|size
r_int
r_int
id|size
suffix:semicolon
multiline_comment|/* In bytes -- will round to page boundary */
DECL|member|handle
r_int
r_int
id|handle
suffix:semicolon
multiline_comment|/* Used for BIND/UNBIND ioctls */
DECL|member|type
r_int
r_int
id|type
suffix:semicolon
multiline_comment|/* Type of memory to allocate  */
DECL|member|physical
r_int
r_int
id|physical
suffix:semicolon
multiline_comment|/* Physical used by i810       */
DECL|typedef|drm_agp_buffer_t
)brace
id|drm_agp_buffer_t
suffix:semicolon
multiline_comment|/* For drm_agp_bind */
DECL|struct|drm_agp_binding
r_typedef
r_struct
id|drm_agp_binding
(brace
DECL|member|handle
r_int
r_int
id|handle
suffix:semicolon
multiline_comment|/* From drm_agp_buffer */
DECL|member|offset
r_int
r_int
id|offset
suffix:semicolon
multiline_comment|/* In bytes -- will round to page boundary */
DECL|typedef|drm_agp_binding_t
)brace
id|drm_agp_binding_t
suffix:semicolon
DECL|struct|drm_agp_info
r_typedef
r_struct
id|drm_agp_info
(brace
DECL|member|agp_version_major
r_int
id|agp_version_major
suffix:semicolon
DECL|member|agp_version_minor
r_int
id|agp_version_minor
suffix:semicolon
DECL|member|mode
r_int
r_int
id|mode
suffix:semicolon
DECL|member|aperture_base
r_int
r_int
id|aperture_base
suffix:semicolon
multiline_comment|/* physical address */
DECL|member|aperture_size
r_int
r_int
id|aperture_size
suffix:semicolon
multiline_comment|/* bytes */
DECL|member|memory_allowed
r_int
r_int
id|memory_allowed
suffix:semicolon
multiline_comment|/* bytes */
DECL|member|memory_used
r_int
r_int
id|memory_used
suffix:semicolon
multiline_comment|/* PCI information */
DECL|member|id_vendor
r_int
r_int
id|id_vendor
suffix:semicolon
DECL|member|id_device
r_int
r_int
id|id_device
suffix:semicolon
DECL|typedef|drm_agp_info_t
)brace
id|drm_agp_info_t
suffix:semicolon
DECL|macro|DRM_IOCTL_BASE
mdefine_line|#define DRM_IOCTL_BASE&t;     &squot;d&squot;
DECL|macro|DRM_IO
mdefine_line|#define DRM_IO(nr)&t;     _IO(DRM_IOCTL_BASE,nr)
DECL|macro|DRM_IOR
mdefine_line|#define DRM_IOR(nr,size)     _IOR(DRM_IOCTL_BASE,nr,size)
DECL|macro|DRM_IOW
mdefine_line|#define DRM_IOW(nr,size)     _IOW(DRM_IOCTL_BASE,nr,size)
DECL|macro|DRM_IOWR
mdefine_line|#define DRM_IOWR(nr,size)    _IOWR(DRM_IOCTL_BASE,nr,size)
DECL|macro|DRM_IOCTL_VERSION
mdefine_line|#define DRM_IOCTL_VERSION    DRM_IOWR(0x00, drm_version_t)
DECL|macro|DRM_IOCTL_GET_UNIQUE
mdefine_line|#define DRM_IOCTL_GET_UNIQUE DRM_IOWR(0x01, drm_unique_t)
DECL|macro|DRM_IOCTL_GET_MAGIC
mdefine_line|#define DRM_IOCTL_GET_MAGIC  DRM_IOR( 0x02, drm_auth_t)
DECL|macro|DRM_IOCTL_IRQ_BUSID
mdefine_line|#define DRM_IOCTL_IRQ_BUSID  DRM_IOWR(0x03, drm_irq_busid_t)
DECL|macro|DRM_IOCTL_SET_UNIQUE
mdefine_line|#define DRM_IOCTL_SET_UNIQUE DRM_IOW( 0x10, drm_unique_t)
DECL|macro|DRM_IOCTL_AUTH_MAGIC
mdefine_line|#define DRM_IOCTL_AUTH_MAGIC DRM_IOW( 0x11, drm_auth_t)
DECL|macro|DRM_IOCTL_BLOCK
mdefine_line|#define DRM_IOCTL_BLOCK&t;     DRM_IOWR(0x12, drm_block_t)
DECL|macro|DRM_IOCTL_UNBLOCK
mdefine_line|#define DRM_IOCTL_UNBLOCK    DRM_IOWR(0x13, drm_block_t)
DECL|macro|DRM_IOCTL_CONTROL
mdefine_line|#define DRM_IOCTL_CONTROL    DRM_IOW( 0x14, drm_control_t)
DECL|macro|DRM_IOCTL_ADD_MAP
mdefine_line|#define DRM_IOCTL_ADD_MAP    DRM_IOWR(0x15, drm_map_t)
DECL|macro|DRM_IOCTL_ADD_BUFS
mdefine_line|#define DRM_IOCTL_ADD_BUFS   DRM_IOWR(0x16, drm_buf_desc_t)
DECL|macro|DRM_IOCTL_MARK_BUFS
mdefine_line|#define DRM_IOCTL_MARK_BUFS  DRM_IOW( 0x17, drm_buf_desc_t)
DECL|macro|DRM_IOCTL_INFO_BUFS
mdefine_line|#define DRM_IOCTL_INFO_BUFS  DRM_IOWR(0x18, drm_buf_info_t)
DECL|macro|DRM_IOCTL_MAP_BUFS
mdefine_line|#define DRM_IOCTL_MAP_BUFS   DRM_IOWR(0x19, drm_buf_map_t)
DECL|macro|DRM_IOCTL_FREE_BUFS
mdefine_line|#define DRM_IOCTL_FREE_BUFS  DRM_IOW( 0x1a, drm_buf_free_t)
DECL|macro|DRM_IOCTL_ADD_CTX
mdefine_line|#define DRM_IOCTL_ADD_CTX    DRM_IOWR(0x20, drm_ctx_t)
DECL|macro|DRM_IOCTL_RM_CTX
mdefine_line|#define DRM_IOCTL_RM_CTX     DRM_IOWR(0x21, drm_ctx_t)
DECL|macro|DRM_IOCTL_MOD_CTX
mdefine_line|#define DRM_IOCTL_MOD_CTX    DRM_IOW( 0x22, drm_ctx_t)
DECL|macro|DRM_IOCTL_GET_CTX
mdefine_line|#define DRM_IOCTL_GET_CTX    DRM_IOWR(0x23, drm_ctx_t)
DECL|macro|DRM_IOCTL_SWITCH_CTX
mdefine_line|#define DRM_IOCTL_SWITCH_CTX DRM_IOW( 0x24, drm_ctx_t)
DECL|macro|DRM_IOCTL_NEW_CTX
mdefine_line|#define DRM_IOCTL_NEW_CTX    DRM_IOW( 0x25, drm_ctx_t)
DECL|macro|DRM_IOCTL_RES_CTX
mdefine_line|#define DRM_IOCTL_RES_CTX    DRM_IOWR(0x26, drm_ctx_res_t)
DECL|macro|DRM_IOCTL_ADD_DRAW
mdefine_line|#define DRM_IOCTL_ADD_DRAW   DRM_IOWR(0x27, drm_draw_t)
DECL|macro|DRM_IOCTL_RM_DRAW
mdefine_line|#define DRM_IOCTL_RM_DRAW    DRM_IOWR(0x28, drm_draw_t)
DECL|macro|DRM_IOCTL_DMA
mdefine_line|#define DRM_IOCTL_DMA&t;     DRM_IOWR(0x29, drm_dma_t)
DECL|macro|DRM_IOCTL_LOCK
mdefine_line|#define DRM_IOCTL_LOCK&t;     DRM_IOW( 0x2a, drm_lock_t)
DECL|macro|DRM_IOCTL_UNLOCK
mdefine_line|#define DRM_IOCTL_UNLOCK     DRM_IOW( 0x2b, drm_lock_t)
DECL|macro|DRM_IOCTL_FINISH
mdefine_line|#define DRM_IOCTL_FINISH     DRM_IOW( 0x2c, drm_lock_t)
DECL|macro|DRM_IOCTL_AGP_ACQUIRE
mdefine_line|#define DRM_IOCTL_AGP_ACQUIRE DRM_IO(  0x30)
DECL|macro|DRM_IOCTL_AGP_RELEASE
mdefine_line|#define DRM_IOCTL_AGP_RELEASE DRM_IO(  0x31)
DECL|macro|DRM_IOCTL_AGP_ENABLE
mdefine_line|#define DRM_IOCTL_AGP_ENABLE  DRM_IOW( 0x32, drm_agp_mode_t)
DECL|macro|DRM_IOCTL_AGP_INFO
mdefine_line|#define DRM_IOCTL_AGP_INFO    DRM_IOR( 0x33, drm_agp_info_t)
DECL|macro|DRM_IOCTL_AGP_ALLOC
mdefine_line|#define DRM_IOCTL_AGP_ALLOC   DRM_IOWR(0x34, drm_agp_buffer_t)
DECL|macro|DRM_IOCTL_AGP_FREE
mdefine_line|#define DRM_IOCTL_AGP_FREE    DRM_IOW( 0x35, drm_agp_buffer_t)
DECL|macro|DRM_IOCTL_AGP_BIND
mdefine_line|#define DRM_IOCTL_AGP_BIND    DRM_IOW( 0x36, drm_agp_binding_t)
DECL|macro|DRM_IOCTL_AGP_UNBIND
mdefine_line|#define DRM_IOCTL_AGP_UNBIND  DRM_IOW( 0x37, drm_agp_binding_t)
multiline_comment|/* Mga specific ioctls */
DECL|macro|DRM_IOCTL_MGA_INIT
mdefine_line|#define DRM_IOCTL_MGA_INIT    DRM_IOW( 0x40, drm_mga_init_t)
DECL|macro|DRM_IOCTL_MGA_SWAP
mdefine_line|#define DRM_IOCTL_MGA_SWAP    DRM_IOW( 0x41, drm_mga_swap_t)
DECL|macro|DRM_IOCTL_MGA_CLEAR
mdefine_line|#define DRM_IOCTL_MGA_CLEAR   DRM_IOW( 0x42, drm_mga_clear_t)
DECL|macro|DRM_IOCTL_MGA_ILOAD
mdefine_line|#define DRM_IOCTL_MGA_ILOAD   DRM_IOW( 0x43, drm_mga_iload_t)
DECL|macro|DRM_IOCTL_MGA_VERTEX
mdefine_line|#define DRM_IOCTL_MGA_VERTEX  DRM_IOW( 0x44, drm_mga_vertex_t)
DECL|macro|DRM_IOCTL_MGA_FLUSH
mdefine_line|#define DRM_IOCTL_MGA_FLUSH   DRM_IOW( 0x45, drm_lock_t )
DECL|macro|DRM_IOCTL_MGA_INDICES
mdefine_line|#define DRM_IOCTL_MGA_INDICES DRM_IOW( 0x46, drm_mga_indices_t)
DECL|macro|DRM_IOCTL_MGA_BLIT
mdefine_line|#define DRM_IOCTL_MGA_BLIT    DRM_IOW( 0x47, drm_mga_blit_t)
multiline_comment|/* I810 specific ioctls */
DECL|macro|DRM_IOCTL_I810_INIT
mdefine_line|#define DRM_IOCTL_I810_INIT    DRM_IOW( 0x40, drm_i810_init_t)
DECL|macro|DRM_IOCTL_I810_VERTEX
mdefine_line|#define DRM_IOCTL_I810_VERTEX  DRM_IOW( 0x41, drm_i810_vertex_t)
DECL|macro|DRM_IOCTL_I810_CLEAR
mdefine_line|#define DRM_IOCTL_I810_CLEAR   DRM_IOW( 0x42, drm_i810_clear_t)
DECL|macro|DRM_IOCTL_I810_FLUSH
mdefine_line|#define DRM_IOCTL_I810_FLUSH   DRM_IO ( 0x43)
DECL|macro|DRM_IOCTL_I810_GETAGE
mdefine_line|#define DRM_IOCTL_I810_GETAGE  DRM_IO ( 0x44)
DECL|macro|DRM_IOCTL_I810_GETBUF
mdefine_line|#define DRM_IOCTL_I810_GETBUF  DRM_IOWR(0x45, drm_i810_dma_t)
DECL|macro|DRM_IOCTL_I810_SWAP
mdefine_line|#define DRM_IOCTL_I810_SWAP    DRM_IO ( 0x46)
DECL|macro|DRM_IOCTL_I810_COPY
mdefine_line|#define DRM_IOCTL_I810_COPY    DRM_IOW( 0x47, drm_i810_copy_t)
DECL|macro|DRM_IOCTL_I810_DOCOPY
mdefine_line|#define DRM_IOCTL_I810_DOCOPY  DRM_IO ( 0x48)
multiline_comment|/* Rage 128 specific ioctls */
DECL|macro|DRM_IOCTL_R128_INIT
mdefine_line|#define DRM_IOCTL_R128_INIT&t; DRM_IOW( 0x40, drm_r128_init_t)
DECL|macro|DRM_IOCTL_R128_CCE_START
mdefine_line|#define DRM_IOCTL_R128_CCE_START DRM_IO(  0x41)
DECL|macro|DRM_IOCTL_R128_CCE_STOP
mdefine_line|#define DRM_IOCTL_R128_CCE_STOP&t; DRM_IOW( 0x42, drm_r128_cce_stop_t)
DECL|macro|DRM_IOCTL_R128_CCE_RESET
mdefine_line|#define DRM_IOCTL_R128_CCE_RESET DRM_IO(  0x43)
DECL|macro|DRM_IOCTL_R128_CCE_IDLE
mdefine_line|#define DRM_IOCTL_R128_CCE_IDLE&t; DRM_IO(  0x44)
DECL|macro|DRM_IOCTL_R128_RESET
mdefine_line|#define DRM_IOCTL_R128_RESET&t; DRM_IO(  0x46)
DECL|macro|DRM_IOCTL_R128_SWAP
mdefine_line|#define DRM_IOCTL_R128_SWAP&t; DRM_IO(  0x47)
DECL|macro|DRM_IOCTL_R128_CLEAR
mdefine_line|#define DRM_IOCTL_R128_CLEAR&t; DRM_IOW( 0x48, drm_r128_clear_t)
DECL|macro|DRM_IOCTL_R128_VERTEX
mdefine_line|#define DRM_IOCTL_R128_VERTEX&t; DRM_IOW( 0x49, drm_r128_vertex_t)
DECL|macro|DRM_IOCTL_R128_INDICES
mdefine_line|#define DRM_IOCTL_R128_INDICES&t; DRM_IOW( 0x4a, drm_r128_indices_t)
DECL|macro|DRM_IOCTL_R128_BLIT
mdefine_line|#define DRM_IOCTL_R128_BLIT&t; DRM_IOW( 0x4b, drm_r128_blit_t)
DECL|macro|DRM_IOCTL_R128_DEPTH
mdefine_line|#define DRM_IOCTL_R128_DEPTH&t; DRM_IOW( 0x4c, drm_r128_depth_t)
DECL|macro|DRM_IOCTL_R128_STIPPLE
mdefine_line|#define DRM_IOCTL_R128_STIPPLE&t; DRM_IOW( 0x4d, drm_r128_stipple_t)
DECL|macro|DRM_IOCTL_R128_PACKET
mdefine_line|#define DRM_IOCTL_R128_PACKET&t; DRM_IOWR(0x4e, drm_r128_packet_t)
macro_line|#ifdef CONFIG_DRM_SIS
multiline_comment|/* SiS specific ioctls */
DECL|macro|SIS_IOCTL_FB_ALLOC
mdefine_line|#define SIS_IOCTL_FB_ALLOC     DRM_IOWR( 0x44, drm_sis_mem_t)
DECL|macro|SIS_IOCTL_FB_FREE
mdefine_line|#define SIS_IOCTL_FB_FREE      DRM_IOW( 0x45, drm_sis_mem_t)
DECL|macro|SIS_IOCTL_AGP_INIT
mdefine_line|#define SIS_IOCTL_AGP_INIT     DRM_IOWR( 0x53, drm_sis_agp_t)
DECL|macro|SIS_IOCTL_AGP_ALLOC
mdefine_line|#define SIS_IOCTL_AGP_ALLOC    DRM_IOWR( 0x54, drm_sis_mem_t)
DECL|macro|SIS_IOCTL_AGP_FREE
mdefine_line|#define SIS_IOCTL_AGP_FREE     DRM_IOW( 0x55, drm_sis_mem_t)
DECL|macro|SIS_IOCTL_FLIP
mdefine_line|#define SIS_IOCTL_FLIP         DRM_IOW( 0x48, drm_sis_flip_t)
DECL|macro|SIS_IOCTL_FLIP_INIT
mdefine_line|#define SIS_IOCTL_FLIP_INIT    DRM_IO( 0x49)
DECL|macro|SIS_IOCTL_FLIP_FINAL
mdefine_line|#define SIS_IOCTL_FLIP_FINAL   DRM_IO( 0x50)
macro_line|#endif
macro_line|#endif
eof
