// Library - 16nm_Tests, Cell - 6T_DataPath_Test, View - schematic
// LAST TIME SAVED: Apr 20 01:12:34 2015
// NETLIST TIME: Apr 20 01:22:34 2015
`timescale 1ps / 1ps 

module cdsModule_50 ( Ack, RData, WAck, A, RAck, RW, Req, WData );

output  Ack;

input  Req;

output [1:0]  WAck;
output [7:0]  RData;

input [1:0]  RAck;
input [1:0]  RW;
input [15:0]  A;
input [7:0]  WData;

// Buses in the design

wire  [1:0]  RWT;

wire  [1:0]  RAckT;

wire  [1:0]  WAckT;

wire  [63:0]  Aline;

wire  [3:0]  cdsbus0;

wire  [0:1]  net036;

wire  [3:0]  cdsbus1;

wire  [0:7]  net027;

wire  [7:0]  S;

wire  [7:0]  WDataT;

wire  [0:15]  net031;

wire  [0:1]  net41;

wire  [0:1]  net40;

wire  [3:0]  B1_1;

wire  [3:0]  B0_1;

wire  [3:0]  W1_1;

wire  [7:0]  RDataT;

wire  [3:0]  W0_1;

wire  [0:7]  net44;

wire  [15:0]  AT;

// begin interface element definitions

wire net020;
reg mixedNet99998;
reg mixedNet99994;
reg mixedNet99993;
reg mixedNet99991;
reg mixedNet99987;
reg mixedNet99983;
reg mixedNet99975;
reg mixedNet99968;
reg mixedNet99967;
reg mixedNet99965;
reg mixedNet99964;
assign net027[5] = mixedNet99998;
assign net027[7] = mixedNet99994;
assign net027[2] = mixedNet99993;
assign net027[0] = mixedNet99991;
assign net020 = mixedNet99987;
assign net027[4] = mixedNet99983;
assign net027[1] = mixedNet99975;
assign net027[6] = mixedNet99968;
assign net027[3] = mixedNet99967;
assign net036[0] = mixedNet99965;
assign net036[1] = mixedNet99964;

// end interface element definitions



specify 
    specparam CDS_LIBNAME  = "16nm_Tests";
    specparam CDS_CELLNAME = "6T_DataPath_Test";
    specparam CDS_VIEWNAME = "schematic";
endspecify

inv_1xT I22 ( net021, Req);
inv_1xT I16 ( Ack, net020);
inv_1xT I19_15_ ( net031[0], A[15]);
inv_1xT I19_14_ ( net031[1], A[14]);
inv_1xT I19_13_ ( net031[2], A[13]);
inv_1xT I19_12_ ( net031[3], A[12]);
inv_1xT I19_11_ ( net031[4], A[11]);
inv_1xT I19_10_ ( net031[5], A[10]);
inv_1xT I19_9_ ( net031[6], A[9]);
inv_1xT I19_8_ ( net031[7], A[8]);
inv_1xT I19_7_ ( net031[8], A[7]);
inv_1xT I19_6_ ( net031[9], A[6]);
inv_1xT I19_5_ ( net031[10], A[5]);
inv_1xT I19_4_ ( net031[11], A[4]);
inv_1xT I19_3_ ( net031[12], A[3]);
inv_1xT I19_2_ ( net031[13], A[2]);
inv_1xT I19_1_ ( net031[14], A[1]);
inv_1xT I19_0_ ( net031[15], A[0]);
inv_1xT I8_1_ ( WAck[1], net036[0]);
inv_1xT I8_0_ ( WAck[0], net036[1]);
inv_1xT I14_1_ ( net40[0], RW[1]);
inv_1xT I14_0_ ( net40[1], RW[0]);
inv_1xT I12_1_ ( net41[0], RAck[1]);
inv_1xT I12_0_ ( net41[1], RAck[0]);
inv_1xT I10_7_ ( RData[7], net027[0]);
inv_1xT I10_6_ ( RData[6], net027[1]);
inv_1xT I10_5_ ( RData[5], net027[2]);
inv_1xT I10_4_ ( RData[4], net027[3]);
inv_1xT I10_3_ ( RData[3], net027[4]);
inv_1xT I10_2_ ( RData[2], net027[5]);
inv_1xT I10_1_ ( RData[1], net027[6]);
inv_1xT I10_0_ ( RData[0], net027[7]);
inv_1xT I4_7_ ( net44[0], WData[7]);
inv_1xT I4_6_ ( net44[1], WData[6]);
inv_1xT I4_5_ ( net44[2], WData[5]);
inv_1xT I4_4_ ( net44[3], WData[4]);
inv_1xT I4_3_ ( net44[4], WData[3]);
inv_1xT I4_2_ ( net44[5], WData[2]);
inv_1xT I4_1_ ( net44[6], WData[1]);
inv_1xT I4_0_ ( net44[7], WData[0]);

endmodule
