# WSU-Vivado-VHDL-Projects
Projects from Wright State University's EE2000 (Digital Design with HDL) and EE4620 (Digital Integrated Circuit Design with PLDs and FPGAs) courses. 
