Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : mitchell_multiplier
Version: T-2022.03-SP5
Date   : Wed Jun  5 14:56:33 2024
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              26.00
  Critical Path Length:          1.30
  Critical Path Slack:          -1.30
  Critical Path Clk Period:      0.00
  Total Negative Slack:        -55.93
  No. of Violating Paths:       46.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               1231
  Buf/Inv Cell Count:             222
  Buf Cell Count:                  39
  Inv Cell Count:                 183
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1231
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     1183.168002
  Noncombinational Area:     0.000000
  Buf/Inv Area:            130.872000
  Total Buffer Area:            33.25
  Total Inverter Area:          97.62
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              1183.168002
  Design Area:            1183.168002


  Design Rules
  -----------------------------------
  Total Number of Nets:          1275
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: kamino.ceid.upatras.gr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.36
  Logic Optimization:                 10.71
  Mapping Optimization:               22.26
  -----------------------------------------
  Overall Compile Time:               36.99
  Overall Compile Wall Clock Time:    38.22

  --------------------------------------------------------------------

  Design  WNS: 1.30  TNS: 55.93  Number of Violating Paths: 46


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
