begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (C) 2008 MARVELL INTERNATIONAL LTD.  * All rights reserved.  *  * Developed by Semihalf.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  * 3. Neither the name of MARVELL nor the names of contributors  *    may be used to endorse or promote products derived from this software  *    without specific prior written permission.  *  * THIS SOFTWARE IS PROVIDED BY AUTHOR AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/bus.h>
end_include

begin_include
include|#
directive|include
file|<machine/bus.h>
end_include

begin_include
include|#
directive|include
file|<arm/mv/mvreg.h>
end_include

begin_include
include|#
directive|include
file|<arm/mv/mvvar.h>
end_include

begin_function_decl
specifier|extern
name|int
name|platform_pci_get_irq
parameter_list|(
name|u_int
name|bus
parameter_list|,
name|u_int
name|slot
parameter_list|,
name|u_int
name|func
parameter_list|,
name|u_int
name|pin
parameter_list|)
function_decl|;
end_function_decl

begin_decl_stmt
name|struct
name|obio_device
name|obio_devices
index|[]
init|=
block|{
block|{
literal|"ic"
block|,
name|MV_IC_BASE
block|,
name|MV_IC_SIZE
block|,
block|{
operator|-
literal|1
block|}
block|,
block|{
operator|-
literal|1
block|}
block|,
name|CPU_PM_CTRL_NONE
block|}
block|,
block|{
literal|"timer"
block|,
name|MV_TIMERS_BASE
block|,
name|MV_TIMERS_SIZE
block|,
block|{
name|MV_INT_BRIDGE
block|,
operator|-
literal|1
block|}
block|,
block|{
operator|-
literal|1
block|}
block|,
name|CPU_PM_CTRL_NONE
block|}
block|,
block|{
literal|"gpio"
block|,
name|MV_GPIO_BASE
block|,
name|MV_GPIO_SIZE
block|,
block|{
name|MV_INT_GPIO7_0
block|,
name|MV_INT_GPIO15_8
block|,
name|MV_INT_GPIO23_16
block|,
name|MV_INT_GPIO31_24
block|,
operator|-
literal|1
block|}
block|,
block|{
operator|-
literal|1
block|}
block|,
name|CPU_PM_CTRL_NONE
block|}
block|,
block|{
literal|"uart"
block|,
name|MV_UART0_BASE
block|,
name|MV_UART_SIZE
block|,
block|{
name|MV_INT_UART0
block|,
operator|-
literal|1
block|}
block|,
block|{
operator|-
literal|1
block|}
block|,
name|CPU_PM_CTRL_NONE
block|}
block|,
block|{
literal|"uart"
block|,
name|MV_UART1_BASE
block|,
name|MV_UART_SIZE
block|,
block|{
name|MV_INT_UART1
block|,
operator|-
literal|1
block|}
block|,
block|{
operator|-
literal|1
block|}
block|,
name|CPU_PM_CTRL_NONE
block|}
block|,
block|{
literal|"idma"
block|,
name|MV_IDMA_BASE
block|,
name|MV_IDMA_SIZE
block|,
block|{
name|MV_INT_IDMA_ERR
block|,
name|MV_INT_IDMA0
block|,
name|MV_INT_IDMA1
block|,
name|MV_INT_IDMA2
block|,
name|MV_INT_IDMA3
block|,
operator|-
literal|1
block|}
block|,
block|{
operator|-
literal|1
block|}
block|,
name|CPU_PM_CTRL_NONE
block|}
block|,
block|{
literal|"ehci"
block|,
name|MV_USB0_BASE
block|,
name|MV_USB_SIZE
block|,
block|{
name|MV_INT_USB_BERR
block|,
name|MV_INT_USB_CI
block|,
operator|-
literal|1
block|}
block|,
block|{
operator|-
literal|1
block|}
block|,
name|CPU_PM_CTRL_NONE
block|}
block|,
block|{
literal|"mge"
block|,
name|MV_ETH0_BASE
block|,
name|MV_ETH_SIZE
block|,
block|{
name|MV_INT_GBERX
block|,
name|MV_INT_GBETX
block|,
name|MV_INT_GBEMISC
block|,
name|MV_INT_GBESUM
block|,
name|MV_INT_GBEERR
block|,
operator|-
literal|1
block|}
block|,
block|{
operator|-
literal|1
block|}
block|,
name|CPU_PM_CTRL_NONE
block|}
block|,
block|{
literal|"twsi"
block|,
name|MV_TWSI_BASE
block|,
name|MV_TWSI_SIZE
block|,
block|{
operator|-
literal|1
block|}
block|,
block|{
operator|-
literal|1
block|}
block|,
name|CPU_PM_CTRL_NONE
block|}
block|,
block|{
name|NULL
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|struct
name|obio_pci
name|mv_pci_info
index|[]
init|=
block|{
block|{
name|MV_TYPE_PCIE
block|,
name|MV_PCIE_BASE
block|,
name|MV_PCIE_SIZE
block|,
name|MV_PCIE_IO_BASE
block|,
name|MV_PCIE_IO_SIZE
block|,
literal|4
block|,
literal|0x51
block|,
name|MV_PCIE_MEM_BASE
block|,
name|MV_PCIE_MEM_SIZE
block|,
literal|4
block|,
literal|0x59
block|,
name|NULL
block|,
name|MV_INT_PEX0
block|}
block|,
block|{
name|MV_TYPE_PCI
block|,
name|MV_PCI_BASE
block|,
name|MV_PCI_SIZE
block|,
name|MV_PCI_IO_BASE
block|,
name|MV_PCI_IO_SIZE
block|,
literal|3
block|,
literal|0x51
block|,
name|MV_PCI_MEM_BASE
block|,
name|MV_PCI_MEM_SIZE
block|,
literal|3
block|,
literal|0x59
block|,
name|platform_pci_get_irq
block|,
operator|-
literal|1
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|struct
name|resource_spec
name|mv_gpio_spec
index|[]
init|=
block|{
block|{
name|SYS_RES_MEMORY
block|,
literal|0
block|,
name|RF_ACTIVE
block|}
block|,
block|{
name|SYS_RES_IRQ
block|,
literal|0
block|,
name|RF_ACTIVE
block|}
block|,
block|{
name|SYS_RES_IRQ
block|,
literal|1
block|,
name|RF_ACTIVE
block|}
block|,
block|{
name|SYS_RES_IRQ
block|,
literal|2
block|,
name|RF_ACTIVE
block|}
block|,
block|{
name|SYS_RES_IRQ
block|,
literal|3
block|,
name|RF_ACTIVE
block|}
block|,
block|{
operator|-
literal|1
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|struct
name|decode_win
name|cpu_win_tbl
index|[]
init|=
block|{
comment|/* Device bus BOOT */
block|{
literal|1
block|,
literal|0x0f
block|,
name|MV_DEV_BOOT_PHYS_BASE
block|,
name|MV_DEV_BOOT_SIZE
block|,
operator|-
literal|1
block|}
block|,
comment|/* Device bus CS0 */
block|{
literal|1
block|,
literal|0x1e
block|,
name|MV_DEV_CS0_PHYS_BASE
block|,
name|MV_DEV_CS0_SIZE
block|,
operator|-
literal|1
block|}
block|,
comment|/* Device bus CS1 */
block|{
literal|1
block|,
literal|0x1d
block|,
name|MV_DEV_CS1_PHYS_BASE
block|,
name|MV_DEV_CS1_SIZE
block|,
operator|-
literal|1
block|}
block|,
comment|/* Device bus CS2 */
block|{
literal|1
block|,
literal|0x1b
block|,
name|MV_DEV_CS2_PHYS_BASE
block|,
name|MV_DEV_CS2_SIZE
block|,
operator|-
literal|1
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|struct
name|decode_win
modifier|*
name|cpu_wins
init|=
name|cpu_win_tbl
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|int
name|cpu_wins_no
init|=
sizeof|sizeof
argument_list|(
name|cpu_win_tbl
argument_list|)
operator|/
sizeof|sizeof
argument_list|(
expr|struct
name|decode_win
argument_list|)
decl_stmt|;
end_decl_stmt

begin_comment
comment|/*  * Note: the decode windows table for IDMA does not explicitly have DRAM  * entries, which are not statically defined: active DDR banks (== windows)  * are established in run time from actual DDR windows settings. All active  * DDR banks are mapped into IDMA decode windows, so at least one IDMA decode  * window is occupied by the DDR bank; in case when all (MV_WIN_DDR_MAX)  * DDR banks are active, the remaining available IDMA decode windows for other  * targets is only MV_WIN_IDMA_MAX - MV_WIN_DDR_MAX.  */
end_comment

begin_decl_stmt
specifier|const
name|struct
name|decode_win
name|idma_win_tbl
index|[]
init|=
block|{
comment|/* PCIE MEM */
block|{
literal|4
block|,
literal|0x59
block|,
name|MV_PCIE_MEM_PHYS_BASE
block|,
name|MV_PCIE_MEM_SIZE
block|,
operator|-
literal|1
block|}
block|,
comment|/* PCI MEM */
block|{
literal|3
block|,
literal|0x59
block|,
name|MV_PCI_MEM_PHYS_BASE
block|,
name|MV_PCI_MEM_SIZE
block|,
operator|-
literal|1
block|}
block|,
comment|/* Device bus BOOT */
block|{
literal|1
block|,
literal|0x0f
block|,
name|MV_DEV_BOOT_PHYS_BASE
block|,
name|MV_DEV_BOOT_SIZE
block|,
operator|-
literal|1
block|}
block|,
comment|/* Device bus CS0 */
block|{
literal|1
block|,
literal|0x1e
block|,
name|MV_DEV_CS0_PHYS_BASE
block|,
name|MV_DEV_CS0_SIZE
block|,
operator|-
literal|1
block|}
block|,
comment|/* Device bus CS1 */
block|{
literal|1
block|,
literal|0x1d
block|,
name|MV_DEV_CS1_PHYS_BASE
block|,
name|MV_DEV_CS1_SIZE
block|,
operator|-
literal|1
block|}
block|,
comment|/* Device bus CS2 */
block|{
literal|1
block|,
literal|0x1b
block|,
name|MV_DEV_CS2_PHYS_BASE
block|,
name|MV_DEV_CS2_SIZE
block|,
operator|-
literal|1
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|struct
name|decode_win
modifier|*
name|idma_wins
init|=
name|idma_win_tbl
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|int
name|idma_wins_no
init|=
sizeof|sizeof
argument_list|(
name|idma_win_tbl
argument_list|)
operator|/
sizeof|sizeof
argument_list|(
expr|struct
name|decode_win
argument_list|)
decl_stmt|;
end_decl_stmt

end_unit

