0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd,1551224353,vhdl,,,,project_reti_logiche,,,,,,,,
C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.srcs/sources_1/imports/vhd/testbench.vhd,1551222457,vhdl,,,,project_tb,,,,,,,,
