`timescale 1ns/1ns
module oscillatorTB();
reg vi;
wire vo;
oscillator #(5,2)oscillatorTB(vi,vo);
initial begin
	vi = 0;
	#50;
	vi = 1;
	#40;
end
endmodule
