{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700533606815 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700533606827 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 21 11:26:46 2023 " "Processing started: Tue Nov 21 11:26:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700533606827 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533606827 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multiplier -c multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off multiplier -c multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533606827 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700533608382 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700533608382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ha.v 1 1 " "Found 1 design units, including 1 entities, in source file ha.v" { { "Info" "ISGN_ENTITY_NAME" "1 ha " "Found entity 1: ha" {  } { { "ha.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/ha.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700533622728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533622728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca6.v 1 1 " "Found 1 design units, including 1 entities, in source file rca6.v" { { "Info" "ISGN_ENTITY_NAME" "1 rca6 " "Found entity 1: rca6" {  } { { "rca6.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/rca6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700533622768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533622768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.v 1 1 " "Found 1 design units, including 1 entities, in source file fa.v" { { "Info" "ISGN_ENTITY_NAME" "1 fa " "Found entity 1: fa" {  } { { "fa.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/fa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700533622814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533622814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clb4.v 1 1 " "Found 1 design units, including 1 entities, in source file clb4.v" { { "Info" "ISGN_ENTITY_NAME" "1 clb4 " "Found entity 1: clb4" {  } { { "clb4.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/clb4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700533622854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533622854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.v 21 21 " "Found 21 design units, including 21 entities, in source file gates.v" { { "Info" "ISGN_ENTITY_NAME" "1 _inv " "Found entity 1: _inv" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/gates.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700533623003 ""} { "Info" "ISGN_ENTITY_NAME" "2 _nand2 " "Found entity 2: _nand2" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/gates.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700533623003 ""} { "Info" "ISGN_ENTITY_NAME" "3 _and2 " "Found entity 3: _and2" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/gates.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700533623003 ""} { "Info" "ISGN_ENTITY_NAME" "4 _or2 " "Found entity 4: _or2" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/gates.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700533623003 ""} { "Info" "ISGN_ENTITY_NAME" "5 _xor2 " "Found entity 5: _xor2" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/gates.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700533623003 ""} { "Info" "ISGN_ENTITY_NAME" "6 _and3 " "Found entity 6: _and3" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/gates.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700533623003 ""} { "Info" "ISGN_ENTITY_NAME" "7 _and4 " "Found entity 7: _and4" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/gates.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700533623003 ""} { "Info" "ISGN_ENTITY_NAME" "8 _and5 " "Found entity 8: _and5" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/gates.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700533623003 ""} { "Info" "ISGN_ENTITY_NAME" "9 _or3 " "Found entity 9: _or3" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/gates.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700533623003 ""} { "Info" "ISGN_ENTITY_NAME" "10 _or4 " "Found entity 10: _or4" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/gates.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700533623003 ""} { "Info" "ISGN_ENTITY_NAME" "11 _or5 " "Found entity 11: _or5" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/gates.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700533623003 ""} { "Info" "ISGN_ENTITY_NAME" "12 _inv_4bits " "Found entity 12: _inv_4bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/gates.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700533623003 ""} { "Info" "ISGN_ENTITY_NAME" "13 _and2_4bits " "Found entity 13: _and2_4bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/gates.v" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700533623003 ""} { "Info" "ISGN_ENTITY_NAME" "14 _or2_4bits " "Found entity 14: _or2_4bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/gates.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700533623003 ""} { "Info" "ISGN_ENTITY_NAME" "15 _xor2_4bits " "Found entity 15: _xor2_4bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/gates.v" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700533623003 ""} { "Info" "ISGN_ENTITY_NAME" "16 _xnor2_4bits " "Found entity 16: _xnor2_4bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/gates.v" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700533623003 ""} { "Info" "ISGN_ENTITY_NAME" "17 _inv_32bits " "Found entity 17: _inv_32bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/gates.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700533623003 ""} { "Info" "ISGN_ENTITY_NAME" "18 _and2_32bits " "Found entity 18: _and2_32bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/gates.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700533623003 ""} { "Info" "ISGN_ENTITY_NAME" "19 _or2_32bits " "Found entity 19: _or2_32bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/gates.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700533623003 ""} { "Info" "ISGN_ENTITY_NAME" "20 _xor2_32bits " "Found entity 20: _xor2_32bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/gates.v" 167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700533623003 ""} { "Info" "ISGN_ENTITY_NAME" "21 _xnor2_32bits " "Found entity 21: _xnor2_32bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/gates.v" 182 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700533623003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file fa_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fa_v2 " "Found entity 1: fa_v2" {  } { { "fa_v2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/fa_v2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700533623055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla4.v 1 1 " "Found 1 design units, including 1 entities, in source file cla4.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla4 " "Found entity 1: cla4" {  } { { "cla4.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/cla4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700533623098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_dff_r_2.v 1 1 " "Found 1 design units, including 1 entities, in source file _dff_r_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 _dff_r_2 " "Found entity 1: _dff_r_2" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700533623137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700533623180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_ns.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_ns.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_ns " "Found entity 1: multiplier_ns" {  } { { "multiplier_ns.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_ns.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700533623219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_multiplier_ns.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_multiplier_ns.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_multiplier_ns " "Found entity 1: tb_multiplier_ns" {  } { { "tb_multiplier_ns.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/tb_multiplier_ns.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700533623264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_dff_r_128.v 1 1 " "Found 1 design units, including 1 entities, in source file _dff_r_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 _dff_r_128 " "Found entity 1: _dff_r_128" {  } { { "_dff_r_128.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_128.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700533623301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_cal.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_cal.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_cal " "Found entity 1: multiplier_cal" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700533623341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla64.v 1 1 " "Found 1 design units, including 1 entities, in source file cla64.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla64 " "Found entity 1: cla64" {  } { { "cla64.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/cla64.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700533623390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_dff_r_64.v 1 1 " "Found 1 design units, including 1 entities, in source file _dff_r_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 _dff_r_64 " "Found entity 1: _dff_r_64" {  } { { "_dff_r_64.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_64.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700533623431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623431 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "64 tb_multiplier_cal.v(22) " "Verilog HDL Expression warning at tb_multiplier_cal.v(22): truncated literal to match 64 bits" {  } { { "tb_multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/tb_multiplier_cal.v" 22 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1700533623460 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "64 tb_multiplier_cal.v(23) " "Verilog HDL Expression warning at tb_multiplier_cal.v(23): truncated literal to match 64 bits" {  } { { "tb_multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/tb_multiplier_cal.v" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1700533623463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_multiplier_cal.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_multiplier_cal.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_multiplier_cal " "Found entity 1: tb_multiplier_cal" {  } { { "tb_multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/tb_multiplier_cal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700533623473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_dff_r_6.v 1 1 " "Found 1 design units, including 1 entities, in source file _dff_r_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 _dff_r_6 " "Found entity 1: _dff_r_6" {  } { { "_dff_r_6.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700533623518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_multiplier " "Found entity 1: tb_multiplier" {  } { { "tb_multiplier.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/tb_multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700533623560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623560 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multiplier " "Elaborating entity \"multiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700533623802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_ns multiplier_ns:U0_multiplier_ns " "Elaborating entity \"multiplier_ns\" for hierarchy \"multiplier_ns:U0_multiplier_ns\"" {  } { { "multiplier.v" "U0_multiplier_ns" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700533623819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_dff_r_2 _dff_r_2:U1_dff_ns " "Elaborating entity \"_dff_r_2\" for hierarchy \"_dff_r_2:U1_dff_ns\"" {  } { { "multiplier.v" "U1_dff_ns" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700533623836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_cal multiplier_cal:U2_multiplier_cal " "Elaborating entity \"multiplier_cal\" for hierarchy \"multiplier_cal:U2_multiplier_cal\"" {  } { { "multiplier.v" "U2_multiplier_cal" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700533623853 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "n_result multiplier_cal.v(35) " "Verilog HDL Always Construct warning at multiplier_cal.v(35): variable \"n_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1700533623867 "|multiplier_cal"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "n_result multiplier_cal.v(37) " "Verilog HDL Always Construct warning at multiplier_cal.v(37): variable \"n_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1700533623867 "|multiplier_cal"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_min multiplier_cal.v(39) " "Verilog HDL Always Construct warning at multiplier_cal.v(39): variable \"temp_min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1700533623867 "|multiplier_cal"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_add multiplier_cal.v(43) " "Verilog HDL Always Construct warning at multiplier_cal.v(43): variable \"temp_add\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1700533623867 "|multiplier_cal"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_min multiplier_cal.v(50) " "Verilog HDL Always Construct warning at multiplier_cal.v(50): variable \"temp_min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1700533623868 "|multiplier_cal"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_n_cnt multiplier_cal.v(57) " "Verilog HDL Always Construct warning at multiplier_cal.v(57): variable \"temp_n_cnt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1700533623868 "|multiplier_cal"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op_done multiplier_cal.v(22) " "Verilog HDL Always Construct warning at multiplier_cal.v(22): inferring latch(es) for variable \"op_done\", which holds its previous value in one or more paths through the always construct" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1700533623868 "|multiplier_cal"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n_result multiplier_cal.v(22) " "Verilog HDL Always Construct warning at multiplier_cal.v(22): inferring latch(es) for variable \"n_result\", which holds its previous value in one or more paths through the always construct" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1700533623868 "|multiplier_cal"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n_temp multiplier_cal.v(22) " "Verilog HDL Always Construct warning at multiplier_cal.v(22): inferring latch(es) for variable \"n_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1700533623868 "|multiplier_cal"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n_cnt multiplier_cal.v(22) " "Verilog HDL Always Construct warning at multiplier_cal.v(22): inferring latch(es) for variable \"n_cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1700533623868 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_cnt\[0\] multiplier_cal.v(22) " "Inferred latch for \"n_cnt\[0\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623868 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_cnt\[1\] multiplier_cal.v(22) " "Inferred latch for \"n_cnt\[1\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623868 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_cnt\[2\] multiplier_cal.v(22) " "Inferred latch for \"n_cnt\[2\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623868 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_cnt\[3\] multiplier_cal.v(22) " "Inferred latch for \"n_cnt\[3\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623868 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_cnt\[4\] multiplier_cal.v(22) " "Inferred latch for \"n_cnt\[4\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623868 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_cnt\[5\] multiplier_cal.v(22) " "Inferred latch for \"n_cnt\[5\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623868 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[0\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[0\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623869 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[1\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[1\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623869 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[2\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[2\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623869 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[3\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[3\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623869 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[4\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[4\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623869 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[5\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[5\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623869 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[6\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[6\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623869 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[7\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[7\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623869 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[8\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[8\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623869 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[9\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[9\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623869 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[10\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[10\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623869 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[11\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[11\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623869 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[12\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[12\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623870 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[13\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[13\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623870 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[14\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[14\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623870 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[15\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[15\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623870 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[16\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[16\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623870 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[17\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[17\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623870 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[18\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[18\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623870 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[19\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[19\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623870 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[20\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[20\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623870 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[21\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[21\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623870 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[22\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[22\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623870 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[23\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[23\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623870 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[24\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[24\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623870 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[25\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[25\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623870 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[26\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[26\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623870 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[27\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[27\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623871 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[28\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[28\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623871 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[29\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[29\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623871 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[30\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[30\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623871 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[31\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[31\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623871 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[32\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[32\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623871 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[33\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[33\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623871 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[34\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[34\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623871 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[35\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[35\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623872 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[36\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[36\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623872 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[37\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[37\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623872 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[38\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[38\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623872 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[39\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[39\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623872 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[40\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[40\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623872 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[41\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[41\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623872 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[42\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[42\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623872 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[43\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[43\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623872 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[44\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[44\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623872 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[45\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[45\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623873 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[46\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[46\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623873 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[47\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[47\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623873 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[48\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[48\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623873 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[49\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[49\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623873 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[50\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[50\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623873 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[51\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[51\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623873 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[52\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[52\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623873 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[53\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[53\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623873 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[54\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[54\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623873 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[55\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[55\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623873 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[56\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[56\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623874 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[57\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[57\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623874 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[58\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[58\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623874 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[59\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[59\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623874 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[60\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[60\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623874 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[61\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[61\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623874 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[62\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[62\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623874 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_temp\[63\] multiplier_cal.v(22) " "Inferred latch for \"n_temp\[63\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623874 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[0\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[0\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623874 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[1\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[1\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623874 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[2\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[2\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623875 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[3\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[3\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623875 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[4\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[4\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623875 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[5\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[5\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623875 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[6\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[6\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623875 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[7\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[7\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623875 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[8\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[8\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623875 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[9\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[9\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623875 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[10\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[10\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623875 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[11\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[11\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623875 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[12\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[12\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623876 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[13\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[13\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623876 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[14\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[14\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623876 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[15\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[15\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623876 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[16\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[16\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623876 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[17\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[17\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623876 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[18\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[18\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623876 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[19\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[19\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623876 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[20\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[20\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623876 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[21\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[21\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623876 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[22\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[22\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623877 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[23\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[23\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623877 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[24\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[24\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623877 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[25\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[25\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623877 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[26\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[26\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623877 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[27\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[27\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623877 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[28\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[28\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623877 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[29\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[29\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623877 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[30\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[30\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623877 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[31\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[31\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623878 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[32\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[32\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623878 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[33\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[33\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623878 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[34\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[34\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623878 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[35\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[35\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623878 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[36\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[36\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623878 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[37\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[37\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623878 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[38\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[38\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623878 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[39\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[39\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623878 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[40\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[40\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623878 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[41\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[41\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623879 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[42\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[42\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623879 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[43\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[43\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623879 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[44\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[44\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623879 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[45\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[45\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623879 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[46\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[46\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623879 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[47\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[47\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623879 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[48\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[48\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623879 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[49\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[49\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623879 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[50\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[50\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623879 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[51\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[51\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623879 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[52\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[52\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623880 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[53\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[53\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623880 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[54\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[54\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623880 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[55\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[55\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623880 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[56\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[56\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623880 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[57\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[57\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623880 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[58\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[58\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623880 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[59\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[59\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623880 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[60\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[60\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623880 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[61\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[61\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623880 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[62\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[62\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623881 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[63\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[63\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623881 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[64\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[64\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623881 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[65\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[65\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623881 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[66\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[66\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623881 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[67\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[67\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623881 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[68\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[68\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623881 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[69\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[69\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623881 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[70\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[70\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623881 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[71\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[71\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623881 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[72\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[72\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623882 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[73\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[73\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623882 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[74\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[74\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623882 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[75\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[75\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623882 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[76\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[76\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623882 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[77\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[77\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623882 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[78\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[78\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623882 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[79\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[79\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623882 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[80\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[80\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623882 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[81\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[81\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623882 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[82\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[82\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623882 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[83\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[83\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623883 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[84\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[84\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623883 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[85\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[85\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623883 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[86\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[86\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623883 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[87\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[87\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623883 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[88\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[88\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623883 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[89\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[89\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623883 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[90\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[90\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623883 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[91\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[91\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623883 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[92\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[92\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623883 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[93\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[93\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623884 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[94\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[94\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623884 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[95\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[95\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623884 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[96\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[96\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623884 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[97\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[97\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623884 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[98\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[98\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623884 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[99\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[99\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623884 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[100\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[100\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623884 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[101\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[101\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623884 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[102\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[102\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623884 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[103\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[103\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623885 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[104\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[104\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623885 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[105\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[105\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623885 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[106\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[106\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623885 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[107\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[107\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623885 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[108\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[108\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623885 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[109\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[109\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623885 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[110\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[110\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623885 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[111\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[111\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623885 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[112\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[112\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623885 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[113\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[113\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623885 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[114\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[114\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623886 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[115\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[115\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623886 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[116\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[116\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623886 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[117\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[117\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623886 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[118\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[118\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623886 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[119\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[119\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623886 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[120\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[120\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623887 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[121\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[121\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623887 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[122\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[122\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623887 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[123\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[123\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623887 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[124\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[124\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623887 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[125\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[125\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623887 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[126\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[126\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623887 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_result\[127\] multiplier_cal.v(22) " "Inferred latch for \"n_result\[127\]\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623887 "|multiplier_cal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_done multiplier_cal.v(22) " "Inferred latch for \"op_done\" at multiplier_cal.v(22)" {  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533623887 "|multiplier_cal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla64 multiplier_cal:U2_multiplier_cal\|cla64:U0_add " "Elaborating entity \"cla64\" for hierarchy \"multiplier_cal:U2_multiplier_cal\|cla64:U0_add\"" {  } { { "multiplier_cal.v" "U0_add" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700533623899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla4 multiplier_cal:U2_multiplier_cal\|cla64:U0_add\|cla4:U0_cla4 " "Elaborating entity \"cla4\" for hierarchy \"multiplier_cal:U2_multiplier_cal\|cla64:U0_add\|cla4:U0_cla4\"" {  } { { "cla64.v" "U0_cla4" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/cla64.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700533623921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa_v2 multiplier_cal:U2_multiplier_cal\|cla64:U0_add\|cla4:U0_cla4\|fa_v2:U0_fa_v2 " "Elaborating entity \"fa_v2\" for hierarchy \"multiplier_cal:U2_multiplier_cal\|cla64:U0_add\|cla4:U0_cla4\|fa_v2:U0_fa_v2\"" {  } { { "cla4.v" "U0_fa_v2" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/cla4.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700533623939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_xor2 multiplier_cal:U2_multiplier_cal\|cla64:U0_add\|cla4:U0_cla4\|fa_v2:U0_fa_v2\|_xor2:U0_xor2 " "Elaborating entity \"_xor2\" for hierarchy \"multiplier_cal:U2_multiplier_cal\|cla64:U0_add\|cla4:U0_cla4\|fa_v2:U0_fa_v2\|_xor2:U0_xor2\"" {  } { { "fa_v2.v" "U0_xor2" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/fa_v2.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700533623954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_inv multiplier_cal:U2_multiplier_cal\|cla64:U0_add\|cla4:U0_cla4\|fa_v2:U0_fa_v2\|_xor2:U0_xor2\|_inv:U0_inv " "Elaborating entity \"_inv\" for hierarchy \"multiplier_cal:U2_multiplier_cal\|cla64:U0_add\|cla4:U0_cla4\|fa_v2:U0_fa_v2\|_xor2:U0_xor2\|_inv:U0_inv\"" {  } { { "gates.v" "U0_inv" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/gates.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700533623970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and2 multiplier_cal:U2_multiplier_cal\|cla64:U0_add\|cla4:U0_cla4\|fa_v2:U0_fa_v2\|_xor2:U0_xor2\|_and2:U2_and2 " "Elaborating entity \"_and2\" for hierarchy \"multiplier_cal:U2_multiplier_cal\|cla64:U0_add\|cla4:U0_cla4\|fa_v2:U0_fa_v2\|_xor2:U0_xor2\|_and2:U2_and2\"" {  } { { "gates.v" "U2_and2" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/gates.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700533623997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or2 multiplier_cal:U2_multiplier_cal\|cla64:U0_add\|cla4:U0_cla4\|fa_v2:U0_fa_v2\|_xor2:U0_xor2\|_or2:U4_or2 " "Elaborating entity \"_or2\" for hierarchy \"multiplier_cal:U2_multiplier_cal\|cla64:U0_add\|cla4:U0_cla4\|fa_v2:U0_fa_v2\|_xor2:U0_xor2\|_or2:U4_or2\"" {  } { { "gates.v" "U4_or2" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/gates.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700533624015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clb4 multiplier_cal:U2_multiplier_cal\|cla64:U0_add\|cla4:U0_cla4\|clb4:U4_clb4 " "Elaborating entity \"clb4\" for hierarchy \"multiplier_cal:U2_multiplier_cal\|cla64:U0_add\|cla4:U0_cla4\|clb4:U4_clb4\"" {  } { { "cla4.v" "U4_clb4" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/cla4.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700533624243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and3 multiplier_cal:U2_multiplier_cal\|cla64:U0_add\|cla4:U0_cla4\|clb4:U4_clb4\|_and3:U11_and3 " "Elaborating entity \"_and3\" for hierarchy \"multiplier_cal:U2_multiplier_cal\|cla64:U0_add\|cla4:U0_cla4\|clb4:U4_clb4\|_and3:U11_and3\"" {  } { { "clb4.v" "U11_and3" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/clb4.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700533624305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or3 multiplier_cal:U2_multiplier_cal\|cla64:U0_add\|cla4:U0_cla4\|clb4:U4_clb4\|_or3:U12_or3 " "Elaborating entity \"_or3\" for hierarchy \"multiplier_cal:U2_multiplier_cal\|cla64:U0_add\|cla4:U0_cla4\|clb4:U4_clb4\|_or3:U12_or3\"" {  } { { "clb4.v" "U12_or3" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/clb4.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700533624317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and4 multiplier_cal:U2_multiplier_cal\|cla64:U0_add\|cla4:U0_cla4\|clb4:U4_clb4\|_and4:U15_and4 " "Elaborating entity \"_and4\" for hierarchy \"multiplier_cal:U2_multiplier_cal\|cla64:U0_add\|cla4:U0_cla4\|clb4:U4_clb4\|_and4:U15_and4\"" {  } { { "clb4.v" "U15_and4" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/clb4.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700533624337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or4 multiplier_cal:U2_multiplier_cal\|cla64:U0_add\|cla4:U0_cla4\|clb4:U4_clb4\|_or4:U16_or4 " "Elaborating entity \"_or4\" for hierarchy \"multiplier_cal:U2_multiplier_cal\|cla64:U0_add\|cla4:U0_cla4\|clb4:U4_clb4\|_or4:U16_or4\"" {  } { { "clb4.v" "U16_or4" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/clb4.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700533624344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and5 multiplier_cal:U2_multiplier_cal\|cla64:U0_add\|cla4:U0_cla4\|clb4:U4_clb4\|_and5:U20_and5 " "Elaborating entity \"_and5\" for hierarchy \"multiplier_cal:U2_multiplier_cal\|cla64:U0_add\|cla4:U0_cla4\|clb4:U4_clb4\|_and5:U20_and5\"" {  } { { "clb4.v" "U20_and5" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/clb4.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700533624366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or5 multiplier_cal:U2_multiplier_cal\|cla64:U0_add\|cla4:U0_cla4\|clb4:U4_clb4\|_or5:U21_or5 " "Elaborating entity \"_or5\" for hierarchy \"multiplier_cal:U2_multiplier_cal\|cla64:U0_add\|cla4:U0_cla4\|clb4:U4_clb4\|_or5:U21_or5\"" {  } { { "clb4.v" "U21_or5" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/clb4.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700533624379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rca6 multiplier_cal:U2_multiplier_cal\|rca6:U2_cnt " "Elaborating entity \"rca6\" for hierarchy \"multiplier_cal:U2_multiplier_cal\|rca6:U2_cnt\"" {  } { { "multiplier_cal.v" "U2_cnt" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700533634507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa multiplier_cal:U2_multiplier_cal\|rca6:U2_cnt\|fa:U0_fa " "Elaborating entity \"fa\" for hierarchy \"multiplier_cal:U2_multiplier_cal\|rca6:U2_cnt\|fa:U0_fa\"" {  } { { "rca6.v" "U0_fa" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/rca6.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700533634518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ha multiplier_cal:U2_multiplier_cal\|rca6:U2_cnt\|fa:U0_fa\|ha:U0_ha " "Elaborating entity \"ha\" for hierarchy \"multiplier_cal:U2_multiplier_cal\|rca6:U2_cnt\|fa:U0_fa\|ha:U0_ha\"" {  } { { "fa.v" "U0_ha" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/fa.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700533634530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_dff_r_6 _dff_r_6:U3_dff_cnt " "Elaborating entity \"_dff_r_6\" for hierarchy \"_dff_r_6:U3_dff_cnt\"" {  } { { "multiplier.v" "U3_dff_cnt" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700533634620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_dff_r_64 _dff_r_64:U4_dff_temp " "Elaborating entity \"_dff_r_64\" for hierarchy \"_dff_r_64:U4_dff_temp\"" {  } { { "multiplier.v" "U4_dff_temp" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700533634641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_dff_r_128 _dff_r_128:U5_dff_result " "Elaborating entity \"_dff_r_128\" for hierarchy \"_dff_r_128:U5_dff_result\"" {  } { { "multiplier.v" "U5_dff_result" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700533634660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|op_done " "Latch multiplier_cal:U2_multiplier_cal\|op_done has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638842 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[0\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638843 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[1\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638843 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[2\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638843 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[3\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638843 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[4\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638844 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[5\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638844 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[6\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638844 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[7\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638844 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[8\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638844 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638844 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[9\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638845 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[10\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638845 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[11\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638845 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[12\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638845 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[13\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638845 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[14\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638845 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[15\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638846 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638846 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[16\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638846 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638846 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[17\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638846 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638846 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[18\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638846 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638846 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[19\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638846 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638846 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[20\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638847 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[21\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638847 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[22\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638847 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[23\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638847 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[24\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638847 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638847 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[25\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638848 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[26\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638848 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[27\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638848 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[28\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638848 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[29\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638849 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[30\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638849 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[31\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638849 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[32\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638849 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[33\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638850 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[34\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638850 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[35\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638850 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[36\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638850 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[37\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638851 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[38\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638851 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[39\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638851 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[40\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638851 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[41\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638851 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[42\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638851 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[43\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638851 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[44\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638851 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[45\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638852 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[46\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638852 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[47\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638852 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[48\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638853 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[49\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638853 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[50\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638854 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[51\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638854 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[52\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638854 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[53\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638854 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[54\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638854 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[55\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638855 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638855 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[56\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638855 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638855 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[57\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638856 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[58\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638856 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[59\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638857 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[60\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638857 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[61\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638857 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[62\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638857 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[63\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638858 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[64\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[64\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638858 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[65\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[65\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638858 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[66\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[66\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638859 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[67\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[67\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638859 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[68\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[68\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638859 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[69\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[69\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638860 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[70\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[70\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638860 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[71\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[71\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638860 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[72\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[72\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638861 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[73\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[73\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638861 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[74\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[74\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638861 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[75\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[75\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638862 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[76\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[76\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638862 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[77\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[77\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638862 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[78\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[78\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638863 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[79\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[79\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638863 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[80\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[80\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638864 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[81\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[81\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638864 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[82\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[82\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638864 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[83\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[83\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638864 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[84\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[84\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638864 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[85\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[85\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638864 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[86\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[86\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638865 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[87\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[87\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638865 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[88\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[88\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638865 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[89\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[89\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638865 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[90\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[90\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638865 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[91\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[91\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638866 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[92\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[92\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638866 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[93\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[93\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638866 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[94\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[94\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638866 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[95\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[95\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638866 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[96\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[96\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638867 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[97\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[97\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638867 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[98\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[98\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638867 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[99\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[99\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638867 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638867 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[100\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[100\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638868 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[101\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[101\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638868 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[102\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[102\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638868 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[103\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[103\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638868 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638868 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[104\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[104\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638869 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[105\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[105\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638869 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[106\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[106\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638869 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[107\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[107\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638869 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[108\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[108\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638869 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638869 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[109\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[109\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638870 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[110\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[110\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638870 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[111\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[111\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638870 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[112\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[112\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638870 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[113\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[113\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638870 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[114\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[114\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638870 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638870 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[115\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[115\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638871 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[116\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[116\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638871 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[117\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[117\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638871 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[118\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[118\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638871 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[119\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[119\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638871 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638871 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[120\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[120\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638872 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638872 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[121\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[121\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638872 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638872 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[122\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[122\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638872 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638872 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[123\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[123\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638872 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638872 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[124\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[124\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638873 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638873 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[125\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[125\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638873 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638873 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[126\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[126\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638873 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638873 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplier_cal:U2_multiplier_cal\|n_result\[127\] " "Latch multiplier_cal:U2_multiplier_cal\|n_result\[127\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA _dff_r_2:U1_dff_ns\|q\[0\] " "Ports D and ENA on the latch are fed by the same signal _dff_r_2:U1_dff_ns\|q\[0\]" {  } { { "_dff_r_2.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/_dff_r_2.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700533638874 ""}  } { { "multiplier_cal.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment9/multiplier_cal.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700533638874 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700533641001 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700533647462 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700533647462 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1294 " "Implemented 1294 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "132 " "Implemented 132 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700533647791 ""} { "Info" "ICUT_CUT_TM_OPINS" "129 " "Implemented 129 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700533647791 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1033 " "Implemented 1033 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700533647791 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700533647791 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 271 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 271 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700533647895 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 21 11:27:27 2023 " "Processing ended: Tue Nov 21 11:27:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700533647895 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700533647895 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700533647895 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700533647895 ""}
