library ieee;
use ieee.std_logic_1164.all;

entity MUX is
    port (
        entrada : in std_logic_vector(1 downto 0);
        clock_MUX : in std_logic;
        clock_saida: out std_logic
    );
end MUX;