Analysis & Synthesis report for animation
Thu Apr 04 15:43:56 2013
Quartus II 64-Bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |animation|fsm:inst19|y_Q
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated
 17. Source assignments for vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1
 18. Parameter Settings for User Entity Instance: vga_adapter:inst14
 19. Parameter Settings for User Entity Instance: vga_adapter:inst14|vga_address_translator:user_input_translator
 20. Parameter Settings for User Entity Instance: vga_adapter:inst14|altsyncram:VideoMemory
 21. Parameter Settings for User Entity Instance: vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component
 22. Parameter Settings for User Entity Instance: vga_adapter:inst14|vga_controller:controller
 23. Parameter Settings for User Entity Instance: vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator
 24. Parameter Settings for User Entity Instance: counterC:inst5
 25. Parameter Settings for User Entity Instance: fsm:inst19
 26. Parameter Settings for User Entity Instance: counter:inst
 27. Parameter Settings for User Entity Instance: counterA:inst3
 28. Parameter Settings for User Entity Instance: counterB:inst20
 29. Parameter Settings for User Entity Instance: offsetadder:inst17
 30. Parameter Settings for User Entity Instance: offsetBlocks:inst26
 31. Parameter Settings for User Entity Instance: offsetadder:inst23
 32. Parameter Settings for User Entity Instance: offsetadder:inst10
 33. Parameter Settings for User Entity Instance: offsetHeli:inst27
 34. Parameter Settings for User Entity Instance: offsetadder:inst16
 35. Parameter Settings for User Entity Instance: offsetadder:inst11
 36. Parameter Settings for User Entity Instance: offsetHeli:inst28
 37. altsyncram Parameter Settings by Entity Instance
 38. altpll Parameter Settings by Entity Instance
 39. Port Connectivity Checks: "score:inst8|hex_7seg:H0"
 40. Port Connectivity Checks: "score:inst8|hex_7seg:H1"
 41. Port Connectivity Checks: "score:inst8|hex_7seg:H2"
 42. Port Connectivity Checks: "score:inst8|hex_7seg:H3"
 43. Port Connectivity Checks: "levels:inst25|hx_7seg:H4"
 44. Elapsed Time Per Partition
 45. Analysis & Synthesis Messages
 46. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Apr 04 15:43:56 2013          ;
; Quartus II 64-Bit Version          ; 11.1 Build 259 01/25/2012 SP 2 SJ Full Version ;
; Revision Name                      ; animation                                      ;
; Top-level Entity Name              ; animation                                      ;
; Family                             ; Cyclone II                                     ;
; Total logic elements               ; 748                                            ;
;     Total combinational functions  ; 741                                            ;
;     Dedicated logic registers      ; 210                                            ;
; Total registers                    ; 210                                            ;
; Total pins                         ; 76                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 57,600                                         ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 1                                              ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; animation          ; animation          ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Optimization Technique                                                     ; Speed              ; Balanced           ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation                        ; 1                  ; 1                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path                                                                   ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                       ;
+----------------------------------------------------------------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------+
; //ECFPC11/Homes.new$/pawaraji/Desktop/project_demo/milestone3/vga_adapter/vga_pll.v                ; yes             ; User Wizard-Generated File         ; //ECFPC11/Homes.new$/pawaraji/Desktop/project_demo/milestone3/vga_adapter/vga_pll.v                ;
; //ECFPC11/Homes.new$/pawaraji/Desktop/project_demo/milestone3/vga_adapter/vga_adapter.v            ; yes             ; User Verilog HDL File              ; //ECFPC11/Homes.new$/pawaraji/Desktop/project_demo/milestone3/vga_adapter/vga_adapter.v            ;
; //ECFPC11/Homes.new$/pawaraji/Desktop/project_demo/milestone3/vga_adapter/vga_address_translator.v ; yes             ; User Verilog HDL File              ; //ECFPC11/Homes.new$/pawaraji/Desktop/project_demo/milestone3/vga_adapter/vga_address_translator.v ;
; //ECFPC11/Homes.new$/pawaraji/Desktop/project_demo/milestone3/vga_adapter/vga_controller.v         ; yes             ; User Verilog HDL File              ; //ECFPC11/Homes.new$/pawaraji/Desktop/project_demo/milestone3/vga_adapter/vga_controller.v         ;
; //ECFPC11/Homes.new$/pawaraji/Desktop/project_demo/milestone3/counter.v                            ; yes             ; User Verilog HDL File              ; //ECFPC11/Homes.new$/pawaraji/Desktop/project_demo/milestone3/counter.v                            ;
; //ECFPC11/Homes.new$/pawaraji/Desktop/project_demo/milestone3/offsetadder.v                        ; yes             ; User Verilog HDL File              ; //ECFPC11/Homes.new$/pawaraji/Desktop/project_demo/milestone3/offsetadder.v                        ;
; //ECFPC11/Homes.new$/pawaraji/Desktop/project_demo/milestone3/directionff.v                        ; yes             ; User Verilog HDL File              ; //ECFPC11/Homes.new$/pawaraji/Desktop/project_demo/milestone3/directionff.v                        ;
; //ECFPC11/Homes.new$/pawaraji/Desktop/project_demo/milestone3/delayer.v                            ; yes             ; User Verilog HDL File              ; //ECFPC11/Homes.new$/pawaraji/Desktop/project_demo/milestone3/delayer.v                            ;
; //ECFPC11/Homes.new$/pawaraji/Desktop/project_demo/milestone3/fsm.v                                ; yes             ; User Verilog HDL File              ; //ECFPC11/Homes.new$/pawaraji/Desktop/project_demo/milestone3/fsm.v                                ;
; //ECFPC11/Homes.new$/pawaraji/Desktop/project_demo/milestone3/animation.bdf                        ; yes             ; User Block Diagram/Schematic File  ; //ECFPC11/Homes.new$/pawaraji/Desktop/project_demo/milestone3/animation.bdf                        ;
; //ECFPC11/Homes.new$/pawaraji/Desktop/project_demo/milestone3/counterA.v                           ; yes             ; User Verilog HDL File              ; //ECFPC11/Homes.new$/pawaraji/Desktop/project_demo/milestone3/counterA.v                           ;
; //ECFPC11/Homes.new$/pawaraji/Desktop/project_demo/milestone3/counterB.v                           ; yes             ; User Verilog HDL File              ; //ECFPC11/Homes.new$/pawaraji/Desktop/project_demo/milestone3/counterB.v                           ;
; //ECFPC11/Homes.new$/pawaraji/Desktop/project_demo/milestone3/mux_all.v                            ; yes             ; User Verilog HDL File              ; //ECFPC11/Homes.new$/pawaraji/Desktop/project_demo/milestone3/mux_all.v                            ;
; //ECFPC11/Homes.new$/pawaraji/Desktop/project_demo/milestone3/score.v                              ; yes             ; User Verilog HDL File              ; //ECFPC11/Homes.new$/pawaraji/Desktop/project_demo/milestone3/score.v                              ;
; //ECFPC11/Homes.new$/pawaraji/Desktop/project_demo/milestone3/levels.v                             ; yes             ; User Verilog HDL File              ; //ECFPC11/Homes.new$/pawaraji/Desktop/project_demo/milestone3/levels.v                             ;
; //ECFPC11/Homes.new$/pawaraji/Desktop/project_demo/milestone3/offsetBlocks.v                       ; yes             ; User Verilog HDL File              ; //ECFPC11/Homes.new$/pawaraji/Desktop/project_demo/milestone3/offsetBlocks.v                       ;
; //ECFPC11/Homes.new$/pawaraji/Desktop/project_demo/milestone3/offsetHeli.v                         ; yes             ; User Verilog HDL File              ; //ECFPC11/Homes.new$/pawaraji/Desktop/project_demo/milestone3/offsetHeli.v                         ;
; altsyncram.tdf                                                                                     ; yes             ; Megafunction                       ; c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf                                      ;
; stratix_ram_block.inc                                                                              ; yes             ; Megafunction                       ; c:/altera/11.1/quartus/libraries/megafunctions/stratix_ram_block.inc                               ;
; lpm_mux.inc                                                                                        ; yes             ; Megafunction                       ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_mux.inc                                         ;
; lpm_decode.inc                                                                                     ; yes             ; Megafunction                       ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_decode.inc                                      ;
; aglobal111.inc                                                                                     ; yes             ; Megafunction                       ; c:/altera/11.1/quartus/libraries/megafunctions/aglobal111.inc                                      ;
; a_rdenreg.inc                                                                                      ; yes             ; Megafunction                       ; c:/altera/11.1/quartus/libraries/megafunctions/a_rdenreg.inc                                       ;
; altrom.inc                                                                                         ; yes             ; Megafunction                       ; c:/altera/11.1/quartus/libraries/megafunctions/altrom.inc                                          ;
; altram.inc                                                                                         ; yes             ; Megafunction                       ; c:/altera/11.1/quartus/libraries/megafunctions/altram.inc                                          ;
; altdpram.inc                                                                                       ; yes             ; Megafunction                       ; c:/altera/11.1/quartus/libraries/megafunctions/altdpram.inc                                        ;
; altsyncram_ncg1.tdf                                                                                ; yes             ; Auto-Found AHDL File               ; //ECFPC11/Homes.new$/pawaraji/Desktop/project_demo/milestone3/db/altsyncram_ncg1.tdf               ;
; altsyncram_n6r1.tdf                                                                                ; yes             ; Auto-Found AHDL File               ; //ECFPC11/Homes.new$/pawaraji/Desktop/project_demo/milestone3/db/altsyncram_n6r1.tdf               ;
; decode_6oa.tdf                                                                                     ; yes             ; Auto-Found AHDL File               ; //ECFPC11/Homes.new$/pawaraji/Desktop/project_demo/milestone3/db/decode_6oa.tdf                    ;
; mux_hib.tdf                                                                                        ; yes             ; Auto-Found AHDL File               ; //ECFPC11/Homes.new$/pawaraji/Desktop/project_demo/milestone3/db/mux_hib.tdf                       ;
; altpll.tdf                                                                                         ; yes             ; Megafunction                       ; c:/altera/11.1/quartus/libraries/megafunctions/altpll.tdf                                          ;
; stratix_pll.inc                                                                                    ; yes             ; Megafunction                       ; c:/altera/11.1/quartus/libraries/megafunctions/stratix_pll.inc                                     ;
; stratixii_pll.inc                                                                                  ; yes             ; Megafunction                       ; c:/altera/11.1/quartus/libraries/megafunctions/stratixii_pll.inc                                   ;
; cycloneii_pll.inc                                                                                  ; yes             ; Megafunction                       ; c:/altera/11.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                   ;
; counterc.v                                                                                         ; yes             ; Auto-Found Verilog HDL File        ; //ECFPC11/Homes.new$/pawaraji/Desktop/project_demo/milestone3/counterc.v                           ;
+----------------------------------------------------------------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 748      ;
;                                             ;          ;
; Total combinational functions               ; 741      ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 181      ;
;     -- 3 input functions                    ; 281      ;
;     -- <=2 input functions                  ; 279      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 321      ;
;     -- arithmetic mode                      ; 420      ;
;                                             ;          ;
; Total registers                             ; 210      ;
;     -- Dedicated logic registers            ; 210      ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 76       ;
; Total memory bits                           ; 57600    ;
; Total PLLs                                  ; 1        ;
;     -- PLLs                                 ; 1        ;
;                                             ;          ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 178      ;
; Total fan-out                               ; 3459     ;
; Average fan-out                             ; 3.32     ;
+---------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                 ; Library Name ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |animation                                              ; 741 (1)           ; 210 (0)      ; 57600       ; 0            ; 0       ; 0         ; 76   ; 0            ; |animation                                                                                                                          ;              ;
;    |counter:inst|                                       ; 23 (23)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|counter:inst                                                                                                             ;              ;
;    |counterA:inst3|                                     ; 23 (23)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|counterA:inst3                                                                                                           ;              ;
;    |counterB:inst20|                                    ; 23 (23)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|counterB:inst20                                                                                                          ;              ;
;    |counterC:inst5|                                     ; 22 (22)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|counterC:inst5                                                                                                           ;              ;
;    |delayer:inst1|                                      ; 33 (33)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|delayer:inst1                                                                                                            ;              ;
;    |directionff:inst7|                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|directionff:inst7                                                                                                        ;              ;
;    |fsm:inst19|                                         ; 18 (18)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|fsm:inst19                                                                                                               ;              ;
;    |levels:inst25|                                      ; 19 (12)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|levels:inst25                                                                                                            ;              ;
;       |hx_7seg:H4|                                      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|levels:inst25|hx_7seg:H4                                                                                                 ;              ;
;    |mux_all:inst29|                                     ; 316 (316)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|mux_all:inst29                                                                                                           ;              ;
;    |offsetBlocks:inst26|                                ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|offsetBlocks:inst26                                                                                                      ;              ;
;    |offsetHeli:inst27|                                  ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|offsetHeli:inst27                                                                                                        ;              ;
;    |offsetHeli:inst28|                                  ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|offsetHeli:inst28                                                                                                        ;              ;
;    |offsetadder:inst10|                                 ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|offsetadder:inst10                                                                                                       ;              ;
;    |offsetadder:inst11|                                 ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|offsetadder:inst11                                                                                                       ;              ;
;    |offsetadder:inst16|                                 ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|offsetadder:inst16                                                                                                       ;              ;
;    |offsetadder:inst17|                                 ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|offsetadder:inst17                                                                                                       ;              ;
;    |offsetadder:inst23|                                 ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|offsetadder:inst23                                                                                                       ;              ;
;    |score:inst8|                                        ; 81 (17)           ; 43 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|score:inst8                                                                                                              ;              ;
;       |freq_divider_1hz:comb_3|                         ; 36 (36)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|score:inst8|freq_divider_1hz:comb_3                                                                                      ;              ;
;       |hex_7seg:H0|                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|score:inst8|hex_7seg:H0                                                                                                  ;              ;
;       |hex_7seg:H1|                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|score:inst8|hex_7seg:H1                                                                                                  ;              ;
;       |hex_7seg:H2|                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|score:inst8|hex_7seg:H2                                                                                                  ;              ;
;       |hex_7seg:H3|                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|score:inst8|hex_7seg:H3                                                                                                  ;              ;
;    |vga_adapter:inst14|                                 ; 106 (4)           ; 32 (0)       ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|vga_adapter:inst14                                                                                                       ;              ;
;       |altsyncram:VideoMemory|                          ; 24 (0)            ; 6 (0)        ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|vga_adapter:inst14|altsyncram:VideoMemory                                                                                ;              ;
;          |altsyncram_ncg1:auto_generated|               ; 24 (0)            ; 6 (0)        ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated                                                 ;              ;
;             |altsyncram_n6r1:altsyncram1|               ; 24 (0)            ; 6 (6)        ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1                     ;              ;
;                |decode_6oa:decode4|                     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|decode_6oa:decode4  ;              ;
;                |decode_6oa:decode_a|                    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|decode_6oa:decode_a ;              ;
;                |decode_6oa:decode_b|                    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|decode_6oa:decode_b ;              ;
;                |mux_hib:mux5|                           ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|mux_hib:mux5        ;              ;
;       |vga_address_translator:user_input_translator|    ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|vga_adapter:inst14|vga_address_translator:user_input_translator                                                          ;              ;
;       |vga_controller:controller|                       ; 60 (42)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|vga_adapter:inst14|vga_controller:controller                                                                             ;              ;
;          |vga_address_translator:controller_translator| ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator                                ;              ;
;       |vga_pll:mypll|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|vga_adapter:inst14|vga_pll:mypll                                                                                         ;              ;
;          |altpll:altpll_component|                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |animation|vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component                                                                 ;              ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                            ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 19200        ; 3            ; 19200        ; 3            ; 57600 ; None ;
+-----------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------+-------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                             ; IP Include File                                                                     ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------+-------------------------------------------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |animation|vga_adapter:inst14|vga_pll:mypll ; //ECFPC11/Homes.new$/pawaraji/Desktop/project_demo/milestone3/vga_adapter/vga_pll.v ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------+-------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |animation|fsm:inst19|y_Q                                                             ;
+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
; Name  ; y_Q.Z ; y_Q.X ; y_Q.J ; y_Q.I ; y_Q.H ; y_Q.F ; y_Q.E ; y_Q.D ; y_Q.C ; y_Q.B ; y_Q.A ; y_Q.G ;
+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
; y_Q.A ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ;
; y_Q.B ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 1     ; 0     ;
; y_Q.C ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 1     ; 0     ;
; y_Q.D ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 1     ; 0     ;
; y_Q.E ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 1     ; 0     ;
; y_Q.F ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ;
; y_Q.G ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 1     ;
; y_Q.H ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ;
; y_Q.I ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ;
; y_Q.J ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ;
; y_Q.X ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ;
; y_Q.Z ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ;
+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; mux_all:inst29|collision                           ; fsm:inst19|y_Q.I    ; yes                    ;
; mux_all:inst29|doneCheck                           ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 2  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; directionff:inst7|increase             ; Merged with directionff:inst7|decrease ;
; counterB:inst20|color[1]               ; Merged with counterB:inst20|color[2]   ;
; counterA:inst3|color[1]                ; Merged with counterA:inst3|color[2]    ;
; counter:inst|color[0]                  ; Merged with counter:inst|color[1]      ;
; counterC:inst5|color[1]                ; Merged with counterC:inst5|color[2]    ;
; counterB:inst20|color[2]               ; Stuck at GND due to stuck port data_in ;
; counterA:inst3|color[2]                ; Stuck at GND due to stuck port data_in ;
; counter:inst|color[2]                  ; Stuck at GND due to stuck port data_in ;
; counterC:inst5|color[2]                ; Stuck at GND due to stuck port data_in ;
; offsetHeli:inst27|out[0]               ; Merged with offsetHeli:inst28|out[0]   ;
; fsm:inst19|y_Q~4                       ; Lost fanout                            ;
; fsm:inst19|y_Q~5                       ; Lost fanout                            ;
; fsm:inst19|y_Q~6                       ; Lost fanout                            ;
; fsm:inst19|y_Q~7                       ; Lost fanout                            ;
; fsm:inst19|y_Q~8                       ; Lost fanout                            ;
; fsm:inst19|y_Q~9                       ; Lost fanout                            ;
; fsm:inst19|y_Q~11                      ; Lost fanout                            ;
; fsm:inst19|y_Q.J                       ; Lost fanout                            ;
; Total Number of Removed Registers = 18 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 210   ;
; Number of registers using Synchronous Clear  ; 41    ;
; Number of registers using Synchronous Load   ; 45    ;
; Number of registers using Asynchronous Clear ; 171   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 124   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; counterA:inst3|x[6]                     ; 3       ;
; counterA:inst3|x[5]                     ; 3       ;
; counterA:inst3|x[4]                     ; 3       ;
; counterA:inst3|x[3]                     ; 3       ;
; counterC:inst5|x[6]                     ; 3       ;
; counterC:inst5|x[5]                     ; 3       ;
; counterC:inst5|x[4]                     ; 3       ;
; counterC:inst5|x[3]                     ; 3       ;
; counterC:inst5|y[4]                     ; 9       ;
; counterC:inst5|y[6]                     ; 7       ;
; counterA:inst3|y[2]                     ; 9       ;
; counterA:inst3|y[4]                     ; 9       ;
; counterB:inst20|y[1]                    ; 10      ;
; counterB:inst20|y[4]                    ; 9       ;
; counterB:inst20|y[5]                    ; 8       ;
; counterB:inst20|x[5]                    ; 3       ;
; counterB:inst20|x[4]                    ; 3       ;
; counterB:inst20|x[3]                    ; 3       ;
; counterB:inst20|x[2]                    ; 3       ;
; Total number of inverted registers = 19 ;         ;
+-----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                              ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------------+----------------------------+
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; |animation|score:inst8|freq_divider_1hz:comb_3|count[9] ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |animation|counter:inst|x[5]                            ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |animation|counterC:inst5|x[2]                          ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |animation|counterA:inst3|x[0]                          ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |animation|counterB:inst20|x[1]                         ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |animation|levels:inst25|level[2]                       ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |animation|counterC:inst5|x[3]                          ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |animation|counterA:inst3|x[6]                          ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |animation|counterB:inst20|x[5]                         ;                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; |animation|mux_all:inst29|x[4]                          ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------------+----------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:inst14 ;
+----------------------+----------------+-------------------------+
; Parameter Name       ; Value          ; Type                    ;
+----------------------+----------------+-------------------------+
; COLOUR_CHANNEL_DEPTH ; 1              ; Signed Integer          ;
; MONOCHROME           ; FALSE          ; Untyped                 ;
; RESOLUTION           ; 160x120        ; Untyped                 ;
; BACKGROUND_IMAGE     ; background.mif ; Untyped                 ;
+----------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:inst14|vga_address_translator:user_input_translator ;
+----------------+---------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                              ;
+----------------+---------+-----------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                            ;
+----------------+---------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:inst14|altsyncram:VideoMemory ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                    ;
; WIDTH_A                            ; 3                    ; Signed Integer             ;
; WIDTHAD_A                          ; 15                   ; Signed Integer             ;
; NUMWORDS_A                         ; 19200                ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 3                    ; Signed Integer             ;
; WIDTHAD_B                          ; 15                   ; Signed Integer             ;
; NUMWORDS_B                         ; 19200                ; Signed Integer             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; background.mif       ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_ncg1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+---------------------------------------------------+
; Parameter Name                ; Value             ; Type                                              ;
+-------------------------------+-------------------+---------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                           ;
; PLL_TYPE                      ; FAST              ; Untyped                                           ;
; LPM_HINT                      ; UNUSED            ; Untyped                                           ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                           ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                           ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                           ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                           ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                           ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                           ;
; LOCK_HIGH                     ; 1                 ; Untyped                                           ;
; LOCK_LOW                      ; 1                 ; Untyped                                           ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                           ;
; SKIP_VCO                      ; OFF               ; Untyped                                           ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                           ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                           ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                           ;
; BANDWIDTH                     ; 0                 ; Untyped                                           ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                           ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                           ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                           ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                           ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                           ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                           ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                           ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                           ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                           ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                           ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                           ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                           ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                    ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                           ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                           ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                           ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                           ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                           ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                           ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                           ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                           ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                           ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                    ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                           ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                           ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                           ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                           ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                           ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                           ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                           ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                           ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                           ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                           ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                           ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                           ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                           ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                           ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                           ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                           ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                           ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                           ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                           ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                           ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                           ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                           ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                           ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                           ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                           ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                           ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                           ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                           ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                           ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                           ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                           ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                           ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                           ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                           ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                           ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                           ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                           ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                           ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                           ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                           ;
; VCO_MIN                       ; 0                 ; Untyped                                           ;
; VCO_MAX                       ; 0                 ; Untyped                                           ;
; VCO_CENTER                    ; 0                 ; Untyped                                           ;
; PFD_MIN                       ; 0                 ; Untyped                                           ;
; PFD_MAX                       ; 0                 ; Untyped                                           ;
; M_INITIAL                     ; 0                 ; Untyped                                           ;
; M                             ; 0                 ; Untyped                                           ;
; N                             ; 1                 ; Untyped                                           ;
; M2                            ; 1                 ; Untyped                                           ;
; N2                            ; 1                 ; Untyped                                           ;
; SS                            ; 1                 ; Untyped                                           ;
; C0_HIGH                       ; 0                 ; Untyped                                           ;
; C1_HIGH                       ; 0                 ; Untyped                                           ;
; C2_HIGH                       ; 0                 ; Untyped                                           ;
; C3_HIGH                       ; 0                 ; Untyped                                           ;
; C4_HIGH                       ; 0                 ; Untyped                                           ;
; C5_HIGH                       ; 0                 ; Untyped                                           ;
; C6_HIGH                       ; 0                 ; Untyped                                           ;
; C7_HIGH                       ; 0                 ; Untyped                                           ;
; C8_HIGH                       ; 0                 ; Untyped                                           ;
; C9_HIGH                       ; 0                 ; Untyped                                           ;
; C0_LOW                        ; 0                 ; Untyped                                           ;
; C1_LOW                        ; 0                 ; Untyped                                           ;
; C2_LOW                        ; 0                 ; Untyped                                           ;
; C3_LOW                        ; 0                 ; Untyped                                           ;
; C4_LOW                        ; 0                 ; Untyped                                           ;
; C5_LOW                        ; 0                 ; Untyped                                           ;
; C6_LOW                        ; 0                 ; Untyped                                           ;
; C7_LOW                        ; 0                 ; Untyped                                           ;
; C8_LOW                        ; 0                 ; Untyped                                           ;
; C9_LOW                        ; 0                 ; Untyped                                           ;
; C0_INITIAL                    ; 0                 ; Untyped                                           ;
; C1_INITIAL                    ; 0                 ; Untyped                                           ;
; C2_INITIAL                    ; 0                 ; Untyped                                           ;
; C3_INITIAL                    ; 0                 ; Untyped                                           ;
; C4_INITIAL                    ; 0                 ; Untyped                                           ;
; C5_INITIAL                    ; 0                 ; Untyped                                           ;
; C6_INITIAL                    ; 0                 ; Untyped                                           ;
; C7_INITIAL                    ; 0                 ; Untyped                                           ;
; C8_INITIAL                    ; 0                 ; Untyped                                           ;
; C9_INITIAL                    ; 0                 ; Untyped                                           ;
; C0_MODE                       ; BYPASS            ; Untyped                                           ;
; C1_MODE                       ; BYPASS            ; Untyped                                           ;
; C2_MODE                       ; BYPASS            ; Untyped                                           ;
; C3_MODE                       ; BYPASS            ; Untyped                                           ;
; C4_MODE                       ; BYPASS            ; Untyped                                           ;
; C5_MODE                       ; BYPASS            ; Untyped                                           ;
; C6_MODE                       ; BYPASS            ; Untyped                                           ;
; C7_MODE                       ; BYPASS            ; Untyped                                           ;
; C8_MODE                       ; BYPASS            ; Untyped                                           ;
; C9_MODE                       ; BYPASS            ; Untyped                                           ;
; C0_PH                         ; 0                 ; Untyped                                           ;
; C1_PH                         ; 0                 ; Untyped                                           ;
; C2_PH                         ; 0                 ; Untyped                                           ;
; C3_PH                         ; 0                 ; Untyped                                           ;
; C4_PH                         ; 0                 ; Untyped                                           ;
; C5_PH                         ; 0                 ; Untyped                                           ;
; C6_PH                         ; 0                 ; Untyped                                           ;
; C7_PH                         ; 0                 ; Untyped                                           ;
; C8_PH                         ; 0                 ; Untyped                                           ;
; C9_PH                         ; 0                 ; Untyped                                           ;
; L0_HIGH                       ; 1                 ; Untyped                                           ;
; L1_HIGH                       ; 1                 ; Untyped                                           ;
; G0_HIGH                       ; 1                 ; Untyped                                           ;
; G1_HIGH                       ; 1                 ; Untyped                                           ;
; G2_HIGH                       ; 1                 ; Untyped                                           ;
; G3_HIGH                       ; 1                 ; Untyped                                           ;
; E0_HIGH                       ; 1                 ; Untyped                                           ;
; E1_HIGH                       ; 1                 ; Untyped                                           ;
; E2_HIGH                       ; 1                 ; Untyped                                           ;
; E3_HIGH                       ; 1                 ; Untyped                                           ;
; L0_LOW                        ; 1                 ; Untyped                                           ;
; L1_LOW                        ; 1                 ; Untyped                                           ;
; G0_LOW                        ; 1                 ; Untyped                                           ;
; G1_LOW                        ; 1                 ; Untyped                                           ;
; G2_LOW                        ; 1                 ; Untyped                                           ;
; G3_LOW                        ; 1                 ; Untyped                                           ;
; E0_LOW                        ; 1                 ; Untyped                                           ;
; E1_LOW                        ; 1                 ; Untyped                                           ;
; E2_LOW                        ; 1                 ; Untyped                                           ;
; E3_LOW                        ; 1                 ; Untyped                                           ;
; L0_INITIAL                    ; 1                 ; Untyped                                           ;
; L1_INITIAL                    ; 1                 ; Untyped                                           ;
; G0_INITIAL                    ; 1                 ; Untyped                                           ;
; G1_INITIAL                    ; 1                 ; Untyped                                           ;
; G2_INITIAL                    ; 1                 ; Untyped                                           ;
; G3_INITIAL                    ; 1                 ; Untyped                                           ;
; E0_INITIAL                    ; 1                 ; Untyped                                           ;
; E1_INITIAL                    ; 1                 ; Untyped                                           ;
; E2_INITIAL                    ; 1                 ; Untyped                                           ;
; E3_INITIAL                    ; 1                 ; Untyped                                           ;
; L0_MODE                       ; BYPASS            ; Untyped                                           ;
; L1_MODE                       ; BYPASS            ; Untyped                                           ;
; G0_MODE                       ; BYPASS            ; Untyped                                           ;
; G1_MODE                       ; BYPASS            ; Untyped                                           ;
; G2_MODE                       ; BYPASS            ; Untyped                                           ;
; G3_MODE                       ; BYPASS            ; Untyped                                           ;
; E0_MODE                       ; BYPASS            ; Untyped                                           ;
; E1_MODE                       ; BYPASS            ; Untyped                                           ;
; E2_MODE                       ; BYPASS            ; Untyped                                           ;
; E3_MODE                       ; BYPASS            ; Untyped                                           ;
; L0_PH                         ; 0                 ; Untyped                                           ;
; L1_PH                         ; 0                 ; Untyped                                           ;
; G0_PH                         ; 0                 ; Untyped                                           ;
; G1_PH                         ; 0                 ; Untyped                                           ;
; G2_PH                         ; 0                 ; Untyped                                           ;
; G3_PH                         ; 0                 ; Untyped                                           ;
; E0_PH                         ; 0                 ; Untyped                                           ;
; E1_PH                         ; 0                 ; Untyped                                           ;
; E2_PH                         ; 0                 ; Untyped                                           ;
; E3_PH                         ; 0                 ; Untyped                                           ;
; M_PH                          ; 0                 ; Untyped                                           ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                           ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                           ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                           ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                           ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                           ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                           ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                           ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                           ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                           ;
; CLK0_COUNTER                  ; G0                ; Untyped                                           ;
; CLK1_COUNTER                  ; G0                ; Untyped                                           ;
; CLK2_COUNTER                  ; G0                ; Untyped                                           ;
; CLK3_COUNTER                  ; G0                ; Untyped                                           ;
; CLK4_COUNTER                  ; G0                ; Untyped                                           ;
; CLK5_COUNTER                  ; G0                ; Untyped                                           ;
; CLK6_COUNTER                  ; E0                ; Untyped                                           ;
; CLK7_COUNTER                  ; E1                ; Untyped                                           ;
; CLK8_COUNTER                  ; E2                ; Untyped                                           ;
; CLK9_COUNTER                  ; E3                ; Untyped                                           ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                           ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                           ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                           ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                           ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                           ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                           ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                           ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                           ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                           ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                           ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                           ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                           ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                           ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                           ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                           ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                           ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                           ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                           ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                           ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                           ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                           ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                           ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                           ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                           ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                           ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                           ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                           ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                           ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                           ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                           ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                           ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                           ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                           ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                           ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                           ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                           ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                           ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                           ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                           ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                           ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                           ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                           ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                           ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                    ;
+-------------------------------+-------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:inst14|vga_controller:controller ;
+----------------------+------------+-------------------------------------------------------+
; Parameter Name       ; Value      ; Type                                                  ;
+----------------------+------------+-------------------------------------------------------+
; COLOUR_CHANNEL_DEPTH ; 1          ; Signed Integer                                        ;
; MONOCHROME           ; FALSE      ; String                                                ;
; RESOLUTION           ; 160x120    ; String                                                ;
; C_VERT_NUM_PIXELS    ; 0111100000 ; Unsigned Binary                                       ;
; C_VERT_SYNC_START    ; 0111101101 ; Unsigned Binary                                       ;
; C_VERT_SYNC_END      ; 0111101110 ; Unsigned Binary                                       ;
; C_VERT_TOTAL_COUNT   ; 1000001101 ; Unsigned Binary                                       ;
; C_HORZ_NUM_PIXELS    ; 1010000000 ; Unsigned Binary                                       ;
; C_HORZ_SYNC_START    ; 1010010011 ; Unsigned Binary                                       ;
; C_HORZ_SYNC_END      ; 1011110010 ; Unsigned Binary                                       ;
; C_HORZ_TOTAL_COUNT   ; 1100100000 ; Unsigned Binary                                       ;
+----------------------+------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:inst14|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                        ;
+----------------+---------+-------------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                      ;
+----------------+---------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counterC:inst5 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; width          ; 10    ; Signed Integer                     ;
; height         ; 10    ; Signed Integer                     ;
; x_offset       ; 120   ; Signed Integer                     ;
; y_offset       ; 80    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: fsm:inst19 ;
+----------------+----------+-----------------------------+
; Parameter Name ; Value    ; Type                        ;
+----------------+----------+-----------------------------+
; A              ; 00000    ; Unsigned Binary             ;
; B              ; 00001    ; Unsigned Binary             ;
; C              ; 00010    ; Unsigned Binary             ;
; D              ; 00011    ; Unsigned Binary             ;
; E              ; 00100    ; Unsigned Binary             ;
; F              ; 00101    ; Unsigned Binary             ;
; G              ; 01000000 ; Unsigned Binary             ;
; H              ; 10000000 ; Unsigned Binary             ;
; I              ; 10000001 ; Unsigned Binary             ;
; J              ; 10000010 ; Unsigned Binary             ;
; X              ; 10000011 ; Unsigned Binary             ;
; Z              ; 10000100 ; Unsigned Binary             ;
+----------------+----------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter:inst ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; width          ; 10    ; Signed Integer                   ;
; height         ; 10    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counterA:inst3 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; width          ; 10    ; Signed Integer                     ;
; height         ; 10    ; Signed Integer                     ;
; x_offset       ; 120   ; Signed Integer                     ;
; y_offset       ; 20    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counterB:inst20 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; width          ; 10    ; Signed Integer                      ;
; height         ; 10    ; Signed Integer                      ;
; x_offset       ; 60    ; Signed Integer                      ;
; y_offset       ; 50    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: offsetadder:inst17 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 7     ; Signed Integer                         ;
; speed          ; 0     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: offsetBlocks:inst26 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n              ; 7     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: offsetadder:inst23 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 7     ; Signed Integer                         ;
; speed          ; 0     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: offsetadder:inst10 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 7     ; Untyped                                ;
; speed          ; 3     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: offsetHeli:inst27 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; n              ; 7     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: offsetadder:inst16 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 7     ; Signed Integer                         ;
; speed          ; 0     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: offsetadder:inst11 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 6     ; Untyped                                ;
; speed          ; 3     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: offsetHeli:inst28 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; n              ; 6     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                      ;
+-------------------------------------------+-------------------------------------------+
; Name                                      ; Value                                     ;
+-------------------------------------------+-------------------------------------------+
; Number of entity instances                ; 1                                         ;
; Entity Instance                           ; vga_adapter:inst14|altsyncram:VideoMemory ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                 ;
;     -- WIDTH_A                            ; 3                                         ;
;     -- NUMWORDS_A                         ; 19200                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 3                                         ;
;     -- NUMWORDS_B                         ; 19200                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ;
+-------------------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                             ;
+-------------------------------+----------------------------------------------------------+
; Name                          ; Value                                                    ;
+-------------------------------+----------------------------------------------------------+
; Number of entity instances    ; 1                                                        ;
; Entity Instance               ; vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                   ;
;     -- PLL_TYPE               ; FAST                                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                                        ;
+-------------------------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "score:inst8|hex_7seg:H0"                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; hex  ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "hex[15..4]" will be connected to GND. ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "score:inst8|hex_7seg:H1"                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; hex  ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "hex[15..4]" will be connected to GND. ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "score:inst8|hex_7seg:H2"                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; hex  ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "hex[15..4]" will be connected to GND. ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "score:inst8|hex_7seg:H3"                                                                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; hex  ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "hex[15..4]" will be connected to GND. ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "levels:inst25|hx_7seg:H4"                                                                                                                    ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; hex  ; Input ; Warning  ; Input port expression (3 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "hex[15..3]" will be connected to GND. ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:10     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version
    Info: Processing started: Thu Apr 04 15:43:35 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off animation -c animation
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller
Warning (12019): Can't analyze file -- file //ECFPC11/Homes.new$/pawaraji/Desktop/project_demo/milestone3/LMP_RAM_DQ.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file counter.v
    Info (12023): Found entity 1: counter
Info (12021): Found 1 design units, including 1 entities, in source file comparator.v
    Info (12023): Found entity 1: comparator
Info (12021): Found 1 design units, including 1 entities, in source file offsetadder.v
    Info (12023): Found entity 1: offsetadder
Info (12021): Found 1 design units, including 1 entities, in source file directionff.v
    Info (12023): Found entity 1: directionff
Info (12021): Found 1 design units, including 1 entities, in source file delayer.v
    Info (12023): Found entity 1: delayer
Info (12021): Found 1 design units, including 1 entities, in source file fsm.v
    Info (12023): Found entity 1: fsm
Info (12021): Found 1 design units, including 1 entities, in source file animation.bdf
    Info (12023): Found entity 1: animation
Info (12021): Found 1 design units, including 1 entities, in source file countera.v
    Info (12023): Found entity 1: counterA
Info (12021): Found 1 design units, including 1 entities, in source file counterb.v
    Info (12023): Found entity 1: counterB
Info (12021): Found 1 design units, including 1 entities, in source file mux_all.v
    Info (12023): Found entity 1: mux_all
Info (12021): Found 1 design units, including 1 entities, in source file freq_div_1hz.v
    Info (12023): Found entity 1: freq_div_1hz
Info (12021): Found 3 design units, including 3 entities, in source file score.v
    Info (12023): Found entity 1: score
    Info (12023): Found entity 2: freq_divider_1hz
    Info (12023): Found entity 3: hex_7seg
Info (12021): Found 2 design units, including 2 entities, in source file levels.v
    Info (12023): Found entity 1: levels
    Info (12023): Found entity 2: hx_7seg
Info (12021): Found 1 design units, including 1 entities, in source file offsetblocks.v
    Info (12023): Found entity 1: offsetBlocks
Info (12021): Found 1 design units, including 1 entities, in source file offsetheli.v
    Info (12023): Found entity 1: offsetHeli
Warning (12019): Can't analyze file -- file //ECFPC11/Homes.new$/pawaraji/Desktop/project/block3z-collision-all2/counterC.v is missing
Critical Warning (10846): Verilog HDL Instantiation warning at score.v(9): instance has no name
Info (12127): Elaborating entity "animation" for the top level hierarchy
Warning (275080): Converted elements in bus name "colour" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "colour[2..0]" to "colour2..0"
Warning (275080): Converted elements in bus name "colour1" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "colour1[2..0]" to "colour12..0"
Warning (275080): Converted elements in bus name "colour2" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "colour2[2..0]" to "colour22..0"
Warning (275080): Converted elements in bus name "x" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "x[7..0]" to "x7..0"
Warning (275080): Converted elements in bus name "x1" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "x1[7..0]" to "x17..0"
Warning (275080): Converted elements in bus name "x2" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "x2[7..0]" to "x27..0"
Warning (275080): Converted elements in bus name "x3" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "x3[7..0]" to "x37..0"
Warning (275080): Converted elements in bus name "x4" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "x4[7..0]" to "x47..0"
Warning (275080): Converted elements in bus name "y" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "y[6..0]" to "y6..0"
Warning (275080): Converted elements in bus name "y1" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "y1[6..0]" to "y16..0"
Warning (275080): Converted elements in bus name "y2" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "y2[6..0]" to "y26..0"
Warning (275080): Converted elements in bus name "y3" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "y3[6..0]" to "y36..0"
Warning (275080): Converted elements in bus name "y4" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "y4[6..0]" to "y46..0"
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:inst14"
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:inst14|vga_address_translator:user_input_translator"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:inst14|altsyncram:VideoMemory"
Info (12130): Elaborated megafunction instantiation "vga_adapter:inst14|altsyncram:VideoMemory"
Info (12133): Instantiated megafunction "vga_adapter:inst14|altsyncram:VideoMemory" with the following parameter:
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "background.mif"
Warning (12125): Using design file db/altsyncram_ncg1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_ncg1
Info (12128): Elaborating entity "altsyncram_ncg1" for hierarchy "vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated"
Warning (12125): Using design file db/altsyncram_n6r1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_n6r1
Info (12128): Elaborating entity "altsyncram_n6r1" for hierarchy "vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1"
Warning (287013): Variable or input pin "clocken1" is defined but never used
Warning (12125): Using design file db/decode_6oa.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: decode_6oa
Info (12128): Elaborating entity "decode_6oa" for hierarchy "vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|decode_6oa:decode3"
Info (12128): Elaborating entity "decode_6oa" for hierarchy "vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|decode_6oa:decode_a"
Warning (12125): Using design file db/mux_hib.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mux_hib
Info (12128): Elaborating entity "mux_hib" for hierarchy "vga_adapter:inst14|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|mux_hib:mux5"
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:inst14|vga_pll:mypll"
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component"
Info (12133): Instantiated megafunction "vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:inst14|vga_controller:controller"
Warning (12125): Using design file counterc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: counterC
Info (12128): Elaborating entity "counterC" for hierarchy "counterC:inst5"
Warning (10230): Verilog HDL assignment warning at counterC.v(18): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at counterC.v(19): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at counterC.v(40): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at counterC.v(48): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at counterC.v(49): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at counterC.v(57): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at counterC.v(58): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at counterC.v(70): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at counterC.v(78): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at counterC.v(79): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at counterC.v(87): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at counterC.v(88): truncated value with size 32 to match size of target (7)
Info (12128): Elaborating entity "fsm" for hierarchy "fsm:inst19"
Warning (10235): Verilog HDL Always Construct warning at fsm.v(34): variable "doneC" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at fsm.v(44): variable "doneC" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10034): Output port "gameOver" at fsm.v(7) has no driver
Info (12128): Elaborating entity "counter" for hierarchy "counter:inst"
Warning (10230): Verilog HDL assignment warning at counter.v(39): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at counter.v(48): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at counter.v(69): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at counter.v(78): truncated value with size 32 to match size of target (7)
Info (12128): Elaborating entity "counterA" for hierarchy "counterA:inst3"
Warning (10230): Verilog HDL assignment warning at counterA.v(18): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at counterA.v(19): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at counterA.v(40): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at counterA.v(48): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at counterA.v(49): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at counterA.v(57): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at counterA.v(58): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at counterA.v(70): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at counterA.v(78): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at counterA.v(79): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at counterA.v(87): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at counterA.v(88): truncated value with size 32 to match size of target (7)
Info (12128): Elaborating entity "counterB" for hierarchy "counterB:inst20"
Warning (10230): Verilog HDL assignment warning at counterB.v(18): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at counterB.v(19): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at counterB.v(40): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at counterB.v(48): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at counterB.v(49): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at counterB.v(57): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at counterB.v(58): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at counterB.v(70): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at counterB.v(78): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at counterB.v(79): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at counterB.v(87): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at counterB.v(88): truncated value with size 32 to match size of target (7)
Info (12128): Elaborating entity "delayer" for hierarchy "delayer:inst1"
Warning (10230): Verilog HDL assignment warning at delayer.v(23): truncated value with size 32 to match size of target (25)
Info (12128): Elaborating entity "mux_all" for hierarchy "mux_all:inst29"
Warning (10240): Verilog HDL Always Construct warning at mux_all.v(21): inferring latch(es) for variable "collision", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mux_all.v(21): inferring latch(es) for variable "doneCheck", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "doneCheck" at mux_all.v(21)
Info (10041): Inferred latch for "collision" at mux_all.v(21)
Info (12128): Elaborating entity "offsetadder" for hierarchy "offsetadder:inst17"
Warning (10230): Verilog HDL assignment warning at offsetadder.v(9): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "offsetBlocks" for hierarchy "offsetBlocks:inst26"
Info (12128): Elaborating entity "levels" for hierarchy "levels:inst25"
Info (12128): Elaborating entity "hx_7seg" for hierarchy "levels:inst25|hx_7seg:H4"
Warning (10270): Verilog HDL Case Statement warning at levels.v(35): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at levels.v(35): inferring latch(es) for variable "segment", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "segment[6]" at levels.v(35)
Info (10041): Inferred latch for "segment[5]" at levels.v(35)
Info (10041): Inferred latch for "segment[4]" at levels.v(35)
Info (10041): Inferred latch for "segment[3]" at levels.v(35)
Info (10041): Inferred latch for "segment[2]" at levels.v(35)
Info (10041): Inferred latch for "segment[1]" at levels.v(35)
Info (10041): Inferred latch for "segment[0]" at levels.v(35)
Info (12128): Elaborating entity "score" for hierarchy "score:inst8"
Warning (10230): Verilog HDL assignment warning at score.v(18): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "freq_divider_1hz" for hierarchy "score:inst8|freq_divider_1hz:comb_3"
Warning (10230): Verilog HDL assignment warning at score.v(47): truncated value with size 32 to match size of target (26)
Info (12128): Elaborating entity "hex_7seg" for hierarchy "score:inst8|hex_7seg:H3"
Warning (10270): Verilog HDL Case Statement warning at score.v(63): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at score.v(63): inferring latch(es) for variable "segment", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "segment[6]" at score.v(63)
Info (10041): Inferred latch for "segment[5]" at score.v(63)
Info (10041): Inferred latch for "segment[4]" at score.v(63)
Info (10041): Inferred latch for "segment[3]" at score.v(63)
Info (10041): Inferred latch for "segment[2]" at score.v(63)
Info (10041): Inferred latch for "segment[1]" at score.v(63)
Info (10041): Inferred latch for "segment[0]" at score.v(63)
Info (12128): Elaborating entity "offsetadder" for hierarchy "offsetadder:inst10"
Warning (10230): Verilog HDL assignment warning at offsetadder.v(9): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "offsetHeli" for hierarchy "offsetHeli:inst27"
Warning (10230): Verilog HDL assignment warning at offsetHeli.v(22): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at offsetHeli.v(26): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "offsetadder" for hierarchy "offsetadder:inst11"
Warning (10230): Verilog HDL assignment warning at offsetadder.v(9): truncated value with size 32 to match size of target (7)
Info (12128): Elaborating entity "offsetHeli" for hierarchy "offsetHeli:inst28"
Warning (10230): Verilog HDL assignment warning at offsetHeli.v(22): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at offsetHeli.v(26): truncated value with size 32 to match size of target (7)
Info (12128): Elaborating entity "directionff" for hierarchy "directionff:inst7"
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Warning (14026): LATCH primitive "score:inst8|hex_7seg:H0|segment[0]" is permanently enabled
Warning (14026): LATCH primitive "score:inst8|hex_7seg:H0|segment[1]" is permanently enabled
Warning (14026): LATCH primitive "score:inst8|hex_7seg:H0|segment[2]" is permanently enabled
Warning (14026): LATCH primitive "score:inst8|hex_7seg:H0|segment[3]" is permanently enabled
Warning (14026): LATCH primitive "score:inst8|hex_7seg:H0|segment[4]" is permanently enabled
Warning (14026): LATCH primitive "score:inst8|hex_7seg:H0|segment[5]" is permanently enabled
Warning (14026): LATCH primitive "score:inst8|hex_7seg:H0|segment[6]" is permanently enabled
Warning (14026): LATCH primitive "score:inst8|hex_7seg:H1|segment[0]" is permanently enabled
Warning (14026): LATCH primitive "score:inst8|hex_7seg:H1|segment[1]" is permanently enabled
Warning (14026): LATCH primitive "score:inst8|hex_7seg:H1|segment[2]" is permanently enabled
Warning (14026): LATCH primitive "score:inst8|hex_7seg:H1|segment[3]" is permanently enabled
Warning (14026): LATCH primitive "score:inst8|hex_7seg:H1|segment[4]" is permanently enabled
Warning (14026): LATCH primitive "score:inst8|hex_7seg:H1|segment[5]" is permanently enabled
Warning (14026): LATCH primitive "score:inst8|hex_7seg:H1|segment[6]" is permanently enabled
Warning (14026): LATCH primitive "score:inst8|hex_7seg:H2|segment[0]" is permanently enabled
Warning (14026): LATCH primitive "score:inst8|hex_7seg:H2|segment[1]" is permanently enabled
Warning (14026): LATCH primitive "score:inst8|hex_7seg:H2|segment[2]" is permanently enabled
Warning (14026): LATCH primitive "score:inst8|hex_7seg:H2|segment[3]" is permanently enabled
Warning (14026): LATCH primitive "score:inst8|hex_7seg:H2|segment[4]" is permanently enabled
Warning (14026): LATCH primitive "score:inst8|hex_7seg:H2|segment[5]" is permanently enabled
Warning (14026): LATCH primitive "score:inst8|hex_7seg:H2|segment[6]" is permanently enabled
Warning (14026): LATCH primitive "score:inst8|hex_7seg:H3|segment[0]" is permanently enabled
Warning (14026): LATCH primitive "score:inst8|hex_7seg:H3|segment[1]" is permanently enabled
Warning (14026): LATCH primitive "score:inst8|hex_7seg:H3|segment[2]" is permanently enabled
Warning (14026): LATCH primitive "score:inst8|hex_7seg:H3|segment[3]" is permanently enabled
Warning (14026): LATCH primitive "score:inst8|hex_7seg:H3|segment[4]" is permanently enabled
Warning (14026): LATCH primitive "score:inst8|hex_7seg:H3|segment[5]" is permanently enabled
Warning (14026): LATCH primitive "score:inst8|hex_7seg:H3|segment[6]" is permanently enabled
Warning (14026): LATCH primitive "levels:inst25|hx_7seg:H4|segment[0]" is permanently enabled
Warning (14026): LATCH primitive "levels:inst25|hx_7seg:H4|segment[1]" is permanently enabled
Warning (14026): LATCH primitive "levels:inst25|hx_7seg:H4|segment[2]" is permanently enabled
Warning (14026): LATCH primitive "levels:inst25|hx_7seg:H4|segment[3]" is permanently enabled
Warning (14026): LATCH primitive "levels:inst25|hx_7seg:H4|segment[4]" is permanently enabled
Warning (14026): LATCH primitive "levels:inst25|hx_7seg:H4|segment[5]" is permanently enabled
Warning (14026): LATCH primitive "levels:inst25|hx_7seg:H4|segment[6]" is permanently enabled
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC" is stuck at VCC
    Warning (13410): Pin "LEDG[1]" is stuck at GND
Info (17049): 8 registers lost all their fanouts during netlist optimizations. The first 8 are displayed below.
    Info (17050): Register "fsm:inst19|y_Q~4" lost all its fanouts during netlist optimizations.
    Info (17050): Register "fsm:inst19|y_Q~5" lost all its fanouts during netlist optimizations.
    Info (17050): Register "fsm:inst19|y_Q~6" lost all its fanouts during netlist optimizations.
    Info (17050): Register "fsm:inst19|y_Q~7" lost all its fanouts during netlist optimizations.
    Info (17050): Register "fsm:inst19|y_Q~8" lost all its fanouts during netlist optimizations.
    Info (17050): Register "fsm:inst19|y_Q~9" lost all its fanouts during netlist optimizations.
    Info (17050): Register "fsm:inst19|y_Q~11" lost all its fanouts during netlist optimizations.
    Info (17050): Register "fsm:inst19|y_Q.J" lost all its fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file //ECFPC11/Homes.new$/pawaraji/Desktop/project_demo/milestone3/animation.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding node "vga_adapter:inst14|vga_pll:mypll|altpll:altpll_component|pll"
Info (21057): Implemented 844 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 72 output pins
    Info (21061): Implemented 752 logic cells
    Info (21064): Implemented 15 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 133 warnings
    Info: Peak virtual memory: 403 megabytes
    Info: Processing ended: Thu Apr 04 15:43:56 2013
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:12


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in //ECFPC11/Homes.new$/pawaraji/Desktop/project_demo/milestone3/animation.map.smsg.


