Analysis & Synthesis report for img_man_MDS
Tue May 28 20:07:14 2013
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state
 12. State Machine - |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state
 13. State Machine - |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st
 14. State Machine - |img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_cur_st
 15. State Machine - |img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1|cur_st
 16. State Machine - |img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|uart_tx:uart_tx_c|cur_st
 17. State Machine - |img_man_MDS|mds_top:inst15|rx_path:rx_path_inst|wbm_cur_st
 18. State Machine - |img_man_MDS|mds_top:inst15|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st
 19. State Machine - |img_man_MDS|mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st
 20. State Machine - |img_man_MDS|mds_top:inst15|sdram_controller:sdr_ctrl|next_state
 21. State Machine - |img_man_MDS|mds_top:inst15|sdram_controller:sdr_ctrl|next_init_state
 22. State Machine - |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st
 23. State Machine - |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cur_st
 24. State Machine - |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|wbs_cur_st
 25. State Machine - |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st
 26. State Machine - |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wbs_cur_st
 27. Registers Protected by Synthesis
 28. Registers Removed During Synthesis
 29. Removed Registers Triggering Further Register Optimizations
 30. General Register Statistics
 31. Inverted Register Statistics
 32. Registers Added for RAM Pass-Through Logic
 33. Multiplexer Restructuring Statistics (Restructuring Performed)
 34. Source assignments for mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated
 35. Source assignments for mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1
 36. Source assignments for mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated
 37. Source assignments for mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1
 38. Source assignments for mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component
 39. Source assignments for mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated
 40. Source assignments for mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p
 41. Source assignments for mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_jgc:wrptr_g1p
 42. Source assignments for mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp
 43. Source assignments for mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram
 44. Source assignments for mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14
 45. Source assignments for mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr
 46. Source assignments for mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp
 47. Source assignments for mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22
 48. Source assignments for mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr
 49. Source assignments for mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp
 50. Source assignments for mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp
 51. Source assignments for mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp
 52. Source assignments for mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28
 53. Source assignments for mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated
 54. Source assignments for mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated
 55. Source assignments for mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|altsyncram:mem_rtl_0|altsyncram_2vg1:auto_generated
 56. Source assignments for mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|altsyncram:mem_rtl_0|altsyncram_8ig1:auto_generated
 57. Source assignments for mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated
 58. Parameter Settings for User Entity Instance: mds_top:inst15
 59. Parameter Settings for User Entity Instance: mds_top:inst15|intercon:intercon_z_inst
 60. Parameter Settings for User Entity Instance: mds_top:inst15|intercon:intercon_y_inst
 61. Parameter Settings for User Entity Instance: mds_top:inst15|intercon_mux:intercon_x_inst
 62. Parameter Settings for User Entity Instance: mds_top:inst15|mem_mng_top:mem_mng_inst
 63. Parameter Settings for User Entity Instance: mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst
 64. Parameter Settings for User Entity Instance: mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component
 65. Parameter Settings for User Entity Instance: mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst
 66. Parameter Settings for User Entity Instance: mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst
 67. Parameter Settings for User Entity Instance: mds_top:inst15|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst
 68. Parameter Settings for User Entity Instance: mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst
 69. Parameter Settings for User Entity Instance: mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component
 70. Parameter Settings for User Entity Instance: mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst
 71. Parameter Settings for User Entity Instance: mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst
 72. Parameter Settings for User Entity Instance: mds_top:inst15|mem_mng_top:mem_mng_inst|gen_reg:gen_reg_type_inst
 73. Parameter Settings for User Entity Instance: mds_top:inst15|mem_mng_top:mem_mng_inst|gen_reg:\dbg_reg_generate:2:gen_reg_dbg_inst
 74. Parameter Settings for User Entity Instance: mds_top:inst15|mem_mng_top:mem_mng_inst|gen_reg:\dbg_reg_generate:1:gen_reg_dbg_inst
 75. Parameter Settings for User Entity Instance: mds_top:inst15|mem_mng_top:mem_mng_inst|gen_reg:\dbg_reg_generate:0:gen_reg_dbg_inst
 76. Parameter Settings for User Entity Instance: mds_top:inst15|mem_mng_top:mem_mng_inst|wbs_reg:wbs_reg_inst
 77. Parameter Settings for User Entity Instance: mds_top:inst15|disp_ctrl_top:disp_ctrl_inst
 78. Parameter Settings for User Entity Instance: mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst
 79. Parameter Settings for User Entity Instance: mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component
 80. Parameter Settings for User Entity Instance: mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst
 81. Parameter Settings for User Entity Instance: mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst
 82. Parameter Settings for User Entity Instance: mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst
 83. Parameter Settings for User Entity Instance: mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_type_inst
 84. Parameter Settings for User Entity Instance: mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|wbs_reg:wbs_reg_inst
 85. Parameter Settings for User Entity Instance: mds_top:inst15|sdram_controller:sdr_ctrl
 86. Parameter Settings for User Entity Instance: mds_top:inst15|rx_path:rx_path_inst
 87. Parameter Settings for User Entity Instance: mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c
 88. Parameter Settings for User Entity Instance: mds_top:inst15|rx_path:rx_path_inst|mp_dec:mp_dec1
 89. Parameter Settings for User Entity Instance: mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1
 90. Parameter Settings for User Entity Instance: mds_top:inst15|rx_path:rx_path_inst|checksum_calc:checksum_inst_dec
 91. Parameter Settings for User Entity Instance: mds_top:inst15|tx_path:tx_path_inst
 92. Parameter Settings for User Entity Instance: mds_top:inst15|tx_path:tx_path_inst|uart_tx:uart_tx_c
 93. Parameter Settings for User Entity Instance: mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1
 94. Parameter Settings for User Entity Instance: mds_top:inst15|tx_path:tx_path_inst|checksum_calc:checksum_inst_enc
 95. Parameter Settings for User Entity Instance: mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1
 96. Parameter Settings for User Entity Instance: mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1
 97. Parameter Settings for User Entity Instance: mds_top:inst15|tx_path:tx_path_inst|gen_reg:gen_reg_type_inst
 98. Parameter Settings for User Entity Instance: mds_top:inst15|tx_path:tx_path_inst|gen_reg:gen_dbg_cmd_reg_inst
 99. Parameter Settings for User Entity Instance: mds_top:inst15|tx_path:tx_path_inst|gen_reg:gen_reg_addr_reg_inst
100. Parameter Settings for User Entity Instance: mds_top:inst15|tx_path:tx_path_inst|gen_reg:\rd_burst_reg_generate:1:gen_rd_burst_reg_inst
101. Parameter Settings for User Entity Instance: mds_top:inst15|tx_path:tx_path_inst|gen_reg:\rd_burst_reg_generate:0:gen_rd_burst_reg_inst
102. Parameter Settings for User Entity Instance: mds_top:inst15|tx_path:tx_path_inst|wbs_reg:wbs_reg_inst
103. Parameter Settings for User Entity Instance: mds_top:inst15|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst
104. Parameter Settings for User Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst
105. Parameter Settings for User Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst
106. Parameter Settings for User Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst
107. Parameter Settings for User Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst
108. Parameter Settings for User Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst
109. Parameter Settings for User Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|bilinear:bilinear_inst
110. Parameter Settings for User Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:gen_reg_type_inst
111. Parameter Settings for User Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\cos_reg_generate:1:gen_reg_dbg_inst
112. Parameter Settings for User Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\cos_reg_generate:0:gen_reg_dbg_inst
113. Parameter Settings for User Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\sin_reg_generate:1:gen_reg_dbg_inst
114. Parameter Settings for User Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\sin_reg_generate:0:gen_reg_dbg_inst
115. Parameter Settings for User Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\x_start_reg_generate:1:gen_reg_dbg_inst
116. Parameter Settings for User Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\x_start_reg_generate:0:gen_reg_dbg_inst
117. Parameter Settings for User Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\y_start_reg_generate:1:gen_reg_dbg_inst
118. Parameter Settings for User Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\y_start_reg_generate:0:gen_reg_dbg_inst
119. Parameter Settings for User Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\zoom_reg_generate:1:gen_reg_dbg_inst
120. Parameter Settings for User Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\zoom_reg_generate:0:gen_reg_dbg_inst
121. Parameter Settings for User Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|wbs_reg:wbs_reg_inst
122. Parameter Settings for User Entity Instance: global_nets_top:inst
123. Parameter Settings for User Entity Instance: global_nets_top:inst|clk_blk_top:clk_blk_inst|pll:pll_inst|altpll:altpll_component
124. Parameter Settings for User Entity Instance: global_nets_top:inst|reset_blk_top:reset_blk_inst
125. Parameter Settings for User Entity Instance: global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst
126. Parameter Settings for User Entity Instance: global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst
127. Parameter Settings for User Entity Instance: global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst
128. Parameter Settings for User Entity Instance: global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst
129. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
130. Parameter Settings for Inferred Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0
131. Parameter Settings for Inferred Entity Instance: mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0
132. Parameter Settings for Inferred Entity Instance: mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|altsyncram:mem_rtl_0
133. Parameter Settings for Inferred Entity Instance: mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|altsyncram:mem_rtl_0
134. Parameter Settings for Inferred Entity Instance: mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0
135. Parameter Settings for Inferred Entity Instance: mds_top:inst15|intercon:intercon_y_inst|lpm_divide:Mod0
136. Parameter Settings for Inferred Entity Instance: mds_top:inst15|intercon:intercon_z_inst|lpm_divide:Mod0
137. Parameter Settings for Inferred Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|bilinear:bilinear_inst|lpm_mult:Mult5
138. Parameter Settings for Inferred Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|bilinear:bilinear_inst|lpm_mult:Mult4
139. Parameter Settings for Inferred Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|bilinear:bilinear_inst|lpm_mult:Mult3
140. Parameter Settings for Inferred Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|bilinear:bilinear_inst|lpm_mult:Mult2
141. Parameter Settings for Inferred Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|bilinear:bilinear_inst|lpm_mult:Mult1
142. Parameter Settings for Inferred Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|bilinear:bilinear_inst|lpm_mult:Mult0
143. Parameter Settings for Inferred Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|lpm_mult:Mult3
144. Parameter Settings for Inferred Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|lpm_mult:Mult1
145. Parameter Settings for Inferred Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|lpm_mult:Mult7
146. Parameter Settings for Inferred Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|lpm_mult:Mult5
147. Parameter Settings for Inferred Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|lpm_mult:Mult2
148. Parameter Settings for Inferred Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|lpm_mult:Mult0
149. altsyncram Parameter Settings by Entity Instance
150. dcfifo Parameter Settings by Entity Instance
151. altpll Parameter Settings by Entity Instance
152. lpm_mult Parameter Settings by Entity Instance
153. Port Connectivity Checks: "mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\zoom_reg_generate:0:gen_reg_dbg_inst"
154. Port Connectivity Checks: "mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\zoom_reg_generate:1:gen_reg_dbg_inst"
155. Port Connectivity Checks: "mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\y_start_reg_generate:0:gen_reg_dbg_inst"
156. Port Connectivity Checks: "mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\y_start_reg_generate:1:gen_reg_dbg_inst"
157. Port Connectivity Checks: "mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\x_start_reg_generate:0:gen_reg_dbg_inst"
158. Port Connectivity Checks: "mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\x_start_reg_generate:1:gen_reg_dbg_inst"
159. Port Connectivity Checks: "mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\sin_reg_generate:0:gen_reg_dbg_inst"
160. Port Connectivity Checks: "mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\sin_reg_generate:1:gen_reg_dbg_inst"
161. Port Connectivity Checks: "mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\cos_reg_generate:0:gen_reg_dbg_inst"
162. Port Connectivity Checks: "mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\cos_reg_generate:1:gen_reg_dbg_inst"
163. Port Connectivity Checks: "mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:gen_reg_type_inst"
164. Port Connectivity Checks: "mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst"
165. Port Connectivity Checks: "mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst"
166. Port Connectivity Checks: "mds_top:inst15|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst"
167. Port Connectivity Checks: "mds_top:inst15|tx_path:tx_path_inst|gen_reg:\rd_burst_reg_generate:0:gen_rd_burst_reg_inst"
168. Port Connectivity Checks: "mds_top:inst15|tx_path:tx_path_inst|gen_reg:\rd_burst_reg_generate:1:gen_rd_burst_reg_inst"
169. Port Connectivity Checks: "mds_top:inst15|tx_path:tx_path_inst|gen_reg:gen_reg_addr_reg_inst"
170. Port Connectivity Checks: "mds_top:inst15|tx_path:tx_path_inst|gen_reg:gen_reg_type_inst"
171. Port Connectivity Checks: "mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1"
172. Port Connectivity Checks: "mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1"
173. Port Connectivity Checks: "mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1"
174. Port Connectivity Checks: "mds_top:inst15|rx_path:rx_path_inst|mp_dec:mp_dec1"
175. Port Connectivity Checks: "mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c"
176. Port Connectivity Checks: "mds_top:inst15|sdram_controller:sdr_ctrl"
177. Port Connectivity Checks: "mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_type_inst"
178. Port Connectivity Checks: "mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst"
179. Port Connectivity Checks: "mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst"
180. Port Connectivity Checks: "mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst"
181. Port Connectivity Checks: "mds_top:inst15|mem_mng_top:mem_mng_inst|gen_reg:\dbg_reg_generate:0:gen_reg_dbg_inst"
182. Port Connectivity Checks: "mds_top:inst15|mem_mng_top:mem_mng_inst|gen_reg:\dbg_reg_generate:1:gen_reg_dbg_inst"
183. Port Connectivity Checks: "mds_top:inst15|mem_mng_top:mem_mng_inst|gen_reg:\dbg_reg_generate:2:gen_reg_dbg_inst"
184. Port Connectivity Checks: "mds_top:inst15|mem_mng_top:mem_mng_inst|gen_reg:gen_reg_type_inst"
185. Port Connectivity Checks: "mds_top:inst15|intercon_mux:intercon_x_inst"
186. Port Connectivity Checks: "mds_top:inst15|intercon:intercon_y_inst"
187. SignalTap II Logic Analyzer Settings
188. Elapsed Time Per Partition
189. Connections to In-System Debugging Instance "auto_signaltap_0"
190. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue May 28 20:07:13 2013     ;
; Quartus II 64-Bit Version          ; 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name                      ; img_man_MDS                               ;
; Top-level Entity Name              ; img_man_MDS                               ;
; Family                             ; Cyclone II                                ;
; Total logic elements               ; 6,541                                     ;
;     Total combinational functions  ; 4,502                                     ;
;     Dedicated logic registers      ; 4,188                                     ;
; Total registers                    ; 4188                                      ;
; Total pins                         ; 148                                       ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 290,888                                   ;
; Embedded Multiplier 9-bit elements ; 24                                        ;
; Total PLLs                         ; 1                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; img_man_MDS        ; img_man_MDS        ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                               ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                              ; Library ;
+--------------------------------------------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------------+---------+
; ../VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd                                    ; yes             ; User VHDL File                     ; P:/image-rotation-technion-ee/VHDL/Design/Video/VESA/vesa_gen_ctrl.vhd                                    ;         ;
; ../VHDL/Design/Video/VESA/synthetic_frame_generator.vhd                        ; yes             ; User VHDL File                     ; P:/image-rotation-technion-ee/VHDL/Design/Video/VESA/synthetic_frame_generator.vhd                        ;         ;
; ../VHDL/Design/Video/Pixel_Manager/pixel_mng.vhd                               ; yes             ; User VHDL File                     ; P:/image-rotation-technion-ee/VHDL/Design/Video/Pixel_Manager/pixel_mng.vhd                               ;         ;
; ../VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd                  ; yes             ; User VHDL File                     ; P:/image-rotation-technion-ee/VHDL/Design/Video/Display_Controller_Top/disp_ctrl_top.vhd                  ;         ;
; ../VHDL/Design/Top Block/tx_path_wbm/tx_path_wbm.vhd                           ; yes             ; User VHDL File                     ; P:/image-rotation-technion-ee/VHDL/Design/Top Block/tx_path_wbm/tx_path_wbm.vhd                           ;         ;
; ../VHDL/Design/Top Block/tx_path.vhd                                           ; yes             ; User VHDL File                     ; P:/image-rotation-technion-ee/VHDL/Design/Top Block/tx_path.vhd                                           ;         ;
; ../VHDL/Design/Top Block/rx_path.vhd                                           ; yes             ; User VHDL File                     ; P:/image-rotation-technion-ee/VHDL/Design/Top Block/rx_path.vhd                                           ;         ;
; ../VHDL/Design/Top Block/mds_top.vhd                                           ; yes             ; User VHDL File                     ; P:/image-rotation-technion-ee/VHDL/Design/Top Block/mds_top.vhd                                           ;         ;
; ../VHDL/Design/Misc/Intercon/intercon_pkg.vhd                                  ; yes             ; User VHDL File                     ; P:/image-rotation-technion-ee/VHDL/Design/Misc/Intercon/intercon_pkg.vhd                                  ;         ;
; ../VHDL/Design/Misc/Intercon/intercon_mux.vhd                                  ; yes             ; User VHDL File                     ; P:/image-rotation-technion-ee/VHDL/Design/Misc/Intercon/intercon_mux.vhd                                  ;         ;
; ../VHDL/Design/Misc/Intercon/intercon.vhd                                      ; yes             ; User VHDL File                     ; P:/image-rotation-technion-ee/VHDL/Design/Misc/Intercon/intercon.vhd                                      ;         ;
; ../VHDL/Design/Misc/Altera_DE2/7Segment_Display/Hexss.vhd                      ; yes             ; User VHDL File                     ; P:/image-rotation-technion-ee/VHDL/Design/Misc/Altera_DE2/7Segment_Display/Hexss.vhd                      ;         ;
; ../VHDL/Design/Memory/Registers/wbs_reg.vhd                                    ; yes             ; User VHDL File                     ; P:/image-rotation-technion-ee/VHDL/Design/Memory/Registers/wbs_reg.vhd                                    ;         ;
; ../VHDL/Design/Memory/Registers/gen_reg.vhd                                    ; yes             ; User VHDL File                     ; P:/image-rotation-technion-ee/VHDL/Design/Memory/Registers/gen_reg.vhd                                    ;         ;
; ../VHDL/Design/Memory/RAM/ram_simple.vhd                                       ; yes             ; User VHDL File                     ; P:/image-rotation-technion-ee/VHDL/Design/Memory/RAM/ram_simple.vhd                                       ;         ;
; ../VHDL/Design/Memory/RAM/ram_generic_pkg.vhd                                  ; yes             ; User VHDL File                     ; P:/image-rotation-technion-ee/VHDL/Design/Memory/RAM/ram_generic_pkg.vhd                                  ;         ;
; ../VHDL/Design/Memory/RAM/ram_generic.vhd                                      ; yes             ; User VHDL File                     ; P:/image-rotation-technion-ee/VHDL/Design/Memory/RAM/ram_generic.vhd                                      ;         ;
; ../VHDL/Design/Memory/RAM/altera_16to8_dc_ram.vhd                              ; yes             ; User Wizard-Generated File         ; P:/image-rotation-technion-ee/VHDL/Design/Memory/RAM/altera_16to8_dc_ram.vhd                              ;         ;
; ../VHDL/Design/Memory/RAM/altera_8to16_dc_ram.vhd                              ; yes             ; User Wizard-Generated File         ; P:/image-rotation-technion-ee/VHDL/Design/Memory/RAM/altera_8to16_dc_ram.vhd                              ;         ;
; ../VHDL/Design/Memory/Memory_Management/Memory_Management_Top/mem_mng_top.vhd  ; yes             ; User VHDL File                     ; P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Memory_Management_Top/mem_mng_top.vhd  ;         ;
; ../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr_wbs.vhd        ; yes             ; User VHDL File                     ; P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr_wbs.vhd        ;         ;
; ../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr_wbm.vhd        ; yes             ; User VHDL File                     ; P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr_wbm.vhd        ;         ;
; ../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr.vhd            ; yes             ; User VHDL File                     ; P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Wr/mem_ctrl_wr.vhd            ;         ;
; ../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd_wbs.vhd        ; yes             ; User VHDL File                     ; P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd_wbs.vhd        ;         ;
; ../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd_wbm.vhd        ; yes             ; User VHDL File                     ; P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd_wbm.vhd        ;         ;
; ../VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd.vhd            ; yes             ; User VHDL File                     ; P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Mem_Ctrl_Rd/mem_ctrl_rd.vhd            ;         ;
; ../VHDL/Design/Memory/Memory_Management/Arbiter/mem_mng_arbiter.vhd            ; yes             ; User VHDL File                     ; P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Management/Arbiter/mem_mng_arbiter.vhd            ;         ;
; ../VHDL/Design/Memory/Memory_Controllers/SDRAM_Controller/sdram_controller.vhd ; yes             ; User VHDL File                     ; P:/image-rotation-technion-ee/VHDL/Design/Memory/Memory_Controllers/SDRAM_Controller/sdram_controller.vhd ;         ;
; ../VHDL/Design/Memory/FIFO/general_fifo.vhd                                    ; yes             ; User VHDL File                     ; P:/image-rotation-technion-ee/VHDL/Design/Memory/FIFO/general_fifo.vhd                                    ;         ;
; ../VHDL/Design/Memory/FIFO/dc_fifo.vhd                                         ; yes             ; User Wizard-Generated File         ; P:/image-rotation-technion-ee/VHDL/Design/Memory/FIFO/dc_fifo.vhd                                         ;         ;
; ../VHDL/Design/Image_Maniplation/img_man_top.vhd                               ; yes             ; User VHDL File                     ; P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_top.vhd                               ;         ;
; ../VHDL/Design/Image_Maniplation/img_man_manager.vhd                           ; yes             ; User VHDL File                     ; P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/img_man_manager.vhd                           ;         ;
; ../VHDL/Design/Image_Maniplation/bilinear.vhd                                  ; yes             ; User VHDL File                     ; P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/bilinear.vhd                                  ;         ;
; ../VHDL/Design/Image_Maniplation/addr_calc.vhd                                 ; yes             ; User VHDL File                     ; P:/image-rotation-technion-ee/VHDL/Design/Image_Maniplation/addr_calc.vhd                                 ;         ;
; ../VHDL/Design/Global_Nets/Global_Nets_Top/global_nets_top.vhd                 ; yes             ; User VHDL File                     ; P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Global_Nets_Top/global_nets_top.vhd                 ;         ;
; ../VHDL/Design/Global_Nets/Reset_Block/sync_rst_gen.vhd                        ; yes             ; User VHDL File                     ; P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Reset_Block/sync_rst_gen.vhd                        ;         ;
; ../VHDL/Design/Global_Nets/Reset_Block/reset_debouncer.vhd                     ; yes             ; User VHDL File                     ; P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Reset_Block/reset_debouncer.vhd                     ;         ;
; ../VHDL/Design/Global_Nets/Reset_Block/reset_blk_top.vhd                       ; yes             ; User VHDL File                     ; P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Reset_Block/reset_blk_top.vhd                       ;         ;
; ../VHDL/Design/Global_Nets/Clock_Block/pll.vhd                                 ; yes             ; User Wizard-Generated File         ; P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Clock_Block/pll.vhd                                 ;         ;
; ../VHDL/Design/Global_Nets/Clock_Block/clk_blk_top.vhd                         ; yes             ; User VHDL File                     ; P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Clock_Block/clk_blk_top.vhd                         ;         ;
; ../VHDL/Design/CRC/CheckSum/checksum_calc.vhd                                  ; yes             ; User VHDL File                     ; P:/image-rotation-technion-ee/VHDL/Design/CRC/CheckSum/checksum_calc.vhd                                  ;         ;
; ../VHDL/Design/Communication/Serial/UART/TX/uart_tx.vhd                        ; yes             ; User VHDL File                     ; P:/image-rotation-technion-ee/VHDL/Design/Communication/Serial/UART/TX/uart_tx.vhd                        ;         ;
; ../VHDL/Design/Communication/Serial/UART/RX/uart_rx.vhd                        ; yes             ; User VHDL File                     ; P:/image-rotation-technion-ee/VHDL/Design/Communication/Serial/UART/RX/uart_rx.vhd                        ;         ;
; ../VHDL/Design/Bus/Message_Packs/Encoder/mp_enc.vhd                            ; yes             ; User VHDL File                     ; P:/image-rotation-technion-ee/VHDL/Design/Bus/Message_Packs/Encoder/mp_enc.vhd                            ;         ;
; ../VHDL/Design/Bus/Message_Packs/Decoder/mp_dec.vhd                            ; yes             ; User VHDL File                     ; P:/image-rotation-technion-ee/VHDL/Design/Bus/Message_Packs/Decoder/mp_dec.vhd                            ;         ;
; ../VHDL/Design/Video/VESA/img_man_MDS.bdf                                      ; yes             ; User Block Diagram/Schematic File  ; P:/image-rotation-technion-ee/VHDL/Design/Video/VESA/img_man_MDS.bdf                                      ;         ;
; altsyncram.tdf                                                                 ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf                                             ;         ;
; stratix_ram_block.inc                                                          ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                      ;         ;
; lpm_mux.inc                                                                    ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_mux.inc                                                ;         ;
; lpm_decode.inc                                                                 ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_decode.inc                                             ;         ;
; aglobal121.inc                                                                 ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/aglobal121.inc                                             ;         ;
; a_rdenreg.inc                                                                  ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/a_rdenreg.inc                                              ;         ;
; altrom.inc                                                                     ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/altrom.inc                                                 ;         ;
; altram.inc                                                                     ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/altram.inc                                                 ;         ;
; altdpram.inc                                                                   ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/altdpram.inc                                               ;         ;
; db/altsyncram_a4l1.tdf                                                         ; yes             ; Auto-Generated Megafunction        ; P:/image-rotation-technion-ee/Quartus/db/altsyncram_a4l1.tdf                                              ;         ;
; db/altsyncram_s8l1.tdf                                                         ; yes             ; Auto-Generated Megafunction        ; P:/image-rotation-technion-ee/Quartus/db/altsyncram_s8l1.tdf                                              ;         ;
; db/altsyncram_b4l1.tdf                                                         ; yes             ; Auto-Generated Megafunction        ; P:/image-rotation-technion-ee/Quartus/db/altsyncram_b4l1.tdf                                              ;         ;
; db/altsyncram_t8l1.tdf                                                         ; yes             ; Auto-Generated Megafunction        ; P:/image-rotation-technion-ee/Quartus/db/altsyncram_t8l1.tdf                                              ;         ;
; dcfifo.tdf                                                                     ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf                                                 ;         ;
; lpm_counter.inc                                                                ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_counter.inc                                            ;         ;
; lpm_add_sub.inc                                                                ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                            ;         ;
; a_graycounter.inc                                                              ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/a_graycounter.inc                                          ;         ;
; a_fefifo.inc                                                                   ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/a_fefifo.inc                                               ;         ;
; a_gray2bin.inc                                                                 ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/a_gray2bin.inc                                             ;         ;
; dffpipe.inc                                                                    ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/dffpipe.inc                                                ;         ;
; alt_sync_fifo.inc                                                              ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                          ;         ;
; lpm_compare.inc                                                                ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_compare.inc                                            ;         ;
; altsyncram_fifo.inc                                                            ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                        ;         ;
; db/dcfifo_k3n1.tdf                                                             ; yes             ; Auto-Generated Megafunction        ; P:/image-rotation-technion-ee/Quartus/db/dcfifo_k3n1.tdf                                                  ;         ;
; db/a_gray2bin_odb.tdf                                                          ; yes             ; Auto-Generated Megafunction        ; P:/image-rotation-technion-ee/Quartus/db/a_gray2bin_odb.tdf                                               ;         ;
; db/a_graycounter_s96.tdf                                                       ; yes             ; Auto-Generated Megafunction        ; P:/image-rotation-technion-ee/Quartus/db/a_graycounter_s96.tdf                                            ;         ;
; db/a_graycounter_jgc.tdf                                                       ; yes             ; Auto-Generated Megafunction        ; P:/image-rotation-technion-ee/Quartus/db/a_graycounter_jgc.tdf                                            ;         ;
; db/a_graycounter_igc.tdf                                                       ; yes             ; Auto-Generated Megafunction        ; P:/image-rotation-technion-ee/Quartus/db/a_graycounter_igc.tdf                                            ;         ;
; db/altsyncram_1p61.tdf                                                         ; yes             ; Auto-Generated Megafunction        ; P:/image-rotation-technion-ee/Quartus/db/altsyncram_1p61.tdf                                              ;         ;
; db/altsyncram_dve1.tdf                                                         ; yes             ; Auto-Generated Megafunction        ; P:/image-rotation-technion-ee/Quartus/db/altsyncram_dve1.tdf                                              ;         ;
; db/decode_o37.tdf                                                              ; yes             ; Auto-Generated Megafunction        ; P:/image-rotation-technion-ee/Quartus/db/decode_o37.tdf                                                   ;         ;
; db/mux_8u7.tdf                                                                 ; yes             ; Auto-Generated Megafunction        ; P:/image-rotation-technion-ee/Quartus/db/mux_8u7.tdf                                                      ;         ;
; db/dffpipe_ahe.tdf                                                             ; yes             ; Auto-Generated Megafunction        ; P:/image-rotation-technion-ee/Quartus/db/dffpipe_ahe.tdf                                                  ;         ;
; db/alt_synch_pipe_vdb.tdf                                                      ; yes             ; Auto-Generated Megafunction        ; P:/image-rotation-technion-ee/Quartus/db/alt_synch_pipe_vdb.tdf                                           ;         ;
; db/dffpipe_te9.tdf                                                             ; yes             ; Auto-Generated Megafunction        ; P:/image-rotation-technion-ee/Quartus/db/dffpipe_te9.tdf                                                  ;         ;
; db/dffpipe_9d9.tdf                                                             ; yes             ; Auto-Generated Megafunction        ; P:/image-rotation-technion-ee/Quartus/db/dffpipe_9d9.tdf                                                  ;         ;
; db/dffpipe_se9.tdf                                                             ; yes             ; Auto-Generated Megafunction        ; P:/image-rotation-technion-ee/Quartus/db/dffpipe_se9.tdf                                                  ;         ;
; db/alt_synch_pipe_3e8.tdf                                                      ; yes             ; Auto-Generated Megafunction        ; P:/image-rotation-technion-ee/Quartus/db/alt_synch_pipe_3e8.tdf                                           ;         ;
; db/dffpipe_ue9.tdf                                                             ; yes             ; Auto-Generated Megafunction        ; P:/image-rotation-technion-ee/Quartus/db/dffpipe_ue9.tdf                                                  ;         ;
; db/cmpr_r16.tdf                                                                ; yes             ; Auto-Generated Megafunction        ; P:/image-rotation-technion-ee/Quartus/db/cmpr_r16.tdf                                                     ;         ;
; db/mux_1u7.tdf                                                                 ; yes             ; Auto-Generated Megafunction        ; P:/image-rotation-technion-ee/Quartus/db/mux_1u7.tdf                                                      ;         ;
; altpll.tdf                                                                     ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf                                                 ;         ;
; stratix_pll.inc                                                                ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/stratix_pll.inc                                            ;         ;
; stratixii_pll.inc                                                              ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/stratixii_pll.inc                                          ;         ;
; cycloneii_pll.inc                                                              ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                          ;         ;
; sld_signaltap.vhd                                                              ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                          ;         ;
; sld_signaltap_impl.vhd                                                         ; yes             ; Encrypted Megafunction             ; c:/altera/12.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                     ;         ;
; sld_ela_control.vhd                                                            ; yes             ; Encrypted Megafunction             ; c:/altera/12.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                        ;         ;
; lpm_shiftreg.tdf                                                               ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                           ;         ;
; lpm_constant.inc                                                               ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_constant.inc                                           ;         ;
; dffeea.inc                                                                     ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/dffeea.inc                                                 ;         ;
; sld_mbpmg.vhd                                                                  ; yes             ; Encrypted Megafunction             ; c:/altera/12.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                              ;         ;
; sld_ela_trigger_flow_mgr.vhd                                                   ; yes             ; Encrypted Megafunction             ; c:/altera/12.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                               ;         ;
; sld_buffer_manager.vhd                                                         ; yes             ; Encrypted Megafunction             ; c:/altera/12.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                     ;         ;
; db/altsyncram_ks14.tdf                                                         ; yes             ; Auto-Generated Megafunction        ; P:/image-rotation-technion-ee/Quartus/db/altsyncram_ks14.tdf                                              ;         ;
; db/altsyncram_sgq1.tdf                                                         ; yes             ; Auto-Generated Megafunction        ; P:/image-rotation-technion-ee/Quartus/db/altsyncram_sgq1.tdf                                              ;         ;
; altdpram.tdf                                                                   ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/altdpram.tdf                                               ;         ;
; memmodes.inc                                                                   ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/others/maxplus2/memmodes.inc                                             ;         ;
; a_hdffe.inc                                                                    ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/a_hdffe.inc                                                ;         ;
; alt_le_rden_reg.inc                                                            ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                        ;         ;
; altsyncram.inc                                                                 ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.inc                                             ;         ;
; lpm_mux.tdf                                                                    ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                ;         ;
; muxlut.inc                                                                     ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/muxlut.inc                                                 ;         ;
; bypassff.inc                                                                   ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/bypassff.inc                                               ;         ;
; altshift.inc                                                                   ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/altshift.inc                                               ;         ;
; db/mux_9oc.tdf                                                                 ; yes             ; Auto-Generated Megafunction        ; P:/image-rotation-technion-ee/Quartus/db/mux_9oc.tdf                                                      ;         ;
; lpm_decode.tdf                                                                 ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_decode.tdf                                             ;         ;
; declut.inc                                                                     ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/declut.inc                                                 ;         ;
; db/decode_rqf.tdf                                                              ; yes             ; Auto-Generated Megafunction        ; P:/image-rotation-technion-ee/Quartus/db/decode_rqf.tdf                                                   ;         ;
; lpm_counter.tdf                                                                ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_counter.tdf                                            ;         ;
; cmpconst.inc                                                                   ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/cmpconst.inc                                               ;         ;
; alt_counter_stratix.inc                                                        ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                    ;         ;
; db/cntr_1ci.tdf                                                                ; yes             ; Auto-Generated Megafunction        ; P:/image-rotation-technion-ee/Quartus/db/cntr_1ci.tdf                                                     ;         ;
; db/cmpr_bcc.tdf                                                                ; yes             ; Auto-Generated Megafunction        ; P:/image-rotation-technion-ee/Quartus/db/cmpr_bcc.tdf                                                     ;         ;
; db/cntr_u4j.tdf                                                                ; yes             ; Auto-Generated Megafunction        ; P:/image-rotation-technion-ee/Quartus/db/cntr_u4j.tdf                                                     ;         ;
; db/cntr_sbi.tdf                                                                ; yes             ; Auto-Generated Megafunction        ; P:/image-rotation-technion-ee/Quartus/db/cntr_sbi.tdf                                                     ;         ;
; db/cmpr_9cc.tdf                                                                ; yes             ; Auto-Generated Megafunction        ; P:/image-rotation-technion-ee/Quartus/db/cmpr_9cc.tdf                                                     ;         ;
; db/cntr_gui.tdf                                                                ; yes             ; Auto-Generated Megafunction        ; P:/image-rotation-technion-ee/Quartus/db/cntr_gui.tdf                                                     ;         ;
; db/cmpr_5cc.tdf                                                                ; yes             ; Auto-Generated Megafunction        ; P:/image-rotation-technion-ee/Quartus/db/cmpr_5cc.tdf                                                     ;         ;
; sld_rom_sr.vhd                                                                 ; yes             ; Encrypted Megafunction             ; c:/altera/12.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                             ;         ;
; sld_hub.vhd                                                                    ; yes             ; Encrypted Megafunction             ; c:/altera/12.1/quartus/libraries/megafunctions/sld_hub.vhd                                                ;         ;
; sld_jtag_hub.vhd                                                               ; yes             ; Encrypted Megafunction             ; c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                           ;         ;
; db/altsyncram_utg1.tdf                                                         ; yes             ; Auto-Generated Megafunction        ; P:/image-rotation-technion-ee/Quartus/db/altsyncram_utg1.tdf                                              ;         ;
; db/altsyncram_2vg1.tdf                                                         ; yes             ; Auto-Generated Megafunction        ; P:/image-rotation-technion-ee/Quartus/db/altsyncram_2vg1.tdf                                              ;         ;
; db/decode_1oa.tdf                                                              ; yes             ; Auto-Generated Megafunction        ; P:/image-rotation-technion-ee/Quartus/db/decode_1oa.tdf                                                   ;         ;
; db/mux_hib.tdf                                                                 ; yes             ; Auto-Generated Megafunction        ; P:/image-rotation-technion-ee/Quartus/db/mux_hib.tdf                                                      ;         ;
; db/altsyncram_8ig1.tdf                                                         ; yes             ; Auto-Generated Megafunction        ; P:/image-rotation-technion-ee/Quartus/db/altsyncram_8ig1.tdf                                              ;         ;
; db/altsyncram_5di1.tdf                                                         ; yes             ; Auto-Generated Megafunction        ; P:/image-rotation-technion-ee/Quartus/db/altsyncram_5di1.tdf                                              ;         ;
; lpm_divide.tdf                                                                 ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_divide.tdf                                             ;         ;
; abs_divider.inc                                                                ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/abs_divider.inc                                            ;         ;
; sign_div_unsign.inc                                                            ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                        ;         ;
; db/lpm_divide_u4m.tdf                                                          ; yes             ; Auto-Generated Megafunction        ; P:/image-rotation-technion-ee/Quartus/db/lpm_divide_u4m.tdf                                               ;         ;
; db/sign_div_unsign_5kh.tdf                                                     ; yes             ; Auto-Generated Megafunction        ; P:/image-rotation-technion-ee/Quartus/db/sign_div_unsign_5kh.tdf                                          ;         ;
; db/alt_u_div_cve.tdf                                                           ; yes             ; Auto-Generated Megafunction        ; P:/image-rotation-technion-ee/Quartus/db/alt_u_div_cve.tdf                                                ;         ;
; db/add_sub_lkc.tdf                                                             ; yes             ; Auto-Generated Megafunction        ; P:/image-rotation-technion-ee/Quartus/db/add_sub_lkc.tdf                                                  ;         ;
; db/add_sub_mkc.tdf                                                             ; yes             ; Auto-Generated Megafunction        ; P:/image-rotation-technion-ee/Quartus/db/add_sub_mkc.tdf                                                  ;         ;
; lpm_mult.tdf                                                                   ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_mult.tdf                                               ;         ;
; multcore.inc                                                                   ; yes             ; Megafunction                       ; c:/altera/12.1/quartus/libraries/megafunctions/multcore.inc                                               ;         ;
; db/mult_27t.tdf                                                                ; yes             ; Auto-Generated Megafunction        ; P:/image-rotation-technion-ee/Quartus/db/mult_27t.tdf                                                     ;         ;
; db/mult_m5t.tdf                                                                ; yes             ; Auto-Generated Megafunction        ; P:/image-rotation-technion-ee/Quartus/db/mult_m5t.tdf                                                     ;         ;
; db/mult_90t.tdf                                                                ; yes             ; Auto-Generated Megafunction        ; P:/image-rotation-technion-ee/Quartus/db/mult_90t.tdf                                                     ;         ;
; db/mult_a0t.tdf                                                                ; yes             ; Auto-Generated Megafunction        ; P:/image-rotation-technion-ee/Quartus/db/mult_a0t.tdf                                                     ;         ;
+--------------------------------------------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 6,541  ;
;                                             ;        ;
; Total combinational functions               ; 4502   ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 1910   ;
;     -- 3 input functions                    ; 1159   ;
;     -- <=2 input functions                  ; 1433   ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 3310   ;
;     -- arithmetic mode                      ; 1192   ;
;                                             ;        ;
; Total registers                             ; 4188   ;
;     -- Dedicated logic registers            ; 4188   ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 148    ;
; Total memory bits                           ; 290888 ;
; Embedded Multiplier 9-bit elements          ; 24     ;
; Total PLLs                                  ; 1      ;
;     -- PLLs                                 ; 1      ;
;                                             ;        ;
; Maximum fan-out                             ; 3804   ;
; Total fan-out                               ; 32799  ;
; Average fan-out                             ; 3.63   ;
+---------------------------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                               ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |img_man_MDS                                                                                            ; 4502 (3)          ; 4188 (0)     ; 290888      ; 24           ; 8       ; 8         ; 148  ; 0            ; |img_man_MDS                                                                                                                                                                                                                                                                                                                                      ;              ;
;    |global_nets_top:inst|                                                                               ; 4 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|global_nets_top:inst                                                                                                                                                                                                                                                                                                                 ;              ;
;       |clk_blk_top:clk_blk_inst|                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|global_nets_top:inst|clk_blk_top:clk_blk_inst                                                                                                                                                                                                                                                                                        ;              ;
;          |pll:pll_inst|                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|global_nets_top:inst|clk_blk_top:clk_blk_inst|pll:pll_inst                                                                                                                                                                                                                                                                           ;              ;
;             |altpll:altpll_component|                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|global_nets_top:inst|clk_blk_top:clk_blk_inst|pll:pll_inst|altpll:altpll_component                                                                                                                                                                                                                                                   ;              ;
;       |reset_blk_top:reset_blk_inst|                                                                    ; 4 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|global_nets_top:inst|reset_blk_top:reset_blk_inst                                                                                                                                                                                                                                                                                    ;              ;
;          |reset_debouncer:rst_deb_inst|                                                                 ; 4 (4)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst                                                                                                                                                                                                                                                       ;              ;
;          |sync_rst_gen:sync_rst_sdram_inst|                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst                                                                                                                                                                                                                                                   ;              ;
;          |sync_rst_gen:sync_rst_sys_inst|                                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst                                                                                                                                                                                                                                                     ;              ;
;          |sync_rst_gen:sync_rst_vesa_inst|                                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst                                                                                                                                                                                                                                                    ;              ;
;    |hexss:inst14|                                                                                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|hexss:inst14                                                                                                                                                                                                                                                                                                                         ;              ;
;    |hexss:inst3|                                                                                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|hexss:inst3                                                                                                                                                                                                                                                                                                                          ;              ;
;    |hexss:inst4|                                                                                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|hexss:inst4                                                                                                                                                                                                                                                                                                                          ;              ;
;    |hexss:inst5|                                                                                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|hexss:inst5                                                                                                                                                                                                                                                                                                                          ;              ;
;    |hexss:inst6|                                                                                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|hexss:inst6                                                                                                                                                                                                                                                                                                                          ;              ;
;    |hexss:inst7|                                                                                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|hexss:inst7                                                                                                                                                                                                                                                                                                                          ;              ;
;    |hexss:inst8|                                                                                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|hexss:inst8                                                                                                                                                                                                                                                                                                                          ;              ;
;    |hexss:inst9|                                                                                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|hexss:inst9                                                                                                                                                                                                                                                                                                                          ;              ;
;    |mds_top:inst15|                                                                                     ; 3799 (0)          ; 2932 (0)     ; 145480      ; 24           ; 8       ; 8         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15                                                                                                                                                                                                                                                                                                                       ;              ;
;       |disp_ctrl_top:disp_ctrl_inst|                                                                    ; 723 (22)          ; 485 (11)     ; 104448      ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst                                                                                                                                                                                                                                                                                          ;              ;
;          |dc_fifo:dc_fifo_inst|                                                                         ; 118 (0)           ; 172 (0)      ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst                                                                                                                                                                                                                                                                     ;              ;
;             |dcfifo:dcfifo_component|                                                                   ; 118 (0)           ; 172 (0)      ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                             ;              ;
;                |dcfifo_k3n1:auto_generated|                                                             ; 118 (17)          ; 172 (45)     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated                                                                                                                                                                                                                  ;              ;
;                   |a_gray2bin_odb:wrptr_g_gray2bin|                                                     ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_gray2bin_odb:wrptr_g_gray2bin                                                                                                                                                                                  ;              ;
;                   |a_gray2bin_odb:ws_dgrp_gray2bin|                                                     ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_gray2bin_odb:ws_dgrp_gray2bin                                                                                                                                                                                  ;              ;
;                   |a_graycounter_igc:wrptr_gp|                                                          ; 26 (26)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp                                                                                                                                                                                       ;              ;
;                   |a_graycounter_s96:rdptr_g1p|                                                         ; 26 (26)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p                                                                                                                                                                                      ;              ;
;                   |alt_synch_pipe_3e8:ws_dgrp|                                                          ; 0 (0)             ; 28 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp                                                                                                                                                                                       ;              ;
;                      |dffpipe_ue9:dffpipe28|                                                            ; 0 (0)             ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28                                                                                                                                                                 ;              ;
;                   |alt_synch_pipe_vdb:rs_dgwp|                                                          ; 0 (0)             ; 28 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp                                                                                                                                                                                       ;              ;
;                      |dffpipe_te9:dffpipe22|                                                            ; 0 (0)             ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22                                                                                                                                                                 ;              ;
;                   |altsyncram_1p61:fifo_ram|                                                            ; 3 (0)             ; 3 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram                                                                                                                                                                                         ;              ;
;                      |altsyncram_dve1:altsyncram14|                                                     ; 3 (1)             ; 3 (3)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14                                                                                                                                                            ;              ;
;                         |decode_o37:decode17|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|decode_o37:decode17                                                                                                                                        ;              ;
;                   |dffpipe_9d9:wraclr|                                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr                                                                                                                                                                                               ;              ;
;                   |dffpipe_ahe:rdaclr|                                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr                                                                                                                                                                                               ;              ;
;                   |dffpipe_se9:ws_brp|                                                                  ; 0 (0)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp                                                                                                                                                                                               ;              ;
;                   |dffpipe_se9:ws_bwp|                                                                  ; 0 (0)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp                                                                                                                                                                                               ;              ;
;                   |mux_1u7:rdemp_eq_comp_lsb_mux|                                                       ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|mux_1u7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                    ;              ;
;                   |mux_1u7:rdemp_eq_comp_msb_mux|                                                       ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|mux_1u7:rdemp_eq_comp_msb_mux                                                                                                                                                                                    ;              ;
;          |gen_reg:gen_reg_type_inst|                                                                    ; 3 (3)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_type_inst                                                                                                                                                                                                                                                                ;              ;
;          |general_fifo:sc_fifo_inst|                                                                    ; 130 (121)         ; 79 (78)      ; 38912       ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst                                                                                                                                                                                                                                                                ;              ;
;             |altsyncram:mem_rtl_0|                                                                      ; 9 (0)             ; 1 (0)        ; 38912       ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|altsyncram:mem_rtl_0                                                                                                                                                                                                                                           ;              ;
;                |altsyncram_2vg1:auto_generated|                                                         ; 9 (0)             ; 1 (1)        ; 38912       ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|altsyncram:mem_rtl_0|altsyncram_2vg1:auto_generated                                                                                                                                                                                                            ;              ;
;                   |decode_1oa:decode2|                                                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|altsyncram:mem_rtl_0|altsyncram_2vg1:auto_generated|decode_1oa:decode2                                                                                                                                                                                         ;              ;
;                   |mux_hib:mux3|                                                                        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|altsyncram:mem_rtl_0|altsyncram_2vg1:auto_generated|mux_hib:mux3                                                                                                                                                                                               ;              ;
;          |pixel_mng:pixel_mng_inst|                                                                     ; 115 (115)         ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst                                                                                                                                                                                                                                                                 ;              ;
;          |synthetic_frame_generator:synth_pic_gen_inst|                                                 ; 111 (111)         ; 75 (75)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst                                                                                                                                                                                                                                             ;              ;
;          |vesa_gen_ctrl:vesa_gen_ctrl_inst|                                                             ; 223 (223)         ; 80 (80)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst                                                                                                                                                                                                                                                         ;              ;
;          |wbs_reg:wbs_reg_inst|                                                                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|wbs_reg:wbs_reg_inst                                                                                                                                                                                                                                                                     ;              ;
;       |img_man_top:img_man_top_inst|                                                                    ; 967 (46)          ; 1134 (7)     ; 8192        ; 24           ; 8       ; 8         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst                                                                                                                                                                                                                                                                                          ;              ;
;          |addr_calc:addr_calc_inst|                                                                     ; 466 (426)         ; 490 (490)    ; 0           ; 16           ; 4       ; 6         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst                                                                                                                                                                                                                                                                 ;              ;
;             |lpm_mult:Mult0|                                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|lpm_mult:Mult0                                                                                                                                                                                                                                                  ;              ;
;                |mult_a0t:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|lpm_mult:Mult0|mult_a0t:auto_generated                                                                                                                                                                                                                          ;              ;
;             |lpm_mult:Mult1|                                                                            ; 10 (0)            ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|lpm_mult:Mult1                                                                                                                                                                                                                                                  ;              ;
;                |mult_90t:auto_generated|                                                                ; 10 (10)           ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|lpm_mult:Mult1|mult_90t:auto_generated                                                                                                                                                                                                                          ;              ;
;             |lpm_mult:Mult2|                                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|lpm_mult:Mult2                                                                                                                                                                                                                                                  ;              ;
;                |mult_a0t:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|lpm_mult:Mult2|mult_a0t:auto_generated                                                                                                                                                                                                                          ;              ;
;             |lpm_mult:Mult3|                                                                            ; 10 (0)            ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|lpm_mult:Mult3                                                                                                                                                                                                                                                  ;              ;
;                |mult_90t:auto_generated|                                                                ; 10 (10)           ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|lpm_mult:Mult3|mult_90t:auto_generated                                                                                                                                                                                                                          ;              ;
;             |lpm_mult:Mult5|                                                                            ; 10 (0)            ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|lpm_mult:Mult5                                                                                                                                                                                                                                                  ;              ;
;                |mult_90t:auto_generated|                                                                ; 10 (10)           ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|lpm_mult:Mult5|mult_90t:auto_generated                                                                                                                                                                                                                          ;              ;
;             |lpm_mult:Mult7|                                                                            ; 10 (0)            ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|lpm_mult:Mult7                                                                                                                                                                                                                                                  ;              ;
;                |mult_90t:auto_generated|                                                                ; 10 (10)           ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|lpm_mult:Mult7|mult_90t:auto_generated                                                                                                                                                                                                                          ;              ;
;          |bilinear:bilinear_inst|                                                                       ; 72 (72)           ; 169 (169)    ; 0           ; 8            ; 4       ; 2         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|bilinear:bilinear_inst                                                                                                                                                                                                                                                                   ;              ;
;             |lpm_mult:Mult0|                                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|bilinear:bilinear_inst|lpm_mult:Mult0                                                                                                                                                                                                                                                    ;              ;
;                |mult_m5t:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|bilinear:bilinear_inst|lpm_mult:Mult0|mult_m5t:auto_generated                                                                                                                                                                                                                            ;              ;
;             |lpm_mult:Mult1|                                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|bilinear:bilinear_inst|lpm_mult:Mult1                                                                                                                                                                                                                                                    ;              ;
;                |mult_m5t:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|bilinear:bilinear_inst|lpm_mult:Mult1|mult_m5t:auto_generated                                                                                                                                                                                                                            ;              ;
;             |lpm_mult:Mult2|                                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|bilinear:bilinear_inst|lpm_mult:Mult2                                                                                                                                                                                                                                                    ;              ;
;                |mult_m5t:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|bilinear:bilinear_inst|lpm_mult:Mult2|mult_m5t:auto_generated                                                                                                                                                                                                                            ;              ;
;             |lpm_mult:Mult3|                                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|bilinear:bilinear_inst|lpm_mult:Mult3                                                                                                                                                                                                                                                    ;              ;
;                |mult_m5t:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|bilinear:bilinear_inst|lpm_mult:Mult3|mult_m5t:auto_generated                                                                                                                                                                                                                            ;              ;
;             |lpm_mult:Mult4|                                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|bilinear:bilinear_inst|lpm_mult:Mult4                                                                                                                                                                                                                                                    ;              ;
;                |mult_27t:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|bilinear:bilinear_inst|lpm_mult:Mult4|mult_27t:auto_generated                                                                                                                                                                                                                            ;              ;
;             |lpm_mult:Mult5|                                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|bilinear:bilinear_inst|lpm_mult:Mult5                                                                                                                                                                                                                                                    ;              ;
;                |mult_27t:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|bilinear:bilinear_inst|lpm_mult:Mult5|mult_27t:auto_generated                                                                                                                                                                                                                            ;              ;
;          |gen_reg:\cos_reg_generate:0:gen_reg_dbg_inst|                                                 ; 1 (1)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\cos_reg_generate:0:gen_reg_dbg_inst                                                                                                                                                                                                                                             ;              ;
;          |gen_reg:\cos_reg_generate:1:gen_reg_dbg_inst|                                                 ; 3 (3)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\cos_reg_generate:1:gen_reg_dbg_inst                                                                                                                                                                                                                                             ;              ;
;          |gen_reg:\sin_reg_generate:0:gen_reg_dbg_inst|                                                 ; 1 (1)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\sin_reg_generate:0:gen_reg_dbg_inst                                                                                                                                                                                                                                             ;              ;
;          |gen_reg:\sin_reg_generate:1:gen_reg_dbg_inst|                                                 ; 1 (1)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\sin_reg_generate:1:gen_reg_dbg_inst                                                                                                                                                                                                                                             ;              ;
;          |gen_reg:\x_start_reg_generate:0:gen_reg_dbg_inst|                                             ; 1 (1)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\x_start_reg_generate:0:gen_reg_dbg_inst                                                                                                                                                                                                                                         ;              ;
;          |gen_reg:\x_start_reg_generate:1:gen_reg_dbg_inst|                                             ; 2 (2)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\x_start_reg_generate:1:gen_reg_dbg_inst                                                                                                                                                                                                                                         ;              ;
;          |gen_reg:\y_start_reg_generate:0:gen_reg_dbg_inst|                                             ; 1 (1)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\y_start_reg_generate:0:gen_reg_dbg_inst                                                                                                                                                                                                                                         ;              ;
;          |gen_reg:\y_start_reg_generate:1:gen_reg_dbg_inst|                                             ; 1 (1)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\y_start_reg_generate:1:gen_reg_dbg_inst                                                                                                                                                                                                                                         ;              ;
;          |gen_reg:\zoom_reg_generate:0:gen_reg_dbg_inst|                                                ; 1 (1)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\zoom_reg_generate:0:gen_reg_dbg_inst                                                                                                                                                                                                                                            ;              ;
;          |gen_reg:\zoom_reg_generate:1:gen_reg_dbg_inst|                                                ; 1 (1)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\zoom_reg_generate:1:gen_reg_dbg_inst                                                                                                                                                                                                                                            ;              ;
;          |gen_reg:gen_reg_type_inst|                                                                    ; 3 (3)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:gen_reg_type_inst                                                                                                                                                                                                                                                                ;              ;
;          |img_man_manager:img_man_manager_inst|                                                         ; 363 (344)         ; 369 (334)    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst                                                                                                                                                                                                                                                     ;              ;
;             |ram_generic:wb_ram_inst|                                                                   ; 19 (0)            ; 35 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst                                                                                                                                                                                                                             ;              ;
;                |ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|                                          ; 19 (19)           ; 35 (35)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst                                                                                                                                                                               ;              ;
;                   |altsyncram:ram_data_rtl_0|                                                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0                                                                                                                                                     ;              ;
;                      |altsyncram_utg1:auto_generated|                                                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated                                                                                                                      ;              ;
;          |wbs_reg:wbs_reg_inst|                                                                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|wbs_reg:wbs_reg_inst                                                                                                                                                                                                                                                                     ;              ;
;       |intercon:intercon_y_inst|                                                                        ; 56 (49)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|intercon:intercon_y_inst                                                                                                                                                                                                                                                                                              ;              ;
;          |lpm_divide:Mod0|                                                                              ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|intercon:intercon_y_inst|lpm_divide:Mod0                                                                                                                                                                                                                                                                              ;              ;
;             |lpm_divide_u4m:auto_generated|                                                             ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|intercon:intercon_y_inst|lpm_divide:Mod0|lpm_divide_u4m:auto_generated                                                                                                                                                                                                                                                ;              ;
;                |sign_div_unsign_5kh:divider|                                                            ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|intercon:intercon_y_inst|lpm_divide:Mod0|lpm_divide_u4m:auto_generated|sign_div_unsign_5kh:divider                                                                                                                                                                                                                    ;              ;
;                   |alt_u_div_cve:divider|                                                               ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|intercon:intercon_y_inst|lpm_divide:Mod0|lpm_divide_u4m:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider                                                                                                                                                                                              ;              ;
;       |intercon:intercon_z_inst|                                                                        ; 174 (167)         ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|intercon:intercon_z_inst                                                                                                                                                                                                                                                                                              ;              ;
;          |lpm_divide:Mod0|                                                                              ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|intercon:intercon_z_inst|lpm_divide:Mod0                                                                                                                                                                                                                                                                              ;              ;
;             |lpm_divide_u4m:auto_generated|                                                             ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|intercon:intercon_z_inst|lpm_divide:Mod0|lpm_divide_u4m:auto_generated                                                                                                                                                                                                                                                ;              ;
;                |sign_div_unsign_5kh:divider|                                                            ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|intercon:intercon_z_inst|lpm_divide:Mod0|lpm_divide_u4m:auto_generated|sign_div_unsign_5kh:divider                                                                                                                                                                                                                    ;              ;
;                   |alt_u_div_cve:divider|                                                               ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|intercon:intercon_z_inst|lpm_divide:Mod0|lpm_divide_u4m:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_cve:divider                                                                                                                                                                                              ;              ;
;       |intercon_mux:intercon_x_inst|                                                                    ; 140 (140)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|intercon_mux:intercon_x_inst                                                                                                                                                                                                                                                                                          ;              ;
;       |mem_mng_top:mem_mng_inst|                                                                        ; 780 (23)          ; 573 (1)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst                                                                                                                                                                                                                                                                                              ;              ;
;          |gen_reg:\dbg_reg_generate:0:gen_reg_dbg_inst|                                                 ; 1 (1)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|gen_reg:\dbg_reg_generate:0:gen_reg_dbg_inst                                                                                                                                                                                                                                                 ;              ;
;          |gen_reg:\dbg_reg_generate:1:gen_reg_dbg_inst|                                                 ; 1 (1)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|gen_reg:\dbg_reg_generate:1:gen_reg_dbg_inst                                                                                                                                                                                                                                                 ;              ;
;          |gen_reg:\dbg_reg_generate:2:gen_reg_dbg_inst|                                                 ; 1 (1)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|gen_reg:\dbg_reg_generate:2:gen_reg_dbg_inst                                                                                                                                                                                                                                                 ;              ;
;          |gen_reg:gen_reg_type_inst|                                                                    ; 1 (1)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|gen_reg:gen_reg_type_inst                                                                                                                                                                                                                                                                    ;              ;
;          |mem_ctrl_rd:mem_ctrl_rd_inst|                                                                 ; 391 (4)           ; 260 (69)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst                                                                                                                                                                                                                                                                 ;              ;
;             |altera_16to8_dc_ram:ram1_inst|                                                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst                                                                                                                                                                                                                                   ;              ;
;                |altsyncram:altsyncram_component|                                                        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component                                                                                                                                                                                                   ;              ;
;                   |altsyncram_b4l1:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated                                                                                                                                                                    ;              ;
;                      |altsyncram_t8l1:altsyncram1|                                                      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1                                                                                                                                        ;              ;
;             |mem_ctrl_rd_wbm:wbm_inst|                                                                  ; 342 (342)         ; 144 (144)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst                                                                                                                                                                                                                                        ;              ;
;             |mem_ctrl_rd_wbs:wbs_inst|                                                                  ; 45 (45)           ; 47 (47)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst                                                                                                                                                                                                                                        ;              ;
;          |mem_ctrl_wr:mem_ctrl_wr_inst|                                                                 ; 324 (1)           ; 273 (73)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst                                                                                                                                                                                                                                                                 ;              ;
;             |altera_8to16_dc_ram:ram1_inst|                                                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst                                                                                                                                                                                                                                   ;              ;
;                |altsyncram:altsyncram_component|                                                        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component                                                                                                                                                                                                   ;              ;
;                   |altsyncram_a4l1:auto_generated|                                                      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated                                                                                                                                                                    ;              ;
;                      |altsyncram_s8l1:altsyncram1|                                                      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1                                                                                                                                        ;              ;
;             |mem_ctrl_wr_wbm:wbm_inst|                                                                  ; 254 (254)         ; 139 (139)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst                                                                                                                                                                                                                                        ;              ;
;             |mem_ctrl_wr_wbs:wbs_inst|                                                                  ; 69 (69)           ; 61 (61)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst                                                                                                                                                                                                                                        ;              ;
;          |mem_mng_arbiter:arbiter_inst|                                                                 ; 37 (37)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst                                                                                                                                                                                                                                                                 ;              ;
;          |wbs_reg:wbs_reg_inst|                                                                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|wbs_reg:wbs_reg_inst                                                                                                                                                                                                                                                                         ;              ;
;       |rx_path:rx_path_inst|                                                                            ; 354 (136)         ; 291 (76)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|rx_path:rx_path_inst                                                                                                                                                                                                                                                                                                  ;              ;
;          |checksum_calc:checksum_inst_dec|                                                              ; 10 (10)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|rx_path:rx_path_inst|checksum_calc:checksum_inst_dec                                                                                                                                                                                                                                                                  ;              ;
;          |mp_dec:mp_dec1|                                                                               ; 96 (96)           ; 126 (126)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|rx_path:rx_path_inst|mp_dec:mp_dec1                                                                                                                                                                                                                                                                                   ;              ;
;          |ram_simple:ram_inst1|                                                                         ; 19 (19)           ; 35 (35)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1                                                                                                                                                                                                                                                                             ;              ;
;             |altsyncram:ram_data_rtl_0|                                                                 ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0                                                                                                                                                                                                                                                   ;              ;
;                |altsyncram_utg1:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated                                                                                                                                                                                                                    ;              ;
;          |uart_rx:uart_rx_c|                                                                            ; 93 (93)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c                                                                                                                                                                                                                                                                                ;              ;
;       |sdram_controller:sdr_ctrl|                                                                       ; 235 (235)         ; 162 (162)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|sdram_controller:sdr_ctrl                                                                                                                                                                                                                                                                                             ;              ;
;       |tx_path:tx_path_inst|                                                                            ; 370 (12)          ; 277 (1)      ; 8264        ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|tx_path:tx_path_inst                                                                                                                                                                                                                                                                                                  ;              ;
;          |checksum_calc:checksum_inst_enc|                                                              ; 10 (10)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|checksum_calc:checksum_inst_enc                                                                                                                                                                                                                                                                  ;              ;
;          |gen_reg:\rd_burst_reg_generate:0:gen_rd_burst_reg_inst|                                       ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|gen_reg:\rd_burst_reg_generate:0:gen_rd_burst_reg_inst                                                                                                                                                                                                                                           ;              ;
;          |gen_reg:\rd_burst_reg_generate:1:gen_rd_burst_reg_inst|                                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|gen_reg:\rd_burst_reg_generate:1:gen_rd_burst_reg_inst                                                                                                                                                                                                                                           ;              ;
;          |gen_reg:gen_dbg_cmd_reg_inst|                                                                 ; 10 (10)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|gen_reg:gen_dbg_cmd_reg_inst                                                                                                                                                                                                                                                                     ;              ;
;          |gen_reg:gen_reg_addr_reg_inst|                                                                ; 11 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|gen_reg:gen_reg_addr_reg_inst                                                                                                                                                                                                                                                                    ;              ;
;          |gen_reg:gen_reg_type_inst|                                                                    ; 2 (2)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|gen_reg:gen_reg_type_inst                                                                                                                                                                                                                                                                        ;              ;
;          |general_fifo:fifo_inst1|                                                                      ; 35 (35)           ; 42 (42)      ; 72          ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1                                                                                                                                                                                                                                                                          ;              ;
;             |altsyncram:mem_rtl_0|                                                                      ; 0 (0)             ; 0 (0)        ; 72          ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                     ;              ;
;                |altsyncram_8ig1:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 72          ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|altsyncram:mem_rtl_0|altsyncram_8ig1:auto_generated                                                                                                                                                                                                                      ;              ;
;          |mp_enc:mp_enc1|                                                                               ; 94 (94)           ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1                                                                                                                                                                                                                                                                                   ;              ;
;          |ram_simple:ram_inst1|                                                                         ; 16 (16)           ; 37 (37)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1                                                                                                                                                                                                                                                                             ;              ;
;             |altsyncram:ram_data_rtl_0|                                                                 ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0                                                                                                                                                                                                                                                   ;              ;
;                |altsyncram_5di1:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated                                                                                                                                                                                                                    ;              ;
;          |tx_path_wbm:tx_wbm_inst|                                                                      ; 111 (111)         ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst                                                                                                                                                                                                                                                                          ;              ;
;          |uart_tx:uart_tx_c|                                                                            ; 61 (61)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|uart_tx:uart_tx_c                                                                                                                                                                                                                                                                                ;              ;
;          |wbs_reg:wbs_reg_inst|                                                                         ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|wbs_reg:wbs_reg_inst                                                                                                                                                                                                                                                                             ;              ;
;    |sld_hub:auto_hub|                                                                                   ; 145 (1)           ; 94 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ;              ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 144 (106)         ; 94 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ;              ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ;              ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 495 (1)           ; 1142 (142)   ; 145408      ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 494 (0)           ; 1000 (0)     ; 145408      ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ;              ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 494 (19)          ; 1000 (318)   ; 145408      ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ;              ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 25 (0)            ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ;              ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ;              ;
;                   |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                             ;              ;
;                |lpm_mux:mux|                                                                            ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ;              ;
;                   |mux_9oc:auto_generated|                                                              ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_9oc:auto_generated                                                                                                                        ;              ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 145408      ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ;              ;
;                |altsyncram_ks14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 145408      ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated                                                                                                                                           ;              ;
;                   |altsyncram_sgq1:altsyncram1|                                                         ; 0 (0)             ; 0 (0)        ; 145408      ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1                                                                                                               ;              ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ;              ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ;              ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 87 (87)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ;              ;
;             |sld_ela_control:ela_control|                                                               ; 168 (1)           ; 371 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ;              ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 142 (0)           ; 355 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ;              ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 213 (213)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ;              ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 142 (0)           ; 142 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ;              ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 25 (25)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ;              ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ;              ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 160 (13)          ; 141 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ;              ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ;              ;
;                   |cntr_1ci:auto_generated|                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_1ci:auto_generated                                                       ;              ;
;                |lpm_counter:read_pointer_counter|                                                       ; 11 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ;              ;
;                   |cntr_u4j:auto_generated|                                                             ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_u4j:auto_generated                                                                                ;              ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ;              ;
;                   |cntr_sbi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_sbi:auto_generated                                                                      ;              ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ;              ;
;                   |cntr_gui:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                         ;              ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ;              ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 71 (71)           ; 71 (71)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ;              ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ;              ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ;              ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|ALTSYNCRAM                                              ; AUTO ; True Dual Port   ; 8192         ; 8            ; 8192         ; 8            ; 65536  ; None ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|altsyncram:mem_rtl_0|altsyncram_2vg1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 4864         ; 8            ; 4864         ; 8            ; 38912  ; None ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ALTSYNCRAM                          ; AUTO ; True Dual Port   ; 1024         ; 8            ; 512          ; 16           ; 8192   ; None ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ALTSYNCRAM                          ; AUTO ; True Dual Port   ; 512          ; 16           ; 1024         ; 8            ; 8192   ; None ;
; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ALTSYNCRAM                                                                                                      ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None ;
; mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|altsyncram:mem_rtl_0|altsyncram_8ig1:auto_generated|ALTSYNCRAM                                                                                                        ; AUTO ; Simple Dual Port ; 9            ; 8            ; 9            ; 8            ; 72     ; None ;
; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ALTSYNCRAM                                                                                                      ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ks14:auto_generated|altsyncram_sgq1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 2048         ; 71           ; 2048         ; 71           ; 145408 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 8           ;
; Simple Multipliers (18-bit)           ; 8           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 24          ;
; Signed Embedded Multipliers           ; 6           ;
; Unsigned Embedded Multipliers         ; 6           ;
; Mixed Sign Embedded Multipliers       ; 4           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                 ; IP Include File                                                              ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |img_man_MDS|global_nets_top:inst|clk_blk_top:clk_blk_inst|pll:pll_inst                                         ; P:/image-rotation-technion-ee/VHDL/Design/Global_Nets/Clock_Block/pll.vhd    ;
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst                                   ; P:/image-rotation-technion-ee/VHDL/Design/Memory/FIFO/dc_fifo.vhd            ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst ; P:/image-rotation-technion-ee/VHDL/Design/Memory/RAM/altera_16to8_dc_ram.vhd ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst ; P:/image-rotation-technion-ee/VHDL/Design/Memory/RAM/altera_8to16_dc_ram.vhd ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|read_SDRAM_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------+-------------------------------------------+-------------------------------------------+-------------------------------------------+--------------------------------+-------------------------------------------+------------------------------------------------+-----------------------------------------+-----------------------------------------+-------------------------------------------+---------------------------------------------+--------------------------------+-------------------------------------------+------------------------------------------------+-----------------------------------------+-----------------------------------------+-------------------------------------------+-------------------------------+
; Name                                           ; read_SDRAM_state.write_type_reg_0x00_2_st ; read_SDRAM_state.write_type_reg_0x00_1_st ; read_SDRAM_state.restart_sdram_after_read ; read_SDRAM_state.wait_ack_2_st ; read_SDRAM_state.write_type_reg_0x81_2_st ; read_SDRAM_state.write_dbg_reg_start_bank_2_st ; read_SDRAM_state.write_dbg_reg_msb_2_st ; read_SDRAM_state.write_dbg_reg_lsb_2_st ; read_SDRAM_state.write_type_reg_0x80_2_st ; read_SDRAM_state.prepare_for_second_pair_st ; read_SDRAM_state.wait_ack_1_st ; read_SDRAM_state.write_type_reg_0x81_1_st ; read_SDRAM_state.write_dbg_reg_start_bank_1_st ; read_SDRAM_state.write_dbg_reg_msb_1_st ; read_SDRAM_state.write_dbg_reg_lsb_1_st ; read_SDRAM_state.write_type_reg_0x80_1_st ; read_SDRAM_state.read_idle_st ;
+------------------------------------------------+-------------------------------------------+-------------------------------------------+-------------------------------------------+--------------------------------+-------------------------------------------+------------------------------------------------+-----------------------------------------+-----------------------------------------+-------------------------------------------+---------------------------------------------+--------------------------------+-------------------------------------------+------------------------------------------------+-----------------------------------------+-----------------------------------------+-------------------------------------------+-------------------------------+
; read_SDRAM_state.read_idle_st                  ; 0                                         ; 0                                         ; 0                                         ; 0                              ; 0                                         ; 0                                              ; 0                                       ; 0                                       ; 0                                         ; 0                                           ; 0                              ; 0                                         ; 0                                              ; 0                                       ; 0                                       ; 0                                         ; 0                             ;
; read_SDRAM_state.write_type_reg_0x80_1_st      ; 0                                         ; 0                                         ; 0                                         ; 0                              ; 0                                         ; 0                                              ; 0                                       ; 0                                       ; 0                                         ; 0                                           ; 0                              ; 0                                         ; 0                                              ; 0                                       ; 0                                       ; 1                                         ; 1                             ;
; read_SDRAM_state.write_dbg_reg_lsb_1_st        ; 0                                         ; 0                                         ; 0                                         ; 0                              ; 0                                         ; 0                                              ; 0                                       ; 0                                       ; 0                                         ; 0                                           ; 0                              ; 0                                         ; 0                                              ; 0                                       ; 1                                       ; 0                                         ; 1                             ;
; read_SDRAM_state.write_dbg_reg_msb_1_st        ; 0                                         ; 0                                         ; 0                                         ; 0                              ; 0                                         ; 0                                              ; 0                                       ; 0                                       ; 0                                         ; 0                                           ; 0                              ; 0                                         ; 0                                              ; 1                                       ; 0                                       ; 0                                         ; 1                             ;
; read_SDRAM_state.write_dbg_reg_start_bank_1_st ; 0                                         ; 0                                         ; 0                                         ; 0                              ; 0                                         ; 0                                              ; 0                                       ; 0                                       ; 0                                         ; 0                                           ; 0                              ; 0                                         ; 1                                              ; 0                                       ; 0                                       ; 0                                         ; 1                             ;
; read_SDRAM_state.write_type_reg_0x81_1_st      ; 0                                         ; 0                                         ; 0                                         ; 0                              ; 0                                         ; 0                                              ; 0                                       ; 0                                       ; 0                                         ; 0                                           ; 0                              ; 1                                         ; 0                                              ; 0                                       ; 0                                       ; 0                                         ; 1                             ;
; read_SDRAM_state.wait_ack_1_st                 ; 0                                         ; 0                                         ; 0                                         ; 0                              ; 0                                         ; 0                                              ; 0                                       ; 0                                       ; 0                                         ; 0                                           ; 1                              ; 0                                         ; 0                                              ; 0                                       ; 0                                       ; 0                                         ; 1                             ;
; read_SDRAM_state.prepare_for_second_pair_st    ; 0                                         ; 0                                         ; 0                                         ; 0                              ; 0                                         ; 0                                              ; 0                                       ; 0                                       ; 0                                         ; 1                                           ; 0                              ; 0                                         ; 0                                              ; 0                                       ; 0                                       ; 0                                         ; 1                             ;
; read_SDRAM_state.write_type_reg_0x80_2_st      ; 0                                         ; 0                                         ; 0                                         ; 0                              ; 0                                         ; 0                                              ; 0                                       ; 0                                       ; 1                                         ; 0                                           ; 0                              ; 0                                         ; 0                                              ; 0                                       ; 0                                       ; 0                                         ; 1                             ;
; read_SDRAM_state.write_dbg_reg_lsb_2_st        ; 0                                         ; 0                                         ; 0                                         ; 0                              ; 0                                         ; 0                                              ; 0                                       ; 1                                       ; 0                                         ; 0                                           ; 0                              ; 0                                         ; 0                                              ; 0                                       ; 0                                       ; 0                                         ; 1                             ;
; read_SDRAM_state.write_dbg_reg_msb_2_st        ; 0                                         ; 0                                         ; 0                                         ; 0                              ; 0                                         ; 0                                              ; 1                                       ; 0                                       ; 0                                         ; 0                                           ; 0                              ; 0                                         ; 0                                              ; 0                                       ; 0                                       ; 0                                         ; 1                             ;
; read_SDRAM_state.write_dbg_reg_start_bank_2_st ; 0                                         ; 0                                         ; 0                                         ; 0                              ; 0                                         ; 1                                              ; 0                                       ; 0                                       ; 0                                         ; 0                                           ; 0                              ; 0                                         ; 0                                              ; 0                                       ; 0                                       ; 0                                         ; 1                             ;
; read_SDRAM_state.write_type_reg_0x81_2_st      ; 0                                         ; 0                                         ; 0                                         ; 0                              ; 1                                         ; 0                                              ; 0                                       ; 0                                       ; 0                                         ; 0                                           ; 0                              ; 0                                         ; 0                                              ; 0                                       ; 0                                       ; 0                                         ; 1                             ;
; read_SDRAM_state.wait_ack_2_st                 ; 0                                         ; 0                                         ; 0                                         ; 1                              ; 0                                         ; 0                                              ; 0                                       ; 0                                       ; 0                                         ; 0                                           ; 0                              ; 0                                         ; 0                                              ; 0                                       ; 0                                       ; 0                                         ; 1                             ;
; read_SDRAM_state.restart_sdram_after_read      ; 0                                         ; 0                                         ; 1                                         ; 0                              ; 0                                         ; 0                                              ; 0                                       ; 0                                       ; 0                                         ; 0                                           ; 0                              ; 0                                         ; 0                                              ; 0                                       ; 0                                       ; 0                                         ; 1                             ;
; read_SDRAM_state.write_type_reg_0x00_1_st      ; 0                                         ; 1                                         ; 0                                         ; 0                              ; 0                                         ; 0                                              ; 0                                       ; 0                                       ; 0                                         ; 0                                           ; 0                              ; 0                                         ; 0                                              ; 0                                       ; 0                                       ; 0                                         ; 1                             ;
; read_SDRAM_state.write_type_reg_0x00_2_st      ; 1                                         ; 0                                         ; 0                                         ; 0                              ; 0                                         ; 0                                              ; 0                                       ; 0                                       ; 0                                         ; 0                                           ; 0                              ; 0                                         ; 0                                              ; 0                                       ; 0                                       ; 0                                         ; 1                             ;
+------------------------------------------------+-------------------------------------------+-------------------------------------------+-------------------------------------------+--------------------------------+-------------------------------------------+------------------------------------------------+-----------------------------------------+-----------------------------------------+-------------------------------------------+---------------------------------------------+--------------------------------+-------------------------------------------+------------------------------------------------+-----------------------------------------+-----------------------------------------+-------------------------------------------+-------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|write_SDRAM_state                                                                                                                                                                                                                                      ;
+----------------------------------------------+------------------------------------------+---------------------------+----------------------------------+------------------------------------------+----------------------------------------------+----------------------------------------+----------------------------------------+---------------------------------+
; Name                                         ; write_SDRAM_state.write_type_reg_0x00_st ; write_SDRAM_state.prep_st ; write_SDRAM_state.write_burst_st ; write_SDRAM_state.write_type_reg_0x01_st ; write_SDRAM_state.write_wb_addr_half_bank_st ; write_SDRAM_state.write_wb_addr_msb_st ; write_SDRAM_state.write_wb_addr_lsb_st ; write_SDRAM_state.write_idle_st ;
+----------------------------------------------+------------------------------------------+---------------------------+----------------------------------+------------------------------------------+----------------------------------------------+----------------------------------------+----------------------------------------+---------------------------------+
; write_SDRAM_state.write_idle_st              ; 0                                        ; 0                         ; 0                                ; 0                                        ; 0                                            ; 0                                      ; 0                                      ; 0                               ;
; write_SDRAM_state.write_wb_addr_lsb_st       ; 0                                        ; 0                         ; 0                                ; 0                                        ; 0                                            ; 0                                      ; 1                                      ; 1                               ;
; write_SDRAM_state.write_wb_addr_msb_st       ; 0                                        ; 0                         ; 0                                ; 0                                        ; 0                                            ; 1                                      ; 0                                      ; 1                               ;
; write_SDRAM_state.write_wb_addr_half_bank_st ; 0                                        ; 0                         ; 0                                ; 0                                        ; 1                                            ; 0                                      ; 0                                      ; 1                               ;
; write_SDRAM_state.write_type_reg_0x01_st     ; 0                                        ; 0                         ; 0                                ; 1                                        ; 0                                            ; 0                                      ; 0                                      ; 1                               ;
; write_SDRAM_state.write_burst_st             ; 0                                        ; 0                         ; 1                                ; 0                                        ; 0                                            ; 0                                      ; 0                                      ; 1                               ;
; write_SDRAM_state.prep_st                    ; 0                                        ; 1                         ; 0                                ; 0                                        ; 0                                            ; 0                                      ; 0                                      ; 1                               ;
; write_SDRAM_state.write_type_reg_0x00_st     ; 1                                        ; 0                         ; 0                                ; 0                                        ; 0                                            ; 0                                      ; 0                                      ; 1                               ;
+----------------------------------------------+------------------------------------------+---------------------------+----------------------------------+------------------------------------------+----------------------------------------------+----------------------------------------+----------------------------------------+---------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st                                                                                                                                     ;
+-------------------------------+-------------------------+---------------------------+-------------------------+------------------------+-------------------------------+----------------------------+-------------------------------+--------------------+
; Name                          ; cur_st.summery_chunk_st ; cur_st.fsm_WB_to_SDRAM_st ; cur_st.result_to_RAM_st ; cur_st.fsm_bilinear_st ; cur_st.fsm_READ_from_SDRAM_st ; cur_st.fsm_address_calc_st ; cur_st.fsm_increment_coord_st ; cur_st.fsm_idle_st ;
+-------------------------------+-------------------------+---------------------------+-------------------------+------------------------+-------------------------------+----------------------------+-------------------------------+--------------------+
; cur_st.fsm_idle_st            ; 0                       ; 0                         ; 0                       ; 0                      ; 0                             ; 0                          ; 0                             ; 0                  ;
; cur_st.fsm_increment_coord_st ; 0                       ; 0                         ; 0                       ; 0                      ; 0                             ; 0                          ; 1                             ; 1                  ;
; cur_st.fsm_address_calc_st    ; 0                       ; 0                         ; 0                       ; 0                      ; 0                             ; 1                          ; 0                             ; 1                  ;
; cur_st.fsm_READ_from_SDRAM_st ; 0                       ; 0                         ; 0                       ; 0                      ; 1                             ; 0                          ; 0                             ; 1                  ;
; cur_st.fsm_bilinear_st        ; 0                       ; 0                         ; 0                       ; 1                      ; 0                             ; 0                          ; 0                             ; 1                  ;
; cur_st.result_to_RAM_st       ; 0                       ; 0                         ; 1                       ; 0                      ; 0                             ; 0                          ; 0                             ; 1                  ;
; cur_st.fsm_WB_to_SDRAM_st     ; 0                       ; 1                         ; 0                       ; 0                      ; 0                             ; 0                          ; 0                             ; 1                  ;
; cur_st.summery_chunk_st       ; 1                       ; 0                         ; 0                       ; 0                      ; 0                             ; 0                          ; 0                             ; 1                  ;
+-------------------------------+-------------------------+---------------------------+-------------------------+------------------------+-------------------------------+----------------------------+-------------------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_cur_st         ;
+------------------------------+------------------------------+----------------------+------------------------+
; Name                         ; wbm_cur_st.wbm_wait_burst_st ; wbm_cur_st.wbm_rx_st ; wbm_cur_st.wbm_idle_st ;
+------------------------------+------------------------------+----------------------+------------------------+
; wbm_cur_st.wbm_idle_st       ; 0                            ; 0                    ; 0                      ;
; wbm_cur_st.wbm_rx_st         ; 0                            ; 1                    ; 1                      ;
; wbm_cur_st.wbm_wait_burst_st ; 1                            ; 0                    ; 1                      ;
+------------------------------+------------------------------+----------------------+------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1|cur_st                                                                                    ;
+-------------------+---------------+---------------+-------------------+----------------+---------------+----------------+----------------+---------------+----------------+
; Name              ; cur_st.eof_st ; cur_st.crc_st ; cur_st.reg_crc_st ; cur_st.data_st ; cur_st.len_st ; cur_st.addr_st ; cur_st.type_st ; cur_st.sof_st ; cur_st.idle_st ;
+-------------------+---------------+---------------+-------------------+----------------+---------------+----------------+----------------+---------------+----------------+
; cur_st.idle_st    ; 0             ; 0             ; 0                 ; 0              ; 0             ; 0              ; 0              ; 0             ; 0              ;
; cur_st.sof_st     ; 0             ; 0             ; 0                 ; 0              ; 0             ; 0              ; 0              ; 1             ; 1              ;
; cur_st.type_st    ; 0             ; 0             ; 0                 ; 0              ; 0             ; 0              ; 1              ; 0             ; 1              ;
; cur_st.addr_st    ; 0             ; 0             ; 0                 ; 0              ; 0             ; 1              ; 0              ; 0             ; 1              ;
; cur_st.len_st     ; 0             ; 0             ; 0                 ; 0              ; 1             ; 0              ; 0              ; 0             ; 1              ;
; cur_st.data_st    ; 0             ; 0             ; 0                 ; 1              ; 0             ; 0              ; 0              ; 0             ; 1              ;
; cur_st.reg_crc_st ; 0             ; 0             ; 1                 ; 0              ; 0             ; 0              ; 0              ; 0             ; 1              ;
; cur_st.crc_st     ; 0             ; 1             ; 0                 ; 0              ; 0             ; 0              ; 0              ; 0             ; 1              ;
; cur_st.eof_st     ; 1             ; 0             ; 0                 ; 0              ; 0             ; 0              ; 0              ; 0             ; 1              ;
+-------------------+---------------+---------------+-------------------+----------------+---------------+----------------+----------------+---------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|uart_tx:uart_tx_c|cur_st ;
+-------------------+--------------+-------------------+------------------------------------+
; Name              ; cur_st.TX_ST ; cur_st.REGDATA_ST ; cur_st.IDLE_ST                     ;
+-------------------+--------------+-------------------+------------------------------------+
; cur_st.IDLE_ST    ; 0            ; 0                 ; 0                                  ;
; cur_st.REGDATA_ST ; 0            ; 1                 ; 1                                  ;
; cur_st.TX_ST      ; 1            ; 0                 ; 1                                  ;
+-------------------+--------------+-------------------+------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |img_man_MDS|mds_top:inst15|rx_path:rx_path_inst|wbm_cur_st                                                                                                                   ;
+------------------------------+-----------------------------+---------------------------+------------------------------+----------------------+-----------------------+------------------------+
; Name                         ; wbm_cur_st.wbm_wait_type_st ; wbm_cur_st.wbm_tx_type_st ; wbm_cur_st.wbm_wait_burst_st ; wbm_cur_st.wbm_tx_st ; wbm_cur_st.wbm_neg_st ; wbm_cur_st.wbm_idle_st ;
+------------------------------+-----------------------------+---------------------------+------------------------------+----------------------+-----------------------+------------------------+
; wbm_cur_st.wbm_idle_st       ; 0                           ; 0                         ; 0                            ; 0                    ; 0                     ; 0                      ;
; wbm_cur_st.wbm_neg_st        ; 0                           ; 0                         ; 0                            ; 0                    ; 1                     ; 1                      ;
; wbm_cur_st.wbm_tx_st         ; 0                           ; 0                         ; 0                            ; 1                    ; 0                     ; 1                      ;
; wbm_cur_st.wbm_wait_burst_st ; 0                           ; 0                         ; 1                            ; 0                    ; 0                     ; 1                      ;
; wbm_cur_st.wbm_tx_type_st    ; 0                           ; 1                         ; 0                            ; 0                    ; 0                     ; 1                      ;
; wbm_cur_st.wbm_wait_type_st  ; 1                           ; 0                         ; 0                            ; 0                    ; 0                     ; 1                      ;
+------------------------------+-----------------------------+---------------------------+------------------------------+----------------------+-----------------------+------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |img_man_MDS|mds_top:inst15|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st                                            ;
+----------------+---------------+---------------+----------------+---------------+----------------+----------------+---------------+
; Name           ; cur_st.eof_st ; cur_st.crc_st ; cur_st.data_st ; cur_st.len_st ; cur_st.addr_st ; cur_st.type_st ; cur_st.sof_st ;
+----------------+---------------+---------------+----------------+---------------+----------------+----------------+---------------+
; cur_st.sof_st  ; 0             ; 0             ; 0              ; 0             ; 0              ; 0              ; 0             ;
; cur_st.type_st ; 0             ; 0             ; 0              ; 0             ; 0              ; 1              ; 1             ;
; cur_st.addr_st ; 0             ; 0             ; 0              ; 0             ; 1              ; 0              ; 1             ;
; cur_st.len_st  ; 0             ; 0             ; 0              ; 1             ; 0              ; 0              ; 1             ;
; cur_st.data_st ; 0             ; 0             ; 1              ; 0             ; 0              ; 0              ; 1             ;
; cur_st.crc_st  ; 0             ; 1             ; 0              ; 0             ; 0              ; 0              ; 1             ;
; cur_st.eof_st  ; 1             ; 0             ; 0              ; 0             ; 0              ; 0              ; 1             ;
+----------------+---------------+---------------+----------------+---------------+----------------+----------------+---------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------+
; State Machine - |img_man_MDS|mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st                      ;
+--------------------+-------------------+------------------+--------------+--------------------+----------------+
; Name               ; cur_st.STOPBIT_ST ; cur_st.PARITY_ST ; cur_st.RX_ST ; cur_st.STARTBIT_ST ; cur_st.IDLE_ST ;
+--------------------+-------------------+------------------+--------------+--------------------+----------------+
; cur_st.IDLE_ST     ; 0                 ; 0                ; 0            ; 0                  ; 0              ;
; cur_st.STARTBIT_ST ; 0                 ; 0                ; 0            ; 1                  ; 1              ;
; cur_st.RX_ST       ; 0                 ; 0                ; 1            ; 0                  ; 1              ;
; cur_st.PARITY_ST   ; 0                 ; 1                ; 0            ; 0                  ; 1              ;
; cur_st.STOPBIT_ST  ; 1                 ; 0                ; 0            ; 0                  ; 1              ;
+--------------------+-------------------+------------------+--------------+--------------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |img_man_MDS|mds_top:inst15|sdram_controller:sdr_ctrl|next_state                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------+------------------------+-----------------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+------------------------------+----------------------+----------------------+------------------------+-------------------+----------------------------+-----------------------+--------------------+
; Name                         ; next_state.WAIT_PRE_ST ; next_state.READ_BST_STOP_ST ; next_state.READ5_ST ; next_state.READ4_ST ; next_state.READ3_ST ; next_state.READ2_ST ; next_state.READ1_ST ; next_state.READ0_ST ; next_state.WRITE_BST_STOP_ST ; next_state.WRITE1_ST ; next_state.WRITE0_ST ; next_state.WAIT_ACT_ST ; next_state.ACT_ST ; next_state.REFRESH_WAIT_ST ; next_state.REFRESH_ST ; next_state.IDLE_ST ;
+------------------------------+------------------------+-----------------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+------------------------------+----------------------+----------------------+------------------------+-------------------+----------------------------+-----------------------+--------------------+
; next_state.IDLE_ST           ; 0                      ; 0                           ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                            ; 0                    ; 0                    ; 0                      ; 0                 ; 0                          ; 0                     ; 0                  ;
; next_state.REFRESH_ST        ; 0                      ; 0                           ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                            ; 0                    ; 0                    ; 0                      ; 0                 ; 0                          ; 1                     ; 1                  ;
; next_state.REFRESH_WAIT_ST   ; 0                      ; 0                           ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                            ; 0                    ; 0                    ; 0                      ; 0                 ; 1                          ; 0                     ; 1                  ;
; next_state.ACT_ST            ; 0                      ; 0                           ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                            ; 0                    ; 0                    ; 0                      ; 1                 ; 0                          ; 0                     ; 1                  ;
; next_state.WAIT_ACT_ST       ; 0                      ; 0                           ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                            ; 0                    ; 0                    ; 1                      ; 0                 ; 0                          ; 0                     ; 1                  ;
; next_state.WRITE0_ST         ; 0                      ; 0                           ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                            ; 0                    ; 1                    ; 0                      ; 0                 ; 0                          ; 0                     ; 1                  ;
; next_state.WRITE1_ST         ; 0                      ; 0                           ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                            ; 1                    ; 0                    ; 0                      ; 0                 ; 0                          ; 0                     ; 1                  ;
; next_state.WRITE_BST_STOP_ST ; 0                      ; 0                           ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                            ; 0                    ; 0                    ; 0                      ; 0                 ; 0                          ; 0                     ; 1                  ;
; next_state.READ0_ST          ; 0                      ; 0                           ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                            ; 0                    ; 0                    ; 0                      ; 0                 ; 0                          ; 0                     ; 1                  ;
; next_state.READ1_ST          ; 0                      ; 0                           ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                            ; 0                    ; 0                    ; 0                      ; 0                 ; 0                          ; 0                     ; 1                  ;
; next_state.READ2_ST          ; 0                      ; 0                           ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                            ; 0                    ; 0                    ; 0                      ; 0                 ; 0                          ; 0                     ; 1                  ;
; next_state.READ3_ST          ; 0                      ; 0                           ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                            ; 0                    ; 0                    ; 0                      ; 0                 ; 0                          ; 0                     ; 1                  ;
; next_state.READ4_ST          ; 0                      ; 0                           ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                            ; 0                    ; 0                    ; 0                      ; 0                 ; 0                          ; 0                     ; 1                  ;
; next_state.READ5_ST          ; 0                      ; 0                           ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                            ; 0                    ; 0                    ; 0                      ; 0                 ; 0                          ; 0                     ; 1                  ;
; next_state.READ_BST_STOP_ST  ; 0                      ; 1                           ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                            ; 0                    ; 0                    ; 0                      ; 0                 ; 0                          ; 0                     ; 1                  ;
; next_state.WAIT_PRE_ST       ; 1                      ; 0                           ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                            ; 0                    ; 0                    ; 0                      ; 0                 ; 0                          ; 0                     ; 1                  ;
+------------------------------+------------------------+-----------------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+------------------------------+----------------------+----------------------+------------------------+-------------------+----------------------------+-----------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |img_man_MDS|mds_top:inst15|sdram_controller:sdr_ctrl|next_init_state                                                                                                                                                                                                                                                  ;
+---------------------------------------+---------------------------------------+----------------------------------+---------------------------------------+----------------------------------+----------------------------------+-----------------------------------+------------------------------------+------------------------------+
; Name                                  ; next_init_state.INIT_WAIT_MODE_REG_ST ; next_init_state.INIT_MODE_REG_ST ; next_init_state.INIT_AUTO_REF_WAIT_ST ; next_init_state.INIT_AUTO_REF_ST ; next_init_state.INIT_WAIT_PRE_ST ; next_init_state.INIT_PRECHARGE_ST ; next_init_state.INIT_WAIT_200us_ST ; next_init_state.INIT_IDLE_ST ;
+---------------------------------------+---------------------------------------+----------------------------------+---------------------------------------+----------------------------------+----------------------------------+-----------------------------------+------------------------------------+------------------------------+
; next_init_state.INIT_IDLE_ST          ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                ; 0                                 ; 0                                  ; 0                            ;
; next_init_state.INIT_WAIT_200us_ST    ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                ; 0                                 ; 1                                  ; 1                            ;
; next_init_state.INIT_PRECHARGE_ST     ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                ; 1                                 ; 0                                  ; 1                            ;
; next_init_state.INIT_WAIT_PRE_ST      ; 0                                     ; 0                                ; 0                                     ; 0                                ; 1                                ; 0                                 ; 0                                  ; 1                            ;
; next_init_state.INIT_AUTO_REF_ST      ; 0                                     ; 0                                ; 0                                     ; 1                                ; 0                                ; 0                                 ; 0                                  ; 1                            ;
; next_init_state.INIT_AUTO_REF_WAIT_ST ; 0                                     ; 0                                ; 1                                     ; 0                                ; 0                                ; 0                                 ; 0                                  ; 1                            ;
; next_init_state.INIT_MODE_REG_ST      ; 0                                     ; 1                                ; 0                                     ; 0                                ; 0                                ; 0                                 ; 0                                  ; 1                            ;
; next_init_state.INIT_WAIT_MODE_REG_ST ; 1                                     ; 0                                ; 0                                     ; 0                                ; 0                                ; 0                                 ; 0                                  ; 1                            ;
+---------------------------------------+---------------------------------------+----------------------------------+---------------------------------------+----------------------------------+----------------------------------+-----------------------------------+------------------------------------+------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st                                                   ;
+------------------------+------------------------+----------------------+-------------------+------------------+-----------------------+--------------------+
; Name                   ; cur_st.restart_wack_st ; cur_st.restart_rd_st ; cur_st.end_cyc_st ; cur_st.wbm_rx_st ; cur_st.wbm_init_rx_st ; cur_st.wbm_idle_st ;
+------------------------+------------------------+----------------------+-------------------+------------------+-----------------------+--------------------+
; cur_st.wbm_idle_st     ; 0                      ; 0                    ; 0                 ; 0                ; 0                     ; 0                  ;
; cur_st.wbm_init_rx_st  ; 0                      ; 0                    ; 0                 ; 0                ; 1                     ; 1                  ;
; cur_st.wbm_rx_st       ; 0                      ; 0                    ; 0                 ; 1                ; 0                     ; 1                  ;
; cur_st.end_cyc_st      ; 0                      ; 0                    ; 1                 ; 0                ; 0                     ; 1                  ;
; cur_st.restart_rd_st   ; 0                      ; 1                    ; 0                 ; 0                ; 0                     ; 1                  ;
; cur_st.restart_wack_st ; 1                      ; 0                    ; 0                 ; 0                ; 0                     ; 1                  ;
+------------------------+------------------------+----------------------+-------------------+------------------+-----------------------+--------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cur_st                            ;
+------------------------------+------------------------+------------------------------+----------------------+---------------------------+------------------------+
; Name                         ; wbm_cur_st.wbm_bank_st ; wbm_cur_st.wbm_wait_burst_st ; wbm_cur_st.wbm_rx_st ; wbm_cur_st.wbm_req_arb_st ; wbm_cur_st.wbm_idle_st ;
+------------------------------+------------------------+------------------------------+----------------------+---------------------------+------------------------+
; wbm_cur_st.wbm_idle_st       ; 0                      ; 0                            ; 0                    ; 0                         ; 0                      ;
; wbm_cur_st.wbm_req_arb_st    ; 0                      ; 0                            ; 0                    ; 1                         ; 1                      ;
; wbm_cur_st.wbm_rx_st         ; 0                      ; 0                            ; 1                    ; 0                         ; 1                      ;
; wbm_cur_st.wbm_wait_burst_st ; 0                      ; 1                            ; 0                    ; 0                         ; 1                      ;
; wbm_cur_st.wbm_bank_st       ; 1                      ; 0                            ; 0                    ; 0                         ; 1                      ;
+------------------------------+------------------------+------------------------------+----------------------+---------------------------+------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|wbs_cur_st                                                                                                      ;
+---------------------------------+------------------------+--------------------------------+----------------------+-----------------------------+--------------------------------+---------------------------------+------------------------+
; Name                            ; wbs_cur_st.wbs_done_st ; wbs_cur_st.wbs_wait_end_cyc_st ; wbs_cur_st.wbs_tx_st ; wbs_cur_st.wbs_ram_delay_st ; wbs_cur_st.wbs_wait_ram_rdy_st ; wbs_cur_st.wbs_init_sdram_rx_st ; wbs_cur_st.wbs_idle_st ;
+---------------------------------+------------------------+--------------------------------+----------------------+-----------------------------+--------------------------------+---------------------------------+------------------------+
; wbs_cur_st.wbs_idle_st          ; 0                      ; 0                              ; 0                    ; 0                           ; 0                              ; 0                               ; 0                      ;
; wbs_cur_st.wbs_init_sdram_rx_st ; 0                      ; 0                              ; 0                    ; 0                           ; 0                              ; 1                               ; 1                      ;
; wbs_cur_st.wbs_wait_ram_rdy_st  ; 0                      ; 0                              ; 0                    ; 0                           ; 1                              ; 0                               ; 1                      ;
; wbs_cur_st.wbs_ram_delay_st     ; 0                      ; 0                              ; 0                    ; 1                           ; 0                              ; 0                               ; 1                      ;
; wbs_cur_st.wbs_tx_st            ; 0                      ; 0                              ; 1                    ; 0                           ; 0                              ; 0                               ; 1                      ;
; wbs_cur_st.wbs_wait_end_cyc_st  ; 0                      ; 1                              ; 0                    ; 0                           ; 0                              ; 0                               ; 1                      ;
; wbs_cur_st.wbs_done_st          ; 1                      ; 0                              ; 0                    ; 0                           ; 0                              ; 0                               ; 1                      ;
+---------------------------------+------------------------+--------------------------------+----------------------+-----------------------------+--------------------------------+---------------------------------+------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st                                                                                                                                                                                    ;
+--------------------------------+-----------------------+----------------------------+------------------------+-------------------------------+--------------------------------+-------------------------------+------------------------------+----------------------+---------------------------+------------------------+
; Name                           ; wbm_cur_st.wbm_sum_st ; wbm_cur_st.wbm_wait_sum_st ; wbm_cur_st.wbm_bank_st ; wbm_cur_st.wbm_bank_switch_st ; wbm_cur_st.wbm_wait2_switch_st ; wbm_cur_st.wbm_wait_switch_st ; wbm_cur_st.wbm_wait_burst_st ; wbm_cur_st.wbm_tx_st ; wbm_cur_st.wbm_req_arb_st ; wbm_cur_st.wbm_idle_st ;
+--------------------------------+-----------------------+----------------------------+------------------------+-------------------------------+--------------------------------+-------------------------------+------------------------------+----------------------+---------------------------+------------------------+
; wbm_cur_st.wbm_idle_st         ; 0                     ; 0                          ; 0                      ; 0                             ; 0                              ; 0                             ; 0                            ; 0                    ; 0                         ; 0                      ;
; wbm_cur_st.wbm_req_arb_st      ; 0                     ; 0                          ; 0                      ; 0                             ; 0                              ; 0                             ; 0                            ; 0                    ; 1                         ; 1                      ;
; wbm_cur_st.wbm_tx_st           ; 0                     ; 0                          ; 0                      ; 0                             ; 0                              ; 0                             ; 0                            ; 1                    ; 0                         ; 1                      ;
; wbm_cur_st.wbm_wait_burst_st   ; 0                     ; 0                          ; 0                      ; 0                             ; 0                              ; 0                             ; 1                            ; 0                    ; 0                         ; 1                      ;
; wbm_cur_st.wbm_wait_switch_st  ; 0                     ; 0                          ; 0                      ; 0                             ; 0                              ; 1                             ; 0                            ; 0                    ; 0                         ; 1                      ;
; wbm_cur_st.wbm_wait2_switch_st ; 0                     ; 0                          ; 0                      ; 0                             ; 1                              ; 0                             ; 0                            ; 0                    ; 0                         ; 1                      ;
; wbm_cur_st.wbm_bank_switch_st  ; 0                     ; 0                          ; 0                      ; 1                             ; 0                              ; 0                             ; 0                            ; 0                    ; 0                         ; 1                      ;
; wbm_cur_st.wbm_bank_st         ; 0                     ; 0                          ; 1                      ; 0                             ; 0                              ; 0                             ; 0                            ; 0                    ; 0                         ; 1                      ;
; wbm_cur_st.wbm_wait_sum_st     ; 0                     ; 1                          ; 0                      ; 0                             ; 0                              ; 0                             ; 0                            ; 0                    ; 0                         ; 1                      ;
; wbm_cur_st.wbm_sum_st          ; 1                     ; 0                          ; 0                      ; 0                             ; 0                              ; 0                             ; 0                            ; 0                    ; 0                         ; 1                      ;
+--------------------------------+-----------------------+----------------------------+------------------------+-------------------------------+--------------------------------+-------------------------------+------------------------------+----------------------+---------------------------+------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wbs_cur_st                                  ;
+--------------------------------+------------------------+--------------------------------+----------------------+-----------------------------+------------------------+
; Name                           ; wbs_cur_st.wbs_done_st ; wbs_cur_st.wbs_wait_end_cyc_st ; wbs_cur_st.wbs_rx_st ; wbs_cur_st.wbs_neg_stall_st ; wbs_cur_st.wbs_idle_st ;
+--------------------------------+------------------------+--------------------------------+----------------------+-----------------------------+------------------------+
; wbs_cur_st.wbs_idle_st         ; 0                      ; 0                              ; 0                    ; 0                           ; 0                      ;
; wbs_cur_st.wbs_neg_stall_st    ; 0                      ; 0                              ; 0                    ; 1                           ; 1                      ;
; wbs_cur_st.wbs_rx_st           ; 0                      ; 0                              ; 1                    ; 0                           ; 1                      ;
; wbs_cur_st.wbs_wait_end_cyc_st ; 0                      ; 1                              ; 0                    ; 0                           ; 1                      ;
; wbs_cur_st.wbs_done_st         ; 1                      ; 0                              ; 0                    ; 0                           ; 1                      ;
+--------------------------------+------------------------+--------------------------------+----------------------+-----------------------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                     ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe21a[0] ; yes                                                              ; yes                                        ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe20a[0] ; yes                                                              ; yes                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                ; Reason for Removal                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c1[0..19,30,31]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c2[0..19,30,31]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c3[0..19,30,31]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z1[0..19,30,31]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z2[0..19,30,31]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z3[0..19,30,31]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|tl_out_phase_1[0..6,17..20]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|bl_out_phase_1[0..6,17..20]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_tga_o[2..9]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|parity_bit                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d1[0..3,5,7,9]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[0,1,8,9]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|right_frame_rg_d1[0..3,5,7,9]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[0,1,8,9]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d2[0..3,5,7,9]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d2[0,1,8,9]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|right_frame_rg_d2[0..3,5,7,9]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d2[0,1,8,9]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[0..3]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[0,1,9]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|right_frame[0..3]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|lower_frame[0,1,9]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|addrstall_reg_a[0] ; Lost fanout                                                                                                                                                                                         ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|tot_req_pix[0]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_req_add[0..8]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|sum_wr_cnt[0..11]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|intercon:intercon_y_inst|wbs_gnt                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|left_frame[0..3]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|right_frame[0..3]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|upper_frame[0,1,9]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|lower_frame[0,1,9]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1|len_data[0,2..15]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1|sof_blk[0,1,3,4,7]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1|eof_blk[0..2,4,5]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|rx_path:rx_path_inst|mp_dec:mp_dec1|eof_blk[0..2,4,5]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp|dffe27a[13]                                           ; Lost fanout                                                                                                                                                                                         ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp|dffe27a[13]                                           ; Lost fanout                                                                                                                                                                                         ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[0]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[0]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x1[0]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y1[0]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[1]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[1]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x1[1]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y1[1]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[2]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[2]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x1[2]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y1[2]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[3]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[3]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x1[3]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y1[3]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[4]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[4]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x1[4]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y1[4]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[5]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[5]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x1[5]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y1[5]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[5]                                                                                                                             ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[6]                                                                                                                        ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[6]                                                                                                                             ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[7]                                                                                                                        ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[7]                                                                                                                             ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d1[4]                                                                                                                         ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d1[4]                                                                                                                              ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d1[6]                                                                                                                         ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d1[6]                                                                                                                              ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d1[8]                                                                                                                         ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d1[8]                                                                                                                              ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[2]                                                                                                                        ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[2]                                                                                                                             ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[3]                                                                                                                        ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[3]                                                                                                                             ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[4]                                                                                                                        ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[4]                                                                                                                             ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[5]                                                                                                                        ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[5]                                                                                                                             ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[6]                                                                                                                        ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[6]                                                                                                                             ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[7]                                                                                                                        ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[7]                                                                                                                             ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|right_frame_rg_d1[4]                                                                                                                        ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|right_frame_rg_d1[4]                                                                                                                             ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|right_frame_rg_d1[6]                                                                                                                        ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|right_frame_rg_d1[6]                                                                                                                             ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|right_frame_rg_d1[8]                                                                                                                        ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|right_frame_rg_d1[8]                                                                                                                             ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[2]                                                                                                                        ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[2]                                                                                                                             ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[3]                                                                                                                        ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[3]                                                                                                                             ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[4]                                                                                                                        ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|sum_wr_cnt[13]                                                                                 ; Merged with mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|sum_wr_cnt[12]                                                                            ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y1[17]                                                                                                                  ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[17]                                                                                                             ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y1[16]                                                                                                                  ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[16]                                                                                                             ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y1[15]                                                                                                                  ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[15]                                                                                                             ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y1[14]                                                                                                                  ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[14]                                                                                                             ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y1[13]                                                                                                                  ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[13]                                                                                                             ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y1[12]                                                                                                                  ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[12]                                                                                                             ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y1[11]                                                                                                                  ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[11]                                                                                                             ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y1[10]                                                                                                                  ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[10]                                                                                                             ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y1[9]                                                                                                                   ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[9]                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y1[8]                                                                                                                   ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[8]                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y1[7]                                                                                                                   ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[7]                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y1[6]                                                                                                                   ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[6]                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x1[17]                                                                                                                  ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[17]                                                                                                             ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x1[16]                                                                                                                  ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[16]                                                                                                             ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x1[15]                                                                                                                  ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[15]                                                                                                             ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x1[14]                                                                                                                  ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[14]                                                                                                             ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x1[13]                                                                                                                  ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[13]                                                                                                             ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x1[12]                                                                                                                  ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[12]                                                                                                             ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x1[11]                                                                                                                  ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[11]                                                                                                             ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x1[10]                                                                                                                  ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[10]                                                                                                             ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x1[9]                                                                                                                   ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[9]                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x1[8]                                                                                                                   ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[8]                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x1[7]                                                                                                                   ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[7]                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x1[6]                                                                                                                   ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[6]                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|bl_y[9]                                                                                                                 ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|tl_y[9]                                                                                                            ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|bl_y[8]                                                                                                                 ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|tl_y[8]                                                                                                            ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|bl_y[7]                                                                                                                 ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|tl_y[7]                                                                                                            ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|bl_y[6]                                                                                                                 ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|tl_y[6]                                                                                                            ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|bl_y[5]                                                                                                                 ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|tl_y[5]                                                                                                            ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|bl_y[4]                                                                                                                 ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|tl_y[4]                                                                                                            ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|bl_y[3]                                                                                                                 ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|tl_y[3]                                                                                                            ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|bl_y[2]                                                                                                                 ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|tl_y[2]                                                                                                            ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|bl_y[1]                                                                                                                 ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|tl_y[1]                                                                                                            ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|bl_y[0]                                                                                                                 ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|tl_y[0]                                                                                                            ;
; mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|read_addr[3]                                                                                                                     ; Merged with mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|read_addr_dup[3]                                                                                                            ;
; mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|read_addr[2]                                                                                                                     ; Merged with mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|read_addr_dup[2]                                                                                                            ;
; mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|read_addr[1]                                                                                                                     ; Merged with mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|read_addr_dup[1]                                                                                                            ;
; mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|read_addr[0]                                                                                                                     ; Merged with mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|read_addr_dup[0]                                                                                                            ;
; mds_top:inst15|sdram_controller:sdr_ctrl|dram_udqm                                                                                                                                           ; Merged with mds_top:inst15|sdram_controller:sdr_ctrl|dram_ldqm                                                                                                                                      ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d2[2..4]                                                                                                                          ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d2[8]                                                                                                                         ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|right_frame_rg_d2[4,6,8]                                                                                                                         ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d2[8]                                                                                                                         ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d2[2..7]                                                                                                                          ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d2[8]                                                                                                                         ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d2[4,6]                                                                                                                            ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d2[8]                                                                                                                         ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d2[5..7]                                                                                                                          ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d2[8]                                                                                                                         ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[5,7]                                                                                     ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[9]                                                                                  ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[4,6]                                                                                     ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[8]                                                                                  ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[2]                                                                                      ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[8]                                                                                  ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|right_frame[4,6,8]                                                                                  ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[8]                                                                                  ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|lower_frame[2]                                                                                      ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[8]                                                                                  ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[3..6]                                                                                   ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[7]                                                                                 ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|right_frame[5,7]                                                                                    ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|right_frame[9]                                                                                 ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[1]                                                                                      ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|lower_frame[8]                                                                                 ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|lower_frame[3..6]                                                                                   ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|lower_frame[7]                                                                                 ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[2]                                                                                                 ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[3]                                                                                            ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[0]                                                                                                ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[3]                                                                                            ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[0]                                                                                                 ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[3]                                                                                            ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[1,9]                                                                                              ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[3]                                                                                            ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[1]                                                                                                 ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[3]                                                                                            ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[1]                                                                                                ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|right_frame_i[3]                                                                                           ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|right_frame_i[0]                                                                                                ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|right_frame_i[3]                                                                                           ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[0]                                                                                                ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|right_frame_i[3]                                                                                           ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|right_frame_i[1,2]                                                                                              ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|right_frame_i[3]                                                                                           ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|read_addr[12]                                                                                                          ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|read_addr_dup[12]                                                                                                 ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|read_addr[11]                                                                                                          ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|read_addr_dup[11]                                                                                                 ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|read_addr[10]                                                                                                          ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|read_addr_dup[10]                                                                                                 ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|read_addr[9]                                                                                                           ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|read_addr_dup[9]                                                                                                  ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|read_addr[8]                                                                                                           ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|read_addr_dup[8]                                                                                                  ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|read_addr[7]                                                                                                           ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|read_addr_dup[7]                                                                                                  ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|read_addr[6]                                                                                                           ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|read_addr_dup[6]                                                                                                  ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|read_addr[5]                                                                                                           ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|read_addr_dup[5]                                                                                                  ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|read_addr[4]                                                                                                           ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|read_addr_dup[4]                                                                                                  ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|read_addr[3]                                                                                                           ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|read_addr_dup[3]                                                                                                  ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|read_addr[2]                                                                                                           ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|read_addr_dup[2]                                                                                                  ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|read_addr[1]                                                                                                           ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|read_addr_dup[1]                                                                                                  ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|read_addr[0]                                                                                                           ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|read_addr_dup[0]                                                                                                  ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|tot_req_pix[1..8]                                                                                                       ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|tot_req_pix[9]                                                                                                     ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|bank_switch                                                                                    ; Merged with mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_en                                                                                 ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y2[26]                                                                                                                  ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[26]                                                                                                             ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y2[25]                                                                                                                  ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[25]                                                                                                             ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y2[24]                                                                                                                  ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[24]                                                                                                             ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y2[23]                                                                                                                  ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[23]                                                                                                             ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y2[22]                                                                                                                  ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[22]                                                                                                             ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y2[21]                                                                                                                  ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[21]                                                                                                             ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y2[20]                                                                                                                  ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[20]                                                                                                             ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y2[19]                                                                                                                  ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[19]                                                                                                             ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y2[18]                                                                                                                  ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[18]                                                                                                             ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y2[17]                                                                                                                  ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[17]                                                                                                             ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y2[16]                                                                                                                  ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[16]                                                                                                             ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y2[15]                                                                                                                  ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[15]                                                                                                             ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y2[14]                                                                                                                  ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[14]                                                                                                             ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y2[13]                                                                                                                  ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[13]                                                                                                             ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y2[12]                                                                                                                  ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[12]                                                                                                             ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y2[11]                                                                                                                  ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[11]                                                                                                             ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y2[10]                                                                                                                  ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[10]                                                                                                             ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y2[9]                                                                                                                   ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[9]                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y2[8]                                                                                                                   ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[8]                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y2[7]                                                                                                                   ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[7]                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y2[6]                                                                                                                   ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[6]                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y2[5]                                                                                                                   ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[5]                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y2[4]                                                                                                                   ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[4]                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y2[3]                                                                                                                   ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[3]                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y2[2]                                                                                                                   ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[2]                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y2[1]                                                                                                                   ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[1]                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y2[0]                                                                                                                   ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[0]                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x2[26]                                                                                                                  ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[26]                                                                                                             ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x2[25]                                                                                                                  ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[25]                                                                                                             ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x2[24]                                                                                                                  ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[24]                                                                                                             ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x2[23]                                                                                                                  ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[23]                                                                                                             ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x2[22]                                                                                                                  ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[22]                                                                                                             ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x2[21]                                                                                                                  ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[21]                                                                                                             ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x2[20]                                                                                                                  ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[20]                                                                                                             ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x2[19]                                                                                                                  ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[19]                                                                                                             ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x2[18]                                                                                                                  ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[18]                                                                                                             ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x2[17]                                                                                                                  ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[17]                                                                                                             ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x2[16]                                                                                                                  ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[16]                                                                                                             ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x2[15]                                                                                                                  ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[15]                                                                                                             ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x2[14]                                                                                                                  ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[14]                                                                                                             ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x2[13]                                                                                                                  ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[13]                                                                                                             ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x2[12]                                                                                                                  ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[12]                                                                                                             ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x2[11]                                                                                                                  ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[11]                                                                                                             ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x2[10]                                                                                                                  ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[10]                                                                                                             ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x2[9]                                                                                                                   ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[9]                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x2[8]                                                                                                                   ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[8]                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x2[7]                                                                                                                   ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[7]                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x2[6]                                                                                                                   ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[6]                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x2[5]                                                                                                                   ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[5]                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x2[4]                                                                                                                   ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[4]                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x2[3]                                                                                                                   ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[3]                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x2[2]                                                                                                                   ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[2]                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x2[1]                                                                                                                   ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[1]                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x2[0]                                                                                                                   ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[0]                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|tl_out[0]                                                                                                               ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|bl_out[0]                                                                                                          ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[5..9]                                                                                        ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[4]                                                                                      ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_tga_o[2..9]                                                                                        ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_tga_o[1]                                                                                      ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_stb_o                                                                                              ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_cyc_o                                                                                         ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_we_o                                                                                               ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_cyc_o                                                                                         ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|rd_wbm_tga_o[3..9]                                                                                          ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|rd_wbm_tga_o[2]                                                                                        ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[5..9]                                                                                        ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[4]                                                                                      ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_tga_o[1..9]                                                                                        ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[4]                                                                                      ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_stb_o                                                                                              ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_cyc_o                                                                                         ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_tgc_o                                                                                              ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_cyc_o                                                                                         ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_we_o                                                                                               ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_cyc_o                                                                                         ;
; mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1|eof_blk[6,7]                                                                                                                              ; Merged with mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1|eof_blk[3]                                                                                                                           ;
; mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1|len_data[1]                                                                                                                               ; Merged with mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1|eof_blk[3]                                                                                                                           ;
; mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1|sof_blk[2,5,6]                                                                                                                            ; Merged with mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1|eof_blk[3]                                                                                                                           ;
; mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1|len_blk[8,11..15]                                                                                                                         ; Merged with mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1|len_blk[10]                                                                                                                          ;
; mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1|len_blk[2..7]                                                                                                                             ; Merged with mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1|len_blk[0]                                                                                                                           ;
; mds_top:inst15|rx_path:rx_path_inst|mp_dec:mp_dec1|eof_blk[6,7]                                                                                                                              ; Merged with mds_top:inst15|rx_path:rx_path_inst|mp_dec:mp_dec1|eof_blk[3]                                                                                                                           ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|left_frame[7,9]                                                                                                                                  ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|left_frame[5]                                                                                                                               ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|left_frame[6,8]                                                                                                                                  ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                                                                                               ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|lower_frame[2]                                                                                                                                   ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                                                                                               ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|right_frame[4,6,8]                                                                                                                               ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                                                                                               ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|upper_frame[2]                                                                                                                                   ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                                                                                               ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|right_frame[7,9]                                                                                                                                 ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|right_frame[5]                                                                                                                              ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|upper_frame[4..7]                                                                                                                                ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|upper_frame[3]                                                                                                                              ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|lower_frame[4..7]                                                                                                                                ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|lower_frame[3]                                                                                                                              ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[7,9]                                                                                               ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[5]                                                                                            ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[6,8]                                                                                               ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]                                                                                            ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[2]                                                                                                ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]                                                                                            ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|right_frame_i[4]                                                                                                ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]                                                                                           ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[4..7]                                                                                             ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]                                                                                           ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[3]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|tot_req_pix[9]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[0]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[0]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a3[0]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b3[0]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x3[0]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y3[0]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[6]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[6]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[1]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[1]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[2,3]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a3[1]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[2,3]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b3[1]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x3[1]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y3[1]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|row_fraction_calc[1]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|col_fraction_calc[1]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[4]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a3[2]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[4]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b3[2]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x3[2]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y3[2]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|row_fraction_calc[2]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|col_fraction_calc[2]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[5,6]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a3[3]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[5,6]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b3[3]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x3[3]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y3[3]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|row_fraction_calc[3]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|col_fraction_calc[3]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a3[4]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b3[4]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x3[4]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y3[4]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|row_fraction_calc[4]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|col_fraction_calc[4]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a3[5,6]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b3[5,6]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x3[5,6]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y3[5,6]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|row_fraction_calc[5,6]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|col_fraction_calc[5,6]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5,7]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[0]                                                                                                                ; Merged with mds_top:inst15|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_in_addr_i[0]                                                                                                            ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|lower_frame[8]                                                                                      ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[7]                                                                                 ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[4,6]                                                                                              ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|right_frame_i[3]                                                                                           ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_adr_o[4]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1|len_blk[0]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|rd_wbm_tga_o[2]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1|len_blk[10]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1|ram_addr_i[10..15]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem~13                                                                                                                           ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem~22                                                                                                            ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem~22                                                                                                                 ; Merged with mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data~19                                                                                                                    ;
; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data~19                                                                                                                         ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data~19                      ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data~19                           ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_req_add[9]                                                                                                     ;
; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[20]                                                                                                           ; Merged with mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1|ram_addr_i[9]                                                                                                                        ;
; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[18]                                                                                                           ; Merged with mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1|ram_addr_i[8]                                                                                                                        ;
; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[16]                                                                                                           ; Merged with mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1|ram_addr_i[7]                                                                                                                        ;
; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[14]                                                                                                           ; Merged with mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1|ram_addr_i[6]                                                                                                                        ;
; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[12]                                                                                                           ; Merged with mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1|ram_addr_i[5]                                                                                                                        ;
; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[10]                                                                                                           ; Merged with mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1|ram_addr_i[4]                                                                                                                        ;
; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[8]                                                                                                            ; Merged with mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1|ram_addr_i[3]                                                                                                                        ;
; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[6]                                                                                                            ; Merged with mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1|ram_addr_i[2]                                                                                                                        ;
; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[4]                                                                                                            ; Merged with mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1|ram_addr_i[1]                                                                                                                        ;
; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[2]                                                                                                            ; Merged with mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1|ram_addr_i[0]                                                                                                                        ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[2]              ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[0]                                                                                   ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[20]             ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[9]                                                                                   ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[18]             ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[8]                                                                                   ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[16]             ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[7]                                                                                   ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[14]             ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[6]                                                                                   ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[12]             ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[5]                                                                                   ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[10]             ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[4]                                                                                   ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[8]              ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[3]                                                                                   ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[6]              ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[2]                                                                                   ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[4]              ; Merged with mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_adr_o_counter[1]                                                                                   ;
; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[20]                                                                                                           ; Merged with mds_top:inst15|rx_path:rx_path_inst|ram_addr_out[9]                                                                                                                                     ;
; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[18]                                                                                                           ; Merged with mds_top:inst15|rx_path:rx_path_inst|ram_addr_out[8]                                                                                                                                     ;
; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[16]                                                                                                           ; Merged with mds_top:inst15|rx_path:rx_path_inst|ram_addr_out[7]                                                                                                                                     ;
; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[14]                                                                                                           ; Merged with mds_top:inst15|rx_path:rx_path_inst|ram_addr_out[6]                                                                                                                                     ;
; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[12]                                                                                                           ; Merged with mds_top:inst15|rx_path:rx_path_inst|ram_addr_out[5]                                                                                                                                     ;
; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[10]                                                                                                           ; Merged with mds_top:inst15|rx_path:rx_path_inst|ram_addr_out[4]                                                                                                                                     ;
; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[8]                                                                                                            ; Merged with mds_top:inst15|rx_path:rx_path_inst|ram_addr_out[3]                                                                                                                                     ;
; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[6]                                                                                                            ; Merged with mds_top:inst15|rx_path:rx_path_inst|ram_addr_out[2]                                                                                                                                     ;
; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[4]                                                                                                            ; Merged with mds_top:inst15|rx_path:rx_path_inst|ram_addr_out[1]                                                                                                                                     ;
; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[2]                                                                                                            ; Merged with mds_top:inst15|rx_path:rx_path_inst|ram_addr_out[0]                                                                                                                                     ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0_bypass[26]                                                                                                   ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|read_addr_dup[12]                                                                                                 ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0_bypass[24]                                                                                                   ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|read_addr_dup[11]                                                                                                 ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0_bypass[22]                                                                                                   ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|read_addr_dup[10]                                                                                                 ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0_bypass[20]                                                                                                   ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|read_addr_dup[9]                                                                                                  ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0_bypass[18]                                                                                                   ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|read_addr_dup[8]                                                                                                  ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0_bypass[16]                                                                                                   ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|read_addr_dup[7]                                                                                                  ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0_bypass[14]                                                                                                   ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|read_addr_dup[6]                                                                                                  ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0_bypass[12]                                                                                                   ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|read_addr_dup[5]                                                                                                  ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0_bypass[10]                                                                                                   ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|read_addr_dup[4]                                                                                                  ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0_bypass[8]                                                                                                    ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|read_addr_dup[3]                                                                                                  ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0_bypass[6]                                                                                                    ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|read_addr_dup[2]                                                                                                  ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0_bypass[4]                                                                                                    ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|read_addr_dup[1]                                                                                                  ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0_bypass[2]                                                                                                    ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|read_addr_dup[0]                                                                                                  ;
; mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0_bypass[2]                                                                                                              ; Merged with mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|read_addr_dup[0]                                                                                                            ;
; mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0_bypass[8]                                                                                                              ; Merged with mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|read_addr_dup[3]                                                                                                            ;
; mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0_bypass[6]                                                                                                              ; Merged with mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|read_addr_dup[2]                                                                                                            ;
; mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0_bypass[4]                                                                                                              ; Merged with mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|read_addr_dup[1]                                                                                                            ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[8]                                                                                      ; Merged with mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|lower_frame[7]                                                                                 ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[1..7]                                                                             ; Merged with mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[8]                                                                           ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[1..7]                                                                                                   ; Merged with mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d1[8]                                                                                                 ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d2[1..7]                                                                                                   ; Merged with mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|ram_words_in_d2[8]                                                                                                 ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st.summery_chunk_st                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.PARITY_ST                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|parity_err_i                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wb_address[20..22]                                                                                          ; Lost fanout                                                                                                                                                                                         ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[4]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|rd_bank_val                                                                                                                                          ; Merged with mds_top:inst15|mem_mng_top:mem_mng_inst|wr_bank_val                                                                                                                                     ;
; mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1|ram_addr_i[3..9]                                                                                                                          ; Merged with mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1|ram_addr_i[2]                                                                                                                        ;
; mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1|ram_addr_i[2]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|sum_wr_cnt[12]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|right_frame_i[3]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Total Number of Removed Registers = 750                                                                                                                                                      ;                                                                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                            ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10]      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                            ;
; Total Number of Removed Registers = 23                                                                                                                                                       ;                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                          ;
+-------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------+
; Register name                                                                       ; Reason for Removal        ; Registers Removed due to This Register                                                             ;
+-------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------+
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[0]          ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a3[0],                        ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y3[0],                        ;
;                                                                                     ;                           ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a3[1],                        ;
;                                                                                     ;                           ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y3[1],                        ;
;                                                                                     ;                           ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|row_fraction_calc[1],         ;
;                                                                                     ;                           ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a3[2],                        ;
;                                                                                     ;                           ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y3[2],                        ;
;                                                                                     ;                           ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|row_fraction_calc[2],         ;
;                                                                                     ;                           ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a3[3],                        ;
;                                                                                     ;                           ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y3[3],                        ;
;                                                                                     ;                           ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|row_fraction_calc[3],         ;
;                                                                                     ;                           ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|row_fraction_calc[4],         ;
;                                                                                     ;                           ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|row_fraction_calc[6],         ;
;                                                                                     ;                           ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|row_fraction_calc[5]          ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[0]          ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b3[0],                        ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x3[0],                        ;
;                                                                                     ;                           ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b3[1],                        ;
;                                                                                     ;                           ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x3[1],                        ;
;                                                                                     ;                           ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|col_fraction_calc[1],         ;
;                                                                                     ;                           ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b3[2],                        ;
;                                                                                     ;                           ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x3[2],                        ;
;                                                                                     ;                           ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|col_fraction_calc[2],         ;
;                                                                                     ;                           ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b3[3],                        ;
;                                                                                     ;                           ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x3[3],                        ;
;                                                                                     ;                           ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|col_fraction_calc[3],         ;
;                                                                                     ;                           ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|col_fraction_calc[4],         ;
;                                                                                     ;                           ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|col_fraction_calc[6],         ;
;                                                                                     ;                           ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|col_fraction_calc[5]          ;
; mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1|len_data[15]                     ; Stuck at GND              ; mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1|ram_addr_i[15],                                 ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1|ram_addr_i[14],                                 ;
;                                                                                     ;                           ; mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1|ram_addr_i[13],                                 ;
;                                                                                     ;                           ; mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1|ram_addr_i[12],                                 ;
;                                                                                     ;                           ; mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1|ram_addr_i[11],                                 ;
;                                                                                     ;                           ; mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1|ram_addr_i[10],                                 ;
;                                                                                     ;                           ; mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1|ram_addr_i[2]                                   ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[9]                    ; Stuck at GND              ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d2[9],                                  ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|lower_frame[9],                                        ;
;                                                                                     ;                           ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[7],     ;
;                                                                                     ;                           ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[5]      ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d1[3]                     ; Stuck at GND              ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d2[3],                                   ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|left_frame[3],                                         ;
;                                                                                     ;                           ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[3]       ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c1[16]         ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c2[16],                       ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c3[16]                        ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c1[15]         ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c2[15],                       ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c3[15]                        ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c1[14]         ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c2[14],                       ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c3[14]                        ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c1[13]         ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c2[13],                       ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c3[13]                        ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c1[12]         ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c2[12],                       ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c3[12]                        ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c1[11]         ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c2[11],                       ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c3[11]                        ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c1[10]         ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c2[10],                       ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c3[10]                        ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c1[9]          ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c2[9],                        ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c3[9]                         ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c1[8]          ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c2[8],                        ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c3[8]                         ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c1[7]          ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c2[7],                        ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c3[7]                         ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c1[6]          ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c2[6],                        ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c3[6]                         ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c1[5]          ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c2[5],                        ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c3[5]                         ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c1[4]          ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c2[4],                        ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c3[4]                         ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c1[3]          ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c2[3],                        ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c3[3]                         ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c1[2]          ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c2[2],                        ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c3[2]                         ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c1[1]          ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c2[1],                        ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c3[1]                         ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c1[0]          ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c2[0],                        ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c3[0]                         ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z1[31]         ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z2[31],                       ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z3[31]                        ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z1[30]         ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z2[30],                       ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z3[30]                        ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z1[19]         ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z2[19],                       ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z3[19]                        ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z1[18]         ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z2[18],                       ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z3[18]                        ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z1[17]         ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z2[17],                       ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z3[17]                        ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z1[16]         ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z2[16],                       ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z3[16]                        ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z1[15]         ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z2[15],                       ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z3[15]                        ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z1[14]         ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z2[14],                       ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z3[14]                        ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z1[13]         ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z2[13],                       ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z3[13]                        ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z1[12]         ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z2[12],                       ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z3[12]                        ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z1[11]         ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z2[11],                       ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z3[11]                        ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z1[10]         ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z2[10],                       ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z3[10]                        ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z1[9]          ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z2[9],                        ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z3[9]                         ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z1[8]          ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z2[8],                        ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z3[8]                         ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z1[7]          ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z2[7],                        ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z3[7]                         ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z1[6]          ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z2[6],                        ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z3[6]                         ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z1[5]          ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z2[5],                        ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z3[5]                         ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z1[4]          ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z2[4],                        ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z3[4]                         ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z1[3]          ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z2[3],                        ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z3[3]                         ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z1[2]          ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z2[2],                        ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z3[2]                         ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z1[1]          ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z2[1],                        ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z3[1]                         ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z1[0]          ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z2[0],                        ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|z3[0]                         ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c1[31]         ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c2[31],                       ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c3[31]                        ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d1[2]                     ; Stuck at GND              ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d2[2],                                   ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|left_frame[2]                                          ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d1[1]                     ; Stuck at GND              ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d2[1],                                   ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|left_frame[1]                                          ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d1[0]                     ; Stuck at GND              ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d2[0],                                   ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|left_frame[0]                                          ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[9]                    ; Stuck at GND              ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d2[9],                                  ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|upper_frame[9]                                         ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[1]                    ; Stuck at GND              ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d2[1],                                  ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|upper_frame[1]                                         ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[0]                    ; Stuck at GND              ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d2[0],                                  ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|upper_frame[0]                                         ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|right_frame_rg_d1[3]                    ; Stuck at GND              ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|right_frame_rg_d2[3],                                  ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|right_frame[3]                                         ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c1[30]         ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c2[30],                       ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c3[30]                        ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|right_frame_rg_d1[1]                    ; Stuck at GND              ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|right_frame_rg_d2[1],                                  ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|right_frame[1]                                         ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|right_frame_rg_d1[0]                    ; Stuck at GND              ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|right_frame_rg_d2[0],                                  ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|right_frame[0]                                         ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c1[19]         ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c2[19],                       ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c3[19]                        ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[1]                    ; Stuck at GND              ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d2[1],                                  ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|lower_frame[1]                                         ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[0]                    ; Stuck at GND              ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d2[0],                                  ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|lower_frame[0]                                         ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c1[18]         ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c2[18],                       ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c3[18]                        ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|right_frame_rg_d1[2]                    ; Stuck at GND              ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|right_frame_rg_d2[2],                                  ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|right_frame[2]                                         ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c1[17]         ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c2[17],                       ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|c3[17]                        ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[1]          ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a3[4],                        ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y3[4]                         ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[1]          ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b3[4],                        ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x3[4]                         ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[3]          ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a3[5],                        ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y3[5]                         ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[3]          ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b3[5],                        ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x3[5]                         ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[4]          ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a3[6],                        ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|y3[6]                         ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[4]          ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b3[6],                        ;
;                                                                                     ; due to stuck port data_in ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|x3[6]                         ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_req_add[0] ; Stuck at GND              ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|tot_req_pix[9]                ;
;                                                                                     ; due to stuck port data_in ;                                                                                                    ;
; mds_top:inst15|intercon:intercon_y_inst|wbs_gnt                                     ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_adr_o[4] ;
;                                                                                     ; due to stuck port data_in ;                                                                                                    ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|right_frame_rg_d1[5]                    ; Stuck at GND              ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|right_frame_rg_d2[5]                                   ;
;                                                                                     ; due to stuck port data_in ;                                                                                                    ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d1[5]                     ; Stuck at GND              ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d2[5]                                    ;
;                                                                                     ; due to stuck port data_in ;                                                                                                    ;
; mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|parity_bit                    ; Stuck at GND              ; mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|parity_err_i                                 ;
;                                                                                     ; due to stuck port data_in ;                                                                                                    ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a1[6]          ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|a2[6]                         ;
;                                                                                     ; due to stuck port data_in ;                                                                                                    ;
; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b1[6]          ; Stuck at GND              ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|b2[6]                         ;
;                                                                                     ; due to stuck port data_in ;                                                                                                    ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[8]                    ; Stuck at GND              ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d2[8]                                   ;
;                                                                                     ; due to stuck port data_in ;                                                                                                    ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d1[9]                     ; Stuck at GND              ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d2[9]                                    ;
;                                                                                     ; due to stuck port data_in ;                                                                                                    ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d1[7]                     ; Stuck at GND              ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d2[7]                                    ;
;                                                                                     ; due to stuck port data_in ;                                                                                                    ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[8]                    ; Stuck at GND              ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d2[8]                                   ;
;                                                                                     ; due to stuck port data_in ;                                                                                                    ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|right_frame_rg_d1[9]                    ; Stuck at GND              ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|right_frame_rg_d2[9]                                   ;
;                                                                                     ; due to stuck port data_in ;                                                                                                    ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|right_frame_rg_d1[7]                    ; Stuck at GND              ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|right_frame_rg_d2[7]                                   ;
;                                                                                     ; due to stuck port data_in ;                                                                                                    ;
; mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1|len_blk[0]                       ; Stuck at GND              ; mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1|len_blk[10]                                     ;
;                                                                                     ; due to stuck port data_in ;                                                                                                    ;
+-------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4188  ;
; Number of registers using Synchronous Clear  ; 319   ;
; Number of registers using Synchronous Load   ; 292   ;
; Number of registers using Asynchronous Clear ; 3230  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2290  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[10]                                                              ; 1       ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[8]                                                               ; 1       ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[6]                                                               ; 1       ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[5]                                                               ; 1       ;
; mds_top:inst15|tx_path:tx_path_inst|uart_tx:uart_tx_c|dout                                                                                                                     ; 1       ;
; mds_top:inst15|sdram_controller:sdr_ctrl|dram_cas_n_r                                                                                                                          ; 1       ;
; mds_top:inst15|sdram_controller:sdr_ctrl|dram_ldqm                                                                                                                             ; 3       ;
; mds_top:inst15|sdram_controller:sdr_ctrl|dram_ras_n_r                                                                                                                          ; 1       ;
; mds_top:inst15|sdram_controller:sdr_ctrl|dram_we_n_r                                                                                                                           ; 1       ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|wr_gnt_i                                                                                                  ; 49      ;
; mds_top:inst15|tx_path:tx_path_inst|uart_tx:uart_tx_c|sr[0]                                                                                                                    ; 1       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[6]                                                                                           ; 9       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[2]                                                                                           ; 5       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[1]                                                                                           ; 7       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[9]                                                                                           ; 10      ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[8]                                                                                           ; 11      ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[4]                                                                                           ; 8       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                                                                                           ; 4       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                                                           ; 5       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                                                                                           ; 7       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[9]                                                                                           ; 6       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[6]                                                                                           ; 6       ;
; mds_top:inst15|intercon:intercon_z_inst|wbm_gnt[1]                                                                                                                             ; 53      ;
; mds_top:inst15|intercon:intercon_z_inst|wbs_gnt[1]                                                                                                                             ; 34      ;
; mds_top:inst15|intercon:intercon_z_inst|wbs_gnt[0]                                                                                                                             ; 31      ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[8]                                                                     ; 9       ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[7]                                                                     ; 2       ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[6]                                                                     ; 2       ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[5]                                                                     ; 2       ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[4]                                                                     ; 2       ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[3]                                                                     ; 2       ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[2]                                                                     ; 2       ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[1]                                                                     ; 2       ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[0]                                                                     ; 2       ;
; mds_top:inst15|intercon:intercon_y_inst|wbm_gnt[1]                                                                                                                             ; 37      ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|wbs_stall_o_int                                                                  ; 6       ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wbs_stall_o                                                                      ; 1       ;
; mds_top:inst15|sdram_controller:sdr_ctrl|stall_r                                                                                                                               ; 6       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[9]                                                                                  ; 2       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]                                                                                  ; 4       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                                      ; 3       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb                                      ; 3       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|right_frame_i[8]                                                                                  ; 3       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|right_frame_i[9]                                                                                  ; 3       ;
; mds_top:inst15|rx_path:rx_path_inst|dat_1st_bool                                                                                                                               ; 9       ;
; mds_top:inst15|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ack_cnt_zero_b                                                                                                     ; 4       ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|first_rx_bool                                                                    ; 16      ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|restart_i                                                                        ; 10      ;
; mds_top:inst15|tx_path:tx_path_inst|uart_tx:uart_tx_c|sample_cnt[0]                                                                                                            ; 2       ;
; mds_top:inst15|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[0]                                                                                                                  ; 9       ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d3                                                                                             ; 2       ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d4                                                                                             ; 1       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|req_trig_b                                                                                                ; 1       ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|wbm_busy_d2                                                                                               ; 1       ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wbm_busy_d2                                                                                               ; 2       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[7]                                                                        ; 7       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[9]                                                                         ; 1       ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|dat_1st_bool                                                                     ; 17      ;
; mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|din_d2                                                                                                                   ; 6       ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d2                                                                                             ; 1       ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|wbm_busy_d1                                                                                               ; 1       ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wbm_busy_d1                                                                                               ; 1       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity12a0                  ; 1       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                  ; 1       ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_latch_1st_dat                                                                ; 1       ;
; mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|din_d1                                                                                                                   ; 1       ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d1                                                                                             ; 1       ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_zero                                                                      ; 1       ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_busy                                                                         ; 1       ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|done_cnt[1]                                                                      ; 2       ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|done_cnt[0]                                                                      ; 3       ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_busy                                                                         ; 1       ;
; mds_top:inst15|rx_path:rx_path_inst|mp_dec:mp_dec1|reset_crc                                                                                                                   ; 10      ;
; mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1|blk_pos[0]                                                                                                                  ; 8       ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|dat_1st_bool                                                                     ; 2       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[0]                                                                                  ; 3       ;
; mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1|reset_crc                                                                                                                   ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 92                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register Name                                                                                                                                                                    ; RAM Name                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[0]  ; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0 ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[1]  ; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0 ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[2]  ; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0 ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[3]  ; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0 ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[4]  ; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0 ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[5]  ; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0 ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[6]  ; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0 ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[7]  ; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0 ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[8]  ; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0 ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[9]  ; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0 ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[10] ; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0 ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[11] ; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0 ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[12] ; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0 ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[13] ; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0 ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[14] ; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0 ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[15] ; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0 ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[16] ; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0 ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[17] ; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0 ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[18] ; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0 ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[19] ; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0 ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[20] ; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0 ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[21] ; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0 ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[22] ; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0 ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[23] ; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0 ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[24] ; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0 ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[25] ; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0 ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[26] ; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0 ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[27] ; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0 ;
; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0_bypass[28] ; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0 ;
; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[0]                                                                                                ; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[1]                                                                                                ; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[2]                                                                                                ; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[3]                                                                                                ; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[4]                                                                                                ; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[5]                                                                                                ; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[6]                                                                                                ; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[7]                                                                                                ; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[8]                                                                                                ; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[9]                                                                                                ; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[10]                                                                                               ; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[11]                                                                                               ; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[12]                                                                                               ; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[13]                                                                                               ; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[14]                                                                                               ; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[15]                                                                                               ; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[16]                                                                                               ; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[17]                                                                                               ; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[18]                                                                                               ; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[19]                                                                                               ; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[20]                                                                                               ; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[21]                                                                                               ; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[22]                                                                                               ; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[23]                                                                                               ; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[24]                                                                                               ; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[25]                                                                                               ; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[26]                                                                                               ; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[27]                                                                                               ; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[28]                                                                                               ; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0_bypass[0]                                                                                        ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0                                                                                       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0_bypass[1]                                                                                        ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0                                                                                       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0_bypass[2]                                                                                        ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0                                                                                       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0_bypass[3]                                                                                        ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0                                                                                       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0_bypass[4]                                                                                        ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0                                                                                       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0_bypass[5]                                                                                        ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0                                                                                       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0_bypass[6]                                                                                        ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0                                                                                       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0_bypass[7]                                                                                        ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0                                                                                       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0_bypass[8]                                                                                        ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0                                                                                       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0_bypass[9]                                                                                        ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0                                                                                       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0_bypass[10]                                                                                       ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0                                                                                       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0_bypass[11]                                                                                       ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0                                                                                       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0_bypass[12]                                                                                       ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0                                                                                       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0_bypass[13]                                                                                       ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0                                                                                       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0_bypass[14]                                                                                       ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0                                                                                       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0_bypass[15]                                                                                       ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0                                                                                       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0_bypass[16]                                                                                       ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0                                                                                       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0_bypass[17]                                                                                       ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0                                                                                       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0_bypass[18]                                                                                       ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0                                                                                       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0_bypass[19]                                                                                       ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0                                                                                       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0_bypass[20]                                                                                       ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0                                                                                       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0_bypass[21]                                                                                       ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0                                                                                       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0_bypass[22]                                                                                       ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0                                                                                       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0_bypass[23]                                                                                       ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0                                                                                       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0_bypass[24]                                                                                       ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0                                                                                       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0_bypass[25]                                                                                       ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0                                                                                       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0_bypass[26]                                                                                       ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0                                                                                       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0_bypass[27]                                                                                       ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0                                                                                       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0_bypass[28]                                                                                       ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0                                                                                       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0_bypass[29]                                                                                       ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0                                                                                       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0_bypass[30]                                                                                       ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0                                                                                       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0_bypass[31]                                                                                       ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0                                                                                       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0_bypass[32]                                                                                       ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0                                                                                       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0_bypass[33]                                                                                       ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0                                                                                       ;
; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0_bypass[34]                                                                                       ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0                                                                                       ;
; mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0_bypass[0]                                                                                                  ; mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0                                                                                                 ;
; mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0_bypass[1]                                                                                                  ; mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0                                                                                                 ;
; mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0_bypass[2]                                                                                                  ; mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0                                                                                                 ;
; mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0_bypass[3]                                                                                                  ; mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0                                                                                                 ;
; mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0_bypass[4]                                                                                                  ; mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0                                                                                                 ;
; mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0_bypass[5]                                                                                                  ; mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0                                                                                                 ;
; mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0_bypass[6]                                                                                                  ; mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0                                                                                                 ;
; mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0_bypass[7]                                                                                                  ; mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0                                                                                                 ;
; mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0_bypass[8]                                                                                                  ; mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0                                                                                                 ;
; mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0_bypass[9]                                                                                                  ; mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0                                                                                                 ;
; mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0_bypass[10]                                                                                                 ; mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0                                                                                                 ;
; mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0_bypass[11]                                                                                                 ; mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0                                                                                                 ;
; mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0_bypass[12]                                                                                                 ; mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0                                                                                                 ;
; mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0_bypass[13]                                                                                                 ; mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0                                                                                                 ;
; mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0_bypass[14]                                                                                                 ; mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0                                                                                                 ;
; mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0_bypass[15]                                                                                                 ; mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0                                                                                                 ;
; mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0_bypass[16]                                                                                                 ; mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0                                                                                                 ;
; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[0]                                                                                                ; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[1]                                                                                                ; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[2]                                                                                                ; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[3]                                                                                                ; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[4]                                                                                                ; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[5]                                                                                                ; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[6]                                                                                                ; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[7]                                                                                                ; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[8]                                                                                                ; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[9]                                                                                                ; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[10]                                                                                               ; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[11]                                                                                               ; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[12]                                                                                               ; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[13]                                                                                               ; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[14]                                                                                               ; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[15]                                                                                               ; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[16]                                                                                               ; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[17]                                                                                               ; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[18]                                                                                               ; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[19]                                                                                               ; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[20]                                                                                               ; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[21]                                                                                               ; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[22]                                                                                               ; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[23]                                                                                               ; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[24]                                                                                               ; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[25]                                                                                               ; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[26]                                                                                               ; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[27]                                                                                               ; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[28]                                                                                               ; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|rd_addr_reg_wbm[2]                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_type_inst|reg_data[2]                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |img_man_MDS|mds_top:inst15|rx_path:rx_path_inst|mp_dec:mp_dec1|w_addr[3]                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|sdram_controller:sdr_ctrl|dram_bank_r[0]                                                                                                             ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[4]                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|gen_reg:gen_reg_addr_reg_inst|reg_data[2]                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|gen_reg:gen_dbg_cmd_reg_inst|reg_data[0]                                                                                        ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|uart_tx:uart_tx_c|sample_cnt[9]                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[0]                                                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|rd_adr[4]                                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[10]                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |img_man_MDS|mds_top:inst15|sdram_controller:sdr_ctrl|dat_o_r[4]                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|rx_path:rx_path_inst|checksum_calc:checksum_inst_dec|checksum_i[4]                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|checksum_calc:checksum_inst_enc|checksum_i[5]                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|sdram_controller:sdr_ctrl|tRC_cntr[0]                                                                                                                ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |img_man_MDS|mds_top:inst15|sdram_controller:sdr_ctrl|wait_200us_cntr[4]                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|data_out[4]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|data_out[7]                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|dout[0]                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|dout[4]                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|data_out[1]                                                                                                ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|right_frame_i[7]                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[1]                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1|crc_blk[6]                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[6]                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|uart_tx:uart_tx_c|pos_cnt[3]                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|sdram_controller:sdr_ctrl|dram_addr_r[11]                                                                                                            ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |img_man_MDS|mds_top:inst15|rx_path:rx_path_inst|ack_i_cnt[2]                                                                                                                    ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ack_i_cnt[6]                                                          ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ack_i_cnt[9]                                                                                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_expect_adr[7]                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[2]                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|tot_req_pix[13]                                                                                ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|ack_err_cnt[9]                                                                                 ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[4]                                                           ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|uart_tx:uart_tx_c|sr[1]                                                                                                         ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|write_addr[8]                                                                                 ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[4]                                                                       ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |img_man_MDS|mds_top:inst15|sdram_controller:sdr_ctrl|rfsh_int_cntr[11]                                                                                                          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1|ram_addr_i[11]                                                                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|bilinear:bilinear_inst|valid_counter[0]                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[6]                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[7]                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|g_out[0]                                                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[4]                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1|len_blk[10]                                                                                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|sdram_controller:sdr_ctrl|dram_addr_r[5]                                                                                                             ;
; 5:1                ; 24 bits   ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|r_out[4]                                                                               ;
; 5:1                ; 11 bits   ; 33 LEs        ; 11 LEs               ; 22 LEs                 ; Yes        ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_addr_in_counter[4]                                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|count[3]                                                                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[8]                                                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|valid_counter[0]                                                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|hcnt[0]                                                                    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[14]                                                      ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[0]                                                                    ;
; 5:1                ; 11 bits   ; 33 LEs        ; 22 LEs               ; 11 LEs                 ; Yes        ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|col_index_signed[10]                                                               ;
; 5:1                ; 11 bits   ; 33 LEs        ; 11 LEs               ; 22 LEs                 ; Yes        ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|row_index_signed[4]                                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_tga_o[3]                                                          ;
; 5:1                ; 14 bits   ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_cnt[10]                                                                                    ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |img_man_MDS|mds_top:inst15|rx_path:rx_path_inst|ram_bytes_left[9]                                                                                                               ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|count[8]                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wait_for_valid[2]                                                                  ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[7]                                                          ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_left[8]                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|cur_rd_addr[8]                                                                                          ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1|data_crc[3]                                                                                                      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|addr_pipe[4]                                                          ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|cur_rd_addr[6]                                                                                          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|rx_path:rx_path_inst|wbm_adr_internal[8]                                                                                                             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|wr_wbm_adr_o_counter[8]                                                            ;
; 8:1                ; 9 bits    ; 45 LEs        ; 9 LEs                ; 36 LEs                 ; Yes        ; |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[8]                                                     ;
; 9:1                ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1|dout[0]                                                                                                          ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1|dout[2]                                                                                                          ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1|dout[7]                                                                                                          ;
; 9:1                ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |img_man_MDS|mds_top:inst15|rx_path:rx_path_inst|wbm_adr_internal[5]                                                                                                             ;
; 7:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |img_man_MDS|mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|sample_cnt[12]                                                                                                ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|sample_cnt[0]                                                                                                 ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[5]                                                          ;
; 9:1                ; 21 bits   ; 126 LEs       ; 42 LEs               ; 84 LEs                 ; Yes        ; |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[9]                                                        ;
; 9:1                ; 3 bits    ; 18 LEs        ; 3 LEs                ; 15 LEs                 ; Yes        ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|restart_bank[1]                                                                    ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|finish_read_pxl[1]                                                                 ;
; 10:1               ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |img_man_MDS|mds_top:inst15|rx_path:rx_path_inst|wbm_adr_internal[3]                                                                                                             ;
; 10:1               ; 9 bits    ; 54 LEs        ; 9 LEs                ; 45 LEs                 ; Yes        ; |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[1]                                                      ;
; 10:1               ; 9 bits    ; 54 LEs        ; 9 LEs                ; 45 LEs                 ; Yes        ; |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[6]                                                     ;
; 10:1               ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_dat_o[6]                                                                  ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[2]                                                      ;
; 11:1               ; 7 bits    ; 49 LEs        ; 21 LEs               ; 28 LEs                 ; Yes        ; |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_cnt[7]                                                      ;
; 11:1               ; 3 bits    ; 21 LEs        ; 12 LEs               ; 9 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|w_wr_wbm_dat_o[2]                                                                  ;
; 11:1               ; 21 bits   ; 147 LEs       ; 42 LEs               ; 105 LEs                ; Yes        ; |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[12]                                                       ;
; 10:1               ; 9 bits    ; 54 LEs        ; 18 LEs               ; 36 LEs                 ; Yes        ; |img_man_MDS|mds_top:inst15|sdram_controller:sdr_ctrl|blen_cnt[3]                                                                                                                ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[2]                                                                                                    ;
; 11:1               ; 10 bits   ; 70 LEs        ; 30 LEs               ; 40 LEs                 ; Yes        ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|rd_adr_o_counter[2]                                                                ;
; 23:1               ; 6 bits    ; 90 LEs        ; 18 LEs               ; 72 LEs                 ; Yes        ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|r_wr_wbm_dat_o[3]                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|done_cnt[1]                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[6]                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[2]                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|intercon:intercon_z_inst|wbs_gnt[0]                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]                                                                       ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |img_man_MDS|mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|cur_st                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |img_man_MDS|mds_top:inst15|intercon:intercon_z_inst|ic_wbs_adr_i[13]                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |img_man_MDS|mds_top:inst15|intercon:intercon_z_inst|ic_wbs_adr_i[23]                                                                                                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |img_man_MDS|mds_top:inst15|intercon:intercon_z_inst|ic_wbs_dat_i[29]                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |img_man_MDS|mds_top:inst15|intercon:intercon_z_inst|ic_wbm_ack_i[2]                                                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |img_man_MDS|mds_top:inst15|intercon:intercon_y_inst|ic_wbm_dat_i[21]                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1|cur_st                                                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_expect_adr                                                        ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |img_man_MDS|mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|read_addr_dup                                                                                           ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; No         ; |img_man_MDS|mds_top:inst15|intercon:intercon_z_inst|ic_wbs_adr_i[1]                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |img_man_MDS|mds_top:inst15|intercon:intercon_z_inst|ic_wbm_stall_i[0]                                                                                                           ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |img_man_MDS|mds_top:inst15|intercon:intercon_y_inst|ic_wbm_dat_i[6]                                                                                                             ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; No         ; |img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_in_addr_i                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |img_man_MDS|mds_top:inst15|intercon:intercon_z_inst|Mux29                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |img_man_MDS|mds_top:inst15|sdram_controller:sdr_ctrl|next_state                                                                                                                 ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |img_man_MDS|mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|read_addr_dup                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |img_man_MDS|mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o                                                             ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |img_man_MDS|mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1|ram_addr_i                                                                                                       ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |img_man_MDS|mds_top:inst15|intercon:intercon_z_inst|Mux5                                                                                                                        ;
; 5:1                ; 11 bits   ; 33 LEs        ; 33 LEs               ; 0 LEs                  ; No         ; |img_man_MDS|mds_top:inst15|intercon:intercon_y_inst|ic_wbs_adr_i[1]                                                                                                             ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |img_man_MDS|mds_top:inst15|intercon:intercon_z_inst|Mux6                                                                                                                        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |img_man_MDS|mds_top:inst15|intercon_mux:intercon_x_inst|inc_wbm_stall_i                                                                                                         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |img_man_MDS|mds_top:inst15|intercon:intercon_z_inst|Mux22                                                                                                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; No         ; |img_man_MDS|mds_top:inst15|rx_path:rx_path_inst|Selector21                                                                                                                      ;
; 53:1               ; 2 bits    ; 70 LEs        ; 36 LEs               ; 34 LEs                 ; No         ; |img_man_MDS|mds_top:inst15|intercon_mux:intercon_x_inst|inc_wbm_dat_i[0]                                                                                                        ;
; 57:1               ; 2 bits    ; 76 LEs        ; 38 LEs               ; 38 LEs                 ; No         ; |img_man_MDS|mds_top:inst15|intercon_mux:intercon_x_inst|inc_wbm_dat_i[4]                                                                                                        ;
; 57:1               ; 2 bits    ; 76 LEs        ; 40 LEs               ; 36 LEs                 ; No         ; |img_man_MDS|mds_top:inst15|intercon_mux:intercon_x_inst|inc_wbm_dat_i[5]                                                                                                        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                        ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |img_man_MDS|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |img_man_MDS|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |img_man_MDS|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |img_man_MDS|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |img_man_MDS|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                               ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |img_man_MDS|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |img_man_MDS|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                  ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |img_man_MDS|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                    ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |img_man_MDS|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                                         ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; p0addr                                                                                    ;
; POWER_UP_LEVEL                  ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                     ;
; POWER_UP_LEVEL                  ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_jgc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                    ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                                              ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                             ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                              ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                             ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                              ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|altsyncram:mem_rtl_0|altsyncram_2vg1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|altsyncram:mem_rtl_0|altsyncram_8ig1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15 ;
+------------------+-----------+------------------------------+
; Parameter Name   ; Value     ; Type                         ;
+------------------+-----------+------------------------------+
; img_hor_pixels_g ; 128       ; Signed Integer               ;
; img_ver_lines_g  ; 96        ; Signed Integer               ;
; sys_clk_g        ; 100000000 ; Signed Integer               ;
; baudrate_g       ; 9600      ; Signed Integer               ;
+------------------+-----------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|intercon:intercon_z_inst ;
+------------------+-------+-----------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                      ;
+------------------+-------+-----------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                ;
; num_of_wbm_g     ; 3     ; Signed Integer                                            ;
; num_of_wbs_g     ; 4     ; Signed Integer                                            ;
; id               ; icz   ; String                                                    ;
; adr_width_g      ; 10    ; Signed Integer                                            ;
; blen_width_g     ; 10    ; Signed Integer                                            ;
; data_width_g     ; 8     ; Signed Integer                                            ;
+------------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|intercon:intercon_y_inst ;
+------------------+-------+-----------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                      ;
+------------------+-------+-----------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                ;
; num_of_wbm_g     ; 3     ; Signed Integer                                            ;
; num_of_wbs_g     ; 1     ; Signed Integer                                            ;
; id               ; icy   ; String                                                    ;
; adr_width_g      ; 10    ; Signed Integer                                            ;
; blen_width_g     ; 10    ; Signed Integer                                            ;
; data_width_g     ; 8     ; Signed Integer                                            ;
+------------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|intercon_mux:intercon_x_inst ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; adr_width_g    ; 10    ; Signed Integer                                                  ;
; blen_width_g   ; 10    ; Signed Integer                                                  ;
; data_width_g   ; 8     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|mem_mng_top:mem_mng_inst ;
+------------------+-------+-----------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                      ;
+------------------+-------+-----------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                ;
; mode_g           ; 0     ; Signed Integer                                            ;
; message_g        ; 1     ; Signed Integer                                            ;
; img_hor_pixels_g ; 128   ; Signed Integer                                            ;
; img_ver_lines_g  ; 96    ; Signed Integer                                            ;
+------------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst ;
+------------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                   ;
+------------------+-------+----------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                             ;
; mode_g           ; 0     ; Signed Integer                                                                         ;
; message_g        ; 1     ; Signed Integer                                                                         ;
; img_hor_pixels_g ; 128   ; Signed Integer                                                                         ;
; img_ver_lines_g  ; 96    ; Signed Integer                                                                         ;
+------------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                      ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                      ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                                                      ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                                                                      ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_a4l1      ; Untyped                                                                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                            ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                                      ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                            ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                                      ;
; mode_g           ; 0     ; Signed Integer                                                                                                  ;
; message_g        ; 1     ; Signed Integer                                                                                                  ;
; img_hor_pixels_g ; 128   ; Signed Integer                                                                                                  ;
; img_ver_lines_g  ; 96    ; Signed Integer                                                                                                  ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst ;
+------------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                   ;
+------------------+-------+----------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                             ;
+------------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst ;
+------------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                   ;
+------------------+-------+----------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                             ;
; mode_g           ; 0     ; Signed Integer                                                                         ;
; img_hor_pixels_g ; 128   ; Signed Integer                                                                         ;
; img_ver_lines_g  ; 96    ; Signed Integer                                                                         ;
+------------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                             ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                                      ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                                                      ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                      ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                      ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_b4l1      ; Untyped                                                                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                            ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                                      ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                            ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                                      ;
; mode_g           ; 0     ; Signed Integer                                                                                                  ;
; img_hor_pixels_g ; 128   ; Signed Integer                                                                                                  ;
; img_ver_lines_g  ; 96    ; Signed Integer                                                                                                  ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|mem_mng_top:mem_mng_inst|gen_reg:gen_reg_type_inst ;
+------------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                ;
+------------------+-------+-------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                          ;
; width_g          ; 8     ; Signed Integer                                                                      ;
; addr_en_g        ; true  ; Enumerated                                                                          ;
; addr_val_g       ; 13    ; Signed Integer                                                                      ;
; addr_width_g     ; 4     ; Signed Integer                                                                      ;
; read_en_g        ; true  ; Enumerated                                                                          ;
; write_en_g       ; true  ; Enumerated                                                                          ;
; clear_on_read_g  ; false ; Enumerated                                                                          ;
; default_value_g  ; 0     ; Signed Integer                                                                      ;
+------------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|mem_mng_top:mem_mng_inst|gen_reg:\dbg_reg_generate:2:gen_reg_dbg_inst ;
+------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                   ;
+------------------+-------+--------------------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                             ;
; width_g          ; 8     ; Signed Integer                                                                                         ;
; addr_en_g        ; true  ; Enumerated                                                                                             ;
; addr_val_g       ; 4     ; Signed Integer                                                                                         ;
; addr_width_g     ; 4     ; Signed Integer                                                                                         ;
; read_en_g        ; true  ; Enumerated                                                                                             ;
; write_en_g       ; true  ; Enumerated                                                                                             ;
; clear_on_read_g  ; false ; Enumerated                                                                                             ;
; default_value_g  ; 0     ; Signed Integer                                                                                         ;
+------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|mem_mng_top:mem_mng_inst|gen_reg:\dbg_reg_generate:1:gen_reg_dbg_inst ;
+------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                   ;
+------------------+-------+--------------------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                             ;
; width_g          ; 8     ; Signed Integer                                                                                         ;
; addr_en_g        ; true  ; Enumerated                                                                                             ;
; addr_val_g       ; 3     ; Signed Integer                                                                                         ;
; addr_width_g     ; 4     ; Signed Integer                                                                                         ;
; read_en_g        ; true  ; Enumerated                                                                                             ;
; write_en_g       ; true  ; Enumerated                                                                                             ;
; clear_on_read_g  ; false ; Enumerated                                                                                             ;
; default_value_g  ; 0     ; Signed Integer                                                                                         ;
+------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|mem_mng_top:mem_mng_inst|gen_reg:\dbg_reg_generate:0:gen_reg_dbg_inst ;
+------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                   ;
+------------------+-------+--------------------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                             ;
; width_g          ; 8     ; Signed Integer                                                                                         ;
; addr_en_g        ; true  ; Enumerated                                                                                             ;
; addr_val_g       ; 2     ; Signed Integer                                                                                         ;
; addr_width_g     ; 4     ; Signed Integer                                                                                         ;
; read_en_g        ; true  ; Enumerated                                                                                             ;
; write_en_g       ; true  ; Enumerated                                                                                             ;
; clear_on_read_g  ; false ; Enumerated                                                                                             ;
; default_value_g  ; 0     ; Signed Integer                                                                                         ;
+------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|mem_mng_top:mem_mng_inst|wbs_reg:wbs_reg_inst ;
+------------------+-------+--------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                           ;
+------------------+-------+--------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                     ;
; width_g          ; 8     ; Signed Integer                                                                 ;
; addr_width_g     ; 4     ; Signed Integer                                                                 ;
+------------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|disp_ctrl_top:disp_ctrl_inst ;
+-----------------------+-----------+------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                 ;
+-----------------------+-----------+------------------------------------------------------+
; reset_polarity_g      ; '0'       ; Enumerated                                           ;
; hsync_polarity_g      ; '1'       ; Enumerated                                           ;
; vsync_polarity_g      ; '1'       ; Enumerated                                           ;
; blank_polarity_g      ; '0'       ; Enumerated                                           ;
; red_default_color_g   ; 0         ; Signed Integer                                       ;
; green_default_color_g ; 0         ; Signed Integer                                       ;
; blue_default_color_g  ; 0         ; Signed Integer                                       ;
; red_width_g           ; 8         ; Signed Integer                                       ;
; green_width_g         ; 8         ; Signed Integer                                       ;
; blue_width_g          ; 8         ; Signed Integer                                       ;
; req_delay_g           ; 1         ; Signed Integer                                       ;
; req_lines_g           ; 3         ; Signed Integer                                       ;
; hor_active_pixels_g   ; 800       ; Signed Integer                                       ;
; ver_active_lines_g    ; 600       ; Signed Integer                                       ;
; hor_left_border_g     ; 0         ; Signed Integer                                       ;
; hor_right_border_g    ; 0         ; Signed Integer                                       ;
; hor_back_porch_g      ; 88        ; Signed Integer                                       ;
; hor_front_porch_g     ; 40        ; Signed Integer                                       ;
; hor_sync_time_g       ; 128       ; Signed Integer                                       ;
; ver_top_border_g      ; 0         ; Signed Integer                                       ;
; ver_buttom_border_g   ; 0         ; Signed Integer                                       ;
; ver_back_porch_g      ; 23        ; Signed Integer                                       ;
; ver_front_porch_g     ; 1         ; Signed Integer                                       ;
; ver_sync_time_g       ; 4         ; Signed Integer                                       ;
; synth_bit_g           ; 2         ; Signed Integer                                       ;
; fifo_depth_g          ; 4864      ; Signed Integer                                       ;
; fifo_log_depth_g      ; 13        ; Signed Integer                                       ;
; change_frame_clk_g    ; 120000000 ; Signed Integer                                       ;
; hor_pres_pixels_g     ; 128       ; Signed Integer                                       ;
; ver_pres_lines_g      ; 96        ; Signed Integer                                       ;
+-----------------------+-----------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst ;
+------------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                   ;
+------------------+-------+----------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                             ;
; vsync_polarity_g ; '1'   ; Enumerated                                                                             ;
; screen_hor_pix_g ; 800   ; Signed Integer                                                                         ;
; hor_pixels_g     ; 128   ; Signed Integer                                                                         ;
; ver_lines_g      ; 96    ; Signed Integer                                                                         ;
; req_lines_g      ; 3     ; Signed Integer                                                                         ;
+------------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                          ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                ;
; LPM_WIDTH               ; 8           ; Signed Integer                                                                                ;
; LPM_NUMWORDS            ; 8192        ; Signed Integer                                                                                ;
; LPM_WIDTHU              ; 13          ; Signed Integer                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                       ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                       ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                       ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                       ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                       ;
; MAXIMIZE_SPEED          ; 7           ; Untyped                                                                                       ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                       ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                       ;
; WRITE_ACLR_SYNCH        ; ON          ; Untyped                                                                                       ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                       ;
; CBXI_PARAMETER          ; dcfifo_k3n1 ; Untyped                                                                                       ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst ;
+------------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                    ;
+------------------+-------+-----------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                              ;
; width_g          ; 8     ; Signed Integer                                                                          ;
; depth_g          ; 4864  ; Signed Integer                                                                          ;
; log_depth_g      ; 13    ; Signed Integer                                                                          ;
; almost_full_g    ; 8     ; Signed Integer                                                                          ;
; almost_empty_g   ; 1     ; Signed Integer                                                                          ;
+------------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst ;
+-----------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                      ;
+-----------------------+-------+-------------------------------------------------------------------------------------------+
; reset_polarity_g      ; '0'   ; Enumerated                                                                                ;
; hsync_polarity_g      ; '1'   ; Enumerated                                                                                ;
; vsync_polarity_g      ; '1'   ; Enumerated                                                                                ;
; blank_polarity_g      ; '0'   ; Enumerated                                                                                ;
; red_default_color_g   ; 0     ; Signed Integer                                                                            ;
; green_default_color_g ; 0     ; Signed Integer                                                                            ;
; blue_default_color_g  ; 0     ; Signed Integer                                                                            ;
; red_width_g           ; 8     ; Signed Integer                                                                            ;
; green_width_g         ; 8     ; Signed Integer                                                                            ;
; blue_width_g          ; 8     ; Signed Integer                                                                            ;
; req_delay_g           ; 1     ; Signed Integer                                                                            ;
; req_lines_g           ; 3     ; Signed Integer                                                                            ;
; hor_active_pixels_g   ; 800   ; Signed Integer                                                                            ;
; ver_active_lines_g    ; 600   ; Signed Integer                                                                            ;
; hor_left_border_g     ; 0     ; Signed Integer                                                                            ;
; hor_right_border_g    ; 0     ; Signed Integer                                                                            ;
; hor_back_porch_g      ; 88    ; Signed Integer                                                                            ;
; hor_front_porch_g     ; 40    ; Signed Integer                                                                            ;
; hor_sync_time_g       ; 128   ; Signed Integer                                                                            ;
; ver_top_border_g      ; 0     ; Signed Integer                                                                            ;
; ver_buttom_border_g   ; 0     ; Signed Integer                                                                            ;
; ver_back_porch_g      ; 23    ; Signed Integer                                                                            ;
; ver_front_porch_g     ; 1     ; Signed Integer                                                                            ;
; ver_sync_time_g       ; 4     ; Signed Integer                                                                            ;
+-----------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst ;
+---------------------+-----------+-----------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value     ; Type                                                                                                ;
+---------------------+-----------+-----------------------------------------------------------------------------------------------------+
; reset_polarity_g    ; '0'       ; Enumerated                                                                                          ;
; hsync_polarity_g    ; '1'       ; Enumerated                                                                                          ;
; vsync_polarity_g    ; '1'       ; Enumerated                                                                                          ;
; change_frame_clk_g  ; 120000000 ; Signed Integer                                                                                      ;
; hor_pres_pixels_g   ; 128       ; Signed Integer                                                                                      ;
; ver_pres_lines_g    ; 96        ; Signed Integer                                                                                      ;
; hor_active_pixels_g ; 800       ; Signed Integer                                                                                      ;
; ver_active_lines_g  ; 600       ; Signed Integer                                                                                      ;
; red_width_g         ; 8         ; Signed Integer                                                                                      ;
; green_width_g       ; 8         ; Signed Integer                                                                                      ;
; blue_width_g        ; 8         ; Signed Integer                                                                                      ;
+---------------------+-----------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_type_inst ;
+------------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                    ;
+------------------+-------+-----------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                              ;
; width_g          ; 8     ; Signed Integer                                                                          ;
; addr_en_g        ; true  ; Enumerated                                                                              ;
; addr_val_g       ; 14    ; Signed Integer                                                                          ;
; addr_width_g     ; 4     ; Signed Integer                                                                          ;
; read_en_g        ; true  ; Enumerated                                                                              ;
; write_en_g       ; true  ; Enumerated                                                                              ;
; clear_on_read_g  ; false ; Enumerated                                                                              ;
; default_value_g  ; 0     ; Signed Integer                                                                          ;
+------------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|wbs_reg:wbs_reg_inst ;
+------------------+-------+------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                               ;
+------------------+-------+------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                         ;
; width_g          ; 8     ; Signed Integer                                                                     ;
; addr_width_g     ; 4     ; Signed Integer                                                                     ;
+------------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|sdram_controller:sdr_ctrl ;
+------------------+-------+------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                       ;
+------------------+-------+------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                 ;
+------------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|rx_path:rx_path_inst ;
+----------------------+-----------+-----------------------------------------------+
; Parameter Name       ; Value     ; Type                                          ;
+----------------------+-----------+-----------------------------------------------+
; reset_polarity_g     ; '0'       ; Enumerated                                    ;
; len_dec1_g           ; true      ; Enumerated                                    ;
; sof_d_g              ; 1         ; Signed Integer                                ;
; type_d_g             ; 1         ; Signed Integer                                ;
; addr_d_g             ; 1         ; Signed Integer                                ;
; len_d_g              ; 2         ; Signed Integer                                ;
; crc_d_g              ; 1         ; Signed Integer                                ;
; eof_d_g              ; 1         ; Signed Integer                                ;
; sof_val_g            ; 100       ; Signed Integer                                ;
; eof_val_g            ; 200       ; Signed Integer                                ;
; width_g              ; 8         ; Signed Integer                                ;
; parity_en_g          ; 0         ; Signed Integer                                ;
; parity_odd_g         ; false     ; Enumerated                                    ;
; uart_idle_g          ; '1'       ; Enumerated                                    ;
; baudrate_g           ; 9600      ; Signed Integer                                ;
; clkrate_g            ; 100000000 ; Signed Integer                                ;
; databits_g           ; 8         ; Signed Integer                                ;
; width_in_g           ; 8         ; Signed Integer                                ;
; addr_bits_g          ; 10        ; Signed Integer                                ;
; signed_checksum_g    ; false     ; Enumerated                                    ;
; checksum_init_val_g  ; 0         ; Signed Integer                                ;
; checksum_out_width_g ; 8         ; Signed Integer                                ;
; data_width_g         ; 8         ; Signed Integer                                ;
+----------------------+-----------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c ;
+------------------+-----------+---------------------------------------------------------------------+
; Parameter Name   ; Value     ; Type                                                                ;
+------------------+-----------+---------------------------------------------------------------------+
; parity_en_g      ; 0         ; Signed Integer                                                      ;
; parity_odd_g     ; false     ; Enumerated                                                          ;
; uart_idle_g      ; '1'       ; Enumerated                                                          ;
; baudrate_g       ; 9600      ; Signed Integer                                                      ;
; clkrate_g        ; 100000000 ; Signed Integer                                                      ;
; databits_g       ; 8         ; Signed Integer                                                      ;
; reset_polarity_g ; '0'       ; Enumerated                                                          ;
+------------------+-----------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|rx_path:rx_path_inst|mp_dec:mp_dec1 ;
+------------------+-------+----------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                 ;
+------------------+-------+----------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                           ;
; len_dec1_g       ; true  ; Enumerated                                                           ;
; sof_d_g          ; 1     ; Signed Integer                                                       ;
; type_d_g         ; 1     ; Signed Integer                                                       ;
; addr_d_g         ; 1     ; Signed Integer                                                       ;
; len_d_g          ; 2     ; Signed Integer                                                       ;
; crc_d_g          ; 1     ; Signed Integer                                                       ;
; eof_d_g          ; 1     ; Signed Integer                                                       ;
; sof_val_g        ; 100   ; Signed Integer                                                       ;
; eof_val_g        ; 200   ; Signed Integer                                                       ;
; width_g          ; 8     ; Signed Integer                                                       ;
+------------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1 ;
+------------------+-------+----------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                       ;
+------------------+-------+----------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                 ;
; width_in_g       ; 8     ; Signed Integer                                                             ;
; addr_bits_g      ; 10    ; Signed Integer                                                             ;
+------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|rx_path:rx_path_inst|checksum_calc:checksum_inst_dec ;
+----------------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------+
; reset_polarity_g     ; '0'   ; Enumerated                                                                        ;
; signed_checksum_g    ; false ; Enumerated                                                                        ;
; checksum_init_val_g  ; 0     ; Signed Integer                                                                    ;
; checksum_out_width_g ; 8     ; Signed Integer                                                                    ;
; data_width_g         ; 8     ; Signed Integer                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|tx_path:tx_path_inst ;
+----------------------+-----------+-----------------------------------------------+
; Parameter Name       ; Value     ; Type                                          ;
+----------------------+-----------+-----------------------------------------------+
; reset_polarity_g     ; '0'       ; Enumerated                                    ;
; len_dec1_g           ; true      ; Enumerated                                    ;
; sof_d_g              ; 1         ; Signed Integer                                ;
; type_d_g             ; 1         ; Signed Integer                                ;
; addr_d_g             ; 1         ; Signed Integer                                ;
; len_d_g              ; 2         ; Signed Integer                                ;
; crc_d_g              ; 1         ; Signed Integer                                ;
; eof_d_g              ; 1         ; Signed Integer                                ;
; sof_val_g            ; 100       ; Signed Integer                                ;
; eof_val_g            ; 200       ; Signed Integer                                ;
; width_g              ; 8         ; Signed Integer                                ;
; parity_en_g          ; 1         ; Signed Integer                                ;
; parity_odd_g         ; false     ; Enumerated                                    ;
; uart_idle_g          ; '1'       ; Enumerated                                    ;
; clkrate_g            ; 100000000 ; Signed Integer                                ;
; baudrate_g           ; 9600      ; Signed Integer                                ;
; databits_g           ; 8         ; Signed Integer                                ;
; width_in_g           ; 8         ; Signed Integer                                ;
; addr_bits_g          ; 10        ; Signed Integer                                ;
; signed_checksum_g    ; false     ; Enumerated                                    ;
; checksum_init_val_g  ; 0         ; Signed Integer                                ;
; checksum_out_width_g ; 8         ; Signed Integer                                ;
; data_width_g         ; 8         ; Signed Integer                                ;
; depth_g              ; 9         ; Signed Integer                                ;
; log_depth_g          ; 4         ; Signed Integer                                ;
; almost_full_g        ; 8         ; Signed Integer                                ;
; almost_empty_g       ; 1         ; Signed Integer                                ;
; addr_en_g            ; true      ; Enumerated                                    ;
; addr_val_g           ; 0         ; Signed Integer                                ;
; addr_width_g         ; 4         ; Signed Integer                                ;
; read_en_g            ; true      ; Enumerated                                    ;
; write_en_g           ; true      ; Enumerated                                    ;
; clear_on_read_g      ; false     ; Enumerated                                    ;
; default_value_g      ; 0         ; Signed Integer                                ;
+----------------------+-----------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|tx_path:tx_path_inst|uart_tx:uart_tx_c ;
+------------------+-----------+---------------------------------------------------------------------+
; Parameter Name   ; Value     ; Type                                                                ;
+------------------+-----------+---------------------------------------------------------------------+
; parity_en_g      ; 1         ; Signed Integer                                                      ;
; parity_odd_g     ; false     ; Enumerated                                                          ;
; uart_idle_g      ; '1'       ; Enumerated                                                          ;
; baudrate_g       ; 9600      ; Signed Integer                                                      ;
; clkrate_g        ; 100000000 ; Signed Integer                                                      ;
; databits_g       ; 8         ; Signed Integer                                                      ;
; reset_polarity_g ; '0'       ; Enumerated                                                          ;
+------------------+-----------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1 ;
+------------------+-------+----------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                 ;
+------------------+-------+----------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                           ;
; len_dec1_g       ; true  ; Enumerated                                                           ;
; sof_d_g          ; 1     ; Signed Integer                                                       ;
; type_d_g         ; 1     ; Signed Integer                                                       ;
; addr_d_g         ; 1     ; Signed Integer                                                       ;
; len_d_g          ; 2     ; Signed Integer                                                       ;
; crc_d_g          ; 1     ; Signed Integer                                                       ;
; eof_d_g          ; 1     ; Signed Integer                                                       ;
; sof_val_g        ; 100   ; Signed Integer                                                       ;
; eof_val_g        ; 200   ; Signed Integer                                                       ;
; width_g          ; 8     ; Signed Integer                                                       ;
+------------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|tx_path:tx_path_inst|checksum_calc:checksum_inst_enc ;
+----------------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------+
; reset_polarity_g     ; '0'   ; Enumerated                                                                        ;
; signed_checksum_g    ; false ; Enumerated                                                                        ;
; checksum_init_val_g  ; 0     ; Signed Integer                                                                    ;
; checksum_out_width_g ; 8     ; Signed Integer                                                                    ;
; data_width_g         ; 8     ; Signed Integer                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1 ;
+------------------+-------+----------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                       ;
+------------------+-------+----------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                 ;
; width_in_g       ; 8     ; Signed Integer                                                             ;
; addr_bits_g      ; 10    ; Signed Integer                                                             ;
+------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1 ;
+------------------+-------+-------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                          ;
+------------------+-------+-------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                    ;
; width_g          ; 8     ; Signed Integer                                                                ;
; depth_g          ; 9     ; Signed Integer                                                                ;
; log_depth_g      ; 4     ; Signed Integer                                                                ;
; almost_full_g    ; 8     ; Signed Integer                                                                ;
; almost_empty_g   ; 1     ; Signed Integer                                                                ;
+------------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|tx_path:tx_path_inst|gen_reg:gen_reg_type_inst ;
+------------------+-------+---------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                            ;
+------------------+-------+---------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                      ;
; width_g          ; 8     ; Signed Integer                                                                  ;
; addr_en_g        ; true  ; Enumerated                                                                      ;
; addr_val_g       ; 15    ; Signed Integer                                                                  ;
; addr_width_g     ; 4     ; Signed Integer                                                                  ;
; read_en_g        ; true  ; Enumerated                                                                      ;
; write_en_g       ; true  ; Enumerated                                                                      ;
; clear_on_read_g  ; false ; Enumerated                                                                      ;
; default_value_g  ; 0     ; Signed Integer                                                                  ;
+------------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|tx_path:tx_path_inst|gen_reg:gen_dbg_cmd_reg_inst ;
+------------------+-------+------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                               ;
+------------------+-------+------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                         ;
; width_g          ; 8     ; Signed Integer                                                                     ;
; addr_en_g        ; true  ; Enumerated                                                                         ;
; addr_val_g       ; 11    ; Signed Integer                                                                     ;
; addr_width_g     ; 4     ; Signed Integer                                                                     ;
; read_en_g        ; true  ; Enumerated                                                                         ;
; write_en_g       ; true  ; Enumerated                                                                         ;
; clear_on_read_g  ; false ; Enumerated                                                                         ;
; default_value_g  ; 0     ; Signed Integer                                                                     ;
+------------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|tx_path:tx_path_inst|gen_reg:gen_reg_addr_reg_inst ;
+------------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                ;
+------------------+-------+-------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                          ;
; width_g          ; 8     ; Signed Integer                                                                      ;
; addr_en_g        ; true  ; Enumerated                                                                          ;
; addr_val_g       ; 12    ; Signed Integer                                                                      ;
; addr_width_g     ; 4     ; Signed Integer                                                                      ;
; read_en_g        ; true  ; Enumerated                                                                          ;
; write_en_g       ; true  ; Enumerated                                                                          ;
; clear_on_read_g  ; true  ; Enumerated                                                                          ;
; default_value_g  ; 0     ; Signed Integer                                                                      ;
+------------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|tx_path:tx_path_inst|gen_reg:\rd_burst_reg_generate:1:gen_rd_burst_reg_inst ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                         ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                                   ;
; width_g          ; 8     ; Signed Integer                                                                                               ;
; addr_en_g        ; true  ; Enumerated                                                                                                   ;
; addr_val_g       ; 10    ; Signed Integer                                                                                               ;
; addr_width_g     ; 4     ; Signed Integer                                                                                               ;
; read_en_g        ; true  ; Enumerated                                                                                                   ;
; write_en_g       ; true  ; Enumerated                                                                                                   ;
; clear_on_read_g  ; false ; Enumerated                                                                                                   ;
; default_value_g  ; 0     ; Signed Integer                                                                                               ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|tx_path:tx_path_inst|gen_reg:\rd_burst_reg_generate:0:gen_rd_burst_reg_inst ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                         ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                                   ;
; width_g          ; 8     ; Signed Integer                                                                                               ;
; addr_en_g        ; true  ; Enumerated                                                                                                   ;
; addr_val_g       ; 9     ; Signed Integer                                                                                               ;
; addr_width_g     ; 4     ; Signed Integer                                                                                               ;
; read_en_g        ; true  ; Enumerated                                                                                                   ;
; write_en_g       ; true  ; Enumerated                                                                                                   ;
; clear_on_read_g  ; false ; Enumerated                                                                                                   ;
; default_value_g  ; 0     ; Signed Integer                                                                                               ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|tx_path:tx_path_inst|wbs_reg:wbs_reg_inst ;
+------------------+-------+----------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                       ;
+------------------+-------+----------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                 ;
; width_g          ; 8     ; Signed Integer                                                             ;
; addr_width_g     ; 4     ; Signed Integer                                                             ;
+------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst ;
+------------------+-------+-------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                          ;
+------------------+-------+-------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                    ;
; data_width_g     ; 8     ; Signed Integer                                                                ;
; addr_width_g     ; 10    ; Signed Integer                                                                ;
+------------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst ;
+----------------------+-------+-----------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                      ;
+----------------------+-------+-----------------------------------------------------------+
; reset_polarity_g     ; '0'   ; Enumerated                                                ;
; img_hor_pixels_g     ; 128   ; Signed Integer                                            ;
; img_ver_lines_g      ; 96    ; Signed Integer                                            ;
; trig_frac_size_g     ; 7     ; Signed Integer                                            ;
; display_hor_pixels_g ; 800   ; Signed Integer                                            ;
; display_ver_pixels_g ; 600   ; Signed Integer                                            ;
+----------------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst ;
+----------------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------+
; reset_polarity_g     ; '0'   ; Enumerated                                                                                     ;
; trig_frac_size_g     ; 7     ; Signed Integer                                                                                 ;
; img_hor_pixels_g     ; 128   ; Signed Integer                                                                                 ;
; img_ver_lines_g      ; 96    ; Signed Integer                                                                                 ;
; display_hor_pixels_g ; 800   ; Signed Integer                                                                                 ;
; display_ver_pixels_g ; 600   ; Signed Integer                                                                                 ;
+----------------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                       ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                                                 ;
; width_in_g       ; 8     ; Signed Integer                                                                                                             ;
; addr_bits_g      ; 10    ; Signed Integer                                                                                                             ;
; power2_out_g     ; 0     ; Signed Integer                                                                                                             ;
; power_sign_g     ; 1     ; Signed Integer                                                                                                             ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                     ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                                                                                               ;
; width_in_g       ; 8     ; Signed Integer                                                                                                                                                           ;
; addr_bits_g      ; 10    ; Signed Integer                                                                                                                                                           ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst ;
+------------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                   ;
+------------------+-------+----------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                             ;
; x_size_in_g      ; 96    ; Signed Integer                                                                         ;
; y_size_in_g      ; 128   ; Signed Integer                                                                         ;
; x_size_out_g     ; 600   ; Signed Integer                                                                         ;
; y_size_out_g     ; 800   ; Signed Integer                                                                         ;
; trig_frac_size_g ; 7     ; Signed Integer                                                                         ;
; pipe_depth_g     ; 12    ; Signed Integer                                                                         ;
; valid_setup_g    ; 10    ; Signed Integer                                                                         ;
+------------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|bilinear:bilinear_inst ;
+------------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                 ;
+------------------+-------+--------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                           ;
; pipeline_depth_g ; 4     ; Signed Integer                                                                       ;
; trig_frac_size_g ; 7     ; Signed Integer                                                                       ;
+------------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:gen_reg_type_inst ;
+------------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                    ;
+------------------+-------+-----------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                              ;
; width_g          ; 8     ; Signed Integer                                                                          ;
; addr_en_g        ; true  ; Enumerated                                                                              ;
; addr_val_g       ; 16    ; Signed Integer                                                                          ;
; addr_width_g     ; 5     ; Signed Integer                                                                          ;
; read_en_g        ; true  ; Enumerated                                                                              ;
; write_en_g       ; true  ; Enumerated                                                                              ;
; clear_on_read_g  ; false ; Enumerated                                                                              ;
; default_value_g  ; 0     ; Signed Integer                                                                          ;
+------------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\cos_reg_generate:1:gen_reg_dbg_inst ;
+------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                       ;
+------------------+-------+------------------------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                                 ;
; width_g          ; 8     ; Signed Integer                                                                                             ;
; addr_en_g        ; true  ; Enumerated                                                                                                 ;
; addr_val_g       ; 24    ; Signed Integer                                                                                             ;
; addr_width_g     ; 5     ; Signed Integer                                                                                             ;
; read_en_g        ; true  ; Enumerated                                                                                                 ;
; write_en_g       ; true  ; Enumerated                                                                                                 ;
; clear_on_read_g  ; false ; Enumerated                                                                                                 ;
; default_value_g  ; 0     ; Signed Integer                                                                                             ;
+------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\cos_reg_generate:0:gen_reg_dbg_inst ;
+------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                       ;
+------------------+-------+------------------------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                                 ;
; width_g          ; 8     ; Signed Integer                                                                                             ;
; addr_en_g        ; true  ; Enumerated                                                                                                 ;
; addr_val_g       ; 23    ; Signed Integer                                                                                             ;
; addr_width_g     ; 5     ; Signed Integer                                                                                             ;
; read_en_g        ; true  ; Enumerated                                                                                                 ;
; write_en_g       ; true  ; Enumerated                                                                                                 ;
; clear_on_read_g  ; false ; Enumerated                                                                                                 ;
; default_value_g  ; 0     ; Signed Integer                                                                                             ;
+------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\sin_reg_generate:1:gen_reg_dbg_inst ;
+------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                       ;
+------------------+-------+------------------------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                                 ;
; width_g          ; 8     ; Signed Integer                                                                                             ;
; addr_en_g        ; true  ; Enumerated                                                                                                 ;
; addr_val_g       ; 26    ; Signed Integer                                                                                             ;
; addr_width_g     ; 5     ; Signed Integer                                                                                             ;
; read_en_g        ; true  ; Enumerated                                                                                                 ;
; write_en_g       ; true  ; Enumerated                                                                                                 ;
; clear_on_read_g  ; false ; Enumerated                                                                                                 ;
; default_value_g  ; 0     ; Signed Integer                                                                                             ;
+------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\sin_reg_generate:0:gen_reg_dbg_inst ;
+------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                       ;
+------------------+-------+------------------------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                                 ;
; width_g          ; 8     ; Signed Integer                                                                                             ;
; addr_en_g        ; true  ; Enumerated                                                                                                 ;
; addr_val_g       ; 25    ; Signed Integer                                                                                             ;
; addr_width_g     ; 5     ; Signed Integer                                                                                             ;
; read_en_g        ; true  ; Enumerated                                                                                                 ;
; write_en_g       ; true  ; Enumerated                                                                                                 ;
; clear_on_read_g  ; false ; Enumerated                                                                                                 ;
; default_value_g  ; 0     ; Signed Integer                                                                                             ;
+------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\x_start_reg_generate:1:gen_reg_dbg_inst ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                           ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                                     ;
; width_g          ; 8     ; Signed Integer                                                                                                 ;
; addr_en_g        ; true  ; Enumerated                                                                                                     ;
; addr_val_g       ; 18    ; Signed Integer                                                                                                 ;
; addr_width_g     ; 5     ; Signed Integer                                                                                                 ;
; read_en_g        ; true  ; Enumerated                                                                                                     ;
; write_en_g       ; true  ; Enumerated                                                                                                     ;
; clear_on_read_g  ; false ; Enumerated                                                                                                     ;
; default_value_g  ; 0     ; Signed Integer                                                                                                 ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\x_start_reg_generate:0:gen_reg_dbg_inst ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                           ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                                     ;
; width_g          ; 8     ; Signed Integer                                                                                                 ;
; addr_en_g        ; true  ; Enumerated                                                                                                     ;
; addr_val_g       ; 17    ; Signed Integer                                                                                                 ;
; addr_width_g     ; 5     ; Signed Integer                                                                                                 ;
; read_en_g        ; true  ; Enumerated                                                                                                     ;
; write_en_g       ; true  ; Enumerated                                                                                                     ;
; clear_on_read_g  ; false ; Enumerated                                                                                                     ;
; default_value_g  ; 0     ; Signed Integer                                                                                                 ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\y_start_reg_generate:1:gen_reg_dbg_inst ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                           ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                                     ;
; width_g          ; 8     ; Signed Integer                                                                                                 ;
; addr_en_g        ; true  ; Enumerated                                                                                                     ;
; addr_val_g       ; 20    ; Signed Integer                                                                                                 ;
; addr_width_g     ; 5     ; Signed Integer                                                                                                 ;
; read_en_g        ; true  ; Enumerated                                                                                                     ;
; write_en_g       ; true  ; Enumerated                                                                                                     ;
; clear_on_read_g  ; false ; Enumerated                                                                                                     ;
; default_value_g  ; 0     ; Signed Integer                                                                                                 ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\y_start_reg_generate:0:gen_reg_dbg_inst ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                           ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                                     ;
; width_g          ; 8     ; Signed Integer                                                                                                 ;
; addr_en_g        ; true  ; Enumerated                                                                                                     ;
; addr_val_g       ; 19    ; Signed Integer                                                                                                 ;
; addr_width_g     ; 5     ; Signed Integer                                                                                                 ;
; read_en_g        ; true  ; Enumerated                                                                                                     ;
; write_en_g       ; true  ; Enumerated                                                                                                     ;
; clear_on_read_g  ; false ; Enumerated                                                                                                     ;
; default_value_g  ; 0     ; Signed Integer                                                                                                 ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\zoom_reg_generate:1:gen_reg_dbg_inst ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                        ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                                  ;
; width_g          ; 8     ; Signed Integer                                                                                              ;
; addr_en_g        ; true  ; Enumerated                                                                                                  ;
; addr_val_g       ; 22    ; Signed Integer                                                                                              ;
; addr_width_g     ; 5     ; Signed Integer                                                                                              ;
; read_en_g        ; true  ; Enumerated                                                                                                  ;
; write_en_g       ; true  ; Enumerated                                                                                                  ;
; clear_on_read_g  ; false ; Enumerated                                                                                                  ;
; default_value_g  ; 0     ; Signed Integer                                                                                              ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\zoom_reg_generate:0:gen_reg_dbg_inst ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                        ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                                  ;
; width_g          ; 8     ; Signed Integer                                                                                              ;
; addr_en_g        ; true  ; Enumerated                                                                                                  ;
; addr_val_g       ; 21    ; Signed Integer                                                                                              ;
; addr_width_g     ; 5     ; Signed Integer                                                                                              ;
; read_en_g        ; true  ; Enumerated                                                                                                  ;
; write_en_g       ; true  ; Enumerated                                                                                                  ;
; clear_on_read_g  ; false ; Enumerated                                                                                                  ;
; default_value_g  ; 0     ; Signed Integer                                                                                              ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|wbs_reg:wbs_reg_inst ;
+------------------+-------+------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                               ;
+------------------+-------+------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                         ;
; width_g          ; 8     ; Signed Integer                                                                     ;
; addr_width_g     ; 5     ; Signed Integer                                                                     ;
+------------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: global_nets_top:inst ;
+------------------+-------+----------------------------------------+
; Parameter Name   ; Value ; Type                                   ;
+------------------+-------+----------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                             ;
+------------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: global_nets_top:inst|clk_blk_top:clk_blk_inst|pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+-------------------------------------------------------------------------+
; Parameter Name                ; Value                 ; Type                                                                    ;
+-------------------------------+-----------------------+-------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                                                                 ;
; PLL_TYPE                      ; AUTO                  ; Untyped                                                                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                                                                 ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                                                                 ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                                                                 ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                                                                 ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                                                                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer                                                          ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                                                                 ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                                                                 ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                                                                 ;
; LOCK_HIGH                     ; 1                     ; Untyped                                                                 ;
; LOCK_LOW                      ; 1                     ; Untyped                                                                 ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Signed Integer                                                          ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Signed Integer                                                          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                                                                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                                                                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                                                                 ;
; SKIP_VCO                      ; OFF                   ; Untyped                                                                 ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                                                                 ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                                                                 ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                                                                 ;
; BANDWIDTH                     ; 0                     ; Untyped                                                                 ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                                                                 ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                                                                 ;
; DOWN_SPREAD                   ; 0                     ; Untyped                                                                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                                                                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                                                                 ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                                                                 ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                                                                 ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                                                                 ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                                                                 ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                                                                 ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                                                                 ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                                                                 ;
; CLK2_MULTIPLY_BY              ; 4                     ; Signed Integer                                                          ;
; CLK1_MULTIPLY_BY              ; 2                     ; Signed Integer                                                          ;
; CLK0_MULTIPLY_BY              ; 8                     ; Signed Integer                                                          ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                                                                 ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                                                                 ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                                                                 ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                                                                 ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                                                                 ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                                                                 ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                                                                 ;
; CLK2_DIVIDE_BY                ; 5                     ; Signed Integer                                                          ;
; CLK1_DIVIDE_BY                ; 1                     ; Signed Integer                                                          ;
; CLK0_DIVIDE_BY                ; 3                     ; Signed Integer                                                          ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                                                                 ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                                                                 ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                                                                 ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                                                                 ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                                                                 ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                                                                 ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                                                                 ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                                                                 ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                                                                 ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                                                                 ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                                                                 ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                                                                 ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                                                                 ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                                                                 ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                                                                 ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                                                                 ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                                                                 ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                                                                 ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                                                                 ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                                                                 ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                                                                 ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                                                                 ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                                                                 ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer                                                          ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer                                                          ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer                                                          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                                 ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                                                                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                                                                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                                                                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                                                                 ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                                                                 ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                                                                 ;
; DPA_DIVIDER                   ; 0                     ; Untyped                                                                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                                                                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                                                                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                                                                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                                                                 ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                                                                 ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                                                                 ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                                                                 ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                                                                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                                                                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                                                                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                                                                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                                                                 ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                                                                 ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                                                                 ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                                                                 ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                                                                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                                                                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                                                                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                                                                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                                                                 ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                                                                 ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                                                                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                                                                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                                                                 ;
; VCO_MIN                       ; 0                     ; Untyped                                                                 ;
; VCO_MAX                       ; 0                     ; Untyped                                                                 ;
; VCO_CENTER                    ; 0                     ; Untyped                                                                 ;
; PFD_MIN                       ; 0                     ; Untyped                                                                 ;
; PFD_MAX                       ; 0                     ; Untyped                                                                 ;
; M_INITIAL                     ; 0                     ; Untyped                                                                 ;
; M                             ; 0                     ; Untyped                                                                 ;
; N                             ; 1                     ; Untyped                                                                 ;
; M2                            ; 1                     ; Untyped                                                                 ;
; N2                            ; 1                     ; Untyped                                                                 ;
; SS                            ; 1                     ; Untyped                                                                 ;
; C0_HIGH                       ; 0                     ; Untyped                                                                 ;
; C1_HIGH                       ; 0                     ; Untyped                                                                 ;
; C2_HIGH                       ; 0                     ; Untyped                                                                 ;
; C3_HIGH                       ; 0                     ; Untyped                                                                 ;
; C4_HIGH                       ; 0                     ; Untyped                                                                 ;
; C5_HIGH                       ; 0                     ; Untyped                                                                 ;
; C6_HIGH                       ; 0                     ; Untyped                                                                 ;
; C7_HIGH                       ; 0                     ; Untyped                                                                 ;
; C8_HIGH                       ; 0                     ; Untyped                                                                 ;
; C9_HIGH                       ; 0                     ; Untyped                                                                 ;
; C0_LOW                        ; 0                     ; Untyped                                                                 ;
; C1_LOW                        ; 0                     ; Untyped                                                                 ;
; C2_LOW                        ; 0                     ; Untyped                                                                 ;
; C3_LOW                        ; 0                     ; Untyped                                                                 ;
; C4_LOW                        ; 0                     ; Untyped                                                                 ;
; C5_LOW                        ; 0                     ; Untyped                                                                 ;
; C6_LOW                        ; 0                     ; Untyped                                                                 ;
; C7_LOW                        ; 0                     ; Untyped                                                                 ;
; C8_LOW                        ; 0                     ; Untyped                                                                 ;
; C9_LOW                        ; 0                     ; Untyped                                                                 ;
; C0_INITIAL                    ; 0                     ; Untyped                                                                 ;
; C1_INITIAL                    ; 0                     ; Untyped                                                                 ;
; C2_INITIAL                    ; 0                     ; Untyped                                                                 ;
; C3_INITIAL                    ; 0                     ; Untyped                                                                 ;
; C4_INITIAL                    ; 0                     ; Untyped                                                                 ;
; C5_INITIAL                    ; 0                     ; Untyped                                                                 ;
; C6_INITIAL                    ; 0                     ; Untyped                                                                 ;
; C7_INITIAL                    ; 0                     ; Untyped                                                                 ;
; C8_INITIAL                    ; 0                     ; Untyped                                                                 ;
; C9_INITIAL                    ; 0                     ; Untyped                                                                 ;
; C0_MODE                       ; BYPASS                ; Untyped                                                                 ;
; C1_MODE                       ; BYPASS                ; Untyped                                                                 ;
; C2_MODE                       ; BYPASS                ; Untyped                                                                 ;
; C3_MODE                       ; BYPASS                ; Untyped                                                                 ;
; C4_MODE                       ; BYPASS                ; Untyped                                                                 ;
; C5_MODE                       ; BYPASS                ; Untyped                                                                 ;
; C6_MODE                       ; BYPASS                ; Untyped                                                                 ;
; C7_MODE                       ; BYPASS                ; Untyped                                                                 ;
; C8_MODE                       ; BYPASS                ; Untyped                                                                 ;
; C9_MODE                       ; BYPASS                ; Untyped                                                                 ;
; C0_PH                         ; 0                     ; Untyped                                                                 ;
; C1_PH                         ; 0                     ; Untyped                                                                 ;
; C2_PH                         ; 0                     ; Untyped                                                                 ;
; C3_PH                         ; 0                     ; Untyped                                                                 ;
; C4_PH                         ; 0                     ; Untyped                                                                 ;
; C5_PH                         ; 0                     ; Untyped                                                                 ;
; C6_PH                         ; 0                     ; Untyped                                                                 ;
; C7_PH                         ; 0                     ; Untyped                                                                 ;
; C8_PH                         ; 0                     ; Untyped                                                                 ;
; C9_PH                         ; 0                     ; Untyped                                                                 ;
; L0_HIGH                       ; 1                     ; Untyped                                                                 ;
; L1_HIGH                       ; 1                     ; Untyped                                                                 ;
; G0_HIGH                       ; 1                     ; Untyped                                                                 ;
; G1_HIGH                       ; 1                     ; Untyped                                                                 ;
; G2_HIGH                       ; 1                     ; Untyped                                                                 ;
; G3_HIGH                       ; 1                     ; Untyped                                                                 ;
; E0_HIGH                       ; 1                     ; Untyped                                                                 ;
; E1_HIGH                       ; 1                     ; Untyped                                                                 ;
; E2_HIGH                       ; 1                     ; Untyped                                                                 ;
; E3_HIGH                       ; 1                     ; Untyped                                                                 ;
; L0_LOW                        ; 1                     ; Untyped                                                                 ;
; L1_LOW                        ; 1                     ; Untyped                                                                 ;
; G0_LOW                        ; 1                     ; Untyped                                                                 ;
; G1_LOW                        ; 1                     ; Untyped                                                                 ;
; G2_LOW                        ; 1                     ; Untyped                                                                 ;
; G3_LOW                        ; 1                     ; Untyped                                                                 ;
; E0_LOW                        ; 1                     ; Untyped                                                                 ;
; E1_LOW                        ; 1                     ; Untyped                                                                 ;
; E2_LOW                        ; 1                     ; Untyped                                                                 ;
; E3_LOW                        ; 1                     ; Untyped                                                                 ;
; L0_INITIAL                    ; 1                     ; Untyped                                                                 ;
; L1_INITIAL                    ; 1                     ; Untyped                                                                 ;
; G0_INITIAL                    ; 1                     ; Untyped                                                                 ;
; G1_INITIAL                    ; 1                     ; Untyped                                                                 ;
; G2_INITIAL                    ; 1                     ; Untyped                                                                 ;
; G3_INITIAL                    ; 1                     ; Untyped                                                                 ;
; E0_INITIAL                    ; 1                     ; Untyped                                                                 ;
; E1_INITIAL                    ; 1                     ; Untyped                                                                 ;
; E2_INITIAL                    ; 1                     ; Untyped                                                                 ;
; E3_INITIAL                    ; 1                     ; Untyped                                                                 ;
; L0_MODE                       ; BYPASS                ; Untyped                                                                 ;
; L1_MODE                       ; BYPASS                ; Untyped                                                                 ;
; G0_MODE                       ; BYPASS                ; Untyped                                                                 ;
; G1_MODE                       ; BYPASS                ; Untyped                                                                 ;
; G2_MODE                       ; BYPASS                ; Untyped                                                                 ;
; G3_MODE                       ; BYPASS                ; Untyped                                                                 ;
; E0_MODE                       ; BYPASS                ; Untyped                                                                 ;
; E1_MODE                       ; BYPASS                ; Untyped                                                                 ;
; E2_MODE                       ; BYPASS                ; Untyped                                                                 ;
; E3_MODE                       ; BYPASS                ; Untyped                                                                 ;
; L0_PH                         ; 0                     ; Untyped                                                                 ;
; L1_PH                         ; 0                     ; Untyped                                                                 ;
; G0_PH                         ; 0                     ; Untyped                                                                 ;
; G1_PH                         ; 0                     ; Untyped                                                                 ;
; G2_PH                         ; 0                     ; Untyped                                                                 ;
; G3_PH                         ; 0                     ; Untyped                                                                 ;
; E0_PH                         ; 0                     ; Untyped                                                                 ;
; E1_PH                         ; 0                     ; Untyped                                                                 ;
; E2_PH                         ; 0                     ; Untyped                                                                 ;
; E3_PH                         ; 0                     ; Untyped                                                                 ;
; M_PH                          ; 0                     ; Untyped                                                                 ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                                                                 ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                                                                 ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                                                                 ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                                                                 ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                                                                 ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                                                                 ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                                                                 ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                                                                 ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                                                                 ;
; CLK0_COUNTER                  ; G0                    ; Untyped                                                                 ;
; CLK1_COUNTER                  ; G0                    ; Untyped                                                                 ;
; CLK2_COUNTER                  ; G0                    ; Untyped                                                                 ;
; CLK3_COUNTER                  ; G0                    ; Untyped                                                                 ;
; CLK4_COUNTER                  ; G0                    ; Untyped                                                                 ;
; CLK5_COUNTER                  ; G0                    ; Untyped                                                                 ;
; CLK6_COUNTER                  ; E0                    ; Untyped                                                                 ;
; CLK7_COUNTER                  ; E1                    ; Untyped                                                                 ;
; CLK8_COUNTER                  ; E2                    ; Untyped                                                                 ;
; CLK9_COUNTER                  ; E3                    ; Untyped                                                                 ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                                                                 ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                                                                 ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                                                                 ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                                                                 ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                                                                 ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                                                                 ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                                                                 ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                                                                 ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                                                                 ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                                                                 ;
; M_TIME_DELAY                  ; 0                     ; Untyped                                                                 ;
; N_TIME_DELAY                  ; 0                     ; Untyped                                                                 ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                                                                 ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                                                                 ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                                                                 ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                                                                 ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                                                                 ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                                                                 ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                                                                 ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                                                                 ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                                                                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                                                                 ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                                                                 ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                                                                 ;
; VCO_POST_SCALE                ; 0                     ; Untyped                                                                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                                                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                                                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                                                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II            ; Untyped                                                                 ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                                                                 ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                                                                 ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                                                                 ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                                                                 ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                                                                 ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                                                                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                                                                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                                                                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                                                                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                                                                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                                                                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                                                                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                                                                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                                                                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                                                                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                                                                 ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                                                                 ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                                                                 ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                                                                 ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                                                                 ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                                                                 ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                                                                 ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                                                                 ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                                                                 ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                                                                 ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                                                                 ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                                                                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                                                                 ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                                                                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                                                                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                                                                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                                                                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                                                                 ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                                                                 ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                                                                 ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                                                                 ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                                                                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                                                                 ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                                                                 ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                                                                 ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                                                                 ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                                                                 ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                                                                 ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                                                                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                                                                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                                                                 ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                                                                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                                                                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                                                                 ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                                                                 ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                                                                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                                                                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                                                                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                                                                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                                                                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                                                                 ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                                                                 ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                                                                 ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                                                                 ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                                                                 ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                                                                 ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                                                                 ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                                                                 ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                                                                 ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                                                                 ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                                                                 ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                                                                 ;
; CBXI_PARAMETER                ; NOTHING               ; Untyped                                                                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                                                                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                                                                 ;
; WIDTH_CLOCK                   ; 6                     ; Untyped                                                                 ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                                                                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                                                                 ;
; DEVICE_FAMILY                 ; Cyclone II            ; Untyped                                                                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                                                                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE                                                          ;
+-------------------------------+-----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: global_nets_top:inst|reset_blk_top:reset_blk_inst ;
+------------------+-------+---------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                ;
+------------------+-------+---------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                          ;
+------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst ;
+------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                             ;
+------------------+-------+--------------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                       ;
+------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst ;
+------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                 ;
+------------------+-------+------------------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                           ;
+------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst ;
+------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                               ;
+------------------+-------+----------------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                         ;
+------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst ;
+------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                ;
+------------------+-------+-----------------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                          ;
+------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                   ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                          ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                  ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_data_bits                                   ; 71                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_bits                                ; 71                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_node_crc_hiword                             ; 13916                                                                                                                                                                                                                                          ; Untyped        ;
; sld_node_crc_loword                             ; 12516                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_sample_depth                                ; 2048                                                                                                                                                                                                                                           ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                           ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                              ; Untyped        ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                           ; String         ;
; sld_inversion_mask_length                       ; 238                                                                                                                                                                                                                                            ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                      ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                              ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                              ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                               ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                                                               ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                                                                                               ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                               ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                                                                               ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                                                                                               ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_utg1      ; Untyped                                                                                                                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                 ;
; WIDTH_A                            ; 8                    ; Untyped                                                                 ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                 ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 8                    ; Untyped                                                                 ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                 ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_utg1      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                         ;
; WIDTH_A                            ; 8                    ; Untyped                                                                         ;
; WIDTHAD_A                          ; 13                   ; Untyped                                                                         ;
; NUMWORDS_A                         ; 4864                 ; Untyped                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_B                            ; 8                    ; Untyped                                                                         ;
; WIDTHAD_B                          ; 13                   ; Untyped                                                                         ;
; NUMWORDS_B                         ; 4864                 ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_2vg1      ; Untyped                                                                         ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                               ;
; WIDTH_A                            ; 8                    ; Untyped                                                               ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                               ;
; NUMWORDS_A                         ; 9                    ; Untyped                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 8                    ; Untyped                                                               ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                               ;
; NUMWORDS_B                         ; 9                    ; Untyped                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_8ig1      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                 ;
; WIDTH_A                            ; 8                    ; Untyped                                                                 ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                 ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 8                    ; Untyped                                                                 ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                 ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_5di1      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mds_top:inst15|intercon:intercon_y_inst|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 3              ; Untyped                                                        ;
; LPM_WIDTHD             ; 3              ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_u4m ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mds_top:inst15|intercon:intercon_z_inst|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 3              ; Untyped                                                        ;
; LPM_WIDTHD             ; 3              ; Untyped                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_u4m ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|bilinear:bilinear_inst|lpm_mult:Mult5 ;
+------------------------------------------------+------------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                 ;
+------------------------------------------------+------------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 7          ; Untyped                                                              ;
; LPM_WIDTHB                                     ; 15         ; Untyped                                                              ;
; LPM_WIDTHP                                     ; 22         ; Untyped                                                              ;
; LPM_WIDTHR                                     ; 22         ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                              ;
; LATENCY                                        ; 0          ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                              ;
; USE_EAB                                        ; OFF        ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; mult_27t   ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                              ;
+------------------------------------------------+------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|bilinear:bilinear_inst|lpm_mult:Mult4 ;
+------------------------------------------------+------------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                 ;
+------------------------------------------------+------------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 7          ; Untyped                                                              ;
; LPM_WIDTHB                                     ; 15         ; Untyped                                                              ;
; LPM_WIDTHP                                     ; 22         ; Untyped                                                              ;
; LPM_WIDTHR                                     ; 22         ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                              ;
; LATENCY                                        ; 0          ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                              ;
; USE_EAB                                        ; OFF        ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; mult_27t   ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                              ;
+------------------------------------------------+------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|bilinear:bilinear_inst|lpm_mult:Mult3 ;
+------------------------------------------------+------------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                 ;
+------------------------------------------------+------------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 7          ; Untyped                                                              ;
; LPM_WIDTHB                                     ; 8          ; Untyped                                                              ;
; LPM_WIDTHP                                     ; 15         ; Untyped                                                              ;
; LPM_WIDTHR                                     ; 15         ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                              ;
; LATENCY                                        ; 0          ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                              ;
; USE_EAB                                        ; OFF        ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; mult_m5t   ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                              ;
+------------------------------------------------+------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|bilinear:bilinear_inst|lpm_mult:Mult2 ;
+------------------------------------------------+------------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                 ;
+------------------------------------------------+------------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 7          ; Untyped                                                              ;
; LPM_WIDTHB                                     ; 8          ; Untyped                                                              ;
; LPM_WIDTHP                                     ; 15         ; Untyped                                                              ;
; LPM_WIDTHR                                     ; 15         ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                              ;
; LATENCY                                        ; 0          ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                              ;
; USE_EAB                                        ; OFF        ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; mult_m5t   ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                              ;
+------------------------------------------------+------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|bilinear:bilinear_inst|lpm_mult:Mult1 ;
+------------------------------------------------+------------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                 ;
+------------------------------------------------+------------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 7          ; Untyped                                                              ;
; LPM_WIDTHB                                     ; 8          ; Untyped                                                              ;
; LPM_WIDTHP                                     ; 15         ; Untyped                                                              ;
; LPM_WIDTHR                                     ; 15         ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                              ;
; LATENCY                                        ; 0          ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                              ;
; USE_EAB                                        ; OFF        ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; mult_m5t   ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                              ;
+------------------------------------------------+------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|bilinear:bilinear_inst|lpm_mult:Mult0 ;
+------------------------------------------------+------------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                 ;
+------------------------------------------------+------------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 7          ; Untyped                                                              ;
; LPM_WIDTHB                                     ; 8          ; Untyped                                                              ;
; LPM_WIDTHP                                     ; 15         ; Untyped                                                              ;
; LPM_WIDTHR                                     ; 15         ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                              ;
; LATENCY                                        ; 0          ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                              ;
; USE_EAB                                        ; OFF        ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; mult_m5t   ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                              ;
+------------------------------------------------+------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|lpm_mult:Mult3 ;
+------------------------------------------------+------------+------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                   ;
+------------------------------------------------+------------+------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                         ;
; LPM_WIDTHA                                     ; 27         ; Untyped                                                                ;
; LPM_WIDTHB                                     ; 9          ; Untyped                                                                ;
; LPM_WIDTHP                                     ; 36         ; Untyped                                                                ;
; LPM_WIDTHR                                     ; 36         ; Untyped                                                                ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                ;
; LATENCY                                        ; 0          ; Untyped                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                ;
; USE_EAB                                        ; OFF        ; Untyped                                                                ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                ;
; CBXI_PARAMETER                                 ; mult_90t   ; Untyped                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                ;
+------------------------------------------------+------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|lpm_mult:Mult1 ;
+------------------------------------------------+------------+------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                   ;
+------------------------------------------------+------------+------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                         ;
; LPM_WIDTHA                                     ; 27         ; Untyped                                                                ;
; LPM_WIDTHB                                     ; 9          ; Untyped                                                                ;
; LPM_WIDTHP                                     ; 36         ; Untyped                                                                ;
; LPM_WIDTHR                                     ; 36         ; Untyped                                                                ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                ;
; LATENCY                                        ; 0          ; Untyped                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                ;
; USE_EAB                                        ; OFF        ; Untyped                                                                ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                ;
; CBXI_PARAMETER                                 ; mult_90t   ; Untyped                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                ;
+------------------------------------------------+------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|lpm_mult:Mult7 ;
+------------------------------------------------+------------+------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                   ;
+------------------------------------------------+------------+------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                         ;
; LPM_WIDTHA                                     ; 27         ; Untyped                                                                ;
; LPM_WIDTHB                                     ; 9          ; Untyped                                                                ;
; LPM_WIDTHP                                     ; 36         ; Untyped                                                                ;
; LPM_WIDTHR                                     ; 36         ; Untyped                                                                ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                ;
; LATENCY                                        ; 0          ; Untyped                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                ;
; USE_EAB                                        ; OFF        ; Untyped                                                                ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                ;
; CBXI_PARAMETER                                 ; mult_90t   ; Untyped                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                ;
+------------------------------------------------+------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|lpm_mult:Mult5 ;
+------------------------------------------------+------------+------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                   ;
+------------------------------------------------+------------+------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                         ;
; LPM_WIDTHA                                     ; 27         ; Untyped                                                                ;
; LPM_WIDTHB                                     ; 9          ; Untyped                                                                ;
; LPM_WIDTHP                                     ; 36         ; Untyped                                                                ;
; LPM_WIDTHR                                     ; 36         ; Untyped                                                                ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                ;
; LATENCY                                        ; 0          ; Untyped                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                ;
; USE_EAB                                        ; OFF        ; Untyped                                                                ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                                ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                ;
; CBXI_PARAMETER                                 ; mult_90t   ; Untyped                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                ;
+------------------------------------------------+------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|lpm_mult:Mult2 ;
+------------------------------------------------+------------+------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                   ;
+------------------------------------------------+------------+------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                         ;
; LPM_WIDTHA                                     ; 18         ; Untyped                                                                ;
; LPM_WIDTHB                                     ; 9          ; Untyped                                                                ;
; LPM_WIDTHP                                     ; 27         ; Untyped                                                                ;
; LPM_WIDTHR                                     ; 27         ; Untyped                                                                ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                ;
; LATENCY                                        ; 0          ; Untyped                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                ;
; USE_EAB                                        ; OFF        ; Untyped                                                                ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                                                                ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                ;
; CBXI_PARAMETER                                 ; mult_a0t   ; Untyped                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                ;
+------------------------------------------------+------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|lpm_mult:Mult0 ;
+------------------------------------------------+------------+------------------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                                   ;
+------------------------------------------------+------------+------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                                         ;
; LPM_WIDTHA                                     ; 18         ; Untyped                                                                ;
; LPM_WIDTHB                                     ; 9          ; Untyped                                                                ;
; LPM_WIDTHP                                     ; 27         ; Untyped                                                                ;
; LPM_WIDTHR                                     ; 27         ; Untyped                                                                ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                                ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                                                ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                                ;
; LATENCY                                        ; 0          ; Untyped                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                                ;
; USE_EAB                                        ; OFF        ; Untyped                                                                ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                                                                ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                                ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                                ;
; CBXI_PARAMETER                                 ; mult_a0t   ; Untyped                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                                ;
+------------------------------------------------+------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                             ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                            ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 7                                                                                                                                                                                ;
; Entity Instance                           ; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                        ;
; Entity Instance                           ; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                        ;
; Entity Instance                           ; mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                         ;
; Entity Instance                           ; mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                         ;
; Entity Instance                           ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|altsyncram:mem_rtl_0                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 4864                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 4864                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                         ;
; Entity Instance                           ; mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|altsyncram:mem_rtl_0                                                                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 9                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 9                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                         ;
; Entity Instance                           ; mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                         ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                          ;
+----------------------------+------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                    ;
+----------------------------+------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                        ;
; Entity Instance            ; mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                               ;
;     -- LPM_WIDTH           ; 8                                                                                        ;
;     -- LPM_NUMWORDS        ; 8192                                                                                     ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                      ;
;     -- USE_EAB             ; ON                                                                                       ;
+----------------------------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                       ;
+-------------------------------+------------------------------------------------------------------------------------+
; Name                          ; Value                                                                              ;
+-------------------------------+------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                  ;
; Entity Instance               ; global_nets_top:inst|clk_blk_top:clk_blk_inst|pll:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                             ;
;     -- PLL_TYPE               ; AUTO                                                                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                  ;
+-------------------------------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                              ;
+---------------------------------------+-------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                               ;
+---------------------------------------+-------------------------------------------------------------------------------------+
; Number of entity instances            ; 12                                                                                  ;
; Entity Instance                       ; mds_top:inst15|img_man_top:img_man_top_inst|bilinear:bilinear_inst|lpm_mult:Mult5   ;
;     -- LPM_WIDTHA                     ; 7                                                                                   ;
;     -- LPM_WIDTHB                     ; 15                                                                                  ;
;     -- LPM_WIDTHP                     ; 22                                                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                  ;
;     -- USE_EAB                        ; OFF                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                  ;
; Entity Instance                       ; mds_top:inst15|img_man_top:img_man_top_inst|bilinear:bilinear_inst|lpm_mult:Mult4   ;
;     -- LPM_WIDTHA                     ; 7                                                                                   ;
;     -- LPM_WIDTHB                     ; 15                                                                                  ;
;     -- LPM_WIDTHP                     ; 22                                                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                  ;
;     -- USE_EAB                        ; OFF                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                  ;
; Entity Instance                       ; mds_top:inst15|img_man_top:img_man_top_inst|bilinear:bilinear_inst|lpm_mult:Mult3   ;
;     -- LPM_WIDTHA                     ; 7                                                                                   ;
;     -- LPM_WIDTHB                     ; 8                                                                                   ;
;     -- LPM_WIDTHP                     ; 15                                                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                  ;
;     -- USE_EAB                        ; OFF                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                  ;
; Entity Instance                       ; mds_top:inst15|img_man_top:img_man_top_inst|bilinear:bilinear_inst|lpm_mult:Mult2   ;
;     -- LPM_WIDTHA                     ; 7                                                                                   ;
;     -- LPM_WIDTHB                     ; 8                                                                                   ;
;     -- LPM_WIDTHP                     ; 15                                                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                  ;
;     -- USE_EAB                        ; OFF                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                  ;
; Entity Instance                       ; mds_top:inst15|img_man_top:img_man_top_inst|bilinear:bilinear_inst|lpm_mult:Mult1   ;
;     -- LPM_WIDTHA                     ; 7                                                                                   ;
;     -- LPM_WIDTHB                     ; 8                                                                                   ;
;     -- LPM_WIDTHP                     ; 15                                                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                  ;
;     -- USE_EAB                        ; OFF                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                  ;
; Entity Instance                       ; mds_top:inst15|img_man_top:img_man_top_inst|bilinear:bilinear_inst|lpm_mult:Mult0   ;
;     -- LPM_WIDTHA                     ; 7                                                                                   ;
;     -- LPM_WIDTHB                     ; 8                                                                                   ;
;     -- LPM_WIDTHP                     ; 15                                                                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                  ;
;     -- USE_EAB                        ; OFF                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                  ;
; Entity Instance                       ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 27                                                                                  ;
;     -- LPM_WIDTHB                     ; 9                                                                                   ;
;     -- LPM_WIDTHP                     ; 36                                                                                  ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                  ;
;     -- USE_EAB                        ; OFF                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                  ;
; Entity Instance                       ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 27                                                                                  ;
;     -- LPM_WIDTHB                     ; 9                                                                                   ;
;     -- LPM_WIDTHP                     ; 36                                                                                  ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                  ;
;     -- USE_EAB                        ; OFF                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                  ;
; Entity Instance                       ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|lpm_mult:Mult7 ;
;     -- LPM_WIDTHA                     ; 27                                                                                  ;
;     -- LPM_WIDTHB                     ; 9                                                                                   ;
;     -- LPM_WIDTHP                     ; 36                                                                                  ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                  ;
;     -- USE_EAB                        ; OFF                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                  ;
; Entity Instance                       ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|lpm_mult:Mult5 ;
;     -- LPM_WIDTHA                     ; 27                                                                                  ;
;     -- LPM_WIDTHB                     ; 9                                                                                   ;
;     -- LPM_WIDTHP                     ; 36                                                                                  ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                  ;
;     -- USE_EAB                        ; OFF                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                  ;
; Entity Instance                       ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 18                                                                                  ;
;     -- LPM_WIDTHB                     ; 9                                                                                   ;
;     -- LPM_WIDTHP                     ; 27                                                                                  ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                  ;
;     -- USE_EAB                        ; OFF                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                  ;
; Entity Instance                       ; mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 18                                                                                  ;
;     -- LPM_WIDTHB                     ; 9                                                                                   ;
;     -- LPM_WIDTHP                     ; 27                                                                                  ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                  ;
;     -- USE_EAB                        ; OFF                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                  ;
+---------------------------------------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\zoom_reg_generate:0:gen_reg_dbg_inst" ;
+-------+-------+----------+--------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                    ;
+-------+-------+----------+--------------------------------------------------------------------------------------------+
; clear ; Input ; Info     ; Stuck at GND                                                                               ;
+-------+-------+----------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\zoom_reg_generate:1:gen_reg_dbg_inst" ;
+-------+-------+----------+--------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                    ;
+-------+-------+----------+--------------------------------------------------------------------------------------------+
; clear ; Input ; Info     ; Stuck at GND                                                                               ;
+-------+-------+----------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\y_start_reg_generate:0:gen_reg_dbg_inst" ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                       ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------+
; clear ; Input ; Info     ; Stuck at GND                                                                                  ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\y_start_reg_generate:1:gen_reg_dbg_inst" ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                       ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------+
; clear ; Input ; Info     ; Stuck at GND                                                                                  ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\x_start_reg_generate:0:gen_reg_dbg_inst" ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                       ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------+
; clear ; Input ; Info     ; Stuck at GND                                                                                  ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\x_start_reg_generate:1:gen_reg_dbg_inst" ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                       ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------+
; clear ; Input ; Info     ; Stuck at GND                                                                                  ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\sin_reg_generate:0:gen_reg_dbg_inst" ;
+-------+-------+----------+-------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------+
; clear ; Input ; Info     ; Stuck at GND                                                                              ;
+-------+-------+----------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\sin_reg_generate:1:gen_reg_dbg_inst" ;
+-------+-------+----------+-------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------+
; clear ; Input ; Info     ; Stuck at GND                                                                              ;
+-------+-------+----------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\cos_reg_generate:0:gen_reg_dbg_inst" ;
+-------+-------+----------+-------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------+
; clear ; Input ; Info     ; Stuck at GND                                                                              ;
+-------+-------+----------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\cos_reg_generate:1:gen_reg_dbg_inst" ;
+-------+-------+----------+-------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                   ;
+-------+-------+----------+-------------------------------------------------------------------------------------------+
; clear ; Input ; Info     ; Stuck at GND                                                                              ;
+-------+-------+----------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:gen_reg_type_inst" ;
+-------+-------+----------+------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                ;
+-------+-------+----------+------------------------------------------------------------------------+
; clear ; Input ; Info     ; Stuck at GND                                                           ;
+-------+-------+----------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst"                           ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; ram_start_add_in ; Input  ; Info     ; Stuck at GND                                                                        ;
; tr_out           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; br_out           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; dout_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:inst15|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst" ;
+-----------------+-------+----------+----------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                            ;
+-----------------+-------+----------+----------------------------------------------------+
; burst_len[9..2] ; Input ; Info     ; Stuck at GND                                       ;
; burst_len[1]    ; Input ; Info     ; Stuck at VCC                                       ;
; burst_len[0]    ; Input ; Info     ; Stuck at GND                                       ;
; init_addr[9..8] ; Input ; Info     ; Stuck at GND                                       ;
+-----------------+-------+----------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:inst15|tx_path:tx_path_inst|gen_reg:\rd_burst_reg_generate:0:gen_rd_burst_reg_inst" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                    ;
+-------+--------+----------+--------------------------------------------------------------------------------------------+
; clear ; Input  ; Info     ; Stuck at GND                                                                               ;
; dout  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.        ;
+-------+--------+----------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:inst15|tx_path:tx_path_inst|gen_reg:\rd_burst_reg_generate:1:gen_rd_burst_reg_inst" ;
+-------+--------+----------+--------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                    ;
+-------+--------+----------+--------------------------------------------------------------------------------------------+
; clear ; Input  ; Info     ; Stuck at GND                                                                               ;
; dout  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.        ;
+-------+--------+----------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:inst15|tx_path:tx_path_inst|gen_reg:gen_reg_addr_reg_inst" ;
+-------+-------+----------+--------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                            ;
+-------+-------+----------+--------------------------------------------------------------------+
; clear ; Input ; Info     ; Stuck at GND                                                       ;
+-------+-------+----------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:inst15|tx_path:tx_path_inst|gen_reg:gen_reg_type_inst" ;
+-------+-------+----------+----------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                        ;
+-------+-------+----------+----------------------------------------------------------------+
; clear ; Input ; Info     ; Stuck at GND                                                   ;
+-------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1"                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; flush  ; Input  ; Info     ; Stuck at GND                                                                        ;
; afull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; aempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; used   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1"                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; mp_done           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; len_reg[15..2]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; len_reg[1]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; len_reg[0]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; read_addr[15..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1"                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; dout_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:inst15|rx_path:rx_path_inst|mp_dec:mp_dec1"                                               ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; len_reg[15..10]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; write_addr[15..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c"                                    ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; parity_err ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:inst15|sdram_controller:sdr_ctrl" ;
+------------+-------+----------+--------------------------------------+
; Port       ; Type  ; Severity ; Details                              ;
+------------+-------+----------+--------------------------------------+
; pll_locked ; Input ; Info     ; Stuck at VCC                         ;
+------------+-------+----------+--------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_type_inst" ;
+-------+-------+----------+------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                ;
+-------+-------+----------+------------------------------------------------------------------------+
; clear ; Input ; Info     ; Stuck at GND                                                           ;
+-------+-------+----------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst" ;
+---------+-------+----------+-----------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                     ;
+---------+-------+----------+-----------------------------------------------------------------------------+
; vesa_en ; Input ; Info     ; Stuck at VCC                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst"                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; afull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; full   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; aempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; used   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst"                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; wrfull         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrusedw[11..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:inst15|mem_mng_top:mem_mng_inst|gen_reg:\dbg_reg_generate:0:gen_reg_dbg_inst" ;
+-------+-------+----------+---------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                               ;
+-------+-------+----------+---------------------------------------------------------------------------------------+
; clear ; Input ; Info     ; Stuck at GND                                                                          ;
+-------+-------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:inst15|mem_mng_top:mem_mng_inst|gen_reg:\dbg_reg_generate:1:gen_reg_dbg_inst" ;
+-------+-------+----------+---------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                               ;
+-------+-------+----------+---------------------------------------------------------------------------------------+
; clear ; Input ; Info     ; Stuck at GND                                                                          ;
+-------+-------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:inst15|mem_mng_top:mem_mng_inst|gen_reg:\dbg_reg_generate:2:gen_reg_dbg_inst" ;
+-------+-------+----------+---------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                               ;
+-------+-------+----------+---------------------------------------------------------------------------------------+
; clear ; Input ; Info     ; Stuck at GND                                                                          ;
+-------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:inst15|mem_mng_top:mem_mng_inst|gen_reg:gen_reg_type_inst" ;
+-------+-------+----------+--------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                            ;
+-------+-------+----------+--------------------------------------------------------------------+
; clear ; Input ; Info     ; Stuck at GND                                                       ;
+-------+-------+----------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:inst15|intercon_mux:intercon_x_inst" ;
+---------------+-------+----------+--------------------------------------+
; Port          ; Type  ; Severity ; Details                              ;
+---------------+-------+----------+--------------------------------------+
; inc_wbm_dat_o ; Input ; Info     ; Stuck at GND                         ;
+---------------+-------+----------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:inst15|intercon:intercon_y_inst"                                                            ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ic_wbs_dat_i         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ic_wbs_we_i          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ic_wbm_dat_o[23..16] ; Input  ; Info     ; Stuck at GND                                                                        ;
; ic_wbm_dat_o[7..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; ic_wbm_we_o[2]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; ic_wbm_we_o[0]       ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 71                  ; 71               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:18     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:01     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                         ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                                              ; Details                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; global_nets_top:inst|clk_blk_top:clk_blk_inst|pll:pll_inst|altpll:altpll_component|_clk1                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; global_nets_top:inst|clk_blk_top:clk_blk_inst|pll:pll_inst|altpll:altpll_component|_clk1                                       ; N/A                                                                                                                                                            ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_ready                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_flt                                             ; N/A                                                                                                                                                            ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_ready                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|ram_ready_flt                                             ; N/A                                                                                                                                                            ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_ready_der                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_ready_der                    ; N/A                                                                                                                                                            ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_ready_der                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_ready_der                    ; N/A                                                                                                                                                            ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|sum_wr_cnt[0]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                            ; N/A                                                                                                                                                            ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|sum_wr_cnt[0]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                            ; N/A                                                                                                                                                            ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|sum_wr_cnt[10]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                            ; N/A                                                                                                                                                            ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|sum_wr_cnt[10]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                            ; N/A                                                                                                                                                            ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|sum_wr_cnt[11]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                            ; N/A                                                                                                                                                            ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|sum_wr_cnt[11]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                            ; N/A                                                                                                                                                            ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|sum_wr_cnt[12]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                                                                                            ; N/A                                                                                                                                                            ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|sum_wr_cnt[12]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                                                                                            ; N/A                                                                                                                                                            ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|sum_wr_cnt[13]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                                                                                            ; N/A                                                                                                                                                            ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|sum_wr_cnt[13]                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; VCC                                                                                                                            ; N/A                                                                                                                                                            ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|sum_wr_cnt[1]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                            ; N/A                                                                                                                                                            ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|sum_wr_cnt[1]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                            ; N/A                                                                                                                                                            ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|sum_wr_cnt[2]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                            ; N/A                                                                                                                                                            ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|sum_wr_cnt[2]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                            ; N/A                                                                                                                                                            ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|sum_wr_cnt[3]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                            ; N/A                                                                                                                                                            ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|sum_wr_cnt[3]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                            ; N/A                                                                                                                                                            ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|sum_wr_cnt[4]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                            ; N/A                                                                                                                                                            ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|sum_wr_cnt[4]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                            ; N/A                                                                                                                                                            ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|sum_wr_cnt[5]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                            ; N/A                                                                                                                                                            ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|sum_wr_cnt[5]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                            ; N/A                                                                                                                                                            ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|sum_wr_cnt[6]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                            ; N/A                                                                                                                                                            ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|sum_wr_cnt[6]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                            ; N/A                                                                                                                                                            ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|sum_wr_cnt[7]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                            ; N/A                                                                                                                                                            ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|sum_wr_cnt[7]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                            ; N/A                                                                                                                                                            ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|sum_wr_cnt[8]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                            ; N/A                                                                                                                                                            ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|sum_wr_cnt[8]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                            ; N/A                                                                                                                                                            ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|sum_wr_cnt[9]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                            ; N/A                                                                                                                                                            ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|sum_wr_cnt[9]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                            ; N/A                                                                                                                                                            ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_bank_st         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_bank_st           ; N/A                                                                                                                                                            ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_bank_st         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_bank_st           ; N/A                                                                                                                                                            ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_bank_switch_st  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_bank_switch_st    ; N/A                                                                                                                                                            ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_bank_switch_st  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_bank_switch_st    ; N/A                                                                                                                                                            ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_idle_st         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_idle_st~_wirecell ; N/A                                                                                                                                                            ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_idle_st         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_idle_st~_wirecell ; N/A                                                                                                                                                            ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_req_arb_st      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_req_arb_st        ; N/A                                                                                                                                                            ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_req_arb_st      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_req_arb_st        ; N/A                                                                                                                                                            ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_sum_st          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_sum_st            ; N/A                                                                                                                                                            ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_sum_st          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_sum_st            ; N/A                                                                                                                                                            ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_tx_st           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_tx_st             ; N/A                                                                                                                                                            ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_tx_st           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_tx_st             ; N/A                                                                                                                                                            ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait2_switch_st ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait2_switch_st   ; N/A                                                                                                                                                            ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait2_switch_st ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait2_switch_st   ; N/A                                                                                                                                                            ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_burst_st   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_burst_st     ; N/A                                                                                                                                                            ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_burst_st   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_burst_st     ; N/A                                                                                                                                                            ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_sum_st     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_sum_st       ; N/A                                                                                                                                                            ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_sum_st     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_sum_st       ; N/A                                                                                                                                                            ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_switch_st  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_switch_st    ; N/A                                                                                                                                                            ;
; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_switch_st  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st.wbm_wait_switch_st    ; N/A                                                                                                                                                            ;
; mds_top:inst15|rx_path:rx_path_inst|data_rx2dec[0]                                                                           ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                            ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mds_top:inst15|rx_path:rx_path_inst|data_rx2dec[0]                                                                           ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                            ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mds_top:inst15|rx_path:rx_path_inst|data_rx2dec[1]                                                                           ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                            ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mds_top:inst15|rx_path:rx_path_inst|data_rx2dec[1]                                                                           ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                            ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mds_top:inst15|rx_path:rx_path_inst|data_rx2dec[2]                                                                           ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                            ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mds_top:inst15|rx_path:rx_path_inst|data_rx2dec[2]                                                                           ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                            ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mds_top:inst15|rx_path:rx_path_inst|data_rx2dec[3]                                                                           ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                            ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mds_top:inst15|rx_path:rx_path_inst|data_rx2dec[3]                                                                           ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                            ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mds_top:inst15|rx_path:rx_path_inst|data_rx2dec[4]                                                                           ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                            ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mds_top:inst15|rx_path:rx_path_inst|data_rx2dec[4]                                                                           ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                            ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mds_top:inst15|rx_path:rx_path_inst|data_rx2dec[5]                                                                           ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                            ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mds_top:inst15|rx_path:rx_path_inst|data_rx2dec[5]                                                                           ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                            ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mds_top:inst15|rx_path:rx_path_inst|data_rx2dec[6]                                                                           ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                            ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mds_top:inst15|rx_path:rx_path_inst|data_rx2dec[6]                                                                           ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                            ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mds_top:inst15|rx_path:rx_path_inst|data_rx2dec[7]                                                                           ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                            ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mds_top:inst15|rx_path:rx_path_inst|data_rx2dec[7]                                                                           ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                            ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mds_top:inst15|rx_path:rx_path_inst|dec2ram[0]                                                                               ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                            ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mds_top:inst15|rx_path:rx_path_inst|dec2ram[0]                                                                               ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                            ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mds_top:inst15|rx_path:rx_path_inst|dec2ram[1]                                                                               ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                            ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mds_top:inst15|rx_path:rx_path_inst|dec2ram[1]                                                                               ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                            ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mds_top:inst15|rx_path:rx_path_inst|dec2ram[2]                                                                               ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                            ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mds_top:inst15|rx_path:rx_path_inst|dec2ram[2]                                                                               ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                            ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mds_top:inst15|rx_path:rx_path_inst|dec2ram[3]                                                                               ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                            ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mds_top:inst15|rx_path:rx_path_inst|dec2ram[3]                                                                               ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                            ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mds_top:inst15|rx_path:rx_path_inst|dec2ram[4]                                                                               ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                            ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mds_top:inst15|rx_path:rx_path_inst|dec2ram[4]                                                                               ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                            ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mds_top:inst15|rx_path:rx_path_inst|dec2ram[5]                                                                               ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                            ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mds_top:inst15|rx_path:rx_path_inst|dec2ram[5]                                                                               ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                            ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mds_top:inst15|rx_path:rx_path_inst|dec2ram[6]                                                                               ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                            ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mds_top:inst15|rx_path:rx_path_inst|dec2ram[6]                                                                               ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                            ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mds_top:inst15|rx_path:rx_path_inst|dec2ram[7]                                                                               ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                            ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mds_top:inst15|rx_path:rx_path_inst|dec2ram[7]                                                                               ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                            ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mds_top:inst15|rx_path:rx_path_inst|ram_dout[0]                                                                              ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                            ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mds_top:inst15|rx_path:rx_path_inst|ram_dout[0]                                                                              ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                            ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mds_top:inst15|rx_path:rx_path_inst|ram_dout[1]                                                                              ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                            ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mds_top:inst15|rx_path:rx_path_inst|ram_dout[1]                                                                              ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                            ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mds_top:inst15|rx_path:rx_path_inst|ram_dout[2]                                                                              ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                            ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mds_top:inst15|rx_path:rx_path_inst|ram_dout[2]                                                                              ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                            ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mds_top:inst15|rx_path:rx_path_inst|ram_dout[3]                                                                              ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                            ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mds_top:inst15|rx_path:rx_path_inst|ram_dout[3]                                                                              ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                            ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mds_top:inst15|rx_path:rx_path_inst|ram_dout[4]                                                                              ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                            ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mds_top:inst15|rx_path:rx_path_inst|ram_dout[4]                                                                              ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                            ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mds_top:inst15|rx_path:rx_path_inst|ram_dout[5]                                                                              ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                            ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mds_top:inst15|rx_path:rx_path_inst|ram_dout[5]                                                                              ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                            ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mds_top:inst15|rx_path:rx_path_inst|ram_dout[6]                                                                              ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                            ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mds_top:inst15|rx_path:rx_path_inst|ram_dout[6]                                                                              ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                            ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mds_top:inst15|rx_path:rx_path_inst|ram_dout[7]                                                                              ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                            ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mds_top:inst15|rx_path:rx_path_inst|ram_dout[7]                                                                              ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                            ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st                                                                 ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                            ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st                                                                 ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                                            ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|din                                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; uart_serial_in                                                                                                                 ; N/A                                                                                                                                                            ;
; mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|din                                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; uart_serial_in                                                                                                                 ; N/A                                                                                                                                                            ;
; mds_top:inst15|rx_path:rx_path_inst|uart_serial_in                                                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; uart_serial_in                                                                                                                 ; N/A                                                                                                                                                            ;
; mds_top:inst15|rx_path:rx_path_inst|uart_serial_in                                                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; uart_serial_in                                                                                                                 ; N/A                                                                                                                                                            ;
; mds_top:inst15|rx_path:rx_path_inst|wbm_cur_st.wbm_idle_st                                                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:inst15|rx_path:rx_path_inst|wbm_cur_st.wbm_idle_st~_wirecell                                                           ; N/A                                                                                                                                                            ;
; mds_top:inst15|rx_path:rx_path_inst|wbm_cur_st.wbm_idle_st                                                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:inst15|rx_path:rx_path_inst|wbm_cur_st.wbm_idle_st~_wirecell                                                           ; N/A                                                                                                                                                            ;
; mds_top:inst15|rx_path:rx_path_inst|wbm_cur_st.wbm_neg_st                                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:inst15|rx_path:rx_path_inst|wbm_cur_st.wbm_neg_st                                                                      ; N/A                                                                                                                                                            ;
; mds_top:inst15|rx_path:rx_path_inst|wbm_cur_st.wbm_neg_st                                                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:inst15|rx_path:rx_path_inst|wbm_cur_st.wbm_neg_st                                                                      ; N/A                                                                                                                                                            ;
; mds_top:inst15|rx_path:rx_path_inst|wbm_cur_st.wbm_tx_st                                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:inst15|rx_path:rx_path_inst|wbm_cur_st.wbm_tx_st                                                                       ; N/A                                                                                                                                                            ;
; mds_top:inst15|rx_path:rx_path_inst|wbm_cur_st.wbm_tx_st                                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:inst15|rx_path:rx_path_inst|wbm_cur_st.wbm_tx_st                                                                       ; N/A                                                                                                                                                            ;
; mds_top:inst15|rx_path:rx_path_inst|wbm_cur_st.wbm_tx_type_st                                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:inst15|rx_path:rx_path_inst|wbm_cur_st.wbm_tx_type_st                                                                  ; N/A                                                                                                                                                            ;
; mds_top:inst15|rx_path:rx_path_inst|wbm_cur_st.wbm_tx_type_st                                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:inst15|rx_path:rx_path_inst|wbm_cur_st.wbm_tx_type_st                                                                  ; N/A                                                                                                                                                            ;
; mds_top:inst15|rx_path:rx_path_inst|wbm_cur_st.wbm_wait_burst_st                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:inst15|rx_path:rx_path_inst|wbm_cur_st.wbm_wait_burst_st                                                               ; N/A                                                                                                                                                            ;
; mds_top:inst15|rx_path:rx_path_inst|wbm_cur_st.wbm_wait_burst_st                                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:inst15|rx_path:rx_path_inst|wbm_cur_st.wbm_wait_burst_st                                                               ; N/A                                                                                                                                                            ;
; mds_top:inst15|rx_path:rx_path_inst|wbm_cur_st.wbm_wait_type_st                                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:inst15|rx_path:rx_path_inst|wbm_cur_st.wbm_wait_type_st                                                                ; N/A                                                                                                                                                            ;
; mds_top:inst15|rx_path:rx_path_inst|wbm_cur_st.wbm_wait_type_st                                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mds_top:inst15|rx_path:rx_path_inst|wbm_cur_st.wbm_wait_type_st                                                                ; N/A                                                                                                                                                            ;
; inst15|rx_path_inst|uart_rx_c|cur_st.IDLE_ST                                                                                 ; post-fitting  ; connected ; Top            ; post-synthesis    ; mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.IDLE_ST                                                           ; N/A                                                                                                                                                            ;
; inst15|rx_path_inst|uart_rx_c|cur_st.IDLE_ST                                                                                 ; post-fitting  ; connected ; Top            ; post-synthesis    ; mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.IDLE_ST                                                           ; N/A                                                                                                                                                            ;
; inst15|rx_path_inst|uart_rx_c|cur_st.RX_ST                                                                                   ; post-fitting  ; connected ; Top            ; post-synthesis    ; mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.RX_ST                                                             ; N/A                                                                                                                                                            ;
; inst15|rx_path_inst|uart_rx_c|cur_st.RX_ST                                                                                   ; post-fitting  ; connected ; Top            ; post-synthesis    ; mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.RX_ST                                                             ; N/A                                                                                                                                                            ;
; inst15|rx_path_inst|uart_rx_c|cur_st.STARTBIT_ST                                                                             ; post-fitting  ; connected ; Top            ; post-synthesis    ; mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.STARTBIT_ST                                                       ; N/A                                                                                                                                                            ;
; inst15|rx_path_inst|uart_rx_c|cur_st.STARTBIT_ST                                                                             ; post-fitting  ; connected ; Top            ; post-synthesis    ; mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.STARTBIT_ST                                                       ; N/A                                                                                                                                                            ;
; inst15|rx_path_inst|uart_rx_c|cur_st.STOPBIT_ST                                                                              ; post-fitting  ; connected ; Top            ; post-synthesis    ; mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.STOPBIT_ST                                                        ; N/A                                                                                                                                                            ;
; inst15|rx_path_inst|uart_rx_c|cur_st.STOPBIT_ST                                                                              ; post-fitting  ; connected ; Top            ; post-synthesis    ; mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.STOPBIT_ST                                                        ; N/A                                                                                                                                                            ;
; mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[0]                                                              ; post-fitting  ; connected ; Top            ; post-synthesis    ; mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[0]                                                                ; N/A                                                                                                                                                            ;
; mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[0]                                                              ; post-fitting  ; connected ; Top            ; post-synthesis    ; mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[0]                                                                ; N/A                                                                                                                                                            ;
; mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[1]                                                              ; post-fitting  ; connected ; Top            ; post-synthesis    ; mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[1]                                                                ; N/A                                                                                                                                                            ;
; mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[1]                                                              ; post-fitting  ; connected ; Top            ; post-synthesis    ; mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[1]                                                                ; N/A                                                                                                                                                            ;
; mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[2]                                                              ; post-fitting  ; connected ; Top            ; post-synthesis    ; mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[2]                                                                ; N/A                                                                                                                                                            ;
; mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[2]                                                              ; post-fitting  ; connected ; Top            ; post-synthesis    ; mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[2]                                                                ; N/A                                                                                                                                                            ;
; mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[3]                                                              ; post-fitting  ; connected ; Top            ; post-synthesis    ; mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[3]                                                                ; N/A                                                                                                                                                            ;
; mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[3]                                                              ; post-fitting  ; connected ; Top            ; post-synthesis    ; mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[3]                                                                ; N/A                                                                                                                                                            ;
; mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[4]                                                              ; post-fitting  ; connected ; Top            ; post-synthesis    ; mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[4]                                                                ; N/A                                                                                                                                                            ;
; mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[4]                                                              ; post-fitting  ; connected ; Top            ; post-synthesis    ; mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[4]                                                                ; N/A                                                                                                                                                            ;
; mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[5]                                                              ; post-fitting  ; connected ; Top            ; post-synthesis    ; mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[5]                                                                ; N/A                                                                                                                                                            ;
; mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[5]                                                              ; post-fitting  ; connected ; Top            ; post-synthesis    ; mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[5]                                                                ; N/A                                                                                                                                                            ;
; mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[6]                                                              ; post-fitting  ; connected ; Top            ; post-synthesis    ; mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[6]                                                                ; N/A                                                                                                                                                            ;
; mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[6]                                                              ; post-fitting  ; connected ; Top            ; post-synthesis    ; mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[6]                                                                ; N/A                                                                                                                                                            ;
; mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[7]                                                              ; post-fitting  ; connected ; Top            ; post-synthesis    ; mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[7]                                                                ; N/A                                                                                                                                                            ;
; mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[7]                                                              ; post-fitting  ; connected ; Top            ; post-synthesis    ; mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i[7]                                                                ; N/A                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Tue May 28 20:05:46 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off img_man_MDS -c img_man_MDS
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/video/vesa/vesa_gen_ctrl.vhd
    Info (12022): Found design unit 1: vesa_gen_ctrl-rtl_vesa_gen_ctrl
    Info (12023): Found entity 1: vesa_gen_ctrl
Info (12021): Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/video/vesa/synthetic_frame_generator.vhd
    Info (12022): Found design unit 1: synthetic_frame_generator-rtl_synthetic_frame_generator
    Info (12023): Found entity 1: synthetic_frame_generator
Info (12021): Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/video/pixel_manager/pixel_mng.vhd
    Info (12022): Found design unit 1: pixel_mng-rtl_pixel_mng
    Info (12023): Found entity 1: pixel_mng
Info (12021): Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/video/display_controller_top/disp_ctrl_top.vhd
    Info (12022): Found design unit 1: disp_ctrl_top-rtl_disp_ctrl_top
    Info (12023): Found entity 1: disp_ctrl_top
Info (12021): Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/top block/tx_path_wbm/tx_path_wbm.vhd
    Info (12022): Found design unit 1: tx_path_wbm-rtl_tx_path_wbm
    Info (12023): Found entity 1: tx_path_wbm
Info (12021): Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/top block/tx_path.vhd
    Info (12022): Found design unit 1: tx_path-arc_tx_path
    Info (12023): Found entity 1: tx_path
Info (12021): Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/top block/rx_path.vhd
    Info (12022): Found design unit 1: rx_path-rtl_rx_path
    Info (12023): Found entity 1: rx_path
Info (12021): Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/top block/mds_top.vhd
    Info (12022): Found design unit 1: mds_top-rtl_mds_top
    Info (12023): Found entity 1: mds_top
Info (12021): Found 2 design units, including 0 entities, in source file /image-rotation-technion-ee/vhdl/design/misc/intercon/intercon_pkg.vhd
    Info (12022): Found design unit 1: intercon_pkg
    Info (12022): Found design unit 2: intercon_pkg-body
Info (12021): Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/misc/intercon/intercon_mux.vhd
    Info (12022): Found design unit 1: intercon_mux-intercon_mux_rtl
    Info (12023): Found entity 1: intercon_mux
Info (12021): Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/misc/intercon/intercon.vhd
    Info (12022): Found design unit 1: intercon-intercon_rtl
    Info (12023): Found entity 1: intercon
Info (12021): Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/misc/altera_de2/7segment_display/hexss.vhd
    Info (12022): Found design unit 1: hexss-arc_hexss
    Info (12023): Found entity 1: hexss
Info (12021): Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/registers/wbs_reg.vhd
    Info (12022): Found design unit 1: wbs_reg-rtl_wbs_reg
    Info (12023): Found entity 1: wbs_reg
Info (12021): Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/registers/gen_reg.vhd
    Info (12022): Found design unit 1: gen_reg-rtl_gen_reg
    Info (12023): Found entity 1: gen_reg
Info (12021): Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/ram/ram_simple.vhd
    Info (12022): Found design unit 1: ram_simple-arc_ram_simple
    Info (12023): Found entity 1: ram_simple
Info (12021): Found 2 design units, including 0 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/ram/ram_generic_pkg.vhd
    Info (12022): Found design unit 1: ram_generic_pkg
    Info (12022): Found design unit 2: ram_generic_pkg-body
Info (12021): Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/ram/ram_generic.vhd
    Info (12022): Found design unit 1: ram_generic-rtl_ram_generic
    Info (12023): Found entity 1: ram_generic
Info (12021): Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/ram/altera_16to8_dc_ram.vhd
    Info (12022): Found design unit 1: altera_16to8_dc_ram-SYN
    Info (12023): Found entity 1: altera_16to8_dc_ram
Info (12021): Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/ram/altera_8to16_dc_ram.vhd
    Info (12022): Found design unit 1: altera_8to16_dc_ram-SYN
    Info (12023): Found entity 1: altera_8to16_dc_ram
Info (12021): Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/memory_management/memory_management_top/mem_mng_top.vhd
    Info (12022): Found design unit 1: mem_mng_top-rtl_mem_mng_top
    Info (12023): Found entity 1: mem_mng_top
Info (12021): Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/memory_management/mem_ctrl_wr/mem_ctrl_wr_wbs.vhd
    Info (12022): Found design unit 1: mem_ctrl_wr_wbs-rtl_mem_ctrl_wr_wbs
    Info (12023): Found entity 1: mem_ctrl_wr_wbs
Info (12021): Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/memory_management/mem_ctrl_wr/mem_ctrl_wr_wbm.vhd
    Info (12022): Found design unit 1: mem_ctrl_wr_wbm-rtl_mem_ctrl_wr_wbm
    Info (12023): Found entity 1: mem_ctrl_wr_wbm
Info (12021): Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/memory_management/mem_ctrl_wr/mem_ctrl_wr.vhd
    Info (12022): Found design unit 1: mem_ctrl_wr-rtl_mem_ctrl_wr
    Info (12023): Found entity 1: mem_ctrl_wr
Info (12021): Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/memory_management/mem_ctrl_rd/mem_ctrl_rd_wbs.vhd
    Info (12022): Found design unit 1: mem_ctrl_rd_wbs-rtl_mem_ctrl_rd_wbs
    Info (12023): Found entity 1: mem_ctrl_rd_wbs
Info (12021): Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/memory_management/mem_ctrl_rd/mem_ctrl_rd_wbm.vhd
    Info (12022): Found design unit 1: mem_ctrl_rd_wbm-rtl_mem_ctrl_rd_wbm
    Info (12023): Found entity 1: mem_ctrl_rd_wbm
Info (12021): Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/memory_management/mem_ctrl_rd/mem_ctrl_rd.vhd
    Info (12022): Found design unit 1: mem_ctrl_rd-rtl_mem_ctrl_rd
    Info (12023): Found entity 1: mem_ctrl_rd
Info (12021): Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/memory_management/arbiter/mem_mng_arbiter.vhd
    Info (12022): Found design unit 1: mem_mng_arbiter-rtl_mem_mng_arbiter
    Info (12023): Found entity 1: mem_mng_arbiter
Info (12021): Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/memory_controllers/sdram_controller/sdram_controller.vhd
    Info (12022): Found design unit 1: sdram_controller-rtl_sdram_controller
    Info (12023): Found entity 1: sdram_controller
Info (12021): Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/fifo/general_fifo.vhd
    Info (12022): Found design unit 1: general_fifo-arc_general_fifo
    Info (12023): Found entity 1: general_fifo
Info (12021): Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/memory/fifo/dc_fifo.vhd
    Info (12022): Found design unit 1: dc_fifo-SYN
    Info (12023): Found entity 1: dc_fifo
Info (12021): Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/image_maniplation/img_man_top.vhd
    Info (12022): Found design unit 1: img_man_top-rtl_img_man_top
    Info (12023): Found entity 1: img_man_top
Info (12021): Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/image_maniplation/img_man_manager.vhd
    Info (12022): Found design unit 1: img_man_manager-rtl_img_man_manager
    Info (12023): Found entity 1: img_man_manager
Info (12021): Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/image_maniplation/bilinear.vhd
    Info (12022): Found design unit 1: bilinear-rtl_bilinear
    Info (12023): Found entity 1: bilinear
Info (12021): Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/image_maniplation/addr_calc.vhd
    Info (12022): Found design unit 1: addr_calc-arc_addr_calc
    Info (12023): Found entity 1: addr_calc
Info (12021): Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/global_nets/global_nets_top/global_nets_top.vhd
    Info (12022): Found design unit 1: global_nets_top-rtl_global_nets_top
    Info (12023): Found entity 1: global_nets_top
Info (12021): Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/global_nets/reset_block/sync_rst_gen.vhd
    Info (12022): Found design unit 1: sync_rst_gen-rtl_sync_rst_gen
    Info (12023): Found entity 1: sync_rst_gen
Info (12021): Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/global_nets/reset_block/reset_debouncer.vhd
    Info (12022): Found design unit 1: reset_debouncer-rtl_reset_debouncer
    Info (12023): Found entity 1: reset_debouncer
Info (12021): Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/global_nets/reset_block/reset_blk_top.vhd
    Info (12022): Found design unit 1: reset_blk_top-rtl_reset_blk_top
    Info (12023): Found entity 1: reset_blk_top
Info (12021): Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/global_nets/clock_block/pll.vhd
    Info (12022): Found design unit 1: pll-SYN
    Info (12023): Found entity 1: pll
Info (12021): Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/global_nets/clock_block/clk_blk_top.vhd
    Info (12022): Found design unit 1: clk_blk_top-rtl_clk_blk_top
    Info (12023): Found entity 1: clk_blk_top
Info (12021): Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/gates/mux_generic.vhd
    Info (12022): Found design unit 1: mux_generic-mux_generic_arc
    Info (12023): Found entity 1: mux_generic
Info (12021): Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/gates/dec_generic.vhd
    Info (12022): Found design unit 1: dec_generic-dec_generic_arc
    Info (12023): Found entity 1: dec_generic
Info (12021): Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/crc/checksum/checksum_calc.vhd
    Info (12022): Found design unit 1: checksum_calc-arc_checksum_calc
    Info (12023): Found entity 1: checksum_calc
Info (12021): Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/communication/serial/uart/tx/uart_tx.vhd
    Info (12022): Found design unit 1: uart_tx-arc_uart_tx
    Info (12023): Found entity 1: uart_tx
Info (12021): Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/communication/serial/uart/rx/uart_rx.vhd
    Info (12022): Found design unit 1: uart_rx-arc_uart_rx
    Info (12023): Found entity 1: uart_rx
Info (12021): Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/bus/message_packs/encoder/mp_enc.vhd
    Info (12022): Found design unit 1: mp_enc-rtl_mp_enc
    Info (12023): Found entity 1: mp_enc
Info (12021): Found 2 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/bus/message_packs/decoder/mp_dec.vhd
    Info (12022): Found design unit 1: mp_dec-rtl_mp_dec
    Info (12023): Found entity 1: mp_dec
Info (12021): Found 1 design units, including 1 entities, in source file /image-rotation-technion-ee/vhdl/design/video/vesa/img_man_mds.bdf
    Info (12023): Found entity 1: img_man_MDS
Info (12127): Elaborating entity "img_man_MDS" for the top level hierarchy
Info (12128): Elaborating entity "mds_top" for hierarchy "mds_top:inst15"
Info (12128): Elaborating entity "intercon" for hierarchy "mds_top:inst15|intercon:intercon_z_inst"
Info (12128): Elaborating entity "intercon" for hierarchy "mds_top:inst15|intercon:intercon_y_inst"
Info (12128): Elaborating entity "intercon_mux" for hierarchy "mds_top:inst15|intercon_mux:intercon_x_inst"
Info (12128): Elaborating entity "mem_mng_top" for hierarchy "mds_top:inst15|mem_mng_top:mem_mng_inst"
Info (12128): Elaborating entity "mem_ctrl_wr" for hierarchy "mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst"
Warning (10036): Verilog HDL or VHDL warning at mem_ctrl_wr.vhd(213): object "ram_rst" assigned a value but never read
Info (12128): Elaborating entity "altera_8to16_dc_ram" for hierarchy "mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a4l1.tdf
    Info (12023): Found entity 1: altsyncram_a4l1
Info (12128): Elaborating entity "altsyncram_a4l1" for hierarchy "mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s8l1.tdf
    Info (12023): Found entity 1: altsyncram_s8l1
Info (12128): Elaborating entity "altsyncram_s8l1" for hierarchy "mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1"
Info (12128): Elaborating entity "mem_ctrl_wr_wbs" for hierarchy "mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst"
Info (12128): Elaborating entity "mem_ctrl_wr_wbm" for hierarchy "mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst"
Warning (10036): Verilog HDL or VHDL warning at mem_ctrl_wr_wbm.vhd(132): object "ram_samp_dt" assigned a value but never read
Info (12128): Elaborating entity "mem_mng_arbiter" for hierarchy "mds_top:inst15|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst"
Info (12128): Elaborating entity "mem_ctrl_rd" for hierarchy "mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst"
Warning (10036): Verilog HDL or VHDL warning at mem_ctrl_rd.vhd(238): object "type_reg_d2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mem_ctrl_rd.vhd(239): object "rd_addr_reg_d2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mem_ctrl_rd.vhd(257): object "ram_rst" assigned a value but never read
Info (12128): Elaborating entity "altera_16to8_dc_ram" for hierarchy "mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b4l1.tdf
    Info (12023): Found entity 1: altsyncram_b4l1
Info (12128): Elaborating entity "altsyncram_b4l1" for hierarchy "mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t8l1.tdf
    Info (12023): Found entity 1: altsyncram_t8l1
Info (12128): Elaborating entity "altsyncram_t8l1" for hierarchy "mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1"
Info (12128): Elaborating entity "mem_ctrl_rd_wbs" for hierarchy "mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst"
Info (12128): Elaborating entity "mem_ctrl_rd_wbm" for hierarchy "mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst"
Info (12128): Elaborating entity "gen_reg" for hierarchy "mds_top:inst15|mem_mng_top:mem_mng_inst|gen_reg:gen_reg_type_inst"
Info (12128): Elaborating entity "gen_reg" for hierarchy "mds_top:inst15|mem_mng_top:mem_mng_inst|gen_reg:\dbg_reg_generate:2:gen_reg_dbg_inst"
Info (12128): Elaborating entity "gen_reg" for hierarchy "mds_top:inst15|mem_mng_top:mem_mng_inst|gen_reg:\dbg_reg_generate:1:gen_reg_dbg_inst"
Info (12128): Elaborating entity "gen_reg" for hierarchy "mds_top:inst15|mem_mng_top:mem_mng_inst|gen_reg:\dbg_reg_generate:0:gen_reg_dbg_inst"
Info (12128): Elaborating entity "wbs_reg" for hierarchy "mds_top:inst15|mem_mng_top:mem_mng_inst|wbs_reg:wbs_reg_inst"
Info (12128): Elaborating entity "disp_ctrl_top" for hierarchy "mds_top:inst15|disp_ctrl_top:disp_ctrl_inst"
Warning (10036): Verilog HDL or VHDL warning at disp_ctrl_top.vhd(164): object "wrusedw" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at disp_ctrl_top.vhd(165): object "sc_fifo_full" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at disp_ctrl_top.vhd(213): object "left_frame_reg_rd_en" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at disp_ctrl_top.vhd(216): object "right_frame_reg_rd_en" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at disp_ctrl_top.vhd(219): object "upper_frame_reg_rd_en" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at disp_ctrl_top.vhd(222): object "lower_frame_reg_rd_en" assigned a value but never read
Info (12128): Elaborating entity "pixel_mng" for hierarchy "mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst"
Info (12128): Elaborating entity "dc_fifo" for hierarchy "mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst"
Info (12128): Elaborating entity "dcfifo" for hierarchy "mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=7,"
    Info (12134): Parameter "lpm_numwords" = "8192"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "13"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_k3n1.tdf
    Info (12023): Found entity 1: dcfifo_k3n1
Info (12128): Elaborating entity "dcfifo_k3n1" for hierarchy "mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_odb.tdf
    Info (12023): Found entity 1: a_gray2bin_odb
Info (12128): Elaborating entity "a_gray2bin_odb" for hierarchy "mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_gray2bin_odb:wrptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_s96.tdf
    Info (12023): Found entity 1: a_graycounter_s96
Info (12128): Elaborating entity "a_graycounter_s96" for hierarchy "mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_jgc.tdf
    Info (12023): Found entity 1: a_graycounter_jgc
Info (12128): Elaborating entity "a_graycounter_jgc" for hierarchy "mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_jgc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_igc.tdf
    Info (12023): Found entity 1: a_graycounter_igc
Info (12128): Elaborating entity "a_graycounter_igc" for hierarchy "mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1p61.tdf
    Info (12023): Found entity 1: altsyncram_1p61
Info (12128): Elaborating entity "altsyncram_1p61" for hierarchy "mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dve1.tdf
    Info (12023): Found entity 1: altsyncram_dve1
Info (12128): Elaborating entity "altsyncram_dve1" for hierarchy "mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_o37.tdf
    Info (12023): Found entity 1: decode_o37
Info (12128): Elaborating entity "decode_o37" for hierarchy "mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|decode_o37:decode16"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_8u7.tdf
    Info (12023): Found entity 1: mux_8u7
Info (12128): Elaborating entity "mux_8u7" for hierarchy "mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram14|mux_8u7:mux18"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ahe.tdf
    Info (12023): Found entity 1: dffpipe_ahe
Info (12128): Elaborating entity "dffpipe_ahe" for hierarchy "mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vdb.tdf
    Info (12023): Found entity 1: alt_synch_pipe_vdb
Info (12128): Elaborating entity "alt_synch_pipe_vdb" for hierarchy "mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info (12023): Found entity 1: dffpipe_te9
Info (12128): Elaborating entity "dffpipe_te9" for hierarchy "mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe22"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_9d9.tdf
    Info (12023): Found entity 1: dffpipe_9d9
Info (12128): Elaborating entity "dffpipe_9d9" for hierarchy "mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_3e8
Info (12128): Elaborating entity "alt_synch_pipe_3e8" for hierarchy "mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf
    Info (12023): Found entity 1: dffpipe_ue9
Info (12128): Elaborating entity "dffpipe_ue9" for hierarchy "mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe28"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_r16.tdf
    Info (12023): Found entity 1: cmpr_r16
Info (12128): Elaborating entity "cmpr_r16" for hierarchy "mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|cmpr_r16:rdempty_eq_comp1_lsb"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1u7.tdf
    Info (12023): Found entity 1: mux_1u7
Info (12128): Elaborating entity "mux_1u7" for hierarchy "mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|mux_1u7:rdemp_eq_comp_lsb_mux"
Info (12128): Elaborating entity "general_fifo" for hierarchy "mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst"
Info (12128): Elaborating entity "vesa_gen_ctrl" for hierarchy "mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst"
Info (12128): Elaborating entity "synthetic_frame_generator" for hierarchy "mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst"
Info (12128): Elaborating entity "gen_reg" for hierarchy "mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_type_inst"
Info (12128): Elaborating entity "sdram_controller" for hierarchy "mds_top:inst15|sdram_controller:sdr_ctrl"
Info (12128): Elaborating entity "rx_path" for hierarchy "mds_top:inst15|rx_path:rx_path_inst"
Warning (10036): Verilog HDL or VHDL warning at rx_path.vhd(226): object "ram_dout_valid" assigned a value but never read
Info (12128): Elaborating entity "uart_rx" for hierarchy "mds_top:inst15|rx_path:rx_path_inst|uart_rx:uart_rx_c"
Info (12128): Elaborating entity "mp_dec" for hierarchy "mds_top:inst15|rx_path:rx_path_inst|mp_dec:mp_dec1"
Warning (10541): VHDL Signal Declaration warning at mp_dec.vhd(152): used implicit default value for signal "sof_sr" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at mp_dec.vhd(153): used implicit default value for signal "sof_sr_cnt" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "ram_simple" for hierarchy "mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1"
Info (12128): Elaborating entity "checksum_calc" for hierarchy "mds_top:inst15|rx_path:rx_path_inst|checksum_calc:checksum_inst_dec"
Warning (10492): VHDL Process Statement warning at checksum_calc.vhd(123): signal "checksum_init_val" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "tx_path" for hierarchy "mds_top:inst15|tx_path:tx_path_inst"
Warning (10036): Verilog HDL or VHDL warning at tx_path.vhd(377): object "mp_enc_done" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at tx_path.vhd(417): object "wbs_reg_stb" assigned a value but never read
Info (12128): Elaborating entity "uart_tx" for hierarchy "mds_top:inst15|tx_path:tx_path_inst|uart_tx:uart_tx_c"
Info (12128): Elaborating entity "mp_enc" for hierarchy "mds_top:inst15|tx_path:tx_path_inst|mp_enc:mp_enc1"
Info (12128): Elaborating entity "general_fifo" for hierarchy "mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1"
Info (12128): Elaborating entity "gen_reg" for hierarchy "mds_top:inst15|tx_path:tx_path_inst|gen_reg:gen_reg_type_inst"
Info (12128): Elaborating entity "gen_reg" for hierarchy "mds_top:inst15|tx_path:tx_path_inst|gen_reg:gen_dbg_cmd_reg_inst"
Info (12128): Elaborating entity "gen_reg" for hierarchy "mds_top:inst15|tx_path:tx_path_inst|gen_reg:gen_reg_addr_reg_inst"
Info (12128): Elaborating entity "gen_reg" for hierarchy "mds_top:inst15|tx_path:tx_path_inst|gen_reg:\rd_burst_reg_generate:1:gen_rd_burst_reg_inst"
Info (12128): Elaborating entity "gen_reg" for hierarchy "mds_top:inst15|tx_path:tx_path_inst|gen_reg:\rd_burst_reg_generate:0:gen_rd_burst_reg_inst"
Info (12128): Elaborating entity "tx_path_wbm" for hierarchy "mds_top:inst15|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst"
Info (12128): Elaborating entity "img_man_top" for hierarchy "mds_top:inst15|img_man_top:img_man_top_inst"
Warning (10036): Verilog HDL or VHDL warning at img_man_top.vhd(400): object "addr_tr_out_garbage" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at img_man_top.vhd(401): object "addr_br_out_garbage" assigned a value but never read
Info (12128): Elaborating entity "img_man_manager" for hierarchy "mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst"
Warning (10036): Verilog HDL or VHDL warning at img_man_manager.vhd(227): object "index_valid" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at img_man_manager.vhd(285): object "ram_dout_valid" assigned a value but never read
Warning (10631): VHDL Process Statement warning at img_man_manager.vhd(587): inferring latch(es) for signal or variable "wb_address", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "wb_address[0]" at img_man_manager.vhd(587)
Info (10041): Inferred latch for "wb_address[1]" at img_man_manager.vhd(587)
Info (10041): Inferred latch for "wb_address[2]" at img_man_manager.vhd(587)
Info (10041): Inferred latch for "wb_address[3]" at img_man_manager.vhd(587)
Info (10041): Inferred latch for "wb_address[4]" at img_man_manager.vhd(587)
Info (10041): Inferred latch for "wb_address[5]" at img_man_manager.vhd(587)
Info (10041): Inferred latch for "wb_address[6]" at img_man_manager.vhd(587)
Info (10041): Inferred latch for "wb_address[7]" at img_man_manager.vhd(587)
Info (10041): Inferred latch for "wb_address[8]" at img_man_manager.vhd(587)
Info (12128): Elaborating entity "ram_generic" for hierarchy "mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst"
Info (12128): Elaborating entity "addr_calc" for hierarchy "mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst"
Warning (10631): VHDL Process Statement warning at addr_calc.vhd(591): inferring latch(es) for signal or variable "row_fraction_calc_after_crop", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at addr_calc.vhd(591): inferring latch(es) for signal or variable "col_fraction_calc_after_crop", which holds its previous value in one or more paths through the process
Info (12128): Elaborating entity "bilinear" for hierarchy "mds_top:inst15|img_man_top:img_man_top_inst|bilinear:bilinear_inst"
Info (12128): Elaborating entity "gen_reg" for hierarchy "mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:gen_reg_type_inst"
Info (12128): Elaborating entity "gen_reg" for hierarchy "mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\cos_reg_generate:1:gen_reg_dbg_inst"
Info (12128): Elaborating entity "gen_reg" for hierarchy "mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\cos_reg_generate:0:gen_reg_dbg_inst"
Info (12128): Elaborating entity "gen_reg" for hierarchy "mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\sin_reg_generate:1:gen_reg_dbg_inst"
Info (12128): Elaborating entity "gen_reg" for hierarchy "mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\sin_reg_generate:0:gen_reg_dbg_inst"
Info (12128): Elaborating entity "gen_reg" for hierarchy "mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\x_start_reg_generate:1:gen_reg_dbg_inst"
Info (12128): Elaborating entity "gen_reg" for hierarchy "mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\x_start_reg_generate:0:gen_reg_dbg_inst"
Info (12128): Elaborating entity "gen_reg" for hierarchy "mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\y_start_reg_generate:1:gen_reg_dbg_inst"
Info (12128): Elaborating entity "gen_reg" for hierarchy "mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\y_start_reg_generate:0:gen_reg_dbg_inst"
Info (12128): Elaborating entity "gen_reg" for hierarchy "mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\zoom_reg_generate:1:gen_reg_dbg_inst"
Info (12128): Elaborating entity "gen_reg" for hierarchy "mds_top:inst15|img_man_top:img_man_top_inst|gen_reg:\zoom_reg_generate:0:gen_reg_dbg_inst"
Info (12128): Elaborating entity "wbs_reg" for hierarchy "mds_top:inst15|img_man_top:img_man_top_inst|wbs_reg:wbs_reg_inst"
Info (12128): Elaborating entity "global_nets_top" for hierarchy "global_nets_top:inst"
Info (12128): Elaborating entity "clk_blk_top" for hierarchy "global_nets_top:inst|clk_blk_top:clk_blk_inst"
Info (12128): Elaborating entity "pll" for hierarchy "global_nets_top:inst|clk_blk_top:clk_blk_inst|pll:pll_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "global_nets_top:inst|clk_blk_top:clk_blk_inst|pll:pll_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "global_nets_top:inst|clk_blk_top:clk_blk_inst|pll:pll_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "global_nets_top:inst|clk_blk_top:clk_blk_inst|pll:pll_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "3"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "8"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "5"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "4"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "reset_blk_top" for hierarchy "global_nets_top:inst|reset_blk_top:reset_blk_inst"
Info (12128): Elaborating entity "reset_debouncer" for hierarchy "global_nets_top:inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst"
Info (12128): Elaborating entity "sync_rst_gen" for hierarchy "global_nets_top:inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst"
Info (12128): Elaborating entity "hexss" for hierarchy "hexss:inst3"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ks14.tdf
    Info (12023): Found entity 1: altsyncram_ks14
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sgq1.tdf
    Info (12023): Found entity 1: altsyncram_sgq1
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_9oc.tdf
    Info (12023): Found entity 1: mux_9oc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ci.tdf
    Info (12023): Found entity 1: cntr_1ci
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_bcc.tdf
    Info (12023): Found entity 1: cmpr_bcc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u4j.tdf
    Info (12023): Found entity 1: cntr_u4j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf
    Info (12023): Found entity 1: cntr_sbi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf
    Info (12023): Found entity 1: cmpr_9cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (276020): Inferred RAM node "mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 5 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|ram_data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mds_top:inst15|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 4864
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 4864
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 9
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 9
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 14 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mds_top:inst15|intercon:intercon_y_inst|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mds_top:inst15|intercon:intercon_z_inst|Mod0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mds_top:inst15|img_man_top:img_man_top_inst|bilinear:bilinear_inst|Mult5"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mds_top:inst15|img_man_top:img_man_top_inst|bilinear:bilinear_inst|Mult4"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mds_top:inst15|img_man_top:img_man_top_inst|bilinear:bilinear_inst|Mult3"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mds_top:inst15|img_man_top:img_man_top_inst|bilinear:bilinear_inst|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mds_top:inst15|img_man_top:img_man_top_inst|bilinear:bilinear_inst|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mds_top:inst15|img_man_top:img_man_top_inst|bilinear:bilinear_inst|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|Mult3"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|Mult7"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|Mult5"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|Mult0"
Info (12130): Elaborated megafunction instantiation "mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0"
Info (12133): Instantiated megafunction "mds_top:inst15|img_man_top:img_man_top_inst|img_man_manager:img_man_manager_inst|ram_generic:wb_ram_inst|ram_simple:\power_sign_dec:ram_gen:0:RAM_inst|altsyncram:ram_data_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_utg1.tdf
    Info (12023): Found entity 1: altsyncram_utg1
Info (12130): Elaborated megafunction instantiation "mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "4864"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "13"
    Info (12134): Parameter "NUMWORDS_B" = "4864"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2vg1.tdf
    Info (12023): Found entity 1: altsyncram_2vg1
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf
    Info (12023): Found entity 1: decode_1oa
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hib.tdf
    Info (12023): Found entity 1: mux_hib
Info (12130): Elaborated megafunction instantiation "mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "mds_top:inst15|tx_path:tx_path_inst|general_fifo:fifo_inst1|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "9"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "9"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8ig1.tdf
    Info (12023): Found entity 1: altsyncram_8ig1
Info (12130): Elaborated megafunction instantiation "mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0"
Info (12133): Instantiated megafunction "mds_top:inst15|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5di1.tdf
    Info (12023): Found entity 1: altsyncram_5di1
Info (12130): Elaborated megafunction instantiation "mds_top:inst15|intercon:intercon_y_inst|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "mds_top:inst15|intercon:intercon_y_inst|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "3"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_u4m.tdf
    Info (12023): Found entity 1: lpm_divide_u4m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_5kh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_cve.tdf
    Info (12023): Found entity 1: alt_u_div_cve
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info (12023): Found entity 1: add_sub_lkc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info (12023): Found entity 1: add_sub_mkc
Info (12130): Elaborated megafunction instantiation "mds_top:inst15|img_man_top:img_man_top_inst|bilinear:bilinear_inst|lpm_mult:Mult5"
Info (12133): Instantiated megafunction "mds_top:inst15|img_man_top:img_man_top_inst|bilinear:bilinear_inst|lpm_mult:Mult5" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "7"
    Info (12134): Parameter "LPM_WIDTHB" = "15"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_27t.tdf
    Info (12023): Found entity 1: mult_27t
Info (12130): Elaborated megafunction instantiation "mds_top:inst15|img_man_top:img_man_top_inst|bilinear:bilinear_inst|lpm_mult:Mult3"
Info (12133): Instantiated megafunction "mds_top:inst15|img_man_top:img_man_top_inst|bilinear:bilinear_inst|lpm_mult:Mult3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "7"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_m5t.tdf
    Info (12023): Found entity 1: mult_m5t
Info (12130): Elaborated megafunction instantiation "mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|lpm_mult:Mult3"
Info (12133): Instantiated megafunction "mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|lpm_mult:Mult3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "27"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "36"
    Info (12134): Parameter "LPM_WIDTHR" = "36"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_90t.tdf
    Info (12023): Found entity 1: mult_90t
Info (12130): Elaborated megafunction instantiation "mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|lpm_mult:Mult2"
Info (12133): Instantiated megafunction "mds_top:inst15|img_man_top:img_man_top_inst|addr_calc:addr_calc_inst|lpm_mult:Mult2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "27"
    Info (12134): Parameter "LPM_WIDTHR" = "27"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_a0t.tdf
    Info (12023): Found entity 1: mult_a0t
Info (13014): Ignored 188 buffer(s)
    Info (13019): Ignored 188 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "dram_cke" is stuck at VCC
    Warning (13410): Pin "dram_cs_n" is stuck at GND
    Warning (13410): Pin "BLUE[1]" is stuck at GND
    Warning (13410): Pin "BLUE[0]" is stuck at GND
    Warning (13410): Pin "GREEN[1]" is stuck at GND
    Warning (13410): Pin "GREEN[0]" is stuck at GND
    Warning (13410): Pin "RED[1]" is stuck at GND
    Warning (13410): Pin "RED[0]" is stuck at GND
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|sum_wr_cnt[12] will power up to High
    Critical Warning (18010): Register mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[6] will power up to High
    Critical Warning (18010): Register mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[2] will power up to High
    Critical Warning (18010): Register mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[1] will power up to High
    Critical Warning (18010): Register mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[9] will power up to High
    Critical Warning (18010): Register mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[8] will power up to High
    Critical Warning (18010): Register mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2] will power up to High
    Critical Warning (18010): Register mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1] will power up to High
    Critical Warning (18010): Register mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0] will power up to High
    Critical Warning (18010): Register mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[4] will power up to High
    Critical Warning (18010): Register mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[9] will power up to High
    Critical Warning (18010): Register mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[6] will power up to High
    Critical Warning (18010): Register mds_top:inst15|intercon:intercon_z_inst|wbm_gnt[1] will power up to High
    Critical Warning (18010): Register mds_top:inst15|intercon:intercon_z_inst|wbs_gnt[1] will power up to High
    Critical Warning (18010): Register mds_top:inst15|intercon:intercon_z_inst|wbs_gnt[0] will power up to High
    Critical Warning (18010): Register mds_top:inst15|intercon:intercon_y_inst|wbm_gnt[1] will power up to High
    Critical Warning (18010): Register mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|right_frame_i[9] will power up to High
    Critical Warning (18010): Register mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|right_frame_i[8] will power up to High
    Critical Warning (18010): Register mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2] will power up to High
    Critical Warning (18010): Register mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|right_frame_i[3] will power up to High
    Critical Warning (18010): Register mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[9] will power up to High
    Critical Warning (18010): Register mds_top:inst15|rx_path:rx_path_inst|dat_1st_bool will power up to High
    Critical Warning (18010): Register mds_top:inst15|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ack_cnt_zero_b will power up to High
    Critical Warning (18010): Register mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|first_rx_bool will power up to High
    Critical Warning (18010): Register mds_top:inst15|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|req_trig_b will power up to High
    Critical Warning (18010): Register mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|dat_1st_bool will power up to High
    Critical Warning (18010): Register mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_latch_1st_dat will power up to High
    Critical Warning (18010): Register mds_top:inst15|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|dat_1st_bool will power up to High
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 93 of its 143 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 50 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 7063 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 130 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 6734 logic cells
    Info (21064): Implemented 151 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 24 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 70 warnings
    Info: Peak virtual memory: 628 megabytes
    Info: Processing ended: Tue May 28 20:07:16 2013
    Info: Elapsed time: 00:01:30
    Info: Total CPU time (on all processors): 00:00:32


