{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512165366848 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512165366863 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 16:56:06 2017 " "Processing started: Fri Dec 01 16:56:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512165366863 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512165366863 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g07_lab5 -c g07_lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off g07_lab5 -c g07_lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512165366863 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1512165368895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gareth/documents/github/dsd-labs/lab4/lpm_divide10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /gareth/documents/github/dsd-labs/lab4/lpm_divide10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_divide10-SYN " "Found design unit 1: lpm_divide10-SYN" {  } { { "../Lab4/lpm_divide10.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab4/lpm_divide10.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165370983 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide10 " "Found entity 1: lpm_divide10" {  } { { "../Lab4/lpm_divide10.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab4/lpm_divide10.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165370983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512165370983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gareth/documents/github/dsd-labs/lab2/lut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /gareth/documents/github/dsd-labs/lab2/lut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lut-SYN " "Found design unit 1: lut-SYN" {  } { { "../Lab2/LUT.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab2/LUT.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165370999 ""} { "Info" "ISGN_ENTITY_NAME" "1 LUT " "Found entity 1: LUT" {  } { { "../Lab2/LUT.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab2/LUT.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165370999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512165370999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gareth/documents/github/dsd-labs/lab3/g07_stack52.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /gareth/documents/github/dsd-labs/lab3/g07_stack52.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_stack52 " "Found entity 1: g07_stack52" {  } { { "../Lab3/g07_stack52.bdf" "" { Schematic "D:/Gareth/Documents/GitHub/DSD-Labs/Lab3/g07_stack52.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512165371023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gareth/documents/github/dsd-labs/lab3/g07_debouncer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /gareth/documents/github/dsd-labs/lab3/g07_debouncer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_debouncer " "Found entity 1: g07_debouncer" {  } { { "../Lab3/g07_debouncer.bdf" "" { Schematic "D:/Gareth/Documents/GitHub/DSD-Labs/Lab3/g07_debouncer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512165371030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gareth/documents/github/dsd-labs/lab1/g07_modulo_13.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /gareth/documents/github/dsd-labs/lab1/g07_modulo_13.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_Modulo_13 " "Found entity 1: g07_Modulo_13" {  } { { "../Lab1/g07_Modulo_13.bdf" "" { Schematic "D:/Gareth/Documents/GitHub/DSD-Labs/Lab1/g07_Modulo_13.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512165371030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gareth/documents/github/dsd-labs/lab1/g07_fulladder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /gareth/documents/github/dsd-labs/lab1/g07_fulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_fullAdder " "Found entity 1: g07_fullAdder" {  } { { "../Lab1/g07_fullAdder.bdf" "" { Schematic "D:/Gareth/Documents/GitHub/DSD-Labs/Lab1/g07_fullAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512165371046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gareth/documents/github/dsd-labs/lab1/g07_comp7.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /gareth/documents/github/dsd-labs/lab1/g07_comp7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_comp7 " "Found entity 1: g07_comp7" {  } { { "../Lab1/g07_comp7.bdf" "" { Schematic "D:/Gareth/Documents/GitHub/DSD-Labs/Lab1/g07_comp7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512165371062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gareth/documents/github/dsd-labs/lab1/g07_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /gareth/documents/github/dsd-labs/lab1/g07_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_adder " "Found entity 1: g07_adder" {  } { { "../Lab1/g07_adder.bdf" "" { Schematic "D:/Gareth/Documents/GitHub/DSD-Labs/Lab1/g07_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512165371077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gareth/documents/github/dsd-labs/lab4/g07_rules.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /gareth/documents/github/dsd-labs/lab4/g07_rules.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_rules-g07_rules_arch " "Found design unit 1: g07_rules-g07_rules_arch" {  } { { "../Lab4/g07_rules.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371077 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_rules " "Found entity 1: g07_rules" {  } { { "../Lab4/g07_rules.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab4/g07_rules.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512165371077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gareth/documents/github/dsd-labs/lab4/g07_dealer_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /gareth/documents/github/dsd-labs/lab4/g07_dealer_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_dealer_FSM-g07_dealer_FSM_arch " "Found design unit 1: g07_dealer_FSM-g07_dealer_FSM_arch" {  } { { "../Lab4/g07_dealer_FSM.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab4/g07_dealer_FSM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371093 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_dealer_FSM " "Found entity 1: g07_dealer_FSM" {  } { { "../Lab4/g07_dealer_FSM.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab4/g07_dealer_FSM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512165371093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_controller_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g07_controller_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_controller_FSM-g07_controller_FSM_arch " "Found design unit 1: g07_controller_FSM-g07_controller_FSM_arch" {  } { { "g07_controller_FSM.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab5/g07_controller_FSM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371109 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_controller_FSM " "Found entity 1: g07_controller_FSM" {  } { { "g07_controller_FSM.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab5/g07_controller_FSM.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512165371109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_blinker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g07_blinker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_blinker-g07_blinker_arch " "Found design unit 1: g07_blinker-g07_blinker_arch" {  } { { "g07_blinker.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab5/g07_blinker.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371109 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_blinker " "Found entity 1: g07_blinker" {  } { { "g07_blinker.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab5/g07_blinker.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512165371109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_lab5_testbed.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g07_lab5_testbed.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_lab5_testbed " "Found entity 1: g07_lab5_testbed" {  } { { "g07_lab5_testbed.bdf" "" { Schematic "D:/Gareth/Documents/GitHub/DSD-Labs/Lab5/g07_lab5_testbed.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512165371124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_test-SYN " "Found design unit 1: lpm_constant_test-SYN" {  } { { "lpm_constant_test.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab5/lpm_constant_test.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371140 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_test " "Found entity 1: lpm_constant_test" {  } { { "lpm_constant_test.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab5/lpm_constant_test.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512165371140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gareth/documents/github/dsd-labs/lab3/lpm_constantinit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /gareth/documents/github/dsd-labs/lab3/lpm_constantinit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constantinit-SYN " "Found design unit 1: lpm_constantinit-SYN" {  } { { "../Lab3/lpm_constantINIT.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab3/lpm_constantINIT.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371155 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constantINIT " "Found entity 1: lpm_constantINIT" {  } { { "../Lab3/lpm_constantINIT.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab3/lpm_constantINIT.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512165371155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gareth/documents/github/dsd-labs/lab3/lpm_counter3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /gareth/documents/github/dsd-labs/lab3/lpm_counter3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter3-SYN " "Found design unit 1: lpm_counter3-SYN" {  } { { "../Lab3/lpm_counter3.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab3/lpm_counter3.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371155 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter3 " "Found entity 1: lpm_counter3" {  } { { "../Lab3/lpm_counter3.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab3/lpm_counter3.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512165371155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gareth/documents/github/dsd-labs/lab2/g07_randu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /gareth/documents/github/dsd-labs/lab2/g07_randu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_RANDU-g07_RANDU_arch " "Found design unit 1: g07_RANDU-g07_RANDU_arch" {  } { { "../Lab2/g07_RANDU.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab2/g07_RANDU.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371171 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_RANDU " "Found entity 1: g07_RANDU" {  } { { "../Lab2/g07_RANDU.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab2/g07_RANDU.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512165371171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gareth/documents/github/dsd-labs/lab2/g07_pop_enable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /gareth/documents/github/dsd-labs/lab2/g07_pop_enable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_pop_enable-g07_pop_enable_arc " "Found design unit 1: g07_pop_enable-g07_pop_enable_arc" {  } { { "../Lab2/g07_pop_enable.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab2/g07_pop_enable.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371187 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_pop_enable " "Found entity 1: g07_pop_enable" {  } { { "../Lab2/g07_pop_enable.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab2/g07_pop_enable.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512165371187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gareth/documents/github/dsd-labs/lab2/g07_7_segment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /gareth/documents/github/dsd-labs/lab2/g07_7_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_7_segment_decoder-g07_7_segment_decoder_arc " "Found design unit 1: g07_7_segment_decoder-g07_7_segment_decoder_arc" {  } { { "../Lab2/g07_7_segment_decoder.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab2/g07_7_segment_decoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371202 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_7_segment_decoder " "Found entity 1: g07_7_segment_decoder" {  } { { "../Lab2/g07_7_segment_decoder.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab2/g07_7_segment_decoder.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512165371202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gareth/documents/github/dsd-labs/lab1/lpm_mux_mode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /gareth/documents/github/dsd-labs/lab1/lpm_mux_mode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux_mode-SYN " "Found design unit 1: lpm_mux_mode-SYN" {  } { { "../Lab1/lpm_mux_MODE.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab1/lpm_mux_MODE.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371218 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux_MODE " "Found entity 1: lpm_mux_MODE" {  } { { "../Lab1/lpm_mux_MODE.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab1/lpm_mux_MODE.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512165371218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gareth/documents/github/dsd-labs/lab2/add32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /gareth/documents/github/dsd-labs/lab2/add32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add32-SYN " "Found design unit 1: add32-SYN" {  } { { "../Lab2/add32.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab2/add32.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371234 ""} { "Info" "ISGN_ENTITY_NAME" "1 add32 " "Found entity 1: add32" {  } { { "../Lab2/add32.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab2/add32.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512165371234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gareth/documents/github/dsd-labs/lab3/lpm_mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /gareth/documents/github/dsd-labs/lab3/lpm_mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux4-SYN " "Found design unit 1: lpm_mux4-SYN" {  } { { "../Lab3/lpm_mux4.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab3/lpm_mux4.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371249 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux4 " "Found entity 1: lpm_mux4" {  } { { "../Lab3/lpm_mux4.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab3/lpm_mux4.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512165371249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gareth/documents/github/dsd-labs/lab3/lpm_mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /gareth/documents/github/dsd-labs/lab3/lpm_mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux2-SYN " "Found design unit 1: lpm_mux2-SYN" {  } { { "../Lab3/lpm_mux2.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab3/lpm_mux2.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371249 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2 " "Found entity 1: lpm_mux2" {  } { { "../Lab3/lpm_mux2.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab3/lpm_mux2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512165371249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gareth/documents/github/dsd-labs/lab3/lpm_mux_valueselect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /gareth/documents/github/dsd-labs/lab3/lpm_mux_valueselect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux_valueselect-SYN " "Found design unit 1: lpm_mux_valueselect-SYN" {  } { { "../Lab3/lpm_mux_valueSelect.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab3/lpm_mux_valueSelect.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371280 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux_valueSelect " "Found entity 1: lpm_mux_valueSelect" {  } { { "../Lab3/lpm_mux_valueSelect.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab3/lpm_mux_valueSelect.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512165371280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gareth/documents/github/dsd-labs/lab3/lpm_divide0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /gareth/documents/github/dsd-labs/lab3/lpm_divide0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_divide0-SYN " "Found design unit 1: lpm_divide0-SYN" {  } { { "../Lab3/lpm_divide0.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab3/lpm_divide0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371296 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide0 " "Found entity 1: lpm_divide0" {  } { { "../Lab3/lpm_divide0.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab3/lpm_divide0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512165371296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gareth/documents/github/dsd-labs/lab3/lpm_counter_stack.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /gareth/documents/github/dsd-labs/lab3/lpm_counter_stack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_stack-SYN " "Found design unit 1: lpm_counter_stack-SYN" {  } { { "../Lab3/lpm_counter_stack.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab3/lpm_counter_stack.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371312 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_stack " "Found entity 1: lpm_counter_stack" {  } { { "../Lab3/lpm_counter_stack.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab3/lpm_counter_stack.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512165371312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gareth/documents/github/dsd-labs/lab3/lpm_counter_bounce1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /gareth/documents/github/dsd-labs/lab3/lpm_counter_bounce1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_bounce1-SYN " "Found design unit 1: lpm_counter_bounce1-SYN" {  } { { "../Lab3/lpm_counter_bounce1.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab3/lpm_counter_bounce1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371312 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_bounce1 " "Found entity 1: lpm_counter_bounce1" {  } { { "../Lab3/lpm_counter_bounce1.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab3/lpm_counter_bounce1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512165371312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gareth/documents/github/dsd-labs/lab3/lpm_counter_bounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /gareth/documents/github/dsd-labs/lab3/lpm_counter_bounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_bounce-SYN " "Found design unit 1: lpm_counter_bounce-SYN" {  } { { "../Lab3/lpm_counter_bounce.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab3/lpm_counter_bounce.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371327 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_bounce " "Found entity 1: lpm_counter_bounce" {  } { { "../Lab3/lpm_counter_bounce.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab3/lpm_counter_bounce.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512165371327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gareth/documents/github/dsd-labs/lab3/lpm_constantpop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /gareth/documents/github/dsd-labs/lab3/lpm_constantpop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constantpop-SYN " "Found design unit 1: lpm_constantpop-SYN" {  } { { "../Lab3/lpm_constantPOP.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab3/lpm_constantPOP.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371343 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constantPOP " "Found entity 1: lpm_constantPOP" {  } { { "../Lab3/lpm_constantPOP.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab3/lpm_constantPOP.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512165371343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gareth/documents/github/dsd-labs/lab3/lpm_constant42_fix.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /gareth/documents/github/dsd-labs/lab3/lpm_constant42_fix.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant42_fix-SYN " "Found design unit 1: lpm_constant42_fix-SYN" {  } { { "../Lab3/lpm_constant42_fix.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab3/lpm_constant42_fix.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371359 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant42_fix " "Found entity 1: lpm_constant42_fix" {  } { { "../Lab3/lpm_constant42_fix.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab3/lpm_constant42_fix.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512165371359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gareth/documents/github/dsd-labs/lab3/lpm_constant0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /gareth/documents/github/dsd-labs/lab3/lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0-SYN " "Found design unit 1: lpm_constant0-SYN" {  } { { "../Lab3/lpm_constant0.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab3/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371374 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Found entity 1: lpm_constant0" {  } { { "../Lab3/lpm_constant0.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab3/lpm_constant0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512165371374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gareth/documents/github/dsd-labs/lab3/lpm_constant_push.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /gareth/documents/github/dsd-labs/lab3/lpm_constant_push.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_push-SYN " "Found design unit 1: lpm_constant_push-SYN" {  } { { "../Lab3/lpm_constant_PUSH.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab3/lpm_constant_PUSH.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371390 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_PUSH " "Found entity 1: lpm_constant_PUSH" {  } { { "../Lab3/lpm_constant_PUSH.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab3/lpm_constant_PUSH.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512165371390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gareth/documents/github/dsd-labs/lab3/lpm_constant_pop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /gareth/documents/github/dsd-labs/lab3/lpm_constant_pop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_pop-SYN " "Found design unit 1: lpm_constant_pop-SYN" {  } { { "../Lab3/lpm_constant_POP.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab3/lpm_constant_POP.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371390 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_POP " "Found entity 1: lpm_constant_POP" {  } { { "../Lab3/lpm_constant_POP.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab3/lpm_constant_POP.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512165371390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gareth/documents/github/dsd-labs/lab3/lpm_constant_noop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /gareth/documents/github/dsd-labs/lab3/lpm_constant_noop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_noop-SYN " "Found design unit 1: lpm_constant_noop-SYN" {  } { { "../Lab3/lpm_constant_NOOP.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab3/lpm_constant_NOOP.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371405 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_NOOP " "Found entity 1: lpm_constant_NOOP" {  } { { "../Lab3/lpm_constant_NOOP.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab3/lpm_constant_NOOP.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512165371405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gareth/documents/github/dsd-labs/lab3/lpm_constant_init.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /gareth/documents/github/dsd-labs/lab3/lpm_constant_init.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_init-SYN " "Found design unit 1: lpm_constant_init-SYN" {  } { { "../Lab3/lpm_constant_INIT.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab3/lpm_constant_INIT.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371421 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_INIT " "Found entity 1: lpm_constant_INIT" {  } { { "../Lab3/lpm_constant_INIT.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab3/lpm_constant_INIT.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512165371421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gareth/documents/github/dsd-labs/lab3/lpm_compare199999.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /gareth/documents/github/dsd-labs/lab3/lpm_compare199999.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare199999-SYN " "Found design unit 1: lpm_compare199999-SYN" {  } { { "../Lab3/lpm_compare199999.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab3/lpm_compare199999.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371437 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare199999 " "Found entity 1: lpm_compare199999" {  } { { "../Lab3/lpm_compare199999.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab3/lpm_compare199999.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512165371437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gareth/documents/github/dsd-labs/lab3/lpm_compare52.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /gareth/documents/github/dsd-labs/lab3/lpm_compare52.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare52-SYN " "Found design unit 1: lpm_compare52-SYN" {  } { { "../Lab3/lpm_compare52.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab3/lpm_compare52.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371452 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare52 " "Found entity 1: lpm_compare52" {  } { { "../Lab3/lpm_compare52.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab3/lpm_compare52.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512165371452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gareth/documents/github/dsd-labs/lab3/lpm_compare0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /gareth/documents/github/dsd-labs/lab3/lpm_compare0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare0-SYN " "Found design unit 1: lpm_compare0-SYN" {  } { { "../Lab3/lpm_compare0.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab3/lpm_compare0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371468 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare0 " "Found entity 1: lpm_compare0" {  } { { "../Lab3/lpm_compare0.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab3/lpm_compare0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512165371468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gareth/documents/github/dsd-labs/lab3/lpm_compare_bounce0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /gareth/documents/github/dsd-labs/lab3/lpm_compare_bounce0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare_bounce0-SYN " "Found design unit 1: lpm_compare_bounce0-SYN" {  } { { "../Lab3/lpm_compare_bounce0.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab3/lpm_compare_bounce0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371484 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare_bounce0 " "Found entity 1: lpm_compare_bounce0" {  } { { "../Lab3/lpm_compare_bounce0.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab3/lpm_compare_bounce0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512165371484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gareth/documents/github/dsd-labs/lab3/lpm_compare_bounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /gareth/documents/github/dsd-labs/lab3/lpm_compare_bounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare_bounce-SYN " "Found design unit 1: lpm_compare_bounce-SYN" {  } { { "../Lab3/lpm_compare_bounce.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab3/lpm_compare_bounce.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371484 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare_bounce " "Found entity 1: lpm_compare_bounce" {  } { { "../Lab3/lpm_compare_bounce.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab3/lpm_compare_bounce.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512165371484 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator g07_computer_FSM.vhd(29) " "VHDL syntax error at g07_computer_FSM.vhd(29) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "g07_computer_FSM.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab5/g07_computer_FSM.vhd" 29 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1512165371499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_computer_fsm.vhd 0 0 " "Found 0 design units, including 0 entities, in source file g07_computer_fsm.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512165371499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter9-SYN " "Found design unit 1: lpm_counter9-SYN" {  } { { "lpm_counter9.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab5/lpm_counter9.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371515 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter9 " "Found entity 1: lpm_counter9" {  } { { "lpm_counter9.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab5/lpm_counter9.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512165371515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub_scores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_add_sub_scores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub_scores-SYN " "Found design unit 1: lpm_add_sub_scores-SYN" {  } { { "lpm_add_sub_scores.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab5/lpm_add_sub_scores.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371530 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub_scores " "Found entity 1: lpm_add_sub_scores" {  } { { "lpm_add_sub_scores.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab5/lpm_add_sub_scores.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512165371530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux_displays.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux_displays.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux_displays-SYN " "Found design unit 1: lpm_mux_displays-SYN" {  } { { "lpm_mux_displays.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab5/lpm_mux_displays.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371546 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux_displays " "Found entity 1: lpm_mux_displays" {  } { { "lpm_mux_displays.vhd" "" { Text "D:/Gareth/Documents/GitHub/DSD-Labs/Lab5/lpm_mux_displays.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512165371546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512165371546 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "519 " "Peak virtual memory: 519 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512165372452 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 01 16:56:12 2017 " "Processing ended: Fri Dec 01 16:56:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512165372452 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512165372452 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512165372452 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512165372452 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512165373359 ""}
