{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 30 20:12:47 2009 " "Info: Processing started: Sun Aug 30 20:12:47 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cyclops -c Cyclops " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Cyclops -c Cyclops" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Tx_fifo_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Tx_fifo_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tx_fifo_ctrl " "Info: Found entity 1: Tx_fifo_ctrl" {  } { { "Tx_fifo_ctrl.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Tx_fifo_ctrl.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/cdc_mcp.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file common/cdc_mcp.v" { { "Info" "ISGN_ENTITY_NAME" "1 cdc_mcp " "Info: Found entity 1: cdc_mcp" {  } { { "common/cdc_mcp.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/cdc_mcp.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/cdc_sync.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file common/cdc_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 cdc_sync " "Info: Found entity 1: cdc_sync" {  } { { "common/cdc_sync.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/cdc_sync.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/clk_div.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file common/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Info: Found entity 1: clk_div" {  } { { "common/clk_div.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/clk_div.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/clk_lrclk_gen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file common/clk_lrclk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_lrclk_gen " "Info: Found entity 1: clk_lrclk_gen" {  } { { "common/clk_lrclk_gen.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/clk_lrclk_gen.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/I2S_rcv.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file common/I2S_rcv.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2S_rcv " "Info: Found entity 1: I2S_rcv" {  } { { "common/I2S_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/I2S_rcv.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/I2S_xmit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file common/I2S_xmit.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2S_xmit " "Info: Found entity 1: I2S_xmit" {  } { { "common/I2S_xmit.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/I2S_xmit.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/NWire_rcv.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file common/NWire_rcv.v" { { "Info" "ISGN_ENTITY_NAME" "1 NWire_rcv " "Info: Found entity 1: NWire_rcv" {  } { { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 49 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/NWire_xmit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file common/NWire_xmit.v" { { "Info" "ISGN_ENTITY_NAME" "1 NWire_xmit " "Info: Found entity 1: NWire_xmit" {  } { { "common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_xmit.v" 56 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/OneWire_rcv.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file common/OneWire_rcv.v" { { "Info" "ISGN_ENTITY_NAME" "1 onewire_rcv " "Info: Found entity 1: onewire_rcv" {  } { { "common/OneWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/OneWire_rcv.v" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/OneWire_xmit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file common/OneWire_xmit.v" { { "Info" "ISGN_ENTITY_NAME" "1 onewire_xmit " "Info: Found entity 1: onewire_xmit" {  } { { "common/OneWire_xmit.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/OneWire_xmit.v" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "common/pulsegen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file common/pulsegen.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulsegen " "Info: Found entity 1: pulsegen" {  } { { "common/pulsegen.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/pulsegen.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RFIFO.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RFIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 RFIFO " "Info: Found entity 1: RFIFO" {  } { { "RFIFO.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/RFIFO.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Rx_fifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Rx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rx_fifo " "Info: Found entity 1: Rx_fifo" {  } { { "Rx_fifo.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Rx_fifo.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SP_fifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SP_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 SP_fifo " "Info: Found entity 1: SP_fifo" {  } { { "SP_fifo.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SP_fifo.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp_rcv_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sp_rcv_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sp_rcv_ctrl " "Info: Found entity 1: sp_rcv_ctrl" {  } { { "sp_rcv_ctrl.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/sp_rcv_ctrl.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPI_clock spi_clock SPI.v(85) " "Info (10281): Verilog HDL Declaration information at SPI.v(85): object \"SPI_clock\" differs only in case from object \"spi_clock\" in the same scope" {  } { { "SPI.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SPI.v" 85 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SPI.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SPI.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI " "Info: Found entity 1: SPI" {  } { { "SPI.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SPI.v" 81 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SPI_REGS.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SPI_REGS.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_REGS " "Info: Found entity 1: SPI_REGS" {  } { { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SPI_REGS.v" 37 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_usb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sync_usb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_usb " "Info: Found entity 1: sync_usb" {  } { { "sync_usb.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/sync_usb.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Tx_fifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Tx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tx_fifo " "Info: Found entity 1: Tx_fifo" {  } { { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Tx_fifo.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_usb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file async_usb.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_usb " "Info: Found entity 1: async_usb" {  } { { "async_usb.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/async_usb.v" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADF4112_SPI.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ADF4112_SPI.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADF4112_SPI " "Info: Found entity 1: ADF4112_SPI" {  } { { "ADF4112_SPI.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/ADF4112_SPI.v" 50 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkmult3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clkmult3.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkmult3 " "Info: Found entity 1: clkmult3" {  } { { "clkmult3.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/clkmult3.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_det.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_det " "Info: Found entity 1: clock_det" {  } { { "clock_det.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/clock_det.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Cyclops.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Cyclops.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cyclops " "Info: Found entity 1: Cyclops" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 195 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flash.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 flash " "Info: Found entity 1: flash" {  } { { "flash.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/flash.v" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpio_control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file gpio_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio_control " "Info: Found entity 1: gpio_control" {  } { { "gpio_control.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/gpio_control.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpio_oport.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file gpio_oport.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio_oport " "Info: Found entity 1: gpio_oport" {  } { { "gpio_oport.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/gpio_oport.v" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HPF_select.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file HPF_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 HPF_select " "Info: Found entity 1: HPF_select" {  } { { "HPF_select.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/HPF_select.v" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I2S_LR_Capture.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file I2S_LR_Capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2S_LR_Capture " "Info: Found entity 1: I2S_LR_Capture" {  } { { "I2S_LR_Capture.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/I2S_LR_Capture.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_blinker.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file led_blinker.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_blinker " "Info: Found entity 1: led_blinker" {  } { { "led_blinker.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/led_blinker.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPF_select.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file LPF_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPF_select " "Info: Found entity 1: LPF_select" {  } { { "LPF_select.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/LPF_select.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clean_dash Cyclops.v(392) " "Warning (10236): Verilog HDL Implicit Net warning at Cyclops.v(392): created implicit net for \"clean_dash\"" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 392 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clean_dot Cyclops.v(392) " "Warning (10236): Verilog HDL Implicit Net warning at Cyclops.v(392): created implicit net for \"clean_dot\"" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 392 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clean_PTT_in Cyclops.v(392) " "Warning (10236): Verilog HDL Implicit Net warning at Cyclops.v(392): created implicit net for \"clean_PTT_in\"" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 392 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Cyclops " "Info: Elaborating entity \"Cyclops\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C12_rst Cyclops.v(300) " "Warning (10036): Verilog HDL or VHDL warning at Cyclops.v(300): object \"C12_rst\" assigned a value but never read" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 300 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "C12_clk Cyclops.v(301) " "Warning (10858): Verilog HDL warning at Cyclops.v(301): object C12_clk used but never assigned" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 301 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IF_mic_Data Cyclops.v(334) " "Warning (10858): Verilog HDL warning at Cyclops.v(334): object IF_mic_Data used but never assigned" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 334 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IF_tx_IQ_mic_rdy Cyclops.v(338) " "Warning (10240): Verilog HDL Always Construct warning at Cyclops.v(338): inferring latch(es) for variable \"IF_tx_IQ_mic_rdy\", which holds its previous value in one or more paths through the always construct" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 338 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IF_mic_Data\[15\] 0 Cyclops.v(334) " "Warning (10030): Net \"IF_mic_Data\[15\]\" at Cyclops.v(334) has no driver or initial value, using a default initial value '0'" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 334 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IF_mic_Data\[14\] 0 Cyclops.v(334) " "Warning (10030): Net \"IF_mic_Data\[14\]\" at Cyclops.v(334) has no driver or initial value, using a default initial value '0'" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 334 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IF_mic_Data\[13\] 0 Cyclops.v(334) " "Warning (10030): Net \"IF_mic_Data\[13\]\" at Cyclops.v(334) has no driver or initial value, using a default initial value '0'" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 334 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IF_mic_Data\[12\] 0 Cyclops.v(334) " "Warning (10030): Net \"IF_mic_Data\[12\]\" at Cyclops.v(334) has no driver or initial value, using a default initial value '0'" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 334 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IF_mic_Data\[11\] 0 Cyclops.v(334) " "Warning (10030): Net \"IF_mic_Data\[11\]\" at Cyclops.v(334) has no driver or initial value, using a default initial value '0'" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 334 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IF_mic_Data\[10\] 0 Cyclops.v(334) " "Warning (10030): Net \"IF_mic_Data\[10\]\" at Cyclops.v(334) has no driver or initial value, using a default initial value '0'" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 334 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IF_mic_Data\[9\] 0 Cyclops.v(334) " "Warning (10030): Net \"IF_mic_Data\[9\]\" at Cyclops.v(334) has no driver or initial value, using a default initial value '0'" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 334 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IF_mic_Data\[8\] 0 Cyclops.v(334) " "Warning (10030): Net \"IF_mic_Data\[8\]\" at Cyclops.v(334) has no driver or initial value, using a default initial value '0'" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 334 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IF_mic_Data\[7\] 0 Cyclops.v(334) " "Warning (10030): Net \"IF_mic_Data\[7\]\" at Cyclops.v(334) has no driver or initial value, using a default initial value '0'" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 334 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IF_mic_Data\[6\] 0 Cyclops.v(334) " "Warning (10030): Net \"IF_mic_Data\[6\]\" at Cyclops.v(334) has no driver or initial value, using a default initial value '0'" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 334 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IF_mic_Data\[5\] 0 Cyclops.v(334) " "Warning (10030): Net \"IF_mic_Data\[5\]\" at Cyclops.v(334) has no driver or initial value, using a default initial value '0'" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 334 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IF_mic_Data\[4\] 0 Cyclops.v(334) " "Warning (10030): Net \"IF_mic_Data\[4\]\" at Cyclops.v(334) has no driver or initial value, using a default initial value '0'" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 334 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IF_mic_Data\[3\] 0 Cyclops.v(334) " "Warning (10030): Net \"IF_mic_Data\[3\]\" at Cyclops.v(334) has no driver or initial value, using a default initial value '0'" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 334 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IF_mic_Data\[2\] 0 Cyclops.v(334) " "Warning (10030): Net \"IF_mic_Data\[2\]\" at Cyclops.v(334) has no driver or initial value, using a default initial value '0'" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 334 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IF_mic_Data\[1\] 0 Cyclops.v(334) " "Warning (10030): Net \"IF_mic_Data\[1\]\" at Cyclops.v(334) has no driver or initial value, using a default initial value '0'" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 334 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IF_mic_Data\[0\] 0 Cyclops.v(334) " "Warning (10030): Net \"IF_mic_Data\[0\]\" at Cyclops.v(334) has no driver or initial value, using a default initial value '0'" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 334 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IF_tx_IQ_mic_rdy Cyclops.v(340) " "Info (10041): Inferred latch for \"IF_tx_IQ_mic_rdy\" at Cyclops.v(340)" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 340 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkmult3 clkmult3:cm3 " "Info: Elaborating entity \"clkmult3\" for hierarchy \"clkmult3:cm3\"" {  } { { "Cyclops.v" "cm3" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 270 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clkmult3:cm3\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"clkmult3:cm3\|altpll:altpll_component\"" {  } { { "clkmult3.v" "altpll_component" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/clkmult3.v" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "clkmult3:cm3\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"clkmult3:cm3\|altpll:altpll_component\"" {  } { { "clkmult3.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/clkmult3.v" 94 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clkmult3:cm3\|altpll:altpll_component " "Info: Instantiated megafunction \"clkmult3:cm3\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3 " "Info: Parameter \"clk0_multiply_by\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Info: Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20833 " "Info: Parameter \"inclk0_input_frequency\" = \"20833\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clkmult3 " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clkmult3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info: Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "clkmult3.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/clkmult3.v" 94 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NWire_rcv NWire_rcv:M_IQ " "Info: Elaborating entity \"NWire_rcv\" for hierarchy \"NWire_rcv:M_IQ\"" {  } { { "Cyclops.v" "M_IQ" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 356 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tx_fifo_ctrl Tx_fifo_ctrl:TXFC " "Info: Elaborating entity \"Tx_fifo_ctrl\" for hierarchy \"Tx_fifo_ctrl:TXFC\"" {  } { { "Cyclops.v" "TXFC" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 393 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tx_fifo Tx_fifo:TXF " "Info: Elaborating entity \"Tx_fifo\" for hierarchy \"Tx_fifo:TXF\"" {  } { { "Cyclops.v" "TXF" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 406 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Tx_fifo:TXF\|scfifo:scfifo_component " "Info: Elaborating entity \"scfifo\" for hierarchy \"Tx_fifo:TXF\|scfifo:scfifo_component\"" {  } { { "Tx_fifo.v" "scfifo_component" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Tx_fifo.v" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Tx_fifo:TXF\|scfifo:scfifo_component " "Info: Elaborated megafunction instantiation \"Tx_fifo:TXF\|scfifo:scfifo_component\"" {  } { { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Tx_fifo.v" 85 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Tx_fifo:TXF\|scfifo:scfifo_component " "Info: Instantiated megafunction \"Tx_fifo:TXF\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Info: Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Info: Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Info: Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Tx_fifo.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Tx_fifo.v" 85 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ft31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_ft31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ft31 " "Info: Found entity 1: scfifo_ft31" {  } { { "db/scfifo_ft31.tdf" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/scfifo_ft31.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ft31 Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated " "Info: Elaborating entity \"scfifo_ft31\" for hierarchy \"Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_2l31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_2l31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_2l31 " "Info: Found entity 1: a_dpfifo_2l31" {  } { { "db/a_dpfifo_2l31.tdf" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/a_dpfifo_2l31.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_2l31 Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo " "Info: Elaborating entity \"a_dpfifo_2l31\" for hierarchy \"Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\"" {  } { { "db/scfifo_ft31.tdf" "dpfifo" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/scfifo_ft31.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3e1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_r3e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3e1 " "Info: Found entity 1: altsyncram_r3e1" {  } { { "db/altsyncram_r3e1.tdf" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/altsyncram_r3e1.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3e1 Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|altsyncram_r3e1:FIFOram " "Info: Elaborating entity \"altsyncram_r3e1\" for hierarchy \"Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|altsyncram_r3e1:FIFOram\"" {  } { { "db/a_dpfifo_2l31.tdf" "FIFOram" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/a_dpfifo_2l31.tdf" 45 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mkj1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_mkj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mkj1 " "Info: Found entity 1: altsyncram_mkj1" {  } { { "db/altsyncram_mkj1.tdf" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/altsyncram_mkj1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mkj1 Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|altsyncram_r3e1:FIFOram\|altsyncram_mkj1:altsyncram1 " "Info: Elaborating entity \"altsyncram_mkj1\" for hierarchy \"Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|altsyncram_r3e1:FIFOram\|altsyncram_mkj1:altsyncram1\"" {  } { { "db/altsyncram_r3e1.tdf" "altsyncram1" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/altsyncram_r3e1.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ep8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_ep8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ep8 " "Info: Found entity 1: cmpr_ep8" {  } { { "db/cmpr_ep8.tdf" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/cmpr_ep8.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ep8 Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|cmpr_ep8:almost_full_comparer " "Info: Elaborating entity \"cmpr_ep8\" for hierarchy \"Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|cmpr_ep8:almost_full_comparer\"" {  } { { "db/a_dpfifo_2l31.tdf" "almost_full_comparer" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/a_dpfifo_2l31.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ep8 Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|cmpr_ep8:two_comparison " "Info: Elaborating entity \"cmpr_ep8\" for hierarchy \"Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|cmpr_ep8:two_comparison\"" {  } { { "db/a_dpfifo_2l31.tdf" "two_comparison" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/a_dpfifo_2l31.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p6b.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_p6b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p6b " "Info: Found entity 1: cntr_p6b" {  } { { "db/cntr_p6b.tdf" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/cntr_p6b.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_p6b Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|cntr_p6b:rd_ptr_msb " "Info: Elaborating entity \"cntr_p6b\" for hierarchy \"Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|cntr_p6b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_2l31.tdf" "rd_ptr_msb" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/a_dpfifo_2l31.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_677.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_677 " "Info: Found entity 1: cntr_677" {  } { { "db/cntr_677.tdf" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/cntr_677.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_677 Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|cntr_677:usedw_counter " "Info: Elaborating entity \"cntr_677\" for hierarchy \"Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|cntr_677:usedw_counter\"" {  } { { "db/a_dpfifo_2l31.tdf" "usedw_counter" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/a_dpfifo_2l31.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q6b.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_q6b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q6b " "Info: Found entity 1: cntr_q6b" {  } { { "db/cntr_q6b.tdf" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/cntr_q6b.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_q6b Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|cntr_q6b:wr_ptr " "Info: Elaborating entity \"cntr_q6b\" for hierarchy \"Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|cntr_q6b:wr_ptr\"" {  } { { "db/a_dpfifo_2l31.tdf" "wr_ptr" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/a_dpfifo_2l31.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFIFO RFIFO:RXF " "Info: Elaborating entity \"RFIFO\" for hierarchy \"RFIFO:RXF\"" {  } { { "Cyclops.v" "RXF" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 429 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SP_fifo SP_fifo:SPF " "Info: Elaborating entity \"SP_fifo\" for hierarchy \"SP_fifo:SPF\"" {  } { { "Cyclops.v" "SPF" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 454 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SP_fifo:SPF\|scfifo:scfifo_component " "Info: Elaborating entity \"scfifo\" for hierarchy \"SP_fifo:SPF\|scfifo:scfifo_component\"" {  } { { "SP_fifo.v" "scfifo_component" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SP_fifo.v" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SP_fifo:SPF\|scfifo:scfifo_component " "Info: Elaborated megafunction instantiation \"SP_fifo:SPF\|scfifo:scfifo_component\"" {  } { { "SP_fifo.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SP_fifo.v" 85 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SP_fifo:SPF\|scfifo:scfifo_component " "Info: Instantiated megafunction \"SP_fifo:SPF\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Info: Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Info: Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Info: Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "SP_fifo.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SP_fifo.v" 85 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1t31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_1t31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1t31 " "Info: Found entity 1: scfifo_1t31" {  } { { "db/scfifo_1t31.tdf" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/scfifo_1t31.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1t31 SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated " "Info: Elaborating entity \"scfifo_1t31\" for hierarchy \"SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_kk31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_kk31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_kk31 " "Info: Found entity 1: a_dpfifo_kk31" {  } { { "db/a_dpfifo_kk31.tdf" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/a_dpfifo_kk31.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_kk31 SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated\|a_dpfifo_kk31:dpfifo " "Info: Elaborating entity \"a_dpfifo_kk31\" for hierarchy \"SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated\|a_dpfifo_kk31:dpfifo\"" {  } { { "db/scfifo_1t31.tdf" "dpfifo" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/scfifo_1t31.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v2e1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_v2e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v2e1 " "Info: Found entity 1: altsyncram_v2e1" {  } { { "db/altsyncram_v2e1.tdf" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/altsyncram_v2e1.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v2e1 SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated\|a_dpfifo_kk31:dpfifo\|altsyncram_v2e1:FIFOram " "Info: Elaborating entity \"altsyncram_v2e1\" for hierarchy \"SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated\|a_dpfifo_kk31:dpfifo\|altsyncram_v2e1:FIFOram\"" {  } { { "db/a_dpfifo_kk31.tdf" "FIFOram" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/a_dpfifo_kk31.tdf" 45 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qjj1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_qjj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qjj1 " "Info: Found entity 1: altsyncram_qjj1" {  } { { "db/altsyncram_qjj1.tdf" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/altsyncram_qjj1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qjj1 SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated\|a_dpfifo_kk31:dpfifo\|altsyncram_v2e1:FIFOram\|altsyncram_qjj1:altsyncram1 " "Info: Elaborating entity \"altsyncram_qjj1\" for hierarchy \"SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated\|a_dpfifo_kk31:dpfifo\|altsyncram_v2e1:FIFOram\|altsyncram_qjj1:altsyncram1\"" {  } { { "db/altsyncram_v2e1.tdf" "altsyncram1" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/altsyncram_v2e1.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_cp8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_cp8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_cp8 " "Info: Found entity 1: cmpr_cp8" {  } { { "db/cmpr_cp8.tdf" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/cmpr_cp8.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_cp8 SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated\|a_dpfifo_kk31:dpfifo\|cmpr_cp8:almost_full_comparer " "Info: Elaborating entity \"cmpr_cp8\" for hierarchy \"SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated\|a_dpfifo_kk31:dpfifo\|cmpr_cp8:almost_full_comparer\"" {  } { { "db/a_dpfifo_kk31.tdf" "almost_full_comparer" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/a_dpfifo_kk31.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_cp8 SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated\|a_dpfifo_kk31:dpfifo\|cmpr_cp8:two_comparison " "Info: Elaborating entity \"cmpr_cp8\" for hierarchy \"SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated\|a_dpfifo_kk31:dpfifo\|cmpr_cp8:two_comparison\"" {  } { { "db/a_dpfifo_kk31.tdf" "two_comparison" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/a_dpfifo_kk31.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g5b.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_g5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g5b " "Info: Found entity 1: cntr_g5b" {  } { { "db/cntr_g5b.tdf" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/cntr_g5b.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_g5b SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated\|a_dpfifo_kk31:dpfifo\|cntr_g5b:rd_ptr_msb " "Info: Elaborating entity \"cntr_g5b\" for hierarchy \"SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated\|a_dpfifo_kk31:dpfifo\|cntr_g5b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_kk31.tdf" "rd_ptr_msb" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/a_dpfifo_kk31.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_477.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_477.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_477 " "Info: Found entity 1: cntr_477" {  } { { "db/cntr_477.tdf" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/cntr_477.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_477 SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated\|a_dpfifo_kk31:dpfifo\|cntr_477:usedw_counter " "Info: Elaborating entity \"cntr_477\" for hierarchy \"SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated\|a_dpfifo_kk31:dpfifo\|cntr_477:usedw_counter\"" {  } { { "db/a_dpfifo_kk31.tdf" "usedw_counter" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/a_dpfifo_kk31.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o6b.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_o6b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o6b " "Info: Found entity 1: cntr_o6b" {  } { { "db/cntr_o6b.tdf" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/cntr_o6b.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_o6b SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated\|a_dpfifo_kk31:dpfifo\|cntr_o6b:wr_ptr " "Info: Elaborating entity \"cntr_o6b\" for hierarchy \"SP_fifo:SPF\|scfifo:scfifo_component\|scfifo_1t31:auto_generated\|a_dpfifo_kk31:dpfifo\|cntr_o6b:wr_ptr\"" {  } { { "db/a_dpfifo_kk31.tdf" "wr_ptr" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/a_dpfifo_kk31.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NWire_rcv NWire_rcv:SPD " "Info: Elaborating entity \"NWire_rcv\" for hierarchy \"NWire_rcv:SPD\"" {  } { { "Cyclops.v" "SPD" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 480 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sp_rcv_ctrl sp_rcv_ctrl:SPC " "Info: Elaborating entity \"sp_rcv_ctrl\" for hierarchy \"sp_rcv_ctrl:SPC\"" {  } { { "Cyclops.v" "SPC" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 485 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_usb async_usb:usb1 " "Info: Elaborating entity \"async_usb\" for hierarchy \"async_usb:usb1\"" {  } { { "Cyclops.v" "usb1" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 498 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 async_usb.v(138) " "Warning (10230): Verilog HDL assignment warning at async_usb.v(138): truncated value with size 32 to match size of target (9)" {  } { { "async_usb.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/async_usb.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 async_usb.v(141) " "Warning (10230): Verilog HDL assignment warning at async_usb.v(141): truncated value with size 32 to match size of target (9)" {  } { { "async_usb.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/async_usb.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cdc_sync cdc_sync:cdc_c23 " "Info: Elaborating entity \"cdc_sync\" for hierarchy \"cdc_sync:cdc_c23\"" {  } { { "Cyclops.v" "cdc_c23" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 994 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulsegen pulsegen:cdc_m " "Info: Elaborating entity \"pulsegen\" for hierarchy \"pulsegen:cdc_m\"" {  } { { "Cyclops.v" "cdc_m" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 995 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NWire_xmit NWire_xmit:M_LRAudio " "Info: Elaborating entity \"NWire_xmit\" for hierarchy \"NWire_xmit:M_LRAudio\"" {  } { { "Cyclops.v" "M_LRAudio" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 1012 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NWire_xmit NWire_xmit:CCxmit " "Info: Elaborating entity \"NWire_xmit\" for hierarchy \"NWire_xmit:CCxmit\"" {  } { { "Cyclops.v" "CCxmit" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 1069 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_blinker led_blinker:BLINK_D1 " "Info: Elaborating entity \"led_blinker\" for hierarchy \"led_blinker:BLINK_D1\"" {  } { { "Cyclops.v" "BLINK_D1" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 1102 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_blinker led_blinker:BLINK_D4 " "Info: Elaborating entity \"led_blinker\" for hierarchy \"led_blinker:BLINK_D4\"" {  } { { "Cyclops.v" "BLINK_D4" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 1103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADF4112_SPI ADF4112_SPI:ADF4112 " "Info: Elaborating entity \"ADF4112_SPI\" for hierarchy \"ADF4112_SPI:ADF4112\"" {  } { { "Cyclops.v" "ADF4112" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 1460 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "RFIFO:RXF\|mem~0 " "Warning: Inferred RAM node \"RFIFO:RXF\|mem~0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } { { "RFIFO.v" "mem~0" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/RFIFO.v" 12 -1 0 } }  } 0 0 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_INFERRED" "RFIFO:RXF\|mem~0 " "Info: Inferred altsyncram megafunction from the following design logic: \"RFIFO:RXF\|mem~0\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Info: Parameter WIDTH_A set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Info: Parameter WIDTHAD_A set to 11" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Info: Parameter NUMWORDS_A set to 2048" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Info: Parameter WIDTH_B set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Info: Parameter WIDTHAD_B set to 11" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Info: Parameter NUMWORDS_B set to 2048" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info: Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "RFIFO.v" "mem~0" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/RFIFO.v" 12 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RFIFO:RXF\|altsyncram:mem_rtl_0 " "Info: Elaborated megafunction instantiation \"RFIFO:RXF\|altsyncram:mem_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RFIFO:RXF\|altsyncram:mem_rtl_0 " "Info: Instantiated megafunction \"RFIFO:RXF\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Info: Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Info: Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Info: Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Info: Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Info: Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Info: Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info: Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h2j1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_h2j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h2j1 " "Info: Found entity 1: altsyncram_h2j1" {  } { { "db/altsyncram_h2j1.tdf" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/altsyncram_h2j1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "PKEND VCC " "Warning (13410): Pin \"PKEND\" is stuck at VCC" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "37 37 " "Info: 37 registers lost all their fanouts during netlist optimizations. The first 37 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IF_PWM_state~13 " "Info: Register \"IF_PWM_state~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IF_PWM_state~14 " "Info: Register \"IF_PWM_state~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IF_PWM_state~15 " "Info: Register \"IF_PWM_state~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IF_SYNC_state~11 " "Info: Register \"IF_SYNC_state~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IF_SYNC_state~12 " "Info: Register \"IF_SYNC_state~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "IF_SYNC_state~13 " "Info: Register \"IF_SYNC_state~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ADF4112_SPI:ADF4112\|SPI_state~7 " "Info: Register \"ADF4112_SPI:ADF4112\|SPI_state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ADF4112_SPI:ADF4112\|SPI_state~8 " "Info: Register \"ADF4112_SPI:ADF4112\|SPI_state~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ADF4112_SPI:ADF4112\|SPI_state~9 " "Info: Register \"ADF4112_SPI:ADF4112\|SPI_state~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "led_blinker:BLINK_D4\|LED_state~5 " "Info: Register \"led_blinker:BLINK_D4\|LED_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "led_blinker:BLINK_D4\|LED_state~6 " "Info: Register \"led_blinker:BLINK_D4\|LED_state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "led_blinker:BLINK_D4\|LED_state~7 " "Info: Register \"led_blinker:BLINK_D4\|LED_state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "led_blinker:BLINK_D1\|LED_state~5 " "Info: Register \"led_blinker:BLINK_D1\|LED_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "led_blinker:BLINK_D1\|LED_state~6 " "Info: Register \"led_blinker:BLINK_D1\|LED_state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "led_blinker:BLINK_D1\|LED_state~7 " "Info: Register \"led_blinker:BLINK_D1\|LED_state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NWire_xmit:CCxmit\|NW_state~11 " "Info: Register \"NWire_xmit:CCxmit\|NW_state~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NWire_xmit:CCxmit\|NW_state~12 " "Info: Register \"NWire_xmit:CCxmit\|NW_state~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NWire_xmit:CCxmit\|NW_state~13 " "Info: Register \"NWire_xmit:CCxmit\|NW_state~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NWire_xmit:M_LRAudio\|NW_state~11 " "Info: Register \"NWire_xmit:M_LRAudio\|NW_state~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NWire_xmit:M_LRAudio\|NW_state~12 " "Info: Register \"NWire_xmit:M_LRAudio\|NW_state~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NWire_xmit:M_LRAudio\|NW_state~13 " "Info: Register \"NWire_xmit:M_LRAudio\|NW_state~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "async_usb:usb1\|FX_state~25 " "Info: Register \"async_usb:usb1\|FX_state~25\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "async_usb:usb1\|FX_state~26 " "Info: Register \"async_usb:usb1\|FX_state~26\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "async_usb:usb1\|FX_state~27 " "Info: Register \"async_usb:usb1\|FX_state~27\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "async_usb:usb1\|FX_state~28 " "Info: Register \"async_usb:usb1\|FX_state~28\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "async_usb:usb1\|FX_state~29 " "Info: Register \"async_usb:usb1\|FX_state~29\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "async_usb:usb1\|FX_state~30 " "Info: Register \"async_usb:usb1\|FX_state~30\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NWire_rcv:SPD\|TB_state~11 " "Info: Register \"NWire_rcv:SPD\|TB_state~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NWire_rcv:SPD\|TB_state~12 " "Info: Register \"NWire_rcv:SPD\|TB_state~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NWire_rcv:SPD\|TB_state~13 " "Info: Register \"NWire_rcv:SPD\|TB_state~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Tx_fifo_ctrl:TXFC\|AD_state~17 " "Info: Register \"Tx_fifo_ctrl:TXFC\|AD_state~17\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Tx_fifo_ctrl:TXFC\|AD_state~18 " "Info: Register \"Tx_fifo_ctrl:TXFC\|AD_state~18\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Tx_fifo_ctrl:TXFC\|AD_state~19 " "Info: Register \"Tx_fifo_ctrl:TXFC\|AD_state~19\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Tx_fifo_ctrl:TXFC\|AD_state~20 " "Info: Register \"Tx_fifo_ctrl:TXFC\|AD_state~20\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NWire_rcv:M_IQ\|TB_state~11 " "Info: Register \"NWire_rcv:M_IQ\|TB_state~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NWire_rcv:M_IQ\|TB_state~12 " "Info: Register \"NWire_rcv:M_IQ\|TB_state~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "NWire_rcv:M_IQ\|TB_state~13 " "Info: Register \"NWire_rcv:M_IQ\|TB_state~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.map.smsg " "Info: Generated suppressed messages file C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DOUT " "Warning (15610): No output dependent on input pin \"DOUT\"" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 213 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2878 " "Info: Implemented 2878 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Info: Implemented 18 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2786 " "Info: Implemented 2786 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Info: Implemented 48 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 30 20:13:01 2009 " "Info: Processing ended: Sun Aug 30 20:13:01 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Info: Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
