# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SED_Trabajo_VHDL.srcs/sources_1/new/semaforo.vhd" \
"../../../../SED_Trabajo_VHDL.srcs/sim_1/new/tb_SEMAFORO.vhd" \

# Do not sort compile order
nosort
