.. _nrf54L15_porting_guide:

nRF54L15 porting guide
######################

.. contents::
   :local:
   :depth: 2

This page provides a comprehensive overview of the code structure, file hierarchy, and essential configurations and requirements needed to successfully port and implement an sQSPI application on the nRF54L15 device.

.. _nrf54l15_porting_guide_code:

sQSPI application code
**********************

This structure shows the relevant files and directories in the `sdk-nrfxlib`_ repository:

.. code-block::

   nrfxlib/
   ├──...
   └── softperipheral/
      ├── include
      │   ├── softperipheral_meta.h
      │   └── softperipheral_regif.h
      ├── ...
      └── sQSPI
          ├── include
          │   ├── hal
          │   │   └── nrf_qspi2.h
          │   ├── nrf54l15
          │   │   ├── sqspi_firmware.h
          │   │   └── sqspi_firmware_v1.1.0.h
          │   │   └── ...
          │   ├── nrf_config_sqspi.h
          │   ├── nrf_sp_qspi.h
          │   ├── nrf_sqspi.h
          └── src
              └── nrf_sqspi.c
.. note::
   The main interface for sQSPI is the :file:`nrf_sqspi.h` file.

Header files
============

For an sQSPI application to function correctly, it requires specific header files used by the driver code (internal paths) and specific header files for nrfx (external dependencies).
You must include paths to these files in the build environment's list of include paths.
The following list is a detailed breakdown of the necessary paths:

* Repository internal paths:

  * :file:`softperipheral/include` - Soft peripherals register interface and metadata
  * :file:`softperipheral/sQSPI/include` - sQSPI register interface and driver header
  * :file:`softperipheral/sQSPI/include/nrf54l15` - The sQSPI firmware for the Fast Lightweight Perpipheral Processor (FLPR)

* External dependencies:

   * :file:`nrfx` - Includes the main nrfx header file (:file:`nrfx.h`) and hal, which is sometimes necessary for additional GPIO configuration.
   * :file:`nrfx/drivers/include` - Includes the nrfx driver header files.
     For example, the :file:`nrfx_dppi.h` file.
   * Path to the application-specific headers and macros.
     For example, the :file:`nrfx_glue.h`, :file:`nrfx_log.h`, or a configuration header file.
     See an example configuration for the :file:`nrfx_config.h` file:

   .. code-block:: c

      #ifndef NRFX_CONFIG_H__
      #define NRFX_CONFIG_H__

      #include "softperipheral_regif.h" // To Resolve correct VPR IRQn for the SoC.
      #define nrf_sqspi_irq_handler        SP_VPR_IRQHandler

      #define NRF_SQSPI_ENABLED            (1)
      #define NRF_SQSPI_MAX_NUM_DATA_LINES (4)
      #define NRF_SQSPI_SP_FIRMWARE_ADDR 0x2003c000
      //^ This address is user defined, the location for the sQSPI firmware


      #endif // NRFX_CONFIG_H__

Compiling source files
======================

For an sQSPI application to function properly, you must compile the driver implementation from the source file :file:`nrf_sqspi.c`.

Application core and FLPR configuration
***************************************

You must adjust the settings for the nRF54L15 SoC to run at highest base clock frequency.

To work with any of the following settings, ensure you have completed the following:

* You have allocated memory for the data pointers used by the sQSPI driver.
  The memory is independent from the one outlined in the :ref:`nrf54L15_porting_guide_ram_configuration` subsection.
  It is designated to function as shared memory for communication purposes, rather than containing the sQSPI executable code.

* You have enabled the FLPR access to the ``MEMCONF`` peripheral.
  This access is necessary to properly deactivate sQSPI.

Security configuration
======================

Configure the security settings for the nRF54L15 device based on the operational requirements of your application.

Secure environment
------------------

In a secure configuration, both the application core and the FLPR core of the nRF54L15 device must operate within a secure environment enabled by TrustZone Secure.

The following code snippet shows how the application code can configure permissions for the FLPR instance:

.. code-block:: c

  // NOTE: Setting FLPR to secure
  NRF_SPU00_S->PERIPH[0xC].PERM = (SPU_PERIPH_PERM_SECATTR_Secure << SPU_PERIPH_PERM_SECATTR_Pos);

Non-secure environment
----------------------

In a non-secure configuration, both the application core and the FLPR core of the nRF54L15 device must operate outside the secure environment (without TrustZone Secure).

GPIO configuration
******************

The provided table details the configuration for each GPIO pin used in the sQSPI application.
The following options are available, assuming that the FLPR core has access to these ports and pins:

.. list-table::
   :widths: 10 10 20 20 20
   :header-rows: 1

   * - GPIO pin
     - sQSPI role
     - Direction config
     - Input config
     - Pin pull config
   * - **P2.0**
     - IO3
     - Output
     - Connected
     - Pull-up
   * - **P2.1**
     - SCK
     - Output
     - Disconnected
     - No pull
   * - **P2.2**
     - IO0
     - Output
     - Connected
     - Pull-up
   * - **P2.3**
     - IO2
     - Output
     - Connected
     - Pull-up
   * - **P2.4**
     - IO1
     - Output
     - Connected
     - Pull-up
   * - **P2.5**
     - CSN
     - Output
     - Disconnected
     - No pull

.. note::
   sQSPI driver provides a default GPIO configuration and multiplexing. You can apply this setup by setting :c:var:`nrf_sqspi_cfg_t.skip_gpio_cfg` and :c:var:`nrf_sqspi_cfg_t.skip_pmux_cfg` to ``false``.

Configuring pins
================

In some cases you might have to modify the sQSPI driver configuration.
For example, when changing pin drive strength to guarantee signal integrity for a new PCB design.
You must address these cases on the sQSPI application code:

* If you set the :c:var:`nrf_sqspi_cfg_t.skip_gpio_cfg` variable to ``true``, the GPIO configuration is not managed by the sQSPI driver and it must be manually handled by the application.
* If you set the :c:var:`nrf_sqspi_cfg_t.skip_pmux_cfg` variable to ``true``, the GPIO multiplexing is not managed by the sQSPI driver and it must be manually handled by the application.

The following code snippet shows how the application code can allocate the required pins and override the sQSPI driver's default configuration:

.. code-block:: c

   //qspi pin config
   static nrf_sqspi_cfg_t qspi_config = {
       .pins =
           {
               .sck = NRF_PIN_PORT_TO_PIN_NUMBER(1, 2),
               .strobe = NRF_SQSPI_PINS_UNUSED,
               .io =
                   {
                       NRF_PIN_PORT_TO_PIN_NUMBER(2, 2),
                       NRF_PIN_PORT_TO_PIN_NUMBER(4, 2),
                       NRF_PIN_PORT_TO_PIN_NUMBER(3, 2),
                       NRF_PIN_PORT_TO_PIN_NUMBER(0, 2),
                   },
           },
       .skip_gpio_cfg = false,
       .skip_pmux_cfg = false,
   };

    nrf_sqspi_dev_cfg_t qspi_dev_config = {.csn_pin = NRF_PIN_PORT_TO_PIN_NUMBER(5, 2),
                                            .sck_freq_khz = ...,
                                            ...
                                            };

   nrf_sqspi_init(&qspi, &qspi_config);

   if (qspi_config.skip_gpio_cfg == false) { //This overrides the driver's default configuration
       // Set drive strength E0E1, as it is non-standard.
       nrf_gpio_cfg(qspi_dev_config.csn_pin, NRF_GPIO_PIN_DIR_OUTPUT, NRF_GPIO_PIN_INPUT_DISCONNECT, NRF_GPIO_PIN_NOPULL,
                    NRF_GPIO_PIN_E0E1, NRF_GPIO_PIN_NOSENSE);
       nrf_gpio_cfg(qspi_config.pins.sck, NRF_GPIO_PIN_DIR_OUTPUT, NRF_GPIO_PIN_INPUT_DISCONNECT, NRF_GPIO_PIN_NOPULL,
                    NRF_GPIO_PIN_E0E1, NRF_GPIO_PIN_NOSENSE);
       for (int i = 0; i < 4; i++) {
           nrf_gpio_cfg(qspi_config.pins.io[i], NRF_GPIO_PIN_DIR_OUTPUT, NRF_GPIO_PIN_INPUT_CONNECT,
                        NRF_GPIO_PIN_PULLUP, NRF_GPIO_PIN_E0E1, NRF_GPIO_PIN_NOSENSE);
       }
   }
   if (qspi_config.skip_pmux_cfg == false) { //This overrides the driver's default configuration
       // Set pin source as FLPR.
       nrf_gpio_pin_control_select(p_config->pins.sck, NRF_GPIO_PIN_SEL_VPR);
       nrf_gpio_pin_control_select(p_config->csn_pin, NRF_GPIO_PIN_SEL_VPR);
       for (int i = 0; i < NRF_SQSPI_MAX_NUM_DATA_LINES; i++) {
           nrf_gpio_pin_control_select(p_config->pins.io[i], NRF_GPIO_PIN_SEL_VPR);
       }
   }

.. _nrf54L15_porting_guide_high_speed_transfers:

High speed transfers
====================

.. warning::
   High speed transfers (above 32 MHz) on the NRF54L15 DK are only supported starting from sQSPI v1.0.0.

A high speed transfer sQSPI application requires both extra high drive strength and access to the peripheral ``GPIOHSPADCTRL`` (GPIO High Speed Pad Control).
The following settings must be changed for ``GPIOHSPADCTRL.BIAS`` and ``GPIOHSPADCTRL.CTRL``:

* Bias control: Highest slew setting for the high speed pad and activating replica clock.

* Input sampling and buffering control:
   * For a high speed **read**, you must enable sampling clock, configure its phase (matching desired SPI mode), enable delayed data sampling and configuring the delay.
   * For a high speed **write**, you must disable sampling clock and disable delayed data sampling

.. note::
   High speed read transfers need to reset the pad configuration, this applies to **P2** as a whole, which is important if other pins are used besides the ones allocated for sQSPI. In this context reset means setting standard drive strength, then setting extra high drive strength again.

The following code snippet shows how the application code can enable and disable delayed sampling:

.. code-block:: c

   bool enable_delayed_sampling(uint8_t rxdelay) {
     bool result = true;
     uint32_t gpiohs_bias_val;
     uint32_t gpiohs_ctrl_val;

     gpiohs_bias_val = 0x7;
     NRF_GPIOHSPADCTRL->BIAS = gpiohs_bias_val;

     gpiohs_ctrl_val =
         (0xF << GPIOHSPADCTRL_CTRL_DATAENABLE_Pos) |
         (0x1 << GPIOHSPADCTRL_CTRL_CSNEN_Pos) |
         (0x1 << GPIOHSPADCTRL_CTRL_SCKPHASE_Pos) |
         (0x1 << GPIOHSPADCTRL_CTRL_SCKEN_Pos) |
         ((uint32_t)(rxdelay & 0x7) << GPIOHSPADCTRL_CTRL_RXDELAY_Pos);
     NRF_GPIOHSPADCTRL->CTRL = gpiohs_ctrl_val;
     if (NRF_GPIOHSPADCTRL->CTRL != gpiohs_ctrl_val) {
       result = false;
     }
     if (NRF_GPIOHSPADCTRL->BIAS != gpiohs_bias_val) {
       result = false;
     }
     return result;
   }

   bool disable_delayed_sampling(void) {
     bool result = true;
     uint32_t gpiohs_bias_val;
     uint32_t gpiohs_ctrl_val;

     gpiohs_bias_val = 0x7;
     NRF_GPIOHSPADCTRL->BIAS = gpiohs_bias_val;

     gpiohs_ctrl_val = (0x0 << GPIOHSPADCTRL_CTRL_DATAENABLE_Pos) |
                       (0x0 << GPIOHSPADCTRL_CTRL_CSNEN_Pos) |
                       (0x0 << GPIOHSPADCTRL_CTRL_SCKPHASE_Pos) |
                       (0x0 << GPIOHSPADCTRL_CTRL_SCKEN_Pos) |
                       (0x0 << GPIOHSPADCTRL_CTRL_RXDELAY_Pos);
     NRF_GPIOHSPADCTRL->CTRL = gpiohs_ctrl_val;
     if (NRF_GPIOHSPADCTRL->CTRL != gpiohs_ctrl_val) {
       result = false;
     }
     if (NRF_GPIOHSPADCTRL->BIAS != gpiohs_bias_val) {
       result = false;
     }
     return result;
   }

The following code snippet shows how the application code can reset **P2** pins:

.. code-block:: c

   //NOTE: Providing alternative implementation
   // void set_serialPadS0S1(nrf_sqspi_dev_cfg_t qspi_dev_config){
   void set_serialPadS0S1(void){
     nrf_gpio_cfg(m_qspi_config.pins.sck, NRF_GPIO_PIN_DIR_OUTPUT, NRF_GPIO_PIN_INPUT_DISCONNECT,
                  NRF_GPIO_PIN_NOPULL,
                  NRF_GPIO_PIN_S0S1, NRF_GPIO_PIN_NOSENSE);
     for (int i = 0; i < NRF_SQSPI_MAX_NUM_DATA_LINES; i++)
     {
         if (m_qspi_config.pins.io[i] != NRF_SQSPI_PINS_UNUSED)
         {
             nrf_gpio_cfg(m_qspi_config.pins.io[i], NRF_GPIO_PIN_DIR_OUTPUT,
                          NRF_GPIO_PIN_INPUT_DISCONNECT,
                          NRF_GPIO_PIN_PULLUP, NRF_GPIO_PIN_S0S1, NRF_GPIO_PIN_NOSENSE);
         }
     }
     //NOTE: This is optional, in this example nrf_sqspi_dev_cfg already does it and this function is called after device config
     // nrf_gpio_cfg(qspi_dev_config.csn_pin, NRF_GPIO_PIN_DIR_OUTPUT,
     //              NRF_GPIO_PIN_INPUT_DISCONNECT, NRF_GPIO_PIN_NOPULL,
     //              NRF_GPIO_PIN_E0E1, NRF_GPIO_PIN_NOSENSE);
   }

   void set_serialPadE0E1(nrf_sqspi_dev_cfg_t qspi_dev_config){
     nrf_gpio_cfg(m_qspi_config.pins.sck, NRF_GPIO_PIN_DIR_OUTPUT,
                  NRF_GPIO_PIN_INPUT_DISCONNECT, NRF_GPIO_PIN_NOPULL,
                  NRF_GPIO_PIN_E0E1, NRF_GPIO_PIN_NOSENSE);
     for (int i = 0; i < NRF_SQSPI_MAX_NUM_DATA_LINES; i++)
     {
         if (m_qspi_config.pins.io[i] != NRF_SQSPI_PINS_UNUSED)
         {
             nrf_gpio_cfg(m_qspi_config.pins.io[i], NRF_GPIO_PIN_DIR_OUTPUT,
                          NRF_GPIO_PIN_INPUT_DISCONNECT,
                          NRF_GPIO_PIN_PULLUP, NRF_GPIO_PIN_E0E1, NRF_GPIO_PIN_NOSENSE);
         }
     }
     nrf_gpio_cfg(qspi_dev_config.csn_pin, NRF_GPIO_PIN_DIR_OUTPUT,
                  NRF_GPIO_PIN_INPUT_DISCONNECT, NRF_GPIO_PIN_NOPULL,
                  NRF_GPIO_PIN_E0E1, NRF_GPIO_PIN_NOSENSE);
   }

The following code snippet shows how the application code can enable and disable delayed sampling:

.. code-block:: c

   void configure_hs_w(nrf_sqspi_t *p_qspi, uint32_t sck_freq_khz,
                         nrf_sqspi_spi_lines_t mspi_lines) {
   #pragma GCC diagnostic push
   #pragma GCC diagnostic ignored "-Wmissing-braces"

     nrf_sqspi_dev_cfg_t qspi_dev_config = {
         .csn_pin = NRF_PIN_PORT_TO_PIN_NUMBER(5, 2),
         .sck_freq_khz = sck_freq_khz,
         .protocol = NRF_SQSPI_PROTO_SPI_C,
         .sample_sync = NRF_SQSPI_SAMPLE_SYNC_DELAY,
         .sample_delay_cyc = 0,
         // Protocol specific (MSPI)
         {{.spi_cpolpha = NRF_SQSPI_SPI_CPOLPHA_0,
           .mspi_lines = mspi_lines,
           .mspi_ddr = NRF_SQSPI_SPI_DDR_SINGLE,
           .spi_clk_stretch = false,
           .xip_cfg = NRF_SQSPI_SPI_XIP_MODE_DISABLED}}};

     if (!enable_delayed_sampling(2)) {
       error_exit();
     }

   #pragma GCC diagnostic pop

     static uint16_t context = 0x45b1;
     if (nrf_sqspi_dev_cfg(p_qspi, &qspi_dev_config, done_callback, &context) !=
         NRFX_SUCCESS) {
       error_exit();
     }

     set_serialPadE0E1(qspi_dev_config);
   }

   void configure_hs_r(nrf_sqspi_t *p_qspi, uint32_t sck_freq_khz,
                         nrf_sqspi_spi_lines_t mspi_lines) {
   #pragma GCC diagnostic push
   #pragma GCC diagnostic ignored "-Wmissing-braces"

     nrf_sqspi_dev_cfg_t qspi_dev_config = {
         .csn_pin = NRF_PIN_PORT_TO_PIN_NUMBER(5, 2),
         .sck_freq_khz = sck_freq_khz,
         .protocol = NRF_SQSPI_PROTO_SPI_C,
         .sample_sync = NRF_SQSPI_SAMPLE_SYNC_DELAY,
         .sample_delay_cyc = 0,
         // Protocol specific (MSPI)
         {{.spi_cpolpha = NRF_SQSPI_SPI_CPOLPHA_0,
           .mspi_lines = mspi_lines,
           .mspi_ddr = NRF_SQSPI_SPI_DDR_SINGLE,
           .spi_clk_stretch = false,
           .xip_cfg = NRF_SQSPI_SPI_XIP_MODE_DISABLED}}};

     if (!enable_delayed_sampling(2)) {
       error_exit();
     }

   #pragma GCC diagnostic pop

     static uint16_t context = 0x45b1;
     if (nrf_sqspi_dev_cfg(p_qspi, &qspi_dev_config, done_callback, &context) !=
         NRFX_SUCCESS) {
       error_exit();
     }

     set_serialPadS0S1();
     set_serialPadE0E1(qspi_dev_config);
   }

.. warning::
   High speed transfers are closely tied to API the parameter :c:var:`nrf_sqspi_dev_cfg_t.sample_delay_cyc`, which needs to be set to ``0`` (see :ref:`sqspi_limitations`).

Memory retention configuration
******************************

The sQSPI soft peripheral requires RAM retention in order to go into the lowest power consumption mode, which can be called through the :c:func:`nrf_sqspi_deactivate` function.

Assuming there is an access to the peripheral `MEMCONF`, the following code snippet illustrates how to enable FLPR RAM retention, followed by deactivation and reactivation, and finally how to disable RAM retention:

 .. code-block:: c

    //Deactivate sequence
    nrf_memconf_ramblock_ret_enable_set(NRF_MEMCONF, 1, MEMCONF_POWER_RET_MEM0_Pos, true);
    nrf_sqspi_deactivate(&m_qspi);
    //activate sequence
    nrf_qspi_activate(&m_qspi);
    nrf_memconf_ramblock_ret_enable_set(NRF_MEMCONF, 1, MEMCONF_POWER_RET_MEM0_Pos, false);

.. _nrf54L15_porting_guide_ram_configuration:

RAM configuration
*****************

The sQSPI Soft Peripheral operates from RAM.

.. note::
   Starting from sQSPI 1.0.0, Position Independent Code (PIC) is supported.
   This allows an application to determine where to load the Soft Peripheral firmware.
   The start address default value is defined in the :file:`nrf_config_sqspi.h` file but you can override it, for example, in :file:`nrfx_config.h`.
   Start address has been verified to work as described in the provided example configuration for :file:`nrfx_config.h` and is ready for production, while other locations should be considered experimental.

Your build environment must reserve the required RAM and ensure that it is readable and writable by both the application core and the FLPR core.
This table details the memory region:

.. list-table:: RAM Configuration Table
   :widths: auto
   :header-rows: 1

   * - Component
     - Address offset
     - Size
   * - sQSPI firmware
     - `NRF_SQSPI_SP_FIRMWARE_ADDR`
     - 0x3740
   * - sQSPI RAM
     - `NRF_SQSPI_SP_FIRMWARE_ADDR` + 0x3740
     - 0x600
   * - Context saving
     - 0x2003FE00
     - 0x200 (but the entire block should be retained)

The build environment described in the :ref:`nrf54l15_porting_guide_code` section must comply with these requirements.
This includes proper settings in linker scripts, device tree specifications (DTS), and resource allocation.
