#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c5d7cc29c0 .scope module, "signalGenerator_tb" "signalGenerator_tb" 2 4;
 .timescale -9 -9;
v000001c5d7cac250_0 .var "clk", 0 0;
v000001c5d7cac2f0_0 .net "signal", 0 0, v000001c5d7cac1b0_0;  1 drivers
S_000001c5d7cc2b50 .scope module, "uut" "signalGenerator" 2 10, 3 1 0, S_000001c5d7cc29c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "signal";
v000001c5d7ca9210_0 .net "clk", 0 0, v000001c5d7cac250_0;  1 drivers
v000001c5d7cc2ce0_0 .var "count", 7 0;
v000001c5d7cc2d80_0 .var "p", 0 0;
v000001c5d7cac1b0_0 .var "signal", 0 0;
E_000001c5d7cac9e0 .event posedge, v000001c5d7ca9210_0;
    .scope S_000001c5d7cc2b50;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001c5d7cc2ce0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c5d7cc2d80_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000001c5d7cc2b50;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c5d7cac1b0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_000001c5d7cc2b50;
T_2 ;
    %wait E_000001c5d7cac9e0;
    %load/vec4 v000001c5d7cc2ce0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001c5d7cc2ce0_0, 0;
    %load/vec4 v000001c5d7cc2ce0_0;
    %cmpi/e 100, 0, 8;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001c5d7cc2ce0_0, 0;
    %load/vec4 v000001c5d7cc2d80_0;
    %inv;
    %assign/vec4 v000001c5d7cac1b0_0, 0;
    %load/vec4 v000001c5d7cc2d80_0;
    %inv;
    %assign/vec4 v000001c5d7cc2d80_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001c5d7cc29c0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c5d7cac250_0, 0, 1;
T_3.0 ;
    %delay 10, 0;
    %load/vec4 v000001c5d7cac250_0;
    %inv;
    %store/vec4 v000001c5d7cac250_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_000001c5d7cc29c0;
T_4 ;
    %vpi_call 2 23 "$dumpfile", "signalGenerator_tb.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001c5d7cc29c0 {0 0 0};
    %delay 100000000, 0;
    %vpi_call 2 27 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "signalGenerator_tb.v";
    "./signalGenereator.v";
