Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug  7 17:54:39 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 129 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -14.099     -695.867                    254                  743        0.175        0.000                      0                  743        3.000        0.000                       0                   417  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               -14.099     -695.867                    254                  743        0.175        0.000                      0                  743        3.000        0.000                       0                   417  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          254  Failing Endpoints,  Worst Slack      -14.099ns,  Total Violation     -695.867ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -14.099ns  (required time - arrival time)
  Source:                 fsm6/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        21.124ns  (logic 14.081ns (66.660%)  route 7.043ns (33.340%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=3 LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.973     0.973    fsm6/clk
    SLICE_X23Y22         FDRE                                         r  fsm6/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  fsm6/out_reg[1]/Q
                         net (fo=9, routed)           0.661     2.053    fsm6/fsm6_out[1]
    SLICE_X23Y21         LUT5 (Prop_lut5_I1_O)        0.296     2.349 f  fsm6/C_addr0[3]_INST_0_i_10/O
                         net (fo=9, routed)           0.166     2.515    fsm5/out_reg[3]
    SLICE_X23Y21         LUT6 (Prop_lut6_I1_O)        0.124     2.639 r  fsm5/out[31]_i_6__3/O
                         net (fo=5, routed)           0.988     3.627    fsm3/out_reg[31]_4
    SLICE_X21Y24         LUT6 (Prop_lut6_I0_O)        0.124     3.751 f  fsm3/C_addr0[3]_INST_0_i_6/O
                         net (fo=70, routed)          0.913     4.664    fsm2/out_reg[31]_1
    SLICE_X20Y27         LUT6 (Prop_lut6_I2_O)        0.124     4.788 r  fsm2/out__0_i_4__1/O
                         net (fo=1, routed)           0.583     5.371    mult1/mult1_left[13]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     9.407 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.409    mult1/out__0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.927 r  mult1/out__1/P[0]
                         net (fo=2, routed)           1.076    12.003    mult1/out__1_n_105
    SLICE_X20Y29         LUT2 (Prop_lut2_I0_O)        0.124    12.127 r  mult1/out_carry_i_3__0/O
                         net (fo=1, routed)           0.000    12.127    mult1/out_carry_i_3__0_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.660 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.660    mult1/out_carry_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.777 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.777    mult1/out_carry__0_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.894 r  mult1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.894    mult1/out_carry__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.209 r  mult1/out_carry__2/O[3]
                         net (fo=1, routed)           0.347    13.556    fsm2/out__3_0[15]
    SLICE_X21Y32         LUT6 (Prop_lut6_I5_O)        0.307    13.863 r  fsm2/out_i_1__1/O
                         net (fo=1, routed)           0.390    14.253    mult2/mult2_left[31]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_B[14]_P[0])
                                                      3.656    17.909 r  mult2/out/P[0]
                         net (fo=1, routed)           1.139    19.048    mult2/out_n_105
    SLICE_X31Y33         LUT2 (Prop_lut2_I1_O)        0.124    19.172 r  mult2/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    19.172    mult2/out_carry_i_3__1_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.722 r  mult2/out_carry/CO[3]
                         net (fo=1, routed)           0.000    19.722    mult2/out_carry_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.056 r  mult2/out_carry__0/O[1]
                         net (fo=2, routed)           0.444    20.500    fsm2/out__3[4]
    SLICE_X29Y33         LUT6 (Prop_lut6_I5_O)        0.303    20.803 r  fsm2/out_carry__4_i_3/O
                         net (fo=1, routed)           0.334    21.137    add1/add1_left[21]
    SLICE_X30Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.657 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.657    add1/out_carry__4_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.774 r  add1/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.774    add1/out_carry__5_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.097 r  add1/out_carry__6/O[1]
                         net (fo=1, routed)           0.000    22.097    CWrite10/add1_out[29]
    SLICE_X30Y36         FDRE                                         r  CWrite10/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=416, unset)          0.924     7.924    CWrite10/clk
    SLICE_X30Y36         FDRE                                         r  CWrite10/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X30Y36         FDRE (Setup_fdre_C_D)        0.109     7.998    CWrite10/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -22.097    
  -------------------------------------------------------------------
                         slack                                -14.099    

Slack (VIOLATED) :        -14.091ns  (required time - arrival time)
  Source:                 fsm6/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        21.116ns  (logic 14.073ns (66.647%)  route 7.043ns (33.353%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=3 LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.973     0.973    fsm6/clk
    SLICE_X23Y22         FDRE                                         r  fsm6/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  fsm6/out_reg[1]/Q
                         net (fo=9, routed)           0.661     2.053    fsm6/fsm6_out[1]
    SLICE_X23Y21         LUT5 (Prop_lut5_I1_O)        0.296     2.349 f  fsm6/C_addr0[3]_INST_0_i_10/O
                         net (fo=9, routed)           0.166     2.515    fsm5/out_reg[3]
    SLICE_X23Y21         LUT6 (Prop_lut6_I1_O)        0.124     2.639 r  fsm5/out[31]_i_6__3/O
                         net (fo=5, routed)           0.988     3.627    fsm3/out_reg[31]_4
    SLICE_X21Y24         LUT6 (Prop_lut6_I0_O)        0.124     3.751 f  fsm3/C_addr0[3]_INST_0_i_6/O
                         net (fo=70, routed)          0.913     4.664    fsm2/out_reg[31]_1
    SLICE_X20Y27         LUT6 (Prop_lut6_I2_O)        0.124     4.788 r  fsm2/out__0_i_4__1/O
                         net (fo=1, routed)           0.583     5.371    mult1/mult1_left[13]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     9.407 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.409    mult1/out__0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.927 r  mult1/out__1/P[0]
                         net (fo=2, routed)           1.076    12.003    mult1/out__1_n_105
    SLICE_X20Y29         LUT2 (Prop_lut2_I0_O)        0.124    12.127 r  mult1/out_carry_i_3__0/O
                         net (fo=1, routed)           0.000    12.127    mult1/out_carry_i_3__0_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.660 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.660    mult1/out_carry_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.777 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.777    mult1/out_carry__0_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.894 r  mult1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.894    mult1/out_carry__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.209 r  mult1/out_carry__2/O[3]
                         net (fo=1, routed)           0.347    13.556    fsm2/out__3_0[15]
    SLICE_X21Y32         LUT6 (Prop_lut6_I5_O)        0.307    13.863 r  fsm2/out_i_1__1/O
                         net (fo=1, routed)           0.390    14.253    mult2/mult2_left[31]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_B[14]_P[0])
                                                      3.656    17.909 r  mult2/out/P[0]
                         net (fo=1, routed)           1.139    19.048    mult2/out_n_105
    SLICE_X31Y33         LUT2 (Prop_lut2_I1_O)        0.124    19.172 r  mult2/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    19.172    mult2/out_carry_i_3__1_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.722 r  mult2/out_carry/CO[3]
                         net (fo=1, routed)           0.000    19.722    mult2/out_carry_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.056 r  mult2/out_carry__0/O[1]
                         net (fo=2, routed)           0.444    20.500    fsm2/out__3[4]
    SLICE_X29Y33         LUT6 (Prop_lut6_I5_O)        0.303    20.803 r  fsm2/out_carry__4_i_3/O
                         net (fo=1, routed)           0.334    21.137    add1/add1_left[21]
    SLICE_X30Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.657 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.657    add1/out_carry__4_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.774 r  add1/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.774    add1/out_carry__5_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.089 r  add1/out_carry__6/O[3]
                         net (fo=1, routed)           0.000    22.089    CWrite10/add1_out[31]
    SLICE_X30Y36         FDRE                                         r  CWrite10/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=416, unset)          0.924     7.924    CWrite10/clk
    SLICE_X30Y36         FDRE                                         r  CWrite10/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X30Y36         FDRE (Setup_fdre_C_D)        0.109     7.998    CWrite10/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -22.089    
  -------------------------------------------------------------------
                         slack                                -14.091    

Slack (VIOLATED) :        -14.015ns  (required time - arrival time)
  Source:                 fsm6/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        21.040ns  (logic 13.997ns (66.526%)  route 7.043ns (33.474%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=3 LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.973     0.973    fsm6/clk
    SLICE_X23Y22         FDRE                                         r  fsm6/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  fsm6/out_reg[1]/Q
                         net (fo=9, routed)           0.661     2.053    fsm6/fsm6_out[1]
    SLICE_X23Y21         LUT5 (Prop_lut5_I1_O)        0.296     2.349 f  fsm6/C_addr0[3]_INST_0_i_10/O
                         net (fo=9, routed)           0.166     2.515    fsm5/out_reg[3]
    SLICE_X23Y21         LUT6 (Prop_lut6_I1_O)        0.124     2.639 r  fsm5/out[31]_i_6__3/O
                         net (fo=5, routed)           0.988     3.627    fsm3/out_reg[31]_4
    SLICE_X21Y24         LUT6 (Prop_lut6_I0_O)        0.124     3.751 f  fsm3/C_addr0[3]_INST_0_i_6/O
                         net (fo=70, routed)          0.913     4.664    fsm2/out_reg[31]_1
    SLICE_X20Y27         LUT6 (Prop_lut6_I2_O)        0.124     4.788 r  fsm2/out__0_i_4__1/O
                         net (fo=1, routed)           0.583     5.371    mult1/mult1_left[13]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     9.407 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.409    mult1/out__0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.927 r  mult1/out__1/P[0]
                         net (fo=2, routed)           1.076    12.003    mult1/out__1_n_105
    SLICE_X20Y29         LUT2 (Prop_lut2_I0_O)        0.124    12.127 r  mult1/out_carry_i_3__0/O
                         net (fo=1, routed)           0.000    12.127    mult1/out_carry_i_3__0_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.660 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.660    mult1/out_carry_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.777 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.777    mult1/out_carry__0_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.894 r  mult1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.894    mult1/out_carry__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.209 r  mult1/out_carry__2/O[3]
                         net (fo=1, routed)           0.347    13.556    fsm2/out__3_0[15]
    SLICE_X21Y32         LUT6 (Prop_lut6_I5_O)        0.307    13.863 r  fsm2/out_i_1__1/O
                         net (fo=1, routed)           0.390    14.253    mult2/mult2_left[31]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_B[14]_P[0])
                                                      3.656    17.909 r  mult2/out/P[0]
                         net (fo=1, routed)           1.139    19.048    mult2/out_n_105
    SLICE_X31Y33         LUT2 (Prop_lut2_I1_O)        0.124    19.172 r  mult2/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    19.172    mult2/out_carry_i_3__1_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.722 r  mult2/out_carry/CO[3]
                         net (fo=1, routed)           0.000    19.722    mult2/out_carry_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.056 r  mult2/out_carry__0/O[1]
                         net (fo=2, routed)           0.444    20.500    fsm2/out__3[4]
    SLICE_X29Y33         LUT6 (Prop_lut6_I5_O)        0.303    20.803 r  fsm2/out_carry__4_i_3/O
                         net (fo=1, routed)           0.334    21.137    add1/add1_left[21]
    SLICE_X30Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.657 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.657    add1/out_carry__4_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.774 r  add1/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.774    add1/out_carry__5_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.013 r  add1/out_carry__6/O[2]
                         net (fo=1, routed)           0.000    22.013    CWrite10/add1_out[30]
    SLICE_X30Y36         FDRE                                         r  CWrite10/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=416, unset)          0.924     7.924    CWrite10/clk
    SLICE_X30Y36         FDRE                                         r  CWrite10/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X30Y36         FDRE (Setup_fdre_C_D)        0.109     7.998    CWrite10/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -22.013    
  -------------------------------------------------------------------
                         slack                                -14.015    

Slack (VIOLATED) :        -13.995ns  (required time - arrival time)
  Source:                 fsm6/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        21.020ns  (logic 13.977ns (66.495%)  route 7.043ns (33.505%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=3 LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.973     0.973    fsm6/clk
    SLICE_X23Y22         FDRE                                         r  fsm6/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  fsm6/out_reg[1]/Q
                         net (fo=9, routed)           0.661     2.053    fsm6/fsm6_out[1]
    SLICE_X23Y21         LUT5 (Prop_lut5_I1_O)        0.296     2.349 f  fsm6/C_addr0[3]_INST_0_i_10/O
                         net (fo=9, routed)           0.166     2.515    fsm5/out_reg[3]
    SLICE_X23Y21         LUT6 (Prop_lut6_I1_O)        0.124     2.639 r  fsm5/out[31]_i_6__3/O
                         net (fo=5, routed)           0.988     3.627    fsm3/out_reg[31]_4
    SLICE_X21Y24         LUT6 (Prop_lut6_I0_O)        0.124     3.751 f  fsm3/C_addr0[3]_INST_0_i_6/O
                         net (fo=70, routed)          0.913     4.664    fsm2/out_reg[31]_1
    SLICE_X20Y27         LUT6 (Prop_lut6_I2_O)        0.124     4.788 r  fsm2/out__0_i_4__1/O
                         net (fo=1, routed)           0.583     5.371    mult1/mult1_left[13]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     9.407 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.409    mult1/out__0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.927 r  mult1/out__1/P[0]
                         net (fo=2, routed)           1.076    12.003    mult1/out__1_n_105
    SLICE_X20Y29         LUT2 (Prop_lut2_I0_O)        0.124    12.127 r  mult1/out_carry_i_3__0/O
                         net (fo=1, routed)           0.000    12.127    mult1/out_carry_i_3__0_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.660 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.660    mult1/out_carry_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.777 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.777    mult1/out_carry__0_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.894 r  mult1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.894    mult1/out_carry__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.209 r  mult1/out_carry__2/O[3]
                         net (fo=1, routed)           0.347    13.556    fsm2/out__3_0[15]
    SLICE_X21Y32         LUT6 (Prop_lut6_I5_O)        0.307    13.863 r  fsm2/out_i_1__1/O
                         net (fo=1, routed)           0.390    14.253    mult2/mult2_left[31]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_B[14]_P[0])
                                                      3.656    17.909 r  mult2/out/P[0]
                         net (fo=1, routed)           1.139    19.048    mult2/out_n_105
    SLICE_X31Y33         LUT2 (Prop_lut2_I1_O)        0.124    19.172 r  mult2/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    19.172    mult2/out_carry_i_3__1_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.722 r  mult2/out_carry/CO[3]
                         net (fo=1, routed)           0.000    19.722    mult2/out_carry_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.056 r  mult2/out_carry__0/O[1]
                         net (fo=2, routed)           0.444    20.500    fsm2/out__3[4]
    SLICE_X29Y33         LUT6 (Prop_lut6_I5_O)        0.303    20.803 r  fsm2/out_carry__4_i_3/O
                         net (fo=1, routed)           0.334    21.137    add1/add1_left[21]
    SLICE_X30Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.657 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.657    add1/out_carry__4_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.774 r  add1/out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.774    add1/out_carry__5_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.993 r  add1/out_carry__6/O[0]
                         net (fo=1, routed)           0.000    21.993    CWrite10/add1_out[28]
    SLICE_X30Y36         FDRE                                         r  CWrite10/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=416, unset)          0.924     7.924    CWrite10/clk
    SLICE_X30Y36         FDRE                                         r  CWrite10/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X30Y36         FDRE (Setup_fdre_C_D)        0.109     7.998    CWrite10/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -21.993    
  -------------------------------------------------------------------
                         slack                                -13.995    

Slack (VIOLATED) :        -13.982ns  (required time - arrival time)
  Source:                 fsm6/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        21.007ns  (logic 13.964ns (66.474%)  route 7.043ns (33.526%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=3 LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.973     0.973    fsm6/clk
    SLICE_X23Y22         FDRE                                         r  fsm6/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  fsm6/out_reg[1]/Q
                         net (fo=9, routed)           0.661     2.053    fsm6/fsm6_out[1]
    SLICE_X23Y21         LUT5 (Prop_lut5_I1_O)        0.296     2.349 f  fsm6/C_addr0[3]_INST_0_i_10/O
                         net (fo=9, routed)           0.166     2.515    fsm5/out_reg[3]
    SLICE_X23Y21         LUT6 (Prop_lut6_I1_O)        0.124     2.639 r  fsm5/out[31]_i_6__3/O
                         net (fo=5, routed)           0.988     3.627    fsm3/out_reg[31]_4
    SLICE_X21Y24         LUT6 (Prop_lut6_I0_O)        0.124     3.751 f  fsm3/C_addr0[3]_INST_0_i_6/O
                         net (fo=70, routed)          0.913     4.664    fsm2/out_reg[31]_1
    SLICE_X20Y27         LUT6 (Prop_lut6_I2_O)        0.124     4.788 r  fsm2/out__0_i_4__1/O
                         net (fo=1, routed)           0.583     5.371    mult1/mult1_left[13]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     9.407 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.409    mult1/out__0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.927 r  mult1/out__1/P[0]
                         net (fo=2, routed)           1.076    12.003    mult1/out__1_n_105
    SLICE_X20Y29         LUT2 (Prop_lut2_I0_O)        0.124    12.127 r  mult1/out_carry_i_3__0/O
                         net (fo=1, routed)           0.000    12.127    mult1/out_carry_i_3__0_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.660 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.660    mult1/out_carry_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.777 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.777    mult1/out_carry__0_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.894 r  mult1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.894    mult1/out_carry__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.209 r  mult1/out_carry__2/O[3]
                         net (fo=1, routed)           0.347    13.556    fsm2/out__3_0[15]
    SLICE_X21Y32         LUT6 (Prop_lut6_I5_O)        0.307    13.863 r  fsm2/out_i_1__1/O
                         net (fo=1, routed)           0.390    14.253    mult2/mult2_left[31]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_B[14]_P[0])
                                                      3.656    17.909 r  mult2/out/P[0]
                         net (fo=1, routed)           1.139    19.048    mult2/out_n_105
    SLICE_X31Y33         LUT2 (Prop_lut2_I1_O)        0.124    19.172 r  mult2/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    19.172    mult2/out_carry_i_3__1_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.722 r  mult2/out_carry/CO[3]
                         net (fo=1, routed)           0.000    19.722    mult2/out_carry_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.056 r  mult2/out_carry__0/O[1]
                         net (fo=2, routed)           0.444    20.500    fsm2/out__3[4]
    SLICE_X29Y33         LUT6 (Prop_lut6_I5_O)        0.303    20.803 r  fsm2/out_carry__4_i_3/O
                         net (fo=1, routed)           0.334    21.137    add1/add1_left[21]
    SLICE_X30Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.657 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.657    add1/out_carry__4_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.980 r  add1/out_carry__5/O[1]
                         net (fo=1, routed)           0.000    21.980    CWrite10/add1_out[25]
    SLICE_X30Y35         FDRE                                         r  CWrite10/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=416, unset)          0.924     7.924    CWrite10/clk
    SLICE_X30Y35         FDRE                                         r  CWrite10/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X30Y35         FDRE (Setup_fdre_C_D)        0.109     7.998    CWrite10/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -21.980    
  -------------------------------------------------------------------
                         slack                                -13.982    

Slack (VIOLATED) :        -13.974ns  (required time - arrival time)
  Source:                 fsm6/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        20.999ns  (logic 13.956ns (66.461%)  route 7.043ns (33.539%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=3 LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.973     0.973    fsm6/clk
    SLICE_X23Y22         FDRE                                         r  fsm6/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  fsm6/out_reg[1]/Q
                         net (fo=9, routed)           0.661     2.053    fsm6/fsm6_out[1]
    SLICE_X23Y21         LUT5 (Prop_lut5_I1_O)        0.296     2.349 f  fsm6/C_addr0[3]_INST_0_i_10/O
                         net (fo=9, routed)           0.166     2.515    fsm5/out_reg[3]
    SLICE_X23Y21         LUT6 (Prop_lut6_I1_O)        0.124     2.639 r  fsm5/out[31]_i_6__3/O
                         net (fo=5, routed)           0.988     3.627    fsm3/out_reg[31]_4
    SLICE_X21Y24         LUT6 (Prop_lut6_I0_O)        0.124     3.751 f  fsm3/C_addr0[3]_INST_0_i_6/O
                         net (fo=70, routed)          0.913     4.664    fsm2/out_reg[31]_1
    SLICE_X20Y27         LUT6 (Prop_lut6_I2_O)        0.124     4.788 r  fsm2/out__0_i_4__1/O
                         net (fo=1, routed)           0.583     5.371    mult1/mult1_left[13]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     9.407 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.409    mult1/out__0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.927 r  mult1/out__1/P[0]
                         net (fo=2, routed)           1.076    12.003    mult1/out__1_n_105
    SLICE_X20Y29         LUT2 (Prop_lut2_I0_O)        0.124    12.127 r  mult1/out_carry_i_3__0/O
                         net (fo=1, routed)           0.000    12.127    mult1/out_carry_i_3__0_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.660 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.660    mult1/out_carry_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.777 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.777    mult1/out_carry__0_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.894 r  mult1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.894    mult1/out_carry__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.209 r  mult1/out_carry__2/O[3]
                         net (fo=1, routed)           0.347    13.556    fsm2/out__3_0[15]
    SLICE_X21Y32         LUT6 (Prop_lut6_I5_O)        0.307    13.863 r  fsm2/out_i_1__1/O
                         net (fo=1, routed)           0.390    14.253    mult2/mult2_left[31]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_B[14]_P[0])
                                                      3.656    17.909 r  mult2/out/P[0]
                         net (fo=1, routed)           1.139    19.048    mult2/out_n_105
    SLICE_X31Y33         LUT2 (Prop_lut2_I1_O)        0.124    19.172 r  mult2/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    19.172    mult2/out_carry_i_3__1_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.722 r  mult2/out_carry/CO[3]
                         net (fo=1, routed)           0.000    19.722    mult2/out_carry_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.056 r  mult2/out_carry__0/O[1]
                         net (fo=2, routed)           0.444    20.500    fsm2/out__3[4]
    SLICE_X29Y33         LUT6 (Prop_lut6_I5_O)        0.303    20.803 r  fsm2/out_carry__4_i_3/O
                         net (fo=1, routed)           0.334    21.137    add1/add1_left[21]
    SLICE_X30Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.657 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.657    add1/out_carry__4_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.972 r  add1/out_carry__5/O[3]
                         net (fo=1, routed)           0.000    21.972    CWrite10/add1_out[27]
    SLICE_X30Y35         FDRE                                         r  CWrite10/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=416, unset)          0.924     7.924    CWrite10/clk
    SLICE_X30Y35         FDRE                                         r  CWrite10/out_reg[27]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X30Y35         FDRE (Setup_fdre_C_D)        0.109     7.998    CWrite10/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -21.972    
  -------------------------------------------------------------------
                         slack                                -13.974    

Slack (VIOLATED) :        -13.898ns  (required time - arrival time)
  Source:                 fsm6/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        20.923ns  (logic 13.880ns (66.339%)  route 7.043ns (33.661%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=3 LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.973     0.973    fsm6/clk
    SLICE_X23Y22         FDRE                                         r  fsm6/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  fsm6/out_reg[1]/Q
                         net (fo=9, routed)           0.661     2.053    fsm6/fsm6_out[1]
    SLICE_X23Y21         LUT5 (Prop_lut5_I1_O)        0.296     2.349 f  fsm6/C_addr0[3]_INST_0_i_10/O
                         net (fo=9, routed)           0.166     2.515    fsm5/out_reg[3]
    SLICE_X23Y21         LUT6 (Prop_lut6_I1_O)        0.124     2.639 r  fsm5/out[31]_i_6__3/O
                         net (fo=5, routed)           0.988     3.627    fsm3/out_reg[31]_4
    SLICE_X21Y24         LUT6 (Prop_lut6_I0_O)        0.124     3.751 f  fsm3/C_addr0[3]_INST_0_i_6/O
                         net (fo=70, routed)          0.913     4.664    fsm2/out_reg[31]_1
    SLICE_X20Y27         LUT6 (Prop_lut6_I2_O)        0.124     4.788 r  fsm2/out__0_i_4__1/O
                         net (fo=1, routed)           0.583     5.371    mult1/mult1_left[13]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     9.407 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.409    mult1/out__0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.927 r  mult1/out__1/P[0]
                         net (fo=2, routed)           1.076    12.003    mult1/out__1_n_105
    SLICE_X20Y29         LUT2 (Prop_lut2_I0_O)        0.124    12.127 r  mult1/out_carry_i_3__0/O
                         net (fo=1, routed)           0.000    12.127    mult1/out_carry_i_3__0_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.660 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.660    mult1/out_carry_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.777 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.777    mult1/out_carry__0_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.894 r  mult1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.894    mult1/out_carry__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.209 r  mult1/out_carry__2/O[3]
                         net (fo=1, routed)           0.347    13.556    fsm2/out__3_0[15]
    SLICE_X21Y32         LUT6 (Prop_lut6_I5_O)        0.307    13.863 r  fsm2/out_i_1__1/O
                         net (fo=1, routed)           0.390    14.253    mult2/mult2_left[31]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_B[14]_P[0])
                                                      3.656    17.909 r  mult2/out/P[0]
                         net (fo=1, routed)           1.139    19.048    mult2/out_n_105
    SLICE_X31Y33         LUT2 (Prop_lut2_I1_O)        0.124    19.172 r  mult2/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    19.172    mult2/out_carry_i_3__1_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.722 r  mult2/out_carry/CO[3]
                         net (fo=1, routed)           0.000    19.722    mult2/out_carry_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.056 r  mult2/out_carry__0/O[1]
                         net (fo=2, routed)           0.444    20.500    fsm2/out__3[4]
    SLICE_X29Y33         LUT6 (Prop_lut6_I5_O)        0.303    20.803 r  fsm2/out_carry__4_i_3/O
                         net (fo=1, routed)           0.334    21.137    add1/add1_left[21]
    SLICE_X30Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.657 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.657    add1/out_carry__4_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.896 r  add1/out_carry__5/O[2]
                         net (fo=1, routed)           0.000    21.896    CWrite10/add1_out[26]
    SLICE_X30Y35         FDRE                                         r  CWrite10/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=416, unset)          0.924     7.924    CWrite10/clk
    SLICE_X30Y35         FDRE                                         r  CWrite10/out_reg[26]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X30Y35         FDRE (Setup_fdre_C_D)        0.109     7.998    CWrite10/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -21.896    
  -------------------------------------------------------------------
                         slack                                -13.898    

Slack (VIOLATED) :        -13.878ns  (required time - arrival time)
  Source:                 fsm6/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        20.903ns  (logic 13.860ns (66.307%)  route 7.043ns (33.693%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=3 LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.973     0.973    fsm6/clk
    SLICE_X23Y22         FDRE                                         r  fsm6/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  fsm6/out_reg[1]/Q
                         net (fo=9, routed)           0.661     2.053    fsm6/fsm6_out[1]
    SLICE_X23Y21         LUT5 (Prop_lut5_I1_O)        0.296     2.349 f  fsm6/C_addr0[3]_INST_0_i_10/O
                         net (fo=9, routed)           0.166     2.515    fsm5/out_reg[3]
    SLICE_X23Y21         LUT6 (Prop_lut6_I1_O)        0.124     2.639 r  fsm5/out[31]_i_6__3/O
                         net (fo=5, routed)           0.988     3.627    fsm3/out_reg[31]_4
    SLICE_X21Y24         LUT6 (Prop_lut6_I0_O)        0.124     3.751 f  fsm3/C_addr0[3]_INST_0_i_6/O
                         net (fo=70, routed)          0.913     4.664    fsm2/out_reg[31]_1
    SLICE_X20Y27         LUT6 (Prop_lut6_I2_O)        0.124     4.788 r  fsm2/out__0_i_4__1/O
                         net (fo=1, routed)           0.583     5.371    mult1/mult1_left[13]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     9.407 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.409    mult1/out__0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.927 r  mult1/out__1/P[0]
                         net (fo=2, routed)           1.076    12.003    mult1/out__1_n_105
    SLICE_X20Y29         LUT2 (Prop_lut2_I0_O)        0.124    12.127 r  mult1/out_carry_i_3__0/O
                         net (fo=1, routed)           0.000    12.127    mult1/out_carry_i_3__0_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.660 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.660    mult1/out_carry_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.777 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.777    mult1/out_carry__0_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.894 r  mult1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.894    mult1/out_carry__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.209 r  mult1/out_carry__2/O[3]
                         net (fo=1, routed)           0.347    13.556    fsm2/out__3_0[15]
    SLICE_X21Y32         LUT6 (Prop_lut6_I5_O)        0.307    13.863 r  fsm2/out_i_1__1/O
                         net (fo=1, routed)           0.390    14.253    mult2/mult2_left[31]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_B[14]_P[0])
                                                      3.656    17.909 r  mult2/out/P[0]
                         net (fo=1, routed)           1.139    19.048    mult2/out_n_105
    SLICE_X31Y33         LUT2 (Prop_lut2_I1_O)        0.124    19.172 r  mult2/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    19.172    mult2/out_carry_i_3__1_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.722 r  mult2/out_carry/CO[3]
                         net (fo=1, routed)           0.000    19.722    mult2/out_carry_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.056 r  mult2/out_carry__0/O[1]
                         net (fo=2, routed)           0.444    20.500    fsm2/out__3[4]
    SLICE_X29Y33         LUT6 (Prop_lut6_I5_O)        0.303    20.803 r  fsm2/out_carry__4_i_3/O
                         net (fo=1, routed)           0.334    21.137    add1/add1_left[21]
    SLICE_X30Y34         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.657 r  add1/out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.657    add1/out_carry__4_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.876 r  add1/out_carry__5/O[0]
                         net (fo=1, routed)           0.000    21.876    CWrite10/add1_out[24]
    SLICE_X30Y35         FDRE                                         r  CWrite10/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=416, unset)          0.924     7.924    CWrite10/clk
    SLICE_X30Y35         FDRE                                         r  CWrite10/out_reg[24]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X30Y35         FDRE (Setup_fdre_C_D)        0.109     7.998    CWrite10/out_reg[24]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -21.876    
  -------------------------------------------------------------------
                         slack                                -13.878    

Slack (VIOLATED) :        -13.749ns  (required time - arrival time)
  Source:                 fsm6/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        20.774ns  (logic 13.731ns (66.098%)  route 7.043ns (33.902%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=3 LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.973     0.973    fsm6/clk
    SLICE_X23Y22         FDRE                                         r  fsm6/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  fsm6/out_reg[1]/Q
                         net (fo=9, routed)           0.661     2.053    fsm6/fsm6_out[1]
    SLICE_X23Y21         LUT5 (Prop_lut5_I1_O)        0.296     2.349 f  fsm6/C_addr0[3]_INST_0_i_10/O
                         net (fo=9, routed)           0.166     2.515    fsm5/out_reg[3]
    SLICE_X23Y21         LUT6 (Prop_lut6_I1_O)        0.124     2.639 r  fsm5/out[31]_i_6__3/O
                         net (fo=5, routed)           0.988     3.627    fsm3/out_reg[31]_4
    SLICE_X21Y24         LUT6 (Prop_lut6_I0_O)        0.124     3.751 f  fsm3/C_addr0[3]_INST_0_i_6/O
                         net (fo=70, routed)          0.913     4.664    fsm2/out_reg[31]_1
    SLICE_X20Y27         LUT6 (Prop_lut6_I2_O)        0.124     4.788 r  fsm2/out__0_i_4__1/O
                         net (fo=1, routed)           0.583     5.371    mult1/mult1_left[13]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     9.407 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.409    mult1/out__0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.927 r  mult1/out__1/P[0]
                         net (fo=2, routed)           1.076    12.003    mult1/out__1_n_105
    SLICE_X20Y29         LUT2 (Prop_lut2_I0_O)        0.124    12.127 r  mult1/out_carry_i_3__0/O
                         net (fo=1, routed)           0.000    12.127    mult1/out_carry_i_3__0_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.660 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.660    mult1/out_carry_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.777 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.777    mult1/out_carry__0_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.894 r  mult1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.894    mult1/out_carry__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.209 r  mult1/out_carry__2/O[3]
                         net (fo=1, routed)           0.347    13.556    fsm2/out__3_0[15]
    SLICE_X21Y32         LUT6 (Prop_lut6_I5_O)        0.307    13.863 r  fsm2/out_i_1__1/O
                         net (fo=1, routed)           0.390    14.253    mult2/mult2_left[31]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_B[14]_P[0])
                                                      3.656    17.909 r  mult2/out/P[0]
                         net (fo=1, routed)           1.139    19.048    mult2/out_n_105
    SLICE_X31Y33         LUT2 (Prop_lut2_I1_O)        0.124    19.172 r  mult2/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    19.172    mult2/out_carry_i_3__1_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.722 r  mult2/out_carry/CO[3]
                         net (fo=1, routed)           0.000    19.722    mult2/out_carry_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.056 r  mult2/out_carry__0/O[1]
                         net (fo=2, routed)           0.444    20.500    fsm2/out__3[4]
    SLICE_X29Y33         LUT6 (Prop_lut6_I5_O)        0.303    20.803 r  fsm2/out_carry__4_i_3/O
                         net (fo=1, routed)           0.334    21.137    add1/add1_left[21]
    SLICE_X30Y34         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610    21.747 r  add1/out_carry__4/O[3]
                         net (fo=1, routed)           0.000    21.747    CWrite10/add1_out[23]
    SLICE_X30Y34         FDRE                                         r  CWrite10/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=416, unset)          0.924     7.924    CWrite10/clk
    SLICE_X30Y34         FDRE                                         r  CWrite10/out_reg[23]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X30Y34         FDRE (Setup_fdre_C_D)        0.109     7.998    CWrite10/out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -21.747    
  -------------------------------------------------------------------
                         slack                                -13.749    

Slack (VIOLATED) :        -13.686ns  (required time - arrival time)
  Source:                 fsm6/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        20.711ns  (logic 13.668ns (65.995%)  route 7.043ns (34.005%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=3 LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.973     0.973    fsm6/clk
    SLICE_X23Y22         FDRE                                         r  fsm6/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  fsm6/out_reg[1]/Q
                         net (fo=9, routed)           0.661     2.053    fsm6/fsm6_out[1]
    SLICE_X23Y21         LUT5 (Prop_lut5_I1_O)        0.296     2.349 f  fsm6/C_addr0[3]_INST_0_i_10/O
                         net (fo=9, routed)           0.166     2.515    fsm5/out_reg[3]
    SLICE_X23Y21         LUT6 (Prop_lut6_I1_O)        0.124     2.639 r  fsm5/out[31]_i_6__3/O
                         net (fo=5, routed)           0.988     3.627    fsm3/out_reg[31]_4
    SLICE_X21Y24         LUT6 (Prop_lut6_I0_O)        0.124     3.751 f  fsm3/C_addr0[3]_INST_0_i_6/O
                         net (fo=70, routed)          0.913     4.664    fsm2/out_reg[31]_1
    SLICE_X20Y27         LUT6 (Prop_lut6_I2_O)        0.124     4.788 r  fsm2/out__0_i_4__1/O
                         net (fo=1, routed)           0.583     5.371    mult1/mult1_left[13]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     9.407 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.409    mult1/out__0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.927 r  mult1/out__1/P[0]
                         net (fo=2, routed)           1.076    12.003    mult1/out__1_n_105
    SLICE_X20Y29         LUT2 (Prop_lut2_I0_O)        0.124    12.127 r  mult1/out_carry_i_3__0/O
                         net (fo=1, routed)           0.000    12.127    mult1/out_carry_i_3__0_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.660 r  mult1/out_carry/CO[3]
                         net (fo=1, routed)           0.000    12.660    mult1/out_carry_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.777 r  mult1/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.777    mult1/out_carry__0_n_0
    SLICE_X20Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.894 r  mult1/out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.894    mult1/out_carry__1_n_0
    SLICE_X20Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.209 r  mult1/out_carry__2/O[3]
                         net (fo=1, routed)           0.347    13.556    fsm2/out__3_0[15]
    SLICE_X21Y32         LUT6 (Prop_lut6_I5_O)        0.307    13.863 r  fsm2/out_i_1__1/O
                         net (fo=1, routed)           0.390    14.253    mult2/mult2_left[31]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_B[14]_P[0])
                                                      3.656    17.909 r  mult2/out/P[0]
                         net (fo=1, routed)           1.139    19.048    mult2/out_n_105
    SLICE_X31Y33         LUT2 (Prop_lut2_I1_O)        0.124    19.172 r  mult2/out_carry_i_3__1/O
                         net (fo=1, routed)           0.000    19.172    mult2/out_carry_i_3__1_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.722 r  mult2/out_carry/CO[3]
                         net (fo=1, routed)           0.000    19.722    mult2/out_carry_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.056 r  mult2/out_carry__0/O[1]
                         net (fo=2, routed)           0.444    20.500    fsm2/out__3[4]
    SLICE_X29Y33         LUT6 (Prop_lut6_I5_O)        0.303    20.803 r  fsm2/out_carry__4_i_3/O
                         net (fo=1, routed)           0.334    21.137    add1/add1_left[21]
    SLICE_X30Y34         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    21.684 r  add1/out_carry__4/O[2]
                         net (fo=1, routed)           0.000    21.684    CWrite10/add1_out[22]
    SLICE_X30Y34         FDRE                                         r  CWrite10/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=416, unset)          0.924     7.924    CWrite10/clk
    SLICE_X30Y34         FDRE                                         r  CWrite10/out_reg[22]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X30Y34         FDRE (Setup_fdre_C_D)        0.109     7.998    CWrite10/out_reg[22]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -21.684    
  -------------------------------------------------------------------
                         slack                                -13.686    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 C_i_j1/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.250ns (75.734%)  route 0.080ns (24.266%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.410     0.410    C_i_j1/clk
    SLICE_X31Y29         FDRE                                         r  C_i_j1/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  C_i_j1/out_reg[3]/Q
                         net (fo=1, routed)           0.080     0.631    mult2/out_reg[3]_2
    SLICE_X30Y29         LUT3 (Prop_lut3_I2_O)        0.045     0.676 r  mult2/out_carry_i_5/O
                         net (fo=1, routed)           0.000     0.676    add1/S[3]
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.740 r  add1/out_carry/O[3]
                         net (fo=1, routed)           0.000     0.740    CWrite10/add1_out[3]
    SLICE_X30Y29         FDRE                                         r  CWrite10/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.432     0.432    CWrite10/clk
    SLICE_X30Y29         FDRE                                         r  CWrite10/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y29         FDRE (Hold_fdre_C_D)         0.134     0.566    CWrite10/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 C_i_j1/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.250ns (75.734%)  route 0.080ns (24.266%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.410     0.410    C_i_j1/clk
    SLICE_X31Y30         FDRE                                         r  C_i_j1/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  C_i_j1/out_reg[7]/Q
                         net (fo=1, routed)           0.080     0.631    mult2/out_reg[7]_2
    SLICE_X30Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.676 r  mult2/out_carry__0_i_5/O
                         net (fo=1, routed)           0.000     0.676    add1/out_reg[7][3]
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.740 r  add1/out_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.740    CWrite10/add1_out[7]
    SLICE_X30Y30         FDRE                                         r  CWrite10/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.432     0.432    CWrite10/clk
    SLICE_X30Y30         FDRE                                         r  CWrite10/out_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y30         FDRE (Hold_fdre_C_D)         0.134     0.566    CWrite10/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 i0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.189%)  route 0.120ns (38.811%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.410     0.410    i0/clk
    SLICE_X24Y30         FDRE                                         r  i0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  i0/out_reg[0]/Q
                         net (fo=8, routed)           0.120     0.671    i0/Q[0]
    SLICE_X25Y30         LUT5 (Prop_lut5_I2_O)        0.048     0.719 r  i0/out[3]_i_2__5/O
                         net (fo=1, routed)           0.000     0.719    i0/i0_in[3]
    SLICE_X25Y30         FDRE                                         r  i0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.432     0.432    i0/clk
    SLICE_X25Y30         FDRE                                         r  i0/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X25Y30         FDRE (Hold_fdre_C_D)         0.107     0.539    i0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.719    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 C_i_j1/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.251ns (73.801%)  route 0.089ns (26.199%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.410     0.410    C_i_j1/clk
    SLICE_X31Y36         FDRE                                         r  C_i_j1/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  C_i_j1/out_reg[30]/Q
                         net (fo=1, routed)           0.089     0.640    mult2/out_reg[31]_1
    SLICE_X30Y36         LUT3 (Prop_lut3_I2_O)        0.045     0.685 r  mult2/out_carry__6_i_5/O
                         net (fo=1, routed)           0.000     0.685    add1/out_reg[31][2]
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.750 r  add1/out_carry__6/O[2]
                         net (fo=1, routed)           0.000     0.750    CWrite10/add1_out[30]
    SLICE_X30Y36         FDRE                                         r  CWrite10/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.432     0.432    CWrite10/clk
    SLICE_X30Y36         FDRE                                         r  CWrite10/out_reg[30]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y36         FDRE (Hold_fdre_C_D)         0.134     0.566    CWrite10/out_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.750    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 C_i_j1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.256ns (74.613%)  route 0.087ns (25.387%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.410     0.410    C_i_j1/clk
    SLICE_X31Y29         FDRE                                         r  C_i_j1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  C_i_j1/out_reg[0]/Q
                         net (fo=1, routed)           0.087     0.638    mult2/out_reg[3]
    SLICE_X30Y29         LUT3 (Prop_lut3_I2_O)        0.045     0.683 r  mult2/out_carry_i_8/O
                         net (fo=1, routed)           0.000     0.683    add1/S[0]
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.753 r  add1/out_carry/O[0]
                         net (fo=1, routed)           0.000     0.753    CWrite10/add1_out[0]
    SLICE_X30Y29         FDRE                                         r  CWrite10/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.432     0.432    CWrite10/clk
    SLICE_X30Y29         FDRE                                         r  CWrite10/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y29         FDRE (Hold_fdre_C_D)         0.134     0.566    CWrite10/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 C_i_j1/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.256ns (74.613%)  route 0.087ns (25.387%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.410     0.410    C_i_j1/clk
    SLICE_X31Y32         FDRE                                         r  C_i_j1/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  C_i_j1/out_reg[12]/Q
                         net (fo=1, routed)           0.087     0.638    mult2/out_reg[15]
    SLICE_X30Y32         LUT3 (Prop_lut3_I2_O)        0.045     0.683 r  mult2/out_carry__2_i_8/O
                         net (fo=1, routed)           0.000     0.683    add1/out_reg[15][0]
    SLICE_X30Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.753 r  add1/out_carry__2/O[0]
                         net (fo=1, routed)           0.000     0.753    CWrite10/add1_out[12]
    SLICE_X30Y32         FDRE                                         r  CWrite10/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.432     0.432    CWrite10/clk
    SLICE_X30Y32         FDRE                                         r  CWrite10/out_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y32         FDRE (Hold_fdre_C_D)         0.134     0.566    CWrite10/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 C_i_j1/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.256ns (74.613%)  route 0.087ns (25.387%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.410     0.410    C_i_j1/clk
    SLICE_X31Y30         FDRE                                         r  C_i_j1/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  C_i_j1/out_reg[4]/Q
                         net (fo=1, routed)           0.087     0.638    mult2/out_reg[7]
    SLICE_X30Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.683 r  mult2/out_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.683    add1/out_reg[7][0]
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.753 r  add1/out_carry__0/O[0]
                         net (fo=1, routed)           0.000     0.753    CWrite10/add1_out[4]
    SLICE_X30Y30         FDRE                                         r  CWrite10/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.432     0.432    CWrite10/clk
    SLICE_X30Y30         FDRE                                         r  CWrite10/out_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y30         FDRE (Hold_fdre_C_D)         0.134     0.566    CWrite10/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 i0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.610%)  route 0.121ns (39.390%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.410     0.410    i0/clk
    SLICE_X24Y30         FDRE                                         r  i0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  i0/out_reg[0]/Q
                         net (fo=8, routed)           0.121     0.672    i0/Q[0]
    SLICE_X25Y30         LUT3 (Prop_lut3_I1_O)        0.045     0.717 r  i0/out[1]_i_1__2/O
                         net (fo=1, routed)           0.000     0.717    i0/i0_in[1]
    SLICE_X25Y30         FDRE                                         r  i0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.432     0.432    i0/clk
    SLICE_X25Y30         FDRE                                         r  i0/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X25Y30         FDRE (Hold_fdre_C_D)         0.092     0.524    i0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.717    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 i0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.808%)  route 0.120ns (39.192%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.410     0.410    i0/clk
    SLICE_X24Y30         FDRE                                         r  i0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  i0/out_reg[0]/Q
                         net (fo=8, routed)           0.120     0.671    i0/Q[0]
    SLICE_X25Y30         LUT4 (Prop_lut4_I2_O)        0.045     0.716 r  i0/out[2]_i_1__2/O
                         net (fo=1, routed)           0.000     0.716    i0/i0_in[2]
    SLICE_X25Y30         FDRE                                         r  i0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.432     0.432    i0/clk
    SLICE_X25Y30         FDRE                                         r  i0/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X25Y30         FDRE (Hold_fdre_C_D)         0.091     0.523    i0/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.716    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 C_i_j1/out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.250ns (68.988%)  route 0.112ns (31.012%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.410     0.410    C_i_j1/clk
    SLICE_X31Y33         FDRE                                         r  C_i_j1/out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  C_i_j1/out_reg[19]/Q
                         net (fo=1, routed)           0.112     0.664    mult2/out_reg[19]_3
    SLICE_X30Y33         LUT3 (Prop_lut3_I2_O)        0.045     0.709 r  mult2/out_carry__3_i_5/O
                         net (fo=1, routed)           0.000     0.709    add1/out_reg[19][3]
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.773 r  add1/out_carry__3/O[3]
                         net (fo=1, routed)           0.000     0.773    CWrite10/add1_out[19]
    SLICE_X30Y33         FDRE                                         r  CWrite10/out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=416, unset)          0.432     0.432    CWrite10/clk
    SLICE_X30Y33         FDRE                                         r  CWrite10/out_reg[19]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y33         FDRE (Hold_fdre_C_D)         0.134     0.566    CWrite10/out_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X29Y30  ARead00/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X28Y29  ARead00/out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X22Y21  ARead00/out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X23Y20  ARead00/out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X22Y21  ARead00/out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X22Y21  ARead00/out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X23Y21  ARead00/out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X23Y21  ARead00/out_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X29Y30  ARead00/out_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X29Y30  ARead00/out_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X29Y30  ARead00/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X28Y29  ARead00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X22Y21  ARead00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X23Y20  ARead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X22Y21  ARead00/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X22Y21  ARead00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X23Y21  ARead00/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X23Y21  ARead00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X29Y30  ARead00/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X29Y30  ARead00/out_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X29Y30  ARead00/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X28Y29  ARead00/out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X22Y21  ARead00/out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X23Y20  ARead00/out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X22Y21  ARead00/out_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X22Y21  ARead00/out_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X23Y21  ARead00/out_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X23Y21  ARead00/out_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X29Y30  ARead00/out_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X29Y30  ARead00/out_reg[18]/C



