Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Thu Mar 13 18:53:44 2025
| Host              : finn-container running 64-bit Ubuntu 22.04.1 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx
| Design            : top_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                                  Violations  
--------  --------  -------------------------------------------  ----------  
LUTAR-1   Warning   LUT drives async reset alert                 3           
ULMTCS-1  Warning   Control Sets use limits recommend reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.318        0.000                      0               601583        0.009        0.000                      0               601583        3.500        0.000                       0                179188  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            2.318        0.000                      0               601487        0.009        0.000                      0               601487        3.500        0.000                       0                179188  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.616        0.000                      0                   96        0.204        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        2.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.318ns  (required time - arrival time)
  Source:                 top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/XCount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.110ns  (logic 0.229ns (3.221%)  route 6.881ns (96.779%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.770ns = ( 11.770 - 10.000 ) 
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.027ns (routing 0.569ns, distribution 1.458ns)
  Clock Net Delay (Destination): 1.602ns (routing 0.512ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      2.027     2.235    top_i/rst_zynq_ps_100M/U0/slowest_sync_clk
    SLICE_X2Y242         FDRE                                         r  top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y242         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.314 f  top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=2452, routed)        6.527     8.841    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X62Y4          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     8.991 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/XCount[7]_i_1__6/O
                         net (fo=8, routed)           0.354     9.345    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/xclr
    SLICE_X60Y4          FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/XCount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.602    11.770    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/ap_clk
    SLICE_X60Y4          FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/XCount_reg[0]/C
                         clock pessimism              0.097    11.867    
                         clock uncertainty           -0.130    11.738    
    SLICE_X60Y4          FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.074    11.664    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/XCount_reg[0]
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                  2.318    

Slack (MET) :             2.318ns  (required time - arrival time)
  Source:                 top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/XCount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.110ns  (logic 0.229ns (3.221%)  route 6.881ns (96.779%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.770ns = ( 11.770 - 10.000 ) 
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.027ns (routing 0.569ns, distribution 1.458ns)
  Clock Net Delay (Destination): 1.602ns (routing 0.512ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      2.027     2.235    top_i/rst_zynq_ps_100M/U0/slowest_sync_clk
    SLICE_X2Y242         FDRE                                         r  top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y242         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.314 f  top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=2452, routed)        6.527     8.841    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X62Y4          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     8.991 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/XCount[7]_i_1__6/O
                         net (fo=8, routed)           0.354     9.345    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/xclr
    SLICE_X60Y4          FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/XCount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.602    11.770    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/ap_clk
    SLICE_X60Y4          FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/XCount_reg[6]/C
                         clock pessimism              0.097    11.867    
                         clock uncertainty           -0.130    11.738    
    SLICE_X60Y4          FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.074    11.664    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/XCount_reg[6]
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                  2.318    

Slack (MET) :             2.318ns  (required time - arrival time)
  Source:                 top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/XCount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.110ns  (logic 0.229ns (3.221%)  route 6.881ns (96.779%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.770ns = ( 11.770 - 10.000 ) 
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.027ns (routing 0.569ns, distribution 1.458ns)
  Clock Net Delay (Destination): 1.602ns (routing 0.512ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      2.027     2.235    top_i/rst_zynq_ps_100M/U0/slowest_sync_clk
    SLICE_X2Y242         FDRE                                         r  top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y242         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.314 f  top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=2452, routed)        6.527     8.841    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X62Y4          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     8.991 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/XCount[7]_i_1__6/O
                         net (fo=8, routed)           0.354     9.345    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/xclr
    SLICE_X60Y4          FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/XCount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.602    11.770    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/ap_clk
    SLICE_X60Y4          FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/XCount_reg[7]/C
                         clock pessimism              0.097    11.867    
                         clock uncertainty           -0.130    11.738    
    SLICE_X60Y4          FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.074    11.664    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/XCount_reg[7]
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                  2.318    

Slack (MET) :             2.398ns  (required time - arrival time)
  Source:                 top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/XCount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.050ns  (logic 0.229ns (3.248%)  route 6.821ns (96.752%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.790ns = ( 11.790 - 10.000 ) 
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.027ns (routing 0.569ns, distribution 1.458ns)
  Clock Net Delay (Destination): 1.622ns (routing 0.512ns, distribution 1.110ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      2.027     2.235    top_i/rst_zynq_ps_100M/U0/slowest_sync_clk
    SLICE_X2Y242         FDRE                                         r  top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y242         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.314 f  top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=2452, routed)        6.527     8.841    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X62Y4          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     8.991 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/XCount[7]_i_1__6/O
                         net (fo=8, routed)           0.294     9.285    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/xclr
    SLICE_X63Y4          FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/XCount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.622    11.790    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/ap_clk
    SLICE_X63Y4          FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/XCount_reg[5]/C
                         clock pessimism              0.097    11.887    
                         clock uncertainty           -0.130    11.757    
    SLICE_X63Y4          FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.074    11.683    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/XCount_reg[5]
  -------------------------------------------------------------------
                         required time                         11.683    
                         arrival time                          -9.285    
  -------------------------------------------------------------------
                         slack                                  2.398    

Slack (MET) :             2.469ns  (required time - arrival time)
  Source:                 top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/XCount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 0.229ns (3.281%)  route 6.751ns (96.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.791ns = ( 11.791 - 10.000 ) 
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.027ns (routing 0.569ns, distribution 1.458ns)
  Clock Net Delay (Destination): 1.623ns (routing 0.512ns, distribution 1.111ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      2.027     2.235    top_i/rst_zynq_ps_100M/U0/slowest_sync_clk
    SLICE_X2Y242         FDRE                                         r  top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y242         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.314 f  top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=2452, routed)        6.527     8.841    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X62Y4          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     8.991 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/XCount[7]_i_1__6/O
                         net (fo=8, routed)           0.224     9.215    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/xclr
    SLICE_X65Y4          FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/XCount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.623    11.791    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/ap_clk
    SLICE_X65Y4          FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/XCount_reg[1]/C
                         clock pessimism              0.097    11.888    
                         clock uncertainty           -0.130    11.759    
    SLICE_X65Y4          FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074    11.685    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/XCount_reg[1]
  -------------------------------------------------------------------
                         required time                         11.685    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                  2.469    

Slack (MET) :             2.469ns  (required time - arrival time)
  Source:                 top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/XCount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 0.229ns (3.281%)  route 6.751ns (96.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.791ns = ( 11.791 - 10.000 ) 
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.027ns (routing 0.569ns, distribution 1.458ns)
  Clock Net Delay (Destination): 1.623ns (routing 0.512ns, distribution 1.111ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      2.027     2.235    top_i/rst_zynq_ps_100M/U0/slowest_sync_clk
    SLICE_X2Y242         FDRE                                         r  top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y242         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.314 f  top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=2452, routed)        6.527     8.841    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X62Y4          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     8.991 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/XCount[7]_i_1__6/O
                         net (fo=8, routed)           0.224     9.215    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/xclr
    SLICE_X65Y4          FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/XCount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.623    11.791    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/ap_clk
    SLICE_X65Y4          FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/XCount_reg[2]/C
                         clock pessimism              0.097    11.888    
                         clock uncertainty           -0.130    11.759    
    SLICE_X65Y4          FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074    11.685    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/XCount_reg[2]
  -------------------------------------------------------------------
                         required time                         11.685    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                  2.469    

Slack (MET) :             2.469ns  (required time - arrival time)
  Source:                 top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/XCount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 0.229ns (3.281%)  route 6.751ns (96.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.791ns = ( 11.791 - 10.000 ) 
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.027ns (routing 0.569ns, distribution 1.458ns)
  Clock Net Delay (Destination): 1.623ns (routing 0.512ns, distribution 1.111ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      2.027     2.235    top_i/rst_zynq_ps_100M/U0/slowest_sync_clk
    SLICE_X2Y242         FDRE                                         r  top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y242         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.314 f  top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=2452, routed)        6.527     8.841    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X62Y4          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     8.991 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/XCount[7]_i_1__6/O
                         net (fo=8, routed)           0.224     9.215    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/xclr
    SLICE_X65Y4          FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/XCount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.623    11.791    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/ap_clk
    SLICE_X65Y4          FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/XCount_reg[3]/C
                         clock pessimism              0.097    11.888    
                         clock uncertainty           -0.130    11.759    
    SLICE_X65Y4          FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074    11.685    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/XCount_reg[3]
  -------------------------------------------------------------------
                         required time                         11.685    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                  2.469    

Slack (MET) :             2.469ns  (required time - arrival time)
  Source:                 top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/XCount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 0.229ns (3.281%)  route 6.751ns (96.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.791ns = ( 11.791 - 10.000 ) 
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.027ns (routing 0.569ns, distribution 1.458ns)
  Clock Net Delay (Destination): 1.623ns (routing 0.512ns, distribution 1.111ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      2.027     2.235    top_i/rst_zynq_ps_100M/U0/slowest_sync_clk
    SLICE_X2Y242         FDRE                                         r  top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y242         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.314 f  top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=2452, routed)        6.527     8.841    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X62Y4          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     8.991 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/XCount[7]_i_1__6/O
                         net (fo=8, routed)           0.224     9.215    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/xclr
    SLICE_X65Y4          FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/XCount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.623    11.791    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/ap_clk
    SLICE_X65Y4          FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/XCount_reg[4]/C
                         clock pessimism              0.097    11.888    
                         clock uncertainty           -0.130    11.759    
    SLICE_X65Y4          FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.074    11.685    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_2/inst/impl/padding/XCount_reg[4]
  -------------------------------------------------------------------
                         required time                         11.685    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                  2.469    

Slack (MET) :             2.491ns  (required time - arrival time)
  Source:                 top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_20/inst/impl/padding/B_reg[dat][108]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.995ns  (logic 0.225ns (3.216%)  route 6.770ns (96.784%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.730ns = ( 11.730 - 10.000 ) 
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.027ns (routing 0.569ns, distribution 1.458ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.512ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      2.027     2.235    top_i/rst_zynq_ps_100M/U0/slowest_sync_clk
    SLICE_X2Y242         FDRE                                         r  top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y242         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.314 f  top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=2452, routed)        6.720     9.035    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_20/inst/impl/padding/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X59Y176        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     9.181 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_20/inst/impl/padding/B[dat][108]_i_1__5/O
                         net (fo=1, routed)           0.050     9.231    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_20/inst/impl/padding/B[dat][108]_i_1__5_n_3
    SLICE_X59Y176        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_20/inst/impl/padding/B_reg[dat][108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.562    11.730    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_20/inst/impl/padding/ap_clk
    SLICE_X59Y176        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_20/inst/impl/padding/B_reg[dat][108]/C
                         clock pessimism              0.097    11.827    
                         clock uncertainty           -0.130    11.697    
    SLICE_X59Y176        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.722    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_20/inst/impl/padding/B_reg[dat][108]
  -------------------------------------------------------------------
                         required time                         11.722    
                         arrival time                          -9.231    
  -------------------------------------------------------------------
                         slack                                  2.491    

Slack (MET) :             2.517ns  (required time - arrival time)
  Source:                 top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_240/inst/impl/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.214ns  (logic 0.303ns (4.200%)  route 6.911ns (95.800%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.974ns = ( 11.974 - 10.000 ) 
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.027ns (routing 0.569ns, distribution 1.458ns)
  Clock Net Delay (Destination): 1.806ns (routing 0.512ns, distribution 1.294ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      2.027     2.235    top_i/rst_zynq_ps_100M/U0/slowest_sync_clk
    SLICE_X2Y242         FDRE                                         r  top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y242         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.314 r  top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=2452, routed)        6.274     8.588    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_26/inst/impl/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X99Y17         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     8.677 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_26/inst/impl/FSM_sequential_state[0]_i_3__33/O
                         net (fo=2, routed)           0.287     8.964    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_240/inst/impl/StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_26_out_V_TVALID
    SLICE_X95Y15         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036     9.000 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_240/inst/impl/FSM_sequential_state[1]_i_2__81/O
                         net (fo=1, routed)           0.146     9.146    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_240/inst/impl/FSM_sequential_state[1]_i_2__81_n_3
    SLICE_X96Y14         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     9.245 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_240/inst/impl/FSM_sequential_state[1]_i_1__81/O
                         net (fo=1, routed)           0.204     9.449    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_240/inst/impl/FSM_sequential_state[1]_i_1__81_n_3
    SLICE_X96Y14         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_240/inst/impl/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.806    11.974    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_240/inst/impl/ap_clk
    SLICE_X96Y14         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_240/inst/impl/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.097    12.071    
                         clock uncertainty           -0.130    11.942    
    SLICE_X96Y14         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    11.967    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_240/inst/impl/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.967    
                         arrival time                          -9.449    
  -------------------------------------------------------------------
                         slack                                  2.517    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_51/inst/impl/core/genUp.ADat_reg[26][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_51/inst/impl/core/genUp.ADat_reg[25][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.058ns (44.429%)  route 0.073ns (55.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Net Delay (Source):      1.685ns (routing 0.512ns, distribution 1.173ns)
  Clock Net Delay (Destination): 1.929ns (routing 0.569ns, distribution 1.360ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.685     1.853    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_51/inst/impl/core/ap_clk
    SLICE_X38Y298        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_51/inst/impl/core/genUp.ADat_reg[26][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y298        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.911 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_51/inst/impl/core/genUp.ADat_reg[26][2]/Q
                         net (fo=3, routed)           0.073     1.983    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_51/inst/impl/core/in[158]
    SLICE_X38Y297        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_51/inst/impl/core/genUp.ADat_reg[25][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.929     2.137    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_51/inst/impl/core/ap_clk
    SLICE_X38Y297        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_51/inst/impl/core/genUp.ADat_reg[25][2]/C
                         clock pessimism             -0.225     1.912    
    SLICE_X38Y297        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.974    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_51/inst/impl/core/genUp.ADat_reg[25][2]
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_228/inst/impl/srlo_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_21/inst/impl/padding/A_reg[dat][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.059ns (34.800%)  route 0.111ns (65.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Net Delay (Source):      1.686ns (routing 0.512ns, distribution 1.174ns)
  Clock Net Delay (Destination): 1.912ns (routing 0.569ns, distribution 1.343ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.686     1.854    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_228/inst/impl/ap_clk
    SLICE_X76Y159        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_228/inst/impl/srlo_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y159        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.913 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_228/inst/impl/srlo_reg[30]/Q
                         net (fo=2, routed)           0.111     2.023    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_21/inst/impl/padding/Q[30]
    SLICE_X75Y159        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_21/inst/impl/padding/A_reg[dat][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.912     2.120    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_21/inst/impl/padding/ap_clk
    SLICE_X75Y159        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_21/inst/impl/padding/A_reg[dat][30]/C
                         clock pessimism             -0.168     1.952    
    SLICE_X75Y159        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.014    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_21/inst/impl/padding/A_reg[dat][30]
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_21/inst/impl/padding/B_reg[dat][271]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_230/inst/impl/srl_reg[4][271]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.058ns (20.719%)  route 0.222ns (79.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.177ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      1.674ns (routing 0.512ns, distribution 1.162ns)
  Clock Net Delay (Destination): 1.969ns (routing 0.569ns, distribution 1.400ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.674     1.842    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_21/inst/impl/padding/ap_clk
    SLICE_X69Y179        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_21/inst/impl/padding/B_reg[dat][271]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y179        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.900 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_21/inst/impl/padding/B_reg[dat][271]/Q
                         net (fo=2, routed)           0.222     2.122    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_230/inst/impl/in[271]
    SLICE_X70Y182        SRL16E                                       r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_230/inst/impl/srl_reg[4][271]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.969     2.177    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_230/inst/impl/ap_clk
    SLICE_X70Y182        SRL16E                                       r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_230/inst/impl/srl_reg[4][271]_srl5/CLK
                         clock pessimism             -0.097     2.080    
    SLICE_X70Y182        SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.032     2.112    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_230/inst/impl/srl_reg[4][271]_srl5
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.059ns (27.315%)  route 0.157ns (72.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.556ns (routing 0.512ns, distribution 1.044ns)
  Clock Net Delay (Destination): 1.812ns (routing 0.569ns, distribution 1.243ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.556     1.724    top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X51Y69         FDRE                                         r  top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.783 r  top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][2]/Q
                         net (fo=1, routed)           0.157     1.940    top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/DIA0
    SLICE_X53Y69         RAMD32                                       r  top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.812     2.020    top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/WCLK
    SLICE_X53Y69         RAMD32                                       r  top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMA/CLK
                         clock pessimism             -0.164     1.855    
    SLICE_X53Y69         RAMD32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.075     1.930    top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMA
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_19/inst/impl/padding/B_reg[dat][267]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_211/inst/impl/srlo_reg[267]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.080ns (44.208%)  route 0.101ns (55.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      1.742ns (routing 0.512ns, distribution 1.230ns)
  Clock Net Delay (Destination): 1.985ns (routing 0.569ns, distribution 1.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.742     1.910    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_19/inst/impl/padding/ap_clk
    SLICE_X88Y193        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_19/inst/impl/padding/B_reg[dat][267]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y193        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.968 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_19/inst/impl/padding/B_reg[dat][267]/Q
                         net (fo=2, routed)           0.071     2.039    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_211/inst/impl/in[267]
    SLICE_X86Y192        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.022     2.061 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_211/inst/impl/srlo[267]_i_1__10/O
                         net (fo=1, routed)           0.030     2.091    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_211/inst/impl/srlo[267]_i_1__10_n_3
    SLICE_X86Y192        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_211/inst/impl/srlo_reg[267]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.985     2.193    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_211/inst/impl/ap_clk
    SLICE_X86Y192        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_211/inst/impl/srlo_reg[267]/C
                         clock pessimism             -0.172     2.021    
    SLICE_X86Y192        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     2.081    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_211/inst/impl/srlo_reg[267]
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_118/inst/impl/srlo_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_12/StreamingDataflowPartition_1_MVAU_hls_12/inst/regslice_both_in0_V_U/B_V_data_1_payload_B_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.059ns (34.602%)  route 0.112ns (65.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Net Delay (Source):      1.714ns (routing 0.512ns, distribution 1.202ns)
  Clock Net Delay (Destination): 1.953ns (routing 0.569ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.714     1.882    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_118/inst/impl/ap_clk
    SLICE_X34Y350        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_118/inst/impl/srlo_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y350        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.941 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_118/inst/impl/srlo_reg[24]/Q
                         net (fo=2, routed)           0.112     2.052    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_12/StreamingDataflowPartition_1_MVAU_hls_12/inst/regslice_both_in0_V_U/in0_V_TDATA[24]
    SLICE_X35Y350        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_12/StreamingDataflowPartition_1_MVAU_hls_12/inst/regslice_both_in0_V_U/B_V_data_1_payload_B_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.953     2.161    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_12/StreamingDataflowPartition_1_MVAU_hls_12/inst/regslice_both_in0_V_U/ap_clk
    SLICE_X35Y350        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_12/StreamingDataflowPartition_1_MVAU_hls_12/inst/regslice_both_in0_V_U/B_V_data_1_payload_B_reg[24]/C
                         clock pessimism             -0.180     1.981    
    SLICE_X35Y350        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     2.043    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_12/StreamingDataflowPartition_1_MVAU_hls_12/inst/regslice_both_in0_V_U/B_V_data_1_payload_B_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_172/inst/impl/srlo_reg[207]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_16/inst/impl/padding/A_reg[dat][207]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.058ns (43.939%)  route 0.074ns (56.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Net Delay (Source):      1.704ns (routing 0.512ns, distribution 1.192ns)
  Clock Net Delay (Destination): 1.950ns (routing 0.569ns, distribution 1.381ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.704     1.872    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_172/inst/impl/ap_clk
    SLICE_X27Y298        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_172/inst/impl/srlo_reg[207]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y298        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.930 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_172/inst/impl/srlo_reg[207]/Q
                         net (fo=2, routed)           0.074     2.004    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_16/inst/impl/padding/Q[207]
    SLICE_X27Y295        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_16/inst/impl/padding/A_reg[dat][207]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.950     2.158    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_16/inst/impl/padding/ap_clk
    SLICE_X27Y295        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_16/inst/impl/padding/A_reg[dat][207]/C
                         clock pessimism             -0.226     1.932    
    SLICE_X27Y295        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.994    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_16/inst/impl/padding/A_reg[dat][207]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][76]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMD/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.061ns (27.982%)  route 0.157ns (72.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Net Delay (Source):      1.553ns (routing 0.512ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.814ns (routing 0.569ns, distribution 1.245ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.553     1.721    top_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X52Y27         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.782 r  top_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][76]/Q
                         net (fo=1, routed)           0.157     1.939    top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/DID0
    SLICE_X53Y28         RAMD32                                       r  top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.814     2.022    top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/WCLK
    SLICE_X53Y28         RAMD32                                       r  top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMD/CLK
                         clock pessimism             -0.169     1.853    
    SLICE_X53Y28         RAMD32 (Hold_D5LUT_SLICEM_CLK_I)
                                                      0.076     1.929    top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMD
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_112/inst/impl/srlo_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_11/inst/impl/padding/A_reg[dat][45]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.058ns (33.758%)  route 0.114ns (66.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Net Delay (Source):      1.711ns (routing 0.512ns, distribution 1.199ns)
  Clock Net Delay (Destination): 1.951ns (routing 0.569ns, distribution 1.382ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.711     1.879    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_112/inst/impl/ap_clk
    SLICE_X39Y359        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_112/inst/impl/srlo_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y359        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.937 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_112/inst/impl/srlo_reg[45]/Q
                         net (fo=2, routed)           0.114     2.051    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_11/inst/impl/padding/Q[45]
    SLICE_X38Y358        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_11/inst/impl/padding/A_reg[dat][45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.951     2.159    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_11/inst/impl/padding/ap_clk
    SLICE_X38Y358        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_11/inst/impl/padding/A_reg[dat][45]/C
                         clock pessimism             -0.180     1.979    
    SLICE_X38Y358        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.041    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_FMPadding_rtl_11/inst/impl/padding/A_reg[dat][45]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_214/inst/impl/srlo_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_22/StreamingDataflowPartition_1_MVAU_hls_22/inst/regslice_both_in0_V_U/B_V_data_1_payload_A_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.060ns (38.208%)  route 0.097ns (61.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    2.013ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      1.845ns (routing 0.512ns, distribution 1.333ns)
  Clock Net Delay (Destination): 2.077ns (routing 0.569ns, distribution 1.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.845     2.013    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_214/inst/impl/ap_clk
    SLICE_X102Y6         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_214/inst/impl/srlo_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y6         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     2.073 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_214/inst/impl/srlo_reg[9]/Q
                         net (fo=2, routed)           0.097     2.170    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_22/StreamingDataflowPartition_1_MVAU_hls_22/inst/regslice_both_in0_V_U/in0_V_TDATA[9]
    SLICE_X103Y6         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_22/StreamingDataflowPartition_1_MVAU_hls_22/inst/regslice_both_in0_V_U/B_V_data_1_payload_A_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      2.077     2.285    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_22/StreamingDataflowPartition_1_MVAU_hls_22/inst/regslice_both_in0_V_U/ap_clk
    SLICE_X103Y6         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_22/StreamingDataflowPartition_1_MVAU_hls_22/inst/regslice_both_in0_V_U/B_V_data_1_payload_A_reg[9]/C
                         clock pessimism             -0.187     2.098    
    SLICE_X103Y6         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.160    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_22/StreamingDataflowPartition_1_MVAU_hls_22/inst/regslice_both_in0_V_U/B_V_data_1_payload_A_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_i/zynq_ps/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X4Y15  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_1/StreamingDataflowPartition_1_MVAU_hls_1_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y56  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_10/StreamingDataflowPartition_1_MVAU_hls_10_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y55  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_10/StreamingDataflowPartition_1_MVAU_hls_10_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y54  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_10/StreamingDataflowPartition_1_MVAU_hls_10_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y65  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_11/StreamingDataflowPartition_1_MVAU_hls_11_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y67  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_11/StreamingDataflowPartition_1_MVAU_hls_11_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y68  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_11/StreamingDataflowPartition_1_MVAU_hls_11_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_2/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y15  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_1/StreamingDataflowPartition_1_MVAU_hls_1_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y15  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_1/StreamingDataflowPartition_1_MVAU_hls_1_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y56  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_10/StreamingDataflowPartition_1_MVAU_hls_10_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y56  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_10/StreamingDataflowPartition_1_MVAU_hls_10_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y15  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_1/StreamingDataflowPartition_1_MVAU_hls_1_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y15  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_1/StreamingDataflowPartition_1_MVAU_hls_1_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y56  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_10/StreamingDataflowPartition_1_MVAU_hls_10_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y56  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_10/StreamingDataflowPartition_1_MVAU_hls_10_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_0/CLKARDCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.616ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.616ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.129ns (11.280%)  route 1.015ns (88.720%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 11.719 - 10.000 ) 
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.762ns (routing 0.569ns, distribution 1.193ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.512ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.762     1.970    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X50Y138        FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y138        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.049 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.409     2.458    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X51Y138        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     2.508 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.605     3.114    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X50Y135        FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.551    11.719    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X50Y135        FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.206    11.925    
                         clock uncertainty           -0.130    11.796    
    SLICE_X50Y135        FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.066    11.730    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.730    
                         arrival time                          -3.114    
  -------------------------------------------------------------------
                         slack                                  8.616    

Slack (MET) :             8.616ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.129ns (11.280%)  route 1.015ns (88.720%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 11.719 - 10.000 ) 
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.762ns (routing 0.569ns, distribution 1.193ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.512ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.762     1.970    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X50Y138        FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y138        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.049 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.409     2.458    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X51Y138        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     2.508 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.605     3.114    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X50Y135        FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.551    11.719    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X50Y135        FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.206    11.925    
                         clock uncertainty           -0.130    11.796    
    SLICE_X50Y135        FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.066    11.730    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         11.730    
                         arrival time                          -3.114    
  -------------------------------------------------------------------
                         slack                                  8.616    

Slack (MET) :             8.616ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.129ns (11.280%)  route 1.015ns (88.720%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.719ns = ( 11.719 - 10.000 ) 
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.762ns (routing 0.569ns, distribution 1.193ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.512ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.762     1.970    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X50Y138        FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y138        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.049 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.409     2.458    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X51Y138        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     2.508 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.605     3.114    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X50Y135        FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.551    11.719    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X50Y135        FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.206    11.925    
                         clock uncertainty           -0.130    11.796    
    SLICE_X50Y135        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066    11.730    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         11.730    
                         arrival time                          -3.114    
  -------------------------------------------------------------------
                         slack                                  8.616    

Slack (MET) :             8.624ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.129ns (11.430%)  route 1.000ns (88.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 11.712 - 10.000 ) 
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.762ns (routing 0.569ns, distribution 1.193ns)
  Clock Net Delay (Destination): 1.544ns (routing 0.512ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.762     1.970    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X50Y138        FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y138        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.049 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.409     2.458    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X51Y138        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     2.508 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.590     3.099    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y135        FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.544    11.712    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y135        FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.206    11.918    
                         clock uncertainty           -0.130    11.789    
    SLICE_X51Y135        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    11.723    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.723    
                         arrival time                          -3.099    
  -------------------------------------------------------------------
                         slack                                  8.624    

Slack (MET) :             8.624ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.129ns (11.430%)  route 1.000ns (88.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 11.712 - 10.000 ) 
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.762ns (routing 0.569ns, distribution 1.193ns)
  Clock Net Delay (Destination): 1.544ns (routing 0.512ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.762     1.970    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X50Y138        FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y138        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.049 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.409     2.458    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X51Y138        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     2.508 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.590     3.099    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y135        FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.544    11.712    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y135        FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.206    11.918    
                         clock uncertainty           -0.130    11.789    
    SLICE_X51Y135        FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.066    11.723    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.723    
                         arrival time                          -3.099    
  -------------------------------------------------------------------
                         slack                                  8.624    

Slack (MET) :             8.624ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.129ns (11.430%)  route 1.000ns (88.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 11.712 - 10.000 ) 
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.762ns (routing 0.569ns, distribution 1.193ns)
  Clock Net Delay (Destination): 1.544ns (routing 0.512ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.762     1.970    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X50Y138        FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y138        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.049 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.409     2.458    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X51Y138        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     2.508 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.590     3.099    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y135        FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.544    11.712    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y135        FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.206    11.918    
                         clock uncertainty           -0.130    11.789    
    SLICE_X51Y135        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    11.723    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.723    
                         arrival time                          -3.099    
  -------------------------------------------------------------------
                         slack                                  8.624    

Slack (MET) :             8.624ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.129ns (11.430%)  route 1.000ns (88.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 11.712 - 10.000 ) 
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.762ns (routing 0.569ns, distribution 1.193ns)
  Clock Net Delay (Destination): 1.544ns (routing 0.512ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.762     1.970    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X50Y138        FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y138        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.049 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.409     2.458    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X51Y138        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     2.508 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.590     3.099    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y135        FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.544    11.712    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y135        FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.206    11.918    
                         clock uncertainty           -0.130    11.789    
    SLICE_X51Y135        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066    11.723    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.723    
                         arrival time                          -3.099    
  -------------------------------------------------------------------
                         slack                                  8.624    

Slack (MET) :             8.627ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.129ns (11.441%)  route 0.999ns (88.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 11.714 - 10.000 ) 
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.762ns (routing 0.569ns, distribution 1.193ns)
  Clock Net Delay (Destination): 1.546ns (routing 0.512ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.762     1.970    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X50Y138        FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y138        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.049 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.409     2.458    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X51Y138        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     2.508 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.589     3.098    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X51Y135        FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.546    11.714    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X51Y135        FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.206    11.920    
                         clock uncertainty           -0.130    11.791    
    SLICE_X51Y135        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    11.725    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.725    
                         arrival time                          -3.098    
  -------------------------------------------------------------------
                         slack                                  8.627    

Slack (MET) :             8.627ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.129ns (11.441%)  route 0.999ns (88.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 11.714 - 10.000 ) 
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.762ns (routing 0.569ns, distribution 1.193ns)
  Clock Net Delay (Destination): 1.546ns (routing 0.512ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.762     1.970    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X50Y138        FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y138        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.049 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.409     2.458    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X51Y138        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     2.508 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.589     3.098    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y135        FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.546    11.714    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y135        FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.206    11.920    
                         clock uncertainty           -0.130    11.791    
    SLICE_X51Y135        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    11.725    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.725    
                         arrival time                          -3.098    
  -------------------------------------------------------------------
                         slack                                  8.627    

Slack (MET) :             8.627ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.129ns (11.441%)  route 0.999ns (88.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 11.714 - 10.000 ) 
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.762ns (routing 0.569ns, distribution 1.193ns)
  Clock Net Delay (Destination): 1.546ns (routing 0.512ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.762     1.970    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X50Y138        FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y138        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.049 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.409     2.458    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X51Y138        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     2.508 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.589     3.098    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y135        FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.546    11.714    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y135        FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.206    11.920    
                         clock uncertainty           -0.130    11.791    
    SLICE_X51Y135        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    11.725    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.725    
                         arrival time                          -3.098    
  -------------------------------------------------------------------
                         slack                                  8.627    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.074ns (33.175%)  route 0.149ns (66.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    1.087ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Net Delay (Source):      0.948ns (routing 0.311ns, distribution 0.637ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.352ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      0.948     1.087    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y153        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y153        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.126 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.155    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X51Y153        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     1.190 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.119     1.310    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X48Y153        FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.067     1.239    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X48Y153        FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.113     1.126    
    SLICE_X48Y153        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.106    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.074ns (33.175%)  route 0.149ns (66.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    1.087ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Net Delay (Source):      0.948ns (routing 0.311ns, distribution 0.637ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.352ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      0.948     1.087    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y153        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y153        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.126 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.155    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X51Y153        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     1.190 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.119     1.310    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X48Y153        FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.067     1.239    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X48Y153        FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.113     1.126    
    SLICE_X48Y153        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.106    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.074ns (33.175%)  route 0.149ns (66.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    1.087ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Net Delay (Source):      0.948ns (routing 0.311ns, distribution 0.637ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.352ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      0.948     1.087    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y153        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y153        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.126 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.155    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X51Y153        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     1.190 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.119     1.310    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X48Y153        FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.067     1.239    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X48Y153        FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.113     1.126    
    SLICE_X48Y153        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     1.106    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.074ns (33.175%)  route 0.149ns (66.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    1.087ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Net Delay (Source):      0.948ns (routing 0.311ns, distribution 0.637ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.352ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      0.948     1.087    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y153        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y153        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.126 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.155    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X51Y153        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     1.190 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.119     1.310    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X48Y153        FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.067     1.239    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X48Y153        FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.113     1.126    
    SLICE_X48Y153        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     1.106    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.080ns (34.362%)  route 0.153ns (65.638%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    1.111ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Net Delay (Source):      0.972ns (routing 0.311ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.352ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      0.972     1.111    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X58Y133        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y133        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.150 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.029     1.179    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X58Y133        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.041     1.220 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.124     1.343    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X55Y133        FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.096     1.268    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X55Y133        FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.113     1.155    
    SLICE_X55Y133        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.135    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.080ns (34.362%)  route 0.153ns (65.638%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    1.111ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Net Delay (Source):      0.972ns (routing 0.311ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.352ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      0.972     1.111    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X58Y133        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y133        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.150 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.029     1.179    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X58Y133        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.041     1.220 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.124     1.343    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X55Y133        FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.092     1.264    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X55Y133        FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.113     1.151    
    SLICE_X55Y133        FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     1.131    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.080ns (34.362%)  route 0.153ns (65.638%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    1.111ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Net Delay (Source):      0.972ns (routing 0.311ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.352ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      0.972     1.111    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X58Y133        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y133        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.150 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.029     1.179    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X58Y133        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.041     1.220 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.124     1.343    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X55Y133        FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.092     1.264    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X55Y133        FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.113     1.151    
    SLICE_X55Y133        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     1.131    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.080ns (34.362%)  route 0.153ns (65.638%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    1.111ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Net Delay (Source):      0.972ns (routing 0.311ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.352ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      0.972     1.111    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X58Y133        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y133        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.150 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.029     1.179    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X58Y133        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.041     1.220 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.124     1.343    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X55Y133        FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.092     1.264    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X55Y133        FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.113     1.151    
    SLICE_X55Y133        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     1.131    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.074ns (31.084%)  route 0.164ns (68.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    1.087ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Net Delay (Source):      0.948ns (routing 0.311ns, distribution 0.637ns)
  Clock Net Delay (Destination): 1.070ns (routing 0.352ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      0.948     1.087    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y153        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y153        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.126 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.155    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X51Y153        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     1.190 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.134     1.325    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X49Y153        FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.070     1.242    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X49Y153        FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.113     1.129    
    SLICE_X49Y153        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.109    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.074ns (31.084%)  route 0.164ns (68.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    1.087ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Net Delay (Source):      0.948ns (routing 0.311ns, distribution 0.637ns)
  Clock Net Delay (Destination): 1.070ns (routing 0.352ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      0.948     1.087    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y153        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y153        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.126 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.155    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X51Y153        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     1.190 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.134     1.325    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X49Y153        FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.070     1.242    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X49Y153        FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.113     1.129    
    SLICE_X49Y153        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     1.109    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.216    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/zynq_ps/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            top_i/rst_zynq_ps_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.295ns  (logic 0.090ns (6.950%)  route 1.205ns (93.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.803ns (routing 0.512ns, distribution 1.291ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  top_i/zynq_ps/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.909     0.909    top_i/rst_zynq_ps_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X0Y242         LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     0.999 r  top_i/rst_zynq_ps_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.296     1.295    top_i/rst_zynq_ps_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X0Y242         FDRE                                         r  top_i/rst_zynq_ps_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.803     1.971    top_i/rst_zynq_ps_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X0Y242         FDRE                                         r  top_i/rst_zynq_ps_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/zynq_ps/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            top_i/rst_zynq_ps_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.608ns  (logic 0.036ns (5.921%)  route 0.572ns (94.079%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.262ns (routing 0.352ns, distribution 0.910ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  top_i/zynq_ps/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.466     0.466    top_i/rst_zynq_ps_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X0Y242         LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     0.502 r  top_i/rst_zynq_ps_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.106     0.608    top_i/rst_zynq_ps_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X0Y242         FDRE                                         r  top_i/rst_zynq_ps_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.262     1.434    top_i/rst_zynq_ps_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X0Y242         FDRE                                         r  top_i/rst_zynq_ps_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay           105 Endpoints
Min Delay           105 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_158/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.541ns  (logic 0.178ns (2.721%)  route 6.363ns (97.279%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.027ns (routing 0.569ns, distribution 1.458ns)
  Clock Net Delay (Destination): 1.898ns (routing 0.512ns, distribution 1.386ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      2.027     2.235    top_i/rst_zynq_ps_100M/U0/slowest_sync_clk
    SLICE_X2Y242         FDRE                                         r  top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y242         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.314 f  top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=2452, routed)        6.065     8.379    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_158/fifo/inst/gen_fifo.xpm_fifo_axis_inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X102Y350       LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     8.478 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_158/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.298     8.776    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_158/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X102Y350       FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_158/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.898     2.066    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_158/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X102Y350       FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_158/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_160/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.268ns  (logic 0.188ns (3.000%)  route 6.080ns (97.000%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.027ns (routing 0.569ns, distribution 1.458ns)
  Clock Net Delay (Destination): 1.900ns (routing 0.512ns, distribution 1.388ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      2.027     2.235    top_i/rst_zynq_ps_100M/U0/slowest_sync_clk
    SLICE_X2Y242         FDRE                                         r  top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y242         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.314 f  top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=2452, routed)        6.065     8.379    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_160/fifo/inst/gen_fifo.xpm_fifo_axis_inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X102Y350       LUT1 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.109     8.488 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_160/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.015     8.503    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_160/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X102Y350       FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_160/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.900     2.068    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_160/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X102Y350       FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_160/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_155/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.063ns  (logic 0.130ns (2.144%)  route 5.933ns (97.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.027ns (routing 0.569ns, distribution 1.458ns)
  Clock Net Delay (Destination): 1.899ns (routing 0.512ns, distribution 1.387ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      2.027     2.235    top_i/rst_zynq_ps_100M/U0/slowest_sync_clk
    SLICE_X2Y242         FDRE                                         r  top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y242         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.314 f  top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=2452, routed)        5.776     8.091    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_155/fifo/inst/gen_fifo.xpm_fifo_axis_inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X104Y359       LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     8.142 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_155/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.157     8.299    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_155/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X104Y359       FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_155/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.899     2.067    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_155/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X104Y359       FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_155/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_157/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.951ns  (logic 0.145ns (2.436%)  route 5.806ns (97.564%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.027ns (routing 0.569ns, distribution 1.458ns)
  Clock Net Delay (Destination): 1.900ns (routing 0.512ns, distribution 1.388ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      2.027     2.235    top_i/rst_zynq_ps_100M/U0/slowest_sync_clk
    SLICE_X2Y242         FDRE                                         r  top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y242         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.314 f  top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=2452, routed)        5.776     8.091    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_157/fifo/inst/gen_fifo.xpm_fifo_axis_inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X104Y359       LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     8.157 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_157/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.030     8.187    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_157/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X104Y359       FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_157/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.900     2.068    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_157/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X104Y359       FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_157/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_109/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.877ns  (logic 0.231ns (3.930%)  route 5.646ns (96.070%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.815ns
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.027ns (routing 0.569ns, distribution 1.458ns)
  Clock Net Delay (Destination): 1.647ns (routing 0.512ns, distribution 1.135ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      2.027     2.235    top_i/rst_zynq_ps_100M/U0/slowest_sync_clk
    SLICE_X2Y242         FDRE                                         r  top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y242         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.314 f  top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=2452, routed)        5.360     7.675    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_109/fifo/inst/gen_fifo.xpm_fifo_axis_inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X57Y356        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     7.827 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_109/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.286     8.113    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_109/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X58Y356        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_109/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.647     1.815    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_109/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X58Y356        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_109/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_113/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.814ns  (logic 0.240ns (4.128%)  route 5.574ns (95.872%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.819ns
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.027ns (routing 0.569ns, distribution 1.458ns)
  Clock Net Delay (Destination): 1.651ns (routing 0.512ns, distribution 1.139ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      2.027     2.235    top_i/rst_zynq_ps_100M/U0/slowest_sync_clk
    SLICE_X2Y242         FDRE                                         r  top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y242         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.314 f  top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=2452, routed)        5.360     7.675    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_113/fifo/inst/gen_fifo.xpm_fifo_axis_inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X57Y356        LUT1 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     7.836 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_113/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.214     8.050    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_113/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X57Y354        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_113/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.651     1.819    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_113/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X57Y354        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_113/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_46/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.299ns  (logic 0.168ns (3.170%)  route 5.131ns (96.830%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.027ns (routing 0.569ns, distribution 1.458ns)
  Clock Net Delay (Destination): 1.788ns (routing 0.512ns, distribution 1.276ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      2.027     2.235    top_i/rst_zynq_ps_100M/U0/slowest_sync_clk
    SLICE_X2Y242         FDRE                                         r  top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y242         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.314 f  top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=2452, routed)        4.979     7.294    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_46/fifo/inst/gen_fifo.xpm_fifo_axis_inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X102Y152       LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     7.383 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_46/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.152     7.535    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_46/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X102Y152       FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_46/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.788     1.956    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_46/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X102Y152       FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_46/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_140/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.255ns  (logic 0.169ns (3.216%)  route 5.086ns (96.784%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.027ns (routing 0.569ns, distribution 1.458ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.512ns, distribution 1.241ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      2.027     2.235    top_i/rst_zynq_ps_100M/U0/slowest_sync_clk
    SLICE_X2Y242         FDRE                                         r  top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y242         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.314 f  top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=2452, routed)        4.846     7.161    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_140/fifo/inst/gen_fifo.xpm_fifo_axis_inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X68Y358        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090     7.251 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_140/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.240     7.491    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_140/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X68Y358        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_140/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.753     1.921    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_140/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X68Y358        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_140/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_136/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.121ns  (logic 0.228ns (4.452%)  route 4.893ns (95.548%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.916ns
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.027ns (routing 0.569ns, distribution 1.458ns)
  Clock Net Delay (Destination): 1.748ns (routing 0.512ns, distribution 1.236ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      2.027     2.235    top_i/rst_zynq_ps_100M/U0/slowest_sync_clk
    SLICE_X2Y242         FDRE                                         r  top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y242         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.314 f  top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=2452, routed)        4.615     6.929    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_136/fifo/inst/gen_fifo.xpm_fifo_axis_inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X67Y341        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     7.078 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_136/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.278     7.356    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_136/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X67Y347        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_136/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.748     1.916    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_136/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X67Y347        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_136/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_8/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.825ns  (logic 0.129ns (2.674%)  route 4.696ns (97.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.027ns (routing 0.569ns, distribution 1.458ns)
  Clock Net Delay (Destination): 1.561ns (routing 0.512ns, distribution 1.049ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      2.027     2.235    top_i/rst_zynq_ps_100M/U0/slowest_sync_clk
    SLICE_X2Y242         FDRE                                         r  top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y242         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.314 f  top_i/rst_zynq_ps_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=2452, routed)        4.491     6.805    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_8/fifo/inst/gen_fifo.xpm_fifo_axis_inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X52Y116        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     6.855 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_8/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.205     7.060    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_8/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X52Y116        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_8/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.561     1.729    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_8/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X52Y116        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_rtl_8/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.188ns  (logic 0.039ns (20.781%)  route 0.149ns (79.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.317ns
    Source Clock Delay      (SCD):    1.147ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.008ns (routing 0.311ns, distribution 0.697ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.352ns, distribution 0.793ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.008     1.147    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X57Y1          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y1          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.186 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.149     1.335    top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X59Y2          FDCE                                         f  top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.145     1.317    top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X59Y2          FDCE                                         r  top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.188ns  (logic 0.039ns (20.781%)  route 0.149ns (79.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.317ns
    Source Clock Delay      (SCD):    1.147ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.008ns (routing 0.311ns, distribution 0.697ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.352ns, distribution 0.793ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.008     1.147    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X57Y1          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y1          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.186 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.149     1.335    top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X59Y2          FDCE                                         f  top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.145     1.317    top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X59Y2          FDCE                                         r  top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.188ns  (logic 0.039ns (20.781%)  route 0.149ns (79.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.317ns
    Source Clock Delay      (SCD):    1.147ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.008ns (routing 0.311ns, distribution 0.697ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.352ns, distribution 0.793ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.008     1.147    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X57Y1          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y1          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.186 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.149     1.335    top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X59Y2          FDCE                                         f  top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.145     1.317    top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X59Y2          FDCE                                         r  top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.316ns  (logic 0.039ns (12.354%)  route 0.277ns (87.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.317ns
    Source Clock Delay      (SCD):    1.147ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.008ns (routing 0.311ns, distribution 0.697ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.352ns, distribution 0.793ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.008     1.147    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X57Y1          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y1          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.186 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.277     1.463    top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X62Y7          FDCE                                         f  top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.145     1.317    top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X62Y7          FDCE                                         r  top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.316ns  (logic 0.039ns (12.354%)  route 0.277ns (87.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.317ns
    Source Clock Delay      (SCD):    1.147ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.008ns (routing 0.311ns, distribution 0.697ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.352ns, distribution 0.793ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.008     1.147    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X57Y1          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y1          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.186 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.277     1.463    top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X62Y7          FDCE                                         f  top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.145     1.317    top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X62Y7          FDCE                                         r  top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.316ns  (logic 0.039ns (12.354%)  route 0.277ns (87.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.317ns
    Source Clock Delay      (SCD):    1.147ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.008ns (routing 0.311ns, distribution 0.697ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.352ns, distribution 0.793ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.008     1.147    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X57Y1          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y1          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.186 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.277     1.463    top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X62Y7          FDCE                                         f  top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.145     1.317    top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X62Y7          FDCE                                         r  top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.039ns (12.242%)  route 0.280ns (87.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    1.147ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.008ns (routing 0.311ns, distribution 0.697ns)
  Clock Net Delay (Destination): 1.125ns (routing 0.352ns, distribution 0.773ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.008     1.147    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X57Y1          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y1          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.186 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.280     1.466    top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X58Y31         FDCE                                         f  top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.125     1.297    top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X58Y31         FDCE                                         r  top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.039ns (12.242%)  route 0.280ns (87.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    1.147ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.008ns (routing 0.311ns, distribution 0.697ns)
  Clock Net Delay (Destination): 1.125ns (routing 0.352ns, distribution 0.773ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.008     1.147    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X57Y1          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y1          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.186 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.280     1.466    top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X58Y31         FDCE                                         f  top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.125     1.297    top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X58Y31         FDCE                                         r  top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.039ns (12.242%)  route 0.280ns (87.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    1.147ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.008ns (routing 0.311ns, distribution 0.697ns)
  Clock Net Delay (Destination): 1.125ns (routing 0.352ns, distribution 0.773ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.008     1.147    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X57Y1          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y1          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.186 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.280     1.466    top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X58Y31         FDCE                                         f  top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.125     1.297    top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X58Y31         FDCE                                         r  top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.338ns  (logic 0.039ns (11.546%)  route 0.299ns (88.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    1.147ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.008ns (routing 0.311ns, distribution 0.697ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.352ns, distribution 0.770ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.008     1.147    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X57Y1          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y1          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.186 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.299     1.485    top_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X48Y0          FDCE                                         f  top_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.122     1.294    top_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X48Y0          FDCE                                         r  top_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA_INST/B_ALU[17]
                            (internal pin)
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.354ns  (logic 1.892ns (56.413%)  route 1.462ns (43.587%))
  Logic Levels:           9  (CARRY8=1 DSP_ALU=2 DSP_OUTPUT=2 LUT3=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.690ns (routing 0.512ns, distribution 1.178ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y53        DSP_A_B_DATA                 0.000     0.000 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA_INST/B_ALU[17]
                         net (fo=1, routed)           0.000     0.000    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA.B_ALU<17>
    DSP48E2_X9Y53        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[17]_ALU_OUT[47])
                                                      0.541     0.541 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.541    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     0.663 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     0.701    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/PCIN[47]
    DSP48E2_X9Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.546     1.247 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     1.247    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X9Y54        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.109     1.356 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_OUTPUT_INST/P[7]
                         net (fo=14, routed)          0.518     1.874    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/p_ZL7threshs_6_U/P[7]
    SLICE_X76Y130        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     1.996 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/p_ZL7threshs_6_U/icmp_ln1039_2_fu_1288_p2_carry_i_7/O
                         net (fo=1, routed)           0.009     2.005    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/p_ZL7threshs_6_U_n_3
    SLICE_X76Y130        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[5])
                                                      0.142     2.147 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/icmp_ln1039_2_fu_1288_p2_carry/CO[5]
                         net (fo=3, routed)           0.235     2.382    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/icmp_ln1039_2_fu_1288_p2__5
    SLICE_X75Y132        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.099     2.481 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/B_V_data_1_payload_A[0]_i_2/O
                         net (fo=2, routed)           0.182     2.663    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/B_V_data_1_payload_A[0]_i_2_n_3
    SLICE_X75Y132        LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.065     2.728 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/B_V_data_1_payload_A[2]_i_4/O
                         net (fo=2, routed)           0.221     2.949    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/B_V_data_1_payload_A[2]_i_4_n_3
    SLICE_X75Y132        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     3.095 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/B_V_data_1_payload_A[1]_i_1/O
                         net (fo=2, routed)           0.259     3.354    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[2]_0[1]
    SLICE_X75Y132        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.690     1.858    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/regslice_both_out_V_U/ap_clk
    SLICE_X75Y132        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[1]/C

Slack:                    inf
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA_INST/B_ALU[17]
                            (internal pin)
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.314ns  (logic 1.892ns (57.094%)  route 1.422ns (42.906%))
  Logic Levels:           9  (CARRY8=1 DSP_ALU=2 DSP_OUTPUT=2 LUT3=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.692ns (routing 0.512ns, distribution 1.180ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y53        DSP_A_B_DATA                 0.000     0.000 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA_INST/B_ALU[17]
                         net (fo=1, routed)           0.000     0.000    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA.B_ALU<17>
    DSP48E2_X9Y53        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[17]_ALU_OUT[47])
                                                      0.541     0.541 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.541    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     0.663 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     0.701    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/PCIN[47]
    DSP48E2_X9Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.546     1.247 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     1.247    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X9Y54        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.109     1.356 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_OUTPUT_INST/P[7]
                         net (fo=14, routed)          0.518     1.874    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/p_ZL7threshs_6_U/P[7]
    SLICE_X76Y130        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     1.996 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/p_ZL7threshs_6_U/icmp_ln1039_2_fu_1288_p2_carry_i_7/O
                         net (fo=1, routed)           0.009     2.005    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/p_ZL7threshs_6_U_n_3
    SLICE_X76Y130        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[5])
                                                      0.142     2.147 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/icmp_ln1039_2_fu_1288_p2_carry/CO[5]
                         net (fo=3, routed)           0.235     2.382    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/icmp_ln1039_2_fu_1288_p2__5
    SLICE_X75Y132        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.099     2.481 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/B_V_data_1_payload_A[0]_i_2/O
                         net (fo=2, routed)           0.182     2.663    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/B_V_data_1_payload_A[0]_i_2_n_3
    SLICE_X75Y132        LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.065     2.728 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/B_V_data_1_payload_A[2]_i_4/O
                         net (fo=2, routed)           0.221     2.949    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/B_V_data_1_payload_A[2]_i_4_n_3
    SLICE_X75Y132        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     3.095 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/B_V_data_1_payload_A[1]_i_1/O
                         net (fo=2, routed)           0.219     3.314    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[2]_0[1]
    SLICE_X75Y132        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.692     1.860    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/regslice_both_out_V_U/ap_clk
    SLICE_X75Y132        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[1]/C

Slack:                    inf
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA_INST/B_ALU[17]
                            (internal pin)
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.187ns  (logic 1.796ns (56.357%)  route 1.391ns (43.643%))
  Logic Levels:           9  (CARRY8=1 DSP_ALU=2 DSP_OUTPUT=2 LUT3=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.681ns (routing 0.512ns, distribution 1.169ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y53        DSP_A_B_DATA                 0.000     0.000 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA_INST/B_ALU[17]
                         net (fo=1, routed)           0.000     0.000    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA.B_ALU<17>
    DSP48E2_X9Y53        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[17]_ALU_OUT[47])
                                                      0.541     0.541 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.541    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     0.663 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     0.701    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/PCIN[47]
    DSP48E2_X9Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.546     1.247 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     1.247    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X9Y54        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.109     1.356 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_OUTPUT_INST/P[7]
                         net (fo=14, routed)          0.518     1.874    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/p_ZL7threshs_6_U/P[7]
    SLICE_X76Y130        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     1.996 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/p_ZL7threshs_6_U/icmp_ln1039_2_fu_1288_p2_carry_i_7/O
                         net (fo=1, routed)           0.009     2.005    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/p_ZL7threshs_6_U_n_3
    SLICE_X76Y130        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[5])
                                                      0.142     2.147 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/icmp_ln1039_2_fu_1288_p2_carry/CO[5]
                         net (fo=3, routed)           0.235     2.382    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/icmp_ln1039_2_fu_1288_p2__5
    SLICE_X75Y132        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.099     2.481 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/B_V_data_1_payload_A[0]_i_2/O
                         net (fo=2, routed)           0.182     2.663    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/B_V_data_1_payload_A[0]_i_2_n_3
    SLICE_X75Y132        LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.065     2.728 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/B_V_data_1_payload_A[2]_i_4/O
                         net (fo=2, routed)           0.209     2.937    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/B_V_data_1_payload_A[2]_i_4_n_3
    SLICE_X75Y132        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     2.987 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/B_V_data_1_payload_A[2]_i_2/O
                         net (fo=2, routed)           0.200     3.187    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[2]_0[2]
    SLICE_X76Y132        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.681     1.849    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/regslice_both_out_V_U/ap_clk
    SLICE_X76Y132        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[2]/C

Slack:                    inf
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA_INST/B_ALU[17]
                            (internal pin)
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.171ns  (logic 1.868ns (58.905%)  route 1.303ns (41.095%))
  Logic Levels:           8  (CARRY8=1 DSP_ALU=2 DSP_OUTPUT=2 LUT3=2 LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.826ns (routing 0.512ns, distribution 1.314ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X13Y51       DSP_A_B_DATA                 0.000     0.000 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA_INST/B_ALU[17]
                         net (fo=1, routed)           0.000     0.000    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA.B_ALU<17>
    DSP48E2_X13Y51       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[17]_ALU_OUT[47])
                                                      0.541     0.541 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.541    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X13Y51       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     0.663 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     0.701    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/PCIN[47]
    DSP48E2_X13Y52       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[2])
                                                      0.546     1.247 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     1.247    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_ALU.ALU_OUT<2>
    DSP48E2_X13Y52       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.109     1.356 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_OUTPUT_INST/P[2]
                         net (fo=14, routed)          0.498     1.854    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/p_ZL7threshs_0_U/P[2]
    SLICE_X105Y122       LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.089     1.943 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/p_ZL7threshs_0_U/icmp_ln1039_1_fu_1268_p2_carry_i_8/O
                         net (fo=1, routed)           0.016     1.959    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/p_ZL7threshs_0_U_n_5
    SLICE_X105Y122       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[5])
                                                      0.199     2.158 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/icmp_ln1039_1_fu_1268_p2_carry/CO[5]
                         net (fo=3, routed)           0.377     2.535    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/icmp_ln1039_1_fu_1268_p2__5
    SLICE_X102Y120       LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.165     2.700 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/B_V_data_1_payload_A[2]_i_3/O
                         net (fo=1, routed)           0.172     2.872    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/B_V_data_1_payload_A[2]_i_3_n_3
    SLICE_X102Y120       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     2.969 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/B_V_data_1_payload_A[2]_i_2/O
                         net (fo=2, routed)           0.202     3.171    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[2]_0[1]
    SLICE_X102Y119       FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.826     1.994    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/regslice_both_out_V_U/ap_clk
    SLICE_X102Y119       FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[2]/C

Slack:                    inf
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA_INST/B_ALU[17]
                            (internal pin)
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.149ns  (logic 1.796ns (57.037%)  route 1.353ns (42.963%))
  Logic Levels:           9  (CARRY8=1 DSP_ALU=2 DSP_OUTPUT=2 LUT3=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.681ns (routing 0.512ns, distribution 1.169ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y53        DSP_A_B_DATA                 0.000     0.000 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA_INST/B_ALU[17]
                         net (fo=1, routed)           0.000     0.000    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA.B_ALU<17>
    DSP48E2_X9Y53        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[17]_ALU_OUT[47])
                                                      0.541     0.541 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.541    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     0.663 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     0.701    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/PCIN[47]
    DSP48E2_X9Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[7])
                                                      0.546     1.247 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     1.247    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X9Y54        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.109     1.356 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_OUTPUT_INST/P[7]
                         net (fo=14, routed)          0.518     1.874    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/p_ZL7threshs_6_U/P[7]
    SLICE_X76Y130        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     1.996 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/p_ZL7threshs_6_U/icmp_ln1039_2_fu_1288_p2_carry_i_7/O
                         net (fo=1, routed)           0.009     2.005    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/p_ZL7threshs_6_U_n_3
    SLICE_X76Y130        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[5])
                                                      0.142     2.147 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/icmp_ln1039_2_fu_1288_p2_carry/CO[5]
                         net (fo=3, routed)           0.235     2.382    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/icmp_ln1039_2_fu_1288_p2__5
    SLICE_X75Y132        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.099     2.481 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/B_V_data_1_payload_A[0]_i_2/O
                         net (fo=2, routed)           0.182     2.663    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/B_V_data_1_payload_A[0]_i_2_n_3
    SLICE_X75Y132        LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.065     2.728 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/B_V_data_1_payload_A[2]_i_4/O
                         net (fo=2, routed)           0.209     2.937    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/B_V_data_1_payload_A[2]_i_4_n_3
    SLICE_X75Y132        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     2.987 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/B_V_data_1_payload_A[2]_i_2/O
                         net (fo=2, routed)           0.162     3.149    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[2]_0[2]
    SLICE_X76Y132        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.681     1.849    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/regslice_both_out_V_U/ap_clk
    SLICE_X76Y132        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[2]/C

Slack:                    inf
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA_INST/B_ALU[17]
                            (internal pin)
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.134ns  (logic 1.868ns (59.600%)  route 1.266ns (40.400%))
  Logic Levels:           8  (CARRY8=1 DSP_ALU=2 DSP_OUTPUT=2 LUT3=2 LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.826ns (routing 0.512ns, distribution 1.314ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X13Y51       DSP_A_B_DATA                 0.000     0.000 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA_INST/B_ALU[17]
                         net (fo=1, routed)           0.000     0.000    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA.B_ALU<17>
    DSP48E2_X13Y51       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[17]_ALU_OUT[47])
                                                      0.541     0.541 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.541    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X13Y51       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     0.663 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     0.701    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/PCIN[47]
    DSP48E2_X13Y52       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[2])
                                                      0.546     1.247 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     1.247    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_ALU.ALU_OUT<2>
    DSP48E2_X13Y52       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.109     1.356 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_OUTPUT_INST/P[2]
                         net (fo=14, routed)          0.498     1.854    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/p_ZL7threshs_0_U/P[2]
    SLICE_X105Y122       LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.089     1.943 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/p_ZL7threshs_0_U/icmp_ln1039_1_fu_1268_p2_carry_i_8/O
                         net (fo=1, routed)           0.016     1.959    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/p_ZL7threshs_0_U_n_5
    SLICE_X105Y122       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[5])
                                                      0.199     2.158 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/icmp_ln1039_1_fu_1268_p2_carry/CO[5]
                         net (fo=3, routed)           0.377     2.535    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/icmp_ln1039_1_fu_1268_p2__5
    SLICE_X102Y120       LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.165     2.700 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/B_V_data_1_payload_A[2]_i_3/O
                         net (fo=1, routed)           0.172     2.872    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/B_V_data_1_payload_A[2]_i_3_n_3
    SLICE_X102Y120       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     2.969 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/B_V_data_1_payload_A[2]_i_2/O
                         net (fo=2, routed)           0.165     3.134    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[2]_0[1]
    SLICE_X102Y119       FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.826     1.994    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/regslice_both_out_V_U/ap_clk
    SLICE_X102Y119       FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[2]/C

Slack:                    inf
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA_INST/B_ALU[17]
                            (internal pin)
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.114ns  (logic 1.831ns (58.803%)  route 1.283ns (41.197%))
  Logic Levels:           8  (CARRY8=1 DSP_ALU=2 DSP_OUTPUT=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.565ns (routing 0.512ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y52        DSP_A_B_DATA                 0.000     0.000 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA_INST/B_ALU[17]
                         net (fo=1, routed)           0.000     0.000    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA.B_ALU<17>
    DSP48E2_X5Y52        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[17]_ALU_OUT[47])
                                                      0.541     0.541 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.541    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y52        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     0.663 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     0.677    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/PCIN[47]
    DSP48E2_X5Y53        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     1.223 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     1.223    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_ALU.ALU_OUT<0>
    DSP48E2_X5Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     1.332 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_OUTPUT_INST/P[0]
                         net (fo=16, routed)          0.414     1.746    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/p_ZL7threshs_0_U/P[0]
    SLICE_X60Y129        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.098     1.844 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/p_ZL7threshs_0_U/icmp_ln1039_fu_1248_p2_carry_i_8/O
                         net (fo=1, routed)           0.009     1.853    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/p_ZL7threshs_0_U_n_4
    SLICE_X60Y129        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[5])
                                                      0.199     2.052 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/icmp_ln1039_fu_1248_p2_carry/CO[5]
                         net (fo=4, routed)           0.200     2.252    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/icmp_ln1039_fu_1248_p2__5
    SLICE_X58Y126        LUT3 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.118     2.370 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/B_V_data_1_payload_A[2]_i_4/O
                         net (fo=1, routed)           0.191     2.561    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/B_V_data_1_payload_A[2]_i_4_n_3
    SLICE_X58Y126        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     2.659 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/B_V_data_1_payload_A[2]_i_2/O
                         net (fo=2, routed)           0.455     3.114    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[2]_0[2]
    SLICE_X59Y132        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.565     1.733    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/regslice_both_out_V_U/ap_clk
    SLICE_X59Y132        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[2]/C

Slack:                    inf
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA_INST/B_ALU[17]
                            (internal pin)
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.096ns  (logic 1.791ns (57.853%)  route 1.305ns (42.147%))
  Logic Levels:           8  (CARRY8=1 DSP_ALU=2 DSP_OUTPUT=2 LUT4=2 LUT5=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.565ns (routing 0.512ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y52        DSP_A_B_DATA                 0.000     0.000 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA_INST/B_ALU[17]
                         net (fo=1, routed)           0.000     0.000    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA.B_ALU<17>
    DSP48E2_X5Y52        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[17]_ALU_OUT[47])
                                                      0.541     0.541 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.541    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y52        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     0.663 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     0.677    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/PCIN[47]
    DSP48E2_X5Y53        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     1.223 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     1.223    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_ALU.ALU_OUT<0>
    DSP48E2_X5Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     1.332 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_OUTPUT_INST/P[0]
                         net (fo=16, routed)          0.414     1.746    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/p_ZL7threshs_0_U/P[0]
    SLICE_X60Y129        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.098     1.844 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/p_ZL7threshs_0_U/icmp_ln1039_fu_1248_p2_carry_i_8/O
                         net (fo=1, routed)           0.009     1.853    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/p_ZL7threshs_0_U_n_4
    SLICE_X60Y129        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[5])
                                                      0.199     2.052 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/icmp_ln1039_fu_1248_p2_carry/CO[5]
                         net (fo=4, routed)           0.250     2.302    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/icmp_ln1039_fu_1248_p2__5
    SLICE_X58Y126        LUT4 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.067     2.369 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/B_V_data_1_payload_A[1]_i_3/O
                         net (fo=2, routed)           0.188     2.557    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/B_V_data_1_payload_A[1]_i_3_n_3
    SLICE_X58Y126        LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.109     2.666 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/B_V_data_1_payload_A[1]_i_1/O
                         net (fo=2, routed)           0.430     3.096    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[2]_0[1]
    SLICE_X59Y131        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.565     1.733    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/regslice_both_out_V_U/ap_clk
    SLICE_X59Y131        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[1]/C

Slack:                    inf
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA_INST/B_ALU[17]
                            (internal pin)
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.035ns  (logic 1.831ns (60.334%)  route 1.204ns (39.666%))
  Logic Levels:           8  (CARRY8=1 DSP_ALU=2 DSP_OUTPUT=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.565ns (routing 0.512ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y52        DSP_A_B_DATA                 0.000     0.000 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA_INST/B_ALU[17]
                         net (fo=1, routed)           0.000     0.000    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA.B_ALU<17>
    DSP48E2_X5Y52        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[17]_ALU_OUT[47])
                                                      0.541     0.541 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.541    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y52        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     0.663 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     0.677    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/PCIN[47]
    DSP48E2_X5Y53        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     1.223 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     1.223    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_ALU.ALU_OUT<0>
    DSP48E2_X5Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     1.332 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_OUTPUT_INST/P[0]
                         net (fo=16, routed)          0.414     1.746    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/p_ZL7threshs_0_U/P[0]
    SLICE_X60Y129        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.098     1.844 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/p_ZL7threshs_0_U/icmp_ln1039_fu_1248_p2_carry_i_8/O
                         net (fo=1, routed)           0.009     1.853    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/p_ZL7threshs_0_U_n_4
    SLICE_X60Y129        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[5])
                                                      0.199     2.052 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/icmp_ln1039_fu_1248_p2_carry/CO[5]
                         net (fo=4, routed)           0.200     2.252    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/icmp_ln1039_fu_1248_p2__5
    SLICE_X58Y126        LUT3 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.118     2.370 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/B_V_data_1_payload_A[2]_i_4/O
                         net (fo=1, routed)           0.191     2.561    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/B_V_data_1_payload_A[2]_i_4_n_3
    SLICE_X58Y126        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     2.659 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/B_V_data_1_payload_A[2]_i_2/O
                         net (fo=2, routed)           0.376     3.035    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[2]_0[2]
    SLICE_X59Y132        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.565     1.733    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/regslice_both_out_V_U/ap_clk
    SLICE_X59Y132        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[2]/C

Slack:                    inf
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA_INST/B_ALU[17]
                            (internal pin)
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.033ns  (logic 1.781ns (58.719%)  route 1.252ns (41.281%))
  Logic Levels:           8  (CARRY8=1 DSP_ALU=2 DSP_OUTPUT=2 LUT4=3)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.565ns (routing 0.512ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y52        DSP_A_B_DATA                 0.000     0.000 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA_INST/B_ALU[17]
                         net (fo=1, routed)           0.000     0.000    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA.B_ALU<17>
    DSP48E2_X5Y52        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[17]_ALU_OUT[47])
                                                      0.541     0.541 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.541    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X5Y52        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     0.663 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     0.677    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/PCIN[47]
    DSP48E2_X5Y53        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     1.223 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     1.223    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_ALU.ALU_OUT<0>
    DSP48E2_X5Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109     1.332 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_OUTPUT_INST/P[0]
                         net (fo=16, routed)          0.414     1.746    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/p_ZL7threshs_0_U/P[0]
    SLICE_X60Y129        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.098     1.844 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/p_ZL7threshs_0_U/icmp_ln1039_fu_1248_p2_carry_i_8/O
                         net (fo=1, routed)           0.009     1.853    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/p_ZL7threshs_0_U_n_4
    SLICE_X60Y129        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[5])
                                                      0.199     2.052 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/icmp_ln1039_fu_1248_p2_carry/CO[5]
                         net (fo=4, routed)           0.250     2.302    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/icmp_ln1039_fu_1248_p2__5
    SLICE_X58Y126        LUT4 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.067     2.369 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/B_V_data_1_payload_A[1]_i_3/O
                         net (fo=2, routed)           0.188     2.557    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/B_V_data_1_payload_A[1]_i_3_n_3
    SLICE_X58Y126        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     2.656 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/B_V_data_1_payload_A[0]_i_1/O
                         net (fo=2, routed)           0.377     3.033    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[2]_0[0]
    SLICE_X59Y131        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.565     1.733    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/regslice_both_out_V_U/ap_clk
    SLICE_X59Y131        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA_INST/B_ALU[17]
                            (internal pin)
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_i5_i3_870_fu_184_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.512ns  (logic 0.369ns (72.088%)  route 0.143ns (27.912%))
  Logic Levels:           4  (DSP_ALU=2 DSP_OUTPUT=2)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.094ns (routing 0.352ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y52        DSP_A_B_DATA                 0.000     0.000 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA_INST/B_ALU[17]
                         net (fo=1, routed)           0.000     0.000    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA.B_ALU<17>
    DSP48E2_X5Y52        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[17]_ALU_OUT[23])
                                                      0.112     0.112 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     0.112    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_ALU.ALU_OUT<23>
    DSP48E2_X5Y52        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_PCOUT[23])
                                                      0.035     0.147 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_OUTPUT_INST/PCOUT[23]
                         net (fo=1, routed)           0.002     0.149    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/PCIN[23]
    DSP48E2_X5Y53        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[23]_ALU_OUT[7])
                                                      0.192     0.341 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     0.341    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_ALU.ALU_OUT<7>
    DSP48E2_X5Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.030     0.371 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_OUTPUT_INST/P[7]
                         net (fo=12, routed)          0.141     0.512    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0_n_101
    SLICE_X56Y125        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_i5_i3_870_fu_184_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.094     1.266    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/ap_clk
    SLICE_X56Y125        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_i5_i3_870_fu_184_reg[7]/C

Slack:                    inf
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA_INST/B_ALU[17]
                            (internal pin)
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_i5_i3_870_fu_184_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.514ns  (logic 0.369ns (71.722%)  route 0.145ns (28.278%))
  Logic Levels:           4  (DSP_ALU=2 DSP_OUTPUT=2)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.190ns (routing 0.352ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y53        DSP_A_B_DATA                 0.000     0.000 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA_INST/B_ALU[17]
                         net (fo=1, routed)           0.000     0.000    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA.B_ALU<17>
    DSP48E2_X9Y53        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[17]_ALU_OUT[19])
                                                      0.112     0.112 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     0.112    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_ALU.ALU_OUT<19>
    DSP48E2_X9Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_PCOUT[19])
                                                      0.035     0.147 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_OUTPUT_INST/PCOUT[19]
                         net (fo=1, routed)           0.005     0.152    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/PCIN[19]
    DSP48E2_X9Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[19]_ALU_OUT[8])
                                                      0.192     0.344 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     0.344    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_ALU.ALU_OUT<8>
    DSP48E2_X9Y54        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.030     0.374 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_OUTPUT_INST/P[8]
                         net (fo=9, routed)           0.140     0.514    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0_n_100
    SLICE_X79Y130        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_i5_i3_870_fu_184_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.190     1.362    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/ap_clk
    SLICE_X79Y130        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_i5_i3_870_fu_184_reg[8]/C

Slack:                    inf
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA_INST/B_ALU[17]
                            (internal pin)
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_i5_i3_870_fu_184_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.516ns  (logic 0.369ns (71.516%)  route 0.147ns (28.484%))
  Logic Levels:           4  (DSP_ALU=2 DSP_OUTPUT=2)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.192ns (routing 0.352ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y53        DSP_A_B_DATA                 0.000     0.000 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA_INST/B_ALU[17]
                         net (fo=1, routed)           0.000     0.000    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA.B_ALU<17>
    DSP48E2_X9Y53        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[17]_ALU_OUT[19])
                                                      0.112     0.112 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     0.112    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_ALU.ALU_OUT<19>
    DSP48E2_X9Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_PCOUT[19])
                                                      0.035     0.147 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_OUTPUT_INST/PCOUT[19]
                         net (fo=1, routed)           0.005     0.152    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/PCIN[19]
    DSP48E2_X9Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[19]_ALU_OUT[9])
                                                      0.192     0.344 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_ALU_INST/ALU_OUT[9]
                         net (fo=1, routed)           0.000     0.344    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_ALU.ALU_OUT<9>
    DSP48E2_X9Y54        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[9]_P[9])
                                                      0.030     0.374 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_OUTPUT_INST/P[9]
                         net (fo=9, routed)           0.142     0.516    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0_n_99
    SLICE_X80Y131        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_i5_i3_870_fu_184_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.192     1.364    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/ap_clk
    SLICE_X80Y131        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_i5_i3_870_fu_184_reg[9]/C

Slack:                    inf
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA_INST/B_ALU[17]
                            (internal pin)
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_i5_i3_870_fu_184_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.530ns  (logic 0.369ns (69.622%)  route 0.161ns (30.378%))
  Logic Levels:           4  (DSP_ALU=2 DSP_OUTPUT=2)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.192ns (routing 0.352ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y53        DSP_A_B_DATA                 0.000     0.000 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA_INST/B_ALU[17]
                         net (fo=1, routed)           0.000     0.000    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA.B_ALU<17>
    DSP48E2_X9Y53        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[17]_ALU_OUT[19])
                                                      0.112     0.112 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     0.112    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_ALU.ALU_OUT<19>
    DSP48E2_X9Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_PCOUT[19])
                                                      0.035     0.147 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_OUTPUT_INST/PCOUT[19]
                         net (fo=1, routed)           0.005     0.152    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/PCIN[19]
    DSP48E2_X9Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[19]_ALU_OUT[4])
                                                      0.192     0.344 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     0.344    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_ALU.ALU_OUT<4>
    DSP48E2_X9Y54        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.030     0.374 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_OUTPUT_INST/P[4]
                         net (fo=14, routed)          0.156     0.530    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0_n_104
    SLICE_X80Y131        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_i5_i3_870_fu_184_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.192     1.364    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/ap_clk
    SLICE_X80Y131        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_i5_i3_870_fu_184_reg[4]/C

Slack:                    inf
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA_INST/B_ALU[17]
                            (internal pin)
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_i5_i3_870_fu_184_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.541ns  (logic 0.369ns (68.145%)  route 0.172ns (31.855%))
  Logic Levels:           4  (DSP_ALU=2 DSP_OUTPUT=2)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.101ns (routing 0.352ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y52        DSP_A_B_DATA                 0.000     0.000 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA_INST/B_ALU[17]
                         net (fo=1, routed)           0.000     0.000    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA.B_ALU<17>
    DSP48E2_X5Y52        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[17]_ALU_OUT[18])
                                                      0.112     0.112 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     0.112    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_ALU.ALU_OUT<18>
    DSP48E2_X5Y52        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_PCOUT[18])
                                                      0.035     0.147 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_OUTPUT_INST/PCOUT[18]
                         net (fo=1, routed)           0.002     0.149    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/PCIN[18]
    DSP48E2_X5Y53        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[18]_ALU_OUT[2])
                                                      0.192     0.341 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     0.341    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_ALU.ALU_OUT<2>
    DSP48E2_X5Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.030     0.371 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_OUTPUT_INST/P[2]
                         net (fo=14, routed)          0.170     0.541    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0_n_106
    SLICE_X57Y125        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_i5_i3_870_fu_184_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.101     1.273    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/ap_clk
    SLICE_X57Y125        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_i5_i3_870_fu_184_reg[2]/C

Slack:                    inf
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA_INST/B_ALU[17]
                            (internal pin)
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_i5_i3_870_fu_184_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.543ns  (logic 0.369ns (67.937%)  route 0.174ns (32.063%))
  Logic Levels:           4  (DSP_ALU=2 DSP_OUTPUT=2)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.259ns (routing 0.352ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X13Y51       DSP_A_B_DATA                 0.000     0.000 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA_INST/B_ALU[17]
                         net (fo=1, routed)           0.000     0.000    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA.B_ALU<17>
    DSP48E2_X13Y51       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[17]_ALU_OUT[19])
                                                      0.112     0.112 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     0.112    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_ALU.ALU_OUT<19>
    DSP48E2_X13Y51       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_PCOUT[19])
                                                      0.035     0.147 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_OUTPUT_INST/PCOUT[19]
                         net (fo=1, routed)           0.005     0.152    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/PCIN[19]
    DSP48E2_X13Y52       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[19]_ALU_OUT[6])
                                                      0.192     0.344 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     0.344    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_ALU.ALU_OUT<6>
    DSP48E2_X13Y52       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.030     0.374 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_OUTPUT_INST/P[6]
                         net (fo=12, routed)          0.169     0.543    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0_n_102
    SLICE_X103Y123       FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_i5_i3_870_fu_184_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.259     1.431    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/ap_clk
    SLICE_X103Y123       FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_6/StreamingDataflowPartition_1_MVAU_hls_6/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_i5_i3_870_fu_184_reg[6]/C

Slack:                    inf
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA_INST/B_ALU[17]
                            (internal pin)
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_i5_i3_870_fu_184_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.543ns  (logic 0.369ns (67.896%)  route 0.174ns (32.104%))
  Logic Levels:           4  (DSP_ALU=2 DSP_OUTPUT=2)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.101ns (routing 0.352ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y52        DSP_A_B_DATA                 0.000     0.000 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA_INST/B_ALU[17]
                         net (fo=1, routed)           0.000     0.000    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA.B_ALU<17>
    DSP48E2_X5Y52        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[17]_ALU_OUT[22])
                                                      0.112     0.112 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     0.112    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_ALU.ALU_OUT<22>
    DSP48E2_X5Y52        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_PCOUT[22])
                                                      0.035     0.147 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_OUTPUT_INST/PCOUT[22]
                         net (fo=1, routed)           0.002     0.149    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/PCIN[22]
    DSP48E2_X5Y53        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[22]_ALU_OUT[5])
                                                      0.192     0.341 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     0.341    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_ALU.ALU_OUT<5>
    DSP48E2_X5Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.030     0.371 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_OUTPUT_INST/P[5]
                         net (fo=15, routed)          0.172     0.543    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0_n_103
    SLICE_X57Y125        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_i5_i3_870_fu_184_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.101     1.273    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/ap_clk
    SLICE_X57Y125        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_i5_i3_870_fu_184_reg[5]/C

Slack:                    inf
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA_INST/B_ALU[17]
                            (internal pin)
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_i5_i3_870_fu_184_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.554ns  (logic 0.369ns (66.644%)  route 0.185ns (33.357%))
  Logic Levels:           4  (DSP_ALU=2 DSP_OUTPUT=2)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.192ns (routing 0.352ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y53        DSP_A_B_DATA                 0.000     0.000 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA_INST/B_ALU[17]
                         net (fo=1, routed)           0.000     0.000    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA.B_ALU<17>
    DSP48E2_X9Y53        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[17]_ALU_OUT[19])
                                                      0.112     0.112 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     0.112    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_ALU.ALU_OUT<19>
    DSP48E2_X9Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_PCOUT[19])
                                                      0.035     0.147 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_OUTPUT_INST/PCOUT[19]
                         net (fo=1, routed)           0.005     0.152    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/PCIN[19]
    DSP48E2_X9Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[19]_ALU_OUT[10])
                                                      0.192     0.344 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     0.344    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_ALU.ALU_OUT<10>
    DSP48E2_X9Y54        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.030     0.374 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_OUTPUT_INST/P[10]
                         net (fo=9, routed)           0.180     0.554    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0_n_98
    SLICE_X80Y131        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_i5_i3_870_fu_184_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.192     1.364    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/ap_clk
    SLICE_X80Y131        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_i5_i3_870_fu_184_reg[10]/C

Slack:                    inf
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA_INST/B_ALU[17]
                            (internal pin)
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_i5_i3_870_fu_184_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.554ns  (logic 0.369ns (66.563%)  route 0.185ns (33.437%))
  Logic Levels:           4  (DSP_ALU=2 DSP_OUTPUT=2)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.196ns (routing 0.352ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y53        DSP_A_B_DATA                 0.000     0.000 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA_INST/B_ALU[17]
                         net (fo=1, routed)           0.000     0.000    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA.B_ALU<17>
    DSP48E2_X9Y53        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[17]_ALU_OUT[19])
                                                      0.112     0.112 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     0.112    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_ALU.ALU_OUT<19>
    DSP48E2_X9Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_PCOUT[19])
                                                      0.035     0.147 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_OUTPUT_INST/PCOUT[19]
                         net (fo=1, routed)           0.005     0.152    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/PCIN[19]
    DSP48E2_X9Y54        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[19]_ALU_OUT[5])
                                                      0.192     0.344 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     0.344    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_ALU.ALU_OUT<5>
    DSP48E2_X9Y54        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.030     0.374 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_OUTPUT_INST/P[5]
                         net (fo=16, routed)          0.180     0.554    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0_n_103
    SLICE_X79Y129        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_i5_i3_870_fu_184_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.196     1.368    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/ap_clk
    SLICE_X79Y129        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_4/StreamingDataflowPartition_1_MVAU_hls_4/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_i5_i3_870_fu_184_reg[5]/C

Slack:                    inf
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA_INST/B_ALU[17]
                            (internal pin)
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_i5_i3_870_fu_184_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.369ns (66.014%)  route 0.190ns (33.986%))
  Logic Levels:           4  (DSP_ALU=2 DSP_OUTPUT=2)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.094ns (routing 0.352ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X5Y52        DSP_A_B_DATA                 0.000     0.000 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA_INST/B_ALU[17]
                         net (fo=1, routed)           0.000     0.000    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_A_B_DATA.B_ALU<17>
    DSP48E2_X5Y52        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[17]_ALU_OUT[26])
                                                      0.112     0.112 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_ALU_INST/ALU_OUT[26]
                         net (fo=1, routed)           0.000     0.112    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_ALU.ALU_OUT<26>
    DSP48E2_X5Y52        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[26]_PCOUT[26])
                                                      0.035     0.147 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2/DSP_OUTPUT_INST/PCOUT[26]
                         net (fo=1, routed)           0.002     0.149    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/PCIN[26]
    DSP48E2_X5Y53        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[26]_ALU_OUT[9])
                                                      0.192     0.341 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_ALU_INST/ALU_OUT[9]
                         net (fo=1, routed)           0.000     0.341    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_ALU.ALU_OUT<9>
    DSP48E2_X5Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[9]_P[9])
                                                      0.030     0.371 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0/DSP_OUTPUT_INST/P[9]
                         net (fo=9, routed)           0.188     0.559    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_ln840_8_fu_1238_p2__0_n_99
    SLICE_X56Y125        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_i5_i3_870_fu_184_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=181491, routed)      1.094     1.266    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/ap_clk
    SLICE_X56Y125        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_44/add_i5_i3_870_fu_184_reg[9]/C





