{
    "code": "module TopModule (\n    input logic clk,            // Clock input, positive edge-triggered\n    input logic load,           // Load control signal\n    input logic [511:0] data,   // 512-bit input data vector\n    output logic [511:0] q      // 512-bit output data vector\n);\n\n    always_ff @(posedge clk) begin\n        if (load) begin\n            q <= data;\n        end else begin\n            q[0] <= 0 ^ q[1];\n            for (int i = 1; i < 511; i++) begin\n                q[i] <= q[i-1] ^ q[i+1];\n            end\n            q[511] <= q[510] ^ 0;\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}