{"ast":null,"code":"import React from\"react\";import mock09 from'../assets/images/mock09.png';import mock10 from'../assets/images/mock10.png';import'../assets/styles/Project.scss';import{jsx as _jsx,jsxs as _jsxs}from\"react/jsx-runtime\";function Project(){return/*#__PURE__*/_jsxs(\"div\",{className:\"projects-container\",id:\"projects\",children:[/*#__PURE__*/_jsx(\"h1\",{children:\"some projects:\"}),/*#__PURE__*/_jsxs(\"div\",{className:\"projects-grid\",children:[/*#__PURE__*/_jsxs(\"div\",{className:\"project\",children:[/*#__PURE__*/_jsx(\"a\",{href:\"#/docs/c2s2\",children:/*#__PURE__*/_jsx(\"img\",{src:mock10,className:\"zoom\",alt:\"thumbnail\",width:\"100%\"})}),/*#__PURE__*/_jsx(\"a\",{href:\"#/docs/c2s2\",children:/*#__PURE__*/_jsx(\"h2\",{children:\"Cornell Custom Sillicon Systems\"})}),/*#__PURE__*/_jsx(\"p\",{children:\"Taping out chips as an undergraduate, working on writing RTL and physical design tooling scripts for efficient, customizable flows.\"})]}),/*#__PURE__*/_jsxs(\"div\",{className:\"project\",children:[/*#__PURE__*/_jsx(\"a\",{href:\"#/docs/TRV2_processor\",children:/*#__PURE__*/_jsx(\"img\",{src:mock09,className:\"zoom\",alt:\"thumbnail\",width:\"100%\"})}),/*#__PURE__*/_jsx(\"a\",{href:\"#/docs/TRV2_processor\",children:/*#__PURE__*/_jsx(\"h2\",{children:\"TinyRiscV2 Processor\"})}),/*#__PURE__*/_jsx(\"p\",{children:\"Designed pipelined microprocessor with forwarding and in SVerilog from scratch, including 32-bit ALU with a variable cycle iterative algorithm for multiplication, streaming memory interface, and TinyRISCV2 instruction set compatibility. Working on multi-core.\"})]})]})]});}export default Project;","map":{"version":3,"names":["React","mock09","mock10","jsx","_jsx","jsxs","_jsxs","Project","className","id","children","href","src","alt","width"],"sources":["/Users/ivanmokeyev/Documents/Eng Projects/smokevan.github.io/src/components/Project.tsx"],"sourcesContent":["import React from \"react\";\nimport mock09 from '../assets/images/mock09.png';\nimport mock10 from '../assets/images/mock10.png';\nimport '../assets/styles/Project.scss';\n\nfunction Project() {\n    return(\n    <div className=\"projects-container\" id=\"projects\">\n        <h1>some projects:</h1>\n        <div className=\"projects-grid\">\n            <div className=\"project\">\n                <a href=\"#/docs/c2s2\"><img src={mock10} className=\"zoom\" alt=\"thumbnail\" width=\"100%\"/></a>\n                <a href=\"#/docs/c2s2\"><h2>Cornell Custom Sillicon Systems</h2></a>\n                <p>Taping out chips as an undergraduate, working on writing RTL and physical design tooling scripts for efficient, customizable flows.</p>\n            </div>\n            <div className=\"project\">\n                <a href=\"#/docs/TRV2_processor\"><img src={mock09} className=\"zoom\" alt=\"thumbnail\" width=\"100%\"/></a>\n                <a href=\"#/docs/TRV2_processor\"><h2>TinyRiscV2 Processor</h2></a>\n                <p>Designed pipelined microprocessor with forwarding and in SVerilog from scratch, including 32-bit ALU with a variable cycle iterative algorithm for multiplication, streaming memory interface, and TinyRISCV2 instruction set compatibility. Working on multi-core.</p>\n            </div>\n        </div>\n    </div>\n    );\n}\n\nexport default Project;"],"mappings":"AAAA,MAAO,CAAAA,KAAK,KAAM,OAAO,CACzB,MAAO,CAAAC,MAAM,KAAM,6BAA6B,CAChD,MAAO,CAAAC,MAAM,KAAM,6BAA6B,CAChD,MAAO,+BAA+B,CAAC,OAAAC,GAAA,IAAAC,IAAA,CAAAC,IAAA,IAAAC,KAAA,yBAEvC,QAAS,CAAAC,OAAOA,CAAA,CAAG,CACf,mBACAD,KAAA,QAAKE,SAAS,CAAC,oBAAoB,CAACC,EAAE,CAAC,UAAU,CAAAC,QAAA,eAC7CN,IAAA,OAAAM,QAAA,CAAI,gBAAc,CAAI,CAAC,cACvBJ,KAAA,QAAKE,SAAS,CAAC,eAAe,CAAAE,QAAA,eAC1BJ,KAAA,QAAKE,SAAS,CAAC,SAAS,CAAAE,QAAA,eACpBN,IAAA,MAAGO,IAAI,CAAC,aAAa,CAAAD,QAAA,cAACN,IAAA,QAAKQ,GAAG,CAAEV,MAAO,CAACM,SAAS,CAAC,MAAM,CAACK,GAAG,CAAC,WAAW,CAACC,KAAK,CAAC,MAAM,CAAC,CAAC,CAAG,CAAC,cAC3FV,IAAA,MAAGO,IAAI,CAAC,aAAa,CAAAD,QAAA,cAACN,IAAA,OAAAM,QAAA,CAAI,iCAA+B,CAAI,CAAC,CAAG,CAAC,cAClEN,IAAA,MAAAM,QAAA,CAAG,qIAAmI,CAAG,CAAC,EACzI,CAAC,cACNJ,KAAA,QAAKE,SAAS,CAAC,SAAS,CAAAE,QAAA,eACpBN,IAAA,MAAGO,IAAI,CAAC,uBAAuB,CAAAD,QAAA,cAACN,IAAA,QAAKQ,GAAG,CAAEX,MAAO,CAACO,SAAS,CAAC,MAAM,CAACK,GAAG,CAAC,WAAW,CAACC,KAAK,CAAC,MAAM,CAAC,CAAC,CAAG,CAAC,cACrGV,IAAA,MAAGO,IAAI,CAAC,uBAAuB,CAAAD,QAAA,cAACN,IAAA,OAAAM,QAAA,CAAI,sBAAoB,CAAI,CAAC,CAAG,CAAC,cACjEN,IAAA,MAAAM,QAAA,CAAG,qQAAmQ,CAAG,CAAC,EACzQ,CAAC,EACL,CAAC,EACL,CAAC,CAEV,CAEA,cAAe,CAAAH,OAAO","ignoreList":[]},"metadata":{},"sourceType":"module","externalDependencies":[]}