15:20:44
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":239:12:239:15|ncs1 is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":240:13:240:17|sclk1 is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Synthesizing work.simplevga.vga 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":149:34:149:54|Index value 0 to 11 could be out of prefix range 0 to 7 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":149:34:149:57|Index value 0 to 9 could be out of prefix range 0 to 7 
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":4:7:4:9|Synthesizing work.pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input extfeedback of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 0 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 1 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 2 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 3 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 4 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 5 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 6 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 7 of input dynamicdelay of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input latchinputvalue of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sdi of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sclk of instance PLL_inst is floating
Post processing for work.simplevga.vga
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":99:8:99:9|Register bit Reset is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Register bit counter(31) is always 0, optimizing ...
@W: CL260 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Pruning register bit 31 of counter(31 downto 0)  
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Register bit counter(6) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Register bit counter(7) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Register bit counter(8) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Register bit counter(9) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Register bit counter(10) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Register bit counter(11) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Register bit counter(12) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Register bit counter(13) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Register bit counter(14) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Register bit counter(15) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Register bit counter(16) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Register bit counter(17) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Register bit counter(18) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Register bit counter(19) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Register bit counter(20) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Register bit counter(21) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Register bit counter(22) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Register bit counter(23) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Register bit counter(24) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Register bit counter(25) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Register bit counter(26) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Register bit counter(27) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Register bit counter(28) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Register bit counter(29) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Register bit counter(30) is always 0, optimizing ...
@W: CL279 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Pruning register bits 30 to 6 of counter(30 downto 0)  
@W: CL159 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":29:8:29:12|Input SDATA is unused

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 38MB peak: 40MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 24 15:21:09 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 24 15:21:09 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 24 15:21:09 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 24 15:21:11 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 60MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)



@S |Clock Summary
****************

Start                            Requested     Requested     Clock                                   Clock                
Clock                            Frequency     Period        Type                                    Group                
--------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     129.9 MHz     7.698         derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             31.0 MHz      32.238        inferred                                Autoconstr_clkgroup_0
System                           1.0 MHz       1000.000      system                                  system_clkgroup      
==========================================================================================================================

@W: MT529 :"u:\simplevga_icestick\simplevga.vhdl":209:8:209:9|Found inferred clock SimpleVGA|Clock12MHz which controls 8 sequential elements including nCS1_1. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 44MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 24 15:21:13 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":159:30:159:52|Generating a type div divider 
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":156:30:156:55|Generating a type div divider 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 76MB peak: 79MB)

@N: MF237 :"u:\simplevga_icestick\ledboardfont.vhdl":158:13:158:20|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":157:30:157:57|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\ledboardfont.vhdl":131:47:131:65|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\ledboardfont.vhdl":158:33:158:40|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":160:30:160:54|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\ledboardfont.vhdl":132:47:132:66|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 79MB peak: 79MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 80MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 79MB peak: 80MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 80MB peak: 80MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 90MB peak: 90MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 89MB peak: 90MB)


Finished preparing to map (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 89MB peak: 90MB)


Finished technology mapping (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 91MB peak: 94MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:14s		    -8.98ns		 424 /        32
   2		0h:00m:14s		    -7.58ns		 424 /        32
   3		0h:00m:14s		    -6.51ns		 425 /        32
   4		0h:00m:14s		    -6.18ns		 425 /        32
------------------------------------------------------------

@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":127:8:127:9|Instance "beamY[2]" with 17 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":127:8:127:9|Instance "beamY[3]" with 15 loads replicated 1 times to improve timing 
Timing driven replication report
Added 2 Registers via timing driven replication
Added 1 LUTs via timing driven replication



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:19s		    -3.71ns		 468 /        34
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:19s		    -3.71ns		 468 /        34
------------------------------------------------------------

@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":88:4:88:13|SB_GB inserted on the net PixelClock.
@N: FX1016 :"u:\simplevga_icestick\simplevga.vhdl":9:8:9:17|SB_GB_IO inserted on the port Clock12MHz.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:19s; Memory used current: 93MB peak: 106MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:19s; Memory used current: 93MB peak: 106MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 34 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0001       Clock12MHz_ibuf_gb_io     SB_GB_IO               8          nCS1_1         
@K:CKID0002       Clock50MHz.PLL_inst       SB_PLL40_CORE          26         beamY[2]       
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:20s; Memory used current: 91MB peak: 106MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:20s; Memory used current: 92MB peak: 106MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:21s; Memory used current: 92MB peak: 106MB)


Start final timing analysis (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:21s; Memory used current: 92MB peak: 106MB)

@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 49.16ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock PLL|PLLOUTCORE_derived_clock with period 49.16ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jun 24 15:21:37 2015
#


Top view:               SimpleVGA
Requested Frequency:    20.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -8.676

                                 Requested     Estimated     Requested     Estimated                Clock                                   Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack      Type                                    Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     20.3 MHz      17.3 MHz      49.162        57.837        -8.676     derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             20.3 MHz      127.6 MHz     49.162        7.840         41.322     inferred                                Autoconstr_clkgroup_0
=================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
SimpleVGA|Clock12MHz          SimpleVGA|Clock12MHz          |  49.162      41.322  |  No paths    -      |  No paths    -      |  No paths    -    
PLL|PLLOUTCORE_derived_clock  PLL|PLLOUTCORE_derived_clock  |  49.162      -8.676  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

             Starting                                                         Arrival           
Instance     Reference                        Type       Pin     Net          Time        Slack 
             Clock                                                                              
------------------------------------------------------------------------------------------------
beamX[0]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[0]     0.540       -8.676
beamX[1]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[1]     0.540       -8.535
beamX[2]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[2]     0.540       -8.395
beamX[3]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[3]     0.540       -8.255
beamX[4]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[4]     0.540       -8.115
beamX[5]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[5]     0.540       -7.975
beamX[6]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[6]     0.540       -7.834
beamX[9]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[9]     0.540       -7.809
beamX[7]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[7]     0.540       -7.694
beamX[8]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[8]     0.540       -7.554
================================================================================================


Ending Points with Worst Slack
******************************

                  Starting                                                                 Required           
Instance          Reference                        Type        Pin     Net                 Time         Slack 
                  Clock                                                                                       
--------------------------------------------------------------------------------------------------------------
Pixel             PLL|PLLOUTCORE_derived_clock     SB_DFF      D       Pixel_0             49.057       -8.676
beamY[0]          PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamY_2             49.057       39.818
VSync             PLL|PLLOUTCORE_derived_clock     SB_DFF      D       un1_beamy_i         49.057       39.832
beamX[4]          PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[4]          49.057       39.832
beamY[4]          PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[4]          49.057       39.832
beamY[7]          PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[7]          49.057       39.832
beamX[0]          PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[0]          49.057       39.839
beamY[1]          PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamY_1             49.057       39.839
beamY[3]          PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[3]          49.057       39.839
beamY_fast[3]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3_fast[3]     49.057       39.839
==============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      49.162
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.057

    - Propagation time:                      57.732
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -8.676

    Number of logic level(s):                63
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                               SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                               Net          -        -       0.834     -           11        
un5_visiblex_cry_0_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                   SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                   SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                     Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      O        Out     0.316     3.455       -         
CO3_0                                                                  Net          -        -       1.371     -           26        
column_1.charx_if_generate_plus\.mult1_un26_sum_axb_3_i                SB_LUT4      I0       In      -         4.826       -         
column_1.charx_if_generate_plus\.mult1_un26_sum_axb_3_i                SB_LUT4      O        Out     0.449     5.274       -         
charx_if_generate_plus\.mult1_un26_sum_axb_3_i                         Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     I1       In      -         6.180       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     CO       Out     0.229     6.408       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2                           Net          -        -       0.386     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIH538_0               SB_LUT4      I3       In      -         6.794       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIH538_0               SB_LUT4      O        Out     0.287     7.082       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIH538_0               Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIH538_1               SB_LUT4      I0       In      -         8.453       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIH538_1               SB_LUT4      O        Out     0.449     8.902       -         
charx_if_generate_plus\.mult1_un26_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     I0       In      -         9.807       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CO       Out     0.258     10.064      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c_RNIJIDS                 SB_LUT4      I3       In      -         10.450      -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c_RNIJIDS                 SB_LUT4      O        Out     0.316     10.766      -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c_RNIJIDS                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c_RNIJIDS_0               SB_LUT4      I0       In      -         12.137      -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c_RNIJIDS_0               SB_LUT4      O        Out     0.449     12.586      -         
charx_if_generate_plus\.mult1_un33_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     I0       In      -         13.491      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     13.748      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CI       In      -         13.762      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     13.888      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CI       In      -         13.902      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     14.028      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIIF6R1                SB_LUT4      I3       In      -         14.415      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIIF6R1                SB_LUT4      O        Out     0.316     14.730      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIIF6R1                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIIF6R1_0              SB_LUT4      I0       In      -         16.101      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIIF6R1_0              SB_LUT4      O        Out     0.449     16.550      -         
charx_if_generate_plus\.mult1_un40_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     I0       In      -         17.455      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     17.712      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CI       In      -         17.726      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     17.853      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CI       In      -         17.867      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     17.993      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIMR7R3                SB_LUT4      I3       In      -         18.379      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIMR7R3                SB_LUT4      O        Out     0.316     18.694      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIMR7R3                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIMR7R3_0              SB_LUT4      I0       In      -         20.065      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIMR7R3_0              SB_LUT4      O        Out     0.449     20.514      -         
charx_if_generate_plus\.mult1_un47_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     I0       In      -         21.419      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     21.677      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CI       In      -         21.691      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     21.817      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CI       In      -         21.831      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     21.957      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIADQT7                SB_LUT4      I3       In      -         22.343      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIADQT7                SB_LUT4      O        Out     0.316     22.659      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIADQT7                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIADQT7_0              SB_LUT4      I0       In      -         24.030      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIADQT7_0              SB_LUT4      O        Out     0.449     24.479      -         
charx_if_generate_plus\.mult1_un54_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     I0       In      -         25.384      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     25.641      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CI       In      -         25.655      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     25.781      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CI       In      -         25.795      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     25.921      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI3NH6F                SB_LUT4      I3       In      -         26.307      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI3NH6F                SB_LUT4      O        Out     0.316     26.623      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI3NH6F                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI3NH6F_0              SB_LUT4      I0       In      -         27.994      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI3NH6F_0              SB_LUT4      O        Out     0.449     28.443      -         
charx_if_generate_plus\.mult1_un61_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     I0       In      -         29.348      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     29.605      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CI       In      -         29.619      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     29.746      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CI       In      -         29.759      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     29.886      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIRI4IT                SB_LUT4      I3       In      -         30.272      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIRI4IT                SB_LUT4      O        Out     0.316     30.587      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIRI4IT                Net          -        -       1.371     -           5         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIRI4IT_0              SB_LUT4      I0       In      -         31.958      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIRI4IT_0              SB_LUT4      O        Out     0.449     32.407      -         
charx_if_generate_plus\.mult1_un68_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un75_sum_cry_2_c                         SB_CARRY     I0       In      -         33.312      -         
charx_if_generate_plus\.mult1_un75_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     33.570      -         
charx_if_generate_plus\.mult1_un75_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un75_sum_cry_3_c                         SB_CARRY     CI       In      -         33.584      -         
charx_if_generate_plus\.mult1_un75_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     33.710      -         
charx_if_generate_plus\.mult1_un75_sum_cry_3                           Net          -        -       0.014     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c                         SB_CARRY     CI       In      -         33.724      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     33.850      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI328EP1               SB_LUT4      I3       In      -         34.236      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI328EP1               SB_LUT4      O        Out     0.316     34.552      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI328EP1               Net          -        -       1.371     -           6         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      I2       In      -         35.923      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      O        Out     0.379     36.301      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           Net          -        -       0.905     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     I0       In      -         37.206      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     CO       Out     0.258     37.464      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CI       In      -         37.478      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CO       Out     0.126     37.604      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CI       In      -         37.618      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CO       Out     0.126     37.744      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CI       In      -         37.758      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CO       Out     0.126     37.884      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4                 Net          -        -       0.386     -           3         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      I3       In      -         38.270      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      O        Out     0.287     38.558      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       Net          -        -       1.371     -           4         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      I0       In      -         39.929      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      O        Out     0.449     40.378      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_i[5]                  Net          -        -       0.905     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     I0       In      -         41.283      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CO       Out     0.258     41.540      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4                 Net          -        -       0.386     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIJ24654     SB_LUT4      I3       In      -         41.926      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIJ24654     SB_LUT4      O        Out     0.316     42.242      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIJ24654     Net          -        -       1.371     -           4         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNI5QOGM8     SB_LUT4      I2       In      -         43.613      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNI5QOGM8     SB_LUT4      O        Out     0.379     43.992      -         
font\.un3_pixel[29]                                                    Net          -        -       1.371     -           13        
Pixel_RNO_80                                                           SB_LUT4      I3       In      -         45.362      -         
Pixel_RNO_80                                                           SB_LUT4      O        Out     0.316     45.678      -         
Pixel_RNO_80                                                           Net          -        -       1.371     -           1         
Pixel_RNO_56                                                           SB_LUT4      I1       In      -         47.049      -         
Pixel_RNO_56                                                           SB_LUT4      O        Out     0.400     47.449      -         
Pixel_RNO_56                                                           Net          -        -       1.371     -           1         
Pixel_RNO_37                                                           SB_LUT4      I2       In      -         48.820      -         
Pixel_RNO_37                                                           SB_LUT4      O        Out     0.379     49.199      -         
N_1659_0                                                               Net          -        -       1.371     -           1         
Pixel_RNO_18                                                           SB_LUT4      I0       In      -         50.569      -         
Pixel_RNO_18                                                           SB_LUT4      O        Out     0.386     50.955      -         
font\.un126_pixel_7_ns_1_0                                             Net          -        -       1.371     -           1         
Pixel_RNO_5                                                            SB_LUT4      I2       In      -         52.326      -         
Pixel_RNO_5                                                            SB_LUT4      O        Out     0.379     52.705      -         
font\.un126_pixel_7_ns_rn_0_0_0                                        Net          -        -       1.371     -           1         
Pixel_RNO_1                                                            SB_LUT4      I2       In      -         54.076      -         
Pixel_RNO_1                                                            SB_LUT4      O        Out     0.379     54.455      -         
font\.un126_pixel                                                      Net          -        -       1.371     -           1         
Pixel_RNO                                                              SB_LUT4      I1       In      -         55.826      -         
Pixel_RNO                                                              SB_LUT4      O        Out     0.400     56.225      -         
Pixel_0                                                                Net          -        -       1.507     -           1         
Pixel                                                                  SB_DFF       D        In      -         57.732      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 57.838 is 17.201(29.7%) logic and 40.637(70.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      49.162
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.057

    - Propagation time:                      57.704
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -8.648

    Number of logic level(s):                63
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                               SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                               Net          -        -       0.834     -           11        
un5_visiblex_cry_0_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                   SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                   SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                     Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      O        Out     0.316     3.455       -         
CO3_0                                                                  Net          -        -       1.371     -           26        
column_1.charx_if_generate_plus\.mult1_un26_sum_axb_3_i                SB_LUT4      I0       In      -         4.826       -         
column_1.charx_if_generate_plus\.mult1_un26_sum_axb_3_i                SB_LUT4      O        Out     0.449     5.274       -         
charx_if_generate_plus\.mult1_un26_sum_axb_3_i                         Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     I1       In      -         6.180       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     CO       Out     0.229     6.408       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2                           Net          -        -       0.386     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIH538_0               SB_LUT4      I3       In      -         6.794       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIH538_0               SB_LUT4      O        Out     0.287     7.082       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIH538_0               Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIH538_1               SB_LUT4      I0       In      -         8.453       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIH538_1               SB_LUT4      O        Out     0.449     8.902       -         
charx_if_generate_plus\.mult1_un26_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     I0       In      -         9.807       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CO       Out     0.258     10.064      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c_RNIJIDS                 SB_LUT4      I3       In      -         10.450      -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c_RNIJIDS                 SB_LUT4      O        Out     0.316     10.766      -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c_RNIJIDS                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c_RNIJIDS_0               SB_LUT4      I0       In      -         12.137      -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c_RNIJIDS_0               SB_LUT4      O        Out     0.449     12.586      -         
charx_if_generate_plus\.mult1_un33_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     I0       In      -         13.491      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     13.748      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CI       In      -         13.762      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     13.888      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CI       In      -         13.902      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     14.028      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIIF6R1                SB_LUT4      I3       In      -         14.415      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIIF6R1                SB_LUT4      O        Out     0.316     14.730      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIIF6R1                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIIF6R1_0              SB_LUT4      I0       In      -         16.101      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIIF6R1_0              SB_LUT4      O        Out     0.449     16.550      -         
charx_if_generate_plus\.mult1_un40_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     I0       In      -         17.455      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     17.712      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CI       In      -         17.726      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     17.853      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CI       In      -         17.867      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     17.993      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIMR7R3                SB_LUT4      I3       In      -         18.379      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIMR7R3                SB_LUT4      O        Out     0.316     18.694      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIMR7R3                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIMR7R3_0              SB_LUT4      I0       In      -         20.065      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIMR7R3_0              SB_LUT4      O        Out     0.449     20.514      -         
charx_if_generate_plus\.mult1_un47_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     I0       In      -         21.419      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     21.677      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CI       In      -         21.691      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     21.817      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CI       In      -         21.831      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     21.957      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIADQT7                SB_LUT4      I3       In      -         22.343      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIADQT7                SB_LUT4      O        Out     0.316     22.659      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIADQT7                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIADQT7_0              SB_LUT4      I0       In      -         24.030      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIADQT7_0              SB_LUT4      O        Out     0.449     24.479      -         
charx_if_generate_plus\.mult1_un54_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     I0       In      -         25.384      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     25.641      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CI       In      -         25.655      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     25.781      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CI       In      -         25.795      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     25.921      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI3NH6F                SB_LUT4      I3       In      -         26.307      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI3NH6F                SB_LUT4      O        Out     0.316     26.623      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI3NH6F                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI3NH6F_0              SB_LUT4      I0       In      -         27.994      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI3NH6F_0              SB_LUT4      O        Out     0.449     28.443      -         
charx_if_generate_plus\.mult1_un61_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     I0       In      -         29.348      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     29.605      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CI       In      -         29.619      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     29.746      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CI       In      -         29.759      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     29.886      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIRI4IT                SB_LUT4      I3       In      -         30.272      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIRI4IT                SB_LUT4      O        Out     0.316     30.587      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIRI4IT                Net          -        -       1.371     -           5         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIRI4IT_0              SB_LUT4      I0       In      -         31.958      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIRI4IT_0              SB_LUT4      O        Out     0.449     32.407      -         
charx_if_generate_plus\.mult1_un68_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un75_sum_cry_2_c                         SB_CARRY     I0       In      -         33.312      -         
charx_if_generate_plus\.mult1_un75_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     33.570      -         
charx_if_generate_plus\.mult1_un75_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un75_sum_cry_3_c                         SB_CARRY     CI       In      -         33.584      -         
charx_if_generate_plus\.mult1_un75_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     33.710      -         
charx_if_generate_plus\.mult1_un75_sum_cry_3                           Net          -        -       0.014     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c                         SB_CARRY     CI       In      -         33.724      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     33.850      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI328EP1               SB_LUT4      I3       In      -         34.236      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI328EP1               SB_LUT4      O        Out     0.316     34.552      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI328EP1               Net          -        -       1.371     -           6         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      I2       In      -         35.923      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      O        Out     0.379     36.301      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           Net          -        -       0.905     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     I0       In      -         37.206      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     CO       Out     0.258     37.464      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CI       In      -         37.478      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CO       Out     0.126     37.604      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CI       In      -         37.618      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CO       Out     0.126     37.744      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CI       In      -         37.758      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CO       Out     0.126     37.884      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4                 Net          -        -       0.386     -           3         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      I3       In      -         38.270      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      O        Out     0.287     38.558      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       Net          -        -       1.371     -           4         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      I0       In      -         39.929      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      O        Out     0.449     40.378      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_i[5]                  Net          -        -       0.905     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     I0       In      -         41.283      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CO       Out     0.258     41.540      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4                 Net          -        -       0.386     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIJ24654     SB_LUT4      I3       In      -         41.926      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIJ24654     SB_LUT4      O        Out     0.316     42.242      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIJ24654     Net          -        -       1.371     -           4         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNI5QOGM8     SB_LUT4      I2       In      -         43.613      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNI5QOGM8     SB_LUT4      O        Out     0.379     43.992      -         
font\.un3_pixel[29]                                                    Net          -        -       1.371     -           13        
beamY_RNIGDTLF41_0[1]                                                  SB_LUT4      I3       In      -         45.362      -         
beamY_RNIGDTLF41_0[1]                                                  SB_LUT4      O        Out     0.316     45.678      -         
beamY_RNIGDTLF41_0[1]                                                  Net          -        -       1.371     -           1         
beamY_RNIPHPNS93[0]                                                    SB_LUT4      I1       In      -         47.049      -         
beamY_RNIPHPNS93[0]                                                    SB_LUT4      O        Out     0.379     47.428      -         
un116_pixel_0[0]                                                       Net          -        -       1.371     -           1         
beamX_RNI6CVMB73[0]                                                    SB_LUT4      I2       In      -         48.799      -         
beamX_RNI6CVMB73[0]                                                    SB_LUT4      O        Out     0.379     49.178      -         
font\.un126_pixel_7_ns_1_1_0                                           Net          -        -       1.371     -           2         
Pixel_RNO_18                                                           SB_LUT4      I2       In      -         50.548      -         
Pixel_RNO_18                                                           SB_LUT4      O        Out     0.379     50.927      -         
font\.un126_pixel_7_ns_1_0                                             Net          -        -       1.371     -           1         
Pixel_RNO_5                                                            SB_LUT4      I2       In      -         52.298      -         
Pixel_RNO_5                                                            SB_LUT4      O        Out     0.379     52.677      -         
font\.un126_pixel_7_ns_rn_0_0_0                                        Net          -        -       1.371     -           1         
Pixel_RNO_1                                                            SB_LUT4      I2       In      -         54.048      -         
Pixel_RNO_1                                                            SB_LUT4      O        Out     0.379     54.427      -         
font\.un126_pixel                                                      Net          -        -       1.371     -           1         
Pixel_RNO                                                              SB_LUT4      I1       In      -         55.798      -         
Pixel_RNO                                                              SB_LUT4      O        Out     0.400     56.197      -         
Pixel_0                                                                Net          -        -       1.507     -           1         
Pixel                                                                  SB_DFF       D        In      -         57.704      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 57.810 is 17.173(29.7%) logic and 40.637(70.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      49.162
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.057

    - Propagation time:                      57.711
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -8.655

    Number of logic level(s):                63
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                               SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                               Net          -        -       0.834     -           11        
un5_visiblex_cry_0_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                   SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                   SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                     Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      O        Out     0.316     3.455       -         
CO3_0                                                                  Net          -        -       1.371     -           26        
column_1.charx_if_generate_plus\.mult1_un26_sum_axb_3_i                SB_LUT4      I0       In      -         4.826       -         
column_1.charx_if_generate_plus\.mult1_un26_sum_axb_3_i                SB_LUT4      O        Out     0.449     5.274       -         
charx_if_generate_plus\.mult1_un26_sum_axb_3_i                         Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     I1       In      -         6.180       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     CO       Out     0.229     6.408       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2                           Net          -        -       0.386     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIH538_0               SB_LUT4      I3       In      -         6.794       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIH538_0               SB_LUT4      O        Out     0.287     7.082       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIH538_0               Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIH538_1               SB_LUT4      I0       In      -         8.453       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIH538_1               SB_LUT4      O        Out     0.449     8.902       -         
charx_if_generate_plus\.mult1_un26_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     I0       In      -         9.807       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CO       Out     0.258     10.064      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c_RNIJIDS                 SB_LUT4      I3       In      -         10.450      -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c_RNIJIDS                 SB_LUT4      O        Out     0.316     10.766      -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c_RNIJIDS                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c_RNIJIDS_0               SB_LUT4      I0       In      -         12.137      -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c_RNIJIDS_0               SB_LUT4      O        Out     0.449     12.586      -         
charx_if_generate_plus\.mult1_un33_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     I0       In      -         13.491      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     13.748      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CI       In      -         13.762      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     13.888      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CI       In      -         13.902      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     14.028      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIIF6R1                SB_LUT4      I3       In      -         14.415      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIIF6R1                SB_LUT4      O        Out     0.316     14.730      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIIF6R1                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIIF6R1_0              SB_LUT4      I0       In      -         16.101      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIIF6R1_0              SB_LUT4      O        Out     0.449     16.550      -         
charx_if_generate_plus\.mult1_un40_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     I0       In      -         17.455      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     17.712      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CI       In      -         17.726      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     17.853      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CI       In      -         17.867      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     17.993      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIMR7R3                SB_LUT4      I3       In      -         18.379      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIMR7R3                SB_LUT4      O        Out     0.316     18.694      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIMR7R3                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIMR7R3_0              SB_LUT4      I0       In      -         20.065      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIMR7R3_0              SB_LUT4      O        Out     0.449     20.514      -         
charx_if_generate_plus\.mult1_un47_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     I0       In      -         21.419      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     21.677      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CI       In      -         21.691      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     21.817      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CI       In      -         21.831      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     21.957      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIADQT7                SB_LUT4      I3       In      -         22.343      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIADQT7                SB_LUT4      O        Out     0.316     22.659      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIADQT7                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIADQT7_0              SB_LUT4      I0       In      -         24.030      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIADQT7_0              SB_LUT4      O        Out     0.449     24.479      -         
charx_if_generate_plus\.mult1_un54_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     I0       In      -         25.384      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     25.641      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CI       In      -         25.655      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     25.781      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CI       In      -         25.795      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     25.921      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI3NH6F                SB_LUT4      I3       In      -         26.307      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI3NH6F                SB_LUT4      O        Out     0.316     26.623      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI3NH6F                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI3NH6F_0              SB_LUT4      I0       In      -         27.994      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI3NH6F_0              SB_LUT4      O        Out     0.449     28.443      -         
charx_if_generate_plus\.mult1_un61_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     I0       In      -         29.348      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     29.605      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CI       In      -         29.619      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     29.746      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CI       In      -         29.759      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     29.886      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIRI4IT                SB_LUT4      I3       In      -         30.272      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIRI4IT                SB_LUT4      O        Out     0.316     30.587      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIRI4IT                Net          -        -       1.371     -           5         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIRI4IT_0              SB_LUT4      I0       In      -         31.958      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIRI4IT_0              SB_LUT4      O        Out     0.449     32.407      -         
charx_if_generate_plus\.mult1_un68_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un75_sum_cry_2_c                         SB_CARRY     I0       In      -         33.312      -         
charx_if_generate_plus\.mult1_un75_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     33.570      -         
charx_if_generate_plus\.mult1_un75_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un75_sum_cry_3_c                         SB_CARRY     CI       In      -         33.584      -         
charx_if_generate_plus\.mult1_un75_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     33.710      -         
charx_if_generate_plus\.mult1_un75_sum_cry_3                           Net          -        -       0.014     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c                         SB_CARRY     CI       In      -         33.724      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     33.850      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI328EP1               SB_LUT4      I3       In      -         34.236      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI328EP1               SB_LUT4      O        Out     0.316     34.552      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI328EP1               Net          -        -       1.371     -           6         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      I2       In      -         35.923      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      O        Out     0.379     36.301      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           Net          -        -       0.905     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     I0       In      -         37.206      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     CO       Out     0.258     37.464      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CI       In      -         37.478      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CO       Out     0.126     37.604      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CI       In      -         37.618      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CO       Out     0.126     37.744      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CI       In      -         37.758      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CO       Out     0.126     37.884      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4                 Net          -        -       0.386     -           3         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      I3       In      -         38.270      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      O        Out     0.287     38.558      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       Net          -        -       1.371     -           4         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      I0       In      -         39.929      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      O        Out     0.449     40.378      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_i[5]                  Net          -        -       0.905     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     I0       In      -         41.283      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CO       Out     0.258     41.540      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4                 Net          -        -       0.386     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIJ24654     SB_LUT4      I3       In      -         41.926      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIJ24654     SB_LUT4      O        Out     0.316     42.242      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIJ24654     Net          -        -       1.371     -           4         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNI5QOGM8     SB_LUT4      I2       In      -         43.613      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNI5QOGM8     SB_LUT4      O        Out     0.379     43.992      -         
font\.un3_pixel[29]                                                    Net          -        -       1.371     -           13        
Pixel_RNO_81                                                           SB_LUT4      I3       In      -         45.362      -         
Pixel_RNO_81                                                           SB_LUT4      O        Out     0.287     45.650      -         
Pixel_RNO_81                                                           Net          -        -       1.371     -           1         
Pixel_RNO_56                                                           SB_LUT4      I2       In      -         47.021      -         
Pixel_RNO_56                                                           SB_LUT4      O        Out     0.351     47.372      -         
Pixel_RNO_56                                                           Net          -        -       1.371     -           1         
Pixel_RNO_37                                                           SB_LUT4      I2       In      -         48.743      -         
Pixel_RNO_37                                                           SB_LUT4      O        Out     0.351     49.093      -         
N_1659_0                                                               Net          -        -       1.371     -           1         
Pixel_RNO_18                                                           SB_LUT4      I0       In      -         50.464      -         
Pixel_RNO_18                                                           SB_LUT4      O        Out     0.449     50.913      -         
font\.un126_pixel_7_ns_1_0                                             Net          -        -       1.371     -           1         
Pixel_RNO_5                                                            SB_LUT4      I2       In      -         52.284      -         
Pixel_RNO_5                                                            SB_LUT4      O        Out     0.400     52.684      -         
font\.un126_pixel_7_ns_rn_0_0_0                                        Net          -        -       1.371     -           1         
Pixel_RNO_1                                                            SB_LUT4      I2       In      -         54.055      -         
Pixel_RNO_1                                                            SB_LUT4      O        Out     0.379     54.434      -         
font\.un126_pixel                                                      Net          -        -       1.371     -           1         
Pixel_RNO                                                              SB_LUT4      I1       In      -         55.805      -         
Pixel_RNO                                                              SB_LUT4      O        Out     0.400     56.204      -         
Pixel_0                                                                Net          -        -       1.507     -           1         
Pixel                                                                  SB_DFF       D        In      -         57.711      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 57.817 is 17.180(29.7%) logic and 40.637(70.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      49.162
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.057

    - Propagation time:                      57.676
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -8.620

    Number of logic level(s):                63
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                               SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                               Net          -        -       0.834     -           11        
un5_visiblex_cry_0_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                   SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                   SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                     Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      O        Out     0.316     3.455       -         
CO3_0                                                                  Net          -        -       1.371     -           26        
column_1.charx_if_generate_plus\.mult1_un26_sum_axb_3_i                SB_LUT4      I0       In      -         4.826       -         
column_1.charx_if_generate_plus\.mult1_un26_sum_axb_3_i                SB_LUT4      O        Out     0.449     5.274       -         
charx_if_generate_plus\.mult1_un26_sum_axb_3_i                         Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     I1       In      -         6.180       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     CO       Out     0.229     6.408       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2                           Net          -        -       0.386     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIH538_0               SB_LUT4      I3       In      -         6.794       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIH538_0               SB_LUT4      O        Out     0.287     7.082       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIH538_0               Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIH538_1               SB_LUT4      I0       In      -         8.453       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIH538_1               SB_LUT4      O        Out     0.449     8.902       -         
charx_if_generate_plus\.mult1_un26_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     I0       In      -         9.807       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CO       Out     0.258     10.064      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c_RNIJIDS                 SB_LUT4      I3       In      -         10.450      -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c_RNIJIDS                 SB_LUT4      O        Out     0.316     10.766      -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c_RNIJIDS                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c_RNIJIDS_0               SB_LUT4      I0       In      -         12.137      -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c_RNIJIDS_0               SB_LUT4      O        Out     0.449     12.586      -         
charx_if_generate_plus\.mult1_un33_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     I0       In      -         13.491      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     13.748      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CI       In      -         13.762      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     13.888      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CI       In      -         13.902      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     14.028      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIIF6R1                SB_LUT4      I3       In      -         14.415      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIIF6R1                SB_LUT4      O        Out     0.316     14.730      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIIF6R1                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIIF6R1_0              SB_LUT4      I0       In      -         16.101      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIIF6R1_0              SB_LUT4      O        Out     0.449     16.550      -         
charx_if_generate_plus\.mult1_un40_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     I0       In      -         17.455      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     17.712      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CI       In      -         17.726      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     17.853      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CI       In      -         17.867      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     17.993      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIMR7R3                SB_LUT4      I3       In      -         18.379      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIMR7R3                SB_LUT4      O        Out     0.316     18.694      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIMR7R3                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIMR7R3_0              SB_LUT4      I0       In      -         20.065      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIMR7R3_0              SB_LUT4      O        Out     0.449     20.514      -         
charx_if_generate_plus\.mult1_un47_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     I0       In      -         21.419      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     21.677      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CI       In      -         21.691      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     21.817      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CI       In      -         21.831      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     21.957      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIADQT7                SB_LUT4      I3       In      -         22.343      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIADQT7                SB_LUT4      O        Out     0.316     22.659      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIADQT7                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIADQT7_0              SB_LUT4      I0       In      -         24.030      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIADQT7_0              SB_LUT4      O        Out     0.449     24.479      -         
charx_if_generate_plus\.mult1_un54_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     I0       In      -         25.384      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     25.641      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CI       In      -         25.655      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     25.781      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CI       In      -         25.795      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     25.921      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI3NH6F                SB_LUT4      I3       In      -         26.307      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI3NH6F                SB_LUT4      O        Out     0.316     26.623      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI3NH6F                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI3NH6F_0              SB_LUT4      I0       In      -         27.994      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI3NH6F_0              SB_LUT4      O        Out     0.449     28.443      -         
charx_if_generate_plus\.mult1_un61_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     I0       In      -         29.348      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     29.605      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CI       In      -         29.619      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     29.746      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CI       In      -         29.759      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     29.886      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIRI4IT                SB_LUT4      I3       In      -         30.272      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIRI4IT                SB_LUT4      O        Out     0.316     30.587      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIRI4IT                Net          -        -       1.371     -           5         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIRI4IT_0              SB_LUT4      I0       In      -         31.958      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIRI4IT_0              SB_LUT4      O        Out     0.449     32.407      -         
charx_if_generate_plus\.mult1_un68_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un75_sum_cry_2_c                         SB_CARRY     I0       In      -         33.312      -         
charx_if_generate_plus\.mult1_un75_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     33.570      -         
charx_if_generate_plus\.mult1_un75_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un75_sum_cry_3_c                         SB_CARRY     CI       In      -         33.584      -         
charx_if_generate_plus\.mult1_un75_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     33.710      -         
charx_if_generate_plus\.mult1_un75_sum_cry_3                           Net          -        -       0.014     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c                         SB_CARRY     CI       In      -         33.724      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     33.850      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI328EP1               SB_LUT4      I3       In      -         34.236      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI328EP1               SB_LUT4      O        Out     0.316     34.552      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI328EP1               Net          -        -       1.371     -           6         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      I2       In      -         35.923      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      O        Out     0.379     36.301      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           Net          -        -       0.905     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     I0       In      -         37.206      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     CO       Out     0.258     37.464      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CI       In      -         37.478      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CO       Out     0.126     37.604      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CI       In      -         37.618      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CO       Out     0.126     37.744      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CI       In      -         37.758      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CO       Out     0.126     37.884      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4                 Net          -        -       0.386     -           3         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      I3       In      -         38.270      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      O        Out     0.287     38.558      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       Net          -        -       1.371     -           4         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      I0       In      -         39.929      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      O        Out     0.449     40.378      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_i[5]                  Net          -        -       0.905     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     I0       In      -         41.283      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CO       Out     0.258     41.540      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4                 Net          -        -       0.386     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIJ24654     SB_LUT4      I3       In      -         41.926      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIJ24654     SB_LUT4      O        Out     0.316     42.242      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIJ24654     Net          -        -       1.371     -           4         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNI5QOGM8     SB_LUT4      I2       In      -         43.613      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNI5QOGM8     SB_LUT4      O        Out     0.379     43.992      -         
font\.un3_pixel[29]                                                    Net          -        -       1.371     -           13        
beamY_RNIGDTLF41[1]                                                    SB_LUT4      I3       In      -         45.362      -         
beamY_RNIGDTLF41[1]                                                    SB_LUT4      O        Out     0.316     45.678      -         
beamY_RNIGDTLF41[1]                                                    Net          -        -       1.371     -           1         
beamY_RNIPHPNS93[0]                                                    SB_LUT4      I2       In      -         47.049      -         
beamY_RNIPHPNS93[0]                                                    SB_LUT4      O        Out     0.379     47.428      -         
un116_pixel_0[0]                                                       Net          -        -       1.371     -           1         
beamX_RNI6CVMB73[0]                                                    SB_LUT4      I2       In      -         48.799      -         
beamX_RNI6CVMB73[0]                                                    SB_LUT4      O        Out     0.351     49.149      -         
font\.un126_pixel_7_ns_1_1_0                                           Net          -        -       1.371     -           2         
Pixel_RNO_18                                                           SB_LUT4      I2       In      -         50.520      -         
Pixel_RNO_18                                                           SB_LUT4      O        Out     0.379     50.899      -         
font\.un126_pixel_7_ns_1_0                                             Net          -        -       1.371     -           1         
Pixel_RNO_5                                                            SB_LUT4      I2       In      -         52.270      -         
Pixel_RNO_5                                                            SB_LUT4      O        Out     0.379     52.649      -         
font\.un126_pixel_7_ns_rn_0_0_0                                        Net          -        -       1.371     -           1         
Pixel_RNO_1                                                            SB_LUT4      I2       In      -         54.020      -         
Pixel_RNO_1                                                            SB_LUT4      O        Out     0.379     54.398      -         
font\.un126_pixel                                                      Net          -        -       1.371     -           1         
Pixel_RNO                                                              SB_LUT4      I1       In      -         55.770      -         
Pixel_RNO                                                              SB_LUT4      O        Out     0.400     56.169      -         
Pixel_0                                                                Net          -        -       1.507     -           1         
Pixel                                                                  SB_DFF       D        In      -         57.676      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 57.781 is 17.144(29.7%) logic and 40.637(70.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      49.162
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.057

    - Propagation time:                      57.634
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -8.577

    Number of logic level(s):                63
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                               SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                               Net          -        -       0.834     -           11        
un5_visiblex_cry_0_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                   SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                   SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                     Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      O        Out     0.316     3.455       -         
CO3_0                                                                  Net          -        -       1.371     -           26        
column_1.charx_if_generate_plus\.mult1_un26_sum_axb_3_i                SB_LUT4      I0       In      -         4.826       -         
column_1.charx_if_generate_plus\.mult1_un26_sum_axb_3_i                SB_LUT4      O        Out     0.449     5.274       -         
charx_if_generate_plus\.mult1_un26_sum_axb_3_i                         Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     I1       In      -         6.180       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     CO       Out     0.229     6.408       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2                           Net          -        -       0.386     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIH538_0               SB_LUT4      I3       In      -         6.794       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIH538_0               SB_LUT4      O        Out     0.287     7.082       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIH538_0               Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIH538_1               SB_LUT4      I0       In      -         8.453       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c_RNIH538_1               SB_LUT4      O        Out     0.449     8.902       -         
charx_if_generate_plus\.mult1_un26_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     I0       In      -         9.807       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CO       Out     0.258     10.064      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c_RNIJIDS                 SB_LUT4      I3       In      -         10.450      -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c_RNIJIDS                 SB_LUT4      O        Out     0.316     10.766      -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c_RNIJIDS                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c_RNIJIDS_0               SB_LUT4      I0       In      -         12.137      -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c_RNIJIDS_0               SB_LUT4      O        Out     0.449     12.586      -         
charx_if_generate_plus\.mult1_un33_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     I0       In      -         13.491      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     13.748      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CI       In      -         13.762      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     13.888      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CI       In      -         13.902      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     14.028      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIIF6R1                SB_LUT4      I3       In      -         14.415      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIIF6R1                SB_LUT4      O        Out     0.316     14.730      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIIF6R1                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIIF6R1_0              SB_LUT4      I0       In      -         16.101      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIIF6R1_0              SB_LUT4      O        Out     0.449     16.550      -         
charx_if_generate_plus\.mult1_un40_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     I0       In      -         17.455      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     17.712      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CI       In      -         17.726      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     17.853      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CI       In      -         17.867      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     17.993      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIMR7R3                SB_LUT4      I3       In      -         18.379      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIMR7R3                SB_LUT4      O        Out     0.316     18.694      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIMR7R3                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIMR7R3_0              SB_LUT4      I0       In      -         20.065      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIMR7R3_0              SB_LUT4      O        Out     0.449     20.514      -         
charx_if_generate_plus\.mult1_un47_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     I0       In      -         21.419      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     21.677      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CI       In      -         21.691      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     21.817      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CI       In      -         21.831      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     21.957      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIADQT7                SB_LUT4      I3       In      -         22.343      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIADQT7                SB_LUT4      O        Out     0.316     22.659      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIADQT7                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIADQT7_0              SB_LUT4      I0       In      -         24.030      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIADQT7_0              SB_LUT4      O        Out     0.449     24.479      -         
charx_if_generate_plus\.mult1_un54_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     I0       In      -         25.384      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     25.641      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CI       In      -         25.655      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     25.781      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CI       In      -         25.795      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     25.921      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI3NH6F                SB_LUT4      I3       In      -         26.307      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI3NH6F                SB_LUT4      O        Out     0.316     26.623      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI3NH6F                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI3NH6F_0              SB_LUT4      I0       In      -         27.994      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNI3NH6F_0              SB_LUT4      O        Out     0.449     28.443      -         
charx_if_generate_plus\.mult1_un61_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     I0       In      -         29.348      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     29.605      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CI       In      -         29.619      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     29.746      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CI       In      -         29.759      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     29.886      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIRI4IT                SB_LUT4      I3       In      -         30.272      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIRI4IT                SB_LUT4      O        Out     0.316     30.587      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIRI4IT                Net          -        -       1.371     -           5         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIRI4IT_0              SB_LUT4      I0       In      -         31.958      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIRI4IT_0              SB_LUT4      O        Out     0.449     32.407      -         
charx_if_generate_plus\.mult1_un68_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un75_sum_cry_2_c                         SB_CARRY     I0       In      -         33.312      -         
charx_if_generate_plus\.mult1_un75_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     33.570      -         
charx_if_generate_plus\.mult1_un75_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un75_sum_cry_3_c                         SB_CARRY     CI       In      -         33.584      -         
charx_if_generate_plus\.mult1_un75_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     33.710      -         
charx_if_generate_plus\.mult1_un75_sum_cry_3                           Net          -        -       0.014     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c                         SB_CARRY     CI       In      -         33.724      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     33.850      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI328EP1               SB_LUT4      I3       In      -         34.236      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI328EP1               SB_LUT4      O        Out     0.316     34.552      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI328EP1               Net          -        -       1.371     -           6         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      I2       In      -         35.923      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      O        Out     0.379     36.301      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           Net          -        -       0.905     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     I0       In      -         37.206      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     CO       Out     0.258     37.464      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CI       In      -         37.478      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CO       Out     0.126     37.604      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CI       In      -         37.618      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CO       Out     0.126     37.744      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CI       In      -         37.758      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CO       Out     0.126     37.884      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4                 Net          -        -       0.386     -           3         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      I3       In      -         38.270      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      O        Out     0.287     38.558      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       Net          -        -       1.371     -           4         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      I0       In      -         39.929      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      O        Out     0.449     40.378      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_i[5]                  Net          -        -       0.905     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     I0       In      -         41.283      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CO       Out     0.258     41.540      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4                 Net          -        -       0.386     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIJ24654     SB_LUT4      I3       In      -         41.926      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIJ24654     SB_LUT4      O        Out     0.316     42.242      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIJ24654     Net          -        -       1.371     -           4         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNI5QOGM8     SB_LUT4      I2       In      -         43.613      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNI5QOGM8     SB_LUT4      O        Out     0.379     43.992      -         
font\.un3_pixel[29]                                                    Net          -        -       1.371     -           13        
beamY_RNI0466FV3_0[1]                                                  SB_LUT4      I3       In      -         45.362      -         
beamY_RNI0466FV3_0[1]                                                  SB_LUT4      O        Out     0.316     45.678      -         
beamY_RNI0466FV3_0[1]                                                  Net          -        -       1.371     -           1         
beamY_RNIHNM8GN3[1]                                                    SB_LUT4      I1       In      -         47.049      -         
beamY_RNIHNM8GN3[1]                                                    SB_LUT4      O        Out     0.400     47.449      -         
un116_pixel_0[2]                                                       Net          -        -       1.371     -           1         
beamX_RNI6CVMB73[0]                                                    SB_LUT4      I3       In      -         48.820      -         
beamX_RNI6CVMB73[0]                                                    SB_LUT4      O        Out     0.287     49.107      -         
font\.un126_pixel_7_ns_1_1_0                                           Net          -        -       1.371     -           2         
Pixel_RNO_18                                                           SB_LUT4      I2       In      -         50.478      -         
Pixel_RNO_18                                                           SB_LUT4      O        Out     0.379     50.857      -         
font\.un126_pixel_7_ns_1_0                                             Net          -        -       1.371     -           1         
Pixel_RNO_5                                                            SB_LUT4      I2       In      -         52.228      -         
Pixel_RNO_5                                                            SB_LUT4      O        Out     0.379     52.607      -         
font\.un126_pixel_7_ns_rn_0_0_0                                        Net          -        -       1.371     -           1         
Pixel_RNO_1                                                            SB_LUT4      I2       In      -         53.978      -         
Pixel_RNO_1                                                            SB_LUT4      O        Out     0.379     54.356      -         
font\.un126_pixel                                                      Net          -        -       1.371     -           1         
Pixel_RNO                                                              SB_LUT4      I1       In      -         55.727      -         
Pixel_RNO                                                              SB_LUT4      O        Out     0.400     56.127      -         
Pixel_0                                                                Net          -        -       1.507     -           1         
Pixel                                                                  SB_DFF       D        In      -         57.634      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 57.739 is 17.102(29.6%) logic and 40.637(70.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: SimpleVGA|Clock12MHz
====================================



Starting Points with Worst Slack
********************************

                Starting                                                      Arrival           
Instance        Reference                Type         Pin     Net             Time        Slack 
                Clock                                                                           
------------------------------------------------------------------------------------------------
counter[1]      SimpleVGA|Clock12MHz     SB_DFF       Q       counter[1]      0.540       41.322
counter[2]      SimpleVGA|Clock12MHz     SB_DFF       Q       counter[2]      0.540       41.371
counter[3]      SimpleVGA|Clock12MHz     SB_DFF       Q       counter[3]      0.540       41.392
counter[0]      SimpleVGA|Clock12MHz     SB_DFF       Q       counter[0]      0.540       43.178
counter[4]      SimpleVGA|Clock12MHz     SB_DFF       Q       counter[4]      0.540       43.212
counter[5]      SimpleVGA|Clock12MHz     SB_DFF       Q       counter[5]      0.540       43.212
nCS1_1          SimpleVGA|Clock12MHz     SB_DFFSS     Q       nCS1_c          0.540       45.011
slaveselect     SimpleVGA|Clock12MHz     SB_DFF       Q       slaveselect     0.540       45.011
================================================================================================


Ending Points with Worst Slack
******************************

                Starting                                                        Required           
Instance        Reference                Type         Pin     Net               Time         Slack 
                Clock                                                                              
---------------------------------------------------------------------------------------------------
counter[0]      SimpleVGA|Clock12MHz     SB_DFF       D       counter           49.057       41.322
counter[1]      SimpleVGA|Clock12MHz     SB_DFF       D       counter_0         49.057       41.322
counter[2]      SimpleVGA|Clock12MHz     SB_DFF       D       counter_1         49.057       41.322
counter[3]      SimpleVGA|Clock12MHz     SB_DFF       D       counter_2         49.057       41.322
counter[4]      SimpleVGA|Clock12MHz     SB_DFF       D       counter_3         49.057       41.322
counter[5]      SimpleVGA|Clock12MHz     SB_DFF       D       counter_4         49.057       41.322
slaveselect     SimpleVGA|Clock12MHz     SB_DFF       D       slaveselect_1     49.057       41.322
nCS1_1          SimpleVGA|Clock12MHz     SB_DFFSS     D       nCS1_1            49.057       41.385
nCS1_1          SimpleVGA|Clock12MHz     SB_DFFSS     S       nCS1_0_sqmuxa     49.057       41.385
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      49.162
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.057

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 41.322

    Number of logic level(s):                3
    Starting point:                          counter[1] / Q
    Ending point:                            counter[0] / D
    The start point is clocked by            SimpleVGA|Clock12MHz [rising] on pin C
    The end   point is clocked by            SimpleVGA|Clock12MHz [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
counter[1]             SB_DFF      Q        Out     0.540     0.540       -         
counter[1]             Net         -        -       1.599     -           3         
counter_RNIUDS9[1]     SB_LUT4     I0       In      -         2.139       -         
counter_RNIUDS9[1]     SB_LUT4     O        Out     0.449     2.588       -         
N_15_mux               Net         -        -       1.371     -           3         
counter_RNIVUOJ[0]     SB_LUT4     I0       In      -         3.959       -         
counter_RNIVUOJ[0]     SB_LUT4     O        Out     0.449     4.408       -         
N_8                    Net         -        -       1.371     -           8         
counter_RNO[0]         SB_LUT4     I0       In      -         5.779       -         
counter_RNO[0]         SB_LUT4     O        Out     0.449     6.227       -         
counter                Net         -        -       1.507     -           1         
counter[0]             SB_DFF      D        In      -         7.734       -         
====================================================================================
Total path delay (propagation time + setup) of 7.840 is 1.992(25.4%) logic and 5.848(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:21s; Memory used current: 92MB peak: 106MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             1 use
SB_CARRY        151 uses
SB_DFF          23 uses
SB_DFFE         10 uses
SB_DFFSS        1 use
SB_GB           1 use
SB_PLL40_CORE   1 use
VCC             1 use
SB_LUT4         491 uses

I/O ports: 9
I/O primitives: 8
SB_GB_IO       1 use
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   34 (2%)
Total load per clock:
   PLL|PLLOUTCORE_derived_clock: 1
   SimpleVGA|Clock12MHz: 1

Mapping Summary:
Total  LUTs: 491 (38%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 491 = 491 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:21s; Memory used current: 41MB peak: 106MB)

Process took 0h:00m:23s realtime, 0h:00m:21s cputime
# Wed Jun 24 15:21:37 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 47 seconds


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
convertSetIOOldFormat exit 0
convertSetIOOldFormat exit 0
convertSetIOOldFormat exit 0
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Warning: property PLLOUT_SELECT_PORTA doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Warning: property PLLOUT_SELECT_PORTB doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 4 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	491
    Number of DFFs      	:	34
    Number of Carrys    	:	151
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	2
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	7
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	10
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_500", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	502
    Number of DFFs      	:	34
    Number of Carrys    	:	151

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	21
        LUT, DFF and CARRY	:	13
    Combinational LogicCells
        Only LUT         	:	361
        CARRY Only       	:	31
        LUT with CARRY   	:	107
    LogicCells                  :	533/1280
    PLBs                        :	78/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	8/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 1.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 37.0 (sec)

Final Design Statistics
    Number of LUTs      	:	502
    Number of DFFs      	:	34
    Number of Carrys    	:	151
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	533/1280
    PLBs                        :	88/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	8/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: Clock50MHz.PLL_inst/PLLOUTCORE | Frequency: 22.21 MHz | Target: 85.18 MHz
Clock: Clock50MHz.PLL_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 85.18 MHz
Clock: SimpleVGA|Clock12MHz | Frequency: 203.68 MHz | Target: 20.34 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 42.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 1053
used logic cells: 533
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 1053
used logic cells: 533
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Read device time: 3
I1209: Started routing
I1223: Total Nets : 695 
I1212: Iteration  1 :    94 unrouted : 2 seconds
I1212: Iteration  2 :    24 unrouted : 0 seconds
I1212: Iteration  3 :    18 unrouted : 1 seconds
I1212: Iteration  4 :     6 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 0 seconds
I1212: Iteration 13 :     2 unrouted : 0 seconds
I1212: Iteration 14 :     2 unrouted : 0 seconds
I1212: Iteration 15 :     2 unrouted : 0 seconds
I1212: Iteration 16 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 26 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "SCLK2_obuft_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "SCLK1_obuft_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 8 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 10 (sec)
bitmap succeed.
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":239:12:239:15|ncs1 is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":240:13:240:17|sclk1 is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Synthesizing work.simplevga.vga 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":149:34:149:54|Index value 0 to 11 could be out of prefix range 0 to 7 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":149:34:149:57|Index value 0 to 9 could be out of prefix range 0 to 7 
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":4:7:4:9|Synthesizing work.pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input extfeedback of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 0 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 1 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 2 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 3 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 4 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 5 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 6 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 7 of input dynamicdelay of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input latchinputvalue of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sdi of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sclk of instance PLL_inst is floating
Post processing for work.simplevga.vga
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":99:8:99:9|Register bit Reset is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Register bit counter(31) is always 0, optimizing ...
@W: CL260 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Pruning register bit 31 of counter(31 downto 0)  
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Register bit counter(6) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Register bit counter(7) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Register bit counter(8) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Register bit counter(9) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Register bit counter(10) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Register bit counter(11) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Register bit counter(12) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Register bit counter(13) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Register bit counter(14) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Register bit counter(15) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Register bit counter(16) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Register bit counter(17) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Register bit counter(18) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Register bit counter(19) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Register bit counter(20) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Register bit counter(21) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Register bit counter(22) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Register bit counter(23) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Register bit counter(24) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Register bit counter(25) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Register bit counter(26) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Register bit counter(27) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Register bit counter(28) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Register bit counter(29) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Register bit counter(30) is always 0, optimizing ...
@W: CL279 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":209:8:209:9|Pruning register bits 30 to 6 of counter(30 downto 0)  
@W: CL159 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":29:8:29:12|Input SDATA is unused

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 38MB peak: 40MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 24 15:35:18 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 24 15:35:18 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 24 15:35:18 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 24 15:35:19 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 60MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)



@S |Clock Summary
****************

Start                            Requested     Requested     Clock                                   Clock                
Clock                            Frequency     Period        Type                                    Group                
--------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     129.9 MHz     7.698         derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             31.0 MHz      32.238        inferred                                Autoconstr_clkgroup_0
System                           1.0 MHz       1000.000      system                                  system_clkgroup      
==========================================================================================================================

@W: MT529 :"u:\simplevga_icestick\simplevga.vhdl":209:8:209:9|Found inferred clock SimpleVGA|Clock12MHz which controls 8 sequential elements including nCS1_1. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 44MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 24 15:35:20 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":159:30:159:52|Generating a type div divider 
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":156:30:156:55|Generating a type div divider 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 76MB peak: 79MB)

@N: MF237 :"u:\simplevga_icestick\ledboardfont.vhdl":158:13:158:20|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":157:30:157:57|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\ledboardfont.vhdl":131:47:131:65|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\ledboardfont.vhdl":158:33:158:40|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":160:30:160:54|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\ledboardfont.vhdl":132:47:132:66|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 79MB peak: 79MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 80MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 80MB peak: 80MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 80MB peak: 81MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 87MB peak: 87MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 86MB peak: 87MB)


Finished preparing to map (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 87MB peak: 87MB)


Finished technology mapping (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:15s; Memory used current: 94MB peak: 96MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:15s		    -8.70ns		 428 /        32
   2		0h:00m:15s		    -8.70ns		 429 /        32
------------------------------------------------------------

@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":127:8:127:9|Instance "beamY[5]" with 10 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":127:8:127:9|Instance "beamY[6]" with 9 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":127:8:127:9|Instance "beamY[7]" with 10 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":127:8:127:9|Instance "beamY[8]" with 10 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":127:8:127:9|Instance "beamY[2]" with 22 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":127:8:127:9|Instance "beamY[3]" with 23 loads replicated 1 times to improve timing 
Timing driven replication report
Added 6 Registers via timing driven replication
Added 2 LUTs via timing driven replication


@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":127:8:127:9|Instance "beamY[4]" with 16 loads replicated 1 times to improve timing 
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:18s		    -4.83ns		 496 /        39
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:18s		    -4.37ns		 495 /        39
   2		0h:00m:18s		    -3.43ns		 496 /        39
   3		0h:00m:18s		    -3.43ns		 496 /        39
------------------------------------------------------------

@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":88:4:88:13|SB_GB inserted on the net PixelClock.
@N: FX1016 :"u:\simplevga_icestick\simplevga.vhdl":9:8:9:17|SB_GB_IO inserted on the port Clock12MHz.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:18s; Memory used current: 88MB peak: 96MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:18s; Memory used current: 88MB peak: 96MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 39 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0001       Clock12MHz_ibuf_gb_io     SB_GB_IO               8          nCS1_1         
@K:CKID0002       Clock50MHz.PLL_inst       SB_PLL40_CORE          31         beamY[2]       
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:19s; Memory used current: 87MB peak: 96MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:19s; Memory used current: 87MB peak: 96MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:20s; Memory used current: 88MB peak: 96MB)


Start final timing analysis (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:20s; Memory used current: 87MB peak: 96MB)

@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 45.13ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock PLL|PLLOUTCORE_derived_clock with period 45.13ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jun 24 15:35:45 2015
#


Top view:               SimpleVGA
Requested Frequency:    22.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -7.965

                                 Requested     Estimated     Requested     Estimated                Clock                                   Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack      Type                                    Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     22.2 MHz      18.8 MHz      45.135        53.100        -7.965     derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             22.2 MHz      128.6 MHz     45.135        7.777         37.358     inferred                                Autoconstr_clkgroup_0
=================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
SimpleVGA|Clock12MHz          SimpleVGA|Clock12MHz          |  45.135      37.358  |  No paths    -      |  No paths    -      |  No paths    -    
PLL|PLLOUTCORE_derived_clock  PLL|PLLOUTCORE_derived_clock  |  45.135      -7.965  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

             Starting                                                         Arrival           
Instance     Reference                        Type       Pin     Net          Time        Slack 
             Clock                                                                              
------------------------------------------------------------------------------------------------
beamX[0]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[0]     0.540       -7.965
beamX[1]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[1]     0.540       -7.825
beamX[2]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[2]     0.540       -7.685
beamX[3]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[3]     0.540       -7.544
beamX[4]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[4]     0.540       -7.404
beamX[5]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[5]     0.540       -7.264
beamX[6]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[6]     0.540       -7.124
beamX[9]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[9]     0.540       -7.098
beamX[7]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[7]     0.540       -6.984
beamX[8]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[8]     0.540       -6.843
================================================================================================


Ending Points with Worst Slack
******************************

                  Starting                                                                 Required           
Instance          Reference                        Type        Pin     Net                 Time         Slack 
                  Clock                                                                                       
--------------------------------------------------------------------------------------------------------------
Pixel             PLL|PLLOUTCORE_derived_clock     SB_DFF      D       Pixel_0             45.029       -7.965
beamY[0]          PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamY_2             45.029       35.791
beamX[4]          PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[4]          45.029       35.805
beamX[0]          PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[0]          45.029       35.812
beamY[1]          PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamY_1             45.029       35.812
beamX[10]         PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[10]         45.029       35.840
beamY[3]          PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[3]          45.029       37.414
beamY[4]          PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[4]          45.029       37.414
beamY[7]          PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[7]          45.029       37.414
beamY_fast[3]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3_fast[3]     45.029       37.414
==============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      45.135
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         45.029

    - Propagation time:                      52.995
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -7.965

    Number of logic level(s):                64
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                               SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                               Net          -        -       0.834     -           12        
un5_visiblex_cry_0_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                   SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                   SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                     Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      O        Out     0.316     3.455       -         
CO3_0                                                                  Net          -        -       1.371     -           28        
un5_visiblex_cry_8_c_RNI1D62_1                                         SB_LUT4      I0       In      -         4.826       -         
un5_visiblex_cry_8_c_RNI1D62_1                                         SB_LUT4      O        Out     0.449     5.274       -         
charx_if_generate_plus\.mult1_un26_sum_s_2_sf                          Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     I0       In      -         6.180       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     6.437       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CI       In      -         6.451       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     6.577       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CI       In      -         6.591       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     6.717       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4                           Net          -        -       0.386     -           5         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      I3       In      -         7.103       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      O        Out     0.316     7.419       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 Net          -        -       0.905     -           3         
charx_if_generate_plus\.mult1_un33_sum_cry_3_c                         SB_CARRY     I1       In      -         8.324       -         
charx_if_generate_plus\.mult1_un33_sum_cry_3_c                         SB_CARRY     CO       Out     0.229     8.553       -         
charx_if_generate_plus\.mult1_un33_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CI       In      -         8.567       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     8.693       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      I3       In      -         9.079       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      O        Out     0.316     9.395       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      I0       In      -         10.766      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      O        Out     0.449     11.214      -         
charx_if_generate_plus\.mult1_un33_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     I0       In      -         12.120      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     12.377      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CI       In      -         12.391      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     12.517      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CI       In      -         12.531      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     12.657      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      I3       In      -         13.043      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      O        Out     0.316     13.359      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      I0       In      -         14.730      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      O        Out     0.449     15.179      -         
charx_if_generate_plus\.mult1_un40_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     I0       In      -         16.084      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     16.341      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CI       In      -         16.355      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     16.482      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CI       In      -         16.496      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     16.622      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      I3       In      -         17.008      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      O        Out     0.316     17.323      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      I0       In      -         18.694      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      O        Out     0.449     19.143      -         
charx_if_generate_plus\.mult1_un47_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     I0       In      -         20.048      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     20.306      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CI       In      -         20.320      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     20.446      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CI       In      -         20.460      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     20.586      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      I3       In      -         20.972      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      O        Out     0.316     21.288      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      I0       In      -         22.659      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      O        Out     0.449     23.107      -         
charx_if_generate_plus\.mult1_un54_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     I0       In      -         24.012      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     24.270      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CI       In      -         24.284      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     24.410      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CI       In      -         24.424      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     24.550      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E                SB_LUT4      I3       In      -         24.936      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E                SB_LUT4      O        Out     0.316     25.252      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E                Net          -        -       1.371     -           5         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E_0              SB_LUT4      I0       In      -         26.623      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E_0              SB_LUT4      O        Out     0.449     27.072      -         
charx_if_generate_plus\.mult1_un61_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     I0       In      -         27.977      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     28.234      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CI       In      -         28.248      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     28.374      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CI       In      -         28.388      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     28.515      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIQQTFR                SB_LUT4      I3       In      -         28.901      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIQQTFR                SB_LUT4      O        Out     0.316     29.216      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIQQTFR                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_inv                     SB_LUT4      I0       In      -         30.587      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_inv                     SB_LUT4      O        Out     0.449     31.036      -         
charx_if_generate_plus\.mult1_un68_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un75_sum_cry_2_c                         SB_CARRY     I0       In      -         31.941      -         
charx_if_generate_plus\.mult1_un75_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     32.199      -         
charx_if_generate_plus\.mult1_un75_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un75_sum_cry_3_c                         SB_CARRY     CI       In      -         32.212      -         
charx_if_generate_plus\.mult1_un75_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     32.339      -         
charx_if_generate_plus\.mult1_un75_sum_cry_3                           Net          -        -       0.014     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c                         SB_CARRY     CI       In      -         32.353      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     32.479      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI4ERP02               SB_LUT4      I3       In      -         32.865      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI4ERP02               SB_LUT4      O        Out     0.316     33.181      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI4ERP02               Net          -        -       1.371     -           6         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      I2       In      -         34.551      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      O        Out     0.379     34.930      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           Net          -        -       0.905     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     I0       In      -         35.835      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     CO       Out     0.258     36.093      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CI       In      -         36.107      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CO       Out     0.126     36.233      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CI       In      -         36.247      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CO       Out     0.126     36.373      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CI       In      -         36.387      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CO       Out     0.126     36.513      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4                 Net          -        -       0.386     -           4         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      I3       In      -         36.899      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      O        Out     0.316     37.215      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       Net          -        -       0.905     -           3         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_3_c               SB_CARRY     I1       In      -         38.120      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_3_c               SB_CARRY     CO       Out     0.229     38.349      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_3                 Net          -        -       0.014     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CI       In      -         38.363      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CO       Out     0.126     38.489      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4                 Net          -        -       0.386     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNI8J6RB3     SB_LUT4      I3       In      -         38.875      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNI8J6RB3     SB_LUT4      O        Out     0.316     39.191      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNI8J6RB3     Net          -        -       1.371     -           8         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNI1GTAE7     SB_LUT4      I2       In      -         40.562      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNI1GTAE7     SB_LUT4      O        Out     0.379     40.940      -         
font\.un3_pixel[29]                                                    Net          -        -       1.371     -           9         
beamY_RNIAKHEL2[1]                                                     SB_LUT4      I2       In      -         42.311      -         
beamY_RNIAKHEL2[1]                                                     SB_LUT4      O        Out     0.379     42.690      -         
beamY_RNIAKHEL2[1]                                                     Net          -        -       1.371     -           1         
beamY_RNIEK54C41[0]                                                    SB_LUT4      I0       In      -         44.061      -         
beamY_RNIEK54C41[0]                                                    SB_LUT4      O        Out     0.449     44.510      -         
beamY_RNIEK54C41[0]                                                    Net          -        -       1.371     -           1         
un114_pixel_1_0_3_.g0_18                                               SB_LUT4      I2       In      -         45.881      -         
un114_pixel_1_0_3_.g0_18                                               SB_LUT4      O        Out     0.351     46.231      -         
N_564_0                                                                Net          -        -       1.371     -           1         
un114_pixel_1_0_3_.g0_1                                                SB_LUT4      I0       In      -         47.602      -         
un114_pixel_1_0_3_.g0_1                                                SB_LUT4      O        Out     0.449     48.051      -         
un114_pixel_1_0_3_.font\.un126_pixel_7_ns_1                            Net          -        -       1.371     -           1         
Pixel_RNO_1                                                            SB_LUT4      I3       In      -         49.422      -         
Pixel_RNO_1                                                            SB_LUT4      O        Out     0.316     49.738      -         
m16_i_1                                                                Net          -        -       1.371     -           1         
Pixel_RNO                                                              SB_LUT4      I2       In      -         51.109      -         
Pixel_RNO                                                              SB_LUT4      O        Out     0.379     51.487      -         
Pixel_0                                                                Net          -        -       1.507     -           1         
Pixel                                                                  SB_DFF       D        In      -         52.995      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 53.100 is 16.520(31.1%) logic and 36.580(68.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      45.135
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         45.029

    - Propagation time:                      52.854
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.825

    Number of logic level(s):                63
    Starting point:                          beamX[1] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamX[1]                                                               SB_DFF       Q        Out     0.540     0.540       -         
beamX[1]                                                               Net          -        -       0.834     -           6         
un5_visiblex_cry_1_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_1_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_1                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_2_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_2                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_3_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_3                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_4_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_4                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_5                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_6                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_7                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                   SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_8                                                     Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      I3       In      -         2.999       -         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      O        Out     0.316     3.314       -         
CO3_0                                                                  Net          -        -       1.371     -           28        
un5_visiblex_cry_8_c_RNI1D62_1                                         SB_LUT4      I0       In      -         4.686       -         
un5_visiblex_cry_8_c_RNI1D62_1                                         SB_LUT4      O        Out     0.449     5.134       -         
charx_if_generate_plus\.mult1_un26_sum_s_2_sf                          Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     I0       In      -         6.039       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     6.297       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CI       In      -         6.311       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     6.437       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CI       In      -         6.451       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     6.577       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4                           Net          -        -       0.386     -           5         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      I3       In      -         6.963       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      O        Out     0.316     7.279       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 Net          -        -       0.905     -           3         
charx_if_generate_plus\.mult1_un33_sum_cry_3_c                         SB_CARRY     I1       In      -         8.184       -         
charx_if_generate_plus\.mult1_un33_sum_cry_3_c                         SB_CARRY     CO       Out     0.229     8.413       -         
charx_if_generate_plus\.mult1_un33_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CI       In      -         8.427       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     8.553       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      I3       In      -         8.939       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      O        Out     0.316     9.255       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      I0       In      -         10.626      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      O        Out     0.449     11.074      -         
charx_if_generate_plus\.mult1_un33_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     I0       In      -         11.979      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     12.237      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CI       In      -         12.251      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     12.377      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CI       In      -         12.391      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     12.517      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      I3       In      -         12.903      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      O        Out     0.316     13.219      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      I0       In      -         14.590      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      O        Out     0.449     15.039      -         
charx_if_generate_plus\.mult1_un40_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     I0       In      -         15.944      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     16.201      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CI       In      -         16.215      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     16.341      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CI       In      -         16.355      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     16.482      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      I3       In      -         16.868      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      O        Out     0.316     17.183      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      I0       In      -         18.554      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      O        Out     0.449     19.003      -         
charx_if_generate_plus\.mult1_un47_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     I0       In      -         19.908      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     20.165      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CI       In      -         20.179      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     20.306      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CI       In      -         20.320      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     20.446      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      I3       In      -         20.832      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      O        Out     0.316     21.147      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      I0       In      -         22.518      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      O        Out     0.449     22.967      -         
charx_if_generate_plus\.mult1_un54_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     I0       In      -         23.872      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     24.130      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CI       In      -         24.144      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     24.270      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CI       In      -         24.284      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     24.410      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E                SB_LUT4      I3       In      -         24.796      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E                SB_LUT4      O        Out     0.316     25.112      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E                Net          -        -       1.371     -           5         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E_0              SB_LUT4      I0       In      -         26.483      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E_0              SB_LUT4      O        Out     0.449     26.932      -         
charx_if_generate_plus\.mult1_un61_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     I0       In      -         27.837      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     28.094      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CI       In      -         28.108      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     28.234      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CI       In      -         28.248      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     28.374      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIQQTFR                SB_LUT4      I3       In      -         28.760      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIQQTFR                SB_LUT4      O        Out     0.316     29.076      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIQQTFR                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_inv                     SB_LUT4      I0       In      -         30.447      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_inv                     SB_LUT4      O        Out     0.449     30.896      -         
charx_if_generate_plus\.mult1_un68_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un75_sum_cry_2_c                         SB_CARRY     I0       In      -         31.801      -         
charx_if_generate_plus\.mult1_un75_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     32.058      -         
charx_if_generate_plus\.mult1_un75_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un75_sum_cry_3_c                         SB_CARRY     CI       In      -         32.072      -         
charx_if_generate_plus\.mult1_un75_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     32.199      -         
charx_if_generate_plus\.mult1_un75_sum_cry_3                           Net          -        -       0.014     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c                         SB_CARRY     CI       In      -         32.212      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     32.339      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI4ERP02               SB_LUT4      I3       In      -         32.725      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI4ERP02               SB_LUT4      O        Out     0.316     33.040      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI4ERP02               Net          -        -       1.371     -           6         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      I2       In      -         34.411      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      O        Out     0.379     34.790      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           Net          -        -       0.905     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     I0       In      -         35.695      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     CO       Out     0.258     35.953      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CI       In      -         35.967      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CO       Out     0.126     36.093      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CI       In      -         36.107      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CO       Out     0.126     36.233      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CI       In      -         36.247      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CO       Out     0.126     36.373      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4                 Net          -        -       0.386     -           4         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      I3       In      -         36.759      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      O        Out     0.316     37.075      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       Net          -        -       0.905     -           3         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_3_c               SB_CARRY     I1       In      -         37.980      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_3_c               SB_CARRY     CO       Out     0.229     38.209      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_3                 Net          -        -       0.014     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CI       In      -         38.223      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CO       Out     0.126     38.349      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4                 Net          -        -       0.386     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNI8J6RB3     SB_LUT4      I3       In      -         38.735      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNI8J6RB3     SB_LUT4      O        Out     0.316     39.050      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNI8J6RB3     Net          -        -       1.371     -           8         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNI1GTAE7     SB_LUT4      I2       In      -         40.421      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNI1GTAE7     SB_LUT4      O        Out     0.379     40.800      -         
font\.un3_pixel[29]                                                    Net          -        -       1.371     -           9         
beamY_RNIAKHEL2[1]                                                     SB_LUT4      I2       In      -         42.171      -         
beamY_RNIAKHEL2[1]                                                     SB_LUT4      O        Out     0.379     42.550      -         
beamY_RNIAKHEL2[1]                                                     Net          -        -       1.371     -           1         
beamY_RNIEK54C41[0]                                                    SB_LUT4      I0       In      -         43.921      -         
beamY_RNIEK54C41[0]                                                    SB_LUT4      O        Out     0.449     44.370      -         
beamY_RNIEK54C41[0]                                                    Net          -        -       1.371     -           1         
un114_pixel_1_0_3_.g0_18                                               SB_LUT4      I2       In      -         45.741      -         
un114_pixel_1_0_3_.g0_18                                               SB_LUT4      O        Out     0.351     46.091      -         
N_564_0                                                                Net          -        -       1.371     -           1         
un114_pixel_1_0_3_.g0_1                                                SB_LUT4      I0       In      -         47.462      -         
un114_pixel_1_0_3_.g0_1                                                SB_LUT4      O        Out     0.449     47.911      -         
un114_pixel_1_0_3_.font\.un126_pixel_7_ns_1                            Net          -        -       1.371     -           1         
Pixel_RNO_1                                                            SB_LUT4      I3       In      -         49.282      -         
Pixel_RNO_1                                                            SB_LUT4      O        Out     0.316     49.598      -         
m16_i_1                                                                Net          -        -       1.371     -           1         
Pixel_RNO                                                              SB_LUT4      I2       In      -         50.969      -         
Pixel_RNO                                                              SB_LUT4      O        Out     0.379     51.347      -         
Pixel_0                                                                Net          -        -       1.507     -           1         
Pixel                                                                  SB_DFF       D        In      -         52.854      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 52.960 is 16.394(31.0%) logic and 36.566(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      45.135
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         45.029

    - Propagation time:                      52.854
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.825

    Number of logic level(s):                63
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                               SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                               Net          -        -       0.834     -           12        
un5_visiblex_cry_0_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                   SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                   SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                     Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      O        Out     0.316     3.455       -         
CO3_0                                                                  Net          -        -       1.371     -           28        
un5_visiblex_cry_8_c_RNI1D62_2                                         SB_LUT4      I0       In      -         4.826       -         
un5_visiblex_cry_8_c_RNI1D62_2                                         SB_LUT4      O        Out     0.449     5.274       -         
un5_visiblex_cry_8_c_RNI1D62_2                                         Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     I0       In      -         6.180       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CO       Out     0.258     6.437       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CI       In      -         6.451       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     6.577       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4                           Net          -        -       0.386     -           5         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      I3       In      -         6.963       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      O        Out     0.316     7.279       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 Net          -        -       0.905     -           3         
charx_if_generate_plus\.mult1_un33_sum_cry_3_c                         SB_CARRY     I1       In      -         8.184       -         
charx_if_generate_plus\.mult1_un33_sum_cry_3_c                         SB_CARRY     CO       Out     0.229     8.413       -         
charx_if_generate_plus\.mult1_un33_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CI       In      -         8.427       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     8.553       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      I3       In      -         8.939       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      O        Out     0.316     9.255       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      I0       In      -         10.626      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      O        Out     0.449     11.074      -         
charx_if_generate_plus\.mult1_un33_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     I0       In      -         11.979      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     12.237      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CI       In      -         12.251      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     12.377      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CI       In      -         12.391      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     12.517      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      I3       In      -         12.903      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      O        Out     0.316     13.219      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      I0       In      -         14.590      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      O        Out     0.449     15.039      -         
charx_if_generate_plus\.mult1_un40_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     I0       In      -         15.944      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     16.201      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CI       In      -         16.215      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     16.341      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CI       In      -         16.355      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     16.482      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      I3       In      -         16.868      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      O        Out     0.316     17.183      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      I0       In      -         18.554      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      O        Out     0.449     19.003      -         
charx_if_generate_plus\.mult1_un47_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     I0       In      -         19.908      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     20.165      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CI       In      -         20.179      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     20.306      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CI       In      -         20.320      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     20.446      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      I3       In      -         20.832      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      O        Out     0.316     21.147      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      I0       In      -         22.518      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      O        Out     0.449     22.967      -         
charx_if_generate_plus\.mult1_un54_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     I0       In      -         23.872      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     24.130      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CI       In      -         24.144      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     24.270      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CI       In      -         24.284      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     24.410      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E                SB_LUT4      I3       In      -         24.796      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E                SB_LUT4      O        Out     0.316     25.112      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E                Net          -        -       1.371     -           5         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E_0              SB_LUT4      I0       In      -         26.483      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E_0              SB_LUT4      O        Out     0.449     26.932      -         
charx_if_generate_plus\.mult1_un61_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     I0       In      -         27.837      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     28.094      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CI       In      -         28.108      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     28.234      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CI       In      -         28.248      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     28.374      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIQQTFR                SB_LUT4      I3       In      -         28.760      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIQQTFR                SB_LUT4      O        Out     0.316     29.076      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIQQTFR                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_inv                     SB_LUT4      I0       In      -         30.447      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_inv                     SB_LUT4      O        Out     0.449     30.896      -         
charx_if_generate_plus\.mult1_un68_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un75_sum_cry_2_c                         SB_CARRY     I0       In      -         31.801      -         
charx_if_generate_plus\.mult1_un75_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     32.058      -         
charx_if_generate_plus\.mult1_un75_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un75_sum_cry_3_c                         SB_CARRY     CI       In      -         32.072      -         
charx_if_generate_plus\.mult1_un75_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     32.199      -         
charx_if_generate_plus\.mult1_un75_sum_cry_3                           Net          -        -       0.014     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c                         SB_CARRY     CI       In      -         32.212      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     32.339      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI4ERP02               SB_LUT4      I3       In      -         32.725      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI4ERP02               SB_LUT4      O        Out     0.316     33.040      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI4ERP02               Net          -        -       1.371     -           6         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      I2       In      -         34.411      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      O        Out     0.379     34.790      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           Net          -        -       0.905     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     I0       In      -         35.695      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     CO       Out     0.258     35.953      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CI       In      -         35.967      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CO       Out     0.126     36.093      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CI       In      -         36.107      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CO       Out     0.126     36.233      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CI       In      -         36.247      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CO       Out     0.126     36.373      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4                 Net          -        -       0.386     -           4         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      I3       In      -         36.759      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      O        Out     0.316     37.075      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       Net          -        -       0.905     -           3         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_3_c               SB_CARRY     I1       In      -         37.980      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_3_c               SB_CARRY     CO       Out     0.229     38.209      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_3                 Net          -        -       0.014     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CI       In      -         38.223      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CO       Out     0.126     38.349      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4                 Net          -        -       0.386     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNI8J6RB3     SB_LUT4      I3       In      -         38.735      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNI8J6RB3     SB_LUT4      O        Out     0.316     39.050      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNI8J6RB3     Net          -        -       1.371     -           8         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNI1GTAE7     SB_LUT4      I2       In      -         40.421      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNI1GTAE7     SB_LUT4      O        Out     0.379     40.800      -         
font\.un3_pixel[29]                                                    Net          -        -       1.371     -           9         
beamY_RNIAKHEL2[1]                                                     SB_LUT4      I2       In      -         42.171      -         
beamY_RNIAKHEL2[1]                                                     SB_LUT4      O        Out     0.379     42.550      -         
beamY_RNIAKHEL2[1]                                                     Net          -        -       1.371     -           1         
beamY_RNIEK54C41[0]                                                    SB_LUT4      I0       In      -         43.921      -         
beamY_RNIEK54C41[0]                                                    SB_LUT4      O        Out     0.449     44.370      -         
beamY_RNIEK54C41[0]                                                    Net          -        -       1.371     -           1         
un114_pixel_1_0_3_.g0_18                                               SB_LUT4      I2       In      -         45.741      -         
un114_pixel_1_0_3_.g0_18                                               SB_LUT4      O        Out     0.351     46.091      -         
N_564_0                                                                Net          -        -       1.371     -           1         
un114_pixel_1_0_3_.g0_1                                                SB_LUT4      I0       In      -         47.462      -         
un114_pixel_1_0_3_.g0_1                                                SB_LUT4      O        Out     0.449     47.911      -         
un114_pixel_1_0_3_.font\.un126_pixel_7_ns_1                            Net          -        -       1.371     -           1         
Pixel_RNO_1                                                            SB_LUT4      I3       In      -         49.282      -         
Pixel_RNO_1                                                            SB_LUT4      O        Out     0.316     49.598      -         
m16_i_1                                                                Net          -        -       1.371     -           1         
Pixel_RNO                                                              SB_LUT4      I2       In      -         50.969      -         
Pixel_RNO                                                              SB_LUT4      O        Out     0.379     51.347      -         
Pixel_0                                                                Net          -        -       1.507     -           1         
Pixel                                                                  SB_DFF       D        In      -         52.854      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 52.960 is 16.394(31.0%) logic and 36.566(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      45.135
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         45.029

    - Propagation time:                      52.847
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.818

    Number of logic level(s):                64
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                               SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                               Net          -        -       0.834     -           12        
un5_visiblex_cry_0_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                   SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                   SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                     Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      O        Out     0.316     3.455       -         
CO3_0                                                                  Net          -        -       1.371     -           28        
un5_visiblex_cry_8_c_RNI1D62_1                                         SB_LUT4      I0       In      -         4.826       -         
un5_visiblex_cry_8_c_RNI1D62_1                                         SB_LUT4      O        Out     0.449     5.274       -         
charx_if_generate_plus\.mult1_un26_sum_s_2_sf                          Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     I0       In      -         6.180       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     6.437       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CI       In      -         6.451       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     6.577       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CI       In      -         6.591       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     6.717       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4                           Net          -        -       0.386     -           5         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      I3       In      -         7.103       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      O        Out     0.316     7.419       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 Net          -        -       0.905     -           3         
charx_if_generate_plus\.mult1_un33_sum_cry_3_c                         SB_CARRY     I1       In      -         8.324       -         
charx_if_generate_plus\.mult1_un33_sum_cry_3_c                         SB_CARRY     CO       Out     0.229     8.553       -         
charx_if_generate_plus\.mult1_un33_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CI       In      -         8.567       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     8.693       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      I3       In      -         9.079       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      O        Out     0.316     9.395       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      I0       In      -         10.766      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      O        Out     0.449     11.214      -         
charx_if_generate_plus\.mult1_un33_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     I0       In      -         12.120      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     12.377      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CI       In      -         12.391      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     12.517      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CI       In      -         12.531      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     12.657      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      I3       In      -         13.043      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      O        Out     0.316     13.359      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      I0       In      -         14.730      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      O        Out     0.449     15.179      -         
charx_if_generate_plus\.mult1_un40_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     I0       In      -         16.084      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     16.341      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CI       In      -         16.355      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     16.482      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CI       In      -         16.496      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     16.622      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      I3       In      -         17.008      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      O        Out     0.316     17.323      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      I0       In      -         18.694      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      O        Out     0.449     19.143      -         
charx_if_generate_plus\.mult1_un47_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     I0       In      -         20.048      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     20.306      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CI       In      -         20.320      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     20.446      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CI       In      -         20.460      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     20.586      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      I3       In      -         20.972      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      O        Out     0.316     21.288      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      I0       In      -         22.659      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      O        Out     0.449     23.107      -         
charx_if_generate_plus\.mult1_un54_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     I0       In      -         24.012      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     24.270      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CI       In      -         24.284      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     24.410      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CI       In      -         24.424      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     24.550      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E                SB_LUT4      I3       In      -         24.936      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E                SB_LUT4      O        Out     0.316     25.252      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E                Net          -        -       1.371     -           5         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E_0              SB_LUT4      I0       In      -         26.623      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E_0              SB_LUT4      O        Out     0.449     27.072      -         
charx_if_generate_plus\.mult1_un61_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     I0       In      -         27.977      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     28.234      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CI       In      -         28.248      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     28.374      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CI       In      -         28.388      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     28.515      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIQQTFR                SB_LUT4      I3       In      -         28.901      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIQQTFR                SB_LUT4      O        Out     0.316     29.216      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIQQTFR                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_inv                     SB_LUT4      I0       In      -         30.587      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_inv                     SB_LUT4      O        Out     0.449     31.036      -         
charx_if_generate_plus\.mult1_un68_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un75_sum_cry_2_c                         SB_CARRY     I0       In      -         31.941      -         
charx_if_generate_plus\.mult1_un75_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     32.199      -         
charx_if_generate_plus\.mult1_un75_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un75_sum_cry_3_c                         SB_CARRY     CI       In      -         32.212      -         
charx_if_generate_plus\.mult1_un75_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     32.339      -         
charx_if_generate_plus\.mult1_un75_sum_cry_3                           Net          -        -       0.014     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c                         SB_CARRY     CI       In      -         32.353      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     32.479      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI4ERP02               SB_LUT4      I3       In      -         32.865      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI4ERP02               SB_LUT4      O        Out     0.316     33.181      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI4ERP02               Net          -        -       1.371     -           6         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      I2       In      -         34.551      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      O        Out     0.379     34.930      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           Net          -        -       0.905     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     I0       In      -         35.835      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     CO       Out     0.258     36.093      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CI       In      -         36.107      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CO       Out     0.126     36.233      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CI       In      -         36.247      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CO       Out     0.126     36.373      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CI       In      -         36.387      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CO       Out     0.126     36.513      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4                 Net          -        -       0.386     -           4         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      I3       In      -         36.899      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      O        Out     0.316     37.215      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       Net          -        -       0.905     -           3         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_3_c               SB_CARRY     I1       In      -         38.120      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_3_c               SB_CARRY     CO       Out     0.229     38.349      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_3                 Net          -        -       0.014     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CI       In      -         38.363      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CO       Out     0.126     38.489      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4                 Net          -        -       0.386     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNI8J6RB3     SB_LUT4      I3       In      -         38.875      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNI8J6RB3     SB_LUT4      O        Out     0.316     39.191      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNI8J6RB3     Net          -        -       1.371     -           8         
beamY_RNIOT5CE7[1]                                                     SB_LUT4      I3       In      -         40.562      -         
beamY_RNIOT5CE7[1]                                                     SB_LUT4      O        Out     0.316     40.877      -         
beamY_RNIOT5CE7[1]                                                     Net          -        -       1.371     -           2         
beamY_RNI20QARG2_0[0]                                                  SB_LUT4      I2       In      -         42.248      -         
beamY_RNI20QARG2_0[0]                                                  SB_LUT4      O        Out     0.379     42.627      -         
beamY_RNI20QARG2_0[0]                                                  Net          -        -       1.371     -           1         
beamY_RNIEK54C41[0]                                                    SB_LUT4      I1       In      -         43.998      -         
beamY_RNIEK54C41[0]                                                    SB_LUT4      O        Out     0.400     44.398      -         
beamY_RNIEK54C41[0]                                                    Net          -        -       1.371     -           1         
un114_pixel_1_0_3_.g0_18                                               SB_LUT4      I2       In      -         45.769      -         
un114_pixel_1_0_3_.g0_18                                               SB_LUT4      O        Out     0.379     46.147      -         
N_564_0                                                                Net          -        -       1.371     -           1         
un114_pixel_1_0_3_.g0_1                                                SB_LUT4      I0       In      -         47.518      -         
un114_pixel_1_0_3_.g0_1                                                SB_LUT4      O        Out     0.386     47.904      -         
un114_pixel_1_0_3_.font\.un126_pixel_7_ns_1                            Net          -        -       1.371     -           1         
Pixel_RNO_1                                                            SB_LUT4      I3       In      -         49.275      -         
Pixel_RNO_1                                                            SB_LUT4      O        Out     0.316     49.591      -         
m16_i_1                                                                Net          -        -       1.371     -           1         
Pixel_RNO                                                              SB_LUT4      I2       In      -         50.962      -         
Pixel_RNO                                                              SB_LUT4      O        Out     0.379     51.340      -         
Pixel_0                                                                Net          -        -       1.507     -           1         
Pixel                                                                  SB_DFF       D        In      -         52.847      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 52.953 is 16.373(30.9%) logic and 36.580(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      45.135
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         45.029

    - Propagation time:                      52.826
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.797

    Number of logic level(s):                64
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                               SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                               Net          -        -       0.834     -           12        
un5_visiblex_cry_0_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                   SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                   SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                     Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      O        Out     0.316     3.455       -         
CO3_0                                                                  Net          -        -       1.371     -           28        
un5_visiblex_cry_8_c_RNI1D62_1                                         SB_LUT4      I0       In      -         4.826       -         
un5_visiblex_cry_8_c_RNI1D62_1                                         SB_LUT4      O        Out     0.449     5.274       -         
charx_if_generate_plus\.mult1_un26_sum_s_2_sf                          Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     I0       In      -         6.180       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     6.437       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CI       In      -         6.451       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     6.577       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CI       In      -         6.591       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     6.717       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4                           Net          -        -       0.386     -           5         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      I3       In      -         7.103       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      O        Out     0.316     7.419       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 Net          -        -       0.905     -           3         
charx_if_generate_plus\.mult1_un33_sum_cry_3_c                         SB_CARRY     I1       In      -         8.324       -         
charx_if_generate_plus\.mult1_un33_sum_cry_3_c                         SB_CARRY     CO       Out     0.229     8.553       -         
charx_if_generate_plus\.mult1_un33_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CI       In      -         8.567       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     8.693       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      I3       In      -         9.079       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      O        Out     0.316     9.395       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      I0       In      -         10.766      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      O        Out     0.449     11.214      -         
charx_if_generate_plus\.mult1_un33_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     I0       In      -         12.120      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     12.377      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CI       In      -         12.391      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     12.517      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CI       In      -         12.531      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     12.657      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      I3       In      -         13.043      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      O        Out     0.316     13.359      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      I0       In      -         14.730      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      O        Out     0.449     15.179      -         
charx_if_generate_plus\.mult1_un40_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     I0       In      -         16.084      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     16.341      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CI       In      -         16.355      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     16.482      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CI       In      -         16.496      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     16.622      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      I3       In      -         17.008      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      O        Out     0.316     17.323      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      I0       In      -         18.694      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      O        Out     0.449     19.143      -         
charx_if_generate_plus\.mult1_un47_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     I0       In      -         20.048      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     20.306      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CI       In      -         20.320      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     20.446      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CI       In      -         20.460      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     20.586      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      I3       In      -         20.972      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      O        Out     0.316     21.288      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      I0       In      -         22.659      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      O        Out     0.449     23.107      -         
charx_if_generate_plus\.mult1_un54_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     I0       In      -         24.012      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     24.270      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CI       In      -         24.284      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     24.410      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CI       In      -         24.424      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     24.550      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E                SB_LUT4      I3       In      -         24.936      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E                SB_LUT4      O        Out     0.316     25.252      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E                Net          -        -       1.371     -           5         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E_0              SB_LUT4      I0       In      -         26.623      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E_0              SB_LUT4      O        Out     0.449     27.072      -         
charx_if_generate_plus\.mult1_un61_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     I0       In      -         27.977      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     28.234      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CI       In      -         28.248      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     28.374      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CI       In      -         28.388      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     28.515      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIQQTFR                SB_LUT4      I3       In      -         28.901      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIQQTFR                SB_LUT4      O        Out     0.316     29.216      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIQQTFR                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_inv                     SB_LUT4      I0       In      -         30.587      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_inv                     SB_LUT4      O        Out     0.449     31.036      -         
charx_if_generate_plus\.mult1_un68_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un75_sum_cry_2_c                         SB_CARRY     I0       In      -         31.941      -         
charx_if_generate_plus\.mult1_un75_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     32.199      -         
charx_if_generate_plus\.mult1_un75_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un75_sum_cry_3_c                         SB_CARRY     CI       In      -         32.212      -         
charx_if_generate_plus\.mult1_un75_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     32.339      -         
charx_if_generate_plus\.mult1_un75_sum_cry_3                           Net          -        -       0.014     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c                         SB_CARRY     CI       In      -         32.353      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     32.479      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI4ERP02               SB_LUT4      I3       In      -         32.865      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI4ERP02               SB_LUT4      O        Out     0.316     33.181      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI4ERP02               Net          -        -       1.371     -           6         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      I2       In      -         34.551      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      O        Out     0.379     34.930      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           Net          -        -       0.905     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     I0       In      -         35.835      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     CO       Out     0.258     36.093      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CI       In      -         36.107      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CO       Out     0.126     36.233      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CI       In      -         36.247      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CO       Out     0.126     36.373      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CI       In      -         36.387      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CO       Out     0.126     36.513      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4                 Net          -        -       0.386     -           4         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      I3       In      -         36.899      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      O        Out     0.316     37.215      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       Net          -        -       0.905     -           3         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_3_c               SB_CARRY     I1       In      -         38.120      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_3_c               SB_CARRY     CO       Out     0.229     38.349      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_3                 Net          -        -       0.014     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CI       In      -         38.363      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CO       Out     0.126     38.489      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4                 Net          -        -       0.386     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNI8J6RB3     SB_LUT4      I3       In      -         38.875      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNI8J6RB3     SB_LUT4      O        Out     0.316     39.191      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNI8J6RB3     Net          -        -       1.371     -           8         
beamY_RNIOT5CE7[1]                                                     SB_LUT4      I3       In      -         40.562      -         
beamY_RNIOT5CE7[1]                                                     SB_LUT4      O        Out     0.316     40.877      -         
beamY_RNIOT5CE7[1]                                                     Net          -        -       1.371     -           2         
beamY_RNI20QARG2[0]                                                    SB_LUT4      I2       In      -         42.248      -         
beamY_RNI20QARG2[0]                                                    SB_LUT4      O        Out     0.351     42.599      -         
beamY_RNI20QARG2[0]                                                    Net          -        -       1.371     -           1         
beamY_RNIEK54C41[0]                                                    SB_LUT4      I2       In      -         43.970      -         
beamY_RNIEK54C41[0]                                                    SB_LUT4      O        Out     0.351     44.320      -         
beamY_RNIEK54C41[0]                                                    Net          -        -       1.371     -           1         
un114_pixel_1_0_3_.g0_18                                               SB_LUT4      I2       In      -         45.691      -         
un114_pixel_1_0_3_.g0_18                                               SB_LUT4      O        Out     0.351     46.042      -         
N_564_0                                                                Net          -        -       1.371     -           1         
un114_pixel_1_0_3_.g0_1                                                SB_LUT4      I0       In      -         47.413      -         
un114_pixel_1_0_3_.g0_1                                                SB_LUT4      O        Out     0.449     47.862      -         
un114_pixel_1_0_3_.font\.un126_pixel_7_ns_1                            Net          -        -       1.371     -           1         
Pixel_RNO_1                                                            SB_LUT4      I3       In      -         49.233      -         
Pixel_RNO_1                                                            SB_LUT4      O        Out     0.337     49.570      -         
m16_i_1                                                                Net          -        -       1.371     -           1         
Pixel_RNO                                                              SB_LUT4      I2       In      -         50.941      -         
Pixel_RNO                                                              SB_LUT4      O        Out     0.379     51.319      -         
Pixel_0                                                                Net          -        -       1.507     -           1         
Pixel                                                                  SB_DFF       D        In      -         52.826      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 52.932 is 16.352(30.9%) logic and 36.580(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: SimpleVGA|Clock12MHz
====================================



Starting Points with Worst Slack
********************************

                Starting                                                      Arrival           
Instance        Reference                Type         Pin     Net             Time        Slack 
                Clock                                                                           
------------------------------------------------------------------------------------------------
counter[1]      SimpleVGA|Clock12MHz     SB_DFF       Q       counter[1]      0.540       37.358
counter[2]      SimpleVGA|Clock12MHz     SB_DFF       Q       counter[2]      0.540       37.358
counter[0]      SimpleVGA|Clock12MHz     SB_DFF       Q       counter[0]      0.540       37.407
counter[3]      SimpleVGA|Clock12MHz     SB_DFF       Q       counter[3]      0.540       37.407
counter[4]      SimpleVGA|Clock12MHz     SB_DFF       Q       counter[4]      0.540       39.185
counter[5]      SimpleVGA|Clock12MHz     SB_DFF       Q       counter[5]      0.540       39.213
slaveselect     SimpleVGA|Clock12MHz     SB_DFF       Q       slaveselect     0.540       39.276
nCS1_1          SimpleVGA|Clock12MHz     SB_DFFSS     Q       nCS1_c          0.540       40.984
================================================================================================


Ending Points with Worst Slack
******************************

                Starting                                                        Required           
Instance        Reference                Type         Pin     Net               Time         Slack 
                Clock                                                                              
---------------------------------------------------------------------------------------------------
counter[0]      SimpleVGA|Clock12MHz     SB_DFF       D       counter           45.029       37.358
nCS1_1          SimpleVGA|Clock12MHz     SB_DFFSS     D       nCS1_1            45.029       37.358
slaveselect     SimpleVGA|Clock12MHz     SB_DFF       D       slaveselect_1     45.029       37.358
counter[1]      SimpleVGA|Clock12MHz     SB_DFF       D       counter_0         45.029       37.393
counter[2]      SimpleVGA|Clock12MHz     SB_DFF       D       counter_1         45.029       37.393
counter[3]      SimpleVGA|Clock12MHz     SB_DFF       D       counter_2         45.029       37.393
counter[4]      SimpleVGA|Clock12MHz     SB_DFF       D       counter_3         45.029       37.393
counter[5]      SimpleVGA|Clock12MHz     SB_DFF       D       counter_4         45.029       37.393
nCS1_1          SimpleVGA|Clock12MHz     SB_DFFSS     S       N_23              45.029       39.115
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      45.135
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         45.029

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 37.358

    Number of logic level(s):                3
    Starting point:                          counter[1] / Q
    Ending point:                            counter[0] / D
    The start point is clocked by            SimpleVGA|Clock12MHz [rising] on pin C
    The end   point is clocked by            SimpleVGA|Clock12MHz [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
counter[1]             SB_DFF      Q        Out     0.540     0.540       -         
counter[1]             Net         -        -       1.599     -           5         
counter_RNI6R5D[0]     SB_LUT4     I0       In      -         2.139       -         
counter_RNI6R5D[0]     SB_LUT4     O        Out     0.449     2.588       -         
N_21                   Net         -        -       1.371     -           1         
counter_RNIQHKU[5]     SB_LUT4     I0       In      -         3.959       -         
counter_RNIQHKU[5]     SB_LUT4     O        Out     0.449     4.408       -         
N_23                   Net         -        -       1.371     -           8         
counter_RNO[0]         SB_LUT4     I0       In      -         5.779       -         
counter_RNO[0]         SB_LUT4     O        Out     0.386     6.164       -         
counter                Net         -        -       1.507     -           1         
counter[0]             SB_DFF      D        In      -         7.671       -         
====================================================================================
Total path delay (propagation time + setup) of 7.777 is 1.929(24.8%) logic and 5.848(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:20s; Memory used current: 87MB peak: 96MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             1 use
SB_CARRY        157 uses
SB_DFF          23 uses
SB_DFFE         15 uses
SB_DFFSS        1 use
SB_GB           1 use
SB_PLL40_CORE   1 use
VCC             1 use
SB_LUT4         517 uses

I/O ports: 9
I/O primitives: 8
SB_GB_IO       1 use
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   39 (3%)
Total load per clock:
   PLL|PLLOUTCORE_derived_clock: 1
   SimpleVGA|Clock12MHz: 1

Mapping Summary:
Total  LUTs: 517 (40%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 517 = 517 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:20s; Memory used current: 39MB peak: 96MB)

Process took 0h:00m:24s realtime, 0h:00m:20s cputime
# Wed Jun 24 15:35:45 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 47 seconds


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
convertSetIOOldFormat exit 0
convertSetIOOldFormat exit 0
convertSetIOOldFormat exit 0
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Warning: property PLLOUT_SELECT_PORTA doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Warning: property PLLOUT_SELECT_PORTB doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	517
    Number of DFFs      	:	39
    Number of Carrys    	:	157
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	8
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	11
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	20
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_536", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	538
    Number of DFFs      	:	39
    Number of Carrys    	:	157

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	31
        LUT, DFF and CARRY	:	8
    Combinational LogicCells
        Only LUT         	:	381
        CARRY Only       	:	31
        LUT with CARRY   	:	118
    LogicCells                  :	569/1280
    PLBs                        :	82/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	8/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 1.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.5 (sec)

Phase 6
I2088: Phase 6, elapsed time : 36.7 (sec)

Final Design Statistics
    Number of LUTs      	:	538
    Number of DFFs      	:	39
    Number of Carrys    	:	157
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	569/1280
    PLBs                        :	103/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	8/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: Clock50MHz.PLL_inst/PLLOUTCORE | Frequency: 23.98 MHz | Target: 92.79 MHz
Clock: Clock50MHz.PLL_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 92.79 MHz
Clock: SimpleVGA|Clock12MHz | Frequency: 265.46 MHz | Target: 22.16 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 42.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 1248
used logic cells: 569
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 1248
used logic cells: 569
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 1
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Read device time: 3
I1209: Started routing
I1223: Total Nets : 739 
I1212: Iteration  1 :   113 unrouted : 2 seconds
I1212: Iteration  2 :    26 unrouted : 1 seconds
I1212: Iteration  3 :    14 unrouted : 0 seconds
I1212: Iteration  4 :     8 unrouted : 0 seconds
I1212: Iteration  5 :     6 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 34 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "SCLK2_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "SCLK1_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 8 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 9 (sec)
bitmap succeed.
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":238:12:238:15|ncs1 is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":239:13:239:17|sclk1 is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Synthesizing work.simplevga.vga 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":149:34:149:54|Index value 0 to 11 could be out of prefix range 0 to 7 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":149:34:149:57|Index value 0 to 9 could be out of prefix range 0 to 7 
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":4:7:4:9|Synthesizing work.pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input extfeedback of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 0 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 1 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 2 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 3 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 4 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 5 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 6 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 7 of input dynamicdelay of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input latchinputvalue of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sdi of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sclk of instance PLL_inst is floating
Post processing for work.simplevga.vga
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":99:8:99:9|Register bit Reset is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Register bit counter(31) is always 0, optimizing ...
@W: CL260 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Pruning register bit 31 of counter(31 downto 0)  
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Register bit counter(6) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Register bit counter(7) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Register bit counter(8) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Register bit counter(9) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Register bit counter(10) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Register bit counter(11) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Register bit counter(12) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Register bit counter(13) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Register bit counter(14) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Register bit counter(15) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Register bit counter(16) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Register bit counter(17) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Register bit counter(18) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Register bit counter(19) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Register bit counter(20) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Register bit counter(21) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Register bit counter(22) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Register bit counter(23) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Register bit counter(24) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Register bit counter(25) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Register bit counter(26) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Register bit counter(27) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Register bit counter(28) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Register bit counter(29) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Register bit counter(30) is always 0, optimizing ...
@W: CL279 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Pruning register bits 30 to 6 of counter(30 downto 0)  
@W: CL159 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":29:8:29:12|Input SDATA is unused

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 38MB peak: 40MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 24 15:40:27 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 24 15:40:28 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 24 15:40:28 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 24 15:40:29 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 60MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)



@S |Clock Summary
****************

Start                            Requested     Requested     Clock                                   Clock                
Clock                            Frequency     Period        Type                                    Group                
--------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     129.9 MHz     7.698         derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             31.0 MHz      32.238        inferred                                Autoconstr_clkgroup_0
System                           1.0 MHz       1000.000      system                                  system_clkgroup      
==========================================================================================================================

@W: MT529 :"u:\simplevga_icestick\simplevga.vhdl":208:8:208:9|Found inferred clock SimpleVGA|Clock12MHz which controls 8 sequential elements including nCS1_1. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 44MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 24 15:40:30 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":159:30:159:52|Generating a type div divider 
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":156:30:156:55|Generating a type div divider 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 76MB peak: 79MB)

@N: MF237 :"u:\simplevga_icestick\ledboardfont.vhdl":158:13:158:20|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":157:30:157:57|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\ledboardfont.vhdl":131:47:131:65|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\ledboardfont.vhdl":158:33:158:40|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":160:30:160:54|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\ledboardfont.vhdl":132:47:132:66|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 79MB peak: 79MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 80MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 79MB peak: 80MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 80MB peak: 80MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 85MB peak: 87MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 84MB peak: 87MB)


Finished preparing to map (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 84MB peak: 87MB)


Finished technology mapping (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 94MB peak: 95MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:11s		    -9.89ns		 429 /        32
   2		0h:00m:11s		    -8.49ns		 429 /        32
------------------------------------------------------------

@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":127:8:127:9|Instance "beamY[3]" with 14 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":127:8:127:9|Instance "beamY[2]" with 17 loads replicated 1 times to improve timing 
Timing driven replication report
Added 2 Registers via timing driven replication
Added 1 LUTs via timing driven replication


@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":127:8:127:9|Instance "beamY[6]" with 11 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":127:8:127:9|Instance "beamY[5]" with 10 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":127:8:127:9|Instance "beamY[7]" with 10 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":127:8:127:9|Instance "beamY[4]" with 14 loads replicated 2 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":127:8:127:9|Instance "beamY[8]" with 10 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":127:8:127:9|Instance "beamY[9]" with 9 loads replicated 1 times to improve timing 
Timing driven replication report
Added 7 Registers via timing driven replication
Added 4 LUTs via timing driven replication

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:14s		    -3.22ns		 484 /        41
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:15s		    -2.47ns		 486 /        41
   2		0h:00m:15s		    -2.47ns		 487 /        41
------------------------------------------------------------

@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":88:4:88:13|SB_GB inserted on the net PixelClock.
@N: FX1016 :"u:\simplevga_icestick\simplevga.vhdl":9:8:9:17|SB_GB_IO inserted on the port Clock12MHz.
@N: FX1017 :|SB_GB inserted on the net un3_beamx.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:15s; Memory used current: 91MB peak: 101MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:15s; Memory used current: 91MB peak: 101MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 41 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0001       Clock12MHz_ibuf_gb_io     SB_GB_IO               8          nCS1_1         
@K:CKID0002       Clock50MHz.PLL_inst       SB_PLL40_CORE          33         beamY[2]       
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:15s; Memory used current: 90MB peak: 101MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:16s; Memory used current: 90MB peak: 101MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:16s; Memory used current: 91MB peak: 101MB)


Start final timing analysis (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:16s; Memory used current: 90MB peak: 101MB)

@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 46.29ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock PLL|PLLOUTCORE_derived_clock with period 46.29ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jun 24 15:40:51 2015
#


Top view:               SimpleVGA
Requested Frequency:    21.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -8.169

                                 Requested     Estimated     Requested     Estimated                Clock                                   Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack      Type                                    Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     21.6 MHz      18.4 MHz      46.293        54.463        -8.169     derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             21.6 MHz      166.8 MHz     46.293        5.996         40.297     inferred                                Autoconstr_clkgroup_0
=================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
SimpleVGA|Clock12MHz          SimpleVGA|Clock12MHz          |  46.293      40.297  |  No paths    -      |  No paths    -      |  No paths    -    
PLL|PLLOUTCORE_derived_clock  PLL|PLLOUTCORE_derived_clock  |  46.293      -8.169  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

             Starting                                                         Arrival           
Instance     Reference                        Type       Pin     Net          Time        Slack 
             Clock                                                                              
------------------------------------------------------------------------------------------------
beamX[0]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[0]     0.540       -8.169
beamX[1]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[1]     0.540       -8.029
beamX[2]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[2]     0.540       -7.889
beamX[3]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[3]     0.540       -7.749
beamX[4]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[4]     0.540       -7.609
beamX[5]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[5]     0.540       -7.468
beamX[6]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[6]     0.540       -7.328
beamX[9]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[9]     0.540       -7.303
beamX[7]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[7]     0.540       -7.188
beamX[8]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[8]     0.540       -7.048
================================================================================================


Ending Points with Worst Slack
******************************

                  Starting                                                                 Required           
Instance          Reference                        Type        Pin     Net                 Time         Slack 
                  Clock                                                                                       
--------------------------------------------------------------------------------------------------------------
Pixel             PLL|PLLOUTCORE_derived_clock     SB_DFF      D       Pixel_0             46.188       -8.169
beamY[3]          PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[3]          46.188       36.970
beamY[4]          PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[4]          46.188       36.970
beamY[7]          PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[7]          46.188       36.970
beamY[9]          PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[9]          46.188       36.970
beamY_4_rep1      PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3_rep1[4]     46.188       36.970
beamY_fast[3]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3_fast[3]     46.188       36.970
beamY_fast[4]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3_fast[4]     46.188       36.970
beamY_fast[7]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3_fast[7]     46.188       36.970
beamY_fast[9]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3_fast[9]     46.188       36.970
==============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      46.293
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         46.188

    - Propagation time:                      54.358
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -8.169

    Number of logic level(s):                60
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                               SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                               Net          -        -       0.834     -           11        
un5_visiblex_cry_0_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                   SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                   SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                     Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      O        Out     0.316     3.455       -         
CO3_0                                                                  Net          -        -       1.371     -           29        
un5_visiblex_cry_8_c_RNI1D62_2                                         SB_LUT4      I0       In      -         4.826       -         
un5_visiblex_cry_8_c_RNI1D62_2                                         SB_LUT4      O        Out     0.449     5.274       -         
charx_if_generate_plus\.mult1_un26_sum_s_2_sf                          Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     I0       In      -         6.180       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     6.437       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CI       In      -         6.451       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     6.577       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CI       In      -         6.591       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     6.717       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4                           Net          -        -       0.386     -           3         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      I3       In      -         7.103       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      O        Out     0.316     7.419       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c_RNI322E                 SB_LUT4      I1       In      -         8.790       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c_RNI322E                 SB_LUT4      O        Out     0.379     9.169       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c_RNI322E                 Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     I0       In      -         10.074      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CO       Out     0.258     10.331      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      I3       In      -         10.717      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      O        Out     0.316     11.033      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      I0       In      -         12.404      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      O        Out     0.449     12.853      -         
charx_if_generate_plus\.mult1_un33_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     I0       In      -         13.758      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     14.015      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CI       In      -         14.029      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     14.155      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CI       In      -         14.169      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     14.296      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNI531V1                SB_LUT4      I3       In      -         14.682      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNI531V1                SB_LUT4      O        Out     0.316     14.997      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNI531V1                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNI531V1_0              SB_LUT4      I0       In      -         16.368      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNI531V1_0              SB_LUT4      O        Out     0.449     16.817      -         
charx_if_generate_plus\.mult1_un40_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     I0       In      -         17.722      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     17.979      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CI       In      -         17.993      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     18.120      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CI       In      -         18.134      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     18.260      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIBTPQ3                SB_LUT4      I3       In      -         18.646      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIBTPQ3                SB_LUT4      O        Out     0.316     18.961      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIBTPQ3                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIBTPQ3_0              SB_LUT4      I0       In      -         20.332      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIBTPQ3_0              SB_LUT4      O        Out     0.449     20.781      -         
charx_if_generate_plus\.mult1_un47_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     I0       In      -         21.686      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     21.944      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CI       In      -         21.958      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     22.084      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CI       In      -         22.098      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     22.224      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL6PQ7                SB_LUT4      I3       In      -         22.610      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL6PQ7                SB_LUT4      O        Out     0.316     22.926      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL6PQ7                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL6PQ7_0              SB_LUT4      I0       In      -         24.297      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL6PQ7_0              SB_LUT4      O        Out     0.449     24.746      -         
charx_if_generate_plus\.mult1_un54_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     I0       In      -         25.651      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     25.908      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CI       In      -         25.922      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     26.048      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CI       In      -         26.062      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     26.188      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINSO4F                SB_LUT4      I3       In      -         26.574      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINSO4F                SB_LUT4      O        Out     0.316     26.890      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINSO4F                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINSO4F_0              SB_LUT4      I0       In      -         28.261      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINSO4F_0              SB_LUT4      O        Out     0.449     28.710      -         
charx_if_generate_plus\.mult1_un61_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     I0       In      -         29.615      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     29.872      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CI       In      -         29.886      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     30.012      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CI       In      -         30.026      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     30.153      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI27NGT                SB_LUT4      I3       In      -         30.539      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI27NGT                SB_LUT4      O        Out     0.316     30.854      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI27NGT                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c_RNI85ETO1               SB_LUT4      I0       In      -         32.225      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c_RNI85ETO1               SB_LUT4      O        Out     0.449     32.674      -         
charx_if_generate_plus\.mult1_un75_sum_axb_5                           Net          -        -       1.371     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIUMI7P1               SB_LUT4      I0       In      -         34.045      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIUMI7P1               SB_LUT4      O        Out     0.449     34.494      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIUMI7P1               Net          -        -       1.371     -           6         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      I2       In      -         35.865      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      O        Out     0.379     36.244      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           Net          -        -       0.905     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     I0       In      -         37.149      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     CO       Out     0.258     37.406      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CI       In      -         37.420      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CO       Out     0.126     37.546      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CI       In      -         37.560      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CO       Out     0.126     37.687      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CI       In      -         37.700      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CO       Out     0.126     37.827      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4                 Net          -        -       0.386     -           3         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      I3       In      -         38.213      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      O        Out     0.287     38.500      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       Net          -        -       1.371     -           4         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      I0       In      -         39.871      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      O        Out     0.449     40.320      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_i[5]                  Net          -        -       0.905     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     I0       In      -         41.225      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CO       Out     0.258     41.483      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4                 Net          -        -       0.386     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIEU3A73     SB_LUT4      I3       In      -         41.868      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIEU3A73     SB_LUT4      O        Out     0.316     42.184      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIEU3A73     Net          -        -       1.371     -           9         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNIRC9LQ6     SB_LUT4      I2       In      -         43.555      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNIRC9LQ6     SB_LUT4      O        Out     0.379     43.934      -         
font\.un3_pixel[29]                                                    Net          -        -       1.371     -           5         
Pixel_RNO_29                                                           SB_LUT4      I2       In      -         45.305      -         
Pixel_RNO_29                                                           SB_LUT4      O        Out     0.379     45.684      -         
g0_0_mb_1                                                              Net          -        -       1.371     -           1         
Pixel_RNO_13                                                           SB_LUT4      I1       In      -         47.054      -         
Pixel_RNO_13                                                           SB_LUT4      O        Out     0.400     47.454      -         
N_9_0_0                                                                Net          -        -       1.371     -           1         
Pixel_RNO_4                                                            SB_LUT4      I0       In      -         48.825      -         
Pixel_RNO_4                                                            SB_LUT4      O        Out     0.449     49.274      -         
N_11_0_0                                                               Net          -        -       1.371     -           1         
Pixel_RNO_0                                                            SB_LUT4      I0       In      -         50.645      -         
Pixel_RNO_0                                                            SB_LUT4      O        Out     0.449     51.094      -         
N_12                                                                   Net          -        -       1.371     -           1         
Pixel_RNO                                                              SB_LUT4      I0       In      -         52.465      -         
Pixel_RNO                                                              SB_LUT4      O        Out     0.386     52.850      -         
Pixel_0                                                                Net          -        -       1.507     -           1         
Pixel                                                                  SB_DFF       D        In      -         54.358      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 54.463 is 16.488(30.3%) logic and 37.975(69.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      46.293
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         46.188

    - Propagation time:                      54.294
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -8.106

    Number of logic level(s):                60
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                               SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                               Net          -        -       0.834     -           11        
un5_visiblex_cry_0_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                   SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                   SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                     Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      O        Out     0.316     3.455       -         
CO3_0                                                                  Net          -        -       1.371     -           29        
un5_visiblex_cry_8_c_RNI1D62_2                                         SB_LUT4      I0       In      -         4.826       -         
un5_visiblex_cry_8_c_RNI1D62_2                                         SB_LUT4      O        Out     0.449     5.274       -         
charx_if_generate_plus\.mult1_un26_sum_s_2_sf                          Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     I0       In      -         6.180       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     6.437       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CI       In      -         6.451       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     6.577       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CI       In      -         6.591       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     6.717       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4                           Net          -        -       0.386     -           3         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      I3       In      -         7.103       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      O        Out     0.316     7.419       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c_RNI322E                 SB_LUT4      I1       In      -         8.790       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c_RNI322E                 SB_LUT4      O        Out     0.379     9.169       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c_RNI322E                 Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     I0       In      -         10.074      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CO       Out     0.258     10.331      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      I3       In      -         10.717      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      O        Out     0.316     11.033      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      I0       In      -         12.404      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      O        Out     0.449     12.853      -         
charx_if_generate_plus\.mult1_un33_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     I0       In      -         13.758      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     14.015      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CI       In      -         14.029      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     14.155      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CI       In      -         14.169      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     14.296      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNI531V1                SB_LUT4      I3       In      -         14.682      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNI531V1                SB_LUT4      O        Out     0.316     14.997      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNI531V1                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNI531V1_0              SB_LUT4      I0       In      -         16.368      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNI531V1_0              SB_LUT4      O        Out     0.449     16.817      -         
charx_if_generate_plus\.mult1_un40_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     I0       In      -         17.722      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     17.979      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CI       In      -         17.993      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     18.120      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CI       In      -         18.134      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     18.260      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIBTPQ3                SB_LUT4      I3       In      -         18.646      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIBTPQ3                SB_LUT4      O        Out     0.316     18.961      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIBTPQ3                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIBTPQ3_0              SB_LUT4      I0       In      -         20.332      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIBTPQ3_0              SB_LUT4      O        Out     0.449     20.781      -         
charx_if_generate_plus\.mult1_un47_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     I0       In      -         21.686      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     21.944      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CI       In      -         21.958      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     22.084      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CI       In      -         22.098      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     22.224      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL6PQ7                SB_LUT4      I3       In      -         22.610      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL6PQ7                SB_LUT4      O        Out     0.316     22.926      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL6PQ7                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL6PQ7_0              SB_LUT4      I0       In      -         24.297      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL6PQ7_0              SB_LUT4      O        Out     0.449     24.746      -         
charx_if_generate_plus\.mult1_un54_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     I0       In      -         25.651      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     25.908      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CI       In      -         25.922      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     26.048      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CI       In      -         26.062      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     26.188      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINSO4F                SB_LUT4      I3       In      -         26.574      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINSO4F                SB_LUT4      O        Out     0.316     26.890      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINSO4F                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINSO4F_0              SB_LUT4      I0       In      -         28.261      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINSO4F_0              SB_LUT4      O        Out     0.449     28.710      -         
charx_if_generate_plus\.mult1_un61_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     I0       In      -         29.615      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     29.872      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CI       In      -         29.886      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     30.012      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CI       In      -         30.026      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     30.153      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI27NGT                SB_LUT4      I3       In      -         30.539      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI27NGT                SB_LUT4      O        Out     0.316     30.854      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI27NGT                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c_RNI85ETO1               SB_LUT4      I0       In      -         32.225      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c_RNI85ETO1               SB_LUT4      O        Out     0.449     32.674      -         
charx_if_generate_plus\.mult1_un75_sum_axb_5                           Net          -        -       1.371     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIUMI7P1               SB_LUT4      I0       In      -         34.045      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIUMI7P1               SB_LUT4      O        Out     0.449     34.494      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIUMI7P1               Net          -        -       1.371     -           6         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      I2       In      -         35.865      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      O        Out     0.379     36.244      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           Net          -        -       0.905     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     I0       In      -         37.149      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     CO       Out     0.258     37.406      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CI       In      -         37.420      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CO       Out     0.126     37.546      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CI       In      -         37.560      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CO       Out     0.126     37.687      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CI       In      -         37.700      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CO       Out     0.126     37.827      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4                 Net          -        -       0.386     -           3         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      I3       In      -         38.213      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      O        Out     0.287     38.500      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       Net          -        -       1.371     -           4         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      I0       In      -         39.871      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      O        Out     0.449     40.320      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_i[5]                  Net          -        -       0.905     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     I0       In      -         41.225      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CO       Out     0.258     41.483      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4                 Net          -        -       0.386     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIEU3A73     SB_LUT4      I3       In      -         41.868      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIEU3A73     SB_LUT4      O        Out     0.316     42.184      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIEU3A73     Net          -        -       1.371     -           9         
Pixel_RNO_52                                                           SB_LUT4      I1       In      -         43.555      -         
Pixel_RNO_52                                                           SB_LUT4      O        Out     0.379     43.934      -         
g3_0                                                                   Net          -        -       1.371     -           1         
Pixel_RNO_30                                                           SB_LUT4      I3       In      -         45.305      -         
Pixel_RNO_30                                                           SB_LUT4      O        Out     0.337     45.641      -         
g2_0_0                                                                 Net          -        -       1.371     -           1         
Pixel_RNO_13                                                           SB_LUT4      I2       In      -         47.012      -         
Pixel_RNO_13                                                           SB_LUT4      O        Out     0.379     47.391      -         
N_9_0_0                                                                Net          -        -       1.371     -           1         
Pixel_RNO_4                                                            SB_LUT4      I0       In      -         48.762      -         
Pixel_RNO_4                                                            SB_LUT4      O        Out     0.449     49.211      -         
N_11_0_0                                                               Net          -        -       1.371     -           1         
Pixel_RNO_0                                                            SB_LUT4      I0       In      -         50.582      -         
Pixel_RNO_0                                                            SB_LUT4      O        Out     0.449     51.031      -         
N_12                                                                   Net          -        -       1.371     -           1         
Pixel_RNO                                                              SB_LUT4      I0       In      -         52.402      -         
Pixel_RNO                                                              SB_LUT4      O        Out     0.386     52.787      -         
Pixel_0                                                                Net          -        -       1.507     -           1         
Pixel                                                                  SB_DFF       D        In      -         54.294      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 54.400 is 16.425(30.2%) logic and 37.975(69.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      46.293
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         46.188

    - Propagation time:                      54.238
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -8.050

    Number of logic level(s):                60
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                               SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                               Net          -        -       0.834     -           11        
un5_visiblex_cry_0_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                   SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                   SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                     Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      O        Out     0.316     3.455       -         
CO3_0                                                                  Net          -        -       1.371     -           29        
un5_visiblex_cry_8_c_RNI1D62_2                                         SB_LUT4      I0       In      -         4.826       -         
un5_visiblex_cry_8_c_RNI1D62_2                                         SB_LUT4      O        Out     0.449     5.274       -         
charx_if_generate_plus\.mult1_un26_sum_s_2_sf                          Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     I0       In      -         6.180       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     6.437       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CI       In      -         6.451       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     6.577       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CI       In      -         6.591       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     6.717       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4                           Net          -        -       0.386     -           3         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      I3       In      -         7.103       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      O        Out     0.316     7.419       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c_RNI322E                 SB_LUT4      I1       In      -         8.790       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c_RNI322E                 SB_LUT4      O        Out     0.379     9.169       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c_RNI322E                 Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     I0       In      -         10.074      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CO       Out     0.258     10.331      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      I3       In      -         10.717      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      O        Out     0.316     11.033      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      I0       In      -         12.404      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      O        Out     0.449     12.853      -         
charx_if_generate_plus\.mult1_un33_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     I0       In      -         13.758      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     14.015      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CI       In      -         14.029      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     14.155      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CI       In      -         14.169      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     14.296      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNI531V1                SB_LUT4      I3       In      -         14.682      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNI531V1                SB_LUT4      O        Out     0.316     14.997      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNI531V1                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNI531V1_0              SB_LUT4      I0       In      -         16.368      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNI531V1_0              SB_LUT4      O        Out     0.449     16.817      -         
charx_if_generate_plus\.mult1_un40_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     I0       In      -         17.722      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     17.979      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CI       In      -         17.993      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     18.120      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CI       In      -         18.134      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     18.260      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIBTPQ3                SB_LUT4      I3       In      -         18.646      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIBTPQ3                SB_LUT4      O        Out     0.316     18.961      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIBTPQ3                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIBTPQ3_0              SB_LUT4      I0       In      -         20.332      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIBTPQ3_0              SB_LUT4      O        Out     0.449     20.781      -         
charx_if_generate_plus\.mult1_un47_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     I0       In      -         21.686      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     21.944      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CI       In      -         21.958      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     22.084      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CI       In      -         22.098      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     22.224      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL6PQ7                SB_LUT4      I3       In      -         22.610      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL6PQ7                SB_LUT4      O        Out     0.316     22.926      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL6PQ7                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL6PQ7_0              SB_LUT4      I0       In      -         24.297      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL6PQ7_0              SB_LUT4      O        Out     0.449     24.746      -         
charx_if_generate_plus\.mult1_un54_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     I0       In      -         25.651      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     25.908      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CI       In      -         25.922      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     26.048      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CI       In      -         26.062      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     26.188      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINSO4F                SB_LUT4      I3       In      -         26.574      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINSO4F                SB_LUT4      O        Out     0.316     26.890      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINSO4F                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINSO4F_0              SB_LUT4      I0       In      -         28.261      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINSO4F_0              SB_LUT4      O        Out     0.449     28.710      -         
charx_if_generate_plus\.mult1_un61_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     I0       In      -         29.615      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     29.872      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CI       In      -         29.886      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     30.012      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CI       In      -         30.026      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     30.153      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI27NGT                SB_LUT4      I3       In      -         30.539      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI27NGT                SB_LUT4      O        Out     0.316     30.854      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI27NGT                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c_RNI85ETO1               SB_LUT4      I0       In      -         32.225      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c_RNI85ETO1               SB_LUT4      O        Out     0.449     32.674      -         
charx_if_generate_plus\.mult1_un75_sum_axb_5                           Net          -        -       1.371     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIUMI7P1               SB_LUT4      I0       In      -         34.045      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIUMI7P1               SB_LUT4      O        Out     0.449     34.494      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIUMI7P1               Net          -        -       1.371     -           6         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      I2       In      -         35.865      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      O        Out     0.379     36.244      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           Net          -        -       0.905     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     I0       In      -         37.149      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     CO       Out     0.258     37.406      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CI       In      -         37.420      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CO       Out     0.126     37.546      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CI       In      -         37.560      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CO       Out     0.126     37.687      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CI       In      -         37.700      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CO       Out     0.126     37.827      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4                 Net          -        -       0.386     -           3         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      I3       In      -         38.213      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      O        Out     0.287     38.500      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       Net          -        -       1.371     -           4         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      I0       In      -         39.871      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      O        Out     0.449     40.320      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_i[5]                  Net          -        -       0.905     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     I0       In      -         41.225      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CO       Out     0.258     41.483      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4                 Net          -        -       0.386     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIEU3A73     SB_LUT4      I3       In      -         41.868      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIEU3A73     SB_LUT4      O        Out     0.316     42.184      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIEU3A73     Net          -        -       1.371     -           9         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIT9KJ05     SB_LUT4      I1       In      -         43.555      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIT9KJ05     SB_LUT4      O        Out     0.400     43.955      -         
font\.un3_pixel[28]                                                    Net          -        -       1.371     -           2         
Pixel_RNO_35                                                           SB_LUT4      I2       In      -         45.326      -         
Pixel_RNO_35                                                           SB_LUT4      O        Out     0.379     45.705      -         
font\.un126_pixel_5_ns_1                                               Net          -        -       1.371     -           1         
Pixel_RNO_16                                                           SB_LUT4      I3       In      -         47.075      -         
Pixel_RNO_16                                                           SB_LUT4      O        Out     0.316     47.391      -         
N_563                                                                  Net          -        -       1.371     -           1         
Pixel_RNO_5                                                            SB_LUT4      I1       In      -         48.762      -         
Pixel_RNO_5                                                            SB_LUT4      O        Out     0.400     49.162      -         
N_28                                                                   Net          -        -       1.371     -           1         
Pixel_RNO_0                                                            SB_LUT4      I1       In      -         50.533      -         
Pixel_RNO_0                                                            SB_LUT4      O        Out     0.379     50.911      -         
N_12                                                                   Net          -        -       1.371     -           1         
Pixel_RNO                                                              SB_LUT4      I0       In      -         52.282      -         
Pixel_RNO                                                              SB_LUT4      O        Out     0.449     52.731      -         
Pixel_0                                                                Net          -        -       1.507     -           1         
Pixel                                                                  SB_DFF       D        In      -         54.238      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 54.344 is 16.369(30.1%) logic and 37.975(69.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      46.293
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         46.188

    - Propagation time:                      54.217
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -8.029

    Number of logic level(s):                59
    Starting point:                          beamX[1] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamX[1]                                                               SB_DFF       Q        Out     0.540     0.540       -         
beamX[1]                                                               Net          -        -       0.834     -           6         
un5_visiblex_cry_1_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_1_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_1                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_2_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_2                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_3_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_3                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_4_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_4                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_5                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_6                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_7                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                   SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_8                                                     Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      I3       In      -         2.999       -         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      O        Out     0.316     3.314       -         
CO3_0                                                                  Net          -        -       1.371     -           29        
un5_visiblex_cry_8_c_RNI1D62_2                                         SB_LUT4      I0       In      -         4.686       -         
un5_visiblex_cry_8_c_RNI1D62_2                                         SB_LUT4      O        Out     0.449     5.134       -         
charx_if_generate_plus\.mult1_un26_sum_s_2_sf                          Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     I0       In      -         6.039       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     6.297       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CI       In      -         6.311       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     6.437       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CI       In      -         6.451       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     6.577       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4                           Net          -        -       0.386     -           3         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      I3       In      -         6.963       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      O        Out     0.316     7.279       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c_RNI322E                 SB_LUT4      I1       In      -         8.650       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c_RNI322E                 SB_LUT4      O        Out     0.379     9.028       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c_RNI322E                 Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     I0       In      -         9.934       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CO       Out     0.258     10.191      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      I3       In      -         10.577      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      O        Out     0.316     10.893      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      I0       In      -         12.264      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      O        Out     0.449     12.712      -         
charx_if_generate_plus\.mult1_un33_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     I0       In      -         13.617      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     13.875      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CI       In      -         13.889      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     14.015      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CI       In      -         14.029      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     14.155      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNI531V1                SB_LUT4      I3       In      -         14.541      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNI531V1                SB_LUT4      O        Out     0.316     14.857      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNI531V1                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNI531V1_0              SB_LUT4      I0       In      -         16.228      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNI531V1_0              SB_LUT4      O        Out     0.449     16.677      -         
charx_if_generate_plus\.mult1_un40_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     I0       In      -         17.582      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     17.839      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CI       In      -         17.853      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     17.979      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CI       In      -         17.993      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     18.120      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIBTPQ3                SB_LUT4      I3       In      -         18.506      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIBTPQ3                SB_LUT4      O        Out     0.316     18.821      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIBTPQ3                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIBTPQ3_0              SB_LUT4      I0       In      -         20.192      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIBTPQ3_0              SB_LUT4      O        Out     0.449     20.641      -         
charx_if_generate_plus\.mult1_un47_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     I0       In      -         21.546      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     21.804      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CI       In      -         21.817      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     21.944      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CI       In      -         21.958      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     22.084      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL6PQ7                SB_LUT4      I3       In      -         22.470      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL6PQ7                SB_LUT4      O        Out     0.316     22.785      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL6PQ7                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL6PQ7_0              SB_LUT4      I0       In      -         24.157      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL6PQ7_0              SB_LUT4      O        Out     0.449     24.605      -         
charx_if_generate_plus\.mult1_un54_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     I0       In      -         25.510      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     25.768      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CI       In      -         25.782      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     25.908      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CI       In      -         25.922      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     26.048      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINSO4F                SB_LUT4      I3       In      -         26.434      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINSO4F                SB_LUT4      O        Out     0.316     26.750      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINSO4F                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINSO4F_0              SB_LUT4      I0       In      -         28.121      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINSO4F_0              SB_LUT4      O        Out     0.449     28.570      -         
charx_if_generate_plus\.mult1_un61_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     I0       In      -         29.475      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     29.732      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CI       In      -         29.746      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     29.872      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CI       In      -         29.886      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     30.012      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI27NGT                SB_LUT4      I3       In      -         30.398      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI27NGT                SB_LUT4      O        Out     0.316     30.714      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI27NGT                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c_RNI85ETO1               SB_LUT4      I0       In      -         32.085      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c_RNI85ETO1               SB_LUT4      O        Out     0.449     32.534      -         
charx_if_generate_plus\.mult1_un75_sum_axb_5                           Net          -        -       1.371     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIUMI7P1               SB_LUT4      I0       In      -         33.905      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIUMI7P1               SB_LUT4      O        Out     0.449     34.354      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIUMI7P1               Net          -        -       1.371     -           6         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      I2       In      -         35.725      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      O        Out     0.379     36.103      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           Net          -        -       0.905     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     I0       In      -         37.008      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     CO       Out     0.258     37.266      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CI       In      -         37.280      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CO       Out     0.126     37.406      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CI       In      -         37.420      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CO       Out     0.126     37.546      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CI       In      -         37.560      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CO       Out     0.126     37.687      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4                 Net          -        -       0.386     -           3         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      I3       In      -         38.072      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      O        Out     0.287     38.360      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       Net          -        -       1.371     -           4         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      I0       In      -         39.731      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      O        Out     0.449     40.180      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_i[5]                  Net          -        -       0.905     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     I0       In      -         41.085      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CO       Out     0.258     41.342      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4                 Net          -        -       0.386     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIEU3A73     SB_LUT4      I3       In      -         41.728      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIEU3A73     SB_LUT4      O        Out     0.316     42.044      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIEU3A73     Net          -        -       1.371     -           9         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNIRC9LQ6     SB_LUT4      I2       In      -         43.415      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNIRC9LQ6     SB_LUT4      O        Out     0.379     43.794      -         
font\.un3_pixel[29]                                                    Net          -        -       1.371     -           5         
Pixel_RNO_29                                                           SB_LUT4      I2       In      -         45.165      -         
Pixel_RNO_29                                                           SB_LUT4      O        Out     0.379     45.543      -         
g0_0_mb_1                                                              Net          -        -       1.371     -           1         
Pixel_RNO_13                                                           SB_LUT4      I1       In      -         46.914      -         
Pixel_RNO_13                                                           SB_LUT4      O        Out     0.400     47.314      -         
N_9_0_0                                                                Net          -        -       1.371     -           1         
Pixel_RNO_4                                                            SB_LUT4      I0       In      -         48.685      -         
Pixel_RNO_4                                                            SB_LUT4      O        Out     0.449     49.134      -         
N_11_0_0                                                               Net          -        -       1.371     -           1         
Pixel_RNO_0                                                            SB_LUT4      I0       In      -         50.505      -         
Pixel_RNO_0                                                            SB_LUT4      O        Out     0.449     50.954      -         
N_12                                                                   Net          -        -       1.371     -           1         
Pixel_RNO                                                              SB_LUT4      I0       In      -         52.325      -         
Pixel_RNO                                                              SB_LUT4      O        Out     0.386     52.710      -         
Pixel_0                                                                Net          -        -       1.507     -           1         
Pixel                                                                  SB_DFF       D        In      -         54.217      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 54.323 is 16.362(30.1%) logic and 37.961(69.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      46.293
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         46.188

    - Propagation time:                      54.217
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -8.029

    Number of logic level(s):                59
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                               SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                               Net          -        -       0.834     -           11        
un5_visiblex_cry_0_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                   SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                   SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                     Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      O        Out     0.316     3.455       -         
CO3_0                                                                  Net          -        -       1.371     -           29        
un5_visiblex_cry_8_c_RNI1D62_0                                         SB_LUT4      I0       In      -         4.826       -         
un5_visiblex_cry_8_c_RNI1D62_0                                         SB_LUT4      O        Out     0.449     5.274       -         
un5_visiblex_cry_8_c_RNI1D62_0                                         Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     I0       In      -         6.180       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CO       Out     0.258     6.437       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CI       In      -         6.451       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     6.577       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4                           Net          -        -       0.386     -           3         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      I3       In      -         6.963       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      O        Out     0.316     7.279       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c_RNI322E                 SB_LUT4      I1       In      -         8.650       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c_RNI322E                 SB_LUT4      O        Out     0.379     9.028       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c_RNI322E                 Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     I0       In      -         9.934       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CO       Out     0.258     10.191      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      I3       In      -         10.577      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      O        Out     0.316     10.893      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      I0       In      -         12.264      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      O        Out     0.449     12.712      -         
charx_if_generate_plus\.mult1_un33_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     I0       In      -         13.617      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     13.875      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CI       In      -         13.889      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     14.015      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CI       In      -         14.029      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     14.155      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNI531V1                SB_LUT4      I3       In      -         14.541      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNI531V1                SB_LUT4      O        Out     0.316     14.857      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNI531V1                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNI531V1_0              SB_LUT4      I0       In      -         16.228      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNI531V1_0              SB_LUT4      O        Out     0.449     16.677      -         
charx_if_generate_plus\.mult1_un40_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     I0       In      -         17.582      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     17.839      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CI       In      -         17.853      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     17.979      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CI       In      -         17.993      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     18.120      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIBTPQ3                SB_LUT4      I3       In      -         18.506      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIBTPQ3                SB_LUT4      O        Out     0.316     18.821      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIBTPQ3                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIBTPQ3_0              SB_LUT4      I0       In      -         20.192      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIBTPQ3_0              SB_LUT4      O        Out     0.449     20.641      -         
charx_if_generate_plus\.mult1_un47_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     I0       In      -         21.546      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     21.804      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CI       In      -         21.817      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     21.944      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CI       In      -         21.958      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     22.084      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL6PQ7                SB_LUT4      I3       In      -         22.470      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL6PQ7                SB_LUT4      O        Out     0.316     22.785      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL6PQ7                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL6PQ7_0              SB_LUT4      I0       In      -         24.157      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIL6PQ7_0              SB_LUT4      O        Out     0.449     24.605      -         
charx_if_generate_plus\.mult1_un54_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     I0       In      -         25.510      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     25.768      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CI       In      -         25.782      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     25.908      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CI       In      -         25.922      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     26.048      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINSO4F                SB_LUT4      I3       In      -         26.434      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINSO4F                SB_LUT4      O        Out     0.316     26.750      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINSO4F                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINSO4F_0              SB_LUT4      I0       In      -         28.121      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNINSO4F_0              SB_LUT4      O        Out     0.449     28.570      -         
charx_if_generate_plus\.mult1_un61_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     I0       In      -         29.475      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     29.732      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CI       In      -         29.746      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     29.872      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CI       In      -         29.886      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     30.012      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI27NGT                SB_LUT4      I3       In      -         30.398      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI27NGT                SB_LUT4      O        Out     0.316     30.714      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI27NGT                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c_RNI85ETO1               SB_LUT4      I0       In      -         32.085      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c_RNI85ETO1               SB_LUT4      O        Out     0.449     32.534      -         
charx_if_generate_plus\.mult1_un75_sum_axb_5                           Net          -        -       1.371     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIUMI7P1               SB_LUT4      I0       In      -         33.905      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIUMI7P1               SB_LUT4      O        Out     0.449     34.354      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIUMI7P1               Net          -        -       1.371     -           6         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      I2       In      -         35.725      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      O        Out     0.379     36.103      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           Net          -        -       0.905     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     I0       In      -         37.008      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     CO       Out     0.258     37.266      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CI       In      -         37.280      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CO       Out     0.126     37.406      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CI       In      -         37.420      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CO       Out     0.126     37.546      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CI       In      -         37.560      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CO       Out     0.126     37.687      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4                 Net          -        -       0.386     -           3         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      I3       In      -         38.072      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      O        Out     0.287     38.360      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       Net          -        -       1.371     -           4         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      I0       In      -         39.731      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      O        Out     0.449     40.180      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_i[5]                  Net          -        -       0.905     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     I0       In      -         41.085      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CO       Out     0.258     41.342      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4                 Net          -        -       0.386     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIEU3A73     SB_LUT4      I3       In      -         41.728      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIEU3A73     SB_LUT4      O        Out     0.316     42.044      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIEU3A73     Net          -        -       1.371     -           9         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNIRC9LQ6     SB_LUT4      I2       In      -         43.415      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNIRC9LQ6     SB_LUT4      O        Out     0.379     43.794      -         
font\.un3_pixel[29]                                                    Net          -        -       1.371     -           5         
Pixel_RNO_29                                                           SB_LUT4      I2       In      -         45.165      -         
Pixel_RNO_29                                                           SB_LUT4      O        Out     0.379     45.543      -         
g0_0_mb_1                                                              Net          -        -       1.371     -           1         
Pixel_RNO_13                                                           SB_LUT4      I1       In      -         46.914      -         
Pixel_RNO_13                                                           SB_LUT4      O        Out     0.400     47.314      -         
N_9_0_0                                                                Net          -        -       1.371     -           1         
Pixel_RNO_4                                                            SB_LUT4      I0       In      -         48.685      -         
Pixel_RNO_4                                                            SB_LUT4      O        Out     0.449     49.134      -         
N_11_0_0                                                               Net          -        -       1.371     -           1         
Pixel_RNO_0                                                            SB_LUT4      I0       In      -         50.505      -         
Pixel_RNO_0                                                            SB_LUT4      O        Out     0.449     50.954      -         
N_12                                                                   Net          -        -       1.371     -           1         
Pixel_RNO                                                              SB_LUT4      I0       In      -         52.325      -         
Pixel_RNO                                                              SB_LUT4      O        Out     0.386     52.710      -         
Pixel_0                                                                Net          -        -       1.507     -           1         
Pixel                                                                  SB_DFF       D        In      -         54.217      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 54.323 is 16.362(30.1%) logic and 37.961(69.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: SimpleVGA|Clock12MHz
====================================



Starting Points with Worst Slack
********************************

                Starting                                                      Arrival           
Instance        Reference                Type         Pin     Net             Time        Slack 
                Clock                                                                           
------------------------------------------------------------------------------------------------
counter[1]      SimpleVGA|Clock12MHz     SB_DFF       Q       counter[1]      0.540       40.297
counter[4]      SimpleVGA|Clock12MHz     SB_DFF       Q       counter[4]      0.540       40.344
counter[2]      SimpleVGA|Clock12MHz     SB_DFF       Q       counter[2]      0.540       40.372
counter[3]      SimpleVGA|Clock12MHz     SB_DFF       Q       counter[3]      0.540       40.372
counter[0]      SimpleVGA|Clock12MHz     SB_DFF       Q       counter[0]      0.540       40.428
counter[5]      SimpleVGA|Clock12MHz     SB_DFF       Q       counter[5]      0.540       42.093
nCS1_1          SimpleVGA|Clock12MHz     SB_DFFSS     Q       nCS1_c          0.540       42.142
slaveselect     SimpleVGA|Clock12MHz     SB_DFF       Q       slaveselect     0.540       42.142
================================================================================================


Ending Points with Worst Slack
******************************

                Starting                                                        Required           
Instance        Reference                Type         Pin     Net               Time         Slack 
                Clock                                                                              
---------------------------------------------------------------------------------------------------
counter[4]      SimpleVGA|Clock12MHz     SB_DFF       D       counter_3         46.188       40.297
nCS1_1          SimpleVGA|Clock12MHz     SB_DFFSS     S       nCS1_0_sqmuxa     46.188       40.344
slaveselect     SimpleVGA|Clock12MHz     SB_DFF       D       slaveselect_1     46.188       40.344
counter[1]      SimpleVGA|Clock12MHz     SB_DFF       D       counter_0         46.188       40.372
counter[2]      SimpleVGA|Clock12MHz     SB_DFF       D       counter_1         46.188       40.372
counter[3]      SimpleVGA|Clock12MHz     SB_DFF       D       counter_2         46.188       40.372
counter[0]      SimpleVGA|Clock12MHz     SB_DFF       D       counter           46.188       40.435
counter[5]      SimpleVGA|Clock12MHz     SB_DFF       D       counter_4         46.188       40.435
nCS1_1          SimpleVGA|Clock12MHz     SB_DFFSS     D       nCS1_1            46.188       40.435
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      46.293
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         46.188

    - Propagation time:                      5.891
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 40.297

    Number of logic level(s):                5
    Starting point:                          counter[1] / Q
    Ending point:                            counter[4] / D
    The start point is clocked by            SimpleVGA|Clock12MHz [rising] on pin C
    The end   point is clocked by            SimpleVGA|Clock12MHz [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
counter[1]           SB_DFF       Q        Out     0.540     0.540       -         
counter[1]           Net          -        -       0.834     -           4         
counter_cry_1_c      SB_CARRY     I0       In      -         1.374       -         
counter_cry_1_c      SB_CARRY     CO       Out     0.258     1.632       -         
counter_cry_1        Net          -        -       0.014     -           2         
counter_cry_2_c      SB_CARRY     CI       In      -         1.646       -         
counter_cry_2_c      SB_CARRY     CO       Out     0.126     1.772       -         
counter_cry_2        Net          -        -       0.014     -           2         
counter_cry_3_c      SB_CARRY     CI       In      -         1.786       -         
counter_cry_3_c      SB_CARRY     CO       Out     0.126     1.912       -         
counter_cry_3        Net          -        -       0.386     -           2         
counter_RNO_0[4]     SB_LUT4      I3       In      -         2.298       -         
counter_RNO_0[4]     SB_LUT4      O        Out     0.316     2.614       -         
counter[28]          Net          -        -       1.371     -           1         
counter_RNO[4]       SB_LUT4      I1       In      -         3.985       -         
counter_RNO[4]       SB_LUT4      O        Out     0.400     4.384       -         
counter_3            Net          -        -       1.507     -           1         
counter[4]           SB_DFF       D        In      -         5.891       -         
===================================================================================
Total path delay (propagation time + setup) of 5.996 is 1.870(31.2%) logic and 4.126(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:16s; Memory used current: 90MB peak: 101MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             1 use
SB_CARRY        151 uses
SB_DFF          23 uses
SB_DFFE         17 uses
SB_DFFSS        1 use
SB_GB           2 uses
SB_PLL40_CORE   1 use
VCC             1 use
SB_LUT4         515 uses

I/O ports: 9
I/O primitives: 8
SB_GB_IO       1 use
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   41 (3%)
Total load per clock:
   PLL|PLLOUTCORE_derived_clock: 1
   SimpleVGA|Clock12MHz: 1

Mapping Summary:
Total  LUTs: 515 (40%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 515 = 515 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:17s; Memory used current: 40MB peak: 101MB)

Process took 0h:00m:20s realtime, 0h:00m:17s cputime
# Wed Jun 24 15:40:51 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 41 seconds


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
convertSetIOOldFormat exit 0
convertSetIOOldFormat exit 0
convertSetIOOldFormat exit 0
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Warning: property PLLOUT_SELECT_PORTA doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Warning: property PLLOUT_SELECT_PORTB doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	515
    Number of DFFs      	:	41
    Number of Carrys    	:	151
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	8
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	8
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	17
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_531", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	533
    Number of DFFs      	:	41
    Number of Carrys    	:	151

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	33
        LUT, DFF and CARRY	:	8
    Combinational LogicCells
        Only LUT         	:	379
        CARRY Only       	:	30
        LUT with CARRY   	:	113
    LogicCells                  :	563/1280
    PLBs                        :	80/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	8/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 1.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 34.7 (sec)

Final Design Statistics
    Number of LUTs      	:	533
    Number of DFFs      	:	41
    Number of Carrys    	:	151
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	563/1280
    PLBs                        :	90/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	8/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: Clock50MHz.PLL_inst/PLLOUTCORE | Frequency: 24.20 MHz | Target: 90.46 MHz
Clock: Clock50MHz.PLL_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 90.46 MHz
Clock: SimpleVGA|Clock12MHz | Frequency: 272.19 MHz | Target: 21.60 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 39.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 1225
used logic cells: 563
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 1225
used logic cells: 563
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 1
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Read device time: 3
I1209: Started routing
I1223: Total Nets : 726 
I1212: Iteration  1 :   102 unrouted : 1 seconds
I1212: Iteration  2 :    22 unrouted : 1 seconds
I1212: Iteration  3 :    10 unrouted : 0 seconds
I1212: Iteration  4 :     6 unrouted : 0 seconds
I1212: Iteration  5 :     6 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 28 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "SCLK2_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "SCLK1_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 8 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 9 (sec)
bitmap succeed.
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":238:12:238:15|ncs1 is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":239:13:239:17|sclk1 is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Synthesizing work.simplevga.vga 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":149:34:149:54|Index value 0 to 11 could be out of prefix range 0 to 7 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":149:34:149:57|Index value 0 to 9 could be out of prefix range 0 to 7 
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":4:7:4:9|Synthesizing work.pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input extfeedback of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 0 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 1 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 2 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 3 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 4 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 5 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 6 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 7 of input dynamicdelay of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input latchinputvalue of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sdi of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sclk of instance PLL_inst is floating
Post processing for work.simplevga.vga
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":99:8:99:9|Register bit Reset is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Register bit counter(31) is always 0, optimizing ...
@W: CL260 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Pruning register bit 31 of counter(31 downto 0)  
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Register bit counter(6) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Register bit counter(7) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Register bit counter(8) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Register bit counter(9) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Register bit counter(10) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Register bit counter(11) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Register bit counter(12) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Register bit counter(13) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Register bit counter(14) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Register bit counter(15) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Register bit counter(16) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Register bit counter(17) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Register bit counter(18) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Register bit counter(19) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Register bit counter(20) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Register bit counter(21) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Register bit counter(22) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Register bit counter(23) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Register bit counter(24) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Register bit counter(25) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Register bit counter(26) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Register bit counter(27) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Register bit counter(28) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Register bit counter(29) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Register bit counter(30) is always 0, optimizing ...
@W: CL279 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":208:8:208:9|Pruning register bits 30 to 6 of counter(30 downto 0)  
@W: CL159 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":29:8:29:12|Input SDATA is unused

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 38MB peak: 40MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 24 15:45:01 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 24 15:45:01 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 24 15:45:01 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 24 15:45:02 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 60MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)



@S |Clock Summary
****************

Start                            Requested     Requested     Clock                                   Clock                
Clock                            Frequency     Period        Type                                    Group                
--------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     129.9 MHz     7.698         derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             31.0 MHz      32.238        inferred                                Autoconstr_clkgroup_0
System                           1.0 MHz       1000.000      system                                  system_clkgroup      
==========================================================================================================================

@W: MT529 :"u:\simplevga_icestick\simplevga.vhdl":208:8:208:9|Found inferred clock SimpleVGA|Clock12MHz which controls 8 sequential elements including nCS1_1. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 44MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 24 15:45:03 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":159:30:159:52|Generating a type div divider 
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":156:30:156:55|Generating a type div divider 

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 76MB peak: 79MB)

@N: MF237 :"u:\simplevga_icestick\ledboardfont.vhdl":158:13:158:20|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":157:30:157:57|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\ledboardfont.vhdl":131:47:131:65|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\ledboardfont.vhdl":158:33:158:40|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":160:30:160:54|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\ledboardfont.vhdl":132:47:132:66|Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:03s; Memory used current: 79MB peak: 80MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 80MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:03s; Memory used current: 79MB peak: 80MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:03s; Memory used current: 80MB peak: 81MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 86MB peak: 86MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 85MB peak: 86MB)


Finished preparing to map (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 86MB peak: 86MB)


Finished technology mapping (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:11s; Memory used current: 93MB peak: 95MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:11s		    -9.89ns		 433 /        32
   2		0h:00m:11s		    -9.89ns		 433 /        32
------------------------------------------------------------

@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":127:8:127:9|Instance "beamY[3]" with 15 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":127:8:127:9|Instance "beamY[2]" with 19 loads replicated 1 times to improve timing 
Timing driven replication report
Added 2 Registers via timing driven replication
Added 1 LUTs via timing driven replication


@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":127:8:127:9|Instance "beamY[6]" with 14 loads replicated 2 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":127:8:127:9|Instance "beamY[5]" with 14 loads replicated 2 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":127:8:127:9|Instance "beamY[7]" with 15 loads replicated 1 times to improve timing 
@N: FX271 :"u:\simplevga_icestick\simplevga.vhdl":127:8:127:9|Instance "beamY[8]" with 11 loads replicated 1 times to improve timing 
Timing driven replication report
Added 6 Registers via timing driven replication
Added 1 LUTs via timing driven replication

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:15s		    -3.22ns		 472 /        40
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:15s		    -3.22ns		 472 /        40
------------------------------------------------------------

@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":88:4:88:13|SB_GB inserted on the net PixelClock.
@N: FX1016 :"u:\simplevga_icestick\simplevga.vhdl":9:8:9:17|SB_GB_IO inserted on the port Clock12MHz.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:15s; Memory used current: 88MB peak: 102MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:15s; Memory used current: 88MB peak: 102MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 40 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0001       Clock12MHz_ibuf_gb_io     SB_GB_IO               8          nCS1_1         
@K:CKID0002       Clock50MHz.PLL_inst       SB_PLL40_CORE          32         beamY[2]       
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:15s; Memory used current: 87MB peak: 102MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:16s; Memory used current: 87MB peak: 102MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:16s; Memory used current: 87MB peak: 102MB)


Start final timing analysis (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:17s; Memory used current: 87MB peak: 102MB)

@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 49.31ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock PLL|PLLOUTCORE_derived_clock with period 49.31ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jun 24 15:45:23 2015
#


Top view:               SimpleVGA
Requested Frequency:    20.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -8.702

                                 Requested     Estimated     Requested     Estimated                Clock                                   Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack      Type                                    Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     20.3 MHz      17.2 MHz      49.311        58.013        -8.702     derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             20.3 MHz      127.6 MHz     49.311        7.840         41.471     inferred                                Autoconstr_clkgroup_0
=================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
SimpleVGA|Clock12MHz          SimpleVGA|Clock12MHz          |  49.311      41.471  |  No paths    -      |  No paths    -      |  No paths    -    
PLL|PLLOUTCORE_derived_clock  PLL|PLLOUTCORE_derived_clock  |  49.311      -8.702  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

             Starting                                                         Arrival           
Instance     Reference                        Type       Pin     Net          Time        Slack 
             Clock                                                                              
------------------------------------------------------------------------------------------------
beamX[0]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[0]     0.540       -8.702
beamX[1]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[1]     0.540       -8.562
beamX[2]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[2]     0.540       -8.422
beamX[3]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[3]     0.540       -8.281
beamX[4]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[4]     0.540       -8.141
beamX[5]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[5]     0.540       -8.001
beamX[6]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[6]     0.540       -7.861
beamX[9]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[9]     0.540       -7.835
beamX[7]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[7]     0.540       -7.721
beamX[8]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[8]     0.540       -7.580
================================================================================================


Ending Points with Worst Slack
******************************

                  Starting                                                                 Required           
Instance          Reference                        Type        Pin     Net                 Time         Slack 
                  Clock                                                                                       
--------------------------------------------------------------------------------------------------------------
Pixel             PLL|PLLOUTCORE_derived_clock     SB_DFF      D       Pixel_0             49.206       -8.702
beamY[0]          PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamY_2             49.206       39.967
beamX[4]          PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[4]          49.206       39.981
beamY[4]          PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[4]          49.206       39.981
beamX[0]          PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[0]          49.206       39.988
beamY[1]          PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamY_1             49.206       39.988
beamY[3]          PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[3]          49.206       39.988
beamY[7]          PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[7]          49.206       39.988
beamY_fast[3]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3_fast[3]     49.206       39.988
beamY_fast[7]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3_fast[7]     49.206       39.988
==============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      49.311
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.206

    - Propagation time:                      57.908
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -8.702

    Number of logic level(s):                65
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                               SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                               Net          -        -       0.834     -           12        
un5_visiblex_cry_0_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                   SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                   SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                     Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      O        Out     0.316     3.455       -         
CO3_0                                                                  Net          -        -       1.371     -           28        
column_1.charx_if_generate_plus\.mult1_un26_sum_axb_3_i                SB_LUT4      I0       In      -         4.826       -         
column_1.charx_if_generate_plus\.mult1_un26_sum_axb_3_i                SB_LUT4      O        Out     0.449     5.274       -         
charx_if_generate_plus\.mult1_un26_sum_axb_3_i                         Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     I1       In      -         6.180       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     CO       Out     0.229     6.408       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CI       In      -         6.422       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     6.549       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CI       In      -         6.563       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     6.689       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4                           Net          -        -       0.386     -           3         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      I3       In      -         7.075       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      O        Out     0.287     7.362       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5_0               SB_LUT4      I0       In      -         8.733       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5_0               SB_LUT4      O        Out     0.449     9.182       -         
charx_if_generate_plus\.mult1_un26_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     I0       In      -         10.087      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CO       Out     0.258     10.345      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      I3       In      -         10.731      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      O        Out     0.316     11.046      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      I0       In      -         12.417      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      O        Out     0.449     12.866      -         
charx_if_generate_plus\.mult1_un33_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     I0       In      -         13.771      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     14.028      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CI       In      -         14.043      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     14.169      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CI       In      -         14.183      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     14.309      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      I3       In      -         14.695      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      O        Out     0.316     15.011      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      I0       In      -         16.381      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      O        Out     0.449     16.830      -         
charx_if_generate_plus\.mult1_un40_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     I0       In      -         17.735      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     17.993      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CI       In      -         18.007      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     18.133      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CI       In      -         18.147      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     18.273      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      I3       In      -         18.659      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      O        Out     0.316     18.975      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      I0       In      -         20.346      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      O        Out     0.449     20.795      -         
charx_if_generate_plus\.mult1_un47_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     I0       In      -         21.700      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     21.957      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CI       In      -         21.971      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     22.097      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CI       In      -         22.111      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     22.238      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      I3       In      -         22.624      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      O        Out     0.316     22.939      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      I0       In      -         24.310      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      O        Out     0.449     24.759      -         
charx_if_generate_plus\.mult1_un54_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     I0       In      -         25.664      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     25.921      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CI       In      -         25.935      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     26.062      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CI       In      -         26.076      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     26.202      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E                SB_LUT4      I3       In      -         26.588      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E                SB_LUT4      O        Out     0.316     26.903      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E_0              SB_LUT4      I0       In      -         28.274      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E_0              SB_LUT4      O        Out     0.449     28.723      -         
charx_if_generate_plus\.mult1_un61_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     I0       In      -         29.628      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     29.886      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CI       In      -         29.900      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     30.026      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CI       In      -         30.040      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     30.166      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIQQTFR                SB_LUT4      I3       In      -         30.552      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIQQTFR                SB_LUT4      O        Out     0.316     30.868      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIQQTFR                Net          -        -       1.371     -           5         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIQQTFR_0              SB_LUT4      I0       In      -         32.239      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIQQTFR_0              SB_LUT4      O        Out     0.449     32.688      -         
charx_if_generate_plus\.mult1_un68_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un75_sum_cry_2_c                         SB_CARRY     I0       In      -         33.593      -         
charx_if_generate_plus\.mult1_un75_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     33.850      -         
charx_if_generate_plus\.mult1_un75_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un75_sum_cry_3_c                         SB_CARRY     CI       In      -         33.864      -         
charx_if_generate_plus\.mult1_un75_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     33.990      -         
charx_if_generate_plus\.mult1_un75_sum_cry_3                           Net          -        -       0.014     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c                         SB_CARRY     CI       In      -         34.004      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     34.130      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIV33EL1               SB_LUT4      I3       In      -         34.516      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIV33EL1               SB_LUT4      O        Out     0.316     34.832      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIV33EL1               Net          -        -       1.371     -           6         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      I2       In      -         36.203      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      O        Out     0.379     36.582      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           Net          -        -       0.905     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     I0       In      -         37.487      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     CO       Out     0.258     37.744      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CI       In      -         37.758      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CO       Out     0.126     37.884      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CI       In      -         37.898      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CO       Out     0.126     38.025      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CI       In      -         38.039      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CO       Out     0.126     38.165      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4                 Net          -        -       0.386     -           3         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      I3       In      -         38.551      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      O        Out     0.287     38.838      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       Net          -        -       1.371     -           4         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      I0       In      -         40.209      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      O        Out     0.449     40.658      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_i[5]                  Net          -        -       0.905     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     I0       In      -         41.563      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CO       Out     0.258     41.821      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4                 Net          -        -       0.386     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIT3CVR3     SB_LUT4      I3       In      -         42.207      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIT3CVR3     SB_LUT4      O        Out     0.316     42.522      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIT3CVR3     Net          -        -       1.371     -           9         
un114_pixel_1_0_3_.un116_pixel_7_am_x0[0]                              SB_LUT4      I3       In      -         43.893      -         
un114_pixel_1_0_3_.un116_pixel_7_am_x0[0]                              SB_LUT4      O        Out     0.316     44.209      -         
un116_pixel_7_am_x0[0]                                                 Net          -        -       1.371     -           1         
un114_pixel_1_0_3_.un116_pixel_7_am_ns[0]                              SB_LUT4      I1       In      -         45.580      -         
un114_pixel_1_0_3_.un116_pixel_7_am_ns[0]                              SB_LUT4      O        Out     0.379     45.959      -         
un116_pixel_7_am_ns[0]                                                 Net          -        -       1.371     -           2         
un114_pixel_1_0_3_.font\.un126_pixel_4_ns_x0                           SB_LUT4      I1       In      -         47.330      -         
un114_pixel_1_0_3_.font\.un126_pixel_4_ns_x0                           SB_LUT4      O        Out     0.379     47.708      -         
font\.un126_pixel_4_ns_x0                                              Net          -        -       1.371     -           1         
un114_pixel_1_0_3_.font\.un126_pixel_4_ns_ns                           SB_LUT4      I1       In      -         49.079      -         
un114_pixel_1_0_3_.font\.un126_pixel_4_ns_ns                           SB_LUT4      O        Out     0.379     49.458      -         
N_562                                                                  Net          -        -       1.371     -           1         
un114_pixel_1_0_3_.g0_1_1                                              SB_LUT4      I0       In      -         50.829      -         
un114_pixel_1_0_3_.g0_1_1                                              SB_LUT4      O        Out     0.449     51.278      -         
un114_pixel_1_0_3_.g0_1                                                Net          -        -       1.371     -           1         
un114_pixel_1_0_3_.g0                                                  SB_LUT4      I3       In      -         52.649      -         
un114_pixel_1_0_3_.g0                                                  SB_LUT4      O        Out     0.316     52.964      -         
un114_pixel_1_0_3_.font\.un126_pixel_7_ns_1                            Net          -        -       1.371     -           1         
Pixel_RNO_1                                                            SB_LUT4      I3       In      -         54.335      -         
Pixel_RNO_1                                                            SB_LUT4      O        Out     0.316     54.651      -         
m16_i_1                                                                Net          -        -       1.371     -           1         
Pixel_RNO                                                              SB_LUT4      I2       In      -         56.022      -         
Pixel_RNO                                                              SB_LUT4      O        Out     0.379     56.401      -         
Pixel_0                                                                Net          -        -       1.507     -           1         
Pixel                                                                  SB_DFF       D        In      -         57.908      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 58.013 is 17.348(29.9%) logic and 40.665(70.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      49.311
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.206

    - Propagation time:                      57.880
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -8.674

    Number of logic level(s):                65
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                               SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                               Net          -        -       0.834     -           12        
un5_visiblex_cry_0_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                   SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                   SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                     Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      O        Out     0.316     3.455       -         
CO3_0                                                                  Net          -        -       1.371     -           28        
column_1.charx_if_generate_plus\.mult1_un26_sum_axb_3_i                SB_LUT4      I0       In      -         4.826       -         
column_1.charx_if_generate_plus\.mult1_un26_sum_axb_3_i                SB_LUT4      O        Out     0.449     5.274       -         
charx_if_generate_plus\.mult1_un26_sum_axb_3_i                         Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     I1       In      -         6.180       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     CO       Out     0.229     6.408       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CI       In      -         6.422       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     6.549       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CI       In      -         6.563       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     6.689       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4                           Net          -        -       0.386     -           3         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      I3       In      -         7.075       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      O        Out     0.287     7.362       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5_0               SB_LUT4      I0       In      -         8.733       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5_0               SB_LUT4      O        Out     0.449     9.182       -         
charx_if_generate_plus\.mult1_un26_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     I0       In      -         10.087      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CO       Out     0.258     10.345      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      I3       In      -         10.731      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      O        Out     0.316     11.046      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      I0       In      -         12.417      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      O        Out     0.449     12.866      -         
charx_if_generate_plus\.mult1_un33_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     I0       In      -         13.771      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     14.028      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CI       In      -         14.043      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     14.169      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CI       In      -         14.183      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     14.309      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      I3       In      -         14.695      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      O        Out     0.316     15.011      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      I0       In      -         16.381      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      O        Out     0.449     16.830      -         
charx_if_generate_plus\.mult1_un40_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     I0       In      -         17.735      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     17.993      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CI       In      -         18.007      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     18.133      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CI       In      -         18.147      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     18.273      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      I3       In      -         18.659      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      O        Out     0.316     18.975      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      I0       In      -         20.346      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      O        Out     0.449     20.795      -         
charx_if_generate_plus\.mult1_un47_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     I0       In      -         21.700      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     21.957      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CI       In      -         21.971      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     22.097      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CI       In      -         22.111      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     22.238      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      I3       In      -         22.624      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      O        Out     0.316     22.939      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      I0       In      -         24.310      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      O        Out     0.449     24.759      -         
charx_if_generate_plus\.mult1_un54_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     I0       In      -         25.664      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     25.921      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CI       In      -         25.935      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     26.062      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CI       In      -         26.076      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     26.202      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E                SB_LUT4      I3       In      -         26.588      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E                SB_LUT4      O        Out     0.316     26.903      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E_0              SB_LUT4      I0       In      -         28.274      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E_0              SB_LUT4      O        Out     0.449     28.723      -         
charx_if_generate_plus\.mult1_un61_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     I0       In      -         29.628      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     29.886      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CI       In      -         29.900      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     30.026      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CI       In      -         30.040      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     30.166      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIQQTFR                SB_LUT4      I3       In      -         30.552      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIQQTFR                SB_LUT4      O        Out     0.316     30.868      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIQQTFR                Net          -        -       1.371     -           5         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIQQTFR_0              SB_LUT4      I0       In      -         32.239      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIQQTFR_0              SB_LUT4      O        Out     0.449     32.688      -         
charx_if_generate_plus\.mult1_un68_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un75_sum_cry_2_c                         SB_CARRY     I0       In      -         33.593      -         
charx_if_generate_plus\.mult1_un75_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     33.850      -         
charx_if_generate_plus\.mult1_un75_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un75_sum_cry_3_c                         SB_CARRY     CI       In      -         33.864      -         
charx_if_generate_plus\.mult1_un75_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     33.990      -         
charx_if_generate_plus\.mult1_un75_sum_cry_3                           Net          -        -       0.014     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c                         SB_CARRY     CI       In      -         34.004      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     34.130      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIV33EL1               SB_LUT4      I3       In      -         34.516      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIV33EL1               SB_LUT4      O        Out     0.316     34.832      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIV33EL1               Net          -        -       1.371     -           6         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      I2       In      -         36.203      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      O        Out     0.379     36.582      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           Net          -        -       0.905     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     I0       In      -         37.487      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     CO       Out     0.258     37.744      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CI       In      -         37.758      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CO       Out     0.126     37.884      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CI       In      -         37.898      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CO       Out     0.126     38.025      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CI       In      -         38.039      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CO       Out     0.126     38.165      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4                 Net          -        -       0.386     -           3         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      I3       In      -         38.551      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      O        Out     0.287     38.838      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       Net          -        -       1.371     -           4         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      I0       In      -         40.209      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      O        Out     0.449     40.658      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_i[5]                  Net          -        -       0.905     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     I0       In      -         41.563      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CO       Out     0.258     41.821      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4                 Net          -        -       0.386     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIT3CVR3     SB_LUT4      I3       In      -         42.207      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIT3CVR3     SB_LUT4      O        Out     0.316     42.522      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIT3CVR3     Net          -        -       1.371     -           9         
un114_pixel_1_0_3_.un116_pixel_7_am_x1[0]                              SB_LUT4      I3       In      -         43.893      -         
un114_pixel_1_0_3_.un116_pixel_7_am_x1[0]                              SB_LUT4      O        Out     0.316     44.209      -         
un116_pixel_7_am_x1[0]                                                 Net          -        -       1.371     -           1         
un114_pixel_1_0_3_.un116_pixel_7_am_ns[0]                              SB_LUT4      I2       In      -         45.580      -         
un114_pixel_1_0_3_.un116_pixel_7_am_ns[0]                              SB_LUT4      O        Out     0.351     45.930      -         
un116_pixel_7_am_ns[0]                                                 Net          -        -       1.371     -           2         
un114_pixel_1_0_3_.font\.un126_pixel_4_ns_x0                           SB_LUT4      I1       In      -         47.301      -         
un114_pixel_1_0_3_.font\.un126_pixel_4_ns_x0                           SB_LUT4      O        Out     0.379     47.680      -         
font\.un126_pixel_4_ns_x0                                              Net          -        -       1.371     -           1         
un114_pixel_1_0_3_.font\.un126_pixel_4_ns_ns                           SB_LUT4      I1       In      -         49.051      -         
un114_pixel_1_0_3_.font\.un126_pixel_4_ns_ns                           SB_LUT4      O        Out     0.379     49.430      -         
N_562                                                                  Net          -        -       1.371     -           1         
un114_pixel_1_0_3_.g0_1_1                                              SB_LUT4      I0       In      -         50.801      -         
un114_pixel_1_0_3_.g0_1_1                                              SB_LUT4      O        Out     0.449     51.250      -         
un114_pixel_1_0_3_.g0_1                                                Net          -        -       1.371     -           1         
un114_pixel_1_0_3_.g0                                                  SB_LUT4      I3       In      -         52.621      -         
un114_pixel_1_0_3_.g0                                                  SB_LUT4      O        Out     0.316     52.936      -         
un114_pixel_1_0_3_.font\.un126_pixel_7_ns_1                            Net          -        -       1.371     -           1         
Pixel_RNO_1                                                            SB_LUT4      I3       In      -         54.307      -         
Pixel_RNO_1                                                            SB_LUT4      O        Out     0.316     54.623      -         
m16_i_1                                                                Net          -        -       1.371     -           1         
Pixel_RNO                                                              SB_LUT4      I2       In      -         55.994      -         
Pixel_RNO                                                              SB_LUT4      O        Out     0.379     56.373      -         
Pixel_0                                                                Net          -        -       1.507     -           1         
Pixel                                                                  SB_DFF       D        In      -         57.880      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 57.985 is 17.320(29.9%) logic and 40.665(70.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      49.311
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.206

    - Propagation time:                      57.880
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -8.674

    Number of logic level(s):                65
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                               SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                               Net          -        -       0.834     -           12        
un5_visiblex_cry_0_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                   SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                   SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                     Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      O        Out     0.316     3.455       -         
CO3_0                                                                  Net          -        -       1.371     -           28        
column_1.charx_if_generate_plus\.mult1_un26_sum_axb_3_i                SB_LUT4      I0       In      -         4.826       -         
column_1.charx_if_generate_plus\.mult1_un26_sum_axb_3_i                SB_LUT4      O        Out     0.449     5.274       -         
charx_if_generate_plus\.mult1_un26_sum_axb_3_i                         Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     I1       In      -         6.180       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     CO       Out     0.229     6.408       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CI       In      -         6.422       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     6.549       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CI       In      -         6.563       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     6.689       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4                           Net          -        -       0.386     -           3         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      I3       In      -         7.075       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      O        Out     0.287     7.362       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5_0               SB_LUT4      I0       In      -         8.733       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5_0               SB_LUT4      O        Out     0.449     9.182       -         
charx_if_generate_plus\.mult1_un26_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     I0       In      -         10.087      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CO       Out     0.258     10.345      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      I3       In      -         10.731      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      O        Out     0.316     11.046      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      I0       In      -         12.417      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      O        Out     0.449     12.866      -         
charx_if_generate_plus\.mult1_un33_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     I0       In      -         13.771      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     14.028      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CI       In      -         14.043      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     14.169      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CI       In      -         14.183      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     14.309      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      I3       In      -         14.695      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      O        Out     0.316     15.011      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      I0       In      -         16.381      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      O        Out     0.449     16.830      -         
charx_if_generate_plus\.mult1_un40_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     I0       In      -         17.735      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     17.993      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CI       In      -         18.007      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     18.133      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CI       In      -         18.147      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     18.273      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      I3       In      -         18.659      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      O        Out     0.316     18.975      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      I0       In      -         20.346      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      O        Out     0.449     20.795      -         
charx_if_generate_plus\.mult1_un47_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     I0       In      -         21.700      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     21.957      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CI       In      -         21.971      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     22.097      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CI       In      -         22.111      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     22.238      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      I3       In      -         22.624      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      O        Out     0.316     22.939      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      I0       In      -         24.310      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      O        Out     0.449     24.759      -         
charx_if_generate_plus\.mult1_un54_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     I0       In      -         25.664      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     25.921      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CI       In      -         25.935      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     26.062      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CI       In      -         26.076      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     26.202      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E                SB_LUT4      I3       In      -         26.588      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E                SB_LUT4      O        Out     0.316     26.903      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E_0              SB_LUT4      I0       In      -         28.274      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E_0              SB_LUT4      O        Out     0.449     28.723      -         
charx_if_generate_plus\.mult1_un61_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     I0       In      -         29.628      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     29.886      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CI       In      -         29.900      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     30.026      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CI       In      -         30.040      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     30.166      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIQQTFR                SB_LUT4      I3       In      -         30.552      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIQQTFR                SB_LUT4      O        Out     0.316     30.868      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIQQTFR                Net          -        -       1.371     -           5         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIQQTFR_0              SB_LUT4      I0       In      -         32.239      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIQQTFR_0              SB_LUT4      O        Out     0.449     32.688      -         
charx_if_generate_plus\.mult1_un68_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un75_sum_cry_2_c                         SB_CARRY     I0       In      -         33.593      -         
charx_if_generate_plus\.mult1_un75_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     33.850      -         
charx_if_generate_plus\.mult1_un75_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un75_sum_cry_3_c                         SB_CARRY     CI       In      -         33.864      -         
charx_if_generate_plus\.mult1_un75_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     33.990      -         
charx_if_generate_plus\.mult1_un75_sum_cry_3                           Net          -        -       0.014     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c                         SB_CARRY     CI       In      -         34.004      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     34.130      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIV33EL1               SB_LUT4      I3       In      -         34.516      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIV33EL1               SB_LUT4      O        Out     0.316     34.832      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIV33EL1               Net          -        -       1.371     -           6         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      I2       In      -         36.203      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      O        Out     0.379     36.582      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           Net          -        -       0.905     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     I0       In      -         37.487      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     CO       Out     0.258     37.744      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CI       In      -         37.758      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CO       Out     0.126     37.884      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CI       In      -         37.898      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CO       Out     0.126     38.025      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CI       In      -         38.039      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CO       Out     0.126     38.165      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4                 Net          -        -       0.386     -           3         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      I3       In      -         38.551      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      O        Out     0.287     38.838      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       Net          -        -       1.371     -           4         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      I0       In      -         40.209      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      O        Out     0.449     40.658      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_i[5]                  Net          -        -       0.905     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     I0       In      -         41.563      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CO       Out     0.258     41.821      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4                 Net          -        -       0.386     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIT3CVR3     SB_LUT4      I3       In      -         42.207      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIT3CVR3     SB_LUT4      O        Out     0.316     42.522      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIT3CVR3     Net          -        -       1.371     -           9         
un114_pixel_1_0_3_.un116_pixel_7_am_x0[0]                              SB_LUT4      I3       In      -         43.893      -         
un114_pixel_1_0_3_.un116_pixel_7_am_x0[0]                              SB_LUT4      O        Out     0.316     44.209      -         
un116_pixel_7_am_x0[0]                                                 Net          -        -       1.371     -           1         
un114_pixel_1_0_3_.un116_pixel_7_am_ns[0]                              SB_LUT4      I1       In      -         45.580      -         
un114_pixel_1_0_3_.un116_pixel_7_am_ns[0]                              SB_LUT4      O        Out     0.379     45.959      -         
un116_pixel_7_am_ns[0]                                                 Net          -        -       1.371     -           2         
un114_pixel_1_0_3_.font\.un126_pixel_4_ns_x1                           SB_LUT4      I1       In      -         47.330      -         
un114_pixel_1_0_3_.font\.un126_pixel_4_ns_x1                           SB_LUT4      O        Out     0.379     47.708      -         
font\.un126_pixel_4_ns_x1                                              Net          -        -       1.371     -           1         
un114_pixel_1_0_3_.font\.un126_pixel_4_ns_ns                           SB_LUT4      I2       In      -         49.079      -         
un114_pixel_1_0_3_.font\.un126_pixel_4_ns_ns                           SB_LUT4      O        Out     0.351     49.430      -         
N_562                                                                  Net          -        -       1.371     -           1         
un114_pixel_1_0_3_.g0_1_1                                              SB_LUT4      I0       In      -         50.801      -         
un114_pixel_1_0_3_.g0_1_1                                              SB_LUT4      O        Out     0.449     51.250      -         
un114_pixel_1_0_3_.g0_1                                                Net          -        -       1.371     -           1         
un114_pixel_1_0_3_.g0                                                  SB_LUT4      I3       In      -         52.621      -         
un114_pixel_1_0_3_.g0                                                  SB_LUT4      O        Out     0.316     52.936      -         
un114_pixel_1_0_3_.font\.un126_pixel_7_ns_1                            Net          -        -       1.371     -           1         
Pixel_RNO_1                                                            SB_LUT4      I3       In      -         54.307      -         
Pixel_RNO_1                                                            SB_LUT4      O        Out     0.316     54.623      -         
m16_i_1                                                                Net          -        -       1.371     -           1         
Pixel_RNO                                                              SB_LUT4      I2       In      -         55.994      -         
Pixel_RNO                                                              SB_LUT4      O        Out     0.379     56.373      -         
Pixel_0                                                                Net          -        -       1.507     -           1         
Pixel                                                                  SB_DFF       D        In      -         57.880      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 57.985 is 17.320(29.9%) logic and 40.665(70.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      49.311
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.206

    - Propagation time:                      57.851
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -8.646

    Number of logic level(s):                65
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                               SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                               Net          -        -       0.834     -           12        
un5_visiblex_cry_0_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                   SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                   SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                     Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      O        Out     0.316     3.455       -         
CO3_0                                                                  Net          -        -       1.371     -           28        
column_1.charx_if_generate_plus\.mult1_un26_sum_axb_3_i                SB_LUT4      I0       In      -         4.826       -         
column_1.charx_if_generate_plus\.mult1_un26_sum_axb_3_i                SB_LUT4      O        Out     0.449     5.274       -         
charx_if_generate_plus\.mult1_un26_sum_axb_3_i                         Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     I1       In      -         6.180       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     CO       Out     0.229     6.408       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CI       In      -         6.422       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     6.549       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CI       In      -         6.563       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     6.689       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4                           Net          -        -       0.386     -           3         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      I3       In      -         7.075       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      O        Out     0.287     7.362       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5_0               SB_LUT4      I0       In      -         8.733       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5_0               SB_LUT4      O        Out     0.449     9.182       -         
charx_if_generate_plus\.mult1_un26_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     I0       In      -         10.087      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CO       Out     0.258     10.345      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      I3       In      -         10.731      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      O        Out     0.316     11.046      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      I0       In      -         12.417      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      O        Out     0.449     12.866      -         
charx_if_generate_plus\.mult1_un33_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     I0       In      -         13.771      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     14.028      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CI       In      -         14.043      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     14.169      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CI       In      -         14.183      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     14.309      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      I3       In      -         14.695      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      O        Out     0.316     15.011      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      I0       In      -         16.381      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      O        Out     0.449     16.830      -         
charx_if_generate_plus\.mult1_un40_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     I0       In      -         17.735      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     17.993      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CI       In      -         18.007      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     18.133      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CI       In      -         18.147      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     18.273      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      I3       In      -         18.659      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      O        Out     0.316     18.975      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      I0       In      -         20.346      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      O        Out     0.449     20.795      -         
charx_if_generate_plus\.mult1_un47_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     I0       In      -         21.700      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     21.957      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CI       In      -         21.971      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     22.097      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CI       In      -         22.111      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     22.238      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      I3       In      -         22.624      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      O        Out     0.316     22.939      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      I0       In      -         24.310      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      O        Out     0.449     24.759      -         
charx_if_generate_plus\.mult1_un54_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     I0       In      -         25.664      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     25.921      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CI       In      -         25.935      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     26.062      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CI       In      -         26.076      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     26.202      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E                SB_LUT4      I3       In      -         26.588      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E                SB_LUT4      O        Out     0.316     26.903      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E_0              SB_LUT4      I0       In      -         28.274      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E_0              SB_LUT4      O        Out     0.449     28.723      -         
charx_if_generate_plus\.mult1_un61_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     I0       In      -         29.628      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     29.886      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CI       In      -         29.900      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     30.026      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CI       In      -         30.040      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     30.166      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIQQTFR                SB_LUT4      I3       In      -         30.552      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIQQTFR                SB_LUT4      O        Out     0.316     30.868      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIQQTFR                Net          -        -       1.371     -           5         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIQQTFR_0              SB_LUT4      I0       In      -         32.239      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIQQTFR_0              SB_LUT4      O        Out     0.449     32.688      -         
charx_if_generate_plus\.mult1_un68_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un75_sum_cry_2_c                         SB_CARRY     I0       In      -         33.593      -         
charx_if_generate_plus\.mult1_un75_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     33.850      -         
charx_if_generate_plus\.mult1_un75_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un75_sum_cry_3_c                         SB_CARRY     CI       In      -         33.864      -         
charx_if_generate_plus\.mult1_un75_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     33.990      -         
charx_if_generate_plus\.mult1_un75_sum_cry_3                           Net          -        -       0.014     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c                         SB_CARRY     CI       In      -         34.004      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     34.130      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIV33EL1               SB_LUT4      I3       In      -         34.516      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIV33EL1               SB_LUT4      O        Out     0.316     34.832      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIV33EL1               Net          -        -       1.371     -           6         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      I2       In      -         36.203      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      O        Out     0.379     36.582      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           Net          -        -       0.905     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     I0       In      -         37.487      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     CO       Out     0.258     37.744      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CI       In      -         37.758      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CO       Out     0.126     37.884      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CI       In      -         37.898      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CO       Out     0.126     38.025      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CI       In      -         38.039      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CO       Out     0.126     38.165      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4                 Net          -        -       0.386     -           3         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      I3       In      -         38.551      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      O        Out     0.287     38.838      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       Net          -        -       1.371     -           4         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      I0       In      -         40.209      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      O        Out     0.449     40.658      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_i[5]                  Net          -        -       0.905     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     I0       In      -         41.563      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CO       Out     0.258     41.821      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4                 Net          -        -       0.386     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIT3CVR3     SB_LUT4      I3       In      -         42.207      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIT3CVR3     SB_LUT4      O        Out     0.316     42.522      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIT3CVR3     Net          -        -       1.371     -           9         
un114_pixel_1_0_3_.un116_pixel_7_am_x1[0]                              SB_LUT4      I3       In      -         43.893      -         
un114_pixel_1_0_3_.un116_pixel_7_am_x1[0]                              SB_LUT4      O        Out     0.316     44.209      -         
un116_pixel_7_am_x1[0]                                                 Net          -        -       1.371     -           1         
un114_pixel_1_0_3_.un116_pixel_7_am_ns[0]                              SB_LUT4      I2       In      -         45.580      -         
un114_pixel_1_0_3_.un116_pixel_7_am_ns[0]                              SB_LUT4      O        Out     0.351     45.930      -         
un116_pixel_7_am_ns[0]                                                 Net          -        -       1.371     -           2         
un114_pixel_1_0_3_.font\.un126_pixel_4_ns_x1                           SB_LUT4      I1       In      -         47.301      -         
un114_pixel_1_0_3_.font\.un126_pixel_4_ns_x1                           SB_LUT4      O        Out     0.379     47.680      -         
font\.un126_pixel_4_ns_x1                                              Net          -        -       1.371     -           1         
un114_pixel_1_0_3_.font\.un126_pixel_4_ns_ns                           SB_LUT4      I2       In      -         49.051      -         
un114_pixel_1_0_3_.font\.un126_pixel_4_ns_ns                           SB_LUT4      O        Out     0.351     49.402      -         
N_562                                                                  Net          -        -       1.371     -           1         
un114_pixel_1_0_3_.g0_1_1                                              SB_LUT4      I0       In      -         50.773      -         
un114_pixel_1_0_3_.g0_1_1                                              SB_LUT4      O        Out     0.449     51.221      -         
un114_pixel_1_0_3_.g0_1                                                Net          -        -       1.371     -           1         
un114_pixel_1_0_3_.g0                                                  SB_LUT4      I3       In      -         52.593      -         
un114_pixel_1_0_3_.g0                                                  SB_LUT4      O        Out     0.316     52.908      -         
un114_pixel_1_0_3_.font\.un126_pixel_7_ns_1                            Net          -        -       1.371     -           1         
Pixel_RNO_1                                                            SB_LUT4      I3       In      -         54.279      -         
Pixel_RNO_1                                                            SB_LUT4      O        Out     0.316     54.595      -         
m16_i_1                                                                Net          -        -       1.371     -           1         
Pixel_RNO                                                              SB_LUT4      I2       In      -         55.966      -         
Pixel_RNO                                                              SB_LUT4      O        Out     0.379     56.344      -         
Pixel_0                                                                Net          -        -       1.507     -           1         
Pixel                                                                  SB_DFF       D        In      -         57.851      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 57.957 is 17.292(29.8%) logic and 40.665(70.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      49.311
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.206

    - Propagation time:                      57.796
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -8.590

    Number of logic level(s):                64
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                               SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                               Net          -        -       0.834     -           12        
un5_visiblex_cry_0_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                   SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                   SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                     Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      O        Out     0.316     3.455       -         
CO3_0                                                                  Net          -        -       1.371     -           28        
un5_visiblex_cry_8_c_RNI1D62_1                                         SB_LUT4      I0       In      -         4.826       -         
un5_visiblex_cry_8_c_RNI1D62_1                                         SB_LUT4      O        Out     0.449     5.274       -         
un5_visiblex_cry_8_c_RNI1D62_1                                         Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     I0       In      -         6.180       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CO       Out     0.258     6.437       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CI       In      -         6.451       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     6.577       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4                           Net          -        -       0.386     -           3         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      I3       In      -         6.963       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      O        Out     0.287     7.251       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5_0               SB_LUT4      I0       In      -         8.622       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5_0               SB_LUT4      O        Out     0.449     9.070       -         
charx_if_generate_plus\.mult1_un26_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     I0       In      -         9.976       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CO       Out     0.258     10.233      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      I3       In      -         10.619      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      O        Out     0.316     10.935      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      I0       In      -         12.306      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      O        Out     0.449     12.754      -         
charx_if_generate_plus\.mult1_un33_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     I0       In      -         13.659      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     13.917      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CI       In      -         13.931      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     14.057      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CI       In      -         14.071      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     14.197      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      I3       In      -         14.583      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      O        Out     0.316     14.899      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      I0       In      -         16.270      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      O        Out     0.449     16.719      -         
charx_if_generate_plus\.mult1_un40_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     I0       In      -         17.624      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     17.881      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CI       In      -         17.895      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     18.021      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CI       In      -         18.035      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     18.162      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      I3       In      -         18.548      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      O        Out     0.316     18.863      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      I0       In      -         20.234      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      O        Out     0.449     20.683      -         
charx_if_generate_plus\.mult1_un47_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     I0       In      -         21.588      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     21.846      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CI       In      -         21.860      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     21.986      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CI       In      -         22.000      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     22.126      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      I3       In      -         22.512      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      O        Out     0.316     22.828      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      I0       In      -         24.198      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      O        Out     0.449     24.647      -         
charx_if_generate_plus\.mult1_un54_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     I0       In      -         25.552      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     25.810      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CI       In      -         25.824      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     25.950      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CI       In      -         25.964      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     26.090      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E                SB_LUT4      I3       In      -         26.476      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E                SB_LUT4      O        Out     0.316     26.792      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E_0              SB_LUT4      I0       In      -         28.163      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E_0              SB_LUT4      O        Out     0.449     28.612      -         
charx_if_generate_plus\.mult1_un61_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     I0       In      -         29.517      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     29.774      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CI       In      -         29.788      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     29.914      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CI       In      -         29.928      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     30.055      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIQQTFR                SB_LUT4      I3       In      -         30.441      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIQQTFR                SB_LUT4      O        Out     0.316     30.756      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIQQTFR                Net          -        -       1.371     -           5         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIQQTFR_0              SB_LUT4      I0       In      -         32.127      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNIQQTFR_0              SB_LUT4      O        Out     0.449     32.576      -         
charx_if_generate_plus\.mult1_un68_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un75_sum_cry_2_c                         SB_CARRY     I0       In      -         33.481      -         
charx_if_generate_plus\.mult1_un75_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     33.738      -         
charx_if_generate_plus\.mult1_un75_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un75_sum_cry_3_c                         SB_CARRY     CI       In      -         33.752      -         
charx_if_generate_plus\.mult1_un75_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     33.879      -         
charx_if_generate_plus\.mult1_un75_sum_cry_3                           Net          -        -       0.014     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c                         SB_CARRY     CI       In      -         33.893      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     34.019      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIV33EL1               SB_LUT4      I3       In      -         34.405      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIV33EL1               SB_LUT4      O        Out     0.316     34.720      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIV33EL1               Net          -        -       1.371     -           6         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      I2       In      -         36.091      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      O        Out     0.379     36.470      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           Net          -        -       0.905     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     I0       In      -         37.375      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     CO       Out     0.258     37.633      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CI       In      -         37.647      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CO       Out     0.126     37.773      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CI       In      -         37.787      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CO       Out     0.126     37.913      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CI       In      -         37.927      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CO       Out     0.126     38.053      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4                 Net          -        -       0.386     -           3         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      I3       In      -         38.439      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      O        Out     0.287     38.727      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       Net          -        -       1.371     -           4         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      I0       In      -         40.098      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      O        Out     0.449     40.547      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_i[5]                  Net          -        -       0.905     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     I0       In      -         41.452      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CO       Out     0.258     41.709      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4                 Net          -        -       0.386     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIT3CVR3     SB_LUT4      I3       In      -         42.095      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIT3CVR3     SB_LUT4      O        Out     0.316     42.411      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIT3CVR3     Net          -        -       1.371     -           9         
un114_pixel_1_0_3_.un116_pixel_7_am_x0[0]                              SB_LUT4      I3       In      -         43.782      -         
un114_pixel_1_0_3_.un116_pixel_7_am_x0[0]                              SB_LUT4      O        Out     0.316     44.097      -         
un116_pixel_7_am_x0[0]                                                 Net          -        -       1.371     -           1         
un114_pixel_1_0_3_.un116_pixel_7_am_ns[0]                              SB_LUT4      I1       In      -         45.468      -         
un114_pixel_1_0_3_.un116_pixel_7_am_ns[0]                              SB_LUT4      O        Out     0.379     45.847      -         
un116_pixel_7_am_ns[0]                                                 Net          -        -       1.371     -           2         
un114_pixel_1_0_3_.font\.un126_pixel_4_ns_x0                           SB_LUT4      I1       In      -         47.218      -         
un114_pixel_1_0_3_.font\.un126_pixel_4_ns_x0                           SB_LUT4      O        Out     0.379     47.597      -         
font\.un126_pixel_4_ns_x0                                              Net          -        -       1.371     -           1         
un114_pixel_1_0_3_.font\.un126_pixel_4_ns_ns                           SB_LUT4      I1       In      -         48.968      -         
un114_pixel_1_0_3_.font\.un126_pixel_4_ns_ns                           SB_LUT4      O        Out     0.379     49.346      -         
N_562                                                                  Net          -        -       1.371     -           1         
un114_pixel_1_0_3_.g0_1_1                                              SB_LUT4      I0       In      -         50.717      -         
un114_pixel_1_0_3_.g0_1_1                                              SB_LUT4      O        Out     0.449     51.166      -         
un114_pixel_1_0_3_.g0_1                                                Net          -        -       1.371     -           1         
un114_pixel_1_0_3_.g0                                                  SB_LUT4      I3       In      -         52.537      -         
un114_pixel_1_0_3_.g0                                                  SB_LUT4      O        Out     0.316     52.853      -         
un114_pixel_1_0_3_.font\.un126_pixel_7_ns_1                            Net          -        -       1.371     -           1         
Pixel_RNO_1                                                            SB_LUT4      I3       In      -         54.224      -         
Pixel_RNO_1                                                            SB_LUT4      O        Out     0.316     54.539      -         
m16_i_1                                                                Net          -        -       1.371     -           1         
Pixel_RNO                                                              SB_LUT4      I2       In      -         55.910      -         
Pixel_RNO                                                              SB_LUT4      O        Out     0.379     56.289      -         
Pixel_0                                                                Net          -        -       1.507     -           1         
Pixel                                                                  SB_DFF       D        In      -         57.796      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 57.901 is 17.250(29.8%) logic and 40.651(70.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: SimpleVGA|Clock12MHz
====================================



Starting Points with Worst Slack
********************************

                Starting                                                      Arrival           
Instance        Reference                Type         Pin     Net             Time        Slack 
                Clock                                                                           
------------------------------------------------------------------------------------------------
counter[1]      SimpleVGA|Clock12MHz     SB_DFF       Q       counter[1]      0.540       41.471
counter[2]      SimpleVGA|Clock12MHz     SB_DFF       Q       counter[2]      0.540       41.520
counter[3]      SimpleVGA|Clock12MHz     SB_DFF       Q       counter[3]      0.540       41.541
counter[0]      SimpleVGA|Clock12MHz     SB_DFF       Q       counter[0]      0.540       43.327
counter[4]      SimpleVGA|Clock12MHz     SB_DFF       Q       counter[4]      0.540       43.361
counter[5]      SimpleVGA|Clock12MHz     SB_DFF       Q       counter[5]      0.540       43.361
nCS1_1          SimpleVGA|Clock12MHz     SB_DFFSS     Q       nCS1_c          0.540       45.160
slaveselect     SimpleVGA|Clock12MHz     SB_DFF       Q       slaveselect     0.540       45.160
================================================================================================


Ending Points with Worst Slack
******************************

                Starting                                                        Required           
Instance        Reference                Type         Pin     Net               Time         Slack 
                Clock                                                                              
---------------------------------------------------------------------------------------------------
counter[0]      SimpleVGA|Clock12MHz     SB_DFF       D       counter           49.206       41.471
counter[1]      SimpleVGA|Clock12MHz     SB_DFF       D       counter_0         49.206       41.471
counter[2]      SimpleVGA|Clock12MHz     SB_DFF       D       counter_1         49.206       41.471
counter[3]      SimpleVGA|Clock12MHz     SB_DFF       D       counter_2         49.206       41.471
counter[4]      SimpleVGA|Clock12MHz     SB_DFF       D       counter_3         49.206       41.471
counter[5]      SimpleVGA|Clock12MHz     SB_DFF       D       counter_4         49.206       41.471
slaveselect     SimpleVGA|Clock12MHz     SB_DFF       D       slaveselect_1     49.206       41.471
nCS1_1          SimpleVGA|Clock12MHz     SB_DFFSS     D       nCS1_1            49.206       41.534
nCS1_1          SimpleVGA|Clock12MHz     SB_DFFSS     S       nCS1_0_sqmuxa     49.206       41.534
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      49.311
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         49.206

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 41.471

    Number of logic level(s):                3
    Starting point:                          counter[1] / Q
    Ending point:                            counter[0] / D
    The start point is clocked by            SimpleVGA|Clock12MHz [rising] on pin C
    The end   point is clocked by            SimpleVGA|Clock12MHz [rising] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                   Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
counter[1]             SB_DFF      Q        Out     0.540     0.540       -         
counter[1]             Net         -        -       1.599     -           3         
counter_RNIUDS9[1]     SB_LUT4     I0       In      -         2.139       -         
counter_RNIUDS9[1]     SB_LUT4     O        Out     0.449     2.588       -         
N_16_mux               Net         -        -       1.371     -           3         
counter_RNIVUOJ[0]     SB_LUT4     I0       In      -         3.959       -         
counter_RNIVUOJ[0]     SB_LUT4     O        Out     0.449     4.408       -         
N_12                   Net         -        -       1.371     -           8         
counter_RNO[0]         SB_LUT4     I0       In      -         5.779       -         
counter_RNO[0]         SB_LUT4     O        Out     0.449     6.227       -         
counter                Net         -        -       1.507     -           1         
counter[0]             SB_DFF      D        In      -         7.734       -         
====================================================================================
Total path delay (propagation time + setup) of 7.840 is 1.992(25.4%) logic and 5.848(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:17s; Memory used current: 87MB peak: 102MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             1 use
SB_CARRY        152 uses
SB_DFF          23 uses
SB_DFFE         16 uses
SB_DFFSS        1 use
SB_GB           1 use
SB_PLL40_CORE   1 use
VCC             1 use
SB_LUT4         506 uses

I/O ports: 9
I/O primitives: 8
SB_GB_IO       1 use
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   40 (3%)
Total load per clock:
   PLL|PLLOUTCORE_derived_clock: 1
   SimpleVGA|Clock12MHz: 1

Mapping Summary:
Total  LUTs: 506 (39%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 506 = 506 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:17s; Memory used current: 40MB peak: 102MB)

Process took 0h:00m:20s realtime, 0h:00m:17s cputime
# Wed Jun 24 15:45:24 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 44 seconds


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
convertSetIOOldFormat exit 0
convertSetIOOldFormat exit 0
convertSetIOOldFormat exit 0
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Warning: property PLLOUT_SELECT_PORTA doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Warning: property PLLOUT_SELECT_PORTB doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 2 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	506
    Number of DFFs      	:	40
    Number of Carrys    	:	152
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	10
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	7
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	18
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_523", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	525
    Number of DFFs      	:	40
    Number of Carrys    	:	152

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	31
        LUT, DFF and CARRY	:	9
    Combinational LogicCells
        Only LUT         	:	373
        CARRY Only       	:	31
        LUT with CARRY   	:	112
    LogicCells                  :	556/1280
    PLBs                        :	80/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	8/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 1.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 37.0 (sec)

Final Design Statistics
    Number of LUTs      	:	525
    Number of DFFs      	:	40
    Number of Carrys    	:	152
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	556/1280
    PLBs                        :	88/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	8/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: Clock50MHz.PLL_inst/PLLOUTCORE | Frequency: 23.48 MHz | Target: 84.92 MHz
Clock: Clock50MHz.PLL_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 84.92 MHz
Clock: SimpleVGA|Clock12MHz | Frequency: 219.78 MHz | Target: 20.28 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 41.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 1066
used logic cells: 556
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 1066
used logic cells: 556
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 1
I1202: Reading Architecture of device iCE40P01
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Read device time: 3
I1209: Started routing
I1223: Total Nets : 724 
I1212: Iteration  1 :    97 unrouted : 1 seconds
I1212: Iteration  2 :    24 unrouted : 1 seconds
I1212: Iteration  3 :    12 unrouted : 0 seconds
I1212: Iteration  4 :     6 unrouted : 0 seconds
I1212: Iteration  5 :     6 unrouted : 0 seconds
I1212: Iteration  6 :     6 unrouted : 0 seconds
I1212: Iteration  7 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 30 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "SCLK2_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "SCLK1_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 9 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 10 (sec)
bitmap succeed.
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@E: CD126 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":36:4:36:4|Expecting identifier
@E: CD557 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":37:10:37:10|Expecting entity name
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":260:12:260:15|ncs1 is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":261:13:261:17|sclk1 is not readable.  This may cause a simulation mismatch.
2 errors parsing file U:\SimpleVGA_iCEstick\SimpleVGA.vhdl
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 24 16:13:33 2015

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 24 16:13:33 2015

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 12 seconds"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":260:12:260:15|ncs1 is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":261:13:261:17|sclk1 is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Synthesizing work.simplevga.vga 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":149:34:149:54|Index value 0 to 11 could be out of prefix range 0 to 7 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":149:34:149:57|Index value 0 to 9 could be out of prefix range 0 to 7 
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":4:7:4:9|Synthesizing work.pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input extfeedback of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 0 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 1 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 2 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 3 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 4 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 5 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 6 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 7 of input dynamicdelay of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input latchinputvalue of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sdi of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sclk of instance PLL_inst is floating
Post processing for work.simplevga.vga
@N: CL134 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":82:11:82:17|Found RAM content, depth=16, width=8
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":97:8:97:9|Register bit Reset is always 1, optimizing ...
@W: FX105 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":207:8:207:9|Found combinational loop at SDATA2
@E: CL123 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":207:8:207:9|Logic for SDATA2_6 does not match a standard flip-flop
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 24 16:14:30 2015

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 24 16:14:30 2015

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 14 seconds"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":259:12:259:15|ncs1 is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":260:13:260:17|sclk1 is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Synthesizing work.simplevga.vga 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":149:34:149:54|Index value 0 to 11 could be out of prefix range 0 to 7 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":149:34:149:57|Index value 0 to 9 could be out of prefix range 0 to 7 
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":4:7:4:9|Synthesizing work.pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input extfeedback of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 0 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 1 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 2 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 3 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 4 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 5 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 6 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 7 of input dynamicdelay of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input latchinputvalue of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sdi of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sclk of instance PLL_inst is floating
Post processing for work.simplevga.vga
@N: CL134 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":82:11:82:17|Found RAM content, depth=16, width=8
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":97:8:97:9|Register bit Reset is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Register bit counter(31) is always 0, optimizing ...
@W: CL260 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Pruning register bit 31 of counter(31 downto 0)  
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Register bit counter(6) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Register bit counter(7) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Register bit counter(8) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Register bit counter(9) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Register bit counter(10) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Register bit counter(11) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Register bit counter(12) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Register bit counter(13) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Register bit counter(14) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Register bit counter(15) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Register bit counter(16) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Register bit counter(17) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Register bit counter(18) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Register bit counter(19) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Register bit counter(20) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Register bit counter(21) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Register bit counter(22) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Register bit counter(23) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Register bit counter(24) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Register bit counter(25) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Register bit counter(26) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Register bit counter(27) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Register bit counter(28) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Register bit counter(29) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Register bit counter(30) is always 0, optimizing ...
@W: CL279 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Pruning register bits 30 to 6 of counter(30 downto 0)  

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 38MB peak: 39MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 24 16:15:54 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 24 16:15:54 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 24 16:15:54 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 24 16:15:55 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 59MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 60MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)



@S |Clock Summary
****************

Start                            Requested     Requested     Clock                                   Clock                
Clock                            Frequency     Period        Type                                    Group                
--------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     8.6 MHz       116.259       derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             2.1 MHz       486.845       inferred                                Autoconstr_clkgroup_0
System                           1.0 MHz       1000.000      system                                  system_clkgroup      
==========================================================================================================================

@W: MT529 :"u:\simplevga_icestick\simplevga.vhdl":206:8:206:9|Found inferred clock SimpleVGA|Clock12MHz which controls 13 sequential elements including SDATA2. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 43MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 24 16:15:56 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":157:30:157:52|Generating a type div divider 
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":154:30:154:55|Generating a type div divider 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 76MB peak: 78MB)

@W: FX703 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Unable to map RAM instance content[0:3] to RAM for technology specified. 
@N: MF135 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Found RAM 'content[0:3]', 16 words by 4 bits 
RAM:content[0:3] took 64 registers resources during mapping
@N: MF237 :"u:\simplevga_icestick\ledboardfont.vhdl":158:13:158:20|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":155:30:155:57|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\ledboardfont.vhdl":131:47:131:65|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\ledboardfont.vhdl":158:33:158:40|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":158:30:158:54|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\ledboardfont.vhdl":132:47:132:66|Generating a type rem remainder 
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram15_[3] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram15_[1] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram14_[3] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram14_[1] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram13_[3] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram13_[2] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram12_[3] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram12_[2] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram11_[3] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram11_[2] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram11_[1] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram10_[3] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram10_[2] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram10_[1] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram9_[2] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram9_[1] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram8_[2] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram8_[1] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram7_[3] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram6_[3] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram5_[3] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram5_[1] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram4_[3] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram4_[1] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram3_[3] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram3_[2] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram2_[3] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram2_[2] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram1_[3] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram1_[2] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram1_[1] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram0_[3] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram0_[2] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram0_[1] is always 0, optimizing ...
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Removing sequential instance content_ram12_[1] in hierarchy view:work.SYNRAM16X4(decomp) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Removing sequential instance content_ram13_[1] in hierarchy view:work.SYNRAM16X4(decomp) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Removing sequential instance content_ram14_[2] in hierarchy view:work.SYNRAM16X4(decomp) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Removing sequential instance content_ram15_[2] in hierarchy view:work.SYNRAM16X4(decomp) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Removing sequential instance content_ram5_[2] in hierarchy view:work.SYNRAM16X4(decomp) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Removing sequential instance content_ram6_[1] in hierarchy view:work.SYNRAM16X4(decomp) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Removing sequential instance content_ram6_[2] in hierarchy view:work.SYNRAM16X4(decomp) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Removing sequential instance content_ram7_[1] in hierarchy view:work.SYNRAM16X4(decomp) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Removing sequential instance content_ram7_[2] in hierarchy view:work.SYNRAM16X4(decomp) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Removing sequential instance content_ram8_[3] in hierarchy view:work.SYNRAM16X4(decomp) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Removing sequential instance content_ram9_[3] in hierarchy view:work.SYNRAM16X4(decomp) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Removing sequential instance content_ram2_[1] in hierarchy view:work.SYNRAM16X4(decomp) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Removing sequential instance content_ram3_[1] in hierarchy view:work.SYNRAM16X4(decomp) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Removing sequential instance content_ram4_[2] in hierarchy view:work.SYNRAM16X4(decomp) because there are no references to its outputs 
RAM:content[0:3] took 80 registers resources during mapping

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)

RAM:content[0:3] took 96 registers resources during mapping

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 78MB peak: 79MB)

@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Removing sequential instance content_content_ram13_[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Removing sequential instance content_content_ram14_[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Removing sequential instance content_content_ram15_[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Removing sequential instance content_content_ram12_[0] in hierarchy view:work.SimpleVGA(vga) because there are no references to its outputs 

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 79MB peak: 79MB)

RAM:content[0:3] took 108 registers resources during mapping

Starting Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 79MB peak: 80MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 88MB peak: 88MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 87MB peak: 88MB)

RAM:content[0:3] took 120 registers resources during mapping

Finished preparing to map (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 87MB peak: 88MB)


Finished technology mapping (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 89MB peak: 93MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:13s		   -14.52ns		 412 /        45
   2		0h:00m:13s		   -13.12ns		 412 /        45
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:14s		   -11.72ns		 460 /        45
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:15s		   -11.72ns		 461 /        45
------------------------------------------------------------

@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":86:4:86:13|SB_GB inserted on the net PixelClock.
@N: FX1016 :"u:\simplevga_icestick\simplevga.vhdl":9:8:9:17|SB_GB_IO inserted on the port Clock12MHz.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:15s; Memory used current: 87MB peak: 93MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:15s; Memory used current: 87MB peak: 93MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 45 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------------
@K:CKID0001       Clock12MHz_ibuf_gb_io     SB_GB_IO               21         nCS1_1         
@K:CKID0002       Clock50MHz.PLL_inst       SB_PLL40_CORE          24         beamY[2]       
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:15s; Memory used current: 86MB peak: 93MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:16s; Memory used current: 86MB peak: 93MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:16s; Memory used current: 87MB peak: 93MB)


Start final timing analysis (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:17s; Memory used current: 86MB peak: 93MB)

@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 47.68ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock PLL|PLLOUTCORE_derived_clock with period 47.68ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jun 24 16:16:18 2015
#


Top view:               SimpleVGA
Requested Frequency:    21.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -8.414

                                 Requested     Estimated     Requested     Estimated                Clock                                   Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack      Type                                    Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     21.0 MHz      17.8 MHz      47.679        56.093        -8.414     derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             21.0 MHz      49.5 MHz      47.679        20.200        27.480     inferred                                Autoconstr_clkgroup_0
=================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
SimpleVGA|Clock12MHz          SimpleVGA|Clock12MHz          |  47.679      36.438  |  No paths    -      |  No paths    -      |  No paths    -    
SimpleVGA|Clock12MHz          PLL|PLLOUTCORE_derived_clock  |  47.679      27.480  |  No paths    -      |  No paths    -      |  No paths    -    
PLL|PLLOUTCORE_derived_clock  PLL|PLLOUTCORE_derived_clock  |  47.679      -8.414  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

             Starting                                                         Arrival           
Instance     Reference                        Type       Pin     Net          Time        Slack 
             Clock                                                                              
------------------------------------------------------------------------------------------------
beamX[0]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[0]     0.540       -8.414
beamX[1]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[1]     0.540       -8.274
beamX[2]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[2]     0.540       -8.134
beamX[3]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[3]     0.540       -7.993
beamX[4]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[4]     0.540       -7.853
beamX[5]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[5]     0.540       -7.713
beamX[6]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[6]     0.540       -7.573
beamX[9]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[9]     0.540       -7.547
beamX[7]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[7]     0.540       -7.433
beamX[8]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[8]     0.540       -7.292
================================================================================================


Ending Points with Worst Slack
******************************

              Starting                                                             Required           
Instance      Reference                        Type        Pin     Net             Time         Slack 
              Clock                                                                                   
------------------------------------------------------------------------------------------------------
Pixel         PLL|PLLOUTCORE_derived_clock     SB_DFF      D       Pixel_0         47.574       -8.414
beamY[0]      PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamY_2         47.574       38.335
beamX[4]      PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[4]      47.574       38.349
beamX[0]      PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[0]      47.574       38.356
beamY[1]      PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamY_1         47.574       38.356
beamX[10]     PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[10]     47.574       38.384
beamY[3]      PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[3]      47.574       39.903
beamY[4]      PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[4]      47.574       39.903
beamY[7]      PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[7]      47.574       39.903
beamY[9]      PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[9]      47.574       39.938
======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      47.679
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         47.574

    - Propagation time:                      55.988
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -8.414

    Number of logic level(s):                61
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                               SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                               Net          -        -       0.834     -           8         
un5_visiblex_cry_0_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                   SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                   SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                     Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      O        Out     0.316     3.455       -         
CO3_0                                                                  Net          -        -       1.371     -           27        
un5_visiblex_cry_8_c_RNI1D62_2                                         SB_LUT4      I0       In      -         4.826       -         
un5_visiblex_cry_8_c_RNI1D62_2                                         SB_LUT4      O        Out     0.449     5.274       -         
charx_if_generate_plus\.mult1_un26_sum_s_2_sf                          Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     I0       In      -         6.180       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     6.437       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CI       In      -         6.451       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     6.577       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CI       In      -         6.591       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     6.717       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4                           Net          -        -       0.386     -           3         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      I3       In      -         7.103       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      O        Out     0.287     7.391       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5_0               SB_LUT4      I0       In      -         8.762       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5_0               SB_LUT4      O        Out     0.449     9.211       -         
charx_if_generate_plus\.mult1_un26_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     I0       In      -         10.116      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CO       Out     0.258     10.373      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      I3       In      -         10.759      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      O        Out     0.316     11.075      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      I0       In      -         12.446      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      O        Out     0.449     12.895      -         
charx_if_generate_plus\.mult1_un33_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     I0       In      -         13.800      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     14.057      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CI       In      -         14.071      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     14.197      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CI       In      -         14.211      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     14.338      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      I3       In      -         14.724      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      O        Out     0.316     15.039      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      I0       In      -         16.410      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      O        Out     0.449     16.859      -         
charx_if_generate_plus\.mult1_un40_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     I0       In      -         17.764      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     18.021      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CI       In      -         18.035      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     18.162      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CI       In      -         18.176      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     18.302      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      I3       In      -         18.688      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      O        Out     0.316     19.003      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      I0       In      -         20.374      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      O        Out     0.449     20.823      -         
charx_if_generate_plus\.mult1_un47_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     I0       In      -         21.728      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     21.986      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CI       In      -         22.000      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     22.126      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CI       In      -         22.140      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     22.266      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      I3       In      -         22.652      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      O        Out     0.316     22.968      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                Net          -        -       1.371     -           5         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      I0       In      -         24.339      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      O        Out     0.449     24.788      -         
charx_if_generate_plus\.mult1_un54_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     I0       In      -         25.692      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     25.950      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CI       In      -         25.964      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     26.090      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CI       In      -         26.104      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     26.230      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E                SB_LUT4      I3       In      -         26.616      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E                SB_LUT4      O        Out     0.316     26.932      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E_0              SB_LUT4      I0       In      -         28.303      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E_0              SB_LUT4      O        Out     0.449     28.752      -         
charx_if_generate_plus\.mult1_un61_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     I0       In      -         29.657      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     29.914      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CI       In      -         29.928      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     30.055      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CI       In      -         30.069      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     30.195      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI6OJB11               SB_LUT4      I3       In      -         30.581      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI6OJB11               SB_LUT4      O        Out     0.316     30.896      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI6OJB11               Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c_RNILFKVQ1               SB_LUT4      I0       In      -         32.267      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c_RNILFKVQ1               SB_LUT4      O        Out     0.449     32.716      -         
charx_if_generate_plus\.mult1_un75_sum_axb_5                           Net          -        -       1.371     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIB1P9R1               SB_LUT4      I0       In      -         34.087      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIB1P9R1               SB_LUT4      O        Out     0.449     34.536      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIB1P9R1               Net          -        -       1.371     -           6         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      I2       In      -         35.907      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      O        Out     0.379     36.286      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           Net          -        -       0.905     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     I0       In      -         37.191      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     CO       Out     0.258     37.448      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CI       In      -         37.462      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CO       Out     0.126     37.588      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CI       In      -         37.602      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CO       Out     0.126     37.728      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CI       In      -         37.743      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CO       Out     0.126     37.869      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4                 Net          -        -       0.386     -           3         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      I3       In      -         38.255      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      O        Out     0.287     38.542      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       Net          -        -       1.371     -           4         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      I0       In      -         39.913      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      O        Out     0.449     40.362      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_i[5]                  Net          -        -       0.905     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     I0       In      -         41.267      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CO       Out     0.258     41.525      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4                 Net          -        -       0.386     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIR3Q6C3     SB_LUT4      I3       In      -         41.910      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIR3Q6C3     SB_LUT4      O        Out     0.316     42.226      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIR3Q6C3     Net          -        -       1.371     -           9         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNI27CM37     SB_LUT4      I2       In      -         43.597      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNI27CM37     SB_LUT4      O        Out     0.379     43.976      -         
g1_3_0_0                                                               Net          -        -       1.371     -           2         
Pixel_RNO_42                                                           SB_LUT4      I3       In      -         45.347      -         
Pixel_RNO_42                                                           SB_LUT4      O        Out     0.316     45.662      -         
N_2250_0_0                                                             Net          -        -       1.371     -           1         
Pixel_RNO_29                                                           SB_LUT4      I1       In      -         47.033      -         
Pixel_RNO_29                                                           SB_LUT4      O        Out     0.400     47.433      -         
N_1196_0_0                                                             Net          -        -       1.371     -           1         
Pixel_RNO_16                                                           SB_LUT4      I1       In      -         48.804      -         
Pixel_RNO_16                                                           SB_LUT4      O        Out     0.400     49.204      -         
font\.un126_pixel_3_rn_1_0                                             Net          -        -       1.371     -           1         
Pixel_RNO_5                                                            SB_LUT4      I3       In      -         50.575      -         
Pixel_RNO_5                                                            SB_LUT4      O        Out     0.316     50.890      -         
N_414_0_0_0                                                            Net          -        -       1.371     -           1         
Pixel_RNO_1                                                            SB_LUT4      I0       In      -         52.261      -         
Pixel_RNO_1                                                            SB_LUT4      O        Out     0.449     52.710      -         
font\.un126_pixel_m                                                    Net          -        -       1.371     -           1         
Pixel_RNO                                                              SB_LUT4      I1       In      -         54.081      -         
Pixel_RNO                                                              SB_LUT4      O        Out     0.400     54.481      -         
Pixel_0                                                                Net          -        -       1.507     -           1         
Pixel                                                                  SB_DFF       D        In      -         55.988      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 56.093 is 16.747(29.9%) logic and 39.346(70.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      47.679
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         47.574

    - Propagation time:                      55.848
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -8.274

    Number of logic level(s):                60
    Starting point:                          beamX[1] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamX[1]                                                               SB_DFF       Q        Out     0.540     0.540       -         
beamX[1]                                                               Net          -        -       0.834     -           6         
un5_visiblex_cry_1_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_1_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_1                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_2_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_2                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_3_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_3                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_4_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_4                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_5                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_6                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_7                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                   SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_8                                                     Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      I3       In      -         2.999       -         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      O        Out     0.316     3.314       -         
CO3_0                                                                  Net          -        -       1.371     -           27        
un5_visiblex_cry_8_c_RNI1D62_2                                         SB_LUT4      I0       In      -         4.686       -         
un5_visiblex_cry_8_c_RNI1D62_2                                         SB_LUT4      O        Out     0.449     5.134       -         
charx_if_generate_plus\.mult1_un26_sum_s_2_sf                          Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     I0       In      -         6.039       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     6.297       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CI       In      -         6.311       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     6.437       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CI       In      -         6.451       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     6.577       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4                           Net          -        -       0.386     -           3         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      I3       In      -         6.963       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      O        Out     0.287     7.251       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5_0               SB_LUT4      I0       In      -         8.622       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5_0               SB_LUT4      O        Out     0.449     9.070       -         
charx_if_generate_plus\.mult1_un26_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     I0       In      -         9.976       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CO       Out     0.258     10.233      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      I3       In      -         10.619      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      O        Out     0.316     10.935      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      I0       In      -         12.306      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      O        Out     0.449     12.754      -         
charx_if_generate_plus\.mult1_un33_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     I0       In      -         13.659      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     13.917      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CI       In      -         13.931      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     14.057      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CI       In      -         14.071      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     14.197      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      I3       In      -         14.583      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      O        Out     0.316     14.899      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      I0       In      -         16.270      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      O        Out     0.449     16.719      -         
charx_if_generate_plus\.mult1_un40_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     I0       In      -         17.624      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     17.881      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CI       In      -         17.895      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     18.021      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CI       In      -         18.035      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     18.162      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      I3       In      -         18.548      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      O        Out     0.316     18.863      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      I0       In      -         20.234      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      O        Out     0.449     20.683      -         
charx_if_generate_plus\.mult1_un47_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     I0       In      -         21.588      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     21.846      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CI       In      -         21.860      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     21.986      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CI       In      -         22.000      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     22.126      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      I3       In      -         22.512      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      O        Out     0.316     22.828      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                Net          -        -       1.371     -           5         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      I0       In      -         24.198      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      O        Out     0.449     24.647      -         
charx_if_generate_plus\.mult1_un54_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     I0       In      -         25.552      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     25.810      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CI       In      -         25.824      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     25.950      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CI       In      -         25.964      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     26.090      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E                SB_LUT4      I3       In      -         26.476      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E                SB_LUT4      O        Out     0.316     26.792      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E_0              SB_LUT4      I0       In      -         28.163      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E_0              SB_LUT4      O        Out     0.449     28.612      -         
charx_if_generate_plus\.mult1_un61_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     I0       In      -         29.517      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     29.774      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CI       In      -         29.788      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     29.914      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CI       In      -         29.928      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     30.055      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI6OJB11               SB_LUT4      I3       In      -         30.441      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI6OJB11               SB_LUT4      O        Out     0.316     30.756      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI6OJB11               Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c_RNILFKVQ1               SB_LUT4      I0       In      -         32.127      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c_RNILFKVQ1               SB_LUT4      O        Out     0.449     32.576      -         
charx_if_generate_plus\.mult1_un75_sum_axb_5                           Net          -        -       1.371     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIB1P9R1               SB_LUT4      I0       In      -         33.947      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIB1P9R1               SB_LUT4      O        Out     0.449     34.396      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIB1P9R1               Net          -        -       1.371     -           6         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      I2       In      -         35.767      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      O        Out     0.379     36.145      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           Net          -        -       0.905     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     I0       In      -         37.050      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     CO       Out     0.258     37.308      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CI       In      -         37.322      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CO       Out     0.126     37.448      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CI       In      -         37.462      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CO       Out     0.126     37.588      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CI       In      -         37.602      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CO       Out     0.126     37.728      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4                 Net          -        -       0.386     -           3         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      I3       In      -         38.115      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      O        Out     0.287     38.402      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       Net          -        -       1.371     -           4         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      I0       In      -         39.773      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      O        Out     0.449     40.222      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_i[5]                  Net          -        -       0.905     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     I0       In      -         41.127      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CO       Out     0.258     41.384      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4                 Net          -        -       0.386     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIR3Q6C3     SB_LUT4      I3       In      -         41.770      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIR3Q6C3     SB_LUT4      O        Out     0.316     42.086      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIR3Q6C3     Net          -        -       1.371     -           9         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNI27CM37     SB_LUT4      I2       In      -         43.457      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNI27CM37     SB_LUT4      O        Out     0.379     43.836      -         
g1_3_0_0                                                               Net          -        -       1.371     -           2         
Pixel_RNO_42                                                           SB_LUT4      I3       In      -         45.207      -         
Pixel_RNO_42                                                           SB_LUT4      O        Out     0.316     45.522      -         
N_2250_0_0                                                             Net          -        -       1.371     -           1         
Pixel_RNO_29                                                           SB_LUT4      I1       In      -         46.893      -         
Pixel_RNO_29                                                           SB_LUT4      O        Out     0.400     47.293      -         
N_1196_0_0                                                             Net          -        -       1.371     -           1         
Pixel_RNO_16                                                           SB_LUT4      I1       In      -         48.664      -         
Pixel_RNO_16                                                           SB_LUT4      O        Out     0.400     49.064      -         
font\.un126_pixel_3_rn_1_0                                             Net          -        -       1.371     -           1         
Pixel_RNO_5                                                            SB_LUT4      I3       In      -         50.435      -         
Pixel_RNO_5                                                            SB_LUT4      O        Out     0.316     50.750      -         
N_414_0_0_0                                                            Net          -        -       1.371     -           1         
Pixel_RNO_1                                                            SB_LUT4      I0       In      -         52.121      -         
Pixel_RNO_1                                                            SB_LUT4      O        Out     0.449     52.570      -         
font\.un126_pixel_m                                                    Net          -        -       1.371     -           1         
Pixel_RNO                                                              SB_LUT4      I1       In      -         53.941      -         
Pixel_RNO                                                              SB_LUT4      O        Out     0.400     54.341      -         
Pixel_0                                                                Net          -        -       1.507     -           1         
Pixel                                                                  SB_DFF       D        In      -         55.848      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 55.953 is 16.621(29.7%) logic and 39.332(70.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      47.679
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         47.574

    - Propagation time:                      55.848
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -8.274

    Number of logic level(s):                60
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                               SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                               Net          -        -       0.834     -           8         
un5_visiblex_cry_0_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                   SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                   SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                     Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      O        Out     0.316     3.455       -         
CO3_0                                                                  Net          -        -       1.371     -           27        
un5_visiblex_cry_8_c_RNI1D62_1                                         SB_LUT4      I0       In      -         4.826       -         
un5_visiblex_cry_8_c_RNI1D62_1                                         SB_LUT4      O        Out     0.449     5.274       -         
un5_visiblex_cry_8_c_RNI1D62_1                                         Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     I0       In      -         6.180       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CO       Out     0.258     6.437       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CI       In      -         6.451       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     6.577       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4                           Net          -        -       0.386     -           3         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      I3       In      -         6.963       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      O        Out     0.287     7.251       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5_0               SB_LUT4      I0       In      -         8.622       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5_0               SB_LUT4      O        Out     0.449     9.070       -         
charx_if_generate_plus\.mult1_un26_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     I0       In      -         9.976       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CO       Out     0.258     10.233      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      I3       In      -         10.619      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      O        Out     0.316     10.935      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      I0       In      -         12.306      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      O        Out     0.449     12.754      -         
charx_if_generate_plus\.mult1_un33_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     I0       In      -         13.659      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     13.917      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CI       In      -         13.931      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     14.057      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CI       In      -         14.071      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     14.197      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      I3       In      -         14.583      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      O        Out     0.316     14.899      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      I0       In      -         16.270      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      O        Out     0.449     16.719      -         
charx_if_generate_plus\.mult1_un40_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     I0       In      -         17.624      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     17.881      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CI       In      -         17.895      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     18.021      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CI       In      -         18.035      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     18.162      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      I3       In      -         18.548      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      O        Out     0.316     18.863      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      I0       In      -         20.234      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      O        Out     0.449     20.683      -         
charx_if_generate_plus\.mult1_un47_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     I0       In      -         21.588      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     21.846      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CI       In      -         21.860      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     21.986      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CI       In      -         22.000      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     22.126      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      I3       In      -         22.512      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      O        Out     0.316     22.828      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                Net          -        -       1.371     -           5         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      I0       In      -         24.198      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      O        Out     0.449     24.647      -         
charx_if_generate_plus\.mult1_un54_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     I0       In      -         25.552      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     25.810      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CI       In      -         25.824      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     25.950      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CI       In      -         25.964      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     26.090      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E                SB_LUT4      I3       In      -         26.476      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E                SB_LUT4      O        Out     0.316     26.792      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E_0              SB_LUT4      I0       In      -         28.163      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E_0              SB_LUT4      O        Out     0.449     28.612      -         
charx_if_generate_plus\.mult1_un61_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     I0       In      -         29.517      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     29.774      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CI       In      -         29.788      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     29.914      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CI       In      -         29.928      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     30.055      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI6OJB11               SB_LUT4      I3       In      -         30.441      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI6OJB11               SB_LUT4      O        Out     0.316     30.756      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI6OJB11               Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c_RNILFKVQ1               SB_LUT4      I0       In      -         32.127      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c_RNILFKVQ1               SB_LUT4      O        Out     0.449     32.576      -         
charx_if_generate_plus\.mult1_un75_sum_axb_5                           Net          -        -       1.371     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIB1P9R1               SB_LUT4      I0       In      -         33.947      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIB1P9R1               SB_LUT4      O        Out     0.449     34.396      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIB1P9R1               Net          -        -       1.371     -           6         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      I2       In      -         35.767      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      O        Out     0.379     36.145      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           Net          -        -       0.905     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     I0       In      -         37.050      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     CO       Out     0.258     37.308      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CI       In      -         37.322      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CO       Out     0.126     37.448      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CI       In      -         37.462      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CO       Out     0.126     37.588      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CI       In      -         37.602      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CO       Out     0.126     37.728      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4                 Net          -        -       0.386     -           3         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      I3       In      -         38.115      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      O        Out     0.287     38.402      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       Net          -        -       1.371     -           4         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      I0       In      -         39.773      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      O        Out     0.449     40.222      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_i[5]                  Net          -        -       0.905     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     I0       In      -         41.127      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CO       Out     0.258     41.384      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4                 Net          -        -       0.386     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIR3Q6C3     SB_LUT4      I3       In      -         41.770      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIR3Q6C3     SB_LUT4      O        Out     0.316     42.086      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIR3Q6C3     Net          -        -       1.371     -           9         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNI27CM37     SB_LUT4      I2       In      -         43.457      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNI27CM37     SB_LUT4      O        Out     0.379     43.836      -         
g1_3_0_0                                                               Net          -        -       1.371     -           2         
Pixel_RNO_42                                                           SB_LUT4      I3       In      -         45.207      -         
Pixel_RNO_42                                                           SB_LUT4      O        Out     0.316     45.522      -         
N_2250_0_0                                                             Net          -        -       1.371     -           1         
Pixel_RNO_29                                                           SB_LUT4      I1       In      -         46.893      -         
Pixel_RNO_29                                                           SB_LUT4      O        Out     0.400     47.293      -         
N_1196_0_0                                                             Net          -        -       1.371     -           1         
Pixel_RNO_16                                                           SB_LUT4      I1       In      -         48.664      -         
Pixel_RNO_16                                                           SB_LUT4      O        Out     0.400     49.064      -         
font\.un126_pixel_3_rn_1_0                                             Net          -        -       1.371     -           1         
Pixel_RNO_5                                                            SB_LUT4      I3       In      -         50.435      -         
Pixel_RNO_5                                                            SB_LUT4      O        Out     0.316     50.750      -         
N_414_0_0_0                                                            Net          -        -       1.371     -           1         
Pixel_RNO_1                                                            SB_LUT4      I0       In      -         52.121      -         
Pixel_RNO_1                                                            SB_LUT4      O        Out     0.449     52.570      -         
font\.un126_pixel_m                                                    Net          -        -       1.371     -           1         
Pixel_RNO                                                              SB_LUT4      I1       In      -         53.941      -         
Pixel_RNO                                                              SB_LUT4      O        Out     0.400     54.341      -         
Pixel_0                                                                Net          -        -       1.507     -           1         
Pixel                                                                  SB_DFF       D        In      -         55.848      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 55.953 is 16.621(29.7%) logic and 39.332(70.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      47.679
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         47.574

    - Propagation time:                      55.785
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -8.211

    Number of logic level(s):                60
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                               SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                               Net          -        -       0.834     -           8         
un5_visiblex_cry_0_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                   SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                   SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                     Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      O        Out     0.316     3.455       -         
CO3_0                                                                  Net          -        -       1.371     -           27        
un5_visiblex_cry_8_c_RNI1D62_2                                         SB_LUT4      I0       In      -         4.826       -         
un5_visiblex_cry_8_c_RNI1D62_2                                         SB_LUT4      O        Out     0.449     5.274       -         
charx_if_generate_plus\.mult1_un26_sum_s_2_sf                          Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     I0       In      -         6.180       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     6.437       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CI       In      -         6.451       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     6.577       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CI       In      -         6.591       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     6.717       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4                           Net          -        -       0.386     -           3         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      I3       In      -         7.103       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      O        Out     0.287     7.391       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5_0               SB_LUT4      I0       In      -         8.762       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5_0               SB_LUT4      O        Out     0.449     9.211       -         
charx_if_generate_plus\.mult1_un26_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     I0       In      -         10.116      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CO       Out     0.258     10.373      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      I3       In      -         10.759      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      O        Out     0.316     11.075      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      I0       In      -         12.446      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      O        Out     0.449     12.895      -         
charx_if_generate_plus\.mult1_un33_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     I0       In      -         13.800      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     14.057      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CI       In      -         14.071      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     14.197      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CI       In      -         14.211      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     14.338      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      I3       In      -         14.724      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      O        Out     0.316     15.039      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      I0       In      -         16.410      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      O        Out     0.449     16.859      -         
charx_if_generate_plus\.mult1_un40_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     I0       In      -         17.764      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     18.021      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CI       In      -         18.035      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     18.162      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CI       In      -         18.176      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     18.302      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      I3       In      -         18.688      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      O        Out     0.316     19.003      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      I0       In      -         20.374      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      O        Out     0.449     20.823      -         
charx_if_generate_plus\.mult1_un47_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     I0       In      -         21.728      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     21.986      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CI       In      -         22.000      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     22.126      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CI       In      -         22.140      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     22.266      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      I3       In      -         22.652      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      O        Out     0.316     22.968      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                Net          -        -       1.371     -           5         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      I0       In      -         24.339      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      O        Out     0.449     24.788      -         
charx_if_generate_plus\.mult1_un54_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     I0       In      -         25.692      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     25.950      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CI       In      -         25.964      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     26.090      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CI       In      -         26.104      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     26.230      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E                SB_LUT4      I3       In      -         26.616      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E                SB_LUT4      O        Out     0.316     26.932      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E_0              SB_LUT4      I0       In      -         28.303      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E_0              SB_LUT4      O        Out     0.449     28.752      -         
charx_if_generate_plus\.mult1_un61_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     I0       In      -         29.657      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     29.914      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CI       In      -         29.928      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     30.055      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CI       In      -         30.069      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     30.195      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI6OJB11               SB_LUT4      I3       In      -         30.581      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI6OJB11               SB_LUT4      O        Out     0.316     30.896      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI6OJB11               Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c_RNILFKVQ1               SB_LUT4      I0       In      -         32.267      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c_RNILFKVQ1               SB_LUT4      O        Out     0.449     32.716      -         
charx_if_generate_plus\.mult1_un75_sum_axb_5                           Net          -        -       1.371     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIB1P9R1               SB_LUT4      I0       In      -         34.087      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIB1P9R1               SB_LUT4      O        Out     0.449     34.536      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIB1P9R1               Net          -        -       1.371     -           6         
charx_if_generate_plus\.mult1_un75_sum_cry_2_c_RNIP2JNB3_0             SB_LUT4      I3       In      -         35.907      -         
charx_if_generate_plus\.mult1_un75_sum_cry_2_c_RNIP2JNB3_0             SB_LUT4      O        Out     0.316     36.222      -         
charx_i[24]                                                            Net          -        -       0.905     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     I0       In      -         37.127      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CO       Out     0.258     37.385      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CI       In      -         37.399      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CO       Out     0.126     37.525      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CI       In      -         37.539      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CO       Out     0.126     37.665      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4                 Net          -        -       0.386     -           3         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      I3       In      -         38.051      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      O        Out     0.287     38.339      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       Net          -        -       1.371     -           4         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      I0       In      -         39.710      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      O        Out     0.449     40.159      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_i[5]                  Net          -        -       0.905     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     I0       In      -         41.064      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CO       Out     0.258     41.321      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4                 Net          -        -       0.386     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIR3Q6C3     SB_LUT4      I3       In      -         41.707      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIR3Q6C3     SB_LUT4      O        Out     0.316     42.023      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIR3Q6C3     Net          -        -       1.371     -           9         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNI27CM37     SB_LUT4      I2       In      -         43.394      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNI27CM37     SB_LUT4      O        Out     0.379     43.773      -         
g1_3_0_0                                                               Net          -        -       1.371     -           2         
Pixel_RNO_42                                                           SB_LUT4      I3       In      -         45.144      -         
Pixel_RNO_42                                                           SB_LUT4      O        Out     0.316     45.459      -         
N_2250_0_0                                                             Net          -        -       1.371     -           1         
Pixel_RNO_29                                                           SB_LUT4      I1       In      -         46.830      -         
Pixel_RNO_29                                                           SB_LUT4      O        Out     0.400     47.230      -         
N_1196_0_0                                                             Net          -        -       1.371     -           1         
Pixel_RNO_16                                                           SB_LUT4      I1       In      -         48.601      -         
Pixel_RNO_16                                                           SB_LUT4      O        Out     0.400     49.001      -         
font\.un126_pixel_3_rn_1_0                                             Net          -        -       1.371     -           1         
Pixel_RNO_5                                                            SB_LUT4      I3       In      -         50.371      -         
Pixel_RNO_5                                                            SB_LUT4      O        Out     0.316     50.687      -         
N_414_0_0_0                                                            Net          -        -       1.371     -           1         
Pixel_RNO_1                                                            SB_LUT4      I0       In      -         52.058      -         
Pixel_RNO_1                                                            SB_LUT4      O        Out     0.449     52.507      -         
font\.un126_pixel_m                                                    Net          -        -       1.371     -           1         
Pixel_RNO                                                              SB_LUT4      I1       In      -         53.878      -         
Pixel_RNO                                                              SB_LUT4      O        Out     0.400     54.278      -         
Pixel_0                                                                Net          -        -       1.507     -           1         
Pixel                                                                  SB_DFF       D        In      -         55.785      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 55.890 is 16.558(29.6%) logic and 39.332(70.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      47.679
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         47.574

    - Propagation time:                      55.708
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -8.134

    Number of logic level(s):                59
    Starting point:                          beamX[2] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamX[2]                                                               SB_DFF       Q        Out     0.540     0.540       -         
beamX[2]                                                               Net          -        -       0.834     -           6         
un5_visiblex_cry_2_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_2_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_2                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_3_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_3                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_4_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_4                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_5                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_6                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_7                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_8                                                     Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      I3       In      -         2.859       -         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      O        Out     0.316     3.174       -         
CO3_0                                                                  Net          -        -       1.371     -           27        
un5_visiblex_cry_8_c_RNI1D62_2                                         SB_LUT4      I0       In      -         4.545       -         
un5_visiblex_cry_8_c_RNI1D62_2                                         SB_LUT4      O        Out     0.449     4.994       -         
charx_if_generate_plus\.mult1_un26_sum_s_2_sf                          Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     I0       In      -         5.899       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     6.157       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CI       In      -         6.171       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     6.297       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CI       In      -         6.311       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     6.437       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4                           Net          -        -       0.386     -           3         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      I3       In      -         6.823       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      O        Out     0.287     7.111       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5_0               SB_LUT4      I0       In      -         8.482       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5_0               SB_LUT4      O        Out     0.449     8.930       -         
charx_if_generate_plus\.mult1_un26_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     I0       In      -         9.835       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CO       Out     0.258     10.093      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      I3       In      -         10.479      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      O        Out     0.316     10.794      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      I0       In      -         12.165      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      O        Out     0.449     12.614      -         
charx_if_generate_plus\.mult1_un33_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     I0       In      -         13.519      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     13.777      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CI       In      -         13.791      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     13.917      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CI       In      -         13.931      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     14.057      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      I3       In      -         14.443      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      O        Out     0.316     14.759      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      I0       In      -         16.130      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      O        Out     0.449     16.578      -         
charx_if_generate_plus\.mult1_un40_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     I0       In      -         17.483      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     17.741      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CI       In      -         17.755      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     17.881      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CI       In      -         17.895      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     18.021      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      I3       In      -         18.407      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      O        Out     0.316     18.723      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      I0       In      -         20.094      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      O        Out     0.449     20.543      -         
charx_if_generate_plus\.mult1_un47_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     I0       In      -         21.448      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     21.705      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CI       In      -         21.719      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     21.846      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CI       In      -         21.860      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     21.986      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      I3       In      -         22.372      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      O        Out     0.316     22.687      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                Net          -        -       1.371     -           5         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      I0       In      -         24.058      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      O        Out     0.449     24.507      -         
charx_if_generate_plus\.mult1_un54_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     I0       In      -         25.412      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     25.670      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CI       In      -         25.684      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     25.810      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CI       In      -         25.824      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     25.950      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E                SB_LUT4      I3       In      -         26.336      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E                SB_LUT4      O        Out     0.316     26.652      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E_0              SB_LUT4      I0       In      -         28.023      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIJ6C4E_0              SB_LUT4      O        Out     0.449     28.471      -         
charx_if_generate_plus\.mult1_un61_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     I0       In      -         29.376      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     29.634      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CI       In      -         29.648      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     29.774      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CI       In      -         29.788      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     29.914      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI6OJB11               SB_LUT4      I3       In      -         30.300      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI6OJB11               SB_LUT4      O        Out     0.316     30.616      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNI6OJB11               Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c_RNILFKVQ1               SB_LUT4      I0       In      -         31.987      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c_RNILFKVQ1               SB_LUT4      O        Out     0.449     32.436      -         
charx_if_generate_plus\.mult1_un75_sum_axb_5                           Net          -        -       1.371     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIB1P9R1               SB_LUT4      I0       In      -         33.807      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIB1P9R1               SB_LUT4      O        Out     0.449     34.255      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNIB1P9R1               Net          -        -       1.371     -           6         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      I2       In      -         35.627      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      O        Out     0.379     36.005      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           Net          -        -       0.905     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     I0       In      -         36.910      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     CO       Out     0.258     37.168      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CI       In      -         37.182      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CO       Out     0.126     37.308      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CI       In      -         37.322      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CO       Out     0.126     37.448      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CI       In      -         37.462      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CO       Out     0.126     37.588      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4                 Net          -        -       0.386     -           3         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      I3       In      -         37.974      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      O        Out     0.287     38.262      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       Net          -        -       1.371     -           4         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      I0       In      -         39.633      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      O        Out     0.449     40.082      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_i[5]                  Net          -        -       0.905     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     I0       In      -         40.987      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CO       Out     0.258     41.244      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4                 Net          -        -       0.386     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIR3Q6C3     SB_LUT4      I3       In      -         41.630      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIR3Q6C3     SB_LUT4      O        Out     0.316     41.946      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIR3Q6C3     Net          -        -       1.371     -           9         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNI27CM37     SB_LUT4      I2       In      -         43.317      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNI27CM37     SB_LUT4      O        Out     0.379     43.695      -         
g1_3_0_0                                                               Net          -        -       1.371     -           2         
Pixel_RNO_42                                                           SB_LUT4      I3       In      -         45.066      -         
Pixel_RNO_42                                                           SB_LUT4      O        Out     0.316     45.382      -         
N_2250_0_0                                                             Net          -        -       1.371     -           1         
Pixel_RNO_29                                                           SB_LUT4      I1       In      -         46.753      -         
Pixel_RNO_29                                                           SB_LUT4      O        Out     0.400     47.153      -         
N_1196_0_0                                                             Net          -        -       1.371     -           1         
Pixel_RNO_16                                                           SB_LUT4      I1       In      -         48.524      -         
Pixel_RNO_16                                                           SB_LUT4      O        Out     0.400     48.923      -         
font\.un126_pixel_3_rn_1_0                                             Net          -        -       1.371     -           1         
Pixel_RNO_5                                                            SB_LUT4      I3       In      -         50.294      -         
Pixel_RNO_5                                                            SB_LUT4      O        Out     0.316     50.610      -         
N_414_0_0_0                                                            Net          -        -       1.371     -           1         
Pixel_RNO_1                                                            SB_LUT4      I0       In      -         51.981      -         
Pixel_RNO_1                                                            SB_LUT4      O        Out     0.449     52.430      -         
font\.un126_pixel_m                                                    Net          -        -       1.371     -           1         
Pixel_RNO                                                              SB_LUT4      I1       In      -         53.801      -         
Pixel_RNO                                                              SB_LUT4      O        Out     0.400     54.200      -         
Pixel_0                                                                Net          -        -       1.507     -           1         
Pixel                                                                  SB_DFF       D        In      -         55.708      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 55.813 is 16.495(29.6%) logic and 39.318(70.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: SimpleVGA|Clock12MHz
====================================



Starting Points with Worst Slack
********************************

                              Starting                                                        Arrival           
Instance                      Reference                Type       Pin     Net                 Time        Slack 
                              Clock                                                                             
----------------------------------------------------------------------------------------------------------------
content_content_ram1_[0]      SimpleVGA|Clock12MHz     SB_DFF     Q       content_ram1_0      0.540       27.480
content_content_ram5_[0]      SimpleVGA|Clock12MHz     SB_DFF     Q       content_ram5_0      0.540       27.501
content_content_ram2_[0]      SimpleVGA|Clock12MHz     SB_DFF     Q       content_ram2_0      0.540       27.529
content_content_ram3_[0]      SimpleVGA|Clock12MHz     SB_DFF     Q       content_ram3_0      0.540       27.550
content_content_ram6_[0]      SimpleVGA|Clock12MHz     SB_DFF     Q       content_ram6_0      0.540       27.550
content_content_ram0_[0]      SimpleVGA|Clock12MHz     SB_DFF     Q       content_ram0_0      0.540       27.578
content_content_ram4_[0]      SimpleVGA|Clock12MHz     SB_DFF     Q       content_ram4_0      0.540       27.599
content_content_ram7_[0]      SimpleVGA|Clock12MHz     SB_DFF     Q       content_ram7_0      0.540       27.613
content_content_ram9_[0]      SimpleVGA|Clock12MHz     SB_DFF     Q       content_ram9_0      0.540       29.236
content_content_ram11_[0]     SimpleVGA|Clock12MHz     SB_DFF     Q       content_ram11_0     0.540       29.257
================================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                               Required           
Instance                      Reference                Type       Pin     Net                        Time         Slack 
                              Clock                                                                                     
------------------------------------------------------------------------------------------------------------------------
Pixel                         SimpleVGA|Clock12MHz     SB_DFF     D       Pixel_0                    47.574       27.480
content_content_ram1_[0]      SimpleVGA|Clock12MHz     SB_DFF     D       content_content_ram1_      47.574       36.438
content_content_ram2_[0]      SimpleVGA|Clock12MHz     SB_DFF     D       content_content_ram2_      47.574       36.438
content_content_ram4_[0]      SimpleVGA|Clock12MHz     SB_DFF     D       content_content_ram4_      47.574       36.438
content_content_ram9_[0]      SimpleVGA|Clock12MHz     SB_DFF     D       content_content_ram9_      47.574       36.438
content_content_ram11_[0]     SimpleVGA|Clock12MHz     SB_DFF     D       content_content_ram11_     47.574       36.438
content_content_ram0_[0]      SimpleVGA|Clock12MHz     SB_DFF     D       content_content_ram0_      47.574       36.459
content_content_ram3_[0]      SimpleVGA|Clock12MHz     SB_DFF     D       content_content_ram3_      47.574       36.459
content_content_ram5_[0]      SimpleVGA|Clock12MHz     SB_DFF     D       content_content_ram5_      47.574       36.459
content_content_ram6_[0]      SimpleVGA|Clock12MHz     SB_DFF     D       content_content_ram6_      47.574       36.459
========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      47.679
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         47.574

    - Propagation time:                      20.094
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 27.480

    Number of logic level(s):                10
    Starting point:                          content_content_ram1_[0] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            SimpleVGA|Clock12MHz [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
content_content_ram1_[0]                 SB_DFF      Q        Out     0.540     0.540       -         
content_ram1_0                           Net         -        -       1.599     -           2         
content_content_ram1__RNI23DVJT[0]       SB_LUT4     I1       In      -         2.139       -         
content_content_ram1__RNI23DVJT[0]       SB_LUT4     O        Out     0.400     2.539       -         
content_content_ram1__RNI23DVJT[0]       Net         -        -       1.371     -           1         
content_content_ram1__RNIAGC5VH[0]       SB_LUT4     I0       In      -         3.910       -         
content_content_ram1__RNIAGC5VH[0]       SB_LUT4     O        Out     0.449     4.359       -         
content_N_14                             Net         -        -       1.371     -           1         
content_content_ram0__RNIIVR0362[0]      SB_LUT4     I0       In      -         5.729       -         
content_content_ram0__RNIIVR0362[0]      SB_LUT4     O        Out     0.449     6.178       -         
content_N_18                             Net         -        -       1.371     -           1         
content_content_ram11__RNIEULIM41[0]     SB_LUT4     I3       In      -         7.549       -         
content_content_ram11__RNIEULIM41[0]     SB_LUT4     O        Out     0.316     7.865       -         
N_321_i                                  Net         -        -       1.371     -           12        
Pixel_RNO_46                             SB_LUT4     I0       In      -         9.236       -         
Pixel_RNO_46                             SB_LUT4     O        Out     0.449     9.685       -         
N_397_0                                  Net         -        -       1.371     -           1         
Pixel_RNO_31                             SB_LUT4     I1       In      -         11.056      -         
Pixel_RNO_31                             SB_LUT4     O        Out     0.400     11.455      -         
N_2244_0                                 Net         -        -       1.371     -           1         
Pixel_RNO_17                             SB_LUT4     I1       In      -         12.826      -         
Pixel_RNO_17                             SB_LUT4     O        Out     0.400     13.226      -         
N_415_0                                  Net         -        -       1.371     -           1         
Pixel_RNO_6                              SB_LUT4     I0       In      -         14.597      -         
Pixel_RNO_6                              SB_LUT4     O        Out     0.449     15.046      -         
N_417                                    Net         -        -       1.371     -           1         
Pixel_RNO_1                              SB_LUT4     I1       In      -         16.417      -         
Pixel_RNO_1                              SB_LUT4     O        Out     0.400     16.817      -         
font\.un126_pixel_m                      Net         -        -       1.371     -           1         
Pixel_RNO                                SB_LUT4     I1       In      -         18.188      -         
Pixel_RNO                                SB_LUT4     O        Out     0.400     18.587      -         
Pixel_0                                  Net         -        -       1.507     -           1         
Pixel                                    SB_DFF      D        In      -         20.094      -         
======================================================================================================
Total path delay (propagation time + setup) of 20.199 is 4.754(23.5%) logic and 15.445(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:17s; Memory used current: 86MB peak: 93MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             1 use
SB_CARRY        158 uses
SB_DFF          36 uses
SB_DFFE         8 uses
SB_DFFSS        1 use
SB_GB           1 use
SB_PLL40_CORE   1 use
VCC             1 use
SB_LUT4         491 uses

I/O ports: 10
I/O primitives: 10
SB_GB_IO       1 use
SB_IO          9 uses

I/O Register bits:                  0
Register bits not including I/Os:   45 (3%)
Total load per clock:
   SimpleVGA|Clock12MHz: 1
   PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 491 (38%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 491 = 491 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:17s; Memory used current: 41MB peak: 93MB)

Process took 0h:00m:21s realtime, 0h:00m:17s cputime
# Wed Jun 24 16:16:18 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 44 seconds


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
convertSetIOOldFormat exit 0
convertSetIOOldFormat exit 0
convertSetIOOldFormat exit 0
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Warning: property PLLOUT_SELECT_PORTA doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Warning: property PLLOUT_SELECT_PORTB doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 2 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	491
    Number of DFFs      	:	45
    Number of Carrys    	:	158
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	8
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	9
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_499", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	501
    Number of DFFs      	:	45
    Number of Carrys    	:	158

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	30
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	345
        CARRY Only       	:	32
        LUT with CARRY   	:	111
    LogicCells                  :	533/1280
    PLBs                        :	78/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	10/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 1.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 28.9 (sec)

Final Design Statistics
    Number of LUTs      	:	501
    Number of DFFs      	:	45
    Number of Carrys    	:	158
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	533/1280
    PLBs                        :	93/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	10/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: Clock50MHz.PLL_inst/PLLOUTCORE | Frequency: 24.97 MHz | Target: 87.83 MHz
Clock: Clock50MHz.PLL_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 87.83 MHz
Clock: SimpleVGA|Clock12MHz | Frequency: 171.14 MHz | Target: 20.97 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 35.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 1079
used logic cells: 533
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 1079
used logic cells: 533
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Read device time: 4
I1209: Started routing
I1223: Total Nets : 693 
I1212: Iteration  1 :   158 unrouted : 1 seconds
I1212: Iteration  2 :    17 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 30 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "SCLK2_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "SCLK1_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 9 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 10 (sec)
bitmap succeed.
"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SimpleVGA_iCEstick_syn.prj" -log "SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.srr
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PLL.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":259:12:259:15|ncs1 is not readable.  This may cause a simulation mismatch.
@W: CD266 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":260:13:260:17|sclk1 is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@N: CD630 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Synthesizing work.simplevga.vga 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":149:34:149:54|Index value 0 to 11 could be out of prefix range 0 to 7 
@W: CD609 :"U:\SimpleVGA_iCEstick\LEDBoardFont.vhdl":149:34:149:57|Index value 0 to 9 could be out of prefix range 0 to 7 
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":4:7:4:9|Synthesizing work.pll.behavior 
@W: CD280 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"U:\SimpleVGA_iCEstick\PLL.vhd":14:10:14:22|Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pll.behavior
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input extfeedback of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 0 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 1 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 2 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 3 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 4 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 5 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 6 of input dynamicdelay of instance PLL_inst is floating
@W: CL245 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Bit 7 of input dynamicdelay of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input latchinputvalue of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sdi of instance PLL_inst is floating
@W: CL167 :"U:\SimpleVGA_iCEstick\PLL.vhd":55:0:55:7|Input sclk of instance PLL_inst is floating
Post processing for work.simplevga.vga
@N: CL134 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":82:11:82:17|Found RAM content, depth=13, width=8
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":97:8:97:9|Register bit Reset is always 1, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Register bit counter(31) is always 0, optimizing ...
@W: CL260 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Pruning register bit 31 of counter(31 downto 0)  
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Register bit counter(6) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Register bit counter(7) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Register bit counter(8) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Register bit counter(9) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Register bit counter(10) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Register bit counter(11) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Register bit counter(12) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Register bit counter(13) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Register bit counter(14) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Register bit counter(15) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Register bit counter(16) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Register bit counter(17) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Register bit counter(18) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Register bit counter(19) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Register bit counter(20) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Register bit counter(21) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Register bit counter(22) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Register bit counter(23) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Register bit counter(24) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Register bit counter(25) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Register bit counter(26) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Register bit counter(27) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Register bit counter(28) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Register bit counter(29) is always 0, optimizing ...
@W: CL189 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Register bit counter(30) is always 0, optimizing ...
@W: CL279 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":206:8:206:9|Pruning register bits 30 to 6 of counter(30 downto 0)  

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 38MB peak: 40MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 24 16:33:39 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 24 16:33:39 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 24 16:33:39 2015

###########################################################]
Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014
@N|Running in 32-bit mode
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level
@N: NF107 :"U:\SimpleVGA_iCEstick\SimpleVGA.vhdl":7:7:7:15|Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 37MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 24 16:33:41 2015

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@L: U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt 
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 59MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 59MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 60MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)



@S |Clock Summary
****************

Start                            Requested     Requested     Clock                                   Clock                
Clock                            Frequency     Period        Type                                    Group                
--------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     8.6 MHz       116.194       derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             2.1 MHz       486.576       inferred                                Autoconstr_clkgroup_0
System                           1.0 MHz       1000.000      system                                  system_clkgroup      
==========================================================================================================================

@W: MT529 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Found inferred clock SimpleVGA|Clock12MHz which controls 13 sequential elements including content[0:3]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 43MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 24 16:33:42 2015

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N: MF249 |Running in 32-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":157:30:157:52|Generating a type div divider 
@N: MF236 :"u:\simplevga_icestick\simplevga.vhdl":154:30:154:55|Generating a type div divider 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 76MB peak: 78MB)

@W: FX703 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Unable to map RAM instance content[0:3] to RAM for technology specified. 
@N: MF135 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Found RAM 'content[0:3]', 16 words by 4 bits 
RAM:content[0:3] took 52 registers resources during mapping
@N: MF237 :"u:\simplevga_icestick\ledboardfont.vhdl":158:13:158:20|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":155:30:155:57|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\ledboardfont.vhdl":131:47:131:65|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\ledboardfont.vhdl":158:33:158:40|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\simplevga.vhdl":158:30:158:54|Generating a type rem remainder 
@N: MF237 :"u:\simplevga_icestick\ledboardfont.vhdl":132:47:132:66|Generating a type rem remainder 
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram12_[3] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram12_[2] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram11_[3] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram11_[2] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram11_[1] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram10_[3] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram10_[2] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram10_[1] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram9_[2] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram9_[1] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram8_[2] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram8_[1] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram7_[3] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram6_[3] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram5_[3] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram5_[1] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram4_[3] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram4_[1] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram3_[3] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram3_[2] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram2_[3] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram2_[2] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram1_[3] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram1_[2] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram1_[1] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram0_[3] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram0_[2] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram0_[1] is always 0, optimizing ...
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Removing sequential instance content_ram6_[1] in hierarchy view:work.SYNRAM16X4(decomp) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Removing sequential instance content_ram6_[2] in hierarchy view:work.SYNRAM16X4(decomp) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Removing sequential instance content_ram7_[1] in hierarchy view:work.SYNRAM16X4(decomp) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Removing sequential instance content_ram7_[2] in hierarchy view:work.SYNRAM16X4(decomp) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Removing sequential instance content_ram8_[3] in hierarchy view:work.SYNRAM16X4(decomp) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Removing sequential instance content_ram9_[3] in hierarchy view:work.SYNRAM16X4(decomp) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Removing sequential instance content_ram12_[1] in hierarchy view:work.SYNRAM16X4(decomp) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Removing sequential instance content_ram2_[1] in hierarchy view:work.SYNRAM16X4(decomp) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Removing sequential instance content_ram3_[1] in hierarchy view:work.SYNRAM16X4(decomp) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Removing sequential instance content_ram4_[2] in hierarchy view:work.SYNRAM16X4(decomp) because there are no references to its outputs 
@N: BN362 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Removing sequential instance content_ram5_[2] in hierarchy view:work.SYNRAM16X4(decomp) because there are no references to its outputs 
RAM:content[0:3] took 65 registers resources during mapping

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 77MB peak: 78MB)

RAM:content[0:3] took 78 registers resources during mapping

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 77MB peak: 78MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 79MB peak: 80MB)

RAM:content[0:3] took 91 registers resources during mapping

Starting Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 80MB peak: 80MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 84MB peak: 86MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 83MB peak: 86MB)

RAM:content[0:3] took 104 registers resources during mapping

Finished preparing to map (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 83MB peak: 86MB)


Finished technology mapping (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 93MB peak: 95MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:09s		   -14.58ns		 380 /        46
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:11s		    -8.98ns		 447 /        46
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:11s		    -8.98ns		 447 /        46
------------------------------------------------------------

@N: FX1017 :"u:\simplevga_icestick\simplevga.vhdl":86:4:86:13|SB_GB inserted on the net PixelClock.
@N: FX1016 :"u:\simplevga_icestick\simplevga.vhdl":9:8:9:17|SB_GB_IO inserted on the port Clock12MHz.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 86MB peak: 95MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 87MB peak: 95MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 46 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

===================================== Non-Gated/Non-Generated Clocks =====================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance             
----------------------------------------------------------------------------------------------------------
@K:CKID0001       Clock12MHz_ibuf_gb_io     SB_GB_IO               22         content_content_ram8__e_0[0]
@K:CKID0002       Clock50MHz.PLL_inst       SB_PLL40_CORE          24         beamY[2]                    
==========================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 85MB peak: 95MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 85MB peak: 95MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:13s; Memory used current: 86MB peak: 95MB)


Start final timing analysis (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:13s; Memory used current: 85MB peak: 95MB)

@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 47.55ns. Please declare a user-defined clock on object "p:Clock12MHz"

Found clock PLL|PLLOUTCORE_derived_clock with period 47.55ns 


@S |##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jun 24 16:33:58 2015
#


Top view:               SimpleVGA
Requested Frequency:    21.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -8.392

                                 Requested     Estimated     Requested     Estimated                Clock                                   Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack      Type                                    Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     21.0 MHz      17.9 MHz      47.554        55.946        -8.392     derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             21.0 MHz      54.3 MHz      47.554        18.408        29.146     inferred                                Autoconstr_clkgroup_0
=================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
SimpleVGA|Clock12MHz          SimpleVGA|Clock12MHz          |  47.554      36.306  |  No paths    -      |  No paths    -      |  No paths    -    
SimpleVGA|Clock12MHz          PLL|PLLOUTCORE_derived_clock  |  47.554      29.146  |  No paths    -      |  No paths    -      |  No paths    -    
PLL|PLLOUTCORE_derived_clock  PLL|PLLOUTCORE_derived_clock  |  47.554      -8.392  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PLL|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

             Starting                                                         Arrival           
Instance     Reference                        Type       Pin     Net          Time        Slack 
             Clock                                                                              
------------------------------------------------------------------------------------------------
beamX[0]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[0]     0.540       -8.392
beamX[1]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[1]     0.540       -8.252
beamX[2]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[2]     0.540       -8.111
beamX[3]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[3]     0.540       -7.971
beamX[4]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[4]     0.540       -7.831
beamX[5]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[5]     0.540       -7.691
beamX[6]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[6]     0.540       -7.551
beamX[9]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[9]     0.540       -7.525
beamX[7]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[7]     0.540       -7.410
beamX[8]     PLL|PLLOUTCORE_derived_clock     SB_DFF     Q       beamX[8]     0.540       -7.270
================================================================================================


Ending Points with Worst Slack
******************************

              Starting                                                             Required           
Instance      Reference                        Type        Pin     Net             Time         Slack 
              Clock                                                                                   
------------------------------------------------------------------------------------------------------
Pixel         PLL|PLLOUTCORE_derived_clock     SB_DFF      D       Pixel_0         47.449       -8.392
beamY[3]      PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[3]      47.449       38.161
beamY[4]      PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[4]      47.449       38.161
beamY[7]      PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[7]      47.449       38.161
beamY[0]      PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamY_2         47.449       38.196
beamY[9]      PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[9]      47.449       38.196
beamX[4]      PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[4]      47.449       38.224
beamX[0]      PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[0]      47.449       38.231
beamY[1]      PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamY_1         47.449       38.231
beamX[10]     PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[10]     47.449       38.259
======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      47.554
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         47.449

    - Propagation time:                      55.841
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -8.392

    Number of logic level(s):                61
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                               SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                               Net          -        -       0.834     -           15        
un5_visiblex_cry_0_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                   SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                   SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                     Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      O        Out     0.316     3.455       -         
charx_if_generate_plus\.mult1_un26_sum_axb_3                           Net          -        -       1.371     -           11        
un5_visiblex_cry_8_c_RNI1D62_2                                         SB_LUT4      I0       In      -         4.826       -         
un5_visiblex_cry_8_c_RNI1D62_2                                         SB_LUT4      O        Out     0.449     5.274       -         
charx_if_generate_plus\.mult1_un26_sum_axb_3_i                         Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     I0       In      -         6.180       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     6.437       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CI       In      -         6.451       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     6.577       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CI       In      -         6.591       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     6.717       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4                           Net          -        -       0.386     -           3         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      I3       In      -         7.103       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      O        Out     0.287     7.391       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5_0               SB_LUT4      I0       In      -         8.762       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5_0               SB_LUT4      O        Out     0.449     9.211       -         
charx_if_generate_plus\.mult1_un26_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     I0       In      -         10.116      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CO       Out     0.258     10.373      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      I3       In      -         10.759      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      O        Out     0.316     11.075      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      I0       In      -         12.446      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      O        Out     0.449     12.895      -         
charx_if_generate_plus\.mult1_un33_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     I0       In      -         13.800      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     14.057      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CI       In      -         14.071      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     14.197      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CI       In      -         14.211      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     14.338      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      I3       In      -         14.724      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      O        Out     0.316     15.039      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      I0       In      -         16.410      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      O        Out     0.449     16.859      -         
charx_if_generate_plus\.mult1_un40_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     I0       In      -         17.764      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     18.021      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CI       In      -         18.035      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     18.162      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CI       In      -         18.176      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     18.302      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      I3       In      -         18.688      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      O        Out     0.316     19.003      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                Net          -        -       1.371     -           5         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      I0       In      -         20.374      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      O        Out     0.449     20.823      -         
charx_if_generate_plus\.mult1_un47_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     I0       In      -         21.728      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     21.986      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CI       In      -         22.000      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     22.126      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CI       In      -         22.140      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     22.266      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      I3       In      -         22.652      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      O        Out     0.316     22.968      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      I0       In      -         24.339      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      O        Out     0.449     24.788      -         
charx_if_generate_plus\.mult1_un54_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     I0       In      -         25.692      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     25.950      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CI       In      -         25.964      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     26.090      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CI       In      -         26.104      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     26.230      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG                SB_LUT4      I3       In      -         26.616      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG                SB_LUT4      O        Out     0.316     26.932      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG_0              SB_LUT4      I0       In      -         28.303      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG_0              SB_LUT4      O        Out     0.449     28.752      -         
charx_if_generate_plus\.mult1_un61_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     I0       In      -         29.657      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     29.914      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CI       In      -         29.928      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     30.055      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CI       In      -         30.069      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     30.195      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNITFFAU                SB_LUT4      I3       In      -         30.581      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNITFFAU                SB_LUT4      O        Out     0.316     30.896      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNITFFAU                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c_RNIFS1PQ1               SB_LUT4      I0       In      -         32.267      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c_RNIFS1PQ1               SB_LUT4      O        Out     0.449     32.716      -         
charx_if_generate_plus\.mult1_un75_sum_axb_5                           Net          -        -       1.371     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI5E63R1               SB_LUT4      I0       In      -         34.087      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI5E63R1               SB_LUT4      O        Out     0.449     34.536      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI5E63R1               Net          -        -       1.371     -           6         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      I2       In      -         35.907      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      O        Out     0.379     36.286      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           Net          -        -       0.905     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     I0       In      -         37.191      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     CO       Out     0.258     37.448      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CI       In      -         37.462      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CO       Out     0.126     37.588      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CI       In      -         37.602      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CO       Out     0.126     37.728      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CI       In      -         37.743      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CO       Out     0.126     37.869      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4                 Net          -        -       0.386     -           3         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      I3       In      -         38.255      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      O        Out     0.287     38.542      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       Net          -        -       1.371     -           4         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      I0       In      -         39.913      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      O        Out     0.449     40.362      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_i[5]                  Net          -        -       0.905     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     I0       In      -         41.267      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CO       Out     0.258     41.525      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4                 Net          -        -       0.386     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIFTKPB3     SB_LUT4      I3       In      -         41.910      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIFTKPB3     SB_LUT4      O        Out     0.316     42.226      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIFTKPB3     Net          -        -       1.371     -           13        
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNIAQ1S27     SB_LUT4      I2       In      -         43.597      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNIAQ1S27     SB_LUT4      O        Out     0.379     43.976      -         
g2_1                                                                   Net          -        -       1.371     -           2         
Pixel_RNO_74                                                           SB_LUT4      I2       In      -         45.347      -         
Pixel_RNO_74                                                           SB_LUT4      O        Out     0.379     45.725      -         
N_7                                                                    Net          -        -       1.371     -           1         
Pixel_RNO_58                                                           SB_LUT4      I0       In      -         47.096      -         
Pixel_RNO_58                                                           SB_LUT4      O        Out     0.449     47.545      -         
g1_1_0                                                                 Net          -        -       1.371     -           1         
Pixel_RNO_34                                                           SB_LUT4      I3       In      -         48.916      -         
Pixel_RNO_34                                                           SB_LUT4      O        Out     0.316     49.232      -         
g1_1                                                                   Net          -        -       1.371     -           1         
Pixel_RNO_12                                                           SB_LUT4      I2       In      -         50.603      -         
Pixel_RNO_12                                                           SB_LUT4      O        Out     0.351     50.953      -         
g0_5                                                                   Net          -        -       1.371     -           1         
Pixel_RNO_3                                                            SB_LUT4      I2       In      -         52.325      -         
Pixel_RNO_3                                                            SB_LUT4      O        Out     0.351     52.675      -         
g0_4                                                                   Net          -        -       1.371     -           1         
Pixel_RNO                                                              SB_LUT4      I3       In      -         54.046      -         
Pixel_RNO                                                              SB_LUT4      O        Out     0.287     54.334      -         
Pixel_0                                                                Net          -        -       1.507     -           1         
Pixel                                                                  SB_DFF       D        In      -         55.841      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 55.946 is 16.600(29.7%) logic and 39.346(70.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      47.554
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         47.449

    - Propagation time:                      55.700
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -8.252

    Number of logic level(s):                60
    Starting point:                          beamX[1] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamX[1]                                                               SB_DFF       Q        Out     0.540     0.540       -         
beamX[1]                                                               Net          -        -       0.834     -           6         
un5_visiblex_cry_1_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_1_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_1                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_2_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_2                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_3_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_3                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_4_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_4                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_5                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_6                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_7                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                   SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_8                                                     Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      I3       In      -         2.999       -         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      O        Out     0.316     3.314       -         
charx_if_generate_plus\.mult1_un26_sum_axb_3                           Net          -        -       1.371     -           11        
un5_visiblex_cry_8_c_RNI1D62_2                                         SB_LUT4      I0       In      -         4.686       -         
un5_visiblex_cry_8_c_RNI1D62_2                                         SB_LUT4      O        Out     0.449     5.134       -         
charx_if_generate_plus\.mult1_un26_sum_axb_3_i                         Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     I0       In      -         6.039       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     6.297       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CI       In      -         6.311       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     6.437       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CI       In      -         6.451       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     6.577       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4                           Net          -        -       0.386     -           3         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      I3       In      -         6.963       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      O        Out     0.287     7.251       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5_0               SB_LUT4      I0       In      -         8.622       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5_0               SB_LUT4      O        Out     0.449     9.070       -         
charx_if_generate_plus\.mult1_un26_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     I0       In      -         9.976       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CO       Out     0.258     10.233      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      I3       In      -         10.619      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      O        Out     0.316     10.935      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      I0       In      -         12.306      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      O        Out     0.449     12.754      -         
charx_if_generate_plus\.mult1_un33_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     I0       In      -         13.659      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     13.917      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CI       In      -         13.931      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     14.057      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CI       In      -         14.071      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     14.197      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      I3       In      -         14.583      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      O        Out     0.316     14.899      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      I0       In      -         16.270      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      O        Out     0.449     16.719      -         
charx_if_generate_plus\.mult1_un40_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     I0       In      -         17.624      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     17.881      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CI       In      -         17.895      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     18.021      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CI       In      -         18.035      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     18.162      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      I3       In      -         18.548      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      O        Out     0.316     18.863      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                Net          -        -       1.371     -           5         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      I0       In      -         20.234      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      O        Out     0.449     20.683      -         
charx_if_generate_plus\.mult1_un47_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     I0       In      -         21.588      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     21.846      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CI       In      -         21.860      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     21.986      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CI       In      -         22.000      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     22.126      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      I3       In      -         22.512      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      O        Out     0.316     22.828      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      I0       In      -         24.198      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      O        Out     0.449     24.647      -         
charx_if_generate_plus\.mult1_un54_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     I0       In      -         25.552      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     25.810      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CI       In      -         25.824      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     25.950      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CI       In      -         25.964      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     26.090      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG                SB_LUT4      I3       In      -         26.476      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG                SB_LUT4      O        Out     0.316     26.792      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG_0              SB_LUT4      I0       In      -         28.163      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG_0              SB_LUT4      O        Out     0.449     28.612      -         
charx_if_generate_plus\.mult1_un61_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     I0       In      -         29.517      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     29.774      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CI       In      -         29.788      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     29.914      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CI       In      -         29.928      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     30.055      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNITFFAU                SB_LUT4      I3       In      -         30.441      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNITFFAU                SB_LUT4      O        Out     0.316     30.756      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNITFFAU                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c_RNIFS1PQ1               SB_LUT4      I0       In      -         32.127      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c_RNIFS1PQ1               SB_LUT4      O        Out     0.449     32.576      -         
charx_if_generate_plus\.mult1_un75_sum_axb_5                           Net          -        -       1.371     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI5E63R1               SB_LUT4      I0       In      -         33.947      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI5E63R1               SB_LUT4      O        Out     0.449     34.396      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI5E63R1               Net          -        -       1.371     -           6         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      I2       In      -         35.767      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      O        Out     0.379     36.145      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           Net          -        -       0.905     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     I0       In      -         37.050      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     CO       Out     0.258     37.308      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CI       In      -         37.322      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CO       Out     0.126     37.448      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CI       In      -         37.462      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CO       Out     0.126     37.588      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CI       In      -         37.602      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CO       Out     0.126     37.728      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4                 Net          -        -       0.386     -           3         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      I3       In      -         38.115      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      O        Out     0.287     38.402      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       Net          -        -       1.371     -           4         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      I0       In      -         39.773      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      O        Out     0.449     40.222      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_i[5]                  Net          -        -       0.905     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     I0       In      -         41.127      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CO       Out     0.258     41.384      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4                 Net          -        -       0.386     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIFTKPB3     SB_LUT4      I3       In      -         41.770      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIFTKPB3     SB_LUT4      O        Out     0.316     42.086      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIFTKPB3     Net          -        -       1.371     -           13        
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNIAQ1S27     SB_LUT4      I2       In      -         43.457      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNIAQ1S27     SB_LUT4      O        Out     0.379     43.836      -         
g2_1                                                                   Net          -        -       1.371     -           2         
Pixel_RNO_74                                                           SB_LUT4      I2       In      -         45.207      -         
Pixel_RNO_74                                                           SB_LUT4      O        Out     0.379     45.585      -         
N_7                                                                    Net          -        -       1.371     -           1         
Pixel_RNO_58                                                           SB_LUT4      I0       In      -         46.956      -         
Pixel_RNO_58                                                           SB_LUT4      O        Out     0.449     47.405      -         
g1_1_0                                                                 Net          -        -       1.371     -           1         
Pixel_RNO_34                                                           SB_LUT4      I3       In      -         48.776      -         
Pixel_RNO_34                                                           SB_LUT4      O        Out     0.316     49.092      -         
g1_1                                                                   Net          -        -       1.371     -           1         
Pixel_RNO_12                                                           SB_LUT4      I2       In      -         50.463      -         
Pixel_RNO_12                                                           SB_LUT4      O        Out     0.351     50.813      -         
g0_5                                                                   Net          -        -       1.371     -           1         
Pixel_RNO_3                                                            SB_LUT4      I2       In      -         52.184      -         
Pixel_RNO_3                                                            SB_LUT4      O        Out     0.351     52.535      -         
g0_4                                                                   Net          -        -       1.371     -           1         
Pixel_RNO                                                              SB_LUT4      I3       In      -         53.906      -         
Pixel_RNO                                                              SB_LUT4      O        Out     0.287     54.193      -         
Pixel_0                                                                Net          -        -       1.507     -           1         
Pixel                                                                  SB_DFF       D        In      -         55.700      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 55.806 is 16.474(29.5%) logic and 39.332(70.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      47.554
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         47.449

    - Propagation time:                      55.700
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -8.252

    Number of logic level(s):                60
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                               SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                               Net          -        -       0.834     -           15        
un5_visiblex_cry_0_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                   SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                   SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                     Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      O        Out     0.316     3.455       -         
charx_if_generate_plus\.mult1_un26_sum_axb_3                           Net          -        -       1.371     -           11        
un5_visiblex_cry_8_c_RNI1D62_1                                         SB_LUT4      I0       In      -         4.826       -         
un5_visiblex_cry_8_c_RNI1D62_1                                         SB_LUT4      O        Out     0.449     5.274       -         
un5_visiblex_cry_8_c_RNI1D62_1                                         Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     I0       In      -         6.180       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CO       Out     0.258     6.437       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CI       In      -         6.451       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     6.577       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4                           Net          -        -       0.386     -           3         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      I3       In      -         6.963       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      O        Out     0.287     7.251       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5_0               SB_LUT4      I0       In      -         8.622       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5_0               SB_LUT4      O        Out     0.449     9.070       -         
charx_if_generate_plus\.mult1_un26_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     I0       In      -         9.976       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CO       Out     0.258     10.233      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      I3       In      -         10.619      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      O        Out     0.316     10.935      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      I0       In      -         12.306      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      O        Out     0.449     12.754      -         
charx_if_generate_plus\.mult1_un33_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     I0       In      -         13.659      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     13.917      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CI       In      -         13.931      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     14.057      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CI       In      -         14.071      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     14.197      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      I3       In      -         14.583      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      O        Out     0.316     14.899      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      I0       In      -         16.270      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      O        Out     0.449     16.719      -         
charx_if_generate_plus\.mult1_un40_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     I0       In      -         17.624      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     17.881      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CI       In      -         17.895      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     18.021      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CI       In      -         18.035      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     18.162      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      I3       In      -         18.548      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      O        Out     0.316     18.863      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                Net          -        -       1.371     -           5         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      I0       In      -         20.234      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      O        Out     0.449     20.683      -         
charx_if_generate_plus\.mult1_un47_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     I0       In      -         21.588      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     21.846      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CI       In      -         21.860      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     21.986      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CI       In      -         22.000      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     22.126      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      I3       In      -         22.512      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      O        Out     0.316     22.828      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      I0       In      -         24.198      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      O        Out     0.449     24.647      -         
charx_if_generate_plus\.mult1_un54_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     I0       In      -         25.552      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     25.810      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CI       In      -         25.824      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     25.950      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CI       In      -         25.964      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     26.090      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG                SB_LUT4      I3       In      -         26.476      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG                SB_LUT4      O        Out     0.316     26.792      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG_0              SB_LUT4      I0       In      -         28.163      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG_0              SB_LUT4      O        Out     0.449     28.612      -         
charx_if_generate_plus\.mult1_un61_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     I0       In      -         29.517      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     29.774      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CI       In      -         29.788      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     29.914      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CI       In      -         29.928      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     30.055      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNITFFAU                SB_LUT4      I3       In      -         30.441      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNITFFAU                SB_LUT4      O        Out     0.316     30.756      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNITFFAU                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c_RNIFS1PQ1               SB_LUT4      I0       In      -         32.127      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c_RNIFS1PQ1               SB_LUT4      O        Out     0.449     32.576      -         
charx_if_generate_plus\.mult1_un75_sum_axb_5                           Net          -        -       1.371     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI5E63R1               SB_LUT4      I0       In      -         33.947      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI5E63R1               SB_LUT4      O        Out     0.449     34.396      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI5E63R1               Net          -        -       1.371     -           6         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      I2       In      -         35.767      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      O        Out     0.379     36.145      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           Net          -        -       0.905     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     I0       In      -         37.050      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     CO       Out     0.258     37.308      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CI       In      -         37.322      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CO       Out     0.126     37.448      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CI       In      -         37.462      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CO       Out     0.126     37.588      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CI       In      -         37.602      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CO       Out     0.126     37.728      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4                 Net          -        -       0.386     -           3         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      I3       In      -         38.115      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      O        Out     0.287     38.402      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       Net          -        -       1.371     -           4         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      I0       In      -         39.773      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      O        Out     0.449     40.222      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_i[5]                  Net          -        -       0.905     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     I0       In      -         41.127      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CO       Out     0.258     41.384      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4                 Net          -        -       0.386     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIFTKPB3     SB_LUT4      I3       In      -         41.770      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIFTKPB3     SB_LUT4      O        Out     0.316     42.086      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIFTKPB3     Net          -        -       1.371     -           13        
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNIAQ1S27     SB_LUT4      I2       In      -         43.457      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNIAQ1S27     SB_LUT4      O        Out     0.379     43.836      -         
g2_1                                                                   Net          -        -       1.371     -           2         
Pixel_RNO_74                                                           SB_LUT4      I2       In      -         45.207      -         
Pixel_RNO_74                                                           SB_LUT4      O        Out     0.379     45.585      -         
N_7                                                                    Net          -        -       1.371     -           1         
Pixel_RNO_58                                                           SB_LUT4      I0       In      -         46.956      -         
Pixel_RNO_58                                                           SB_LUT4      O        Out     0.449     47.405      -         
g1_1_0                                                                 Net          -        -       1.371     -           1         
Pixel_RNO_34                                                           SB_LUT4      I3       In      -         48.776      -         
Pixel_RNO_34                                                           SB_LUT4      O        Out     0.316     49.092      -         
g1_1                                                                   Net          -        -       1.371     -           1         
Pixel_RNO_12                                                           SB_LUT4      I2       In      -         50.463      -         
Pixel_RNO_12                                                           SB_LUT4      O        Out     0.351     50.813      -         
g0_5                                                                   Net          -        -       1.371     -           1         
Pixel_RNO_3                                                            SB_LUT4      I2       In      -         52.184      -         
Pixel_RNO_3                                                            SB_LUT4      O        Out     0.351     52.535      -         
g0_4                                                                   Net          -        -       1.371     -           1         
Pixel_RNO                                                              SB_LUT4      I3       In      -         53.906      -         
Pixel_RNO                                                              SB_LUT4      O        Out     0.287     54.193      -         
Pixel_0                                                                Net          -        -       1.507     -           1         
Pixel                                                                  SB_DFF       D        In      -         55.700      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 55.806 is 16.474(29.5%) logic and 39.332(70.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      47.554
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         47.449

    - Propagation time:                      55.637
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -8.189

    Number of logic level(s):                60
    Starting point:                          beamX[0] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamX[0]                                                               SB_DFF       Q        Out     0.540     0.540       -         
beamX[0]                                                               Net          -        -       0.834     -           15        
un5_visiblex_cry_0_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_0_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_0                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_1_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_1_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_1                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_2_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_2_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_2                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_3_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_3                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_4_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_4                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_5                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_6                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                   SB_CARRY     CI       In      -         2.487       -         
un5_visiblex_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.613       -         
un5_visiblex_cry_7                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                   SB_CARRY     CI       In      -         2.627       -         
un5_visiblex_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.753       -         
un5_visiblex_cry_8                                                     Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      I3       In      -         3.139       -         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      O        Out     0.316     3.455       -         
charx_if_generate_plus\.mult1_un26_sum_axb_3                           Net          -        -       1.371     -           11        
un5_visiblex_cry_8_c_RNI1D62_2                                         SB_LUT4      I0       In      -         4.826       -         
un5_visiblex_cry_8_c_RNI1D62_2                                         SB_LUT4      O        Out     0.449     5.274       -         
charx_if_generate_plus\.mult1_un26_sum_axb_3_i                         Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     I0       In      -         6.180       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     6.437       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CI       In      -         6.451       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     6.577       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CI       In      -         6.591       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     6.717       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4                           Net          -        -       0.386     -           3         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      I3       In      -         7.103       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      O        Out     0.287     7.391       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5_0               SB_LUT4      I0       In      -         8.762       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5_0               SB_LUT4      O        Out     0.449     9.211       -         
charx_if_generate_plus\.mult1_un26_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     I0       In      -         10.116      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CO       Out     0.258     10.373      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      I3       In      -         10.759      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      O        Out     0.316     11.075      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      I0       In      -         12.446      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      O        Out     0.449     12.895      -         
charx_if_generate_plus\.mult1_un33_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     I0       In      -         13.800      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     14.057      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CI       In      -         14.071      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     14.197      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CI       In      -         14.211      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     14.338      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      I3       In      -         14.724      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      O        Out     0.316     15.039      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      I0       In      -         16.410      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      O        Out     0.449     16.859      -         
charx_if_generate_plus\.mult1_un40_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     I0       In      -         17.764      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     18.021      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CI       In      -         18.035      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     18.162      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CI       In      -         18.176      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     18.302      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      I3       In      -         18.688      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      O        Out     0.316     19.003      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                Net          -        -       1.371     -           5         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      I0       In      -         20.374      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      O        Out     0.449     20.823      -         
charx_if_generate_plus\.mult1_un47_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     I0       In      -         21.728      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     21.986      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CI       In      -         22.000      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     22.126      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CI       In      -         22.140      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     22.266      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      I3       In      -         22.652      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      O        Out     0.316     22.968      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      I0       In      -         24.339      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      O        Out     0.449     24.788      -         
charx_if_generate_plus\.mult1_un54_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     I0       In      -         25.692      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     25.950      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CI       In      -         25.964      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     26.090      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CI       In      -         26.104      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     26.230      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG                SB_LUT4      I3       In      -         26.616      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG                SB_LUT4      O        Out     0.316     26.932      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG_0              SB_LUT4      I0       In      -         28.303      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG_0              SB_LUT4      O        Out     0.449     28.752      -         
charx_if_generate_plus\.mult1_un61_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     I0       In      -         29.657      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     29.914      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CI       In      -         29.928      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     30.055      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CI       In      -         30.069      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     30.195      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNITFFAU                SB_LUT4      I3       In      -         30.581      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNITFFAU                SB_LUT4      O        Out     0.316     30.896      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNITFFAU                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c_RNIFS1PQ1               SB_LUT4      I0       In      -         32.267      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c_RNIFS1PQ1               SB_LUT4      O        Out     0.449     32.716      -         
charx_if_generate_plus\.mult1_un75_sum_axb_5                           Net          -        -       1.371     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI5E63R1               SB_LUT4      I0       In      -         34.087      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI5E63R1               SB_LUT4      O        Out     0.449     34.536      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI5E63R1               Net          -        -       1.371     -           6         
charx_if_generate_plus\.mult1_un75_sum_cry_2_c_RNIDSDAB3_0             SB_LUT4      I3       In      -         35.907      -         
charx_if_generate_plus\.mult1_un75_sum_cry_2_c_RNIDSDAB3_0             SB_LUT4      O        Out     0.316     36.222      -         
charx_i[24]                                                            Net          -        -       0.905     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     I0       In      -         37.127      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CO       Out     0.258     37.385      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CI       In      -         37.399      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CO       Out     0.126     37.525      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CI       In      -         37.539      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CO       Out     0.126     37.665      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4                 Net          -        -       0.386     -           3         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      I3       In      -         38.051      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      O        Out     0.287     38.339      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       Net          -        -       1.371     -           4         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      I0       In      -         39.710      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      O        Out     0.449     40.159      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_i[5]                  Net          -        -       0.905     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     I0       In      -         41.064      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CO       Out     0.258     41.321      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4                 Net          -        -       0.386     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIFTKPB3     SB_LUT4      I3       In      -         41.707      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIFTKPB3     SB_LUT4      O        Out     0.316     42.023      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIFTKPB3     Net          -        -       1.371     -           13        
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNIAQ1S27     SB_LUT4      I2       In      -         43.394      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNIAQ1S27     SB_LUT4      O        Out     0.379     43.773      -         
g2_1                                                                   Net          -        -       1.371     -           2         
Pixel_RNO_74                                                           SB_LUT4      I2       In      -         45.144      -         
Pixel_RNO_74                                                           SB_LUT4      O        Out     0.379     45.522      -         
N_7                                                                    Net          -        -       1.371     -           1         
Pixel_RNO_58                                                           SB_LUT4      I0       In      -         46.893      -         
Pixel_RNO_58                                                           SB_LUT4      O        Out     0.449     47.342      -         
g1_1_0                                                                 Net          -        -       1.371     -           1         
Pixel_RNO_34                                                           SB_LUT4      I3       In      -         48.713      -         
Pixel_RNO_34                                                           SB_LUT4      O        Out     0.316     49.029      -         
g1_1                                                                   Net          -        -       1.371     -           1         
Pixel_RNO_12                                                           SB_LUT4      I2       In      -         50.400      -         
Pixel_RNO_12                                                           SB_LUT4      O        Out     0.351     50.750      -         
g0_5                                                                   Net          -        -       1.371     -           1         
Pixel_RNO_3                                                            SB_LUT4      I2       In      -         52.121      -         
Pixel_RNO_3                                                            SB_LUT4      O        Out     0.351     52.472      -         
g0_4                                                                   Net          -        -       1.371     -           1         
Pixel_RNO                                                              SB_LUT4      I3       In      -         53.843      -         
Pixel_RNO                                                              SB_LUT4      O        Out     0.287     54.130      -         
Pixel_0                                                                Net          -        -       1.507     -           1         
Pixel                                                                  SB_DFF       D        In      -         55.637      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 55.743 is 16.411(29.4%) logic and 39.332(70.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      47.554
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         47.449

    - Propagation time:                      55.560
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -8.111

    Number of logic level(s):                59
    Starting point:                          beamX[2] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamX[2]                                                               SB_DFF       Q        Out     0.540     0.540       -         
beamX[2]                                                               Net          -        -       0.834     -           6         
un5_visiblex_cry_2_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visiblex_cry_2_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visiblex_cry_2                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_3_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visiblex_cry_3_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visiblex_cry_3                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_4_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visiblex_cry_4_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visiblex_cry_4                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_5_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visiblex_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visiblex_cry_5                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_6_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visiblex_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visiblex_cry_6                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_7_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visiblex_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visiblex_cry_7                                                     Net          -        -       0.014     -           2         
un5_visiblex_cry_8_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visiblex_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visiblex_cry_8                                                     Net          -        -       0.386     -           1         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      I3       In      -         2.859       -         
un5_visiblex_cry_8_c_RNI1D62                                           SB_LUT4      O        Out     0.316     3.174       -         
charx_if_generate_plus\.mult1_un26_sum_axb_3                           Net          -        -       1.371     -           11        
un5_visiblex_cry_8_c_RNI1D62_2                                         SB_LUT4      I0       In      -         4.545       -         
un5_visiblex_cry_8_c_RNI1D62_2                                         SB_LUT4      O        Out     0.449     4.994       -         
charx_if_generate_plus\.mult1_un26_sum_axb_3_i                         Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     I0       In      -         5.899       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     6.157       -         
charx_if_generate_plus\.mult1_un26_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CI       In      -         6.171       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     6.297       -         
charx_if_generate_plus\.mult1_un26_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CI       In      -         6.311       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     6.437       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4                           Net          -        -       0.386     -           3         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      I3       In      -         6.823       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 SB_LUT4      O        Out     0.287     7.111       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5_0               SB_LUT4      I0       In      -         8.482       -         
charx_if_generate_plus\.mult1_un26_sum_cry_4_c_RNIISU5_0               SB_LUT4      O        Out     0.449     8.930       -         
charx_if_generate_plus\.mult1_un26_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     I0       In      -         9.835       -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c                         SB_CARRY     CO       Out     0.258     10.093      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      I3       In      -         10.479      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 SB_LUT4      O        Out     0.316     10.794      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q                 Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      I0       In      -         12.165      -         
charx_if_generate_plus\.mult1_un33_sum_cry_4_c_RNIK99Q_0               SB_LUT4      O        Out     0.449     12.614      -         
charx_if_generate_plus\.mult1_un33_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     I0       In      -         13.519      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     13.777      -         
charx_if_generate_plus\.mult1_un40_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CI       In      -         13.791      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     13.917      -         
charx_if_generate_plus\.mult1_un40_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CI       In      -         13.931      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     14.057      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      I3       In      -         14.443      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                SB_LUT4      O        Out     0.316     14.759      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      I0       In      -         16.130      -         
charx_if_generate_plus\.mult1_un40_sum_cry_4_c_RNIKTTM1_0              SB_LUT4      O        Out     0.449     16.578      -         
charx_if_generate_plus\.mult1_un40_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     I0       In      -         17.483      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     17.741      -         
charx_if_generate_plus\.mult1_un47_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CI       In      -         17.755      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     17.881      -         
charx_if_generate_plus\.mult1_un47_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CI       In      -         17.895      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     18.021      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      I3       In      -         18.407      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                SB_LUT4      O        Out     0.316     18.723      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3                Net          -        -       1.371     -           5         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      I0       In      -         20.094      -         
charx_if_generate_plus\.mult1_un47_sum_cry_4_c_RNIQNMI3_0              SB_LUT4      O        Out     0.449     20.543      -         
charx_if_generate_plus\.mult1_un47_sum_i[5]                            Net          -        -       0.905     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     I0       In      -         21.448      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     21.705      -         
charx_if_generate_plus\.mult1_un54_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CI       In      -         21.719      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     21.846      -         
charx_if_generate_plus\.mult1_un54_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CI       In      -         21.860      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     21.986      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      I3       In      -         22.372      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                SB_LUT4      O        Out     0.316     22.687      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      I0       In      -         24.058      -         
charx_if_generate_plus\.mult1_un54_sum_cry_4_c_RNIJRIA7_0              SB_LUT4      O        Out     0.449     24.507      -         
charx_if_generate_plus\.mult1_un54_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     I0       In      -         25.412      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     25.670      -         
charx_if_generate_plus\.mult1_un61_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CI       In      -         25.684      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     25.810      -         
charx_if_generate_plus\.mult1_un61_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CI       In      -         25.824      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     25.950      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG                SB_LUT4      I3       In      -         26.336      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG                SB_LUT4      O        Out     0.316     26.652      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG_0              SB_LUT4      I0       In      -         28.023      -         
charx_if_generate_plus\.mult1_un61_sum_cry_4_c_RNIMRTUG_0              SB_LUT4      O        Out     0.449     28.471      -         
charx_if_generate_plus\.mult1_un61_sum_i[5]                            Net          -        -       0.905     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     I0       In      -         29.376      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2_c                         SB_CARRY     CO       Out     0.258     29.634      -         
charx_if_generate_plus\.mult1_un68_sum_cry_2                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CI       In      -         29.648      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c                         SB_CARRY     CO       Out     0.126     29.774      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3                           Net          -        -       0.014     -           2         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CI       In      -         29.788      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c                         SB_CARRY     CO       Out     0.126     29.914      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4                           Net          -        -       0.386     -           1         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNITFFAU                SB_LUT4      I3       In      -         30.300      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNITFFAU                SB_LUT4      O        Out     0.316     30.616      -         
charx_if_generate_plus\.mult1_un68_sum_cry_4_c_RNITFFAU                Net          -        -       1.371     -           4         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c_RNIFS1PQ1               SB_LUT4      I0       In      -         31.987      -         
charx_if_generate_plus\.mult1_un68_sum_cry_3_c_RNIFS1PQ1               SB_LUT4      O        Out     0.449     32.436      -         
charx_if_generate_plus\.mult1_un75_sum_axb_5                           Net          -        -       1.371     -           1         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI5E63R1               SB_LUT4      I0       In      -         33.807      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI5E63R1               SB_LUT4      O        Out     0.449     34.255      -         
charx_if_generate_plus\.mult1_un75_sum_cry_4_c_RNI5E63R1               Net          -        -       1.371     -           6         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      I2       In      -         35.627      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           SB_LUT4      O        Out     0.379     36.005      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c_RNO           Net          -        -       0.905     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     I0       In      -         36.910      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1_c               SB_CARRY     CO       Out     0.258     37.168      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_1                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CI       In      -         37.182      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2_c               SB_CARRY     CO       Out     0.126     37.308      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_2                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CI       In      -         37.322      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3_c               SB_CARRY     CO       Out     0.126     37.448      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_3                 Net          -        -       0.014     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CI       In      -         37.462      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c               SB_CARRY     CO       Out     0.126     37.588      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4                 Net          -        -       0.386     -           3         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      I3       In      -         37.974      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       SB_LUT4      O        Out     0.287     38.262      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_cry_4_c_RNIN803       Net          -        -       1.371     -           4         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      I0       In      -         39.633      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_inv           SB_LUT4      O        Out     0.449     40.082      -         
font\.un3_pixel_if_generate_plus\.mult1_un25_sum_i[5]                  Net          -        -       0.905     -           2         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     I0       In      -         40.987      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c               SB_CARRY     CO       Out     0.258     41.244      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4                 Net          -        -       0.386     -           1         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIFTKPB3     SB_LUT4      I3       In      -         41.630      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIFTKPB3     SB_LUT4      O        Out     0.316     41.946      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_4_c_RNIFTKPB3     Net          -        -       1.371     -           13        
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNIAQ1S27     SB_LUT4      I2       In      -         43.317      -         
font\.un3_pixel_if_generate_plus\.mult1_un32_sum_cry_1_c_RNIAQ1S27     SB_LUT4      O        Out     0.379     43.695      -         
g2_1                                                                   Net          -        -       1.371     -           2         
Pixel_RNO_74                                                           SB_LUT4      I2       In      -         45.066      -         
Pixel_RNO_74                                                           SB_LUT4      O        Out     0.379     45.445      -         
N_7                                                                    Net          -        -       1.371     -           1         
Pixel_RNO_58                                                           SB_LUT4      I0       In      -         46.816      -         
Pixel_RNO_58                                                           SB_LUT4      O        Out     0.449     47.265      -         
g1_1_0                                                                 Net          -        -       1.371     -           1         
Pixel_RNO_34                                                           SB_LUT4      I3       In      -         48.636      -         
Pixel_RNO_34                                                           SB_LUT4      O        Out     0.316     48.952      -         
g1_1                                                                   Net          -        -       1.371     -           1         
Pixel_RNO_12                                                           SB_LUT4      I2       In      -         50.322      -         
Pixel_RNO_12                                                           SB_LUT4      O        Out     0.351     50.673      -         
g0_5                                                                   Net          -        -       1.371     -           1         
Pixel_RNO_3                                                            SB_LUT4      I2       In      -         52.044      -         
Pixel_RNO_3                                                            SB_LUT4      O        Out     0.351     52.395      -         
g0_4                                                                   Net          -        -       1.371     -           1         
Pixel_RNO                                                              SB_LUT4      I3       In      -         53.766      -         
Pixel_RNO                                                              SB_LUT4      O        Out     0.287     54.053      -         
Pixel_0                                                                Net          -        -       1.507     -           1         
Pixel                                                                  SB_DFF       D        In      -         55.560      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 55.665 is 16.347(29.4%) logic and 39.318(70.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: SimpleVGA|Clock12MHz
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                         Arrival           
Instance                          Reference                Type        Pin     Net                 Time        Slack 
                                  Clock                                                                              
---------------------------------------------------------------------------------------------------------------------
content_content_ram3_[0]          SimpleVGA|Clock12MHz     SB_DFF      Q       content_ram3_0      0.540       29.146
content_content_ram1_[0]          SimpleVGA|Clock12MHz     SB_DFF      Q       content_ram1_0      0.540       29.195
content_content_ram8__e_0[0]      SimpleVGA|Clock12MHz     SB_DFFE     Q       content_ram8_0      0.540       29.209
content_content_ram11__e_0[0]     SimpleVGA|Clock12MHz     SB_DFFE     Q       content_ram11_0     0.540       29.209
content_content_ram2_[0]          SimpleVGA|Clock12MHz     SB_DFF      Q       content_ram2_0      0.540       29.258
content_content_ram9__e_0[0]      SimpleVGA|Clock12MHz     SB_DFFE     Q       content_ram9_0      0.540       29.258
content_content_ram12_[0]         SimpleVGA|Clock12MHz     SB_DFF      Q       content_ram12_0     0.540       29.272
content_content_ram10__e_0[0]     SimpleVGA|Clock12MHz     SB_DFFE     Q       content_ram10_0     0.540       29.321
content_content_ram7_[0]          SimpleVGA|Clock12MHz     SB_DFF      Q       content_ram7_0      0.540       30.847
content_content_ram5_[0]          SimpleVGA|Clock12MHz     SB_DFF      Q       content_ram5_0      0.540       30.896
=====================================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                               Required           
Instance                      Reference                Type       Pin     Net                        Time         Slack 
                              Clock                                                                                     
------------------------------------------------------------------------------------------------------------------------
Pixel                         SimpleVGA|Clock12MHz     SB_DFF     D       Pixel_0                    47.449       29.146
content_content_ram6_[0]      SimpleVGA|Clock12MHz     SB_DFF     D       content_content_ram6_      47.449       36.306
content_content_ram7_[0]      SimpleVGA|Clock12MHz     SB_DFF     D       content_content_ram7_      47.449       36.306
content_content_ram2_[0]      SimpleVGA|Clock12MHz     SB_DFF     D       content_content_ram2_      47.449       36.355
content_content_ram3_[0]      SimpleVGA|Clock12MHz     SB_DFF     D       content_content_ram3_      47.449       36.355
content_content_ram0_[0]      SimpleVGA|Clock12MHz     SB_DFF     D       content_content_ram0_      47.449       38.112
content_content_ram1_[0]      SimpleVGA|Clock12MHz     SB_DFF     D       content_content_ram1_      47.449       38.112
content_content_ram4_[0]      SimpleVGA|Clock12MHz     SB_DFF     D       content_content_ram4_      47.449       38.112
content_content_ram5_[0]      SimpleVGA|Clock12MHz     SB_DFF     D       content_content_ram5_      47.449       38.112
content_content_ram12_[0]     SimpleVGA|Clock12MHz     SB_DFF     D       content_content_ram12_     47.449       38.133
========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      47.554
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         47.449

    - Propagation time:                      18.303
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 29.146

    Number of logic level(s):                9
    Starting point:                          content_content_ram3_[0] / Q
    Ending point:                            Pixel / D
    The start point is clocked by            SimpleVGA|Clock12MHz [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
content_content_ram3_[0]                      SB_DFF      Q        Out     0.540     0.540       -         
content_ram3_0                                Net         -        -       1.599     -           3         
content_content_ram11__e_0_RNIQ1Q3O1_0[0]     SB_LUT4     I2       In      -         2.139       -         
content_content_ram11__e_0_RNIQ1Q3O1_0[0]     SB_LUT4     O        Out     0.379     2.518       -         
content_content_ram11__e_0_RNIQ1Q3O1_0[0]     Net         -        -       1.371     -           1         
content_content_ram7__RNI6B0NG3[0]            SB_LUT4     I1       In      -         3.889       -         
content_content_ram7__RNI6B0NG3[0]            SB_LUT4     O        Out     0.400     4.288       -         
content_content_ram7__RNI6B0NG3[0]            Net         -        -       1.371     -           1         
content_content_ram5__RNIKAVJ9F[0]            SB_LUT4     I0       In      -         5.659       -         
content_content_ram5__RNIKAVJ9F[0]            SB_LUT4     O        Out     0.449     6.108       -         
content_N_25                                  Net         -        -       1.371     -           2         
content_content_ram0__RNIAENOV03[0]           SB_LUT4     I0       In      -         7.479       -         
content_content_ram0__RNIAENOV03[0]           SB_LUT4     O        Out     0.449     7.928       -         
N_331_i                                       Net         -        -       1.371     -           14        
Pixel_RNO_44                                  SB_LUT4     I0       In      -         9.299       -         
Pixel_RNO_44                                  SB_LUT4     O        Out     0.449     9.748       -         
Pixel_RNO_44                                  Net         -        -       1.371     -           1         
Pixel_RNO_21                                  SB_LUT4     I1       In      -         11.119      -         
Pixel_RNO_21                                  SB_LUT4     O        Out     0.379     11.498      -         
N_10_0_0                                      Net         -        -       1.371     -           1         
Pixel_RNO_6                                   SB_LUT4     I0       In      -         12.868      -         
Pixel_RNO_6                                   SB_LUT4     O        Out     0.386     13.254      -         
g0_0                                          Net         -        -       1.371     -           1         
Pixel_RNO_0                                   SB_LUT4     I2       In      -         14.625      -         
Pixel_RNO_0                                   SB_LUT4     O        Out     0.351     14.976      -         
G_21_i_2                                      Net         -        -       1.371     -           1         
Pixel_RNO                                     SB_LUT4     I0       In      -         16.347      -         
Pixel_RNO                                     SB_LUT4     O        Out     0.449     16.796      -         
Pixel_0                                       Net         -        -       1.507     -           1         
Pixel                                         SB_DFF      D        In      -         18.303      -         
===========================================================================================================
Total path delay (propagation time + setup) of 18.408 is 4.334(23.5%) logic and 14.074(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:13s; Memory used current: 85MB peak: 95MB)

---------------------------------------
Resource Usage Report for SimpleVGA 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             1 use
SB_CARRY        148 uses
SB_DFF          33 uses
SB_DFFE         12 uses
SB_DFFSS        1 use
SB_GB           1 use
SB_PLL40_CORE   1 use
VCC             1 use
SB_LUT4         453 uses

I/O ports: 10
I/O primitives: 10
SB_GB_IO       1 use
SB_IO          9 uses

I/O Register bits:                  0
Register bits not including I/Os:   46 (3%)
Total load per clock:
   SimpleVGA|Clock12MHz: 1
   PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 453 (35%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 453 = 453 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:13s; Memory used current: 40MB peak: 95MB)

Process took 0h:00m:16s realtime, 0h:00m:13s cputime
# Wed Jun 24 16:33:58 2015

###########################################################]


Synthesis exit by 0.
Current Implementation SimpleVGA_iCEstick_Implmnt its sbt path: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 38 seconds


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf " "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist" "-pTQ144" "-yU:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:03

Parsing edif file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.edf...
Parsing constraint file: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/constraint/SimpleVGA_pcf_sbt.pcf ...
convertSetIOOldFormat exit 0
convertSetIOOldFormat exit 0
convertSetIOOldFormat exit 0
convertSetIOOldFormat exit 0
start to read sdc/scf file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
sdc_reader OK U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/SimpleVGA_iCEstick.scf
Warning: property PLLOUT_SELECT_PORTA doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Warning: property PLLOUT_SELECT_PORTB doesn't exist at instance Clock50MHz.PLL_inst. default value (GENCLK) is added.
Stored edif netlist at U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA...

write Timing Constraint to U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SimpleVGA

EDF Parser run-time: 2 (sec)
edif parser succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc"
starting placerrunning placerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --outdir U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:08:49

I2004: Option and Settings Summary
=============================================================
Device file          - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA
SDC file             - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer
Timing library       - C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA/BFPGA_DESIGN_ep
I2065: Reading device file : C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	453
    Number of DFFs      	:	46
    Number of Carrys    	:	148
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	9
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	14
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_Clock12MHz_c_g_THRU_LUT4_0_LC_466", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	468
    Number of DFFs      	:	46
    Number of Carrys    	:	148

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	28
        LUT, DFF and CARRY	:	18
    Combinational LogicCells
        Only LUT         	:	325
        CARRY Only       	:	33
        LUT with CARRY   	:	97
    LogicCells                  :	501/1280
    PLBs                        :	75/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	10/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 1.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 30.4 (sec)

Final Design Statistics
    Number of LUTs      	:	468
    Number of DFFs      	:	46
    Number of Carrys    	:	148
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	501/1280
    PLBs                        :	91/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	10/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: Clock50MHz.PLL_inst/PLLOUTCORE | Frequency: 23.09 MHz | Target: 88.07 MHz
Clock: Clock50MHz.PLL_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 88.07 MHz
Clock: SimpleVGA|Clock12MHz | Frequency: 157.80 MHz | Target: 21.03 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 35.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 1107
used logic cells: 501
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\packer.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer" --translator "C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc" --dst_sdc_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:01:38

Begin Packing...
initializing finish
Total HPWL cost is 1107
used logic cells: 501
Translating sdc file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc...
Translated sdc file is U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --outdir "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router" --sdf_file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc --outdir U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\router --sdf_file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:05:11

I1203: Reading Design SimpleVGA
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Read device time: 3
I1209: Started routing
I1223: Total Nets : 649 
I1212: Iteration  1 :   143 unrouted : 1 seconds
I1212: Iteration  2 :    16 unrouted : 1 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design SimpleVGA
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v" --vhdl "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd" --lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --view rt --device "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc" --out-sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:16:11

Generating Verilog & VHDL netlist files ...
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.v
Writing U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt/sbt/outputs/simulation_netlist\SimpleVGA_sbt.vhd
Netlister succeeded.

Netlister run-time: 27 (sec)
netlist succeed.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --lib-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc" --sdf-file "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf" --report-file "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt" --device-file "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA --lib-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ice40HX1K.lib --sdc-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\netlister\SimpleVGA_sbt.sdc --sdf-file U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\simulation_netlist\SimpleVGA_sbt.sdf --report-file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\sbt\outputs\timer\SimpleVGA_timing.rpt --device-file C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:04:22

Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at Clock50MHz.PLL_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "SCLK2_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "SCLK1_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 8 seconds
timer succeed.
timer succeeded.


"C:/Program Files/iCEcube2.2014.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev" --design "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA" --device_name iCE40HX1K --package TQ144 --outdir "U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.12.27052
Build Date:     Dec  8 2014 15:15:55

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 9 (sec)
bitmap succeed.
