$date
	Tue Oct  7 15:13:39 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module regN_TB $end
$var wire 8 ! A [7:0] $end
$var reg 8 " I [7:0] $end
$var reg 1 # clk $end
$scope module uut $end
$var wire 8 $ I [7:0] $end
$var wire 1 # clk $end
$var wire 8 % A [7:0] $end
$scope begin register_bits[0] $end
$scope module d1 $end
$var wire 1 # Clock $end
$var wire 1 & D $end
$var reg 1 ' Q $end
$upscope $end
$upscope $end
$scope begin register_bits[1] $end
$scope module d1 $end
$var wire 1 # Clock $end
$var wire 1 ( D $end
$var reg 1 ) Q $end
$upscope $end
$upscope $end
$scope begin register_bits[2] $end
$scope module d1 $end
$var wire 1 # Clock $end
$var wire 1 * D $end
$var reg 1 + Q $end
$upscope $end
$upscope $end
$scope begin register_bits[3] $end
$scope module d1 $end
$var wire 1 # Clock $end
$var wire 1 , D $end
$var reg 1 - Q $end
$upscope $end
$upscope $end
$scope begin register_bits[4] $end
$scope module d1 $end
$var wire 1 # Clock $end
$var wire 1 . D $end
$var reg 1 / Q $end
$upscope $end
$upscope $end
$scope begin register_bits[5] $end
$scope module d1 $end
$var wire 1 # Clock $end
$var wire 1 0 D $end
$var reg 1 1 Q $end
$upscope $end
$upscope $end
$scope begin register_bits[6] $end
$scope module d1 $end
$var wire 1 # Clock $end
$var wire 1 2 D $end
$var reg 1 3 Q $end
$upscope $end
$upscope $end
$scope begin register_bits[7] $end
$scope module d1 $end
$var wire 1 # Clock $end
$var wire 1 4 D $end
$var reg 1 5 Q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x5
14
x3
02
x1
10
x/
0.
x-
1,
x+
0*
x)
1(
x'
0&
bx %
b10101010 $
0#
b10101010 "
bx !
$end
#10
0'
1)
0+
1-
0/
11
03
b10101010 !
b10101010 %
15
1#
#20
0(
0,
1.
12
0#
b11110000 "
b11110000 $
#30
13
1/
0-
b11110000 !
b11110000 %
0)
1#
#40
1&
1(
1*
1,
0.
00
02
04
0#
b1111 "
b1111 $
#50
1'
1)
1+
1-
0/
01
03
b1111 !
b1111 %
05
1#
#60
0(
0,
1.
12
0#
b1010101 "
b1010101 $
#70
13
1/
0-
b1010101 !
b1010101 %
0)
1#
#80
0#
#90
1#
#100
0#
#110
1#
#120
0#
#130
1#
