`timescale 1ps / 1 ps
module module_0 (
    input logic id_1,
    input id_2,
    input logic id_3,
    input [id_2 : id_2] id_4,
    input logic [id_3 : id_1] id_5
);
  always @(posedge id_2 or posedge id_5)
    if (id_4) begin
      id_3 = id_1;
      if ((id_4)) SystemTFIdentifier(1);
    end
  id_6 id_7 (
      .id_8(id_8),
      .id_9(id_8#(.id_9(id_9)))
  );
  id_10 id_11 (
      .id_12(id_8),
      .id_9 (1)
  );
endmodule
