// Seed: 1677786906
module module_0 ();
  specify
    (id_1 => id_2) = 1;
  endspecify
  always @(*) id_2 <= -1;
  initial
    #1 begin : LABEL_0
      if (1) begin : LABEL_1
        if (1) begin : LABEL_2
          id_2 <= -1;
        end
      end
    end
  assign id_1 = 1;
endmodule
module module_0 #(
    parameter id_8 = 32'd23
) (
    input tri0 id_0,
    output wire id_1,
    input supply1 module_1,
    input wand id_3,
    input wor id_4,
    input tri id_5,
    output supply0 id_6,
    input tri id_7,
    input tri0 _id_8
);
  wire id_10;
  logic [-1 'b0 : id_8] id_11;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_1 = 1;
endmodule
