{
  "creator": "Yosys 0.36 (git sha1 8f07a0d8404, clang 14.0.0-1ubuntu1.1 -fPIC -Os)",
  "modules": {
    "lut6x2": {
      "attributes": {
        "STRUCTURAL_NETLIST": "yes",
        "ECO_CHECKSUM": "6c9f3371",
        "hdlname": "\\lut6x2",
        "top": "00000000000000000000000000000001",
        "src": "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:18.1-85.10"
      },
      "ports": {
        "a1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "a2": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "a3": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "b1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "b2": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "q1": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "q2": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
        "LUT6_2_inst.LUT5": {
          "hide_name": 0,
          "type": "LUT5",
          "parameters": {
            "INIT": "00000000111111111111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:53.5-61.22|/mnt/c/Users/canpi/Documents/repositories/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_7.v:20.30-26.14"
          },
          "connections": {
            "I0": [ 9 ],
            "I1": [ 10 ],
            "I2": [ 11 ],
            "I3": [ 12 ],
            "I4": [ 13 ],
            "O": [ 14 ]
          }
        },
        "LUT6_2_inst.LUT6": {
          "hide_name": 0,
          "type": "LUT6",
          "parameters": {
            "INIT": "0110100101101001011010010110100100000000111111111111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:53.5-61.22|/mnt/c/Users/canpi/Documents/repositories/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_7.v:12.24-19.14"
          },
          "connections": {
            "I0": [ 9 ],
            "I1": [ 10 ],
            "I2": [ 11 ],
            "I3": [ 12 ],
            "I4": [ 13 ],
            "I5": [ 15 ],
            "O": [ 16 ]
          }
        },
        "VCC": {
          "hide_name": 0,
          "type": "VCC",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:62.7-63.24"
          },
          "connections": {
            "P": [ 15 ]
          }
        },
        "a1_IBUF_inst": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:64.8-66.21"
          },
          "connections": {
            "I": [ 2 ],
            "O": [ 9 ]
          }
        },
        "a2_IBUF_inst": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:67.8-69.21"
          },
          "connections": {
            "I": [ 3 ],
            "O": [ 10 ]
          }
        },
        "a3_IBUF_inst": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:70.8-72.21"
          },
          "connections": {
            "I": [ 4 ],
            "O": [ 11 ]
          }
        },
        "b1_IBUF_inst": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:73.8-75.21"
          },
          "connections": {
            "I": [ 5 ],
            "O": [ 12 ]
          }
        },
        "b2_IBUF_inst": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:76.8-78.21"
          },
          "connections": {
            "I": [ 6 ],
            "O": [ 13 ]
          }
        },
        "q1_OBUF_inst": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:79.8-81.16"
          },
          "connections": {
            "I": [ 14 ],
            "O": [ 7 ]
          }
        },
        "q2_OBUF_inst": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:82.8-84.16"
          },
          "connections": {
            "I": [ 16 ],
            "O": [ 8 ]
          }
        }
      },
      "netnames": {
        "<const1>": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:34.8-34.17"
          }
        },
        "LUT6_2_inst.I0": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:53.5-61.22|/mnt/c/Users/canpi/Documents/repositories/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_7.v:10.43-10.45"
          }
        },
        "LUT6_2_inst.I1": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:53.5-61.22|/mnt/c/Users/canpi/Documents/repositories/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_7.v:10.47-10.49"
          }
        },
        "LUT6_2_inst.I2": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:53.5-61.22|/mnt/c/Users/canpi/Documents/repositories/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_7.v:10.51-10.53"
          }
        },
        "LUT6_2_inst.I3": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:53.5-61.22|/mnt/c/Users/canpi/Documents/repositories/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_7.v:10.55-10.57"
          }
        },
        "LUT6_2_inst.I4": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:53.5-61.22|/mnt/c/Users/canpi/Documents/repositories/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_7.v:10.59-10.61"
          }
        },
        "LUT6_2_inst.I5": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:53.5-61.22|/mnt/c/Users/canpi/Documents/repositories/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_7.v:10.63-10.65"
          }
        },
        "LUT6_2_inst.O5": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:53.5-61.22|/mnt/c/Users/canpi/Documents/repositories/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_7.v:10.33-10.35"
          }
        },
        "LUT6_2_inst.O6": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:53.5-61.22|/mnt/c/Users/canpi/Documents/repositories/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_7.v:10.22-10.24"
          }
        },
        "a1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:26.9-26.11"
          }
        },
        "a1_IBUF": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:36.8-36.15"
          }
        },
        "a2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:27.9-27.11"
          }
        },
        "a2_IBUF": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:38.8-38.15"
          }
        },
        "a3": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:28.9-28.11"
          }
        },
        "a3_IBUF": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:40.8-40.15"
          }
        },
        "b1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:29.9-29.11"
          }
        },
        "b1_IBUF": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:42.8-42.15"
          }
        },
        "b2": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:30.9-30.11"
          }
        },
        "b2_IBUF": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:44.8-44.15"
          }
        },
        "q1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:31.10-31.12"
          }
        },
        "q1_OBUF": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:46.8-46.15"
          }
        },
        "q2": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:32.10-32.12"
          }
        },
        "q2_OBUF": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "simple-designs/lut6x2_packed_logic/outputs_vivado_xilinx_7/netlist.v:48.8-48.15"
          }
        }
      }
    }
  }
}
