* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     May 16 2019 22:03:09

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev  C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP17/PI5/Pc2Drone/Pc2Drone_Implmnt\sbt\netlist\oadb-Pc2drone  --package  SG48  --outdir  C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP17/PI5/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP17/PI5/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\placer\Pc2drone_pl.sdc  --dst_sdc_file  C:/Users/Eloy/Desktop/TFG/Repo/kibotics-drones4kids/TFG_Eloy/SP/SP17/PI5/Pc2Drone/Pc2Drone_Implmnt\sbt\outputs\packer\Pc2drone_pk.sdc  --devicename  iCE40UP5K  

***** Device Info *****
Chip: iCE40UP5K
Package: SG48
Size: 24 X 30

***** Design Utilization Info *****
Design: Pc2drone
Used Logic Cell: 1441/5280
Used Logic Tile: 315/660
Used IO Cell:    11/96
Used Bram Cell For iCE40: 0/30
Used PLL For iCE40: 0/1
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: clk_system_c_g
Clock Source: clk_system 
Clock Driver: clk_system_ibuf_gb_io (ICE_GB_IO)
Driver Position: (12, 31, 1)
Fanout to FF: 690
Fanout to Tile: 237


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
31|                                                     
30|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0   
29|   0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
28|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
27|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
26|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
25|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0   
24|   4 0 0 0 0 0 0 0 0 0 0 0 1 1 5 4 8 5 0 0 0 0 0 2   
23|   8 4 2 1 1 0 1 0 0 1 1 1 1 3 3 8 8 8 0 1 1 2 2 8   
22|   7 0 2 8 7 0 1 1 0 2 1 0 2 3 5 6 1 8 0 0 0 0 0 5   
21|   1 4 1 8 3 0 6 8 4 4 2 1 1 1 4 2 1 3 0 0 0 0 0 0   
20|   7 6 8 8 4 0 1 1 3 1 1 2 1 2 1 1 3 8 0 0 1 0 0 0   
19|   8 8 8 7 6 0 1 5 4 0 1 5 4 4 7 1 4 8 0 0 1 0 0 0   
18|   8 8 7 2 8 0 2 8 3 1 0 5 8 4 8 7 8 8 0 0 0 0 0 0   
17|   8 8 8 8 2 0 2 8 4 4 6 6 2 5 7 6 5 8 0 0 0 0 0 0   
16|   8 6 8 8 8 0 4 8 0 5 5 3 1 7 5 8 7 7 0 0 0 0 0 0   
15|   8 7 8 8 7 0 4 3 4 1 5 6 8 8 8 8 7 8 0 3 0 0 0 0   
14|   2 8 8 8 7 0 2 5 6 3 4 3 7 8 6 8 7 5 0 0 0 0 0 0   
13|   2 1 8 7 7 0 3 4 4 4 5 7 6 7 8 8 8 7 0 0 0 0 0 0   
12|   1 1 5 7 2 0 5 8 5 4 8 8 5 7 8 8 8 5 0 0 0 0 0 0   
11|   6 1 1 2 4 0 4 8 2 3 7 1 1 3 8 7 8 4 0 0 0 0 0 0   
10|   8 6 1 2 5 0 7 5 8 4 2 8 5 6 8 8 8 5 0 0 0 0 0 0   
 9|   5 1 0 1 2 0 6 8 2 4 5 2 0 6 6 8 8 0 0 0 0 0 0 0   
 8|   0 1 1 1 4 0 8 8 6 7 7 5 6 8 1 8 5 0 0 0 0 0 0 0   
 7|   1 2 0 2 1 0 2 8 1 2 7 4 2 8 4 2 0 0 0 0 0 0 0 0   
 6|   8 3 0 1 1 0 1 2 1 1 1 0 0 4 3 0 0 0 0 0 0 0 0 0   
 5|   6 2 3 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 4|   0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0   
 3|   0 0 0 0 0 0 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 2|   0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 2 2 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 4.57

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
31|                                                                               
30|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0    
29|     0  0  0  0  0  0  2  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
28|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
27|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
26|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
25|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0    
24|     4  0  0  0  0  0  0  0  0  0  0  0  1  1  5  5 22  9  0  0  0  0  0  5    
23|     8  5  3  2  1  0  3  0  0  2  2  1  4 10 10  8 20 17  0  3  3  5  5 17    
22|     7  0  6 22  7  0  4  2  0  2  3  0  8 11 16  7  1 16  0  0  0  0  0 11    
21|     1  4  1 20  4  0  7  8  4  4  3  1  1  4  4  7  4  6  0  0  0  0  0  0    
20|     9  6 20  8  5  0  2  1  6  2  4  7  4  7  4  4  7 16  0  0  2  0  0  0    
19|    16 11 19  7  6  0  1  9 13  0  1 15  8 12 14  2 12 16  0  0  3  0  0  0    
18|    16 10 16  7 13  0  6 17 10  4  0 13 15 13 16 22 19 21  0  0  0  0  0  0    
17|    15 14 14 24  8  0  6 16 13 10 18 10  8 16 21 19 10  9  0  0  0  0  0  0    
16|    17 10 19 24 14  0  4 11  0 14 14  9  1 15 16 21  9 17  0  0  0  0  0  0    
15|    17 14 22 22 21  0 13  7 13  2 18 15 18 16 21 19 22 21  0  7  0  0  0  0    
14|     6 10 23 14  7  0  5 13 12  8  8  8 19 16 19 22 21 13  0  0  0  0  0  0    
13|     2  1 14 13 10  0  8 12 11  4  7 14 20 19 14 21 21 14  0  0  0  0  0  0    
12|     1  1 11 14  2  0 16 16 14  4 18 16 14 19 24 13 19 11  0  0  0  0  0  0    
11|     6  1  1  4  9  0  8 16  4  3 12  2  4 10 23 16 16 12  0  0  0  0  0  0    
10|     8  8  1  2 11  0  7 13 16 10  6 16 16 14 15 14 15 10  0  0  0  0  0  0    
 9|     5  2  0  2  5  0  6 22  6  9 10  7  0 12 14 17 12  0  0  0  0  0  0  0    
 8|     0  1  4  4 13  0 21 16 14 18 20 11 13 16  4 18 10  0  0  0  0  0  0  0    
 7|     1  3  0  6  4  0  5 16  4  7 14 15  5 16 14  2  0  0  0  0  0  0  0  0    
 6|     8  4  0  3  3  0  4  4  4  1  4  0  0 14  5  0  0  0  0  0  0  0  0  0    
 5|     6  2  4  0  0  0  0  0  0  2  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  2  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  1  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  2  2  0  0  2  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input nets per logic tile: 24
Average number of input nets per logic tile: 9.83

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
31|                                                                               
30|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0    
29|     0  0  0  0  0  0  2  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
28|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
27|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
26|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
25|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0    
24|     4  0  0  0  0  0  0  0  0  0  0  0  1  1  5  7 23 10  0  0  0  0  0  6    
23|     8  8  4  2  1  0  3  0  0  2  2  1  4 12 12  8 20 19  0  3  3  6  6 24    
22|     7  0  8 23  7  0  4  2  0  2  3  0  8 12 20  7  1 19  0  0  0  0  0 15    
21|     1  4  1 20  4  0  7  8  4  4  4  1  1  4  4  8  4  6  0  0  0  0  0  0    
20|    14  6 20  8  7  0  2  1  8  2  4  8  4  8  4  4  7 16  0  0  2  0  0  0    
19|    23 12 19  7  6  0  1 10 16  0  1 18 14 15 14  2 12 17  0  0  3  0  0  0    
18|    23 21 25  7 22  0  6 19 12  4  0 19 30 13 18 28 28 25  0  0  0  0  0  0    
17|    21 24 24 24  8  0  6 19 16 15 22 21  8 17 28 22 18 15  0  0  0  0  0  0    
16|    24 17 20 24 24  0  4 26  0 19 16 10  1 26 18 29 19 25  0  0  0  0  0  0    
15|    24 23 22 23 26  0 13  8 15  2 18 24 24 17 27 26 28 29  0  9  0  0  0  0    
14|     6 17 23 27  7  0  5 16 21 12 14  8 21 18 23 32 24 16  0  0  0  0  0  0    
13|     2  1 17 20 18  0  8 12 15  4 16 14 24 25 18 29 29 25  0  0  0  0  0  0    
12|     1  1 18 23  2  0 18 16 15  4 32 18 17 25 24 26 28 15  0  0  0  0  0  0    
11|     6  1  1  4 11  0 10 17  4  9 24  2  4 11 23 26 26 13  0  0  0  0  0  0    
10|     8 12  1  2 16  0  7 13 23 16  6 16 19 22 28 24 28 16  0  0  0  0  0  0    
 9|     5  2  0  2  6  0  6 22  8 12 19  8  0 14 20 17 28  0  0  0  0  0  0  0    
 8|     0  1  4  4 16  0 31 16 21 26 23 14 17 16  4 18 14  0  0  0  0  0  0  0    
 7|     1  4  0  6  4  0  7 17  4  7 21 15  8 16 14  2  0  0  0  0  0  0  0  0    
 6|     8  6  0  3  3  0  4  4  4  1  4  0  0 14 11  0  0  0  0  0  0  0  0  0    
 5|     6  2  6  0  0  0  0  0  0  2  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  2  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  1  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  2  2  0  0  2  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 12.45

***** Run Time Info *****
Run Time:  2
