Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Mar  2 09:07:10 2018
| Host         : LAPTOP-AJDHUL3E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.889        0.000                      0                  422        0.103        0.000                      0                  422        3.000        0.000                       0                   207  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       33.889        0.000                      0                  422        0.103        0.000                      0                  422       19.500        0.000                       0                   203  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clkdiv/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clkdiv/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkdiv/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkdiv/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkdiv/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clkdiv/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.889ns  (required time - arrival time)
  Source:                 VGAscreen/hcount_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAscreen/vcount_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.644ns  (logic 0.828ns (14.670%)  route 4.816ns (85.330%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 38.456 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkdiv/inst/clkout1_buf/O
                         net (fo=201, routed)         1.616    -0.896    VGAscreen/clk_out1
    SLICE_X5Y65          FDRE                                         r  VGAscreen/hcount_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.456    -0.440 f  VGAscreen/hcount_reg[31]/Q
                         net (fo=16, routed)          1.904     1.464    VGAscreen/hlocation[31]
    SLICE_X4Y57          LUT6 (Prop_lut6_I1_O)        0.124     1.588 f  VGAscreen/hcount[0]_i_3/O
                         net (fo=2, routed)           1.011     2.599    VGAscreen/hcount[0]_i_3_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I2_O)        0.124     2.723 r  VGAscreen/hcount[31]_i_3/O
                         net (fo=33, routed)          1.205     3.928    VGAscreen/hcount[31]_i_1_n_0
    SLICE_X10Y51         LUT5 (Prop_lut5_I0_O)        0.124     4.052 r  VGAscreen/vcount[31]_i_2/O
                         net (fo=31, routed)          0.697     4.748    VGAscreen/vcount[31]_i_2_n_0
    SLICE_X11Y45         FDRE                                         r  VGAscreen/vcount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clkdiv/inst/clkout1_buf/O
                         net (fo=201, routed)         1.451    38.456    VGAscreen/clk_out1
    SLICE_X11Y45         FDRE                                         r  VGAscreen/vcount_reg[1]/C
                         clock pessimism              0.484    38.939    
                         clock uncertainty           -0.098    38.842    
    SLICE_X11Y45         FDRE (Setup_fdre_C_CE)      -0.205    38.637    VGAscreen/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                         38.637    
                         arrival time                          -4.748    
  -------------------------------------------------------------------
                         slack                                 33.889    

Slack (MET) :             33.889ns  (required time - arrival time)
  Source:                 VGAscreen/hcount_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAscreen/vcount_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.644ns  (logic 0.828ns (14.670%)  route 4.816ns (85.330%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 38.456 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkdiv/inst/clkout1_buf/O
                         net (fo=201, routed)         1.616    -0.896    VGAscreen/clk_out1
    SLICE_X5Y65          FDRE                                         r  VGAscreen/hcount_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.456    -0.440 f  VGAscreen/hcount_reg[31]/Q
                         net (fo=16, routed)          1.904     1.464    VGAscreen/hlocation[31]
    SLICE_X4Y57          LUT6 (Prop_lut6_I1_O)        0.124     1.588 f  VGAscreen/hcount[0]_i_3/O
                         net (fo=2, routed)           1.011     2.599    VGAscreen/hcount[0]_i_3_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I2_O)        0.124     2.723 r  VGAscreen/hcount[31]_i_3/O
                         net (fo=33, routed)          1.205     3.928    VGAscreen/hcount[31]_i_1_n_0
    SLICE_X10Y51         LUT5 (Prop_lut5_I0_O)        0.124     4.052 r  VGAscreen/vcount[31]_i_2/O
                         net (fo=31, routed)          0.697     4.748    VGAscreen/vcount[31]_i_2_n_0
    SLICE_X11Y45         FDRE                                         r  VGAscreen/vcount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clkdiv/inst/clkout1_buf/O
                         net (fo=201, routed)         1.451    38.456    VGAscreen/clk_out1
    SLICE_X11Y45         FDRE                                         r  VGAscreen/vcount_reg[2]/C
                         clock pessimism              0.484    38.939    
                         clock uncertainty           -0.098    38.842    
    SLICE_X11Y45         FDRE (Setup_fdre_C_CE)      -0.205    38.637    VGAscreen/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                         38.637    
                         arrival time                          -4.748    
  -------------------------------------------------------------------
                         slack                                 33.889    

Slack (MET) :             33.889ns  (required time - arrival time)
  Source:                 VGAscreen/hcount_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAscreen/vcount_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.644ns  (logic 0.828ns (14.670%)  route 4.816ns (85.330%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 38.456 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkdiv/inst/clkout1_buf/O
                         net (fo=201, routed)         1.616    -0.896    VGAscreen/clk_out1
    SLICE_X5Y65          FDRE                                         r  VGAscreen/hcount_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.456    -0.440 f  VGAscreen/hcount_reg[31]/Q
                         net (fo=16, routed)          1.904     1.464    VGAscreen/hlocation[31]
    SLICE_X4Y57          LUT6 (Prop_lut6_I1_O)        0.124     1.588 f  VGAscreen/hcount[0]_i_3/O
                         net (fo=2, routed)           1.011     2.599    VGAscreen/hcount[0]_i_3_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I2_O)        0.124     2.723 r  VGAscreen/hcount[31]_i_3/O
                         net (fo=33, routed)          1.205     3.928    VGAscreen/hcount[31]_i_1_n_0
    SLICE_X10Y51         LUT5 (Prop_lut5_I0_O)        0.124     4.052 r  VGAscreen/vcount[31]_i_2/O
                         net (fo=31, routed)          0.697     4.748    VGAscreen/vcount[31]_i_2_n_0
    SLICE_X11Y45         FDRE                                         r  VGAscreen/vcount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clkdiv/inst/clkout1_buf/O
                         net (fo=201, routed)         1.451    38.456    VGAscreen/clk_out1
    SLICE_X11Y45         FDRE                                         r  VGAscreen/vcount_reg[3]/C
                         clock pessimism              0.484    38.939    
                         clock uncertainty           -0.098    38.842    
    SLICE_X11Y45         FDRE (Setup_fdre_C_CE)      -0.205    38.637    VGAscreen/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                         38.637    
                         arrival time                          -4.748    
  -------------------------------------------------------------------
                         slack                                 33.889    

Slack (MET) :             33.889ns  (required time - arrival time)
  Source:                 VGAscreen/hcount_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAscreen/vcount_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.644ns  (logic 0.828ns (14.670%)  route 4.816ns (85.330%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 38.456 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkdiv/inst/clkout1_buf/O
                         net (fo=201, routed)         1.616    -0.896    VGAscreen/clk_out1
    SLICE_X5Y65          FDRE                                         r  VGAscreen/hcount_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.456    -0.440 f  VGAscreen/hcount_reg[31]/Q
                         net (fo=16, routed)          1.904     1.464    VGAscreen/hlocation[31]
    SLICE_X4Y57          LUT6 (Prop_lut6_I1_O)        0.124     1.588 f  VGAscreen/hcount[0]_i_3/O
                         net (fo=2, routed)           1.011     2.599    VGAscreen/hcount[0]_i_3_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I2_O)        0.124     2.723 r  VGAscreen/hcount[31]_i_3/O
                         net (fo=33, routed)          1.205     3.928    VGAscreen/hcount[31]_i_1_n_0
    SLICE_X10Y51         LUT5 (Prop_lut5_I0_O)        0.124     4.052 r  VGAscreen/vcount[31]_i_2/O
                         net (fo=31, routed)          0.697     4.748    VGAscreen/vcount[31]_i_2_n_0
    SLICE_X11Y45         FDRE                                         r  VGAscreen/vcount_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clkdiv/inst/clkout1_buf/O
                         net (fo=201, routed)         1.451    38.456    VGAscreen/clk_out1
    SLICE_X11Y45         FDRE                                         r  VGAscreen/vcount_reg[4]/C
                         clock pessimism              0.484    38.939    
                         clock uncertainty           -0.098    38.842    
    SLICE_X11Y45         FDRE (Setup_fdre_C_CE)      -0.205    38.637    VGAscreen/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                         38.637    
                         arrival time                          -4.748    
  -------------------------------------------------------------------
                         slack                                 33.889    

Slack (MET) :             33.892ns  (required time - arrival time)
  Source:                 VGAscreen/hcount_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAscreen/vcount_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.641ns  (logic 0.828ns (14.678%)  route 4.813ns (85.322%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 38.456 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkdiv/inst/clkout1_buf/O
                         net (fo=201, routed)         1.616    -0.896    VGAscreen/clk_out1
    SLICE_X5Y65          FDRE                                         r  VGAscreen/hcount_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.456    -0.440 f  VGAscreen/hcount_reg[31]/Q
                         net (fo=16, routed)          1.904     1.464    VGAscreen/hlocation[31]
    SLICE_X4Y57          LUT6 (Prop_lut6_I1_O)        0.124     1.588 f  VGAscreen/hcount[0]_i_3/O
                         net (fo=2, routed)           1.011     2.599    VGAscreen/hcount[0]_i_3_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I2_O)        0.124     2.723 r  VGAscreen/hcount[31]_i_3/O
                         net (fo=33, routed)          1.205     3.928    VGAscreen/hcount[31]_i_1_n_0
    SLICE_X10Y51         LUT5 (Prop_lut5_I0_O)        0.124     4.052 r  VGAscreen/vcount[31]_i_2/O
                         net (fo=31, routed)          0.693     4.745    VGAscreen/vcount[31]_i_2_n_0
    SLICE_X11Y46         FDRE                                         r  VGAscreen/vcount_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clkdiv/inst/clkout1_buf/O
                         net (fo=201, routed)         1.451    38.456    VGAscreen/clk_out1
    SLICE_X11Y46         FDRE                                         r  VGAscreen/vcount_reg[5]/C
                         clock pessimism              0.484    38.939    
                         clock uncertainty           -0.098    38.842    
    SLICE_X11Y46         FDRE (Setup_fdre_C_CE)      -0.205    38.637    VGAscreen/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                         38.637    
                         arrival time                          -4.745    
  -------------------------------------------------------------------
                         slack                                 33.892    

Slack (MET) :             33.892ns  (required time - arrival time)
  Source:                 VGAscreen/hcount_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAscreen/vcount_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.641ns  (logic 0.828ns (14.678%)  route 4.813ns (85.322%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 38.456 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkdiv/inst/clkout1_buf/O
                         net (fo=201, routed)         1.616    -0.896    VGAscreen/clk_out1
    SLICE_X5Y65          FDRE                                         r  VGAscreen/hcount_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.456    -0.440 f  VGAscreen/hcount_reg[31]/Q
                         net (fo=16, routed)          1.904     1.464    VGAscreen/hlocation[31]
    SLICE_X4Y57          LUT6 (Prop_lut6_I1_O)        0.124     1.588 f  VGAscreen/hcount[0]_i_3/O
                         net (fo=2, routed)           1.011     2.599    VGAscreen/hcount[0]_i_3_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I2_O)        0.124     2.723 r  VGAscreen/hcount[31]_i_3/O
                         net (fo=33, routed)          1.205     3.928    VGAscreen/hcount[31]_i_1_n_0
    SLICE_X10Y51         LUT5 (Prop_lut5_I0_O)        0.124     4.052 r  VGAscreen/vcount[31]_i_2/O
                         net (fo=31, routed)          0.693     4.745    VGAscreen/vcount[31]_i_2_n_0
    SLICE_X11Y46         FDRE                                         r  VGAscreen/vcount_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clkdiv/inst/clkout1_buf/O
                         net (fo=201, routed)         1.451    38.456    VGAscreen/clk_out1
    SLICE_X11Y46         FDRE                                         r  VGAscreen/vcount_reg[6]/C
                         clock pessimism              0.484    38.939    
                         clock uncertainty           -0.098    38.842    
    SLICE_X11Y46         FDRE (Setup_fdre_C_CE)      -0.205    38.637    VGAscreen/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                         38.637    
                         arrival time                          -4.745    
  -------------------------------------------------------------------
                         slack                                 33.892    

Slack (MET) :             33.892ns  (required time - arrival time)
  Source:                 VGAscreen/hcount_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAscreen/vcount_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.641ns  (logic 0.828ns (14.678%)  route 4.813ns (85.322%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 38.456 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkdiv/inst/clkout1_buf/O
                         net (fo=201, routed)         1.616    -0.896    VGAscreen/clk_out1
    SLICE_X5Y65          FDRE                                         r  VGAscreen/hcount_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.456    -0.440 f  VGAscreen/hcount_reg[31]/Q
                         net (fo=16, routed)          1.904     1.464    VGAscreen/hlocation[31]
    SLICE_X4Y57          LUT6 (Prop_lut6_I1_O)        0.124     1.588 f  VGAscreen/hcount[0]_i_3/O
                         net (fo=2, routed)           1.011     2.599    VGAscreen/hcount[0]_i_3_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I2_O)        0.124     2.723 r  VGAscreen/hcount[31]_i_3/O
                         net (fo=33, routed)          1.205     3.928    VGAscreen/hcount[31]_i_1_n_0
    SLICE_X10Y51         LUT5 (Prop_lut5_I0_O)        0.124     4.052 r  VGAscreen/vcount[31]_i_2/O
                         net (fo=31, routed)          0.693     4.745    VGAscreen/vcount[31]_i_2_n_0
    SLICE_X11Y46         FDRE                                         r  VGAscreen/vcount_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clkdiv/inst/clkout1_buf/O
                         net (fo=201, routed)         1.451    38.456    VGAscreen/clk_out1
    SLICE_X11Y46         FDRE                                         r  VGAscreen/vcount_reg[7]/C
                         clock pessimism              0.484    38.939    
                         clock uncertainty           -0.098    38.842    
    SLICE_X11Y46         FDRE (Setup_fdre_C_CE)      -0.205    38.637    VGAscreen/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                         38.637    
                         arrival time                          -4.745    
  -------------------------------------------------------------------
                         slack                                 33.892    

Slack (MET) :             33.892ns  (required time - arrival time)
  Source:                 VGAscreen/hcount_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAscreen/vcount_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.641ns  (logic 0.828ns (14.678%)  route 4.813ns (85.322%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 38.456 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkdiv/inst/clkout1_buf/O
                         net (fo=201, routed)         1.616    -0.896    VGAscreen/clk_out1
    SLICE_X5Y65          FDRE                                         r  VGAscreen/hcount_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.456    -0.440 f  VGAscreen/hcount_reg[31]/Q
                         net (fo=16, routed)          1.904     1.464    VGAscreen/hlocation[31]
    SLICE_X4Y57          LUT6 (Prop_lut6_I1_O)        0.124     1.588 f  VGAscreen/hcount[0]_i_3/O
                         net (fo=2, routed)           1.011     2.599    VGAscreen/hcount[0]_i_3_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I2_O)        0.124     2.723 r  VGAscreen/hcount[31]_i_3/O
                         net (fo=33, routed)          1.205     3.928    VGAscreen/hcount[31]_i_1_n_0
    SLICE_X10Y51         LUT5 (Prop_lut5_I0_O)        0.124     4.052 r  VGAscreen/vcount[31]_i_2/O
                         net (fo=31, routed)          0.693     4.745    VGAscreen/vcount[31]_i_2_n_0
    SLICE_X11Y46         FDRE                                         r  VGAscreen/vcount_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clkdiv/inst/clkout1_buf/O
                         net (fo=201, routed)         1.451    38.456    VGAscreen/clk_out1
    SLICE_X11Y46         FDRE                                         r  VGAscreen/vcount_reg[8]/C
                         clock pessimism              0.484    38.939    
                         clock uncertainty           -0.098    38.842    
    SLICE_X11Y46         FDRE (Setup_fdre_C_CE)      -0.205    38.637    VGAscreen/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                         38.637    
                         arrival time                          -4.745    
  -------------------------------------------------------------------
                         slack                                 33.892    

Slack (MET) :             34.033ns  (required time - arrival time)
  Source:                 VGAscreen/hcount_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAscreen/vcount_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.501ns  (logic 0.828ns (15.052%)  route 4.673ns (84.948%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 38.457 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkdiv/inst/clkout1_buf/O
                         net (fo=201, routed)         1.616    -0.896    VGAscreen/clk_out1
    SLICE_X5Y65          FDRE                                         r  VGAscreen/hcount_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.456    -0.440 f  VGAscreen/hcount_reg[31]/Q
                         net (fo=16, routed)          1.904     1.464    VGAscreen/hlocation[31]
    SLICE_X4Y57          LUT6 (Prop_lut6_I1_O)        0.124     1.588 f  VGAscreen/hcount[0]_i_3/O
                         net (fo=2, routed)           1.011     2.599    VGAscreen/hcount[0]_i_3_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I2_O)        0.124     2.723 r  VGAscreen/hcount[31]_i_3/O
                         net (fo=33, routed)          1.205     3.928    VGAscreen/hcount[31]_i_1_n_0
    SLICE_X10Y51         LUT5 (Prop_lut5_I0_O)        0.124     4.052 r  VGAscreen/vcount[31]_i_2/O
                         net (fo=31, routed)          0.553     4.605    VGAscreen/vcount[31]_i_2_n_0
    SLICE_X11Y47         FDRE                                         r  VGAscreen/vcount_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clkdiv/inst/clkout1_buf/O
                         net (fo=201, routed)         1.452    38.457    VGAscreen/clk_out1
    SLICE_X11Y47         FDRE                                         r  VGAscreen/vcount_reg[10]/C
                         clock pessimism              0.484    38.940    
                         clock uncertainty           -0.098    38.843    
    SLICE_X11Y47         FDRE (Setup_fdre_C_CE)      -0.205    38.638    VGAscreen/vcount_reg[10]
  -------------------------------------------------------------------
                         required time                         38.638    
                         arrival time                          -4.605    
  -------------------------------------------------------------------
                         slack                                 34.033    

Slack (MET) :             34.033ns  (required time - arrival time)
  Source:                 VGAscreen/hcount_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAscreen/vcount_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.501ns  (logic 0.828ns (15.052%)  route 4.673ns (84.948%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 38.457 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clkdiv/inst/clkout1_buf/O
                         net (fo=201, routed)         1.616    -0.896    VGAscreen/clk_out1
    SLICE_X5Y65          FDRE                                         r  VGAscreen/hcount_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.456    -0.440 f  VGAscreen/hcount_reg[31]/Q
                         net (fo=16, routed)          1.904     1.464    VGAscreen/hlocation[31]
    SLICE_X4Y57          LUT6 (Prop_lut6_I1_O)        0.124     1.588 f  VGAscreen/hcount[0]_i_3/O
                         net (fo=2, routed)           1.011     2.599    VGAscreen/hcount[0]_i_3_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I2_O)        0.124     2.723 r  VGAscreen/hcount[31]_i_3/O
                         net (fo=33, routed)          1.205     3.928    VGAscreen/hcount[31]_i_1_n_0
    SLICE_X10Y51         LUT5 (Prop_lut5_I0_O)        0.124     4.052 r  VGAscreen/vcount[31]_i_2/O
                         net (fo=31, routed)          0.553     4.605    VGAscreen/vcount[31]_i_2_n_0
    SLICE_X11Y47         FDRE                                         r  VGAscreen/vcount_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clkdiv/inst/clkout1_buf/O
                         net (fo=201, routed)         1.452    38.457    VGAscreen/clk_out1
    SLICE_X11Y47         FDRE                                         r  VGAscreen/vcount_reg[11]/C
                         clock pessimism              0.484    38.940    
                         clock uncertainty           -0.098    38.843    
    SLICE_X11Y47         FDRE (Setup_fdre_C_CE)      -0.205    38.638    VGAscreen/vcount_reg[11]
  -------------------------------------------------------------------
                         required time                         38.638    
                         arrival time                          -4.605    
  -------------------------------------------------------------------
                         slack                                 34.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 VGAscreen/vcount_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAscreen/vcount_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkdiv/inst/clkout1_buf/O
                         net (fo=201, routed)         0.567    -0.614    VGAscreen/clk_out1
    SLICE_X11Y49         FDRE                                         r  VGAscreen/vcount_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  VGAscreen/vcount_reg[20]/Q
                         net (fo=14, routed)          0.120    -0.353    VGAscreen/vcount_reg[31]_0[20]
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.193 r  VGAscreen/vcount_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.192    VGAscreen/vcount_reg[20]_i_1_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.138 r  VGAscreen/vcount_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.138    VGAscreen/vcount_reg[24]_i_1_n_7
    SLICE_X11Y50         FDRE                                         r  VGAscreen/vcount_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkdiv/inst/clkout1_buf/O
                         net (fo=201, routed)         0.834    -0.855    VGAscreen/clk_out1
    SLICE_X11Y50         FDRE                                         r  VGAscreen/vcount_reg[21]/C
                         clock pessimism              0.508    -0.346    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.105    -0.241    VGAscreen/vcount_reg[21]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 VGAscreen/vcount_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAscreen/vcount_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkdiv/inst/clkout1_buf/O
                         net (fo=201, routed)         0.567    -0.614    VGAscreen/clk_out1
    SLICE_X11Y49         FDRE                                         r  VGAscreen/vcount_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  VGAscreen/vcount_reg[20]/Q
                         net (fo=14, routed)          0.120    -0.353    VGAscreen/vcount_reg[31]_0[20]
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.193 r  VGAscreen/vcount_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.192    VGAscreen/vcount_reg[20]_i_1_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.127 r  VGAscreen/vcount_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.127    VGAscreen/vcount_reg[24]_i_1_n_5
    SLICE_X11Y50         FDRE                                         r  VGAscreen/vcount_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkdiv/inst/clkout1_buf/O
                         net (fo=201, routed)         0.834    -0.855    VGAscreen/clk_out1
    SLICE_X11Y50         FDRE                                         r  VGAscreen/vcount_reg[23]/C
                         clock pessimism              0.508    -0.346    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.105    -0.241    VGAscreen/vcount_reg[23]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 sq2vloc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sq2vloc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.210%)  route 0.150ns (28.790%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkdiv/inst/clkout1_buf/O
                         net (fo=201, routed)         0.567    -0.614    divided25clock
    SLICE_X8Y49          FDRE                                         r  sq2vloc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  sq2vloc_reg[15]/Q
                         net (fo=8, routed)           0.149    -0.301    sq2vloc_reg[15]
    SLICE_X8Y49          LUT2 (Prop_lut2_I1_O)        0.045    -0.256 r  sq2vloc[12]_i_6/O
                         net (fo=1, routed)           0.000    -0.256    sq2vloc[12]_i_6_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.147 r  sq2vloc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.146    sq2vloc_reg[12]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.093 r  sq2vloc_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.093    sq2vloc_reg[16]_i_1_n_7
    SLICE_X8Y50          FDRE                                         r  sq2vloc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkdiv/inst/clkout1_buf/O
                         net (fo=201, routed)         0.834    -0.855    divided25clock
    SLICE_X8Y50          FDRE                                         r  sq2vloc_reg[16]/C
                         clock pessimism              0.508    -0.346    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.134    -0.212    sq2vloc_reg[16]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 sq2vloc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sq2vloc_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.384ns (71.911%)  route 0.150ns (28.089%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkdiv/inst/clkout1_buf/O
                         net (fo=201, routed)         0.567    -0.614    divided25clock
    SLICE_X8Y49          FDRE                                         r  sq2vloc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  sq2vloc_reg[15]/Q
                         net (fo=8, routed)           0.149    -0.301    sq2vloc_reg[15]
    SLICE_X8Y49          LUT2 (Prop_lut2_I1_O)        0.045    -0.256 r  sq2vloc[12]_i_6/O
                         net (fo=1, routed)           0.000    -0.256    sq2vloc[12]_i_6_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.147 r  sq2vloc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.146    sq2vloc_reg[12]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.080 r  sq2vloc_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.080    sq2vloc_reg[16]_i_1_n_5
    SLICE_X8Y50          FDRE                                         r  sq2vloc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkdiv/inst/clkout1_buf/O
                         net (fo=201, routed)         0.834    -0.855    divided25clock
    SLICE_X8Y50          FDRE                                         r  sq2vloc_reg[18]/C
                         clock pessimism              0.508    -0.346    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.134    -0.212    sq2vloc_reg[18]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 VGAscreen/vcount_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAscreen/vcount_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkdiv/inst/clkout1_buf/O
                         net (fo=201, routed)         0.567    -0.614    VGAscreen/clk_out1
    SLICE_X11Y49         FDRE                                         r  VGAscreen/vcount_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  VGAscreen/vcount_reg[20]/Q
                         net (fo=14, routed)          0.120    -0.353    VGAscreen/vcount_reg[31]_0[20]
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.193 r  VGAscreen/vcount_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.192    VGAscreen/vcount_reg[20]_i_1_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.102 r  VGAscreen/vcount_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.102    VGAscreen/vcount_reg[24]_i_1_n_6
    SLICE_X11Y50         FDRE                                         r  VGAscreen/vcount_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkdiv/inst/clkout1_buf/O
                         net (fo=201, routed)         0.834    -0.855    VGAscreen/clk_out1
    SLICE_X11Y50         FDRE                                         r  VGAscreen/vcount_reg[22]/C
                         clock pessimism              0.508    -0.346    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.105    -0.241    VGAscreen/vcount_reg[22]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 VGAscreen/vcount_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAscreen/vcount_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkdiv/inst/clkout1_buf/O
                         net (fo=201, routed)         0.567    -0.614    VGAscreen/clk_out1
    SLICE_X11Y49         FDRE                                         r  VGAscreen/vcount_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  VGAscreen/vcount_reg[20]/Q
                         net (fo=14, routed)          0.120    -0.353    VGAscreen/vcount_reg[31]_0[20]
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.193 r  VGAscreen/vcount_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.192    VGAscreen/vcount_reg[20]_i_1_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.102 r  VGAscreen/vcount_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.102    VGAscreen/vcount_reg[24]_i_1_n_4
    SLICE_X11Y50         FDRE                                         r  VGAscreen/vcount_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkdiv/inst/clkout1_buf/O
                         net (fo=201, routed)         0.834    -0.855    VGAscreen/clk_out1
    SLICE_X11Y50         FDRE                                         r  VGAscreen/vcount_reg[24]/C
                         clock pessimism              0.508    -0.346    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.105    -0.241    VGAscreen/vcount_reg[24]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 VGAscreen/vcount_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAscreen/vcount_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkdiv/inst/clkout1_buf/O
                         net (fo=201, routed)         0.567    -0.614    VGAscreen/clk_out1
    SLICE_X11Y49         FDRE                                         r  VGAscreen/vcount_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  VGAscreen/vcount_reg[20]/Q
                         net (fo=14, routed)          0.120    -0.353    VGAscreen/vcount_reg[31]_0[20]
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.193 r  VGAscreen/vcount_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.192    VGAscreen/vcount_reg[20]_i_1_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.153 r  VGAscreen/vcount_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.153    VGAscreen/vcount_reg[24]_i_1_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.099 r  VGAscreen/vcount_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.099    VGAscreen/vcount_reg[28]_i_1_n_7
    SLICE_X11Y51         FDRE                                         r  VGAscreen/vcount_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkdiv/inst/clkout1_buf/O
                         net (fo=201, routed)         0.834    -0.855    VGAscreen/clk_out1
    SLICE_X11Y51         FDRE                                         r  VGAscreen/vcount_reg[25]/C
                         clock pessimism              0.508    -0.346    
    SLICE_X11Y51         FDRE (Hold_fdre_C_D)         0.105    -0.241    VGAscreen/vcount_reg[25]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 sq2hloc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sq2hloc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.355ns (67.491%)  route 0.171ns (32.509%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkdiv/inst/clkout1_buf/O
                         net (fo=201, routed)         0.596    -0.585    divided25clock
    SLICE_X3Y49          FDRE                                         r  sq2hloc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  sq2hloc_reg[3]/Q
                         net (fo=8, routed)           0.170    -0.274    sq2hloc_reg[3]
    SLICE_X3Y49          LUT2 (Prop_lut2_I1_O)        0.045    -0.229 r  sq2hloc[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.229    sq2hloc[0]_i_6_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.114 r  sq2hloc_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.113    sq2hloc_reg[0]_i_1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.059 r  sq2hloc_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.059    sq2hloc_reg[4]_i_1_n_7
    SLICE_X3Y50          FDRE                                         r  sq2hloc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkdiv/inst/clkout1_buf/O
                         net (fo=201, routed)         0.864    -0.825    divided25clock
    SLICE_X3Y50          FDRE                                         r  sq2hloc_reg[4]/C
                         clock pessimism              0.508    -0.316    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105    -0.211    sq2hloc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 VGAscreen/vcount_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAscreen/vcount_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkdiv/inst/clkout1_buf/O
                         net (fo=201, routed)         0.567    -0.614    VGAscreen/clk_out1
    SLICE_X11Y49         FDRE                                         r  VGAscreen/vcount_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  VGAscreen/vcount_reg[20]/Q
                         net (fo=14, routed)          0.120    -0.353    VGAscreen/vcount_reg[31]_0[20]
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.193 r  VGAscreen/vcount_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.192    VGAscreen/vcount_reg[20]_i_1_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.153 r  VGAscreen/vcount_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.153    VGAscreen/vcount_reg[24]_i_1_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.088 r  VGAscreen/vcount_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.088    VGAscreen/vcount_reg[28]_i_1_n_5
    SLICE_X11Y51         FDRE                                         r  VGAscreen/vcount_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkdiv/inst/clkout1_buf/O
                         net (fo=201, routed)         0.834    -0.855    VGAscreen/clk_out1
    SLICE_X11Y51         FDRE                                         r  VGAscreen/vcount_reg[27]/C
                         clock pessimism              0.508    -0.346    
    SLICE_X11Y51         FDRE (Hold_fdre_C_D)         0.105    -0.241    VGAscreen/vcount_reg[27]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 sq2vloc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sq2vloc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.407ns (73.071%)  route 0.150ns (26.929%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clkdiv/inst/clkout1_buf/O
                         net (fo=201, routed)         0.567    -0.614    divided25clock
    SLICE_X8Y49          FDRE                                         r  sq2vloc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  sq2vloc_reg[15]/Q
                         net (fo=8, routed)           0.149    -0.301    sq2vloc_reg[15]
    SLICE_X8Y49          LUT2 (Prop_lut2_I1_O)        0.045    -0.256 r  sq2vloc[12]_i_6/O
                         net (fo=1, routed)           0.000    -0.256    sq2vloc[12]_i_6_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.147 r  sq2vloc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.146    sq2vloc_reg[12]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.057 r  sq2vloc_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.057    sq2vloc_reg[16]_i_1_n_6
    SLICE_X8Y50          FDRE                                         r  sq2vloc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkdiv/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkdiv/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clkdiv/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clkdiv/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clkdiv/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clkdiv/inst/clkout1_buf/O
                         net (fo=201, routed)         0.834    -0.855    divided25clock
    SLICE_X8Y50          FDRE                                         r  sq2vloc_reg[17]/C
                         clock pessimism              0.508    -0.346    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.134    -0.212    sq2vloc_reg[17]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkdiv/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clkdiv/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clkdiv/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y52      VGAscreen/hcount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y60      VGAscreen/hcount_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y60      VGAscreen/hcount_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y60      VGAscreen/hcount_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y49      VGAscreen/hsync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X11Y45     VGAscreen/vcount_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X11Y45     VGAscreen/vcount_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X11Y46     VGAscreen/vcount_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clkdiv/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y52      VGAscreen/hcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y52      VGAscreen/hcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y60      VGAscreen/hcount_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y60      VGAscreen/hcount_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y60      VGAscreen/hcount_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y45     VGAscreen/vcount_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y45     VGAscreen/vcount_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y46     VGAscreen/vcount_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y46     VGAscreen/vcount_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y46     VGAscreen/vcount_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y52      VGAscreen/hcount_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y60      VGAscreen/hcount_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y60      VGAscreen/hcount_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y60      VGAscreen/hcount_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y49      VGAscreen/hsync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y49      VGAscreen/hsync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y45     VGAscreen/vcount_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y45     VGAscreen/vcount_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y46     VGAscreen/vcount_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y46     VGAscreen/vcount_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdiv/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clkdiv/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clkdiv/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clkdiv/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clkdiv/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clkdiv/inst/mmcm_adv_inst/CLKFBOUT



