-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLRx/full_rx_ip_src_Symbol_Demodulator1.vhd
-- Created: 2024-08-11 11:00:05
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: full_rx_ip_src_Symbol_Demodulator1
-- Source Path: HDLRx/full_rx/rx_demodulator_full/qam_demod/Symbol Demodulator1
-- Hierarchy Level: 3
-- Model version: 1.44
-- 
-- Generalized Symbol Demodulator
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.full_rx_ip_src_full_rx_pac.ALL;

ENTITY full_rx_ip_src_Symbol_Demodulator1 IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb_1_4_0                         :   IN    std_logic;
        in0_re                            :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En12
        in0_im                            :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En12
        in1                               :   IN    std_logic;
        out0                              :   OUT   vector_of_std_logic_vector28(0 TO 1)  -- sfix28_En12 [2]
        );
END full_rx_ip_src_Symbol_Demodulator1;


ARCHITECTURE rtl OF full_rx_ip_src_Symbol_Demodulator1 IS

  -- Component Declarations
  COMPONENT full_rx_ip_src_symDemodQPSKVector
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb_1_4_0                       :   IN    std_logic;
          dataIn_re                       :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En12
          dataIn_im                       :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En12
          validIn                         :   IN    std_logic;  -- ufix1
          dataOut                         :   OUT   vector_of_std_logic_vector28(0 TO 1)  -- sfix28_En12 [2]
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : full_rx_ip_src_symDemodQPSKVector
    USE ENTITY work.full_rx_ip_src_symDemodQPSKVector(rtl);

  -- Signals
  SIGNAL qpskDataOut                      : vector_of_std_logic_vector28(0 TO 1);  -- ufix28 [2]

BEGIN
  u_symbQPSKDemodNet_inst : full_rx_ip_src_symDemodQPSKVector
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb_1_4_0 => enb_1_4_0,
              dataIn_re => in0_re,  -- sfix24_En12
              dataIn_im => in0_im,  -- sfix24_En12
              validIn => in1,  -- ufix1
              dataOut => qpskDataOut  -- sfix28_En12 [2]
              );

  out0 <= qpskDataOut;

END rtl;

