<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a35ticpg236-1L" LaunchTime="1584040799">
  <File Type="PA-TCL" Name="top.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="top_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="top_reports.tcl"/>
  <File Type="RDS-RDS" Name="top.vds"/>
  <File Type="RDS-UTIL" Name="top_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="top_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="top.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="top_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="top_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/ClkDivider.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/8051_logic/LUT_RAM_from_template02.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../_umd/_2018-09-01/445_F18/_work/0919_updatemem_devp/2018-09-12_8051Cylon_3count_01/8051_logic/LUT_RAM_from_template02.v"/>
        <Attr Name="ImportTime" Val="1537388264"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/8051_logic/ROM4Kx8.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/8051_logic/mc8051_p.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../_umd/_2018-09-01/445_F18/_work/0919_updatemem_devp/2018-09-12_8051Cylon_3count_01/8051_logic/mc8051_p.vhd"/>
        <Attr Name="ImportTime" Val="1537388264"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/8051_logic/addsub_core_.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../_umd/_2018-09-01/445_F18/_work/0919_updatemem_devp/2018-09-12_8051Cylon_3count_01/8051_logic/addsub_core_.vhd"/>
        <Attr Name="ImportTime" Val="1537388263"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/8051_logic/addsub_core_struc.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../_umd/_2018-09-01/445_F18/_work/0919_updatemem_devp/2018-09-12_8051Cylon_3count_01/8051_logic/addsub_core_struc.vhd"/>
        <Attr Name="ImportTime" Val="1537388263"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/8051_logic/addsub_cy_.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../_umd/_2018-09-01/445_F18/_work/0919_updatemem_devp/2018-09-12_8051Cylon_3count_01/8051_logic/addsub_cy_.vhd"/>
        <Attr Name="ImportTime" Val="1537388263"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/8051_logic/addsub_cy_rtl.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../_umd/_2018-09-01/445_F18/_work/0919_updatemem_devp/2018-09-12_8051Cylon_3count_01/8051_logic/addsub_cy_rtl.vhd"/>
        <Attr Name="ImportTime" Val="1537388263"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/8051_logic/addsub_ovcy_.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../_umd/_2018-09-01/445_F18/_work/0919_updatemem_devp/2018-09-12_8051Cylon_3count_01/8051_logic/addsub_ovcy_.vhd"/>
        <Attr Name="ImportTime" Val="1537388263"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/8051_logic/addsub_ovcy_rtl.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../_umd/_2018-09-01/445_F18/_work/0919_updatemem_devp/2018-09-12_8051Cylon_3count_01/8051_logic/addsub_ovcy_rtl.vhd"/>
        <Attr Name="ImportTime" Val="1537388263"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/8051_logic/alucore_.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../_umd/_2018-09-01/445_F18/_work/0919_updatemem_devp/2018-09-12_8051Cylon_3count_01/8051_logic/alucore_.vhd"/>
        <Attr Name="ImportTime" Val="1537388263"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/8051_logic/alucore_rtl.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../_umd/_2018-09-01/445_F18/_work/0919_updatemem_devp/2018-09-12_8051Cylon_3count_01/8051_logic/alucore_rtl.vhd"/>
        <Attr Name="ImportTime" Val="1537388263"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/8051_logic/alumux_.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../_umd/_2018-09-01/445_F18/_work/0919_updatemem_devp/2018-09-12_8051Cylon_3count_01/8051_logic/alumux_.vhd"/>
        <Attr Name="ImportTime" Val="1537388263"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/8051_logic/alumux_rtl.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../_umd/_2018-09-01/445_F18/_work/0919_updatemem_devp/2018-09-12_8051Cylon_3count_01/8051_logic/alumux_rtl.vhd"/>
        <Attr Name="ImportTime" Val="1537388263"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/8051_logic/comb_divider_.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../_umd/_2018-09-01/445_F18/_work/0919_updatemem_devp/2018-09-12_8051Cylon_3count_01/8051_logic/comb_divider_.vhd"/>
        <Attr Name="ImportTime" Val="1537388263"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/8051_logic/comb_divider_rtl.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../_umd/_2018-09-01/445_F18/_work/0919_updatemem_devp/2018-09-12_8051Cylon_3count_01/8051_logic/comb_divider_rtl.vhd"/>
        <Attr Name="ImportTime" Val="1537388263"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/8051_logic/comb_mltplr_.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../_umd/_2018-09-01/445_F18/_work/0919_updatemem_devp/2018-09-12_8051Cylon_3count_01/8051_logic/comb_mltplr_.vhd"/>
        <Attr Name="ImportTime" Val="1537388263"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/8051_logic/comb_mltplr_rtl.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../_umd/_2018-09-01/445_F18/_work/0919_updatemem_devp/2018-09-12_8051Cylon_3count_01/8051_logic/comb_mltplr_rtl.vhd"/>
        <Attr Name="ImportTime" Val="1537388263"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/8051_logic/control_fsm_.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../_umd/_2018-09-01/445_F18/_work/0919_updatemem_devp/2018-09-12_8051Cylon_3count_01/8051_logic/control_fsm_.vhd"/>
        <Attr Name="ImportTime" Val="1537388263"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/8051_logic/control_fsm_rtl.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../_umd/_2018-09-01/445_F18/_work/0919_updatemem_devp/2018-09-12_8051Cylon_3count_01/8051_logic/control_fsm_rtl.vhd"/>
        <Attr Name="ImportTime" Val="1537388263"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/8051_logic/control_mem_.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../_umd/_2018-09-01/445_F18/_work/0919_updatemem_devp/2018-09-12_8051Cylon_3count_01/8051_logic/control_mem_.vhd"/>
        <Attr Name="ImportTime" Val="1537388263"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/8051_logic/control_mem_rtl.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../_umd/_2018-09-01/445_F18/_work/0919_updatemem_devp/2018-09-12_8051Cylon_3count_01/8051_logic/control_mem_rtl.vhd"/>
        <Attr Name="ImportTime" Val="1537388263"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/8051_logic/dcml_adjust_.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../_umd/_2018-09-01/445_F18/_work/0919_updatemem_devp/2018-09-12_8051Cylon_3count_01/8051_logic/dcml_adjust_.vhd"/>
        <Attr Name="ImportTime" Val="1537388263"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/8051_logic/dcml_adjust_rtl.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../_umd/_2018-09-01/445_F18/_work/0919_updatemem_devp/2018-09-12_8051Cylon_3count_01/8051_logic/dcml_adjust_rtl.vhd"/>
        <Attr Name="ImportTime" Val="1537388263"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/8051_logic/mc8051_alu_.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../_umd/_2018-09-01/445_F18/_work/0919_updatemem_devp/2018-09-12_8051Cylon_3count_01/8051_logic/mc8051_alu_.vhd"/>
        <Attr Name="ImportTime" Val="1537388264"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/8051_logic/mc8051_alu_struc.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../_umd/_2018-09-01/445_F18/_work/0919_updatemem_devp/2018-09-12_8051Cylon_3count_01/8051_logic/mc8051_alu_struc.vhd"/>
        <Attr Name="ImportTime" Val="1537388264"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/8051_logic/mc8051_control_.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../_umd/_2018-09-01/445_F18/_work/0919_updatemem_devp/2018-09-12_8051Cylon_3count_01/8051_logic/mc8051_control_.vhd"/>
        <Attr Name="ImportTime" Val="1537388264"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/8051_logic/mc8051_control_struc.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../_umd/_2018-09-01/445_F18/_work/0919_updatemem_devp/2018-09-12_8051Cylon_3count_01/8051_logic/mc8051_control_struc.vhd"/>
        <Attr Name="ImportTime" Val="1537388264"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/8051_logic/mc8051_core_.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../_umd/_2018-09-01/445_F18/_work/0919_updatemem_devp/2018-09-12_8051Cylon_3count_01/8051_logic/mc8051_core_.vhd"/>
        <Attr Name="ImportTime" Val="1537388264"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/8051_logic/mc8051_core_struc.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../_umd/_2018-09-01/445_F18/_work/0919_updatemem_devp/2018-09-12_8051Cylon_3count_01/8051_logic/mc8051_core_struc.vhd"/>
        <Attr Name="ImportTime" Val="1537388264"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/8051_logic/mc8051_siu_.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../_umd/_2018-09-01/445_F18/_work/0919_updatemem_devp/2018-09-12_8051Cylon_3count_01/8051_logic/mc8051_siu_.vhd"/>
        <Attr Name="ImportTime" Val="1537388264"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/8051_logic/mc8051_siu_rtl.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../_umd/_2018-09-01/445_F18/_work/0919_updatemem_devp/2018-09-12_8051Cylon_3count_01/8051_logic/mc8051_siu_rtl.vhd"/>
        <Attr Name="ImportTime" Val="1537388264"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/8051_logic/mc8051_tmrctr_.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../_umd/_2018-09-01/445_F18/_work/0919_updatemem_devp/2018-09-12_8051Cylon_3count_01/8051_logic/mc8051_tmrctr_.vhd"/>
        <Attr Name="ImportTime" Val="1537388264"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/8051_logic/mc8051_tmrctr_rtl.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../_umd/_2018-09-01/445_F18/_work/0919_updatemem_devp/2018-09-12_8051Cylon_3count_01/8051_logic/mc8051_tmrctr_rtl.vhd"/>
        <Attr Name="ImportTime" Val="1537388264"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/8051_logic/top_nosch_01.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../_umd/_2018-09-01/445_F18/_work/0919_updatemem_devp/2018-09-12_8051Cylon_3count_01/8051_logic/top_nosch_01.v"/>
        <Attr Name="ImportTime" Val="1537410575"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/8051_logic/wiz_clkgen.v">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../_umd/_2018-09-01/445_F18/_work/0919_updatemem_devp/2018-09-12_8051Cylon_3count_01/8051_logic/wiz_clkgen.v"/>
        <Attr Name="ImportTime" Val="1537388264"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/design_2/design_2.bd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../_umd/_2018-09-01/445_F18/_work/0919_updatemem_devp/2018-09-12_8051Cylon_3count_01/8051_logic/project_2/project_2.srcs/sources_1/bd/design_2/design_2.bd"/>
        <Attr Name="ImportTime" Val="1537410605"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/8051_logic/mc8051_top_.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../_umd/_2018-09-01/445_F18/_work/0919_updatemem_devp/2018-09-12_8051Cylon_3count_01/8051_logic/mc8051_top_.vhd"/>
        <Attr Name="ImportTime" Val="1537388264"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/8051_logic/LGPL.TXT">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../_umd/_2018-09-01/445_F18/_work/0919_updatemem_devp/2018-09-12_8051Cylon_3count_01/8051_logic/LGPL.TXT"/>
        <Attr Name="ImportTime" Val="1537388263"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/8051_logic/project_2/import_ise_summary.txt">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../_umd/_2018-09-01/445_F18/_work/0919_updatemem_devp/2018-09-12_8051Cylon_3count_01/8051_logic/project_2/import_ise_summary.txt"/>
        <Attr Name="ImportTime" Val="1537392297"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/project_2/archive_project_summary.txt">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../0920_from_DELL7010project_2.xpr/project_2/archive_project_summary.txt"/>
        <Attr Name="ImportTime" Val="1537438670"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../0921_project_2zip01/project_2/archive_project_summary.txt"/>
    <File Path="$PSRCDIR/sources_1/imports/8051_code/REG51F.H">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/project_2.8051/8051_code/REG51F.H"/>
        <Attr Name="ImportTime" Val="1537388266"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/project_2.8051/tools/BLINKY.mem">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="top"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/8051_logic/Nexys2_8051cylon.ucf">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../_umd/_2018-09-01/445_F18/_work/0919_updatemem_devp/2018-09-12_8051Cylon_3count_01/8051_logic/Nexys2_8051cylon.ucf"/>
        <Attr Name="ImportTime" Val="1537388264"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/constrs_1/imports/8051_logic/project_2/8051_P0_P1_only.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../_umd/_2018-09-01/445_F18/_work/0919_updatemem_devp/2018-09-12_8051Cylon_3count_01/8051_logic/project_2/8051_P0_P1_only.xdc"/>
        <Attr Name="ImportTime" Val="1537408439"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/constrs_1/new/8051_P0_P1_2.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/imports/8051_logic/project_2/8051_P0_P1_only.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
