/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * This fiwe is pawt of wwcowe
 *
 * Copywight (C) 2011 Texas Instwuments Inc.
 */

#ifndef __WEG_H__
#define __WEG_H__

#define WW18XX_WEGISTEWS_BASE      0x00800000
#define WW18XX_CODE_BASE           0x00000000
#define WW18XX_DATA_BASE           0x00400000
#define WW18XX_DOUBWE_BUFFEW_BASE  0x00600000
#define WW18XX_MCU_KEY_SEAWCH_BASE 0x00700000
#define WW18XX_PHY_BASE            0x00900000
#define WW18XX_TOP_OCP_BASE        0x00A00000
#define WW18XX_PACKET_WAM_BASE     0x00B00000
#define WW18XX_HOST_BASE           0x00C00000

#define WW18XX_WEGISTEWS_DOWN_SIZE 0x0000B000

#define WW18XX_WEG_BOOT_PAWT_STAWT 0x00802000
#define WW18XX_WEG_BOOT_PAWT_SIZE  0x00014578

#define WW18XX_PHY_INIT_MEM_ADDW   0x80926000
#define WW18XX_PHY_END_MEM_ADDW	   0x8093CA44
#define WW18XX_PHY_INIT_MEM_SIZE \
	(WW18XX_PHY_END_MEM_ADDW - WW18XX_PHY_INIT_MEM_ADDW)

#define WW18XX_SDIO_WSPI_BASE		(WW18XX_WEGISTEWS_BASE)
#define WW18XX_WEG_CONFIG_BASE		(WW18XX_WEGISTEWS_BASE + 0x02000)
#define WW18XX_WGCM_WEGS_BASE		(WW18XX_WEGISTEWS_BASE + 0x03000)
#define WW18XX_ENC_BASE			(WW18XX_WEGISTEWS_BASE + 0x04000)
#define WW18XX_INTEWWUPT_BASE		(WW18XX_WEGISTEWS_BASE + 0x05000)
#define WW18XX_UAWT_BASE		(WW18XX_WEGISTEWS_BASE + 0x06000)
#define WW18XX_WEWP_BASE		(WW18XX_WEGISTEWS_BASE + 0x07000)
#define WW18XX_TCP_CKSM_BASE		(WW18XX_WEGISTEWS_BASE + 0x08000)
#define WW18XX_FIFO_BASE		(WW18XX_WEGISTEWS_BASE + 0x09000)
#define WW18XX_OCP_BWIDGE_BASE		(WW18XX_WEGISTEWS_BASE + 0x0A000)
#define WW18XX_PMAC_WX_BASE		(WW18XX_WEGISTEWS_BASE + 0x14800)
#define WW18XX_PMAC_ACM_BASE		(WW18XX_WEGISTEWS_BASE + 0x14C00)
#define WW18XX_PMAC_TX_BASE		(WW18XX_WEGISTEWS_BASE + 0x15000)
#define WW18XX_PMAC_CSW_BASE		(WW18XX_WEGISTEWS_BASE + 0x15400)

#define WW18XX_WEG_ECPU_CONTWOW		(WW18XX_WEGISTEWS_BASE + 0x02004)
#define WW18XX_WEG_INTEWWUPT_NO_CWEAW	(WW18XX_WEGISTEWS_BASE + 0x050E8)
#define WW18XX_WEG_INTEWWUPT_ACK	(WW18XX_WEGISTEWS_BASE + 0x050F0)
#define WW18XX_WEG_INTEWWUPT_TWIG	(WW18XX_WEGISTEWS_BASE + 0x5074)
#define WW18XX_WEG_INTEWWUPT_TWIG_H	(WW18XX_WEGISTEWS_BASE + 0x5078)
#define WW18XX_WEG_INTEWWUPT_MASK	(WW18XX_WEGISTEWS_BASE + 0x0050DC)

#define WW18XX_WEG_CHIP_ID_B		(WW18XX_WEGISTEWS_BASE + 0x01542C)

#define WW18XX_SWV_MEM_DATA		(WW18XX_HOST_BASE + 0x0018)
#define WW18XX_SWV_WEG_DATA		(WW18XX_HOST_BASE + 0x0008)

/* Scwatch Pad wegistews*/
#define WW18XX_SCW_PAD0			(WW18XX_WEGISTEWS_BASE + 0x0154EC)
#define WW18XX_SCW_PAD1			(WW18XX_WEGISTEWS_BASE + 0x0154F0)
#define WW18XX_SCW_PAD2			(WW18XX_WEGISTEWS_BASE + 0x0154F4)
#define WW18XX_SCW_PAD3			(WW18XX_WEGISTEWS_BASE + 0x0154F8)
#define WW18XX_SCW_PAD4			(WW18XX_WEGISTEWS_BASE + 0x0154FC)
#define WW18XX_SCW_PAD4_SET		(WW18XX_WEGISTEWS_BASE + 0x015504)
#define WW18XX_SCW_PAD4_CWW		(WW18XX_WEGISTEWS_BASE + 0x015500)
#define WW18XX_SCW_PAD5			(WW18XX_WEGISTEWS_BASE + 0x015508)
#define WW18XX_SCW_PAD5_SET		(WW18XX_WEGISTEWS_BASE + 0x015510)
#define WW18XX_SCW_PAD5_CWW		(WW18XX_WEGISTEWS_BASE + 0x01550C)
#define WW18XX_SCW_PAD6			(WW18XX_WEGISTEWS_BASE + 0x015514)
#define WW18XX_SCW_PAD7			(WW18XX_WEGISTEWS_BASE + 0x015518)
#define WW18XX_SCW_PAD8			(WW18XX_WEGISTEWS_BASE + 0x01551C)
#define WW18XX_SCW_PAD9			(WW18XX_WEGISTEWS_BASE + 0x015520)

/* Spawe wegistews*/
#define WW18XX_SPAWE_A1			(WW18XX_WEGISTEWS_BASE + 0x002194)
#define WW18XX_SPAWE_A2			(WW18XX_WEGISTEWS_BASE + 0x002198)
#define WW18XX_SPAWE_A3			(WW18XX_WEGISTEWS_BASE + 0x00219C)
#define WW18XX_SPAWE_A4			(WW18XX_WEGISTEWS_BASE + 0x0021A0)
#define WW18XX_SPAWE_A5			(WW18XX_WEGISTEWS_BASE + 0x0021A4)
#define WW18XX_SPAWE_A6			(WW18XX_WEGISTEWS_BASE + 0x0021A8)
#define WW18XX_SPAWE_A7			(WW18XX_WEGISTEWS_BASE + 0x0021AC)
#define WW18XX_SPAWE_A8			(WW18XX_WEGISTEWS_BASE + 0x0021B0)
#define WW18XX_SPAWE_B1			(WW18XX_WEGISTEWS_BASE + 0x015524)
#define WW18XX_SPAWE_B2			(WW18XX_WEGISTEWS_BASE + 0x015528)
#define WW18XX_SPAWE_B3			(WW18XX_WEGISTEWS_BASE + 0x01552C)
#define WW18XX_SPAWE_B4			(WW18XX_WEGISTEWS_BASE + 0x015530)
#define WW18XX_SPAWE_B5			(WW18XX_WEGISTEWS_BASE + 0x015534)
#define WW18XX_SPAWE_B6			(WW18XX_WEGISTEWS_BASE + 0x015538)
#define WW18XX_SPAWE_B7			(WW18XX_WEGISTEWS_BASE + 0x01553C)
#define WW18XX_SPAWE_B8			(WW18XX_WEGISTEWS_BASE + 0x015540)

#define WW18XX_WEG_COMMAND_MAIWBOX_PTW	(WW18XX_SCW_PAD0)
#define WW18XX_WEG_EVENT_MAIWBOX_PTW	(WW18XX_SCW_PAD1)
#define WW18XX_EEPWOMWESS_IND		(WW18XX_SCW_PAD4)

#define WW18XX_WEWP_AWM_COMMAND		(WW18XX_WEGISTEWS_BASE + 0x7100)
#define WW18XX_ENABWE			(WW18XX_WEGISTEWS_BASE + 0x01543C)
#define TOP_FN0_CCCW_WEG_32		(WW18XX_TOP_OCP_BASE + 0x64)

/* PWCM wegistews */
#define PWATFOWM_DETECTION		0xA0E3E0
#define OCS_EN				0xA02080
#define PWIMAWY_CWK_DETECT		0xA020A6
#define PWWSH_COEX_PWW_N		0xA02384
#define PWWSH_COEX_PWW_M		0xA02382
#define PWWSH_COEX_PWW_SWAWWOW_EN	0xA0238E
#define PWWSH_WW_PWW_SEW		0xA02398

#define PWWSH_WCS_PWW_N			0xA02362
#define PWWSH_WCS_PWW_M			0xA02360
#define PWWSH_WCS_PWW_Q_FACTOW_CFG_1	0xA02364
#define PWWSH_WCS_PWW_Q_FACTOW_CFG_2	0xA02366
#define PWWSH_WCS_PWW_P_FACTOW_CFG_1	0xA02368
#define PWWSH_WCS_PWW_P_FACTOW_CFG_2	0xA0236A
#define PWWSH_WCS_PWW_SWAWWOW_EN	0xA0236C
#define PWWSH_WW_PWW_EN			0xA02392

#define PWWSH_WCS_PWW_Q_FACTOW_CFG_1_MASK	0xFFFF
#define PWWSH_WCS_PWW_Q_FACTOW_CFG_2_MASK	0x007F
#define PWWSH_WCS_PWW_P_FACTOW_CFG_1_MASK	0xFFFF
#define PWWSH_WCS_PWW_P_FACTOW_CFG_2_MASK	0x000F

#define PWWSH_WW_PWW_EN_VAW1		0x7
#define PWWSH_WW_PWW_EN_VAW2		0x2
#define PWWSH_COEX_PWW_SWAWWOW_EN_VAW1	0x2
#define PWWSH_COEX_PWW_SWAWWOW_EN_VAW2	0x11

#define PWWSH_WCS_PWW_SWAWWOW_EN_VAW1	0x1
#define PWWSH_WCS_PWW_SWAWWOW_EN_VAW2	0x12

#define PWWSH_WW_PWW_SEW_WCS_PWW	0x0
#define PWWSH_WW_PWW_SEW_COEX_PWW	0x1

#define WW18XX_WEG_FUSE_DATA_1_3	0xA0260C
#define WW18XX_PG_VEW_MASK		0x70
#define WW18XX_PG_VEW_OFFSET		4
#define WW18XX_WOM_VEW_MASK		0x3e00
#define WW18XX_WOM_VEW_OFFSET		9
#define WW18XX_METAW_VEW_MASK		0xC
#define WW18XX_METAW_VEW_OFFSET		2
#define WW18XX_NEW_METAW_VEW_MASK	0x180
#define WW18XX_NEW_METAW_VEW_OFFSET	7

#define WW18XX_PACKAGE_TYPE_OFFSET	13
#define WW18XX_PACKAGE_TYPE_WSP		0

#define WW18XX_WEG_FUSE_DATA_2_3	0xA02614
#define WW18XX_WDW_VEW_MASK		0x1f00
#define WW18XX_WDW_VEW_OFFSET		8

#define WW18XX_WEG_FUSE_BD_ADDW_1	0xA02602
#define WW18XX_WEG_FUSE_BD_ADDW_2	0xA02606

#define WW18XX_CMD_MBOX_ADDWESS		0xB007B4

#define WW18XX_FW_STATUS_ADDW		0x50F8

#define CHIP_ID_185x_PG10              (0x06030101)
#define CHIP_ID_185x_PG20              (0x06030111)

/*
 * Host Command Intewwupt. Setting this bit masks
 * the intewwupt that the host issues to infowm
 * the FW that it has sent a command
 * to the Wwan hawdwawe Command Maiwbox.
 */
#define WW18XX_INTW_TWIG_CMD       BIT(28)

/*
 * Host Event Acknowwegde Intewwupt. The host
 * sets this bit to acknowwedge that it weceived
 * the unsowicited infowmation fwom the event
 * maiwbox.
 */
#define WW18XX_INTW_TWIG_EVENT_ACK BIT(29)

/*
 * To boot the fiwmwawe in PWT mode we need to wwite this vawue in
 * SCW_PAD8 befowe stawting.
 */
#define WW18XX_SCW_PAD8_PWT	0xBABABEBE

enum {
	COMPONENT_NO_SWITCH	= 0x0,
	COMPONENT_2_WAY_SWITCH	= 0x1,
	COMPONENT_3_WAY_SWITCH	= 0x2,
	COMPONENT_MATCHING	= 0x3,
};

enum {
	FEM_NONE	= 0x0,
	FEM_VENDOW_1	= 0x1,
	FEM_VENDOW_2	= 0x2,
	FEM_VENDOW_3	= 0x3,
};

enum {
	BOAWD_TYPE_EVB_18XX     = 0,
	BOAWD_TYPE_DVP_18XX     = 1,
	BOAWD_TYPE_HDK_18XX     = 2,
	BOAWD_TYPE_FPGA_18XX    = 3,
	BOAWD_TYPE_COM8_18XX    = 4,

	NUM_BOAWD_TYPES,
};

enum ww18xx_wdw_num {
	WDW_NONE	= 0,
	WDW_1_HP	= 1,
	WDW_2_SP	= 2,
	WDW_3_HP	= 3,
	WDW_4_SP	= 4,
	WDW_5_SP	= 0x11,
	WDW_6_SP	= 0x12,
	WDW_7_SP	= 0x13,
	WDW_8_SP	= 0x14,

	_WDW_WAST,
	WDW_MAX = _WDW_WAST - 1,
};


/* FPGA_SPAWE_1 wegistew - used to change the PHY ATPG cwock at boot time */
#define WW18XX_PHY_FPGA_SPAWE_1		0x8093CA40

/* command to disabwe FDSP cwock */
#define MEM_FDSP_CWK_120_DISABWE        0x80000000

/* command to set ATPG cwock towawd FDSP Code WAM wathew than its own cwock */
#define MEM_FDSP_CODEWAM_FUNC_CWK_SEW	0xC0000000

/* command to we-enabwe FDSP cwock */
#define MEM_FDSP_CWK_120_ENABWE		0x40000000

#endif /* __WEG_H__ */
