# Tree Multiplier Generator for VHDL and SystemVerilog

This tool generates **Wallace** and **Dadda** tree multiplier for given **_size_** in hardware description language **VHDL** and **SystemVerilog**.
