library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

library src_lib;
--
library vunit_lib;
context vunit_lib.vunit_context;

entity test_entity_name_tb is
  generic (
    runner_cfg : string
  );
end;

architecture bench of test_entity_name_tb is
  -- Clock period
  constant clk_period : time := 5 ns;
  -- Generics
  constant PARAM_CNT_0 : integer;
  constant PARAM_CNT_1 : integer;
  -- Ports
  signal a : std_logic_vector (3 downto 0);
  signal b : std_logic;
  signal c : std_logic_vector (3 downto 0);
  signal d : std_logic;
  signal e : std_logic;
begin

  test_entity_name_inst : entity work.test_entity_name
  generic map (
    PARAM_CNT_0 => PARAM_CNT_0,
    PARAM_CNT_1 => PARAM_CNT_1
  )
  port map (
    a => a,
    b => b,
    c => c,
    d => d,
    e => e
  );

  main : process
  begin
    test_runner_setup(runner, runner_cfg);
    while test_suite loop
      if run("test_alive") then
        info("Hello world test_alive");
        wait for 100 * clk_period;
        test_runner_cleanup(runner);
        
      elsif run("test_0") then
        info("Hello world test_0");
        wait for 100 * clk_period;
        test_runner_cleanup(runner);
      end if;
    end loop;
  end process main;

--   clk_process : process
--   begin
--     clk <= '1';
--     wait for clk_period/2;
--     clk <= '0';
--     wait for clk_period/2;
--   end process clk_process;

end;