$date
	Sat May 10 14:02:29 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module module_2bitcounter_tb $end
$var wire 2 ! count [1:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ stop $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ stop $end
$var reg 2 % count [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
x$
1#
0"
b0 !
$end
#5
0$
0#
#10
b1 !
b1 %
1"
#20
0"
#30
b10 !
b10 %
1"
#40
0"
#50
b11 !
b11 %
1"
#60
0"
#70
b0 !
b0 %
1"
#80
0"
#90
b1 !
b1 %
1"
#100
0"
#110
b10 !
b10 %
1"
#120
0"
#130
b11 !
b11 %
1"
#140
0"
#150
b0 !
b0 %
1"
#160
0"
#170
b1 !
b1 %
1"
#180
0"
#190
b10 !
b10 %
1"
#200
0"
#210
b11 !
b11 %
1"
#220
0"
#230
b0 !
b0 %
1"
#240
0"
#250
b1 !
b1 %
1"
#260
0"
#270
b10 !
b10 %
1"
#280
0"
#290
b11 !
b11 %
1"
#300
0"
#310
b0 !
b0 %
1"
#320
0"
#330
b1 !
b1 %
1"
#340
0"
#350
b10 !
b10 %
1"
#360
0"
#370
b11 !
b11 %
1"
#380
0"
#390
b0 !
b0 %
1"
#400
0"
#410
b1 !
b1 %
1"
#420
0"
#430
b10 !
b10 %
1"
#440
0"
#450
b11 !
b11 %
1"
#460
0"
#470
b0 !
b0 %
1"
#480
0"
#490
b1 !
b1 %
1"
#500
0"
#510
b10 !
b10 %
1"
#520
0"
#530
b11 !
b11 %
1"
#540
0"
#550
b0 !
b0 %
1"
#560
0"
#570
b1 !
b1 %
1"
#580
0"
#590
b10 !
b10 %
1"
#600
0"
#610
b11 !
b11 %
1"
#620
0"
#630
b0 !
b0 %
1"
#640
0"
#650
b1 !
b1 %
1"
#660
0"
#670
b10 !
b10 %
1"
#680
0"
#690
b11 !
b11 %
1"
#700
0"
#710
b0 !
b0 %
1"
#720
0"
#730
b1 !
b1 %
1"
#740
0"
#750
b10 !
b10 %
1"
#760
0"
#770
b11 !
b11 %
1"
#780
0"
#790
b0 !
b0 %
1"
#800
0"
#810
b1 !
b1 %
1"
#820
0"
#830
b10 !
b10 %
1"
#840
0"
#850
b11 !
b11 %
1"
#860
0"
#870
b0 !
b0 %
1"
#880
0"
#890
b1 !
b1 %
1"
#900
0"
#910
b10 !
b10 %
1"
#920
0"
#930
b11 !
b11 %
1"
#940
0"
#950
b0 !
b0 %
1"
#960
0"
#970
b1 !
b1 %
1"
#980
0"
#990
b10 !
b10 %
1"
#1000
0"
#1005
1$
#1010
1"
#1020
0"
#1025
