// Seed: 3370503382
module module_0 (
    input logic id_0,
    input id_1,
    output id_2,
    output logic id_3,
    output id_4,
    output id_5,
    output logic id_6,
    input reg id_7,
    output reg id_8,
    input id_9,
    input logic id_10,
    input logic id_11
);
  assign (supply1, highz0) id_8 = id_7;
  assign id_6 = 1;
  logic id_12, id_13, id_14;
  always id_8 <= 1'b0 && id_0;
endmodule
`default_nettype id_12
