#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x157eccc30 .scope module, "TB_Pipeline" "TB_Pipeline" 2 15;
 .timescale -9 -9;
v0x137eebe60_0 .var "clk", 0 0;
v0x137eebef0_0 .var "debug", 0 0;
v0x137eebf80_0 .var "rst", 0 0;
S_0x137eaa2f0 .scope module, "riscv_top" "RISCVTop" 2 52, 3 6 0, S_0x157eccc30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "debug";
P_0x157e53860 .param/l "LINE_ADDR_LEN" 0 3 9, +C4<00000000000000000000000000000011>;
v0x137eeb6b0_0 .net "clk", 0 0, v0x137eebe60_0;  1 drivers
v0x137eeb740_0 .net "debug", 0 0, v0x137eebef0_0;  1 drivers
v0x137eeb850_0 .net "instr", 31 0, L_0x137ef9e80;  1 drivers
v0x137eeb960_0 .net "instr_addr", 31 0, L_0x137eec100;  1 drivers
v0x137eeb9f0_0 .net "mem_addr", 31 0, L_0x137ef76f0;  1 drivers
v0x137eeba80_0 .net "mem_read_data", 255 0, L_0x137efa980;  1 drivers
v0x137eebb10_0 .net "mem_read_request", 0 0, L_0x137ef79d0;  1 drivers
v0x137eebba0_0 .net "mem_request_finish", 0 0, v0x137e6fc00_0;  1 drivers
v0x137eebc30_0 .net "mem_write_data", 255 0, L_0x137ef31f0;  1 drivers
v0x137eebd40_0 .net "mem_write_request", 0 0, L_0x137ef7890;  1 drivers
v0x137eebdd0_0 .net "rst", 0 0, v0x137eebf80_0;  1 drivers
S_0x137ea40d0 .scope module, "instr_rom" "ROM" 3 32, 4 3 0, S_0x137eaa2f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /OUTPUT 32 "data_out";
P_0x137e31100 .param/l "LEN" 0 4 8, +C4<00000000000000010000000000000000>;
L_0x137ef9e80 .functor BUFZ 32, L_0x137ef9c20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x137eb6bd0_0 .net *"_ivl_0", 31 0, L_0x137ef9c20;  1 drivers
v0x137eb5fe0_0 .net *"_ivl_2", 31 0, L_0x137ef9de0;  1 drivers
v0x157e53f50_0 .net *"_ivl_4", 29 0, L_0x137ef9cc0;  1 drivers
L_0x128041b10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x137ea48a0_0 .net *"_ivl_6", 1 0, L_0x128041b10;  1 drivers
v0x137ea9d30_0 .net "addr", 31 0, L_0x137eec100;  alias, 1 drivers
v0x137e2ed70_0 .net "clk", 0 0, v0x137eebe60_0;  alias, 1 drivers
v0x137e56a00_0 .net "data_out", 31 0, L_0x137ef9e80;  alias, 1 drivers
v0x137e55960_0 .var/i "i", 31 0;
v0x137e548c0 .array "mem_core", 65535 0, 31 0;
L_0x137ef9c20 .array/port v0x137e548c0, L_0x137ef9de0;
L_0x137ef9cc0 .part L_0x137eec100, 2, 30;
L_0x137ef9de0 .concat [ 30 2 0 0], L_0x137ef9cc0, L_0x128041b10;
S_0x137ea9260 .scope module, "main_memory" "MainMemoryWrapper" 3 38, 5 3 0, S_0x137eaa2f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "debug";
    .port_info 3 /INPUT 1 "read_request";
    .port_info 4 /INPUT 1 "write_request";
    .port_info 5 /INPUT 256 "write_data";
    .port_info 6 /INPUT 32 "addr";
    .port_info 7 /OUTPUT 1 "request_finish";
    .port_info 8 /OUTPUT 256 "read_data";
P_0x137e2d420 .param/l "ADDR_LEN" 0 5 5, +C4<00000000000000000000000000001101>;
P_0x137e2d460 .param/l "LINE_ADDR_LEN" 0 5 4, +C4<00000000000000000000000000000011>;
P_0x137e2d4a0 .param/l "LINE_SIZE" 1 5 22, +C4<00000000000000000000000000000001000>;
P_0x137e2d4e0 .param/l "RD_CYCLE" 1 5 20, +C4<00000000000000000000000000010001>;
P_0x137e2d520 .param/l "READ" 0 5 26, C4<10>;
P_0x137e2d560 .param/l "READY" 0 5 24, C4<00>;
P_0x137e2d5a0 .param/l "WORD_ADDR_LEN" 1 5 14, +C4<00000000000000000000000000000010>;
P_0x137e2d5e0 .param/l "WRITE" 0 5 25, C4<01>;
P_0x137e2d620 .param/l "WR_CYCLE" 1 5 21, +C4<00000000000000000000000000010001>;
L_0x128041ba0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x137e504a0_0 .net/2u *"_ivl_27", 31 0, L_0x128041ba0;  1 drivers
L_0x128041be8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x137e5ac30_0 .net/2u *"_ivl_31", 31 0, L_0x128041be8;  1 drivers
v0x137e5ff00_0 .net "addr", 31 0, L_0x137ef76f0;  alias, 1 drivers
v0x137e5cd50_0 .net "clk", 0 0, v0x137eebe60_0;  alias, 1 drivers
v0x137e62020_0 .net "debug", 0 0, v0x137eebef0_0;  alias, 1 drivers
v0x137e58b10_0 .var/i "i", 31 0;
v0x137e515a0_0 .var "mem_state", 1 0;
v0x137e5ee70_0 .var "ram_addr", 31 0;
v0x137e57a80_0 .net "ram_read_data", 31 0, L_0x137efb210;  1 drivers
v0x137e60f90_0 .var "ram_write", 0 0;
v0x137e5dde0_0 .var "ram_write_data", 31 0;
v0x137e6c9e0_0 .net "read_data", 255 0, L_0x137efa980;  alias, 1 drivers
v0x137e6eb70_0 .var "read_delay", 31 0;
v0x137e72dc0_0 .net "read_index", 31 0, L_0x137efad10;  1 drivers
v0x137e6a7e0 .array "read_line", 7 0, 31 0;
v0x137e6dae0_0 .net "read_request", 0 0, L_0x137ef79d0;  alias, 1 drivers
v0x137e6fc00_0 .var "request_finish", 0 0;
v0x137e70c90_0 .net "rst", 0 0, v0x137eebf80_0;  alias, 1 drivers
v0x137e6b8e0_0 .var "tmp_addr", 31 0;
v0x137e78b70 .array "tmp_read_data", 7 0, 31 0;
v0x157e1c220 .array "tmp_write_data", 7 0, 31 0;
v0x157e20190_0 .net "write_data", 255 0, L_0x137ef31f0;  alias, 1 drivers
v0x137e8d340_0 .var "write_delay", 31 0;
v0x137e8a260_0 .net "write_index", 31 0, L_0x137efae10;  1 drivers
v0x137e87c80 .array "write_line", 7 0;
v0x137e87c80_0 .net v0x137e87c80 0, 31 0, L_0x137ef9ef0; 1 drivers
v0x137e87c80_1 .net v0x137e87c80 1, 31 0, L_0x137efa000; 1 drivers
v0x137e87c80_2 .net v0x137e87c80 2, 31 0, L_0x137efa110; 1 drivers
v0x137e87c80_3 .net v0x137e87c80 3, 31 0, L_0x137efa280; 1 drivers
v0x137e87c80_4 .net v0x137e87c80 4, 31 0, L_0x137efa4b0; 1 drivers
v0x137e87c80_5 .net v0x137e87c80 5, 31 0, L_0x137efa5e0; 1 drivers
v0x137e87c80_6 .net v0x137e87c80 6, 31 0, L_0x137efa750; 1 drivers
v0x137e87c80_7 .net v0x137e87c80 7, 31 0, L_0x137efa8c0; 1 drivers
v0x137e8f800_0 .net "write_request", 0 0, L_0x137ef7890;  alias, 1 drivers
L_0x128041b58 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x137e8d220_0 .net "zeros", 31 0, L_0x128041b58;  1 drivers
L_0x137ef9ef0 .part L_0x137ef31f0, 224, 32;
L_0x137efa000 .part L_0x137ef31f0, 192, 32;
L_0x137efa110 .part L_0x137ef31f0, 160, 32;
L_0x137efa280 .part L_0x137ef31f0, 128, 32;
L_0x137efa4b0 .part L_0x137ef31f0, 96, 32;
L_0x137efa5e0 .part L_0x137ef31f0, 64, 32;
L_0x137efa750 .part L_0x137ef31f0, 32, 32;
L_0x137efa8c0 .part L_0x137ef31f0, 0, 32;
v0x137e6a7e0_7 .array/port v0x137e6a7e0, 7;
v0x137e6a7e0_6 .array/port v0x137e6a7e0, 6;
v0x137e6a7e0_5 .array/port v0x137e6a7e0, 5;
v0x137e6a7e0_4 .array/port v0x137e6a7e0, 4;
LS_0x137efa980_0_0 .concat8 [ 32 32 32 32], v0x137e6a7e0_7, v0x137e6a7e0_6, v0x137e6a7e0_5, v0x137e6a7e0_4;
v0x137e6a7e0_3 .array/port v0x137e6a7e0, 3;
v0x137e6a7e0_2 .array/port v0x137e6a7e0, 2;
v0x137e6a7e0_1 .array/port v0x137e6a7e0, 1;
v0x137e6a7e0_0 .array/port v0x137e6a7e0, 0;
LS_0x137efa980_0_4 .concat8 [ 32 32 32 32], v0x137e6a7e0_3, v0x137e6a7e0_2, v0x137e6a7e0_1, v0x137e6a7e0_0;
L_0x137efa980 .concat8 [ 128 128 0 0], LS_0x137efa980_0_0, LS_0x137efa980_0_4;
L_0x137efad10 .arith/sub 32, v0x137e6eb70_0, L_0x128041ba0;
L_0x137efae10 .arith/sub 32, v0x137e8d340_0, L_0x128041be8;
S_0x137ea8160 .scope generate, "memory_interface[0]" "memory_interface[0]" 5 50, 5 50 0, S_0x137ea9260;
 .timescale -9 -9;
P_0x137eb3ad0 .param/l "line" 0 5 50, +C4<00>;
v0x137e4f3f0_0 .net *"_ivl_4", 31 0, v0x137e6a7e0_0;  1 drivers
S_0x137ea7060 .scope generate, "memory_interface[1]" "memory_interface[1]" 5 50, 5 50 0, S_0x137ea9260;
 .timescale -9 -9;
P_0x157e8cb70 .param/l "line" 0 5 50, +C4<01>;
v0x137e71d40_0 .net *"_ivl_4", 31 0, v0x137e6a7e0_1;  1 drivers
S_0x137ea5f60 .scope generate, "memory_interface[2]" "memory_interface[2]" 5 50, 5 50 0, S_0x137ea9260;
 .timescale -9 -9;
P_0x157eae460 .param/l "line" 0 5 50, +C4<010>;
v0x137e69770_0 .net *"_ivl_4", 31 0, v0x137e6a7e0_2;  1 drivers
S_0x137e30500 .scope generate, "memory_interface[3]" "memory_interface[3]" 5 50, 5 50 0, S_0x137ea9260;
 .timescale -9 -9;
P_0x157e912a0 .param/l "line" 0 5 50, +C4<011>;
v0x137ea05b0_0 .net *"_ivl_4", 31 0, v0x137e6a7e0_3;  1 drivers
S_0x137e2f3e0 .scope generate, "memory_interface[4]" "memory_interface[4]" 5 50, 5 50 0, S_0x137ea9260;
 .timescale -9 -9;
P_0x157e2a300 .param/l "line" 0 5 50, +C4<0100>;
v0x137ea39e0_0 .net *"_ivl_4", 31 0, v0x137e6a7e0_4;  1 drivers
S_0x137e31a40 .scope generate, "memory_interface[5]" "memory_interface[5]" 5 50, 5 50 0, S_0x137ea9260;
 .timescale -9 -9;
P_0x157e28d50 .param/l "line" 0 5 50, +C4<0101>;
v0x137ec5dd0_0 .net *"_ivl_4", 31 0, v0x137e6a7e0_5;  1 drivers
S_0x137e4e1f0 .scope generate, "memory_interface[6]" "memory_interface[6]" 5 50, 5 50 0, S_0x137ea9260;
 .timescale -9 -9;
P_0x157e9d3d0 .param/l "line" 0 5 50, +C4<0110>;
v0x137ebe2e0_0 .net *"_ivl_4", 31 0, v0x137e6a7e0_6;  1 drivers
S_0x137e4df20 .scope generate, "memory_interface[7]" "memory_interface[7]" 5 50, 5 50 0, S_0x137ea9260;
 .timescale -9 -9;
P_0x157e9d5d0 .param/l "line" 0 5 50, +C4<0111>;
v0x157e9cba0_0 .net *"_ivl_4", 31 0, v0x137e6a7e0_7;  1 drivers
S_0x137e4dc50 .scope module, "ram" "RAM" 5 190, 6 3 0, S_0x137ea9260;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "debug";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x157e3b1d0 .param/l "ADDR_LEN" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x157e3b210 .param/l "LEN" 0 6 14, +C4<000000000000000000000000000000010000000000000000>;
L_0x137efb210 .functor BUFZ 32, L_0x137efaf70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x157e49de0_0 .net *"_ivl_0", 31 0, L_0x137efaf70;  1 drivers
v0x137eaadc0_0 .net *"_ivl_3", 15 0, L_0x137efb010;  1 drivers
v0x157e77460_0 .net *"_ivl_4", 17 0, L_0x137efb0b0;  1 drivers
L_0x128041c30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x157e77b80_0 .net *"_ivl_7", 1 0, L_0x128041c30;  1 drivers
v0x137ea8c10_0 .net "addr", 31 0, v0x137e5ee70_0;  1 drivers
v0x137ea5910_0 .net "clk", 0 0, v0x137eebe60_0;  alias, 1 drivers
v0x137ea7b10_0 .net "data_in", 31 0, v0x137e5dde0_0;  1 drivers
v0x137ea6a10_0 .net "data_out", 31 0, L_0x137efb210;  alias, 1 drivers
v0x137e30fb0_0 .net "debug", 0 0, v0x137eebef0_0;  alias, 1 drivers
v0x137e2feb0_0 .var/i "i", 31 0;
v0x137e537a0 .array "mem_core", 65535 0, 31 0;
v0x137e526a0_0 .var/i "out_file", 31 0;
v0x137e5bcc0_0 .var/i "ram_index", 31 0;
v0x137e59ba0_0 .net "write_enable", 0 0, v0x137e60f90_0;  1 drivers
E_0x157e72c60 .event posedge, v0x137e2ed70_0;
L_0x137efaf70 .array/port v0x137e537a0, L_0x137efb0b0;
L_0x137efb010 .part v0x137e5ee70_0, 2, 16;
L_0x137efb0b0 .concat [ 16 2 0 0], L_0x137efb010, L_0x128041c30;
S_0x137e4d980 .scope module, "riscv" "RISCVPipeline" 3 19, 7 19 0, S_0x137eaa2f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "debug";
    .port_info 3 /INPUT 32 "instr";
    .port_info 4 /OUTPUT 32 "instr_addr";
    .port_info 5 /OUTPUT 1 "mem_read_request";
    .port_info 6 /OUTPUT 1 "mem_write_request";
    .port_info 7 /OUTPUT 256 "mem_write_data";
    .port_info 8 /OUTPUT 32 "mem_addr";
    .port_info 9 /INPUT 1 "mem_request_finish";
    .port_info 10 /INPUT 256 "mem_read_data";
P_0x157e1c2b0 .param/l "LINE_ADDR_LEN" 0 7 20, +C4<00000000000000000000000000000011>;
L_0x137eec100 .functor BUFZ 32, v0x137ee00b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x137eec170 .functor BUFZ 32, L_0x137ef14d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x137ef0fd0 .functor BUFZ 32, L_0x137ef10b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x137ef1ed0 .functor BUFZ 3, L_0x137ef1ad0, C4<000>, C4<000>, C4<000>;
L_0x137ef1fc0 .functor BUFZ 3, L_0x137ef1ad0, C4<000>, C4<000>, C4<000>;
L_0x137efb300 .functor BUFT 32, L_0x137ef9e80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x128040dd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x137ee6ed0_0 .net/2u *"_ivl_14", 1 0, L_0x128040dd8;  1 drivers
v0x137ee6f70_0 .net *"_ivl_16", 0 0, L_0x137ef2030;  1 drivers
L_0x128040e20 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x137ee7010_0 .net/2u *"_ivl_18", 1 0, L_0x128040e20;  1 drivers
v0x137ee70a0_0 .net *"_ivl_20", 0 0, L_0x137ef2130;  1 drivers
L_0x128040e68 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x137ee7130_0 .net/2u *"_ivl_22", 1 0, L_0x128040e68;  1 drivers
v0x137ee7220_0 .net *"_ivl_24", 0 0, L_0x137ef2230;  1 drivers
v0x137ee72c0_0 .net *"_ivl_26", 31 0, L_0x137ef2410;  1 drivers
v0x137ee7370_0 .net *"_ivl_28", 31 0, L_0x137ef24b0;  1 drivers
v0x137ee7420_0 .net "alu_result_ex", 31 0, v0x137eb0580_0;  1 drivers
v0x137ee75b0_0 .net "alu_result_mem", 31 0, L_0x137ef10b0;  1 drivers
v0x137ee76c0_0 .net "alu_result_wb", 31 0, L_0x137ef8070;  1 drivers
v0x137ee7750_0 .net "alu_src1_ex", 0 0, L_0x137ef0140;  1 drivers
v0x137ee7860_0 .net "alu_src1_id", 0 0, v0x137ed4d00_0;  1 drivers
v0x137ee7970_0 .net "alu_src2_ex", 0 0, L_0x137ef0690;  1 drivers
v0x137ee7a80_0 .net "alu_src2_id", 0 0, v0x137ed4df0_0;  1 drivers
v0x137ee7b90_0 .net "alu_type_ex", 3 0, L_0x137eef8e0;  1 drivers
v0x137ee7ca0_0 .net "alu_type_id", 3 0, v0x137ed4ec0_0;  1 drivers
v0x137ee7e30_0 .net "branch_id", 0 0, L_0x137eeeb20;  1 drivers
v0x137ee7ec0_0 .net "bubble_ex", 0 0, L_0x137ef98d0;  1 drivers
v0x137ee7f50_0 .net "bubble_id", 0 0, L_0x137ef9ab0;  1 drivers
L_0x128041a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x137ee7fe0_0 .net "bubble_if", 0 0, L_0x128041a38;  1 drivers
L_0x128041a80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x137ee8070_0 .net "bubble_mem", 0 0, L_0x128041a80;  1 drivers
L_0x128041ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x137ee8100_0 .net "bubble_wb", 0 0, L_0x128041ac8;  1 drivers
v0x137ee8190_0 .net "cache_addr", 31 0, L_0x137ef0fd0;  1 drivers
v0x137ee8220_0 .net "cache_read_data", 31 0, v0x137e5e050_0;  1 drivers
v0x137ee82b0_0 .net "cache_read_mem", 0 0, L_0x137ef1970;  1 drivers
v0x137ee8340_0 .net "cache_write_data", 31 0, L_0x137eec170;  1 drivers
v0x137ee83d0_0 .net "cache_write_mem", 0 0, L_0x137ef1670;  1 drivers
v0x137ee8460_0 .net "clk", 0 0, v0x137eebe60_0;  alias, 1 drivers
v0x137ee84f0_0 .net "debug", 0 0, v0x137eebef0_0;  alias, 1 drivers
v0x137ee8580_0 .net "imm_ex", 31 0, L_0x137eef0c0;  1 drivers
v0x137ee8610_0 .net "imm_id", 31 0, v0x137ed7ce0_0;  1 drivers
v0x137ee86a0_0 .net "imm_mem", 31 0, L_0x137ef1370;  1 drivers
v0x137ee7d30_0 .net "imm_wb", 31 0, L_0x137ef8210;  1 drivers
v0x137ee8930_0 .net "instr", 31 0, L_0x137ef9e80;  alias, 1 drivers
v0x137ee89c0_0 .net "instr_addr", 31 0, L_0x137eec100;  alias, 1 drivers
v0x137ee8a50_0 .net "instr_funct3_ex", 2 0, L_0x137eefa40;  1 drivers
v0x137ee8b60_0 .net "instr_funct3_id", 2 0, L_0x137eeed40;  1 drivers
v0x137ee8bf0_0 .net "instr_funct3_mem", 2 0, L_0x137ef1ad0;  1 drivers
v0x137ee8c80_0 .net "instr_id", 31 0, L_0x137eec270;  1 drivers
v0x137ee8d10_0 .net "instr_if", 31 0, L_0x137efb300;  1 drivers
v0x137ee8da0_0 .net "jal_id", 0 0, L_0x137eeec10;  1 drivers
v0x137ee8e30_0 .net "jalr_id", 0 0, L_0x137eeecd0;  1 drivers
v0x137ee8ec0_0 .net "load_type_mem", 2 0, L_0x137ef1fc0;  1 drivers
v0x137ee8f50_0 .net "mem2reg_data", 31 0, v0x137ee1010_0;  1 drivers
v0x137ee8fe0_0 .net "mem2reg_data_wb", 31 0, L_0x137ef7ed0;  1 drivers
v0x137ee9070_0 .net "mem_addr", 31 0, L_0x137ef76f0;  alias, 1 drivers
v0x137ee9100_0 .net "mem_read_data", 255 0, L_0x137efa980;  alias, 1 drivers
v0x137ee9190_0 .net "mem_read_ex", 0 0, L_0x137ef0530;  1 drivers
v0x137ee9220_0 .net "mem_read_id", 0 0, v0x137ed5d40_0;  1 drivers
v0x137ee92b0_0 .net "mem_read_request", 0 0, L_0x137ef79d0;  alias, 1 drivers
v0x137ee9380_0 .net "mem_request_finish", 0 0, v0x137e6fc00_0;  alias, 1 drivers
v0x137ee9450_0 .net "mem_write_data", 255 0, L_0x137ef31f0;  alias, 1 drivers
v0x137ee9520_0 .net "mem_write_ex", 0 0, L_0x137eefd00;  1 drivers
v0x137ee9630_0 .net "mem_write_id", 0 0, v0x137ed5e50_0;  1 drivers
v0x137ee9740_0 .net "mem_write_request", 0 0, L_0x137ef7890;  alias, 1 drivers
v0x137ee97d0_0 .net "miss", 0 0, L_0x137ef7510;  1 drivers
v0x137ee9860_0 .net "new_pc", 31 0, v0x137ed8990_0;  1 drivers
o0x128014280 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x137ee9970_0 .net "nxpc_wb", 31 0, o0x128014280;  0 drivers
v0x137ee9a00_0 .net "pc_ex", 31 0, L_0x137eeef00;  1 drivers
v0x137ee9b10_0 .net "pc_id", 31 0, L_0x137eec3b0;  1 drivers
v0x137ee9ba0_0 .net "pc_if", 31 0, v0x137ee00b0_0;  1 drivers
v0x137ee9c30_0 .net "pc_plus4_ex", 31 0, L_0x137eeefe0;  1 drivers
v0x137ee9d40_0 .net "pc_plus4_id", 31 0, L_0x137eec530;  1 drivers
v0x137ee9dd0_0 .net "pc_plus4_if", 31 0, L_0x137eec010;  1 drivers
v0x137ee8730_0 .net "pc_plus4_mem", 31 0, L_0x137ef1210;  1 drivers
v0x137ee8840_0 .net "pc_plus4_wb", 31 0, L_0x137ef83b0;  1 drivers
v0x137ee9e60_0 .net "pc_src", 0 0, v0x137ed8cb0_0;  1 drivers
v0x137ee9ef0_0 .net "rd_ex", 4 0, L_0x137eef440;  1 drivers
v0x137ee9f80_0 .net "rd_id", 4 0, L_0x137eec5e0;  1 drivers
v0x137eea010_0 .net "rd_mem", 4 0, L_0x137ef1c30;  1 drivers
v0x137eea0a0_0 .net "rd_wb", 4 0, L_0x137ef8550;  1 drivers
v0x137eea130_0 .net "reg_src_ex", 1 0, L_0x137eefba0;  1 drivers
v0x137eea240_0 .net "reg_src_id", 1 0, v0x137ed5f70_0;  1 drivers
v0x137eea350_0 .net "reg_src_mem", 1 0, L_0x137ef1e20;  1 drivers
v0x137eea460_0 .net "reg_src_wb", 1 0, L_0x137ef7d70;  1 drivers
v0x137eea4f0_0 .net "reg_write_data_mem_tp", 31 0, L_0x137ef2680;  1 drivers
v0x137eea580_0 .net "reg_write_data_wb_tp", 31 0, v0x137ee6dc0_0;  1 drivers
v0x137eea610_0 .net "reg_write_ex", 0 0, L_0x137eefe60;  1 drivers
v0x137eea6a0_0 .net "reg_write_id", 0 0, v0x137ed60e0_0;  1 drivers
v0x137eea7b0_0 .net "reg_write_mem", 0 0, L_0x137ef1810;  1 drivers
v0x137eea840_0 .net "reg_write_wb", 0 0, L_0x137ef86b0;  1 drivers
v0x137eea950_0 .net "request_finish", 0 0, v0x137e5bea0_0;  1 drivers
v0x137eea9e0_0 .net "rs1_data_ex", 31 0, L_0x137eef1a0;  1 drivers
v0x137eeaa70_0 .net "rs1_data_id", 31 0, L_0x137eee940;  1 drivers
v0x137eeab00_0 .net "rs1_ex", 4 0, L_0x137eef5a0;  1 drivers
v0x137eeab90_0 .net "rs1_fwd_ex", 1 0, v0x157e06d00_0;  1 drivers
v0x137eeaca0_0 .net "rs1_fwd_id", 1 0, v0x157e4b490_0;  1 drivers
v0x137eead30_0 .net "rs1_id", 4 0, L_0x137eec6d0;  1 drivers
v0x137eeadc0_0 .net "rs2_data_ex", 31 0, L_0x137eef2e0;  1 drivers
v0x137eeae50_0 .net "rs2_data_ex_new", 31 0, L_0x137eca1f0;  1 drivers
v0x137eeaee0_0 .net "rs2_data_id", 31 0, L_0x137eeea30;  1 drivers
v0x137eeaf70_0 .net "rs2_data_mem", 31 0, L_0x137ef14d0;  1 drivers
v0x137eeb000_0 .net "rs2_ex", 4 0, L_0x137eef740;  1 drivers
v0x137eeb090_0 .net "rs2_fwd_ex", 1 0, v0x157e06e20_0;  1 drivers
v0x137eeb1a0_0 .net "rs2_fwd_id", 1 0, v0x157e4b5b0_0;  1 drivers
v0x137eeb230_0 .net "rs2_id", 4 0, L_0x137eec750;  1 drivers
v0x137eeb2c0_0 .net "rst", 0 0, v0x137eebf80_0;  alias, 1 drivers
v0x137eeb350_0 .net "stall_ex", 0 0, L_0x137ef97f0;  1 drivers
v0x137eeb3e0_0 .net "stall_id", 0 0, L_0x137ef9720;  1 drivers
v0x137eeb470_0 .net "stall_if", 0 0, L_0x137ef95b0;  1 drivers
v0x137eeb500_0 .net "stall_mem", 0 0, L_0x137ef9860;  1 drivers
v0x137eeb590_0 .net "stall_wb", 0 0, L_0x137ef9940;  1 drivers
v0x137eeb620_0 .net "write_type", 2 0, L_0x137ef1ed0;  1 drivers
L_0x137ef2030 .cmp/eq 2, L_0x137ef1e20, L_0x128040dd8;
L_0x137ef2130 .cmp/eq 2, L_0x137ef1e20, L_0x128040e20;
L_0x137ef2230 .cmp/eq 2, L_0x137ef1e20, L_0x128040e68;
L_0x137ef2410 .functor MUXZ 32, L_0x137ef1210, L_0x137ef1370, L_0x137ef2230, C4<>;
L_0x137ef24b0 .functor MUXZ 32, L_0x137ef2410, v0x137ee1010_0, L_0x137ef2130, C4<>;
L_0x137ef2680 .functor MUXZ 32, L_0x137ef24b0, L_0x137ef10b0, L_0x137ef2030, C4<>;
S_0x137e4d6b0 .scope module, "data_cache" "DataCache" 7 213, 8 6 0, S_0x137e4d980;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "debug";
    .port_info 3 /INPUT 1 "read_request";
    .port_info 4 /INPUT 1 "write_request";
    .port_info 5 /INPUT 3 "write_type";
    .port_info 6 /INPUT 32 "addr";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 1 "miss";
    .port_info 9 /OUTPUT 1 "request_finish";
    .port_info 10 /OUTPUT 32 "read_data";
    .port_info 11 /OUTPUT 1 "mem_read_request";
    .port_info 12 /OUTPUT 1 "mem_write_request";
    .port_info 13 /OUTPUT 256 "mem_write_data";
    .port_info 14 /OUTPUT 32 "mem_addr";
    .port_info 15 /INPUT 1 "mem_request_finish";
    .port_info 16 /INPUT 256 "mem_read_data";
P_0x157e26180 .param/l "LINE_ADDR_LEN" 0 8 7, +C4<00000000000000000000000000000011>;
P_0x157e261c0 .param/l "LINE_SIZE" 1 8 32, +C4<00000000000000000000000000000001000>;
P_0x157e26200 .param/l "MEM_ADDR_LEN" 1 8 30, +C4<000000000000000000000000000001101>;
P_0x157e26240 .param/l "READY" 0 8 35, C4<00>;
P_0x157e26280 .param/l "REPLACE_IN" 0 8 37, C4<10>;
P_0x157e262c0 .param/l "REPLACE_OUT" 0 8 36, C4<01>;
P_0x157e26300 .param/l "SET_ADDR_LEN" 0 8 8, +C4<00000000000000000000000000000011>;
P_0x157e26340 .param/l "SET_SIZE" 1 8 33, +C4<00000000000000000000000000000001000>;
P_0x157e26380 .param/l "TAG_ADDR_LEN" 0 8 9, +C4<00000000000000000000000000001010>;
P_0x157e263c0 .param/l "UNUSED_ADDR_LEN" 1 8 31, +C4<000000000000000000000000000000001110>;
P_0x157e26400 .param/l "WAY_CNT" 0 8 10, +C4<00000000000000000000000000000100>;
P_0x157e26440 .param/l "WORD_ADDR_LEN" 1 8 29, +C4<00000000000000000000000000000010>;
L_0x137ef7240 .functor OR 1, L_0x137ef1970, L_0x137ef1670, C4<0>, C4<0>;
L_0x137ef7510 .functor AND 1, L_0x137ef7240, L_0x137ef7470, C4<1>, C4<1>;
v0x137e58080_0 .net *"_ivl_45", 0 0, L_0x137ef7240;  1 drivers
v0x137e58110_0 .net *"_ivl_47", 0 0, L_0x137ef7470;  1 drivers
L_0x128041720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x137e5e3e0_0 .net/2u *"_ivl_50", 31 0, L_0x128041720;  1 drivers
v0x137e5e470_0 .net *"_ivl_52", 31 0, L_0x137ef75c0;  1 drivers
L_0x128041768 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x137e60500_0 .net/2u *"_ivl_56", 1 0, L_0x128041768;  1 drivers
L_0x1280417b0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x137e60590_0 .net/2u *"_ivl_60", 1 0, L_0x1280417b0;  1 drivers
v0x137e5d350_0 .net *"_ivl_65", 26 0, L_0x137ef7a70;  1 drivers
L_0x1280417f8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x137e5d3e0_0 .net/2u *"_ivl_66", 4 0, L_0x1280417f8;  1 drivers
v0x137e72fb0_0 .net "addr", 31 0, L_0x137ef0fd0;  alias, 1 drivers
v0x137e73040 .array "cache_data", 255 0, 31 0;
v0x137e6e0e0_0 .var "cache_state", 1 0;
v0x137e6e170_0 .net "clk", 0 0, v0x137eebe60_0;  alias, 1 drivers
v0x137e71290_0 .net "debug", 0 0, v0x137eebef0_0;  alias, 1 drivers
v0x137e71320 .array "dirty", 31 0, 0 0;
v0x137e69d90_0 .net "hit", 0 0, L_0x137ef7350;  1 drivers
v0x137e69e20_0 .var "hit_cnt", 31 0;
v0x137e6f170_0 .net "hit_i", 3 0, L_0x137ef5dc0;  1 drivers
v0x137e6f200_0 .var/i "hit_way", 31 0;
v0x137e908b0_0 .var/i "i", 31 0;
v0x137e90940_0 .var/i "j", 31 0;
v0x137eb9880_0 .var/i "k", 31 0;
v0x137eb9910_0 .net "line_addr", 2 0, L_0x137ef7100;  1 drivers
v0x157e51590_0 .var/i "line_index", 31 0;
v0x157e51620_0 .net "mem_addr", 31 0, L_0x137ef76f0;  alias, 1 drivers
v0x137ea9f00_0 .net "mem_read_addr", 31 0, L_0x137ef7930;  1 drivers
v0x137ea9f90_0 .net "mem_read_data", 255 0, L_0x137efa980;  alias, 1 drivers
v0x137ea4a60 .array "mem_read_line", 7 0;
v0x137ea4a60_0 .net v0x137ea4a60 0, 31 0, L_0x137ef27d0; 1 drivers
v0x137ea4a60_1 .net v0x137ea4a60 1, 31 0, L_0x137ef2960; 1 drivers
v0x137ea4a60_2 .net v0x137ea4a60 2, 31 0, L_0x137ef2a70; 1 drivers
v0x137ea4a60_3 .net v0x137ea4a60 3, 31 0, L_0x137ef2c00; 1 drivers
v0x137ea4a60_4 .net v0x137ea4a60 4, 31 0, L_0x137ef2d70; 1 drivers
v0x137ea4a60_5 .net v0x137ea4a60 5, 31 0, L_0x137ef2f80; 1 drivers
v0x137ea4a60_6 .net v0x137ea4a60 6, 31 0, L_0x137ef30f0; 1 drivers
v0x137ea4a60_7 .net v0x137ea4a60 7, 31 0, L_0x137ef3590; 1 drivers
v0x137ea4af0_0 .net "mem_read_request", 0 0, L_0x137ef79d0;  alias, 1 drivers
v0x137e61170_0 .net "mem_request_finish", 0 0, v0x137e6fc00_0;  alias, 1 drivers
v0x137e61200_0 .var "mem_write_addr", 31 0;
v0x137e600e0_0 .net "mem_write_data", 255 0, L_0x137ef31f0;  alias, 1 drivers
v0x137e60170 .array "mem_write_line", 7 0, 31 0;
v0x137e5f050_0 .net "mem_write_request", 0 0, L_0x137ef7890;  alias, 1 drivers
v0x137e5f0e0_0 .net "miss", 0 0, L_0x137ef7510;  alias, 1 drivers
v0x137e70200_0 .var "miss_cnt", 31 0;
v0x137e5dfc0_0 .var/i "out_file", 31 0;
v0x137e5e050_0 .var "read_data", 31 0;
v0x137e5cf30_0 .net "read_request", 0 0, L_0x137ef1970;  alias, 1 drivers
v0x137e5cfc0 .array "replace_way", 7 0, 31 0;
v0x137e5bea0_0 .var "request_finish", 0 0;
v0x137e5bf30_0 .net "rst", 0 0, v0x137eebf80_0;  alias, 1 drivers
v0x137e5ae10_0 .net "set_addr", 2 0, L_0x137ef71a0;  1 drivers
v0x137e5aea0_0 .var/i "set_index", 31 0;
v0x137e59d80 .array "tag", 31 0, 9 0;
v0x137e59e10_0 .net "tag_addr", 9 0, L_0x137ef72b0;  1 drivers
v0x137e58cf0_0 .var "total_cnt", 31 0;
v0x137e58d80 .array "valid", 31 0, 0 0;
v0x137e57c60_0 .var/i "way_i", 31 0;
v0x137e57cf0_0 .var/i "way_index", 31 0;
v0x137e56bd0_0 .net "word_addr", 1 0, L_0x137ef6f80;  1 drivers
v0x137e56c60_0 .net "write_data", 31 0, L_0x137eec170;  alias, 1 drivers
v0x137e55b30_0 .var "write_data_temp", 31 0;
v0x137e55bc0_0 .net "write_request", 0 0, L_0x137ef1670;  alias, 1 drivers
v0x137e54a90_0 .net "write_type", 2 0, L_0x137ef1ed0;  alias, 1 drivers
E_0x137e848d0 .event edge, v0x137e6f170_0;
L_0x137ef27d0 .part L_0x137efa980, 224, 32;
L_0x137ef2960 .part L_0x137efa980, 192, 32;
L_0x137ef2a70 .part L_0x137efa980, 160, 32;
L_0x137ef2c00 .part L_0x137efa980, 128, 32;
L_0x137ef2d70 .part L_0x137efa980, 96, 32;
L_0x137ef2f80 .part L_0x137efa980, 64, 32;
L_0x137ef30f0 .part L_0x137efa980, 32, 32;
v0x137e60170_7 .array/port v0x137e60170, 7;
v0x137e60170_6 .array/port v0x137e60170, 6;
v0x137e60170_5 .array/port v0x137e60170, 5;
v0x137e60170_4 .array/port v0x137e60170, 4;
LS_0x137ef31f0_0_0 .concat8 [ 32 32 32 32], v0x137e60170_7, v0x137e60170_6, v0x137e60170_5, v0x137e60170_4;
v0x137e60170_3 .array/port v0x137e60170, 3;
v0x137e60170_2 .array/port v0x137e60170, 2;
v0x137e60170_1 .array/port v0x137e60170, 1;
v0x137e60170_0 .array/port v0x137e60170, 0;
LS_0x137ef31f0_0_4 .concat8 [ 32 32 32 32], v0x137e60170_3, v0x137e60170_2, v0x137e60170_1, v0x137e60170_0;
L_0x137ef31f0 .concat8 [ 128 128 0 0], LS_0x137ef31f0_0_0, LS_0x137ef31f0_0_4;
L_0x137ef3590 .part L_0x137efa980, 0, 32;
L_0x137ef5dc0 .concat8 [ 1 1 1 1], L_0x137ef4040, L_0x137ef4e60, L_0x137ef5d10, L_0x137ef6ed0;
L_0x137ef6f80 .part L_0x137ef0fd0, 0, 2;
L_0x137ef7100 .part L_0x137ef0fd0, 2, 3;
L_0x137ef71a0 .part L_0x137ef0fd0, 5, 3;
L_0x137ef72b0 .part L_0x137ef0fd0, 8, 10;
L_0x137ef7350 .reduce/or L_0x137ef5dc0;
L_0x137ef7470 .reduce/nor v0x137e5bea0_0;
L_0x137ef75c0 .functor MUXZ 32, L_0x128041720, v0x137e61200_0, L_0x137ef7890, C4<>;
L_0x137ef76f0 .functor MUXZ 32, L_0x137ef75c0, L_0x137ef7930, L_0x137ef79d0, C4<>;
L_0x137ef7890 .cmp/eq 2, v0x137e6e0e0_0, L_0x128041768;
L_0x137ef79d0 .cmp/eq 2, v0x137e6e0e0_0, L_0x1280417b0;
L_0x137ef7a70 .part L_0x137ef0fd0, 5, 27;
L_0x137ef7930 .concat [ 5 27 0 0], L_0x1280417f8, L_0x137ef7a70;
S_0x137e37d70 .scope generate, "hitloop[0]" "hitloop[0]" 8 96, 8 96 0, S_0x137e4d6b0;
 .timescale -9 -9;
P_0x137e82290 .param/l "way" 0 8 96, +C4<00>;
L_0x137ef4040 .functor AND 1, L_0x137ef3680, L_0x137ef3f10, C4<1>, C4<1>;
v0x157ecf9c0_0 .net *"_ivl_0", 0 0, L_0x137ef3680;  1 drivers
L_0x128040f40 .functor BUFT 1, C4<0000000100>, C4<0>, C4<0>, C4<0>;
v0x157eddae0_0 .net/2u *"_ivl_10", 9 0, L_0x128040f40;  1 drivers
v0x137e73900_0 .net *"_ivl_13", 9 0, L_0x137ef3900;  1 drivers
v0x137ea8f00_0 .net *"_ivl_14", 9 0, L_0x137ef3a60;  1 drivers
v0x137ea7e00_0 .net *"_ivl_16", 7 0, L_0x137ef3b30;  1 drivers
L_0x128040f88 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x137ea6d00_0 .net *"_ivl_19", 4 0, L_0x128040f88;  1 drivers
v0x137ea5c00_0 .net *"_ivl_2", 7 0, L_0x137ef3720;  1 drivers
v0x137ea3e90_0 .net *"_ivl_20", 9 0, L_0x137ef3c50;  1 drivers
L_0x128040fd0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x137e301a0_0 .net *"_ivl_23", 1 0, L_0x128040fd0;  1 drivers
L_0x128041018 .functor BUFT 1, C4<0000000100>, C4<0>, C4<0>, C4<0>;
v0x137e2f070_0 .net/2u *"_ivl_24", 9 0, L_0x128041018;  1 drivers
v0x137e4ce90_0 .net *"_ivl_27", 9 0, L_0x137ef3db0;  1 drivers
v0x137e3e890_0 .net *"_ivl_28", 0 0, L_0x137ef3f10;  1 drivers
v0x137e3e1f0_0 .net *"_ivl_31", 0 0, L_0x137ef4040;  1 drivers
L_0x128040eb0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x137e53a90_0 .net *"_ivl_5", 4 0, L_0x128040eb0;  1 drivers
v0x137e52990_0 .net *"_ivl_6", 9 0, L_0x137ef37c0;  1 drivers
L_0x128040ef8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x137e51890_0 .net *"_ivl_9", 1 0, L_0x128040ef8;  1 drivers
L_0x137ef3680 .array/port v0x137e58d80, L_0x137ef3900;
L_0x137ef3720 .concat [ 3 5 0 0], L_0x137ef71a0, L_0x128040eb0;
L_0x137ef37c0 .concat [ 8 2 0 0], L_0x137ef3720, L_0x128040ef8;
L_0x137ef3900 .arith/mult 10, L_0x137ef37c0, L_0x128040f40;
L_0x137ef3a60 .array/port v0x137e59d80, L_0x137ef3db0;
L_0x137ef3b30 .concat [ 3 5 0 0], L_0x137ef71a0, L_0x128040f88;
L_0x137ef3c50 .concat [ 8 2 0 0], L_0x137ef3b30, L_0x128040fd0;
L_0x137ef3db0 .arith/mult 10, L_0x137ef3c50, L_0x128041018;
L_0x137ef3f10 .cmp/eq 10, L_0x137ef3a60, L_0x137ef72b0;
S_0x137e38420 .scope generate, "hitloop[1]" "hitloop[1]" 8 96, 8 96 0, S_0x137e4d6b0;
 .timescale -9 -9;
P_0x157eddbb0 .param/l "way" 0 8 96, +C4<01>;
L_0x137ef4e60 .functor AND 1, L_0x137ef40f0, L_0x137ef4cd0, C4<1>, C4<1>;
v0x137e50790_0 .net *"_ivl_0", 0 0, L_0x137ef40f0;  1 drivers
L_0x1280410f0 .functor BUFT 1, C4<0000000100>, C4<0>, C4<0>, C4<0>;
v0x137e4f670_0 .net/2u *"_ivl_10", 9 0, L_0x1280410f0;  1 drivers
v0x137e681f0_0 .net *"_ivl_13", 9 0, L_0x137ef43f0;  1 drivers
L_0x128041138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x137e63bf0_0 .net *"_ivl_18", 0 0, L_0x128041138;  1 drivers
v0x137e08090_0 .net *"_ivl_19", 10 0, L_0x137ef4530;  1 drivers
v0x137e6ccd0_0 .net *"_ivl_2", 7 0, L_0x137ef4190;  1 drivers
L_0x128041c78 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v0x137e6bbd0_0 .net/2u *"_ivl_23", 10 0, L_0x128041c78;  1 drivers
v0x137e6aad0_0 .net *"_ivl_24", 10 0, L_0x137ef4680;  1 drivers
v0x137e699f0_0 .net *"_ivl_26", 9 0, L_0x137ef47c0;  1 drivers
v0x137e91440_0 .net *"_ivl_28", 7 0, L_0x137ef48a0;  1 drivers
L_0x128041180 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x137e7bc30_0 .net *"_ivl_31", 4 0, L_0x128041180;  1 drivers
v0x137e7c4d0_0 .net *"_ivl_32", 9 0, L_0x137ef49c0;  1 drivers
L_0x1280411c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x137e7b880_0 .net *"_ivl_35", 1 0, L_0x1280411c8;  1 drivers
L_0x128041210 .functor BUFT 1, C4<0000000100>, C4<0>, C4<0>, C4<0>;
v0x137e7be10_0 .net/2u *"_ivl_36", 9 0, L_0x128041210;  1 drivers
v0x137e7b120_0 .net *"_ivl_39", 9 0, L_0x137ef01f0;  1 drivers
L_0x128041258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x137e7adb0_0 .net *"_ivl_44", 0 0, L_0x128041258;  1 drivers
v0x137e7a600_0 .net *"_ivl_45", 10 0, L_0x137ef0330;  1 drivers
L_0x128041cc0 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v0x137e78d10_0 .net/2u *"_ivl_49", 10 0, L_0x128041cc0;  1 drivers
L_0x128041060 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x137e78a20_0 .net *"_ivl_5", 4 0, L_0x128041060;  1 drivers
v0x137e78000_0 .net *"_ivl_50", 10 0, L_0x137ef4bd0;  1 drivers
v0x137e77820_0 .net *"_ivl_52", 0 0, L_0x137ef4cd0;  1 drivers
v0x137e84960_0 .net *"_ivl_55", 0 0, L_0x137ef4e60;  1 drivers
v0x137e82370_0 .net *"_ivl_6", 9 0, L_0x137ef4290;  1 drivers
L_0x1280410a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x137e2b200_0 .net *"_ivl_9", 1 0, L_0x1280410a8;  1 drivers
L_0x137ef40f0 .array/port v0x137e58d80, L_0x137ef4680;
L_0x137ef4190 .concat [ 3 5 0 0], L_0x137ef71a0, L_0x128041060;
L_0x137ef4290 .concat [ 8 2 0 0], L_0x137ef4190, L_0x1280410a8;
L_0x137ef43f0 .arith/mult 10, L_0x137ef4290, L_0x1280410f0;
L_0x137ef4530 .concat [ 10 1 0 0], L_0x137ef43f0, L_0x128041138;
L_0x137ef4680 .arith/sum 11, L_0x137ef4530, L_0x128041c78;
L_0x137ef47c0 .array/port v0x137e59d80, L_0x137ef4bd0;
L_0x137ef48a0 .concat [ 3 5 0 0], L_0x137ef71a0, L_0x128041180;
L_0x137ef49c0 .concat [ 8 2 0 0], L_0x137ef48a0, L_0x1280411c8;
L_0x137ef01f0 .arith/mult 10, L_0x137ef49c0, L_0x128041210;
L_0x137ef0330 .concat [ 10 1 0 0], L_0x137ef01f0, L_0x128041258;
L_0x137ef4bd0 .arith/sum 11, L_0x137ef0330, L_0x128041cc0;
L_0x137ef4cd0 .cmp/eq 10, L_0x137ef47c0, L_0x137ef72b0;
S_0x137e52cf0 .scope generate, "hitloop[2]" "hitloop[2]" 8 96, 8 96 0, S_0x137e4d6b0;
 .timescale -9 -9;
P_0x137e82440 .param/l "way" 0 8 96, +C4<010>;
L_0x137ef5d10 .functor AND 1, L_0x137ef4f10, L_0x137ef5bc0, C4<1>, C4<1>;
v0x137eba510_0 .net *"_ivl_0", 0 0, L_0x137ef4f10;  1 drivers
L_0x128041330 .functor BUFT 1, C4<0000000100>, C4<0>, C4<0>, C4<0>;
v0x137eb8ed0_0 .net/2u *"_ivl_10", 9 0, L_0x128041330;  1 drivers
v0x137eb8d40_0 .net *"_ivl_13", 9 0, L_0x137ef51b0;  1 drivers
L_0x128041378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x137eb8640_0 .net *"_ivl_18", 0 0, L_0x128041378;  1 drivers
v0x137eb82d0_0 .net *"_ivl_19", 10 0, L_0x137ef52d0;  1 drivers
v0x137eb74f0_0 .net *"_ivl_2", 7 0, L_0x137ef4fb0;  1 drivers
L_0x128041d08 .functor BUFT 1, C4<00000000010>, C4<0>, C4<0>, C4<0>;
v0x137eb6d60_0 .net/2u *"_ivl_23", 10 0, L_0x128041d08;  1 drivers
v0x137eb6a80_0 .net *"_ivl_24", 10 0, L_0x137ef53f0;  1 drivers
v0x137eb6140_0 .net *"_ivl_26", 9 0, L_0x137ef5530;  1 drivers
v0x137eb5580_0 .net *"_ivl_28", 7 0, L_0x137ef5610;  1 drivers
L_0x1280413c0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x137eb53a0_0 .net *"_ivl_31", 4 0, L_0x1280413c0;  1 drivers
v0x137eb45b0_0 .net *"_ivl_32", 9 0, L_0x137ef56f0;  1 drivers
L_0x128041408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x157ed06e0_0 .net *"_ivl_35", 1 0, L_0x128041408;  1 drivers
L_0x128041450 .functor BUFT 1, C4<0000000100>, C4<0>, C4<0>, C4<0>;
v0x157ed0770_0 .net/2u *"_ivl_36", 9 0, L_0x128041450;  1 drivers
v0x137e2bb50_0 .net *"_ivl_39", 9 0, L_0x137ef5820;  1 drivers
L_0x128041498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x137e2bbe0_0 .net *"_ivl_44", 0 0, L_0x128041498;  1 drivers
v0x137e31290_0 .net *"_ivl_45", 10 0, L_0x137ef5940;  1 drivers
L_0x128041d50 .functor BUFT 1, C4<00000000010>, C4<0>, C4<0>, C4<0>;
v0x137e31320_0 .net/2u *"_ivl_49", 10 0, L_0x128041d50;  1 drivers
L_0x1280412a0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x137eba160_0 .net *"_ivl_5", 4 0, L_0x1280412a0;  1 drivers
v0x137eba1f0_0 .net *"_ivl_50", 10 0, L_0x137ef5ac0;  1 drivers
v0x137e79470_0 .net *"_ivl_52", 0 0, L_0x137ef5bc0;  1 drivers
v0x137e79500_0 .net *"_ivl_55", 0 0, L_0x137ef5d10;  1 drivers
v0x137eb9640_0 .net *"_ivl_6", 9 0, L_0x137ef5090;  1 drivers
L_0x1280412e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x137eb96d0_0 .net *"_ivl_9", 1 0, L_0x1280412e8;  1 drivers
L_0x137ef4f10 .array/port v0x137e58d80, L_0x137ef53f0;
L_0x137ef4fb0 .concat [ 3 5 0 0], L_0x137ef71a0, L_0x1280412a0;
L_0x137ef5090 .concat [ 8 2 0 0], L_0x137ef4fb0, L_0x1280412e8;
L_0x137ef51b0 .arith/mult 10, L_0x137ef5090, L_0x128041330;
L_0x137ef52d0 .concat [ 10 1 0 0], L_0x137ef51b0, L_0x128041378;
L_0x137ef53f0 .arith/sum 11, L_0x137ef52d0, L_0x128041d08;
L_0x137ef5530 .array/port v0x137e59d80, L_0x137ef5ac0;
L_0x137ef5610 .concat [ 3 5 0 0], L_0x137ef71a0, L_0x1280413c0;
L_0x137ef56f0 .concat [ 8 2 0 0], L_0x137ef5610, L_0x128041408;
L_0x137ef5820 .arith/mult 10, L_0x137ef56f0, L_0x128041450;
L_0x137ef5940 .concat [ 10 1 0 0], L_0x137ef5820, L_0x128041498;
L_0x137ef5ac0 .arith/sum 11, L_0x137ef5940, L_0x128041d50;
L_0x137ef5bc0 .cmp/eq 10, L_0x137ef5530, L_0x137ef72b0;
S_0x137e55f20 .scope generate, "hitloop[3]" "hitloop[3]" 8 96, 8 96 0, S_0x137e4d6b0;
 .timescale -9 -9;
P_0x137eb6df0 .param/l "way" 0 8 96, +C4<011>;
L_0x137ef6ed0 .functor AND 1, L_0x137ef5f20, L_0x137ef6d00, C4<1>, C4<1>;
v0x137eb6760_0 .net *"_ivl_0", 0 0, L_0x137ef5f20;  1 drivers
L_0x128041570 .functor BUFT 1, C4<0000000100>, C4<0>, C4<0>, C4<0>;
v0x137eb67f0_0 .net/2u *"_ivl_10", 9 0, L_0x128041570;  1 drivers
v0x137e688f0_0 .net *"_ivl_13", 9 0, L_0x137ef6200;  1 drivers
L_0x1280415b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x137e68980_0 .net *"_ivl_18", 0 0, L_0x1280415b8;  1 drivers
v0x137e736a0_0 .net *"_ivl_19", 10 0, L_0x137ef6340;  1 drivers
v0x137e73730_0 .net *"_ivl_2", 7 0, L_0x137ef5fc0;  1 drivers
L_0x128041d98 .functor BUFT 1, C4<00000000011>, C4<0>, C4<0>, C4<0>;
v0x137eaafa0_0 .net/2u *"_ivl_23", 10 0, L_0x128041d98;  1 drivers
v0x137eab030_0 .net *"_ivl_24", 10 0, L_0x137ef6490;  1 drivers
v0x137ea4e80_0 .net *"_ivl_26", 9 0, L_0x137ef65d0;  1 drivers
v0x137ea4f10_0 .net *"_ivl_28", 7 0, L_0x137ef66b0;  1 drivers
L_0x128041600 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x137e2d020_0 .net *"_ivl_31", 4 0, L_0x128041600;  1 drivers
v0x137e2d0b0_0 .net *"_ivl_32", 9 0, L_0x137ef6850;  1 drivers
L_0x128041648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x137e317a0_0 .net *"_ivl_35", 1 0, L_0x128041648;  1 drivers
L_0x128041690 .functor BUFT 1, C4<0000000100>, C4<0>, C4<0>, C4<0>;
v0x137e31830_0 .net/2u *"_ivl_36", 9 0, L_0x128041690;  1 drivers
v0x137e490c0_0 .net *"_ivl_39", 9 0, L_0x137ef6940;  1 drivers
L_0x1280416d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x137e49150_0 .net *"_ivl_44", 0 0, L_0x1280416d8;  1 drivers
v0x137e62210_0 .net *"_ivl_45", 10 0, L_0x137ef6a80;  1 drivers
L_0x128041de0 .functor BUFT 1, C4<00000000011>, C4<0>, C4<0>, C4<0>;
v0x137e622a0_0 .net/2u *"_ivl_49", 10 0, L_0x128041de0;  1 drivers
L_0x1280414e0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x137e59110_0 .net *"_ivl_5", 4 0, L_0x1280414e0;  1 drivers
v0x137e591a0_0 .net *"_ivl_50", 10 0, L_0x137ef6c00;  1 drivers
v0x137e4fa10_0 .net *"_ivl_52", 0 0, L_0x137ef6d00;  1 drivers
v0x137e4faa0_0 .net *"_ivl_55", 0 0, L_0x137ef6ed0;  1 drivers
v0x137e4e980_0 .net *"_ivl_6", 9 0, L_0x137ef60a0;  1 drivers
L_0x128041528 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x137e4ea10_0 .net *"_ivl_9", 1 0, L_0x128041528;  1 drivers
L_0x137ef5f20 .array/port v0x137e58d80, L_0x137ef6490;
L_0x137ef5fc0 .concat [ 3 5 0 0], L_0x137ef71a0, L_0x1280414e0;
L_0x137ef60a0 .concat [ 8 2 0 0], L_0x137ef5fc0, L_0x128041528;
L_0x137ef6200 .arith/mult 10, L_0x137ef60a0, L_0x128041570;
L_0x137ef6340 .concat [ 10 1 0 0], L_0x137ef6200, L_0x1280415b8;
L_0x137ef6490 .arith/sum 11, L_0x137ef6340, L_0x128041d98;
L_0x137ef65d0 .array/port v0x137e59d80, L_0x137ef6c00;
L_0x137ef66b0 .concat [ 3 5 0 0], L_0x137ef71a0, L_0x128041600;
L_0x137ef6850 .concat [ 8 2 0 0], L_0x137ef66b0, L_0x128041648;
L_0x137ef6940 .arith/mult 10, L_0x137ef6850, L_0x128041690;
L_0x137ef6a80 .concat [ 10 1 0 0], L_0x137ef6940, L_0x1280416d8;
L_0x137ef6c00 .arith/sum 11, L_0x137ef6a80, L_0x128041de0;
L_0x137ef6d00 .cmp/eq 10, L_0x137ef65d0, L_0x137ef72b0;
S_0x137e51bf0 .scope generate, "memory_interface[0]" "memory_interface[0]" 8 65, 8 65 0, S_0x137e4d6b0;
 .timescale -9 -9;
P_0x137eba5e0 .param/l "line" 0 8 65, +C4<00>;
v0x137e5a1a0_0 .net *"_ivl_2", 31 0, v0x137e60170_0;  1 drivers
S_0x137e54e80 .scope generate, "memory_interface[1]" "memory_interface[1]" 8 65, 8 65 0, S_0x137e4d6b0;
 .timescale -9 -9;
P_0x137eb8710 .param/l "line" 0 8 65, +C4<01>;
v0x137e5a230_0 .net *"_ivl_2", 31 0, v0x137e60170_1;  1 drivers
S_0x137e5b4f0 .scope generate, "memory_interface[2]" "memory_interface[2]" 8 65, 8 65 0, S_0x137e4d6b0;
 .timescale -9 -9;
P_0x137e778f0 .param/l "line" 0 8 65, +C4<010>;
v0x137e5f470_0 .net *"_ivl_2", 31 0, v0x137e60170_2;  1 drivers
S_0x137e593d0 .scope generate, "memory_interface[3]" "memory_interface[3]" 8 65, 8 65 0, S_0x137e4d6b0;
 .timescale -9 -9;
P_0x137e7a690 .param/l "line" 0 8 65, +C4<011>;
v0x137e5f500_0 .net *"_ivl_2", 31 0, v0x137e60170_3;  1 drivers
S_0x137e53df0 .scope generate, "memory_interface[4]" "memory_interface[4]" 8 65, 8 65 0, S_0x137e4d6b0;
 .timescale -9 -9;
P_0x137eba5a0 .param/l "line" 0 8 65, +C4<0100>;
v0x137e5c2c0_0 .net *"_ivl_2", 31 0, v0x137e60170_4;  1 drivers
S_0x137e4fcd0 .scope generate, "memory_interface[5]" "memory_interface[5]" 8 65, 8 65 0, S_0x137e4d6b0;
 .timescale -9 -9;
P_0x137e7b950 .param/l "line" 0 8 65, +C4<0101>;
v0x137e5c350_0 .net *"_ivl_2", 31 0, v0x137e60170_5;  1 drivers
S_0x137e4ec20 .scope generate, "memory_interface[6]" "memory_interface[6]" 8 65, 8 65 0, S_0x137e4d6b0;
 .timescale -9 -9;
P_0x137e91510 .param/l "line" 0 8 65, +C4<0110>;
v0x137e61590_0 .net *"_ivl_2", 31 0, v0x137e60170_6;  1 drivers
S_0x137e5a460 .scope generate, "memory_interface[7]" "memory_interface[7]" 8 65, 8 65 0, S_0x137e4d6b0;
 .timescale -9 -9;
P_0x137e68280 .param/l "line" 0 8 65, +C4<0111>;
v0x137e61620_0 .net *"_ivl_2", 31 0, v0x137e60170_7;  1 drivers
S_0x137e5f730 .scope module, "ex_mem" "EX_MEM" 7 164, 9 2 0, S_0x137e4d980;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_plus4_ex";
    .port_info 2 /INPUT 32 "imm_ex";
    .port_info 3 /INPUT 32 "rs2_data_ex";
    .port_info 4 /INPUT 32 "alu_result_ex";
    .port_info 5 /INPUT 1 "mem_read_ex";
    .port_info 6 /INPUT 1 "mem_write_ex";
    .port_info 7 /INPUT 1 "reg_write_ex";
    .port_info 8 /INPUT 2 "reg_src_ex";
    .port_info 9 /INPUT 3 "instr_funct3_ex";
    .port_info 10 /INPUT 5 "rd_ex";
    .port_info 11 /INPUT 1 "stall_mem";
    .port_info 12 /INPUT 1 "bubble_mem";
    .port_info 13 /OUTPUT 1 "mem_read_mem";
    .port_info 14 /OUTPUT 1 "mem_write_mem";
    .port_info 15 /OUTPUT 1 "reg_write_mem";
    .port_info 16 /OUTPUT 32 "pc_plus4_mem";
    .port_info 17 /OUTPUT 32 "imm_mem";
    .port_info 18 /OUTPUT 32 "rs2_data_mem";
    .port_info 19 /OUTPUT 32 "alu_result_mem";
    .port_info 20 /OUTPUT 2 "reg_src_mem";
    .port_info 21 /OUTPUT 3 "instr_funct3_mem";
    .port_info 22 /OUTPUT 5 "rd_mem";
    .port_info 23 /OUTPUT 1 "mem_write";
    .port_info 24 /OUTPUT 3 "write_type";
    .port_info 25 /OUTPUT 32 "write_data";
    .port_info 26 /OUTPUT 32 "mem_addr";
v0x137eae4f0_0 .net "alu_result_ex", 31 0, v0x137eb0580_0;  alias, 1 drivers
v0x137e6c200_0 .net "alu_result_mem", 31 0, L_0x137ef10b0;  alias, 1 drivers
v0x137e6c290_0 .net "bubble_mem", 0 0, L_0x128041a80;  alias, 1 drivers
v0x137e6d300_0 .net "clk", 0 0, v0x137eebe60_0;  alias, 1 drivers
v0x137e6d390_0 .net "imm_ex", 31 0, L_0x137eef0c0;  alias, 1 drivers
v0x137e6b100_0 .net "imm_mem", 31 0, L_0x137ef1370;  alias, 1 drivers
v0x137e6b190_0 .net "instr_funct3_ex", 2 0, L_0x137eefa40;  alias, 1 drivers
v0x137e92070_0 .net "instr_funct3_mem", 2 0, L_0x137ef1ad0;  alias, 1 drivers
v0x137e92100_0 .net "mem_addr", 31 0, L_0x137ef0fd0;  alias, 1 drivers
v0x137eb76d0_0 .net "mem_read_ex", 0 0, L_0x137ef0530;  alias, 1 drivers
v0x137eb7760_0 .net "mem_read_mem", 0 0, L_0x137ef1970;  alias, 1 drivers
o0x12800c2d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x157e33a30_0 .net "mem_write", 0 0, o0x12800c2d0;  0 drivers
v0x157e33ac0_0 .net "mem_write_ex", 0 0, L_0x137eefd00;  alias, 1 drivers
v0x137e2de30_0 .net "mem_write_mem", 0 0, L_0x137ef1670;  alias, 1 drivers
v0x137e94580_0 .net "pc_plus4_ex", 31 0, L_0x137eeefe0;  alias, 1 drivers
v0x137e2dec0_0 .net "pc_plus4_mem", 31 0, L_0x137ef1210;  alias, 1 drivers
v0x137e2db00_0 .net "rd_ex", 4 0, L_0x137eef440;  alias, 1 drivers
v0x137eaa5c0_0 .net "rd_mem", 4 0, L_0x137ef1c30;  alias, 1 drivers
v0x137eaa650_0 .net "reg_src_ex", 1 0, L_0x137eefba0;  alias, 1 drivers
v0x137ea5120_0 .net "reg_src_mem", 1 0, L_0x137ef1e20;  alias, 1 drivers
v0x137ea51b0_0 .net "reg_write_ex", 0 0, L_0x137eefe60;  alias, 1 drivers
v0x137e2e560_0 .net "reg_write_mem", 0 0, L_0x137ef1810;  alias, 1 drivers
v0x137e2e5f0_0 .net "rs2_data_ex", 31 0, L_0x137eca1f0;  alias, 1 drivers
v0x137e2e250_0 .net "rs2_data_mem", 31 0, L_0x137ef14d0;  alias, 1 drivers
v0x137e2e2e0_0 .net "stall_mem", 0 0, L_0x137ef9860;  alias, 1 drivers
v0x137e38130_0 .net "write_data", 31 0, L_0x137eec170;  alias, 1 drivers
v0x137e381c0_0 .net "write_type", 2 0, L_0x137ef1ed0;  alias, 1 drivers
S_0x137e5c580 .scope module, "EX_MEM_alu_result" "PipeDff" 9 23, 10 1 0, S_0x137e5f730;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x137eb0b30 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x137ef10b0 .functor BUFZ 32, v0x137e6dd50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x137eb0740_0 .net "bubble", 0 0, L_0x128041a80;  alias, 1 drivers
v0x137eb07d0_0 .net "clk", 0 0, v0x137eebe60_0;  alias, 1 drivers
v0x137eafe10_0 .net "data_in", 31 0, v0x137eb0580_0;  alias, 1 drivers
v0x137eafea0_0 .net "data_out", 31 0, L_0x137ef10b0;  alias, 1 drivers
v0x137e6dcc0_0 .net "data_out_wire", 31 0, v0x137e6dd50_0;  1 drivers
v0x137e6dd50_0 .var "data_reg", 31 0;
L_0x128040b08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x137e71f10_0 .net "default_val", 31 0, L_0x128040b08;  1 drivers
v0x137e71fa0_0 .net "stall", 0 0, L_0x137ef9860;  alias, 1 drivers
S_0x137e61850 .scope module, "EX_MEM_imm" "PipeDff" 9 25, 10 1 0, S_0x137e5f730;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x137e73990 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x137ef1370 .functor BUFZ 32, v0x137e93960_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x137e70f00_0 .net "bubble", 0 0, L_0x128041a80;  alias, 1 drivers
v0x137e6fde0_0 .net "clk", 0 0, v0x137eebe60_0;  alias, 1 drivers
v0x137e6fe70_0 .net "data_in", 31 0, L_0x137eef0c0;  alias, 1 drivers
v0x137e6ed50_0 .net "data_out", 31 0, L_0x137ef1370;  alias, 1 drivers
v0x137e6ede0_0 .net "data_out_wire", 31 0, v0x137e93960_0;  1 drivers
v0x137e93960_0 .var "data_reg", 31 0;
L_0x128040b98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x137e939f0_0 .net "default_val", 31 0, L_0x128040b98;  1 drivers
v0x137e93220_0 .net "stall", 0 0, L_0x137ef9860;  alias, 1 drivers
S_0x137e58340 .scope module, "EX_MEM_instr_funct3" "PipeDff" 9 32, 10 1 0, S_0x137e5f730;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 3 "default_val";
    .port_info 4 /INPUT 3 "data_in";
    .port_info 5 /OUTPUT 3 "data_out";
P_0x137e93330 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000011>;
L_0x137ef1ad0 .functor BUFZ 3, v0x137e44980_0, C4<000>, C4<000>, C4<000>;
v0x157e0bcb0_0 .net "bubble", 0 0, L_0x128041a80;  alias, 1 drivers
v0x137e755a0_0 .net "clk", 0 0, v0x137eebe60_0;  alias, 1 drivers
v0x137e75630_0 .net "data_in", 2 0, L_0x137eefa40;  alias, 1 drivers
v0x137e46850_0 .net "data_out", 2 0, L_0x137ef1ad0;  alias, 1 drivers
v0x137e468e0_0 .net "data_out_wire", 2 0, v0x137e44980_0;  1 drivers
v0x137e44980_0 .var "data_reg", 2 0;
L_0x128040d00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x137e44a10_0 .net "default_val", 2 0, L_0x128040d00;  1 drivers
v0x137e48190_0 .net "stall", 0 0, L_0x137ef9860;  alias, 1 drivers
S_0x137e50af0 .scope module, "EX_MEM_mem_read" "PipeDff" 9 30, 10 1 0, S_0x137e5f730;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x137e48270 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x137ef1970 .functor BUFZ 1, v0x137e651d0_0, C4<0>, C4<0>, C4<0>;
v0x137e48cc0_0 .net "bubble", 0 0, L_0x128041a80;  alias, 1 drivers
v0x137e48d50_0 .net "clk", 0 0, v0x137eebe60_0;  alias, 1 drivers
v0x137e646d0_0 .net "data_in", 0 0, L_0x137ef0530;  alias, 1 drivers
v0x137e64760_0 .net "data_out", 0 0, L_0x137ef1970;  alias, 1 drivers
v0x137e65140_0 .net "data_out_wire", 0 0, v0x137e651d0_0;  1 drivers
v0x137e651d0_0 .var "data_reg", 0 0;
L_0x128040cb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x137e18a30_0 .net "default_val", 0 0, L_0x128040cb8;  1 drivers
v0x137e18ac0_0 .net "stall", 0 0, L_0x137ef9860;  alias, 1 drivers
S_0x137e5e6a0 .scope module, "EX_MEM_mem_write" "PipeDff" 9 28, 10 1 0, S_0x137e5f730;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x137e94500 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x137ef1670 .functor BUFZ 1, v0x137e56fc0_0, C4<0>, C4<0>, C4<0>;
v0x137e92bd0_0 .net "bubble", 0 0, L_0x128041a80;  alias, 1 drivers
v0x137e7c0e0_0 .net "clk", 0 0, v0x137eebe60_0;  alias, 1 drivers
v0x137e7c170_0 .net "data_in", 0 0, L_0x137eefd00;  alias, 1 drivers
v0x137ebad40_0 .net "data_out", 0 0, L_0x137ef1670;  alias, 1 drivers
v0x137ebadd0_0 .net "data_out_wire", 0 0, v0x137e56fc0_0;  1 drivers
v0x137e56fc0_0 .var "data_reg", 0 0;
L_0x128040c28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x137e57050_0 .net "default_val", 0 0, L_0x128040c28;  1 drivers
v0x137e607c0_0 .net "stall", 0 0, L_0x137ef9860;  alias, 1 drivers
S_0x137eaf2d0 .scope module, "EX_MEM_pc_plus4" "PipeDff" 9 24, 10 1 0, S_0x137e5f730;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x137e78740 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x137ef1210 .functor BUFZ 32, v0x137e63e60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x137eaefa0_0 .net "bubble", 0 0, L_0x128041a80;  alias, 1 drivers
v0x137eaeb50_0 .net "clk", 0 0, v0x137eebe60_0;  alias, 1 drivers
v0x137eaebe0_0 .net "data_in", 31 0, L_0x137eeefe0;  alias, 1 drivers
v0x137e68460_0 .net "data_out", 31 0, L_0x137ef1210;  alias, 1 drivers
v0x137e684f0_0 .net "data_out_wire", 31 0, v0x137e63e60_0;  1 drivers
v0x137e63e60_0 .var "data_reg", 31 0;
L_0x128040b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x137e63ef0_0 .net "default_val", 31 0, L_0x128040b50;  1 drivers
v0x137e6bf30_0 .net "stall", 0 0, L_0x137ef9860;  alias, 1 drivers
S_0x137e6e3a0 .scope module, "EX_MEM_rd" "PipeDff" 9 33, 10 1 0, S_0x137e5f730;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x137e6bfc0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000101>;
L_0x137ef1c30 .functor BUFZ 5, v0x137e6d0c0_0, C4<00000>, C4<00000>, C4<00000>;
v0x137e71550_0 .net "bubble", 0 0, L_0x128041a80;  alias, 1 drivers
v0x137e715e0_0 .net "clk", 0 0, v0x137eebe60_0;  alias, 1 drivers
v0x137e6a030_0 .net "data_in", 4 0, L_0x137eef440;  alias, 1 drivers
v0x137e6a0c0_0 .net "data_out", 4 0, L_0x137ef1c30;  alias, 1 drivers
v0x137e6d030_0 .net "data_out_wire", 4 0, v0x137e6d0c0_0;  1 drivers
v0x137e6d0c0_0 .var "data_reg", 4 0;
L_0x128040d48 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x137e6f430_0 .net "default_val", 4 0, L_0x128040d48;  1 drivers
v0x137e6f4c0_0 .net "stall", 0 0, L_0x137ef9860;  alias, 1 drivers
S_0x137e704c0 .scope module, "EX_MEM_reg_src" "PipeDff" 9 34, 10 1 0, S_0x137e5f730;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x137e72430 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000010>;
L_0x137ef1e20 .functor BUFZ 2, v0x137e91700_0, C4<00>, C4<00>, C4<00>;
v0x137e68fa0_0 .net "bubble", 0 0, L_0x128041a80;  alias, 1 drivers
v0x137e69030_0 .net "clk", 0 0, v0x137eebe60_0;  alias, 1 drivers
v0x137e68cd0_0 .net "data_in", 1 0, L_0x137eefba0;  alias, 1 drivers
v0x137e68d60_0 .net "data_out", 1 0, L_0x137ef1e20;  alias, 1 drivers
v0x137e91670_0 .net "data_out_wire", 1 0, v0x137e91700_0;  1 drivers
v0x137e91700_0 .var "data_reg", 1 0;
L_0x128040d90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x137e90fb0_0 .net "default_val", 1 0, L_0x128040d90;  1 drivers
v0x137e91040_0 .net "stall", 0 0, L_0x137ef9860;  alias, 1 drivers
S_0x137e79670 .scope module, "EX_MEM_reg_write" "PipeDff" 9 29, 10 1 0, S_0x137e5f730;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x137e944c0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x137ef1810 .functor BUFZ 1, v0x137ea62c0_0, C4<0>, C4<0>, C4<0>;
v0x137ea9530_0 .net "bubble", 0 0, L_0x128041a80;  alias, 1 drivers
v0x137ea95c0_0 .net "clk", 0 0, v0x137eebe60_0;  alias, 1 drivers
v0x137ea7330_0 .net "data_in", 0 0, L_0x137eefe60;  alias, 1 drivers
v0x137ea73c0_0 .net "data_out", 0 0, L_0x137ef1810;  alias, 1 drivers
v0x137ea6230_0 .net "data_out_wire", 0 0, v0x137ea62c0_0;  1 drivers
v0x137ea62c0_0 .var "data_reg", 0 0;
L_0x128040c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x137e307d0_0 .net "default_val", 0 0, L_0x128040c70;  1 drivers
v0x137e30860_0 .net "stall", 0 0, L_0x137ef9860;  alias, 1 drivers
S_0x137e31d30 .scope module, "EX_MEM_rs2_data" "PipeDff" 9 26, 10 1 0, S_0x137e5f730;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x157ed1160 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x137ef14d0 .functor BUFZ 32, v0x137e50dc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x137e387a0_0 .net "bubble", 0 0, L_0x128041a80;  alias, 1 drivers
v0x137e51ec0_0 .net "clk", 0 0, v0x137eebe60_0;  alias, 1 drivers
v0x137e51f50_0 .net "data_in", 31 0, L_0x137eca1f0;  alias, 1 drivers
v0x137e540c0_0 .net "data_out", 31 0, L_0x137ef14d0;  alias, 1 drivers
v0x137e54150_0 .net "data_out_wire", 31 0, v0x137e50dc0_0;  1 drivers
v0x137e50dc0_0 .var "data_reg", 31 0;
L_0x128040be0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x137e50e50_0 .net "default_val", 31 0, L_0x128040be0;  1 drivers
v0x137eae460_0 .net "stall", 0 0, L_0x137ef9860;  alias, 1 drivers
S_0x137e55150 .scope module, "ex_module" "EX_MODULE" 7 139, 11 3 0, S_0x137e4d980;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "alu_type";
    .port_info 1 /INPUT 1 "alu_src1";
    .port_info 2 /INPUT 1 "alu_src2";
    .port_info 3 /INPUT 32 "pc";
    .port_info 4 /INPUT 32 "rs1_data";
    .port_info 5 /INPUT 32 "rs2_data";
    .port_info 6 /INPUT 32 "imm";
    .port_info 7 /INPUT 32 "reg_write_data_mem";
    .port_info 8 /INPUT 32 "reg_write_data_wb";
    .port_info 9 /INPUT 2 "rs1_fwd_ex";
    .port_info 10 /INPUT 2 "rs2_fwd_ex";
    .port_info 11 /OUTPUT 32 "alu_result";
    .port_info 12 /OUTPUT 32 "rs2_data_ex_new";
    .port_info 13 /OUTPUT 1 "pc_src";
L_0x137ef0ee0 .functor BUFZ 32, v0x137eb0580_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x137eca1f0 .functor BUFZ 32, L_0x137ef09d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x137e87510_0 .net "alu_result", 31 0, v0x137eb0580_0;  alias, 1 drivers
v0x137e84010_0 .net "alu_result_wire", 31 0, L_0x137ef0ee0;  1 drivers
v0x137e840b0_0 .net "alu_src1", 0 0, L_0x137ef0140;  alias, 1 drivers
v0x137e84140_0 .net "alu_src2", 0 0, L_0x137ef0690;  alias, 1 drivers
v0x137e841d0_0 .net "alu_type", 3 0, L_0x137eef8e0;  alias, 1 drivers
v0x137e81a40_0 .net "imm", 31 0, L_0x137eef0c0;  alias, 1 drivers
v0x137e81ad0_0 .net "less_than", 0 0, v0x137eb0270_0;  1 drivers
v0x137e81b80_0 .net "op1", 31 0, L_0x137ef0b70;  1 drivers
v0x157e8fd90_0 .net "op2", 31 0, L_0x137ef0d00;  1 drivers
v0x157e8fea0_0 .net "pc", 31 0, L_0x137eeef00;  alias, 1 drivers
o0x12800d200 .functor BUFZ 1, C4<z>; HiZ drive
v0x157e8ff30_0 .net "pc_src", 0 0, o0x12800d200;  0 drivers
v0x157e8ffc0_0 .net "reg_write_data_mem", 31 0, L_0x137ef2680;  alias, 1 drivers
v0x157e28940_0 .net "reg_write_data_wb", 31 0, v0x137ee6dc0_0;  alias, 1 drivers
v0x157e289d0_0 .net "rs1_data", 31 0, L_0x137eef1a0;  alias, 1 drivers
v0x157e28a60_0 .net "rs1_data_new", 31 0, L_0x137ef08e0;  1 drivers
v0x157e28af0_0 .net "rs1_fwd_ex", 1 0, v0x157e06d00_0;  alias, 1 drivers
v0x157e19cc0_0 .net "rs2_data", 31 0, L_0x137eef2e0;  alias, 1 drivers
v0x157e19e50_0 .net "rs2_data_ex_new", 31 0, L_0x137eca1f0;  alias, 1 drivers
v0x157e19ee0_0 .net "rs2_data_new", 31 0, L_0x137ef09d0;  1 drivers
v0x157e9acf0_0 .net "rs2_fwd_ex", 1 0, v0x157e06e20_0;  alias, 1 drivers
v0x157e9ad80_0 .net "zero", 0 0, v0x137eafbc0_0;  1 drivers
S_0x137e5d610 .scope module, "EX_ALU" "ALU" 11 39, 12 2 0, S_0x137e55150;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "alu_in1";
    .port_info 1 /INPUT 32 "alu_in2";
    .port_info 2 /INPUT 4 "alu_type";
    .port_info 3 /OUTPUT 32 "alu_result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "less_than";
v0x137eb0a50_0 .net "alu_in1", 31 0, L_0x137ef0b70;  alias, 1 drivers
v0x137eb04f0_0 .net "alu_in2", 31 0, L_0x137ef0d00;  alias, 1 drivers
v0x137eb0580_0 .var "alu_result", 31 0;
v0x137eb01e0_0 .net "alu_type", 3 0, L_0x137eef8e0;  alias, 1 drivers
v0x137eb0270_0 .var "less_than", 0 0;
v0x137eafbc0_0 .var "zero", 0 0;
E_0x137e2e6b0 .event edge, v0x137eb01e0_0, v0x137eb0a50_0, v0x137eb04f0_0, v0x137eafe10_0;
S_0x137eaf8b0 .scope module, "EX_OP_SELECTOR" "OpSelector" 11 23, 13 3 0, S_0x137e55150;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "alu_src1";
    .port_info 1 /INPUT 1 "alu_src2";
    .port_info 2 /INPUT 32 "rs1_data";
    .port_info 3 /INPUT 32 "rs2_data";
    .port_info 4 /INPUT 32 "reg_write_data_mem";
    .port_info 5 /INPUT 32 "reg_write_data_wb";
    .port_info 6 /INPUT 2 "fwd_ex1";
    .port_info 7 /INPUT 2 "fwd_ex2";
    .port_info 8 /INPUT 32 "pc";
    .port_info 9 /INPUT 32 "imm";
    .port_info 10 /OUTPUT 32 "op1";
    .port_info 11 /OUTPUT 32 "op2";
    .port_info 12 /OUTPUT 32 "rs1_data_new";
    .port_info 13 /OUTPUT 32 "rs2_data_new";
L_0x137ef08e0 .functor BUFZ 32, v0x137e8fae0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x137ef09d0 .functor BUFZ 32, v0x137e84b50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x128040a78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x137ef0ac0 .functor XNOR 1, L_0x137ef0140, L_0x128040a78, C4<0>, C4<0>;
L_0x128040ac0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x137ef0c50 .functor XNOR 1, L_0x137ef0690, L_0x128040ac0, C4<0>, C4<0>;
v0x137ebc780_0 .net/2u *"_ivl_10", 0 0, L_0x128040ac0;  1 drivers
v0x137ebc810_0 .net *"_ivl_12", 0 0, L_0x137ef0c50;  1 drivers
v0x137ebaa70_0 .net/2u *"_ivl_4", 0 0, L_0x128040a78;  1 drivers
v0x137ebab00_0 .net *"_ivl_6", 0 0, L_0x137ef0ac0;  1 drivers
v0x137ebab90_0 .net "alu_src1", 0 0, L_0x137ef0140;  alias, 1 drivers
v0x137e2d6b0_0 .net "alu_src2", 0 0, L_0x137ef0690;  alias, 1 drivers
v0x137e2d740_0 .net "data_op1", 31 0, v0x137e8fae0_0;  1 drivers
v0x137e2d7d0_0 .net "data_op2", 31 0, v0x137e84b50_0;  1 drivers
v0x137e2d860_0 .net "fwd_ex1", 1 0, v0x157e06d00_0;  alias, 1 drivers
v0x137e8f040_0 .net "fwd_ex2", 1 0, v0x157e06e20_0;  alias, 1 drivers
v0x137e8f0d0_0 .net "imm", 31 0, L_0x137eef0c0;  alias, 1 drivers
v0x137e8f160_0 .net "op1", 31 0, L_0x137ef0b70;  alias, 1 drivers
v0x137e8c9e0_0 .net "op2", 31 0, L_0x137ef0d00;  alias, 1 drivers
v0x137e8ca70_0 .net "pc", 31 0, L_0x137eeef00;  alias, 1 drivers
v0x137e8cb00_0 .net "reg_write_data_mem", 31 0, L_0x137ef2680;  alias, 1 drivers
v0x137e8cbd0_0 .net "reg_write_data_wb", 31 0, v0x137ee6dc0_0;  alias, 1 drivers
v0x137e89940_0 .net "rs1_data", 31 0, L_0x137eef1a0;  alias, 1 drivers
v0x137e89ad0_0 .net "rs1_data_new", 31 0, L_0x137ef08e0;  alias, 1 drivers
v0x137e87320_0 .net "rs2_data", 31 0, L_0x137eef2e0;  alias, 1 drivers
v0x137e873b0_0 .net "rs2_data_new", 31 0, L_0x137ef09d0;  alias, 1 drivers
L_0x137ef0b70 .functor MUXZ 32, L_0x137eeef00, v0x137e8fae0_0, L_0x137ef0ac0, C4<>;
L_0x137ef0d00 .functor MUXZ 32, L_0x137eef0c0, v0x137e84b50_0, L_0x137ef0c50, C4<>;
S_0x137e725d0 .scope module, "FWD_MUX_1" "FWD_MUX" 13 13, 14 2 0, S_0x137eaf8b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Data_EX";
    .port_info 1 /INPUT 32 "Data_MEM";
    .port_info 2 /INPUT 32 "Data_WB";
    .port_info 3 /INPUT 2 "fwd_ex";
    .port_info 4 /OUTPUT 32 "Data_out";
v0x137e90bf0_0 .net "Data_EX", 31 0, L_0x137eef1a0;  alias, 1 drivers
v0x137e90c80_0 .net "Data_MEM", 31 0, L_0x137ef2680;  alias, 1 drivers
v0x137e8fa50_0 .net "Data_WB", 31 0, v0x137ee6dc0_0;  alias, 1 drivers
v0x137e8fae0_0 .var "Data_out", 31 0;
v0x137e8d470_0 .net "fwd_ex", 1 0, v0x157e06d00_0;  alias, 1 drivers
E_0x137eafd20 .event edge, v0x137e8d470_0, v0x137e90bf0_0, v0x137e90c80_0, v0x137e8fa50_0;
S_0x137e8a390 .scope module, "FWD_MUX_2" "FWD_MUX" 13 14, 14 2 0, S_0x137eaf8b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Data_EX";
    .port_info 1 /INPUT 32 "Data_MEM";
    .port_info 2 /INPUT 32 "Data_WB";
    .port_info 3 /INPUT 2 "fwd_ex";
    .port_info 4 /OUTPUT 32 "Data_out";
v0x137e87db0_0 .net "Data_EX", 31 0, L_0x137eef2e0;  alias, 1 drivers
v0x137e87e60_0 .net "Data_MEM", 31 0, L_0x137ef2680;  alias, 1 drivers
v0x137e84aa0_0 .net "Data_WB", 31 0, v0x137ee6dc0_0;  alias, 1 drivers
v0x137e84b50_0 .var "Data_out", 31 0;
v0x137e824b0_0 .net "fwd_ex", 1 0, v0x157e06e20_0;  alias, 1 drivers
E_0x137e8d5d0 .event edge, v0x137e824b0_0, v0x137e87db0_0, v0x137e90c80_0, v0x137e8fa50_0;
S_0x157e22410 .scope module, "forward_unit_ex" "Forward_Unit_Ex" 7 287, 15 2 0, S_0x137e4d980;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reg_write_mem";
    .port_info 1 /INPUT 5 "rs1_ex";
    .port_info 2 /INPUT 5 "rs2_ex";
    .port_info 3 /INPUT 5 "rd_mem";
    .port_info 4 /INPUT 5 "rd_wb";
    .port_info 5 /INPUT 1 "reg_write_wb";
    .port_info 6 /OUTPUT 2 "rs1_fwd_ex";
    .port_info 7 /OUTPUT 2 "rs2_fwd_ex";
v0x157e225e0_0 .net "rd_mem", 4 0, L_0x137ef1c30;  alias, 1 drivers
v0x157e2b6b0_0 .net "rd_wb", 4 0, L_0x137ef8550;  alias, 1 drivers
v0x157e2b740_0 .net "reg_write_mem", 0 0, L_0x137ef1810;  alias, 1 drivers
v0x157e2b7d0_0 .net "reg_write_wb", 0 0, L_0x137ef86b0;  alias, 1 drivers
v0x157e2b860_0 .net "rs1_ex", 4 0, L_0x137eef5a0;  alias, 1 drivers
v0x157e06d00_0 .var "rs1_fwd_ex", 1 0;
v0x157e06d90_0 .net "rs2_ex", 4 0, L_0x137eef740;  alias, 1 drivers
v0x157e06e20_0 .var "rs2_fwd_ex", 1 0;
E_0x157e22580/0 .event edge, v0x137ea73c0_0, v0x137e6a0c0_0, v0x157e2b860_0, v0x157e2b7d0_0;
E_0x157e22580/1 .event edge, v0x157e2b6b0_0, v0x157e06d90_0;
E_0x157e22580 .event/or E_0x157e22580/0, E_0x157e22580/1;
S_0x157e4e390 .scope module, "forward_unit_id" "Forward_Unit_Id" 7 278, 16 2 0, S_0x137e4d980;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reg_write_mem";
    .port_info 1 /INPUT 5 "rs1_id";
    .port_info 2 /INPUT 5 "rs2_id";
    .port_info 3 /INPUT 5 "rd_mem";
    .port_info 4 /INPUT 1 "branch_id";
    .port_info 5 /INPUT 1 "jal_id";
    .port_info 6 /INPUT 1 "jalr_id";
    .port_info 7 /OUTPUT 2 "rs1_fwd_id";
    .port_info 8 /OUTPUT 2 "rs2_fwd_id";
v0x157e4e5e0_0 .net "branch_id", 0 0, L_0x137eeeb20;  alias, 1 drivers
v0x157e487d0_0 .net "jal_id", 0 0, L_0x137eeec10;  alias, 1 drivers
v0x157e48860_0 .net "jalr_id", 0 0, L_0x137eeecd0;  alias, 1 drivers
v0x157e488f0_0 .net "rd_mem", 4 0, L_0x137ef1c30;  alias, 1 drivers
v0x157e48980_0 .net "reg_write_mem", 0 0, L_0x137ef1810;  alias, 1 drivers
v0x157e4b490_0 .var "rs1_fwd_id", 1 0;
v0x157e4b520_0 .net "rs1_id", 4 0, L_0x137eec6d0;  alias, 1 drivers
v0x157e4b5b0_0 .var "rs2_fwd_id", 1 0;
v0x157e4b640_0 .net "rs2_id", 4 0, L_0x137eec750;  alias, 1 drivers
E_0x157e06f80/0 .event edge, v0x137ea73c0_0, v0x157e4e5e0_0, v0x137e6a0c0_0, v0x157e4b520_0;
E_0x157e06f80/1 .event edge, v0x157e48860_0, v0x157e4b640_0;
E_0x157e06f80 .event/or E_0x157e06f80/0, E_0x157e06f80/1;
S_0x157e17f30 .scope module, "hazard_detect_unit" "Hazard_Detect_Unit" 7 261, 17 2 0, S_0x137e4d980;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "pc_src_id";
    .port_info 2 /INPUT 1 "jal_id";
    .port_info 3 /INPUT 1 "jalr_id";
    .port_info 4 /INPUT 1 "branch_id";
    .port_info 5 /INPUT 5 "rs1_id";
    .port_info 6 /INPUT 5 "rs2_id";
    .port_info 7 /INPUT 5 "rd_mem";
    .port_info 8 /INPUT 5 "rd_ex";
    .port_info 9 /INPUT 1 "mem_read_ex";
    .port_info 10 /INPUT 1 "mem_read_mem";
    .port_info 11 /INPUT 1 "reg_write_ex";
    .port_info 12 /INPUT 1 "mem_read_id";
    .port_info 13 /INPUT 1 "miss";
    .port_info 14 /OUTPUT 1 "stall_if";
    .port_info 15 /OUTPUT 1 "bubble_if";
    .port_info 16 /OUTPUT 1 "stall_id";
    .port_info 17 /OUTPUT 1 "bubble_id";
    .port_info 18 /OUTPUT 1 "stall_ex";
    .port_info 19 /OUTPUT 1 "bubble_ex";
    .port_info 20 /OUTPUT 1 "stall_mem";
    .port_info 21 /OUTPUT 1 "bubble_mem";
    .port_info 22 /OUTPUT 1 "stall_wb";
    .port_info 23 /OUTPUT 1 "bubble_wb";
L_0x137ef8760 .functor OR 1, L_0x137eeeb20, L_0x137eeecd0, C4<0>, C4<0>;
L_0x137ef8a90 .functor OR 1, L_0x137ef8810, L_0x137ef88d0, C4<0>, C4<0>;
L_0x137ef8b40 .functor AND 1, L_0x137eefe60, L_0x137ef8a90, C4<1>, C4<1>;
L_0x137ef8f30 .functor OR 1, L_0x137ef8bf0, L_0x137ef8d90, C4<0>, C4<0>;
L_0x137ef8fa0 .functor AND 1, L_0x137ef1970, L_0x137ef8f30, C4<1>, C4<1>;
L_0x137ef9150 .functor OR 1, L_0x137ef8b40, L_0x137ef8fa0, C4<0>, C4<0>;
L_0x137ef91c0 .functor AND 1, L_0x137ef8760, L_0x137ef9150, C4<1>, C4<1>;
L_0x137ef92f0 .functor OR 1, L_0x137eeeb20, L_0x137eeecd0, C4<0>, C4<0>;
L_0x137edae80 .functor OR 1, L_0x137ef92f0, L_0x137eeec10, C4<0>, C4<0>;
L_0x137ef95b0 .functor OR 1, L_0x137ef91c0, L_0x137ef7510, C4<0>, C4<0>;
L_0x137ef9720 .functor OR 1, L_0x137ef91c0, L_0x137ef7510, C4<0>, C4<0>;
L_0x137ef97f0 .functor BUFZ 1, L_0x137ef7510, C4<0>, C4<0>, C4<0>;
L_0x137ef9860 .functor BUFZ 1, L_0x137ef7510, C4<0>, C4<0>, C4<0>;
L_0x137ef9940 .functor BUFZ 1, L_0x137ef7510, C4<0>, C4<0>, C4<0>;
L_0x137ef9ab0 .functor BUFZ 1, L_0x137edae80, C4<0>, C4<0>, C4<0>;
L_0x137ef98d0 .functor BUFZ 1, L_0x137ef91c0, C4<0>, C4<0>, C4<0>;
v0x157e1dd70_0 .net *"_ivl_1", 0 0, L_0x137ef8760;  1 drivers
v0x157e539a0_0 .net *"_ivl_10", 0 0, L_0x137ef8bf0;  1 drivers
v0x157e53a30_0 .net *"_ivl_12", 0 0, L_0x137ef8d90;  1 drivers
v0x157e53ac0_0 .net *"_ivl_15", 0 0, L_0x137ef8f30;  1 drivers
v0x157e53b50_0 .net *"_ivl_17", 0 0, L_0x137ef8fa0;  1 drivers
v0x157e53be0_0 .net *"_ivl_19", 0 0, L_0x137ef9150;  1 drivers
v0x157e11a60_0 .net *"_ivl_2", 0 0, L_0x137ef8810;  1 drivers
v0x157e11af0_0 .net *"_ivl_23", 0 0, L_0x137ef92f0;  1 drivers
v0x157e11b80_0 .net *"_ivl_4", 0 0, L_0x137ef88d0;  1 drivers
v0x157e11c90_0 .net *"_ivl_7", 0 0, L_0x137ef8a90;  1 drivers
v0x157e8c710_0 .net *"_ivl_9", 0 0, L_0x137ef8b40;  1 drivers
v0x157e8c7a0_0 .net "branch_id", 0 0, L_0x137eeeb20;  alias, 1 drivers
v0x157e8c830_0 .net "bubble", 0 0, L_0x137edae80;  1 drivers
v0x157e8c8c0_0 .net "bubble_ex", 0 0, L_0x137ef98d0;  alias, 1 drivers
v0x157e8c950_0 .net "bubble_id", 0 0, L_0x137ef9ab0;  alias, 1 drivers
v0x157eadc90_0 .net "bubble_if", 0 0, L_0x128041a38;  alias, 1 drivers
v0x157eadd20_0 .net "bubble_mem", 0 0, L_0x128041a80;  alias, 1 drivers
v0x157eadeb0_0 .net "bubble_wb", 0 0, L_0x128041ac8;  alias, 1 drivers
v0x157e42e30_0 .net "jal_id", 0 0, L_0x137eeec10;  alias, 1 drivers
v0x157e42ec0_0 .net "jalr_id", 0 0, L_0x137eeecd0;  alias, 1 drivers
v0x157e42f50_0 .net "mem_read_ex", 0 0, L_0x137ef0530;  alias, 1 drivers
v0x157e42fe0_0 .net "mem_read_id", 0 0, v0x137ed5d40_0;  alias, 1 drivers
v0x157e43070_0 .net "mem_read_mem", 0 0, L_0x137ef1970;  alias, 1 drivers
v0x157e2dfd0_0 .net "miss", 0 0, L_0x137ef7510;  alias, 1 drivers
v0x157e2e060_0 .net "pc_src_id", 0 0, v0x137ed8cb0_0;  alias, 1 drivers
v0x157e2e0f0_0 .net "rd_ex", 4 0, L_0x137eef440;  alias, 1 drivers
v0x157e2e180_0 .net "rd_mem", 4 0, L_0x137ef1c30;  alias, 1 drivers
v0x157e2e210_0 .net "reg_write_ex", 0 0, L_0x137eefe60;  alias, 1 drivers
v0x157eb0ff0_0 .net "rs1_id", 4 0, L_0x137eec6d0;  alias, 1 drivers
v0x157eb1080_0 .net "rs2_id", 4 0, L_0x137eec750;  alias, 1 drivers
v0x157eb1110_0 .net "rst", 0 0, v0x137eebf80_0;  alias, 1 drivers
v0x157eb11a0_0 .net "stall", 0 0, L_0x137ef91c0;  1 drivers
v0x157eb1230_0 .net "stall_ex", 0 0, L_0x137ef97f0;  alias, 1 drivers
v0x157eaddb0_0 .net "stall_id", 0 0, L_0x137ef9720;  alias, 1 drivers
v0x157e3af40_0 .net "stall_if", 0 0, L_0x137ef95b0;  alias, 1 drivers
v0x157e3afd0_0 .net "stall_mem", 0 0, L_0x137ef9860;  alias, 1 drivers
v0x137ec6ef0_0 .net "stall_wb", 0 0, L_0x137ef9940;  alias, 1 drivers
L_0x137ef8810 .cmp/eq 5, L_0x137eef440, L_0x137eec6d0;
L_0x137ef88d0 .cmp/eq 5, L_0x137eef440, L_0x137eec750;
L_0x137ef8bf0 .cmp/eq 5, L_0x137ef1c30, L_0x137eec6d0;
L_0x137ef8d90 .cmp/eq 5, L_0x137ef1c30, L_0x137eec750;
S_0x137ec7070 .scope module, "id_ex" "ID_EX" 7 114, 18 2 0, S_0x137e4d980;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_id";
    .port_info 2 /INPUT 32 "pc_plus4_id";
    .port_info 3 /INPUT 32 "imm_id";
    .port_info 4 /INPUT 32 "rs1_data_id";
    .port_info 5 /INPUT 32 "rs2_data_id";
    .port_info 6 /INPUT 1 "branch_id";
    .port_info 7 /INPUT 1 "jal_id";
    .port_info 8 /INPUT 1 "jalr_id";
    .port_info 9 /INPUT 1 "mem_read_id";
    .port_info 10 /INPUT 1 "mem_write_id";
    .port_info 11 /INPUT 1 "reg_write_id";
    .port_info 12 /INPUT 2 "reg_src_id";
    .port_info 13 /INPUT 1 "alu_src1_id";
    .port_info 14 /INPUT 1 "alu_src2_id";
    .port_info 15 /INPUT 3 "instr_funct3_id";
    .port_info 16 /INPUT 4 "alu_type_id";
    .port_info 17 /INPUT 5 "rd_id";
    .port_info 18 /INPUT 5 "rs1_id";
    .port_info 19 /INPUT 5 "rs2_id";
    .port_info 20 /INPUT 1 "stall_ex";
    .port_info 21 /INPUT 1 "bubble_ex";
    .port_info 22 /OUTPUT 1 "mem_read_ex";
    .port_info 23 /OUTPUT 1 "mem_write_ex";
    .port_info 24 /OUTPUT 1 "reg_write_ex";
    .port_info 25 /OUTPUT 1 "alu_src1_ex";
    .port_info 26 /OUTPUT 1 "alu_src2_ex";
    .port_info 27 /OUTPUT 32 "pc_plus4_ex";
    .port_info 28 /OUTPUT 32 "pc_ex";
    .port_info 29 /OUTPUT 32 "imm_ex";
    .port_info 30 /OUTPUT 32 "rs1_data_ex";
    .port_info 31 /OUTPUT 32 "rs2_data_ex";
    .port_info 32 /OUTPUT 2 "reg_src_ex";
    .port_info 33 /OUTPUT 3 "instr_funct3_ex";
    .port_info 34 /OUTPUT 4 "alu_type_ex";
    .port_info 35 /OUTPUT 5 "rd_ex";
    .port_info 36 /OUTPUT 5 "rs1_ex";
    .port_info 37 /OUTPUT 5 "rs2_ex";
v0x137ed2390_0 .net "alu_src1_ex", 0 0, L_0x137ef0140;  alias, 1 drivers
v0x137ed2420_0 .net "alu_src1_id", 0 0, v0x137ed4d00_0;  alias, 1 drivers
v0x137ed24b0_0 .net "alu_src2_ex", 0 0, L_0x137ef0690;  alias, 1 drivers
v0x137ed2560_0 .net "alu_src2_id", 0 0, v0x137ed4df0_0;  alias, 1 drivers
v0x137ed2610_0 .net "alu_type_ex", 3 0, L_0x137eef8e0;  alias, 1 drivers
v0x137ed26e0_0 .net "alu_type_id", 3 0, v0x137ed4ec0_0;  alias, 1 drivers
v0x137ed2770_0 .net "branch_ex", 0 0, L_0x137ef03f0;  1 drivers
v0x137ed2800_0 .net "branch_id", 0 0, L_0x137eeeb20;  alias, 1 drivers
v0x137ed2890_0 .net "bubble_ex", 0 0, L_0x137ef98d0;  alias, 1 drivers
v0x137ed29a0_0 .net "clk", 0 0, v0x137eebe60_0;  alias, 1 drivers
v0x137ed2a30_0 .net "imm_ex", 31 0, L_0x137eef0c0;  alias, 1 drivers
v0x137ed2ac0_0 .net "imm_id", 31 0, v0x137ed7ce0_0;  alias, 1 drivers
v0x137ed2b70_0 .net "instr_funct3_ex", 2 0, L_0x137eefa40;  alias, 1 drivers
v0x137ed2c00_0 .net "instr_funct3_id", 2 0, L_0x137eeed40;  alias, 1 drivers
v0x137ed2c90_0 .net "jal_ex", 0 0, L_0x137ef07f0;  1 drivers
v0x137ed2d20_0 .net "jal_id", 0 0, L_0x137eeec10;  alias, 1 drivers
v0x137ed2db0_0 .net "jalr_ex", 0 0, L_0x137eeffc0;  1 drivers
v0x137ed2f60_0 .net "jalr_id", 0 0, L_0x137eeecd0;  alias, 1 drivers
v0x137ed2ff0_0 .net "mem_read_ex", 0 0, L_0x137ef0530;  alias, 1 drivers
v0x137ed3080_0 .net "mem_read_id", 0 0, v0x137ed5d40_0;  alias, 1 drivers
v0x137ed3110_0 .net "mem_write_ex", 0 0, L_0x137eefd00;  alias, 1 drivers
v0x137ed31a0_0 .net "mem_write_id", 0 0, v0x137ed5e50_0;  alias, 1 drivers
v0x137ed3230_0 .net "pc_ex", 31 0, L_0x137eeef00;  alias, 1 drivers
v0x137ed32c0_0 .net "pc_id", 31 0, L_0x137eec3b0;  alias, 1 drivers
v0x137ed3370_0 .net "pc_plus4_ex", 31 0, L_0x137eeefe0;  alias, 1 drivers
v0x137ed3400_0 .net "pc_plus4_id", 31 0, L_0x137eec530;  alias, 1 drivers
v0x137ed34b0_0 .net "rd_ex", 4 0, L_0x137eef440;  alias, 1 drivers
v0x137ed35c0_0 .net "rd_id", 4 0, L_0x137eec5e0;  alias, 1 drivers
v0x137ed3670_0 .net "reg_src_ex", 1 0, L_0x137eefba0;  alias, 1 drivers
v0x137ed3700_0 .net "reg_src_id", 1 0, v0x137ed5f70_0;  alias, 1 drivers
v0x137ed3790_0 .net "reg_write_ex", 0 0, L_0x137eefe60;  alias, 1 drivers
v0x137ed38a0_0 .net "reg_write_id", 0 0, v0x137ed60e0_0;  alias, 1 drivers
v0x137ed3950_0 .net "rs1_data_ex", 31 0, L_0x137eef1a0;  alias, 1 drivers
v0x137ed3be0_0 .net "rs1_data_id", 31 0, L_0x137eee940;  alias, 1 drivers
v0x137ed3c70_0 .net "rs1_ex", 4 0, L_0x137eef5a0;  alias, 1 drivers
v0x137ed3d00_0 .net "rs1_id", 4 0, L_0x137eec6d0;  alias, 1 drivers
v0x137ed3d90_0 .net "rs2_data_ex", 31 0, L_0x137eef2e0;  alias, 1 drivers
v0x137ed3e20_0 .net "rs2_data_id", 31 0, L_0x137eeea30;  alias, 1 drivers
v0x137ed3eb0_0 .net "rs2_ex", 4 0, L_0x137eef740;  alias, 1 drivers
v0x137ed3f40_0 .net "rs2_id", 4 0, L_0x137eec750;  alias, 1 drivers
v0x137ed3fe0_0 .net "stall_ex", 0 0, L_0x137ef97f0;  alias, 1 drivers
S_0x137ec76f0 .scope module, "ID_EX_alu_src1" "PipeDff" 18 41, 10 1 0, S_0x137ec7070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x137ec78b0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x137ef0140 .functor BUFZ 1, v0x137ec7d00_0, C4<0>, C4<0>, C4<0>;
v0x137ec79d0_0 .net "bubble", 0 0, L_0x137ef98d0;  alias, 1 drivers
v0x137ec7a80_0 .net "clk", 0 0, v0x137eebe60_0;  alias, 1 drivers
v0x137ec7b10_0 .net "data_in", 0 0, v0x137ed4d00_0;  alias, 1 drivers
v0x137ec7ba0_0 .net "data_out", 0 0, L_0x137ef0140;  alias, 1 drivers
v0x137ec7c30_0 .net "data_out_wire", 0 0, v0x137ec7d00_0;  1 drivers
v0x137ec7d00_0 .var "data_reg", 0 0;
L_0x128040910 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x137ec7da0_0 .net "default_val", 0 0, L_0x128040910;  1 drivers
v0x137ec7e50_0 .net "stall", 0 0, L_0x137ef97f0;  alias, 1 drivers
S_0x137ec7f60 .scope module, "ID_EX_alu_src2" "PipeDff" 18 44, 10 1 0, S_0x137ec7070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x137ec8130 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x137ef0690 .functor BUFZ 1, v0x137ec8770_0, C4<0>, C4<0>, C4<0>;
v0x137ec82f0_0 .net "bubble", 0 0, L_0x137ef98d0;  alias, 1 drivers
v0x137ec83c0_0 .net "clk", 0 0, v0x137eebe60_0;  alias, 1 drivers
v0x137ebb5a0_0 .net "data_in", 0 0, v0x137ed4df0_0;  alias, 1 drivers
v0x137ec8650_0 .net "data_out", 0 0, L_0x137ef0690;  alias, 1 drivers
v0x137ec86e0_0 .net "data_out_wire", 0 0, v0x137ec8770_0;  1 drivers
v0x137ec8770_0 .var "data_reg", 0 0;
L_0x1280409e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x137ec8800_0 .net "default_val", 0 0, L_0x1280409e8;  1 drivers
v0x137ec8890_0 .net "stall", 0 0, L_0x137ef97f0;  alias, 1 drivers
S_0x137ec89b0 .scope module, "ID_EX_alu_type" "PipeDff" 18 33, 10 1 0, S_0x137ec7070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 4 "default_val";
    .port_info 4 /INPUT 4 "data_in";
    .port_info 5 /OUTPUT 4 "data_out";
P_0x137ec8b70 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000100>;
L_0x137eef8e0 .functor BUFZ 4, v0x137ec9040_0, C4<0000>, C4<0000>, C4<0000>;
v0x137ec8d30_0 .net "bubble", 0 0, L_0x137ef98d0;  alias, 1 drivers
v0x137ec8dc0_0 .net "clk", 0 0, v0x137eebe60_0;  alias, 1 drivers
v0x137ec8e50_0 .net "data_in", 3 0, v0x137ed4ec0_0;  alias, 1 drivers
v0x137ec8ee0_0 .net "data_out", 3 0, L_0x137eef8e0;  alias, 1 drivers
v0x137ec8f70_0 .net "data_out_wire", 3 0, v0x137ec9040_0;  1 drivers
v0x137ec9040_0 .var "data_reg", 3 0;
L_0x128040760 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x137ec90e0_0 .net "default_val", 3 0, L_0x128040760;  1 drivers
v0x137ec9190_0 .net "stall", 0 0, L_0x137ef97f0;  alias, 1 drivers
S_0x137ec92b0 .scope module, "ID_EX_branch" "PipeDff" 18 42, 10 1 0, S_0x137ec7070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x137ec9470 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x137ef03f0 .functor BUFZ 1, v0x137ec9970_0, C4<0>, C4<0>, C4<0>;
v0x137ec9600_0 .net "bubble", 0 0, L_0x137ef98d0;  alias, 1 drivers
v0x137ec96a0_0 .net "clk", 0 0, v0x137eebe60_0;  alias, 1 drivers
v0x137ec9740_0 .net "data_in", 0 0, L_0x137eeeb20;  alias, 1 drivers
v0x137ec9810_0 .net "data_out", 0 0, L_0x137ef03f0;  alias, 1 drivers
v0x137ec98a0_0 .net "data_out_wire", 0 0, v0x137ec9970_0;  1 drivers
v0x137ec9970_0 .var "data_reg", 0 0;
L_0x128040958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x137ec9a10_0 .net "default_val", 0 0, L_0x128040958;  1 drivers
v0x137ec9ac0_0 .net "stall", 0 0, L_0x137ef97f0;  alias, 1 drivers
S_0x137ec9c40 .scope module, "ID_EX_imm" "PipeDff" 18 25, 10 1 0, S_0x137ec7070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x137ec9e00 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x137eef0c0 .functor BUFZ 32, v0x137eca300_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x137ec9f90_0 .net "bubble", 0 0, L_0x137ef98d0;  alias, 1 drivers
v0x137eca030_0 .net "clk", 0 0, v0x137eebe60_0;  alias, 1 drivers
v0x137eca0d0_0 .net "data_in", 31 0, v0x137ed7ce0_0;  alias, 1 drivers
v0x137eca160_0 .net "data_out", 31 0, L_0x137eef0c0;  alias, 1 drivers
v0x137eca270_0 .net "data_out_wire", 31 0, v0x137eca300_0;  1 drivers
v0x137eca300_0 .var "data_reg", 31 0;
L_0x1280405b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x137eca390_0 .net "default_val", 31 0, L_0x1280405b0;  1 drivers
v0x137eca430_0 .net "stall", 0 0, L_0x137ef97f0;  alias, 1 drivers
S_0x137eca550 .scope module, "ID_EX_instr_funct3" "PipeDff" 18 34, 10 1 0, S_0x137ec7070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 3 "default_val";
    .port_info 4 /INPUT 3 "data_in";
    .port_info 5 /OUTPUT 3 "data_out";
P_0x137eca710 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000011>;
L_0x137eefa40 .functor BUFZ 3, v0x137ecabd0_0, C4<000>, C4<000>, C4<000>;
v0x137eca8a0_0 .net "bubble", 0 0, L_0x137ef98d0;  alias, 1 drivers
v0x137eca940_0 .net "clk", 0 0, v0x137eebe60_0;  alias, 1 drivers
v0x137eca9e0_0 .net "data_in", 2 0, L_0x137eeed40;  alias, 1 drivers
v0x137ecaa70_0 .net "data_out", 2 0, L_0x137eefa40;  alias, 1 drivers
v0x137ecab00_0 .net "data_out_wire", 2 0, v0x137ecabd0_0;  1 drivers
v0x137ecabd0_0 .var "data_reg", 2 0;
L_0x1280407a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x137ecac70_0 .net "default_val", 2 0, L_0x1280407a8;  1 drivers
v0x137ecad20_0 .net "stall", 0 0, L_0x137ef97f0;  alias, 1 drivers
S_0x137ecae40 .scope module, "ID_EX_jal" "PipeDff" 18 45, 10 1 0, S_0x137ec7070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x137ecb000 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x137ef07f0 .functor BUFZ 1, v0x137ecb4c0_0, C4<0>, C4<0>, C4<0>;
v0x137ecb190_0 .net "bubble", 0 0, L_0x137ef98d0;  alias, 1 drivers
v0x137ecb230_0 .net "clk", 0 0, v0x137eebe60_0;  alias, 1 drivers
v0x137ecb2d0_0 .net "data_in", 0 0, L_0x137eeec10;  alias, 1 drivers
v0x137ecb360_0 .net "data_out", 0 0, L_0x137ef07f0;  alias, 1 drivers
v0x137ecb3f0_0 .net "data_out_wire", 0 0, v0x137ecb4c0_0;  1 drivers
v0x137ecb4c0_0 .var "data_reg", 0 0;
L_0x128040a30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x137ecb560_0 .net "default_val", 0 0, L_0x128040a30;  1 drivers
v0x137ecb610_0 .net "stall", 0 0, L_0x137ef97f0;  alias, 1 drivers
S_0x137ecb730 .scope module, "ID_EX_jalr" "PipeDff" 18 40, 10 1 0, S_0x137ec7070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x137ecb8f0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x137eeffc0 .functor BUFZ 1, v0x137ecbe60_0, C4<0>, C4<0>, C4<0>;
v0x137ecba80_0 .net "bubble", 0 0, L_0x137ef98d0;  alias, 1 drivers
v0x137ecbc20_0 .net "clk", 0 0, v0x137eebe60_0;  alias, 1 drivers
v0x137ecbcb0_0 .net "data_in", 0 0, L_0x137eeecd0;  alias, 1 drivers
v0x137ecbd40_0 .net "data_out", 0 0, L_0x137eeffc0;  alias, 1 drivers
v0x137ecbdd0_0 .net "data_out_wire", 0 0, v0x137ecbe60_0;  1 drivers
v0x137ecbe60_0 .var "data_reg", 0 0;
L_0x1280408c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x137ecbef0_0 .net "default_val", 0 0, L_0x1280408c8;  1 drivers
v0x137ecbf80_0 .net "stall", 0 0, L_0x137ef97f0;  alias, 1 drivers
S_0x137ecc180 .scope module, "ID_EX_mem_read" "PipeDff" 18 43, 10 1 0, S_0x137ec7070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x137ec8920 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x137ef0530 .functor BUFZ 1, v0x137ecc7b0_0, C4<0>, C4<0>, C4<0>;
v0x137ecc4c0_0 .net "bubble", 0 0, L_0x137ef98d0;  alias, 1 drivers
v0x137ecc550_0 .net "clk", 0 0, v0x137eebe60_0;  alias, 1 drivers
v0x137ecc5f0_0 .net "data_in", 0 0, v0x137ed5d40_0;  alias, 1 drivers
v0x137ecc680_0 .net "data_out", 0 0, L_0x137ef0530;  alias, 1 drivers
v0x137ecc710_0 .net "data_out_wire", 0 0, v0x137ecc7b0_0;  1 drivers
v0x137ecc7b0_0 .var "data_reg", 0 0;
L_0x1280409a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x137ecc860_0 .net "default_val", 0 0, L_0x1280409a0;  1 drivers
v0x137ecc910_0 .net "stall", 0 0, L_0x137ef97f0;  alias, 1 drivers
S_0x137ecca30 .scope module, "ID_EX_mem_write" "PipeDff" 18 38, 10 1 0, S_0x137ec7070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x137eccbf0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x137eefd00 .functor BUFZ 1, v0x137ecd0b0_0, C4<0>, C4<0>, C4<0>;
v0x137eccd80_0 .net "bubble", 0 0, L_0x137ef98d0;  alias, 1 drivers
v0x137ecce20_0 .net "clk", 0 0, v0x137eebe60_0;  alias, 1 drivers
v0x137eccec0_0 .net "data_in", 0 0, v0x137ed5e50_0;  alias, 1 drivers
v0x137eccf50_0 .net "data_out", 0 0, L_0x137eefd00;  alias, 1 drivers
v0x137eccfe0_0 .net "data_out_wire", 0 0, v0x137ecd0b0_0;  1 drivers
v0x137ecd0b0_0 .var "data_reg", 0 0;
L_0x128040838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x137ecd150_0 .net "default_val", 0 0, L_0x128040838;  1 drivers
v0x137ecd200_0 .net "stall", 0 0, L_0x137ef97f0;  alias, 1 drivers
S_0x137ecd320 .scope module, "ID_EX_pc" "PipeDff" 18 23, 10 1 0, S_0x137ec7070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x137ecd4e0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x137eeef00 .functor BUFZ 32, v0x137ecd9a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x137ecd670_0 .net "bubble", 0 0, L_0x137ef98d0;  alias, 1 drivers
v0x137ecd710_0 .net "clk", 0 0, v0x137eebe60_0;  alias, 1 drivers
v0x137ecd7b0_0 .net "data_in", 31 0, L_0x137eec3b0;  alias, 1 drivers
v0x137ecd840_0 .net "data_out", 31 0, L_0x137eeef00;  alias, 1 drivers
v0x137ecd8d0_0 .net "data_out_wire", 31 0, v0x137ecd9a0_0;  1 drivers
v0x137ecd9a0_0 .var "data_reg", 31 0;
L_0x128040520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x137ecda40_0 .net "default_val", 31 0, L_0x128040520;  1 drivers
v0x137ecdaf0_0 .net "stall", 0 0, L_0x137ef97f0;  alias, 1 drivers
S_0x137ecdc10 .scope module, "ID_EX_pc_plus4" "PipeDff" 18 24, 10 1 0, S_0x137ec7070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x137ecddd0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x137eeefe0 .functor BUFZ 32, v0x137ece290_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x137ecdf60_0 .net "bubble", 0 0, L_0x137ef98d0;  alias, 1 drivers
v0x137ece000_0 .net "clk", 0 0, v0x137eebe60_0;  alias, 1 drivers
v0x137ece0a0_0 .net "data_in", 31 0, L_0x137eec530;  alias, 1 drivers
v0x137ece130_0 .net "data_out", 31 0, L_0x137eeefe0;  alias, 1 drivers
v0x137ece1c0_0 .net "data_out_wire", 31 0, v0x137ece290_0;  1 drivers
v0x137ece290_0 .var "data_reg", 31 0;
L_0x128040568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x137ece330_0 .net "default_val", 31 0, L_0x128040568;  1 drivers
v0x137ece3e0_0 .net "stall", 0 0, L_0x137ef97f0;  alias, 1 drivers
S_0x137ece500 .scope module, "ID_EX_rd" "PipeDff" 18 29, 10 1 0, S_0x137ec7070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x137ece6c0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000101>;
L_0x137eef440 .functor BUFZ 5, v0x137eceb50_0, C4<00000>, C4<00000>, C4<00000>;
v0x137ece850_0 .net "bubble", 0 0, L_0x137ef98d0;  alias, 1 drivers
v0x137ece8f0_0 .net "clk", 0 0, v0x137eebe60_0;  alias, 1 drivers
v0x137ece990_0 .net "data_in", 4 0, L_0x137eec5e0;  alias, 1 drivers
v0x137ecea20_0 .net "data_out", 4 0, L_0x137eef440;  alias, 1 drivers
v0x137eceab0_0 .net "data_out_wire", 4 0, v0x137eceb50_0;  1 drivers
v0x137eceb50_0 .var "data_reg", 4 0;
L_0x128040688 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x137ecec00_0 .net "default_val", 4 0, L_0x128040688;  1 drivers
v0x137ececb0_0 .net "stall", 0 0, L_0x137ef97f0;  alias, 1 drivers
S_0x137ecedd0 .scope module, "ID_EX_reg_src" "PipeDff" 18 35, 10 1 0, S_0x137ec7070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x137ecef90 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000010>;
L_0x137eefba0 .functor BUFZ 2, v0x137ecf450_0, C4<00>, C4<00>, C4<00>;
v0x137ecf120_0 .net "bubble", 0 0, L_0x137ef98d0;  alias, 1 drivers
v0x137ecf1c0_0 .net "clk", 0 0, v0x137eebe60_0;  alias, 1 drivers
v0x137ecf260_0 .net "data_in", 1 0, v0x137ed5f70_0;  alias, 1 drivers
v0x137ecf2f0_0 .net "data_out", 1 0, L_0x137eefba0;  alias, 1 drivers
v0x137ecf380_0 .net "data_out_wire", 1 0, v0x137ecf450_0;  1 drivers
v0x137ecf450_0 .var "data_reg", 1 0;
L_0x1280407f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x137ecf4f0_0 .net "default_val", 1 0, L_0x1280407f0;  1 drivers
v0x137ecf5a0_0 .net "stall", 0 0, L_0x137ef97f0;  alias, 1 drivers
S_0x137ecf6c0 .scope module, "ID_EX_reg_write" "PipeDff" 18 39, 10 1 0, S_0x137ec7070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x137ecf880 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x137eefe60 .functor BUFZ 1, v0x137ecfd10_0, C4<0>, C4<0>, C4<0>;
v0x137ecfa10_0 .net "bubble", 0 0, L_0x137ef98d0;  alias, 1 drivers
v0x137ecfab0_0 .net "clk", 0 0, v0x137eebe60_0;  alias, 1 drivers
v0x137ecfb50_0 .net "data_in", 0 0, v0x137ed60e0_0;  alias, 1 drivers
v0x137ecfbe0_0 .net "data_out", 0 0, L_0x137eefe60;  alias, 1 drivers
v0x137ecfc70_0 .net "data_out_wire", 0 0, v0x137ecfd10_0;  1 drivers
v0x137ecfd10_0 .var "data_reg", 0 0;
L_0x128040880 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x137ecfdc0_0 .net "default_val", 0 0, L_0x128040880;  1 drivers
v0x137ecfe70_0 .net "stall", 0 0, L_0x137ef97f0;  alias, 1 drivers
S_0x137ecff90 .scope module, "ID_EX_rs1" "PipeDff" 18 30, 10 1 0, S_0x137ec7070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x137ed0150 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000101>;
L_0x137eef5a0 .functor BUFZ 5, v0x137ed0730_0, C4<00000>, C4<00000>, C4<00000>;
v0x137ed02e0_0 .net "bubble", 0 0, L_0x137ef98d0;  alias, 1 drivers
v0x137ecbb20_0 .net "clk", 0 0, v0x137eebe60_0;  alias, 1 drivers
v0x137ed0580_0 .net "data_in", 4 0, L_0x137eec6d0;  alias, 1 drivers
v0x137ed0610_0 .net "data_out", 4 0, L_0x137eef5a0;  alias, 1 drivers
v0x137ed06a0_0 .net "data_out_wire", 4 0, v0x137ed0730_0;  1 drivers
v0x137ed0730_0 .var "data_reg", 4 0;
L_0x1280406d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x137ed07c0_0 .net "default_val", 4 0, L_0x1280406d0;  1 drivers
v0x137ed0860_0 .net "stall", 0 0, L_0x137ef97f0;  alias, 1 drivers
S_0x137ed0af0 .scope module, "ID_EX_rs1_data" "PipeDff" 18 26, 10 1 0, S_0x137ec7070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x137ed0d60 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x137eef1a0 .functor BUFZ 32, v0x137ed1150_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x137ed0e70_0 .net "bubble", 0 0, L_0x137ef98d0;  alias, 1 drivers
v0x137ed0f00_0 .net "clk", 0 0, v0x137eebe60_0;  alias, 1 drivers
v0x137ed0f90_0 .net "data_in", 31 0, L_0x137eee940;  alias, 1 drivers
v0x137ed1020_0 .net "data_out", 31 0, L_0x137eef1a0;  alias, 1 drivers
v0x137ed10b0_0 .net "data_out_wire", 31 0, v0x137ed1150_0;  1 drivers
v0x137ed1150_0 .var "data_reg", 31 0;
L_0x1280405f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x137ed1200_0 .net "default_val", 31 0, L_0x1280405f8;  1 drivers
v0x137ed12b0_0 .net "stall", 0 0, L_0x137ef97f0;  alias, 1 drivers
S_0x137ed13d0 .scope module, "ID_EX_rs2" "PipeDff" 18 31, 10 1 0, S_0x137ec7070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x137ed1590 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000101>;
L_0x137eef740 .functor BUFZ 5, v0x137ed1860_0, C4<00000>, C4<00000>, C4<00000>;
v0x137ed1720_0 .net "bubble", 0 0, L_0x137ef98d0;  alias, 1 drivers
v0x137ed17c0_0 .net "clk", 0 0, v0x137eebe60_0;  alias, 1 drivers
v0x137ec8450_0 .net "data_in", 4 0, L_0x137eec750;  alias, 1 drivers
v0x137ec84e0_0 .net "data_out", 4 0, L_0x137eef740;  alias, 1 drivers
v0x137ec8570_0 .net "data_out_wire", 4 0, v0x137ed1860_0;  1 drivers
v0x137ed1860_0 .var "data_reg", 4 0;
L_0x128040718 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x137ed18f0_0 .net "default_val", 4 0, L_0x128040718;  1 drivers
v0x137ed19a0_0 .net "stall", 0 0, L_0x137ef97f0;  alias, 1 drivers
S_0x137ed1ac0 .scope module, "ID_EX_rs2_data" "PipeDff" 18 27, 10 1 0, S_0x137ec7070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x137ed1c80 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x137eef2e0 .functor BUFZ 32, v0x137ed2110_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x137ed1e10_0 .net "bubble", 0 0, L_0x137ef98d0;  alias, 1 drivers
v0x137ed1eb0_0 .net "clk", 0 0, v0x137eebe60_0;  alias, 1 drivers
v0x137ed1f50_0 .net "data_in", 31 0, L_0x137eeea30;  alias, 1 drivers
v0x137ed1fe0_0 .net "data_out", 31 0, L_0x137eef2e0;  alias, 1 drivers
v0x137ed2070_0 .net "data_out_wire", 31 0, v0x137ed2110_0;  1 drivers
v0x137ed2110_0 .var "data_reg", 31 0;
L_0x128040640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x137ed21c0_0 .net "default_val", 31 0, L_0x128040640;  1 drivers
v0x137ed2270_0 .net "stall", 0 0, L_0x137ef97f0;  alias, 1 drivers
S_0x137ed4400 .scope module, "id_module" "ID_MODULE" 7 74, 19 7 0, S_0x137e4d980;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 32 "pc";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reg_write_in";
    .port_info 5 /INPUT 32 "reg_write_data_mem";
    .port_info 6 /INPUT 32 "reg_write_data_wb";
    .port_info 7 /INPUT 2 "rs1_fwd_id";
    .port_info 8 /INPUT 2 "rs2_fwd_id";
    .port_info 9 /INPUT 5 "rd_wb";
    .port_info 10 /OUTPUT 1 "pc_src";
    .port_info 11 /OUTPUT 2 "reg_src";
    .port_info 12 /OUTPUT 1 "alu_src1";
    .port_info 13 /OUTPUT 1 "alu_src2";
    .port_info 14 /OUTPUT 1 "mem_read";
    .port_info 15 /OUTPUT 1 "mem_write";
    .port_info 16 /OUTPUT 1 "reg_write_out";
    .port_info 17 /OUTPUT 32 "rs1_data";
    .port_info 18 /OUTPUT 32 "rs2_data";
    .port_info 19 /OUTPUT 32 "imm";
    .port_info 20 /OUTPUT 32 "new_pc";
    .port_info 21 /OUTPUT 3 "branch_type";
    .port_info 22 /OUTPUT 3 "load_type";
    .port_info 23 /OUTPUT 3 "store_type";
    .port_info 24 /OUTPUT 3 "instr_funct3";
    .port_info 25 /OUTPUT 4 "alu_type";
    .port_info 26 /OUTPUT 5 "rd";
    .port_info 27 /OUTPUT 5 "rs1";
    .port_info 28 /OUTPUT 5 "rs2";
    .port_info 29 /OUTPUT 1 "branch";
    .port_info 30 /OUTPUT 1 "jal";
    .port_info 31 /OUTPUT 1 "jalr";
L_0x137eec5e0 .functor BUFZ 5, v0x137ed6050_0, C4<00000>, C4<00000>, C4<00000>;
L_0x137eec6d0 .functor BUFZ 5, v0x137ed61b0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x137eec750 .functor BUFZ 5, v0x137ed6240_0, C4<00000>, C4<00000>, C4<00000>;
L_0x137eec950 .functor OR 1, L_0x137ef86b0, L_0x137eec830, C4<0>, C4<0>;
L_0x137eecb60 .functor OR 1, L_0x137eec950, L_0x137eeca20, C4<0>, C4<0>;
L_0x137eee940 .functor BUFZ 32, L_0x137eed650, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x137eeea30 .functor BUFZ 32, L_0x137eedbe0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x137eeeb20 .functor BUFZ 1, v0x137ed57a0_0, C4<0>, C4<0>, C4<0>;
L_0x137eeec10 .functor BUFZ 1, v0x137ed5b50_0, C4<0>, C4<0>, C4<0>;
L_0x137eeecd0 .functor BUFZ 1, v0x137ed5bf0_0, C4<0>, C4<0>, C4<0>;
L_0x137eeed40 .functor BUFZ 3, v0x137ed5a70_0, C4<000>, C4<000>, C4<000>;
v0x137eda5b0_0 .net "R_Addr1", 4 0, v0x137ed61b0_0;  1 drivers
v0x137eda660_0 .net "R_Addr2", 4 0, v0x137ed6240_0;  1 drivers
v0x137eda740_0 .net "W_Addr", 4 0, v0x137ed6050_0;  1 drivers
v0x137eda7d0_0 .net *"_ivl_11", 0 0, L_0x137eec950;  1 drivers
L_0x128040178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x137eda860_0 .net/2u *"_ivl_12", 1 0, L_0x128040178;  1 drivers
v0x137eda950_0 .net *"_ivl_14", 0 0, L_0x137eeca20;  1 drivers
L_0x128040130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x137eda9f0_0 .net/2u *"_ivl_6", 1 0, L_0x128040130;  1 drivers
v0x137edaaa0_0 .net *"_ivl_8", 0 0, L_0x137eec830;  1 drivers
v0x137edab40_0 .net "alu_src1", 0 0, v0x137ed4d00_0;  alias, 1 drivers
v0x137edac50_0 .net "alu_src2", 0 0, v0x137ed4df0_0;  alias, 1 drivers
v0x137edace0_0 .net "alu_type", 3 0, v0x137ed4ec0_0;  alias, 1 drivers
v0x137edadf0_0 .net "branch", 0 0, L_0x137eeeb20;  alias, 1 drivers
v0x137edaf00_0 .net "branch_inn", 0 0, v0x137ed57a0_0;  1 drivers
v0x137edaf90_0 .net "branch_type", 2 0, L_0x137eeccc0;  1 drivers
v0x137edb020_0 .net "clk", 0 0, v0x137eebe60_0;  alias, 1 drivers
v0x137edb0b0_0 .net "funct3_inn", 2 0, v0x137ed5a70_0;  1 drivers
v0x137edb140_0 .net "imm", 31 0, v0x137ed7ce0_0;  alias, 1 drivers
v0x137edb2d0_0 .net "instr", 31 0, L_0x137eec270;  alias, 1 drivers
v0x137edb360_0 .net "instr_funct3", 2 0, L_0x137eeed40;  alias, 1 drivers
v0x137edb430_0 .net "jal", 0 0, L_0x137eeec10;  alias, 1 drivers
v0x137edb4c0_0 .net "jal_inn", 0 0, v0x137ed5b50_0;  1 drivers
v0x137edb550_0 .net "jalr", 0 0, L_0x137eeecd0;  alias, 1 drivers
v0x137edb660_0 .net "jalr_inn", 0 0, v0x137ed5bf0_0;  1 drivers
v0x137edb6f0_0 .net "less_than", 0 0, L_0x137eee820;  1 drivers
v0x137edb7c0_0 .net "load_type", 2 0, L_0x137eecd30;  1 drivers
v0x137edb850_0 .net "mem_read", 0 0, v0x137ed5d40_0;  alias, 1 drivers
v0x137edb960_0 .net "mem_write", 0 0, v0x137ed5e50_0;  alias, 1 drivers
v0x137edb9f0_0 .net "new_pc", 31 0, v0x137ed8990_0;  alias, 1 drivers
v0x137edba80_0 .net "pc", 31 0, L_0x137eec3b0;  alias, 1 drivers
v0x137edbb10_0 .net "pc_plus4", 31 0, L_0x137eec530;  alias, 1 drivers
v0x137edbba0_0 .net "pc_src", 0 0, v0x137ed8cb0_0;  alias, 1 drivers
v0x137edbc30_0 .net "rd", 4 0, L_0x137eec5e0;  alias, 1 drivers
v0x137edbd00_0 .net "rd_wb", 4 0, L_0x137ef8550;  alias, 1 drivers
v0x137edb210_0 .net "reg_src", 1 0, v0x137ed5f70_0;  alias, 1 drivers
v0x137edbf90_0 .net "reg_write_data_mem", 31 0, L_0x137ef2680;  alias, 1 drivers
v0x137edc020_0 .net "reg_write_data_wb", 31 0, v0x137ee6dc0_0;  alias, 1 drivers
v0x137edc0b0_0 .net "reg_write_enable", 0 0, L_0x137eecb60;  1 drivers
v0x137edc140_0 .net "reg_write_in", 0 0, L_0x137ef86b0;  alias, 1 drivers
v0x137edc1d0_0 .net "reg_write_out", 0 0, v0x137ed60e0_0;  alias, 1 drivers
v0x137edc260_0 .net "rs1", 4 0, L_0x137eec6d0;  alias, 1 drivers
v0x137edc370_0 .net "rs1_data", 31 0, L_0x137eee940;  alias, 1 drivers
v0x137edc400_0 .net "rs1_data_new", 31 0, L_0x137eede20;  1 drivers
v0x137edc490_0 .net "rs1_data_old", 31 0, L_0x137eed650;  1 drivers
v0x137edc560_0 .net "rs1_fwd_id", 1 0, v0x157e4b490_0;  alias, 1 drivers
v0x137edc630_0 .net "rs2", 4 0, L_0x137eec750;  alias, 1 drivers
v0x137edc740_0 .net "rs2_data", 31 0, L_0x137eeea30;  alias, 1 drivers
v0x137edc7d0_0 .net "rs2_data_new", 31 0, L_0x137eee060;  1 drivers
v0x137edc8a0_0 .net "rs2_data_old", 31 0, L_0x137eedbe0;  1 drivers
v0x137edc970_0 .net "rs2_fwd_id", 1 0, v0x157e4b5b0_0;  alias, 1 drivers
v0x137edca40_0 .net "store_type", 2 0, L_0x137eece20;  1 drivers
v0x137edcad0_0 .net "zero", 0 0, L_0x137eee2c0;  1 drivers
L_0x137eec830 .cmp/ne 2, v0x157e4b490_0, L_0x128040130;
L_0x137eeca20 .cmp/ne 2, v0x157e4b5b0_0, L_0x128040178;
S_0x137ed4970 .scope module, "ID_ALU_Control" "ALUControl" 19 65, 20 3 0, S_0x137ed4400;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 32 "R_Data1";
    .port_info 2 /INPUT 32 "R_Data2";
    .port_info 3 /INPUT 32 "imm";
    .port_info 4 /OUTPUT 1 "alu_src1";
    .port_info 5 /OUTPUT 1 "alu_src2";
    .port_info 6 /OUTPUT 4 "alu_type";
v0x137ed4b90_0 .net "R_Data1", 31 0, L_0x137eede20;  alias, 1 drivers
v0x137ed4c50_0 .net "R_Data2", 31 0, L_0x137eee060;  alias, 1 drivers
v0x137ed4d00_0 .var "alu_src1", 0 0;
v0x137ed4df0_0 .var "alu_src2", 0 0;
v0x137ed4ec0_0 .var "alu_type", 3 0;
v0x137ed4fd0_0 .net "funct3", 2 0, L_0x137eed070;  1 drivers
v0x137ed5060_0 .net "funct7", 6 0, L_0x137eed110;  1 drivers
v0x137ed50f0_0 .net "imm", 31 0, v0x137ed7ce0_0;  alias, 1 drivers
v0x137ed51c0_0 .net "instr", 31 0, L_0x137eec270;  alias, 1 drivers
v0x137ed52d0_0 .net "opcode", 6 0, L_0x137eeced0;  1 drivers
E_0x137ec7320 .event edge, v0x137ed52d0_0, v0x137ed4fd0_0, v0x137ed5060_0;
L_0x137eeced0 .part L_0x137eec270, 0, 7;
L_0x137eed070 .part L_0x137eec270, 12, 3;
L_0x137eed110 .part L_0x137eec270, 25, 7;
S_0x137ed53c0 .scope module, "ID_Control_Unit" "ControlUnit" 19 45, 21 3 0, S_0x137ed4400;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 5 "rs1_read_addr";
    .port_info 2 /OUTPUT 5 "rs2_read_addr";
    .port_info 3 /OUTPUT 5 "reg_write_addr";
    .port_info 4 /OUTPUT 3 "instr_funct3";
    .port_info 5 /OUTPUT 3 "store_type";
    .port_info 6 /OUTPUT 2 "reg_src";
    .port_info 7 /OUTPUT 3 "branch_type";
    .port_info 8 /OUTPUT 3 "load_type";
    .port_info 9 /OUTPUT 1 "branch";
    .port_info 10 /OUTPUT 1 "jal";
    .port_info 11 /OUTPUT 1 "jalr";
    .port_info 12 /OUTPUT 1 "mem_read";
    .port_info 13 /OUTPUT 1 "mem_write";
    .port_info 14 /OUTPUT 1 "reg_write_enable";
L_0x137eeccc0 .functor BUFZ 3, v0x137ed58f0_0, C4<000>, C4<000>, C4<000>;
L_0x137eecd30 .functor BUFZ 3, v0x137ed58f0_0, C4<000>, C4<000>, C4<000>;
L_0x137eece20 .functor BUFZ 3, v0x137ed58f0_0, C4<000>, C4<000>, C4<000>;
v0x137ed57a0_0 .var "branch", 0 0;
v0x137ed5840_0 .net "branch_type", 2 0, L_0x137eeccc0;  alias, 1 drivers
v0x137ed58f0_0 .var "funct3", 2 0;
v0x137ed59b0_0 .net "instr", 31 0, L_0x137eec270;  alias, 1 drivers
v0x137ed5a70_0 .var "instr_funct3", 2 0;
v0x137ed5b50_0 .var "jal", 0 0;
v0x137ed5bf0_0 .var "jalr", 0 0;
v0x137ed5c90_0 .net "load_type", 2 0, L_0x137eecd30;  alias, 1 drivers
v0x137ed5d40_0 .var "mem_read", 0 0;
v0x137ed5e50_0 .var "mem_write", 0 0;
v0x137ed5ee0_0 .var "opcode", 6 0;
v0x137ed5f70_0 .var "reg_src", 1 0;
v0x137ed6050_0 .var "reg_write_addr", 4 0;
v0x137ed60e0_0 .var "reg_write_enable", 0 0;
v0x137ed61b0_0 .var "rs1_read_addr", 4 0;
v0x137ed6240_0 .var "rs2_read_addr", 4 0;
v0x137ed62f0_0 .net "store_type", 2 0, L_0x137eece20;  alias, 1 drivers
E_0x137ec72e0 .event edge, v0x137ed51c0_0, v0x137ed58f0_0, v0x137ed5ee0_0;
S_0x137ed6570 .scope module, "ID_ID_Control" "ID_Control" 19 87, 22 2 0, S_0x137ed4400;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "rs1_data";
    .port_info 1 /INPUT 32 "rs2_data";
    .port_info 2 /INPUT 32 "reg_write_data_mem";
    .port_info 3 /INPUT 2 "rs1_fwd_id";
    .port_info 4 /INPUT 2 "rs2_fwd_id";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /INPUT 4 "alu_type";
    .port_info 7 /INPUT 1 "branch";
    .port_info 8 /OUTPUT 32 "rs1_data_update";
    .port_info 9 /OUTPUT 32 "rs2_data_update";
    .port_info 10 /OUTPUT 1 "zero";
    .port_info 11 /OUTPUT 1 "less_than";
L_0x137eee5a0 .functor OR 1, L_0x137eee460, L_0x137eee500, C4<0>, C4<0>;
L_0x128040400 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x137ed6870_0 .net/2u *"_ivl_0", 1 0, L_0x128040400;  1 drivers
L_0x128040490 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x137ed6900_0 .net/2u *"_ivl_14", 2 0, L_0x128040490;  1 drivers
v0x137ed69b0_0 .net *"_ivl_16", 0 0, L_0x137eee460;  1 drivers
L_0x1280404d8 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x137ed6a60_0 .net/2u *"_ivl_18", 2 0, L_0x1280404d8;  1 drivers
v0x137ed6b10_0 .net *"_ivl_2", 0 0, L_0x137eedd40;  1 drivers
v0x137ed6bf0_0 .net *"_ivl_20", 0 0, L_0x137eee500;  1 drivers
v0x137ed6c90_0 .net *"_ivl_23", 0 0, L_0x137eee5a0;  1 drivers
v0x137ed6d30_0 .net *"_ivl_24", 0 0, L_0x137eee690;  1 drivers
v0x137ed6dd0_0 .net *"_ivl_26", 0 0, L_0x137eee730;  1 drivers
L_0x128040448 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x137ed6ee0_0 .net/2u *"_ivl_6", 1 0, L_0x128040448;  1 drivers
v0x137ed6f80_0 .net *"_ivl_8", 0 0, L_0x137eedfc0;  1 drivers
v0x137ed7020_0 .net "alu_type", 3 0, v0x137ed4ec0_0;  alias, 1 drivers
v0x137ed70c0_0 .net "branch", 0 0, v0x137ed57a0_0;  alias, 1 drivers
v0x137ed7170_0 .net "funct3", 2 0, v0x137ed5a70_0;  alias, 1 drivers
v0x137ed7200_0 .net "less_than", 0 0, L_0x137eee820;  alias, 1 drivers
v0x137ed7290_0 .net "reg_write_data_mem", 31 0, L_0x137ef2680;  alias, 1 drivers
v0x137ed73a0_0 .net "rs1_data", 31 0, L_0x137eed650;  alias, 1 drivers
v0x137ed7530_0 .net "rs1_data_update", 31 0, L_0x137eede20;  alias, 1 drivers
v0x137ed75c0_0 .net "rs1_fwd_id", 1 0, v0x157e4b490_0;  alias, 1 drivers
v0x137ed7650_0 .net "rs2_data", 31 0, L_0x137eedbe0;  alias, 1 drivers
v0x137ed76e0_0 .net "rs2_data_update", 31 0, L_0x137eee060;  alias, 1 drivers
v0x137ed7770_0 .net "rs2_fwd_id", 1 0, v0x157e4b5b0_0;  alias, 1 drivers
v0x137ed7800_0 .net "zero", 0 0, L_0x137eee2c0;  alias, 1 drivers
L_0x137eedd40 .cmp/eq 2, v0x157e4b490_0, L_0x128040400;
L_0x137eede20 .functor MUXZ 32, L_0x137eed650, L_0x137ef2680, L_0x137eedd40, C4<>;
L_0x137eedfc0 .cmp/eq 2, v0x157e4b5b0_0, L_0x128040448;
L_0x137eee060 .functor MUXZ 32, L_0x137eedbe0, L_0x137ef2680, L_0x137eedfc0, C4<>;
L_0x137eee2c0 .cmp/eq 32, L_0x137eede20, L_0x137eee060;
L_0x137eee460 .cmp/eq 3, v0x137ed5a70_0, L_0x128040490;
L_0x137eee500 .cmp/eq 3, v0x137ed5a70_0, L_0x1280404d8;
L_0x137eee690 .cmp/gt 32, L_0x137eee060, L_0x137eede20;
L_0x137eee730 .cmp/gt.s 32, L_0x137eee060, L_0x137eede20;
L_0x137eee820 .functor MUXZ 1, L_0x137eee730, L_0x137eee690, L_0x137eee5a0, C4<>;
S_0x137ed79b0 .scope module, "ID_Imm_Gen" "ImmGen" 19 37, 23 3 0, S_0x137ed4400;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm";
v0x137ed7c20_0 .var "funct3", 2 0;
v0x137ed7ce0_0 .var "imm", 31 0;
v0x137ed7d80_0 .var "imm12", 11 0;
v0x137ed7e10_0 .var "imm20", 20 0;
v0x137ed7ea0_0 .var "immtemp", 31 0;
v0x137ed7f80_0 .net "instr", 31 0, L_0x137eec270;  alias, 1 drivers
v0x137ed8060_0 .var "opcode", 6 0;
E_0x137ed7bb0/0 .event edge, v0x137ed51c0_0, v0x137ed8060_0, v0x137ed7c20_0, v0x137ed7ea0_0;
E_0x137ed7bb0/1 .event edge, v0x137ed7d80_0, v0x137ed7e10_0;
E_0x137ed7bb0 .event/or E_0x137ed7bb0/0, E_0x137ed7bb0/1;
S_0x137ed8120 .scope module, "ID_PC_EX" "PC_EX" 19 98, 24 2 0, S_0x137ed4400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 1 "jal";
    .port_info 2 /INPUT 1 "jalr";
    .port_info 3 /INPUT 3 "branch_type";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 32 "pc_plus4";
    .port_info 6 /INPUT 32 "rs1_data";
    .port_info 7 /INPUT 32 "imm";
    .port_info 8 /INPUT 1 "zero";
    .port_info 9 /INPUT 1 "less_than";
    .port_info 10 /OUTPUT 1 "pc_src";
    .port_info 11 /OUTPUT 32 "new_pc";
v0x137ed8530_0 .net "branch", 0 0, v0x137ed57a0_0;  alias, 1 drivers
v0x137ed8600_0 .net "branch_type", 2 0, L_0x137eeccc0;  alias, 1 drivers
v0x137ed8690_0 .net "imm", 31 0, v0x137ed7ce0_0;  alias, 1 drivers
v0x137ed87a0_0 .net "jal", 0 0, v0x137ed5b50_0;  alias, 1 drivers
v0x137ed8850_0 .net "jalr", 0 0, v0x137ed5bf0_0;  alias, 1 drivers
v0x137ed88e0_0 .net "less_than", 0 0, L_0x137eee820;  alias, 1 drivers
v0x137ed8990_0 .var "new_pc", 31 0;
v0x137ed8a20_0 .var "new_pc_temp", 31 0;
v0x137ed8ab0_0 .net "pc", 31 0, L_0x137eec3b0;  alias, 1 drivers
v0x137ed8bd0_0 .net "pc_plus4", 31 0, L_0x137eec530;  alias, 1 drivers
v0x137ed8cb0_0 .var "pc_src", 0 0;
v0x137ed8d40_0 .net "rs1_data", 31 0, L_0x137eede20;  alias, 1 drivers
v0x137ed8e10_0 .net "zero", 0 0, L_0x137eee2c0;  alias, 1 drivers
E_0x137ed84a0/0 .event edge, v0x137ed5b50_0, v0x137ecd7b0_0, v0x137eca0d0_0, v0x137ed5bf0_0;
E_0x137ed84a0/1 .event edge, v0x137ed4b90_0, v0x137ed57a0_0, v0x137ed5840_0, v0x137ed7800_0;
E_0x137ed84a0/2 .event edge, v0x137ed8a20_0, v0x137ece0a0_0, v0x137ed7200_0;
E_0x137ed84a0 .event/or E_0x137ed84a0/0, E_0x137ed84a0/1, E_0x137ed84a0/2;
S_0x137ed8f90 .scope module, "ID_RegFile" "RegFile" 19 76, 25 2 0, S_0x137ed4400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write_enable";
    .port_info 2 /INPUT 5 "read_addr1";
    .port_info 3 /INPUT 5 "read_addr2";
    .port_info 4 /INPUT 5 "reg_write_addr";
    .port_info 5 /INPUT 32 "reg_write_data";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
v0x137ed92a0_0 .net *"_ivl_0", 31 0, L_0x137eed1b0;  1 drivers
v0x137ed9360_0 .net *"_ivl_10", 6 0, L_0x137eed490;  1 drivers
L_0x128040250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x137ed9400_0 .net *"_ivl_13", 1 0, L_0x128040250;  1 drivers
L_0x128040298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x137ed9490_0 .net/2u *"_ivl_14", 31 0, L_0x128040298;  1 drivers
v0x137ed9520_0 .net *"_ivl_18", 31 0, L_0x137eed770;  1 drivers
L_0x1280402e0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x137ed9610_0 .net *"_ivl_21", 26 0, L_0x1280402e0;  1 drivers
L_0x128040328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x137ed96c0_0 .net/2u *"_ivl_22", 31 0, L_0x128040328;  1 drivers
v0x137ed9770_0 .net *"_ivl_24", 0 0, L_0x137eed8b0;  1 drivers
v0x137ed9810_0 .net *"_ivl_26", 31 0, L_0x137eed9f0;  1 drivers
v0x137ed9920_0 .net *"_ivl_28", 6 0, L_0x137eeda90;  1 drivers
L_0x1280401c0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x137ed99d0_0 .net *"_ivl_3", 26 0, L_0x1280401c0;  1 drivers
L_0x128040370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x137ed9a80_0 .net *"_ivl_31", 1 0, L_0x128040370;  1 drivers
L_0x1280403b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x137ed9b30_0 .net/2u *"_ivl_32", 31 0, L_0x1280403b8;  1 drivers
L_0x128040208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x137ed9be0_0 .net/2u *"_ivl_4", 31 0, L_0x128040208;  1 drivers
v0x137ed9c90_0 .net *"_ivl_6", 0 0, L_0x137eed2d0;  1 drivers
v0x137ed9d30_0 .net *"_ivl_8", 31 0, L_0x137eed3f0;  1 drivers
v0x137ed9de0_0 .net "clk", 0 0, v0x137eebe60_0;  alias, 1 drivers
v0x137ed9f70_0 .var/i "i", 31 0;
v0x137eda000_0 .net "read_addr1", 4 0, v0x137ed61b0_0;  alias, 1 drivers
v0x137eda0b0_0 .net "read_addr2", 4 0, v0x137ed6240_0;  alias, 1 drivers
v0x137eda140_0 .net "read_data1", 31 0, L_0x137eed650;  alias, 1 drivers
v0x137eda1d0_0 .net "read_data2", 31 0, L_0x137eedbe0;  alias, 1 drivers
v0x137eda260_0 .net "reg_write_addr", 4 0, L_0x137ef8550;  alias, 1 drivers
v0x137eda2f0_0 .net "reg_write_data", 31 0, v0x137ee6dc0_0;  alias, 1 drivers
v0x137eda400_0 .net "reg_write_enable", 0 0, L_0x137eecb60;  alias, 1 drivers
v0x137eda490 .array "register_file", 31 0, 31 0;
E_0x137ed9250 .event negedge, v0x137e2ed70_0;
L_0x137eed1b0 .concat [ 5 27 0 0], v0x137ed61b0_0, L_0x1280401c0;
L_0x137eed2d0 .cmp/ne 32, L_0x137eed1b0, L_0x128040208;
L_0x137eed3f0 .array/port v0x137eda490, L_0x137eed490;
L_0x137eed490 .concat [ 5 2 0 0], v0x137ed61b0_0, L_0x128040250;
L_0x137eed650 .functor MUXZ 32, L_0x128040298, L_0x137eed3f0, L_0x137eed2d0, C4<>;
L_0x137eed770 .concat [ 5 27 0 0], v0x137ed6240_0, L_0x1280402e0;
L_0x137eed8b0 .cmp/ne 32, L_0x137eed770, L_0x128040328;
L_0x137eed9f0 .array/port v0x137eda490, L_0x137eeda90;
L_0x137eeda90 .concat [ 5 2 0 0], v0x137ed6240_0, L_0x128040370;
L_0x137eedbe0 .functor MUXZ 32, L_0x1280403b8, L_0x137eed9f0, L_0x137eed8b0, C4<>;
S_0x137edce00 .scope module, "if_id" "IF_ID" 7 65, 26 2 0, S_0x137e4d980;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instr_if";
    .port_info 2 /INPUT 32 "pc_if";
    .port_info 3 /INPUT 32 "pc_plus4_if";
    .port_info 4 /INPUT 1 "stall_id";
    .port_info 5 /INPUT 1 "bubble_id";
    .port_info 6 /OUTPUT 32 "instr_id";
    .port_info 7 /OUTPUT 32 "pc_id";
    .port_info 8 /OUTPUT 32 "pc_plus4_id";
v0x137edec10_0 .net "bubble_id", 0 0, L_0x137ef9ab0;  alias, 1 drivers
v0x137eded20_0 .net "clk", 0 0, v0x137eebe60_0;  alias, 1 drivers
v0x137ededb0_0 .net "instr_id", 31 0, L_0x137eec270;  alias, 1 drivers
v0x137edee40_0 .net "instr_if", 31 0, L_0x137ef9e80;  alias, 1 drivers
v0x137edeed0_0 .net "pc_id", 31 0, L_0x137eec3b0;  alias, 1 drivers
v0x137edefa0_0 .net "pc_if", 31 0, v0x137ee00b0_0;  alias, 1 drivers
v0x137edf030_0 .net "pc_plus4_id", 31 0, L_0x137eec530;  alias, 1 drivers
v0x137edf0c0_0 .net "pc_plus4_if", 31 0, L_0x137eec010;  alias, 1 drivers
v0x137edf170_0 .net "stall_id", 0 0, L_0x137ef9720;  alias, 1 drivers
S_0x137edd0a0 .scope module, "IF_ID_instr" "PipeDff" 26 8, 10 1 0, S_0x137edce00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x157e9aee0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x137eec270 .functor BUFZ 32, v0x137edd750_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x137edd3e0_0 .net "bubble", 0 0, L_0x137ef9ab0;  alias, 1 drivers
v0x137edd490_0 .net "clk", 0 0, v0x137eebe60_0;  alias, 1 drivers
v0x137edd520_0 .net "data_in", 31 0, L_0x137ef9e80;  alias, 1 drivers
v0x137edd5b0_0 .net "data_out", 31 0, L_0x137eec270;  alias, 1 drivers
v0x137edd6c0_0 .net "data_out_wire", 31 0, v0x137edd750_0;  1 drivers
v0x137edd750_0 .var "data_reg", 31 0;
L_0x128040058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x137edd7e0_0 .net "default_val", 31 0, L_0x128040058;  1 drivers
v0x137edd870_0 .net "stall", 0 0, L_0x137ef9720;  alias, 1 drivers
S_0x137edd980 .scope module, "IF_ID_pc" "PipeDff" 26 9, 10 1 0, S_0x137edce00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x137eddb50 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x137eec3b0 .functor BUFZ 32, v0x137ede0a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x137eddd10_0 .net "bubble", 0 0, L_0x137ef9ab0;  alias, 1 drivers
v0x137eddde0_0 .net "clk", 0 0, v0x137eebe60_0;  alias, 1 drivers
v0x137edde70_0 .net "data_in", 31 0, v0x137ee00b0_0;  alias, 1 drivers
v0x137eddf00_0 .net "data_out", 31 0, L_0x137eec3b0;  alias, 1 drivers
v0x137ede010_0 .net "data_out_wire", 31 0, v0x137ede0a0_0;  1 drivers
v0x137ede0a0_0 .var "data_reg", 31 0;
L_0x1280400a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x137ede130_0 .net "default_val", 31 0, L_0x1280400a0;  1 drivers
v0x137ede1c0_0 .net "stall", 0 0, L_0x137ef9720;  alias, 1 drivers
S_0x137ede2f0 .scope module, "IF_ID_pc_plus4" "PipeDff" 26 10, 10 1 0, S_0x137edce00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x137ede4b0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x137eec530 .functor BUFZ 32, v0x137ede9c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x137ede670_0 .net "bubble", 0 0, L_0x137ef9ab0;  alias, 1 drivers
v0x137ede700_0 .net "clk", 0 0, v0x137eebe60_0;  alias, 1 drivers
v0x137ede790_0 .net "data_in", 31 0, L_0x137eec010;  alias, 1 drivers
v0x137ede820_0 .net "data_out", 31 0, L_0x137eec530;  alias, 1 drivers
v0x137ede930_0 .net "data_out_wire", 31 0, v0x137ede9c0_0;  1 drivers
v0x137ede9c0_0 .var "data_reg", 31 0;
L_0x1280400e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x137edea50_0 .net "default_val", 31 0, L_0x1280400e8;  1 drivers
v0x137edeaf0_0 .net "stall", 0 0, L_0x137ef9720;  alias, 1 drivers
S_0x137edf390 .scope module, "if_module" "IF_MODULE" 7 42, 27 5 0, S_0x137e4d980;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "pc_src";
    .port_info 3 /INPUT 32 "new_pc";
    .port_info 4 /INPUT 1 "stall_if";
    .port_info 5 /INPUT 1 "bubble_if";
    .port_info 6 /OUTPUT 32 "pc_plus4";
    .port_info 7 /OUTPUT 32 "pc";
L_0x137eec010 .functor BUFZ 32, v0x137edfaf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x137ee0470_0 .net "bubble_if", 0 0, L_0x128041a38;  alias, 1 drivers
v0x137ee0510_0 .net "clk", 0 0, v0x137eebe60_0;  alias, 1 drivers
v0x137ee05b0_0 .net "new_pc", 31 0, v0x137ed8990_0;  alias, 1 drivers
v0x137ee0640_0 .net "pc", 31 0, v0x137ee00b0_0;  alias, 1 drivers
L_0x128040010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x137ee0750_0 .net "pc_incre", 31 0, L_0x128040010;  1 drivers
v0x137ee07f0_0 .net "pc_plus4", 31 0, L_0x137eec010;  alias, 1 drivers
v0x137ee08c0_0 .net "pc_plus4_inn", 31 0, v0x137edfaf0_0;  1 drivers
v0x137ee09a0_0 .net "pc_src", 0 0, v0x137ed8cb0_0;  alias, 1 drivers
v0x137ee0ab0_0 .net "rst", 0 0, v0x137eebf80_0;  alias, 1 drivers
v0x137ee0c40_0 .net "stall_if", 0 0, L_0x137ef95b0;  alias, 1 drivers
S_0x137edf5c0 .scope module, "IF_ADD" "Adder" 27 27, 28 1 0, S_0x137edf390;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "op_num1";
    .port_info 1 /INPUT 32 "op_num2";
    .port_info 2 /OUTPUT 32 "res";
P_0x137edf790 .param/l "WIDTH" 0 28 1, +C4<00000000000000000000000000100000>;
v0x137edf970_0 .net "op_num1", 31 0, v0x137ee00b0_0;  alias, 1 drivers
v0x137edfa60_0 .net "op_num2", 31 0, L_0x128040010;  alias, 1 drivers
v0x137edfaf0_0 .var "res", 31 0;
E_0x137edf920 .event edge, v0x137edde70_0, v0x137edfa60_0;
S_0x137edfb80 .scope module, "IF_PC" "PC" 27 17, 29 1 0, S_0x137edf390;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 1 "pc_src";
    .port_info 4 /INPUT 1 "stall_if";
    .port_info 5 /INPUT 1 "bubble_if";
    .port_info 6 /INPUT 32 "new_pc";
    .port_info 7 /OUTPUT 32 "pc";
v0x137edfe80_0 .net "bubble_if", 0 0, L_0x128041a38;  alias, 1 drivers
v0x137edff30_0 .net "clk", 0 0, v0x137eebe60_0;  alias, 1 drivers
v0x137edffc0_0 .net "new_pc", 31 0, v0x137ed8990_0;  alias, 1 drivers
v0x137ee00b0_0 .var "pc", 31 0;
v0x137ee0140_0 .net "pc_plus4", 31 0, v0x137edfaf0_0;  alias, 1 drivers
v0x137ee0210_0 .net "pc_src", 0 0, v0x137ed8cb0_0;  alias, 1 drivers
v0x137ee02a0_0 .net "rst", 0 0, v0x137eebf80_0;  alias, 1 drivers
v0x137ee0330_0 .net "stall_if", 0 0, L_0x137ef95b0;  alias, 1 drivers
E_0x137edfe50 .event posedge, v0x137e70c90_0, v0x137e2ed70_0;
S_0x137ee0cd0 .scope module, "mem_module" "MEM_MODULE" 7 200, 30 2 0, S_0x137e4d980;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_read";
    .port_info 1 /INPUT 3 "load_type";
    .port_info 2 /INPUT 32 "mem_read_data";
    .port_info 3 /OUTPUT 32 "mem2reg_data";
v0x137ee0f50_0 .net "load_type", 2 0, L_0x137ef1fc0;  alias, 1 drivers
v0x137ee1010_0 .var "mem2reg_data", 31 0;
v0x137ee10b0_0 .net "mem_read", 0 0, L_0x137ef1970;  alias, 1 drivers
v0x137ee11c0_0 .net "mem_read_data", 31 0, v0x137e5e050_0;  alias, 1 drivers
v0x137ee1270_0 .var "temp", 31 0;
E_0x137ee0ef0 .event edge, v0x137e5cf30_0, v0x137ee0f50_0, v0x137e5e050_0, v0x137ee1270_0;
S_0x137ee1340 .scope module, "mem_wb" "MEM_WB" 7 234, 31 2 0, S_0x137e4d980;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_plus4_mem";
    .port_info 2 /INPUT 32 "imm_mem";
    .port_info 3 /INPUT 32 "alu_result_mem";
    .port_info 4 /INPUT 32 "mem2reg_data_mem";
    .port_info 5 /INPUT 1 "reg_write_mem";
    .port_info 6 /INPUT 2 "reg_src_mem";
    .port_info 7 /INPUT 5 "rd_mem";
    .port_info 8 /INPUT 1 "stall_wb";
    .port_info 9 /INPUT 1 "bubble_wb";
    .port_info 10 /OUTPUT 1 "reg_write_wb";
    .port_info 11 /OUTPUT 32 "nxpc_wb";
    .port_info 12 /OUTPUT 32 "pc_plus4_wb";
    .port_info 13 /OUTPUT 32 "imm_wb";
    .port_info 14 /OUTPUT 32 "alu_result_wb";
    .port_info 15 /OUTPUT 32 "mem2reg_data_wb";
    .port_info 16 /OUTPUT 5 "rd_wb";
    .port_info 17 /OUTPUT 2 "reg_src_wb";
v0x137ee5710_0 .net "alu_result_mem", 31 0, L_0x137ef10b0;  alias, 1 drivers
v0x137ee57a0_0 .net "alu_result_wb", 31 0, L_0x137ef8070;  alias, 1 drivers
v0x137ee5840_0 .net "bubble_wb", 0 0, L_0x128041ac8;  alias, 1 drivers
v0x137ee59f0_0 .net "clk", 0 0, v0x137eebe60_0;  alias, 1 drivers
v0x137ee5a80_0 .net "imm_mem", 31 0, L_0x137ef1370;  alias, 1 drivers
v0x137ee5b50_0 .net "imm_wb", 31 0, L_0x137ef8210;  alias, 1 drivers
v0x137ee5be0_0 .net "mem2reg_data_mem", 31 0, v0x137ee1010_0;  alias, 1 drivers
v0x137ee5c70_0 .net "mem2reg_data_wb", 31 0, L_0x137ef7ed0;  alias, 1 drivers
v0x137ee5d00_0 .net "nxpc_wb", 31 0, o0x128014280;  alias, 0 drivers
v0x137ee5e10_0 .net "pc_plus4_mem", 31 0, L_0x137ef1210;  alias, 1 drivers
v0x137ee5ea0_0 .net "pc_plus4_wb", 31 0, L_0x137ef83b0;  alias, 1 drivers
v0x137ee5f50_0 .net "rd_mem", 4 0, L_0x137ef1c30;  alias, 1 drivers
v0x137ee5fe0_0 .net "rd_wb", 4 0, L_0x137ef8550;  alias, 1 drivers
v0x137ee60f0_0 .net "reg_src_mem", 1 0, L_0x137ef1e20;  alias, 1 drivers
v0x137ee6180_0 .net "reg_src_wb", 1 0, L_0x137ef7d70;  alias, 1 drivers
v0x137ee6210_0 .net "reg_write_mem", 0 0, L_0x137ef1810;  alias, 1 drivers
v0x137ee62a0_0 .net "reg_write_wb", 0 0, L_0x137ef86b0;  alias, 1 drivers
v0x137ee6430_0 .net "stall_wb", 0 0, L_0x137ef9940;  alias, 1 drivers
S_0x137ee1740 .scope module, "MEM_WB_alu_result" "PipeDff" 31 20, 10 1 0, S_0x137ee1340;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x137ee1910 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x137ef8070 .functor BUFZ 32, v0x137ee1e10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x137ee1ad0_0 .net "bubble", 0 0, L_0x128041ac8;  alias, 1 drivers
v0x137ee1b90_0 .net "clk", 0 0, v0x137eebe60_0;  alias, 1 drivers
v0x137ee1c20_0 .net "data_in", 31 0, L_0x137ef10b0;  alias, 1 drivers
v0x137ee1cb0_0 .net "data_out", 31 0, L_0x137ef8070;  alias, 1 drivers
v0x137ee1d40_0 .net "data_out_wire", 31 0, v0x137ee1e10_0;  1 drivers
v0x137ee1e10_0 .var "data_reg", 31 0;
L_0x1280418d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x137ee1eb0_0 .net "default_val", 31 0, L_0x1280418d0;  1 drivers
v0x137ee1f60_0 .net "stall", 0 0, L_0x137ef9940;  alias, 1 drivers
S_0x137ee2070 .scope module, "MEM_WB_imm" "PipeDff" 31 21, 10 1 0, S_0x137ee1340;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x137ee2240 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x137ef8210 .functor BUFZ 32, v0x137ee2750_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x137ee2400_0 .net "bubble", 0 0, L_0x128041ac8;  alias, 1 drivers
v0x137ee24d0_0 .net "clk", 0 0, v0x137eebe60_0;  alias, 1 drivers
v0x137ee2560_0 .net "data_in", 31 0, L_0x137ef1370;  alias, 1 drivers
v0x137ee25f0_0 .net "data_out", 31 0, L_0x137ef8210;  alias, 1 drivers
v0x137ee2680_0 .net "data_out_wire", 31 0, v0x137ee2750_0;  1 drivers
v0x137ee2750_0 .var "data_reg", 31 0;
L_0x128041918 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x137ee27e0_0 .net "default_val", 31 0, L_0x128041918;  1 drivers
v0x137ee2880_0 .net "stall", 0 0, L_0x137ef9940;  alias, 1 drivers
S_0x137ee29c0 .scope module, "MEM_WB_mem2reg_data" "PipeDff" 31 19, 10 1 0, S_0x137ee1340;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x137ee2b80 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x137ef7ed0 .functor BUFZ 32, v0x137ee3030_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x137ee2d40_0 .net "bubble", 0 0, L_0x128041ac8;  alias, 1 drivers
v0x137ee2dd0_0 .net "clk", 0 0, v0x137eebe60_0;  alias, 1 drivers
v0x137ee2e60_0 .net "data_in", 31 0, v0x137ee1010_0;  alias, 1 drivers
v0x137ee2ef0_0 .net "data_out", 31 0, L_0x137ef7ed0;  alias, 1 drivers
v0x137ee2f80_0 .net "data_out_wire", 31 0, v0x137ee3030_0;  1 drivers
v0x137ee3030_0 .var "data_reg", 31 0;
L_0x128041888 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x137ee30e0_0 .net "default_val", 31 0, L_0x128041888;  1 drivers
v0x137ee3190_0 .net "stall", 0 0, L_0x137ef9940;  alias, 1 drivers
S_0x137ee32b0 .scope module, "MEM_WB_pc_plus4" "PipeDff" 31 22, 10 1 0, S_0x137ee1340;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x137ee3470 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x137ef83b0 .functor BUFZ 32, v0x137ee3970_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x137ee3600_0 .net "bubble", 0 0, L_0x128041ac8;  alias, 1 drivers
v0x137ee36a0_0 .net "clk", 0 0, v0x137eebe60_0;  alias, 1 drivers
v0x137ee3740_0 .net "data_in", 31 0, L_0x137ef1210;  alias, 1 drivers
v0x137ee3810_0 .net "data_out", 31 0, L_0x137ef83b0;  alias, 1 drivers
v0x137ee38a0_0 .net "data_out_wire", 31 0, v0x137ee3970_0;  1 drivers
v0x137ee3970_0 .var "data_reg", 31 0;
L_0x128041960 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x137ee3a10_0 .net "default_val", 31 0, L_0x128041960;  1 drivers
v0x137ee3ac0_0 .net "stall", 0 0, L_0x137ef9940;  alias, 1 drivers
S_0x137ee3c40 .scope module, "MEM_WB_rd" "PipeDff" 31 24, 10 1 0, S_0x137ee1340;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x137ee3e00 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000101>;
L_0x137ef8550 .functor BUFZ 5, v0x137ee4280_0, C4<00000>, C4<00000>, C4<00000>;
v0x137ee3f90_0 .net "bubble", 0 0, L_0x128041ac8;  alias, 1 drivers
v0x137ee4030_0 .net "clk", 0 0, v0x137eebe60_0;  alias, 1 drivers
v0x137ee40d0_0 .net "data_in", 4 0, L_0x137ef1c30;  alias, 1 drivers
v0x137ee4160_0 .net "data_out", 4 0, L_0x137ef8550;  alias, 1 drivers
v0x137ee41f0_0 .net "data_out_wire", 4 0, v0x137ee4280_0;  1 drivers
v0x137ee4280_0 .var "data_reg", 4 0;
L_0x1280419a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x137ee4330_0 .net "default_val", 4 0, L_0x1280419a8;  1 drivers
v0x137ee43e0_0 .net "stall", 0 0, L_0x137ef9940;  alias, 1 drivers
S_0x137ee4500 .scope module, "MEM_WB_reg_src" "PipeDff" 31 17, 10 1 0, S_0x137ee1340;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x137ee46c0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000010>;
L_0x137ef7d70 .functor BUFZ 2, v0x137ee4b80_0, C4<00>, C4<00>, C4<00>;
v0x137ee4850_0 .net "bubble", 0 0, L_0x128041ac8;  alias, 1 drivers
v0x137ee48f0_0 .net "clk", 0 0, v0x137eebe60_0;  alias, 1 drivers
v0x137ee4990_0 .net "data_in", 1 0, L_0x137ef1e20;  alias, 1 drivers
v0x137ee4a20_0 .net "data_out", 1 0, L_0x137ef7d70;  alias, 1 drivers
v0x137ee4ab0_0 .net "data_out_wire", 1 0, v0x137ee4b80_0;  1 drivers
v0x137ee4b80_0 .var "data_reg", 1 0;
L_0x128041840 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x137ee4c20_0 .net "default_val", 1 0, L_0x128041840;  1 drivers
v0x137ee4cd0_0 .net "stall", 0 0, L_0x137ef9940;  alias, 1 drivers
S_0x137ee4df0 .scope module, "MEM_WB_reg_write_mem" "PipeDff" 31 25, 10 1 0, S_0x137ee1340;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x137ee4fb0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x137ef86b0 .functor BUFZ 1, v0x137ee54b0_0, C4<0>, C4<0>, C4<0>;
v0x137ee5140_0 .net "bubble", 0 0, L_0x128041ac8;  alias, 1 drivers
v0x137ee51e0_0 .net "clk", 0 0, v0x137eebe60_0;  alias, 1 drivers
v0x137ee5280_0 .net "data_in", 0 0, L_0x137ef1810;  alias, 1 drivers
v0x137ee5390_0 .net "data_out", 0 0, L_0x137ef86b0;  alias, 1 drivers
v0x137ee5420_0 .net "data_out_wire", 0 0, v0x137ee54b0_0;  1 drivers
v0x137ee54b0_0 .var "data_reg", 0 0;
L_0x1280419f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x137ee5540_0 .net "default_val", 0 0, L_0x1280419f0;  1 drivers
v0x137ee55f0_0 .net "stall", 0 0, L_0x137ef9940;  alias, 1 drivers
S_0x137ee66a0 .scope module, "wb_module" "WB_MODULE" 7 252, 32 2 0, S_0x137e4d980;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "reg_src";
    .port_info 1 /INPUT 32 "pc_plus4";
    .port_info 2 /INPUT 32 "nxpc";
    .port_info 3 /INPUT 32 "imm";
    .port_info 4 /INPUT 32 "alu_result";
    .port_info 5 /INPUT 32 "mem2reg_data";
    .port_info 6 /OUTPUT 32 "reg_write_data";
v0x137ee1500_0 .net "alu_result", 31 0, L_0x137ef8070;  alias, 1 drivers
v0x137ee69a0_0 .net "imm", 31 0, L_0x137ef8210;  alias, 1 drivers
v0x137ee6a80_0 .net "mem2reg_data", 31 0, L_0x137ef7ed0;  alias, 1 drivers
v0x137ee6b50_0 .net "nxpc", 31 0, o0x128014280;  alias, 0 drivers
v0x137ee6be0_0 .net "pc_plus4", 31 0, L_0x137ef83b0;  alias, 1 drivers
v0x137ee6cf0_0 .net "reg_src", 1 0, L_0x137ef7d70;  alias, 1 drivers
v0x137ee6dc0_0 .var "reg_write_data", 31 0;
E_0x137ee3ba0/0 .event edge, v0x137ee4a20_0, v0x137ee1cb0_0, v0x137ee2ef0_0, v0x137ee25f0_0;
E_0x137ee3ba0/1 .event edge, v0x137ee3810_0;
E_0x137ee3ba0 .event/or E_0x137ee3ba0/0, E_0x137ee3ba0/1;
    .scope S_0x137edfb80;
T_0 ;
    %wait E_0x137edfe50;
    %load/vec4 v0x137ee02a0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x137edfe80_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_0.0, 9;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x137ee00b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x137ee0330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x137ee00b0_0;
    %assign/vec4 v0x137ee00b0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x137ee0210_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x137edffc0_0;
    %assign/vec4 v0x137ee00b0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x137ee0140_0;
    %assign/vec4 v0x137ee00b0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x137edf5c0;
T_1 ;
    %wait E_0x137edf920;
    %load/vec4 v0x137edf970_0;
    %load/vec4 v0x137edfa60_0;
    %add;
    %store/vec4 v0x137edfaf0_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x137edd0a0;
T_2 ;
    %wait E_0x157e72c60;
    %load/vec4 v0x137edd870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x137edd6c0_0;
    %assign/vec4 v0x137edd750_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x137edd3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x137edd7e0_0;
    %assign/vec4 v0x137edd750_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x137edd520_0;
    %assign/vec4 v0x137edd750_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x137edd980;
T_3 ;
    %wait E_0x157e72c60;
    %load/vec4 v0x137ede1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x137ede010_0;
    %assign/vec4 v0x137ede0a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x137eddd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x137ede130_0;
    %assign/vec4 v0x137ede0a0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x137edde70_0;
    %assign/vec4 v0x137ede0a0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x137ede2f0;
T_4 ;
    %wait E_0x157e72c60;
    %load/vec4 v0x137edeaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x137ede930_0;
    %assign/vec4 v0x137ede9c0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x137ede670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x137edea50_0;
    %assign/vec4 v0x137ede9c0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x137ede790_0;
    %assign/vec4 v0x137ede9c0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x137ed79b0;
T_5 ;
    %wait E_0x137ed7bb0;
    %load/vec4 v0x137ed7f80_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x137ed7c20_0, 0, 3;
    %load/vec4 v0x137ed7f80_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x137ed8060_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137ed7ea0_0, 0, 32;
    %load/vec4 v0x137ed8060_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137ed7ce0_0, 0, 32;
    %jmp T_5.10;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137ed7ce0_0, 0, 32;
    %jmp T_5.10;
T_5.1 ;
    %load/vec4 v0x137ed7c20_0;
    %pushi/vec4 1, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x137ed7c20_0;
    %pushi/vec4 5, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v0x137ed7f80_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x137ed7ea0_0, 4, 12;
    %load/vec4 v0x137ed7ea0_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x137ed7ce0_0, 0, 32;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v0x137ed7f80_0;
    %parti/s 5, 20, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x137ed7ea0_0, 4, 5;
    %load/vec4 v0x137ed7ea0_0;
    %store/vec4 v0x137ed7ce0_0, 0, 32;
T_5.12 ;
    %jmp T_5.10;
T_5.2 ;
    %load/vec4 v0x137ed7f80_0;
    %parti/s 7, 25, 6;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x137ed7ea0_0, 4, 7;
    %load/vec4 v0x137ed7f80_0;
    %parti/s 5, 7, 4;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x137ed7ea0_0, 4, 5;
    %load/vec4 v0x137ed7ea0_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x137ed7ce0_0, 0, 32;
    %jmp T_5.10;
T_5.3 ;
    %load/vec4 v0x137ed7f80_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x137ed7ea0_0, 4, 12;
    %load/vec4 v0x137ed7ea0_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x137ed7ce0_0, 0, 32;
    %jmp T_5.10;
T_5.4 ;
    %load/vec4 v0x137ed7f80_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x137ed7d80_0, 4, 1;
    %load/vec4 v0x137ed7f80_0;
    %parti/s 6, 25, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x137ed7d80_0, 4, 6;
    %load/vec4 v0x137ed7f80_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x137ed7d80_0, 4, 1;
    %load/vec4 v0x137ed7f80_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x137ed7d80_0, 4, 4;
    %load/vec4 v0x137ed7d80_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x137ed7ea0_0, 4, 12;
    %load/vec4 v0x137ed7ea0_0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x137ed7ce0_0, 0, 32;
    %jmp T_5.10;
T_5.5 ;
    %load/vec4 v0x137ed7f80_0;
    %parti/s 20, 12, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x137ed7ea0_0, 4, 20;
    %load/vec4 v0x137ed7ea0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x137ed7ce0_0, 0, 32;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v0x137ed7f80_0;
    %parti/s 20, 12, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x137ed7ea0_0, 4, 20;
    %load/vec4 v0x137ed7ea0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x137ed7ce0_0, 0, 32;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v0x137ed7f80_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x137ed7e10_0, 4, 1;
    %load/vec4 v0x137ed7f80_0;
    %parti/s 8, 12, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x137ed7e10_0, 4, 8;
    %load/vec4 v0x137ed7f80_0;
    %parti/s 1, 20, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x137ed7e10_0, 4, 1;
    %load/vec4 v0x137ed7f80_0;
    %parti/s 10, 21, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x137ed7e10_0, 4, 10;
    %load/vec4 v0x137ed7e10_0;
    %pad/u 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x137ed7ea0_0, 4, 20;
    %load/vec4 v0x137ed7ea0_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x137ed7ce0_0, 0, 32;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v0x137ed7f80_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x137ed7ea0_0, 4, 12;
    %load/vec4 v0x137ed7ea0_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x137ed7ce0_0, 0, 32;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x137ed53c0;
T_6 ;
    %wait E_0x137ec72e0;
    %load/vec4 v0x137ed59b0_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x137ed5ee0_0, 0, 7;
    %load/vec4 v0x137ed59b0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x137ed58f0_0, 0, 3;
    %load/vec4 v0x137ed59b0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x137ed61b0_0, 0, 5;
    %load/vec4 v0x137ed59b0_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x137ed6240_0, 0, 5;
    %load/vec4 v0x137ed59b0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x137ed6050_0, 0, 5;
    %load/vec4 v0x137ed58f0_0;
    %store/vec4 v0x137ed5a70_0, 0, 3;
    %load/vec4 v0x137ed5ee0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed57a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed5b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed5bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed5d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed5e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed60e0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x137ed5f70_0, 0, 2;
    %jmp T_6.10;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed57a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed5b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed5bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed5d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed5e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137ed60e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x137ed5f70_0, 0, 2;
    %jmp T_6.10;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed57a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed5b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed5bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed5d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed5e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137ed60e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x137ed5f70_0, 0, 2;
    %jmp T_6.10;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed57a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed5b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed5bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed5d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137ed5e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed60e0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x137ed5f70_0, 0, 2;
    %jmp T_6.10;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137ed5d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed57a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed5b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed5bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137ed5d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed5e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137ed60e0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x137ed5f70_0, 0, 2;
    %jmp T_6.10;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137ed57a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed5b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed5bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed5d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed5e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed60e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x137ed5f70_0, 0, 2;
    %jmp T_6.10;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed57a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed5b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed5bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed5d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed5e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137ed60e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x137ed5f70_0, 0, 2;
    %jmp T_6.10;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed57a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed5b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed5bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed5d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed5e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137ed60e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x137ed5f70_0, 0, 2;
    %jmp T_6.10;
T_6.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed57a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137ed5b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed5bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed5d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed5e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137ed60e0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x137ed5f70_0, 0, 2;
    %jmp T_6.10;
T_6.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed57a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed5b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137ed5bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed5d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed5e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137ed60e0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x137ed5f70_0, 0, 2;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x137ed4970;
T_7 ;
    %wait E_0x137ec7320;
    %load/vec4 v0x137ed52d0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %jmp T_7.9;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed4d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed4df0_0, 0, 1;
    %load/vec4 v0x137ed4fd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x137ed4ec0_0, 0, 4;
    %jmp T_7.19;
T_7.10 ;
    %load/vec4 v0x137ed5060_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.20, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_7.21, 8;
T_7.20 ; End of true expr.
    %pushi/vec4 8, 0, 4;
    %jmp/0 T_7.21, 8;
 ; End of false expr.
    %blend;
T_7.21;
    %store/vec4 v0x137ed4ec0_0, 0, 4;
    %jmp T_7.19;
T_7.11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x137ed4ec0_0, 0, 4;
    %jmp T_7.19;
T_7.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x137ed4ec0_0, 0, 4;
    %jmp T_7.19;
T_7.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x137ed4ec0_0, 0, 4;
    %jmp T_7.19;
T_7.14 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x137ed4ec0_0, 0, 4;
    %jmp T_7.19;
T_7.15 ;
    %load/vec4 v0x137ed5060_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.22, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_7.23, 8;
T_7.22 ; End of true expr.
    %pushi/vec4 13, 0, 4;
    %jmp/0 T_7.23, 8;
 ; End of false expr.
    %blend;
T_7.23;
    %store/vec4 v0x137ed4ec0_0, 0, 4;
    %jmp T_7.19;
T_7.16 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x137ed4ec0_0, 0, 4;
    %jmp T_7.19;
T_7.17 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x137ed4ec0_0, 0, 4;
    %jmp T_7.19;
T_7.19 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed4d00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137ed4df0_0, 0, 1;
    %load/vec4 v0x137ed4fd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x137ed4ec0_0, 0, 4;
    %jmp T_7.33;
T_7.24 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x137ed4ec0_0, 0, 4;
    %jmp T_7.33;
T_7.25 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x137ed4ec0_0, 0, 4;
    %jmp T_7.33;
T_7.26 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x137ed4ec0_0, 0, 4;
    %jmp T_7.33;
T_7.27 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x137ed4ec0_0, 0, 4;
    %jmp T_7.33;
T_7.28 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x137ed4ec0_0, 0, 4;
    %jmp T_7.33;
T_7.29 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x137ed4ec0_0, 0, 4;
    %jmp T_7.33;
T_7.30 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x137ed4ec0_0, 0, 4;
    %jmp T_7.33;
T_7.31 ;
    %load/vec4 v0x137ed5060_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.34, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_7.35, 8;
T_7.34 ; End of true expr.
    %pushi/vec4 13, 0, 4;
    %jmp/0 T_7.35, 8;
 ; End of false expr.
    %blend;
T_7.35;
    %store/vec4 v0x137ed4ec0_0, 0, 4;
    %jmp T_7.33;
T_7.33 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed4d00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137ed4df0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x137ed4ec0_0, 0, 4;
    %jmp T_7.9;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed4d00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137ed4df0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x137ed4ec0_0, 0, 4;
    %jmp T_7.9;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed4d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed4df0_0, 0, 1;
    %load/vec4 v0x137ed4fd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.36, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.37, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.38, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.39, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.40, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.41, 6;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x137ed4ec0_0, 0, 4;
    %jmp T_7.43;
T_7.36 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x137ed4ec0_0, 0, 4;
    %jmp T_7.43;
T_7.37 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x137ed4ec0_0, 0, 4;
    %jmp T_7.43;
T_7.38 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x137ed4ec0_0, 0, 4;
    %jmp T_7.43;
T_7.39 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x137ed4ec0_0, 0, 4;
    %jmp T_7.43;
T_7.40 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x137ed4ec0_0, 0, 4;
    %jmp T_7.43;
T_7.41 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x137ed4ec0_0, 0, 4;
    %jmp T_7.43;
T_7.43 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed4d00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137ed4df0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x137ed4ec0_0, 0, 4;
    %jmp T_7.9;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137ed4d00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137ed4df0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x137ed4ec0_0, 0, 4;
    %jmp T_7.9;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137ed4d00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137ed4df0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x137ed4ec0_0, 0, 4;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed4d00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137ed4df0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x137ed4ec0_0, 0, 4;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x137ed8f90;
T_8 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x137ed9f70_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x137ed9f70_0;
    %cmpi/s 32, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x137ed9f70_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x137eda490, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x137ed9f70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x137ed9f70_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x137ed8f90;
T_9 ;
    %wait E_0x137ed9250;
    %load/vec4 v0x137eda400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x137eda2f0_0;
    %load/vec4 v0x137eda260_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137eda490, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x137ed8120;
T_10 ;
    %wait E_0x137ed84a0;
    %load/vec4 v0x137ed87a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x137ed8ab0_0;
    %load/vec4 v0x137ed8690_0;
    %add;
    %store/vec4 v0x137ed8990_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137ed8cb0_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x137ed8850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x137ed8d40_0;
    %load/vec4 v0x137ed8690_0;
    %add;
    %store/vec4 v0x137ed8990_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137ed8cb0_0, 0, 1;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x137ed8530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x137ed8ab0_0;
    %load/vec4 v0x137ed8690_0;
    %add;
    %store/vec4 v0x137ed8a20_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137ed8cb0_0, 0, 1;
    %load/vec4 v0x137ed8600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %load/vec4 v0x137ed8bd0_0;
    %store/vec4 v0x137ed8990_0, 0, 32;
    %jmp T_10.13;
T_10.6 ;
    %load/vec4 v0x137ed8e10_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.14, 8;
    %load/vec4 v0x137ed8a20_0;
    %jmp/1 T_10.15, 8;
T_10.14 ; End of true expr.
    %load/vec4 v0x137ed8bd0_0;
    %jmp/0 T_10.15, 8;
 ; End of false expr.
    %blend;
T_10.15;
    %store/vec4 v0x137ed8990_0, 0, 32;
    %jmp T_10.13;
T_10.7 ;
    %load/vec4 v0x137ed8e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.16, 8;
    %load/vec4 v0x137ed8a20_0;
    %jmp/1 T_10.17, 8;
T_10.16 ; End of true expr.
    %load/vec4 v0x137ed8bd0_0;
    %jmp/0 T_10.17, 8;
 ; End of false expr.
    %blend;
T_10.17;
    %store/vec4 v0x137ed8990_0, 0, 32;
    %jmp T_10.13;
T_10.8 ;
    %load/vec4 v0x137ed88e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.18, 8;
    %load/vec4 v0x137ed8a20_0;
    %jmp/1 T_10.19, 8;
T_10.18 ; End of true expr.
    %load/vec4 v0x137ed8bd0_0;
    %jmp/0 T_10.19, 8;
 ; End of false expr.
    %blend;
T_10.19;
    %store/vec4 v0x137ed8990_0, 0, 32;
    %jmp T_10.13;
T_10.9 ;
    %load/vec4 v0x137ed88e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.20, 8;
    %load/vec4 v0x137ed8a20_0;
    %jmp/1 T_10.21, 8;
T_10.20 ; End of true expr.
    %load/vec4 v0x137ed8bd0_0;
    %jmp/0 T_10.21, 8;
 ; End of false expr.
    %blend;
T_10.21;
    %store/vec4 v0x137ed8990_0, 0, 32;
    %jmp T_10.13;
T_10.10 ;
    %load/vec4 v0x137ed88e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.22, 8;
    %load/vec4 v0x137ed8a20_0;
    %jmp/1 T_10.23, 8;
T_10.22 ; End of true expr.
    %load/vec4 v0x137ed8bd0_0;
    %jmp/0 T_10.23, 8;
 ; End of false expr.
    %blend;
T_10.23;
    %store/vec4 v0x137ed8990_0, 0, 32;
    %jmp T_10.13;
T_10.11 ;
    %load/vec4 v0x137ed88e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.24, 8;
    %load/vec4 v0x137ed8a20_0;
    %jmp/1 T_10.25, 8;
T_10.24 ; End of true expr.
    %load/vec4 v0x137ed8bd0_0;
    %jmp/0 T_10.25, 8;
 ; End of false expr.
    %blend;
T_10.25;
    %store/vec4 v0x137ed8990_0, 0, 32;
    %jmp T_10.13;
T_10.13 ;
    %pop/vec4 1;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137ed8cb0_0, 0, 1;
    %load/vec4 v0x137ed8bd0_0;
    %store/vec4 v0x137ed8990_0, 0, 32;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x137ecd320;
T_11 ;
    %wait E_0x157e72c60;
    %load/vec4 v0x137ecdaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x137ecd8d0_0;
    %assign/vec4 v0x137ecd9a0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x137ecd670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x137ecda40_0;
    %assign/vec4 v0x137ecd9a0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x137ecd7b0_0;
    %assign/vec4 v0x137ecd9a0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x137ecdc10;
T_12 ;
    %wait E_0x157e72c60;
    %load/vec4 v0x137ece3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x137ece1c0_0;
    %assign/vec4 v0x137ece290_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x137ecdf60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x137ece330_0;
    %assign/vec4 v0x137ece290_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x137ece0a0_0;
    %assign/vec4 v0x137ece290_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x137ec9c40;
T_13 ;
    %wait E_0x157e72c60;
    %load/vec4 v0x137eca430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x137eca270_0;
    %assign/vec4 v0x137eca300_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x137ec9f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x137eca390_0;
    %assign/vec4 v0x137eca300_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x137eca0d0_0;
    %assign/vec4 v0x137eca300_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x137ed0af0;
T_14 ;
    %wait E_0x157e72c60;
    %load/vec4 v0x137ed12b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x137ed10b0_0;
    %assign/vec4 v0x137ed1150_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x137ed0e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x137ed1200_0;
    %assign/vec4 v0x137ed1150_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x137ed0f90_0;
    %assign/vec4 v0x137ed1150_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x137ed1ac0;
T_15 ;
    %wait E_0x157e72c60;
    %load/vec4 v0x137ed2270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x137ed2070_0;
    %assign/vec4 v0x137ed2110_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x137ed1e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x137ed21c0_0;
    %assign/vec4 v0x137ed2110_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x137ed1f50_0;
    %assign/vec4 v0x137ed2110_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x137ece500;
T_16 ;
    %wait E_0x157e72c60;
    %load/vec4 v0x137ececb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x137eceab0_0;
    %assign/vec4 v0x137eceb50_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x137ece850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x137ecec00_0;
    %assign/vec4 v0x137eceb50_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x137ece990_0;
    %assign/vec4 v0x137eceb50_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x137ecff90;
T_17 ;
    %wait E_0x157e72c60;
    %load/vec4 v0x137ed0860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x137ed06a0_0;
    %assign/vec4 v0x137ed0730_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x137ed02e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x137ed07c0_0;
    %assign/vec4 v0x137ed0730_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x137ed0580_0;
    %assign/vec4 v0x137ed0730_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x137ed13d0;
T_18 ;
    %wait E_0x157e72c60;
    %load/vec4 v0x137ed19a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x137ec8570_0;
    %assign/vec4 v0x137ed1860_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x137ed1720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x137ed18f0_0;
    %assign/vec4 v0x137ed1860_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x137ec8450_0;
    %assign/vec4 v0x137ed1860_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x137ec89b0;
T_19 ;
    %wait E_0x157e72c60;
    %load/vec4 v0x137ec9190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x137ec8f70_0;
    %assign/vec4 v0x137ec9040_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x137ec8d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x137ec90e0_0;
    %assign/vec4 v0x137ec9040_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x137ec8e50_0;
    %assign/vec4 v0x137ec9040_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x137eca550;
T_20 ;
    %wait E_0x157e72c60;
    %load/vec4 v0x137ecad20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x137ecab00_0;
    %assign/vec4 v0x137ecabd0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x137eca8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x137ecac70_0;
    %assign/vec4 v0x137ecabd0_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x137eca9e0_0;
    %assign/vec4 v0x137ecabd0_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x137ecedd0;
T_21 ;
    %wait E_0x157e72c60;
    %load/vec4 v0x137ecf5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x137ecf380_0;
    %assign/vec4 v0x137ecf450_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x137ecf120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x137ecf4f0_0;
    %assign/vec4 v0x137ecf450_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x137ecf260_0;
    %assign/vec4 v0x137ecf450_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x137ecca30;
T_22 ;
    %wait E_0x157e72c60;
    %load/vec4 v0x137ecd200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x137eccfe0_0;
    %assign/vec4 v0x137ecd0b0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x137eccd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x137ecd150_0;
    %assign/vec4 v0x137ecd0b0_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x137eccec0_0;
    %assign/vec4 v0x137ecd0b0_0, 0;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x137ecf6c0;
T_23 ;
    %wait E_0x157e72c60;
    %load/vec4 v0x137ecfe70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x137ecfc70_0;
    %assign/vec4 v0x137ecfd10_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x137ecfa10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x137ecfdc0_0;
    %assign/vec4 v0x137ecfd10_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x137ecfb50_0;
    %assign/vec4 v0x137ecfd10_0, 0;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x137ecb730;
T_24 ;
    %wait E_0x157e72c60;
    %load/vec4 v0x137ecbf80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x137ecbdd0_0;
    %assign/vec4 v0x137ecbe60_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x137ecba80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x137ecbef0_0;
    %assign/vec4 v0x137ecbe60_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x137ecbcb0_0;
    %assign/vec4 v0x137ecbe60_0, 0;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x137ec76f0;
T_25 ;
    %wait E_0x157e72c60;
    %load/vec4 v0x137ec7e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x137ec7c30_0;
    %assign/vec4 v0x137ec7d00_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x137ec79d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x137ec7da0_0;
    %assign/vec4 v0x137ec7d00_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x137ec7b10_0;
    %assign/vec4 v0x137ec7d00_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x137ec92b0;
T_26 ;
    %wait E_0x157e72c60;
    %load/vec4 v0x137ec9ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x137ec98a0_0;
    %assign/vec4 v0x137ec9970_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x137ec9600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x137ec9a10_0;
    %assign/vec4 v0x137ec9970_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x137ec9740_0;
    %assign/vec4 v0x137ec9970_0, 0;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x137ecc180;
T_27 ;
    %wait E_0x157e72c60;
    %load/vec4 v0x137ecc910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x137ecc710_0;
    %assign/vec4 v0x137ecc7b0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x137ecc4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x137ecc860_0;
    %assign/vec4 v0x137ecc7b0_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x137ecc5f0_0;
    %assign/vec4 v0x137ecc7b0_0, 0;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x137ec7f60;
T_28 ;
    %wait E_0x157e72c60;
    %load/vec4 v0x137ec8890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x137ec86e0_0;
    %assign/vec4 v0x137ec8770_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x137ec82f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x137ec8800_0;
    %assign/vec4 v0x137ec8770_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x137ebb5a0_0;
    %assign/vec4 v0x137ec8770_0, 0;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x137ecae40;
T_29 ;
    %wait E_0x157e72c60;
    %load/vec4 v0x137ecb610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x137ecb3f0_0;
    %assign/vec4 v0x137ecb4c0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x137ecb190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x137ecb560_0;
    %assign/vec4 v0x137ecb4c0_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x137ecb2d0_0;
    %assign/vec4 v0x137ecb4c0_0, 0;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x137e725d0;
T_30 ;
    %wait E_0x137eafd20;
    %load/vec4 v0x137e8d470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %load/vec4 v0x137e90bf0_0;
    %store/vec4 v0x137e8fae0_0, 0, 32;
    %jmp T_30.4;
T_30.0 ;
    %load/vec4 v0x137e90bf0_0;
    %store/vec4 v0x137e8fae0_0, 0, 32;
    %jmp T_30.4;
T_30.1 ;
    %load/vec4 v0x137e90c80_0;
    %store/vec4 v0x137e8fae0_0, 0, 32;
    %jmp T_30.4;
T_30.2 ;
    %load/vec4 v0x137e8fa50_0;
    %store/vec4 v0x137e8fae0_0, 0, 32;
    %jmp T_30.4;
T_30.4 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x137e8a390;
T_31 ;
    %wait E_0x137e8d5d0;
    %load/vec4 v0x137e824b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %load/vec4 v0x137e87db0_0;
    %store/vec4 v0x137e84b50_0, 0, 32;
    %jmp T_31.4;
T_31.0 ;
    %load/vec4 v0x137e87db0_0;
    %store/vec4 v0x137e84b50_0, 0, 32;
    %jmp T_31.4;
T_31.1 ;
    %load/vec4 v0x137e87e60_0;
    %store/vec4 v0x137e84b50_0, 0, 32;
    %jmp T_31.4;
T_31.2 ;
    %load/vec4 v0x137e84aa0_0;
    %store/vec4 v0x137e84b50_0, 0, 32;
    %jmp T_31.4;
T_31.4 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x137e5d610;
T_32 ;
    %wait E_0x137e2e6b0;
    %load/vec4 v0x137eb01e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_32.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_32.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_32.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_32.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137eb0580_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137eafbc0_0, 0, 1;
    %jmp T_32.11;
T_32.0 ;
    %load/vec4 v0x137eb0a50_0;
    %load/vec4 v0x137eb04f0_0;
    %add;
    %store/vec4 v0x137eb0580_0, 0, 32;
    %load/vec4 v0x137eb0580_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x137eafbc0_0, 0, 1;
    %jmp T_32.11;
T_32.1 ;
    %load/vec4 v0x137eb0a50_0;
    %ix/getv 4, v0x137eb04f0_0;
    %shiftl 4;
    %store/vec4 v0x137eb0580_0, 0, 32;
    %load/vec4 v0x137eb0580_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x137eafbc0_0, 0, 1;
    %jmp T_32.11;
T_32.2 ;
    %load/vec4 v0x137eb0a50_0;
    %load/vec4 v0x137eb04f0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x137eb0580_0, 0, 32;
    %load/vec4 v0x137eb0580_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x137eafbc0_0, 0, 1;
    %jmp T_32.11;
T_32.3 ;
    %load/vec4 v0x137eb0a50_0;
    %load/vec4 v0x137eb04f0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x137eb0580_0, 0, 32;
    %load/vec4 v0x137eb0580_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x137eafbc0_0, 0, 1;
    %jmp T_32.11;
T_32.4 ;
    %load/vec4 v0x137eb0a50_0;
    %load/vec4 v0x137eb04f0_0;
    %xor;
    %store/vec4 v0x137eb0580_0, 0, 32;
    %load/vec4 v0x137eb0580_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x137eafbc0_0, 0, 1;
    %jmp T_32.11;
T_32.5 ;
    %load/vec4 v0x137eb0a50_0;
    %ix/getv 4, v0x137eb04f0_0;
    %shiftr 4;
    %store/vec4 v0x137eb0580_0, 0, 32;
    %load/vec4 v0x137eb0580_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x137eafbc0_0, 0, 1;
    %jmp T_32.11;
T_32.6 ;
    %load/vec4 v0x137eb0a50_0;
    %load/vec4 v0x137eb04f0_0;
    %or;
    %store/vec4 v0x137eb0580_0, 0, 32;
    %load/vec4 v0x137eb0580_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x137eafbc0_0, 0, 1;
    %jmp T_32.11;
T_32.7 ;
    %load/vec4 v0x137eb0a50_0;
    %load/vec4 v0x137eb04f0_0;
    %and;
    %store/vec4 v0x137eb0580_0, 0, 32;
    %load/vec4 v0x137eb0580_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x137eafbc0_0, 0, 1;
    %jmp T_32.11;
T_32.8 ;
    %load/vec4 v0x137eb0a50_0;
    %load/vec4 v0x137eb04f0_0;
    %sub;
    %store/vec4 v0x137eb0580_0, 0, 32;
    %load/vec4 v0x137eb0580_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x137eafbc0_0, 0, 1;
    %jmp T_32.11;
T_32.9 ;
    %load/vec4 v0x137eb0a50_0;
    %ix/getv 4, v0x137eb04f0_0;
    %shiftr/s 4;
    %store/vec4 v0x137eb0580_0, 0, 32;
    %load/vec4 v0x137eb0580_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x137eafbc0_0, 0, 1;
    %jmp T_32.11;
T_32.11 ;
    %pop/vec4 1;
    %load/vec4 v0x137eb0a50_0;
    %load/vec4 v0x137eb04f0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x137eb0270_0, 0, 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x137e5c580;
T_33 ;
    %wait E_0x157e72c60;
    %load/vec4 v0x137e71fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x137e6dcc0_0;
    %assign/vec4 v0x137e6dd50_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x137eb0740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x137e71f10_0;
    %assign/vec4 v0x137e6dd50_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x137eafe10_0;
    %assign/vec4 v0x137e6dd50_0, 0;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x137eaf2d0;
T_34 ;
    %wait E_0x157e72c60;
    %load/vec4 v0x137e6bf30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x137e684f0_0;
    %assign/vec4 v0x137e63e60_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x137eaefa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x137e63ef0_0;
    %assign/vec4 v0x137e63e60_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0x137eaebe0_0;
    %assign/vec4 v0x137e63e60_0, 0;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x137e61850;
T_35 ;
    %wait E_0x157e72c60;
    %load/vec4 v0x137e93220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x137e6ede0_0;
    %assign/vec4 v0x137e93960_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x137e70f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x137e939f0_0;
    %assign/vec4 v0x137e93960_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x137e6fe70_0;
    %assign/vec4 v0x137e93960_0, 0;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x137e31d30;
T_36 ;
    %wait E_0x157e72c60;
    %load/vec4 v0x137eae460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x137e54150_0;
    %assign/vec4 v0x137e50dc0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x137e387a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x137e50e50_0;
    %assign/vec4 v0x137e50dc0_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x137e51f50_0;
    %assign/vec4 v0x137e50dc0_0, 0;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x137e5e6a0;
T_37 ;
    %wait E_0x157e72c60;
    %load/vec4 v0x137e607c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x137ebadd0_0;
    %assign/vec4 v0x137e56fc0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x137e92bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x137e57050_0;
    %assign/vec4 v0x137e56fc0_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x137e7c170_0;
    %assign/vec4 v0x137e56fc0_0, 0;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x137e79670;
T_38 ;
    %wait E_0x157e72c60;
    %load/vec4 v0x137e30860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x137ea6230_0;
    %assign/vec4 v0x137ea62c0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x137ea9530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x137e307d0_0;
    %assign/vec4 v0x137ea62c0_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x137ea7330_0;
    %assign/vec4 v0x137ea62c0_0, 0;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x137e50af0;
T_39 ;
    %wait E_0x157e72c60;
    %load/vec4 v0x137e18ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x137e65140_0;
    %assign/vec4 v0x137e651d0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x137e48cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x137e18a30_0;
    %assign/vec4 v0x137e651d0_0, 0;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v0x137e646d0_0;
    %assign/vec4 v0x137e651d0_0, 0;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x137e58340;
T_40 ;
    %wait E_0x157e72c60;
    %load/vec4 v0x137e48190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x137e468e0_0;
    %assign/vec4 v0x137e44980_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x157e0bcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x137e44a10_0;
    %assign/vec4 v0x137e44980_0, 0;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0x137e75630_0;
    %assign/vec4 v0x137e44980_0, 0;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x137e6e3a0;
T_41 ;
    %wait E_0x157e72c60;
    %load/vec4 v0x137e6f4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0x137e6d030_0;
    %assign/vec4 v0x137e6d0c0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x137e71550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x137e6f430_0;
    %assign/vec4 v0x137e6d0c0_0, 0;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x137e6a030_0;
    %assign/vec4 v0x137e6d0c0_0, 0;
T_41.3 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x137e704c0;
T_42 ;
    %wait E_0x157e72c60;
    %load/vec4 v0x137e91040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x137e91670_0;
    %assign/vec4 v0x137e91700_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x137e68fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x137e90fb0_0;
    %assign/vec4 v0x137e91700_0, 0;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v0x137e68cd0_0;
    %assign/vec4 v0x137e91700_0, 0;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x137ee0cd0;
T_43 ;
    %wait E_0x137ee0ef0;
    %load/vec4 v0x137ee10b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137ee1010_0, 0, 32;
    %load/vec4 v0x137ee0f50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137ee1010_0, 0, 32;
    %jmp T_43.8;
T_43.2 ;
    %load/vec4 v0x137ee11c0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x137ee1270_0, 4, 8;
    %load/vec4 v0x137ee1270_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x137ee1010_0, 0, 32;
    %jmp T_43.8;
T_43.3 ;
    %load/vec4 v0x137ee11c0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x137ee1270_0, 4, 8;
    %load/vec4 v0x137ee1270_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x137ee1010_0, 0, 32;
    %jmp T_43.8;
T_43.4 ;
    %load/vec4 v0x137ee11c0_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x137ee1270_0, 4, 16;
    %load/vec4 v0x137ee1270_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x137ee1010_0, 0, 32;
    %jmp T_43.8;
T_43.5 ;
    %load/vec4 v0x137ee11c0_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x137ee1270_0, 4, 16;
    %load/vec4 v0x137ee1270_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x137ee1010_0, 0, 32;
    %jmp T_43.8;
T_43.6 ;
    %load/vec4 v0x137ee11c0_0;
    %store/vec4 v0x137ee1010_0, 0, 32;
    %jmp T_43.8;
T_43.8 ;
    %pop/vec4 1;
T_43.0 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x137e4d6b0;
T_44 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x137e6f200_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137e61200_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137e55b30_0, 0, 32;
    %end;
    .thread T_44;
    .scope S_0x137e4d6b0;
T_45 ;
    %wait E_0x137e848d0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137e57c60_0, 0, 32;
T_45.0 ;
    %load/vec4 v0x137e57c60_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_45.1, 5;
    %load/vec4 v0x137e6f170_0;
    %load/vec4 v0x137e57c60_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x137e57c60_0;
    %store/vec4 v0x137e6f200_0, 0, 32;
T_45.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x137e57c60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x137e57c60_0, 0, 32;
    %jmp T_45.0;
T_45.1 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x137e4d6b0;
T_46 ;
    %wait E_0x157e72c60;
    %load/vec4 v0x137e58cf0_0;
    %load/vec4 v0x137e70200_0;
    %sub;
    %store/vec4 v0x137e69e20_0, 0, 32;
    %load/vec4 v0x137e5bf30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137e5bea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x137e5e050_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x137e58cf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x137e69e20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x137e70200_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x137e6e0e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137e908b0_0, 0, 32;
T_46.2 ;
    %load/vec4 v0x137e908b0_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_46.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x137e908b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137e5cfc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137e90940_0, 0, 32;
T_46.4 ;
    %load/vec4 v0x137e90940_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_46.5, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x137e908b0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x137e90940_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137e58d80, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x137e908b0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x137e90940_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137e71320, 0, 4;
    %load/vec4 v0x137e90940_0;
    %addi 1, 0, 32;
    %store/vec4 v0x137e90940_0, 0, 32;
    %jmp T_46.4;
T_46.5 ;
    %load/vec4 v0x137e908b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x137e908b0_0, 0, 32;
    %jmp T_46.2;
T_46.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137eb9880_0, 0, 32;
T_46.6 ;
    %load/vec4 v0x137eb9880_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_46.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x137eb9880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137e60170, 0, 4;
    %load/vec4 v0x137eb9880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x137eb9880_0, 0, 32;
    %jmp T_46.6;
T_46.7 ;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x137e6e0e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_46.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_46.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_46.10, 6;
    %jmp T_46.11;
T_46.8 ;
    %load/vec4 v0x137e69d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.12, 8;
    %load/vec4 v0x137e55bc0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x137e5cf30_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_46.14, 9;
    %load/vec4 v0x137e5bea0_0;
    %nor/r;
    %assign/vec4 v0x137e5bea0_0, 0;
    %load/vec4 v0x137e5bea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.16, 8;
    %load/vec4 v0x137e58cf0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x137e58cf0_0, 0;
T_46.16 ;
T_46.14 ;
    %load/vec4 v0x137e5cf30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.18, 8;
    %load/vec4 v0x137e5ae10_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x137e6f200_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x137eb9910_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x137e73040, 4;
    %assign/vec4 v0x137e5e050_0, 0;
    %jmp T_46.19;
T_46.18 ;
    %load/vec4 v0x137e55bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.20, 8;
    %load/vec4 v0x137e54a90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_46.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_46.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_46.24, 6;
    %load/vec4 v0x137e56c60_0;
    %load/vec4 v0x137e5ae10_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x137e6f200_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x137eb9910_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137e73040, 0, 4;
    %jmp T_46.26;
T_46.22 ;
    %load/vec4 v0x137e56bd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_46.27, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_46.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_46.29, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_46.30, 6;
    %jmp T_46.31;
T_46.27 ;
    %load/vec4 v0x137e56c60_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x137e5ae10_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x137e6f200_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x137eb9910_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x137e73040, 4, 5;
    %jmp T_46.31;
T_46.28 ;
    %load/vec4 v0x137e56c60_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x137e5ae10_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x137e6f200_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x137eb9910_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x137e73040, 4, 5;
    %jmp T_46.31;
T_46.29 ;
    %load/vec4 v0x137e56c60_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x137e5ae10_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x137e6f200_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x137eb9910_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x137e73040, 4, 5;
    %jmp T_46.31;
T_46.30 ;
    %load/vec4 v0x137e56c60_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x137e5ae10_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x137e6f200_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x137eb9910_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137e73040, 0, 4;
    %jmp T_46.31;
T_46.31 ;
    %pop/vec4 1;
    %jmp T_46.26;
T_46.23 ;
    %load/vec4 v0x137e56bd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_46.32, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_46.33, 6;
    %jmp T_46.34;
T_46.32 ;
    %load/vec4 v0x137e56c60_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x137e5ae10_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x137e6f200_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x137eb9910_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x137e73040, 4, 5;
    %jmp T_46.34;
T_46.33 ;
    %load/vec4 v0x137e56c60_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x137e5ae10_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x137e6f200_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x137eb9910_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137e73040, 0, 4;
    %jmp T_46.34;
T_46.34 ;
    %pop/vec4 1;
    %jmp T_46.26;
T_46.24 ;
    %load/vec4 v0x137e56c60_0;
    %load/vec4 v0x137e5ae10_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x137e6f200_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x137eb9910_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137e73040, 0, 4;
    %jmp T_46.26;
T_46.26 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x137e5ae10_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x137e6f200_0;
    %pad/s 11;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137e71320, 0, 4;
    %jmp T_46.21;
T_46.20 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x137e5e050_0, 0;
T_46.21 ;
T_46.19 ;
    %jmp T_46.13;
T_46.12 ;
    %load/vec4 v0x137e55bc0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x137e5cf30_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_46.35, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137e5bea0_0, 0;
    %load/vec4 v0x137e70200_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x137e70200_0, 0;
    %load/vec4 v0x137e5ae10_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x137e5ae10_0;
    %pad/u 5;
    %ix/vec4 5;
    %load/vec4a v0x137e5cfc0, 5;
    %pad/u 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x137e58d80, 4;
    %load/vec4 v0x137e5ae10_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x137e5ae10_0;
    %pad/u 5;
    %ix/vec4 5;
    %load/vec4a v0x137e5cfc0, 5;
    %pad/u 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x137e71320, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.37, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x137e6e0e0_0, 0;
    %pushi/vec4 0, 0, 14;
    %load/vec4 v0x137e5ae10_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x137e5ae10_0;
    %pad/u 5;
    %ix/vec4 5;
    %load/vec4a v0x137e5cfc0, 5;
    %pad/u 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x137e59d80, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x137e5ae10_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 5;
    %assign/vec4 v0x137e61200_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137e908b0_0, 0, 32;
T_46.39 ;
    %load/vec4 v0x137e908b0_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_46.40, 5;
    %load/vec4 v0x137e5ae10_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x137e5ae10_0;
    %pad/u 5;
    %ix/vec4 5;
    %load/vec4a v0x137e5cfc0, 5;
    %pad/u 36;
    %pad/u 39;
    %muli 8, 0, 39;
    %pad/u 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x137e908b0_0;
    %pad/s 18;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x137e73040, 4;
    %ix/getv/s 3, v0x137e908b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137e60170, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x137e908b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x137e908b0_0, 0, 32;
    %jmp T_46.39;
T_46.40 ;
    %jmp T_46.38;
T_46.37 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x137e6e0e0_0, 0;
T_46.38 ;
T_46.35 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137e5bea0_0, 0;
T_46.13 ;
    %jmp T_46.11;
T_46.9 ;
    %load/vec4 v0x137e61170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.41, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x137e6e0e0_0, 0;
T_46.41 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137e5bea0_0, 0;
    %jmp T_46.11;
T_46.10 ;
    %load/vec4 v0x137e61170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.43, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137e908b0_0, 0, 32;
T_46.45 ;
    %load/vec4 v0x137e908b0_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_46.46, 5;
    %ix/getv/s 4, v0x137e908b0_0;
    %load/vec4a v0x137ea4a60, 4;
    %load/vec4 v0x137e5ae10_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x137e5ae10_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x137e5cfc0, 4;
    %pad/u 36;
    %pad/u 39;
    %muli 8, 0, 39;
    %pad/u 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x137e908b0_0;
    %pad/s 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137e73040, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x137e908b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x137e908b0_0, 0, 32;
    %jmp T_46.45;
T_46.46 ;
    %load/vec4 v0x137e59e10_0;
    %load/vec4 v0x137e5ae10_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x137e5ae10_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x137e5cfc0, 4;
    %pad/u 11;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137e59d80, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x137e5ae10_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x137e5ae10_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x137e5cfc0, 4;
    %pad/u 11;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137e58d80, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x137e5ae10_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x137e5ae10_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x137e5cfc0, 4;
    %pad/u 11;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137e71320, 0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x137e6e0e0_0, 0;
    %load/vec4 v0x137e5ae10_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x137e5cfc0, 4;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_46.47, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x137e5ae10_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137e5cfc0, 0, 4;
    %jmp T_46.48;
T_46.47 ;
    %load/vec4 v0x137e5ae10_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x137e5cfc0, 4;
    %addi 1, 0, 32;
    %load/vec4 v0x137e5ae10_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137e5cfc0, 0, 4;
T_46.48 ;
T_46.43 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137e5bea0_0, 0;
    %jmp T_46.11;
T_46.11 ;
    %pop/vec4 1;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x137e4d6b0;
T_47 ;
    %vpi_func 8 405 "$fopen" 32, "cache_else1.txt", "w" {0 0 0};
    %store/vec4 v0x137e5dfc0_0, 0, 32;
    %end;
    .thread T_47;
    .scope S_0x137e4d6b0;
T_48 ;
    %wait E_0x157e72c60;
    %load/vec4 v0x137e71290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137e5aea0_0, 0, 32;
T_48.2 ;
    %load/vec4 v0x137e5aea0_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_48.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137e57cf0_0, 0, 32;
T_48.4 ;
    %load/vec4 v0x137e57cf0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_48.5, 5;
    %load/vec4 v0x137e5aea0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x137e57cf0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x137e58d80, 4;
    %load/vec4 v0x137e5aea0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x137e57cf0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x137e71320, 4;
    %load/vec4 v0x137e5aea0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x137e57cf0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x137e59d80, 4;
    %vpi_call 8 419 "$fwrite", v0x137e5dfc0_0, "%d %d %8h ", S<2,vec4,u1>, S<1,vec4,u1>, S<0,vec4,u10> {3 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x157e51590_0, 0, 32;
T_48.6 ;
    %load/vec4 v0x157e51590_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_48.7, 5;
    %load/vec4 v0x137e5aea0_0;
    %pad/s 38;
    %pad/s 43;
    %muli 32, 0, 43;
    %pad/s 44;
    %load/vec4 v0x137e57cf0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 44;
    %add;
    %pad/s 45;
    %load/vec4 v0x157e51590_0;
    %pad/s 45;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x137e73040, 4;
    %vpi_call 8 425 "$fwrite", v0x137e5dfc0_0, "%8h ", S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x157e51590_0;
    %addi 1, 0, 32;
    %store/vec4 v0x157e51590_0, 0, 32;
    %jmp T_48.6;
T_48.7 ;
    %vpi_call 8 427 "$fwrite", v0x137e5dfc0_0, "\012" {0 0 0};
    %load/vec4 v0x137e57cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x137e57cf0_0, 0, 32;
    %jmp T_48.4;
T_48.5 ;
    %vpi_call 8 429 "$fwrite", v0x137e5dfc0_0, "\012" {0 0 0};
    %load/vec4 v0x137e5aea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x137e5aea0_0, 0, 32;
    %jmp T_48.2;
T_48.3 ;
    %vpi_call 8 431 "$display", "Total cnt = %d . Hit cnt = %d . Miss cnt = %d . ", v0x137e58cf0_0, v0x137e69e20_0, v0x137e70200_0 {0 0 0};
T_48.0 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x137ee4500;
T_49 ;
    %wait E_0x157e72c60;
    %load/vec4 v0x137ee4cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %load/vec4 v0x137ee4ab0_0;
    %assign/vec4 v0x137ee4b80_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x137ee4850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0x137ee4c20_0;
    %assign/vec4 v0x137ee4b80_0, 0;
    %jmp T_49.3;
T_49.2 ;
    %load/vec4 v0x137ee4990_0;
    %assign/vec4 v0x137ee4b80_0, 0;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x137ee29c0;
T_50 ;
    %wait E_0x157e72c60;
    %load/vec4 v0x137ee3190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0x137ee2f80_0;
    %assign/vec4 v0x137ee3030_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x137ee2d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0x137ee30e0_0;
    %assign/vec4 v0x137ee3030_0, 0;
    %jmp T_50.3;
T_50.2 ;
    %load/vec4 v0x137ee2e60_0;
    %assign/vec4 v0x137ee3030_0, 0;
T_50.3 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x137ee1740;
T_51 ;
    %wait E_0x157e72c60;
    %load/vec4 v0x137ee1f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %load/vec4 v0x137ee1d40_0;
    %assign/vec4 v0x137ee1e10_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x137ee1ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %load/vec4 v0x137ee1eb0_0;
    %assign/vec4 v0x137ee1e10_0, 0;
    %jmp T_51.3;
T_51.2 ;
    %load/vec4 v0x137ee1c20_0;
    %assign/vec4 v0x137ee1e10_0, 0;
T_51.3 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x137ee2070;
T_52 ;
    %wait E_0x157e72c60;
    %load/vec4 v0x137ee2880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0x137ee2680_0;
    %assign/vec4 v0x137ee2750_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x137ee2400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0x137ee27e0_0;
    %assign/vec4 v0x137ee2750_0, 0;
    %jmp T_52.3;
T_52.2 ;
    %load/vec4 v0x137ee2560_0;
    %assign/vec4 v0x137ee2750_0, 0;
T_52.3 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x137ee32b0;
T_53 ;
    %wait E_0x157e72c60;
    %load/vec4 v0x137ee3ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v0x137ee38a0_0;
    %assign/vec4 v0x137ee3970_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x137ee3600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %load/vec4 v0x137ee3a10_0;
    %assign/vec4 v0x137ee3970_0, 0;
    %jmp T_53.3;
T_53.2 ;
    %load/vec4 v0x137ee3740_0;
    %assign/vec4 v0x137ee3970_0, 0;
T_53.3 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x137ee3c40;
T_54 ;
    %wait E_0x157e72c60;
    %load/vec4 v0x137ee43e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v0x137ee41f0_0;
    %assign/vec4 v0x137ee4280_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x137ee3f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v0x137ee4330_0;
    %assign/vec4 v0x137ee4280_0, 0;
    %jmp T_54.3;
T_54.2 ;
    %load/vec4 v0x137ee40d0_0;
    %assign/vec4 v0x137ee4280_0, 0;
T_54.3 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x137ee4df0;
T_55 ;
    %wait E_0x157e72c60;
    %load/vec4 v0x137ee55f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0x137ee5420_0;
    %assign/vec4 v0x137ee54b0_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x137ee5140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v0x137ee5540_0;
    %assign/vec4 v0x137ee54b0_0, 0;
    %jmp T_55.3;
T_55.2 ;
    %load/vec4 v0x137ee5280_0;
    %assign/vec4 v0x137ee54b0_0, 0;
T_55.3 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x137ee66a0;
T_56 ;
    %wait E_0x137ee3ba0;
    %load/vec4 v0x137ee6cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_56.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_56.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_56.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_56.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137ee6dc0_0, 0, 32;
    %jmp T_56.5;
T_56.0 ;
    %load/vec4 v0x137ee1500_0;
    %store/vec4 v0x137ee6dc0_0, 0, 32;
    %jmp T_56.5;
T_56.1 ;
    %load/vec4 v0x137ee6a80_0;
    %store/vec4 v0x137ee6dc0_0, 0, 32;
    %jmp T_56.5;
T_56.2 ;
    %load/vec4 v0x137ee69a0_0;
    %store/vec4 v0x137ee6dc0_0, 0, 32;
    %jmp T_56.5;
T_56.3 ;
    %load/vec4 v0x137ee6be0_0;
    %store/vec4 v0x137ee6dc0_0, 0, 32;
    %jmp T_56.5;
T_56.5 ;
    %pop/vec4 1;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x157e4e390;
T_57 ;
    %wait E_0x157e06f80;
    %load/vec4 v0x157e48980_0;
    %load/vec4 v0x157e4e5e0_0;
    %and;
    %load/vec4 v0x157e488f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x157e488f0_0;
    %load/vec4 v0x157e4b520_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x157e4b490_0, 0, 2;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x157e48980_0;
    %load/vec4 v0x157e48860_0;
    %and;
    %load/vec4 v0x157e488f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x157e488f0_0;
    %load/vec4 v0x157e4b520_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x157e4b490_0, 0, 2;
    %jmp T_57.3;
T_57.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x157e4b490_0, 0, 2;
T_57.3 ;
T_57.1 ;
    %load/vec4 v0x157e48980_0;
    %load/vec4 v0x157e4e5e0_0;
    %and;
    %load/vec4 v0x157e488f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x157e488f0_0;
    %load/vec4 v0x157e4b640_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x157e4b5b0_0, 0, 2;
    %jmp T_57.5;
T_57.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x157e4b5b0_0, 0, 2;
T_57.5 ;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x157e22410;
T_58 ;
    %wait E_0x157e22580;
    %load/vec4 v0x157e2b740_0;
    %load/vec4 v0x157e225e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x157e225e0_0;
    %load/vec4 v0x157e2b860_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x157e06d00_0, 0, 2;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x157e2b7d0_0;
    %load/vec4 v0x157e225e0_0;
    %load/vec4 v0x157e2b860_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x157e2b6b0_0;
    %load/vec4 v0x157e2b860_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x157e06d00_0, 0, 2;
    %jmp T_58.3;
T_58.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x157e06d00_0, 0, 2;
T_58.3 ;
T_58.1 ;
    %load/vec4 v0x157e2b740_0;
    %load/vec4 v0x157e225e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x157e225e0_0;
    %load/vec4 v0x157e06d90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x157e06e20_0, 0, 2;
    %jmp T_58.5;
T_58.4 ;
    %load/vec4 v0x157e2b7d0_0;
    %load/vec4 v0x157e225e0_0;
    %load/vec4 v0x157e06d90_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x157e2b6b0_0;
    %load/vec4 v0x157e06d90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x157e06e20_0, 0, 2;
    %jmp T_58.7;
T_58.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x157e06e20_0, 0, 2;
T_58.7 ;
T_58.5 ;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x137ea40d0;
T_59 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x137e55960_0, 0, 32;
T_59.0 ;
    %load/vec4 v0x137e55960_0;
    %cmpi/s 65536, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_59.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x137e55960_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x137e548c0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x137e55960_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x137e55960_0, 0, 32;
    %jmp T_59.0;
T_59.1 ;
    %vpi_call 4 37 "$readmemh", "test_codes/4_naive_test/inst_data.hex", v0x137e548c0 {0 0 0};
    %end;
    .thread T_59;
    .scope S_0x137e4dc50;
T_60 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137e5bcc0_0, 0, 32;
    %end;
    .thread T_60;
    .scope S_0x137e4dc50;
T_61 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x137e2feb0_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x137e2feb0_0;
    %pad/s 48;
    %cmpi/s 65536, 0, 48;
    %flag_or 5, 4;
    %jmp/0xz T_61.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x137e2feb0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x137e537a0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x137e2feb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x137e2feb0_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %vpi_call 6 73 "$readmemh", "test_codes/4_naive_test/mem_data.hex", v0x137e537a0 {0 0 0};
    %vpi_func 6 74 "$fopen" 32, "mem_else1.txt", "w" {0 0 0};
    %store/vec4 v0x137e526a0_0, 0, 32;
    %end;
    .thread T_61;
    .scope S_0x137e4dc50;
T_62 ;
    %wait E_0x157e72c60;
    %load/vec4 v0x137e30fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137e2feb0_0, 0, 32;
T_62.2 ;
    %load/vec4 v0x137e2feb0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_62.3, 5;
    %vpi_call 6 127 "$fwrite", v0x137e526a0_0, "%8h\012", &A<v0x137e537a0, v0x137e2feb0_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x137e2feb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x137e2feb0_0, 0, 32;
    %jmp T_62.2;
T_62.3 ;
T_62.0 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x137e4dc50;
T_63 ;
    %wait E_0x157e72c60;
    %load/vec4 v0x137e59ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %load/vec4 v0x137ea7b10_0;
    %load/vec4 v0x137ea8c10_0;
    %parti/s 16, 2, 3;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137e537a0, 0, 4;
T_63.0 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x137ea9260;
T_64 ;
    %wait E_0x157e72c60;
    %load/vec4 v0x137e70c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x137e515a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x137e6eb70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x137e8d340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137e6fc00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x137e6b8e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137e58b10_0, 0, 32;
T_64.2 ;
    %load/vec4 v0x137e58b10_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_64.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x137e58b10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137e6a7e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x137e58b10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137e78b70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x137e58b10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x157e1c220, 0, 4;
    %load/vec4 v0x137e58b10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x137e58b10_0, 0, 32;
    %jmp T_64.2;
T_64.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137e60f90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x137e5ee70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x137e5dde0_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x137e515a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_64.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_64.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_64.6, 6;
    %jmp T_64.7;
T_64.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137e60f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137e6fc00_0, 0;
    %load/vec4 v0x137e5ff00_0;
    %assign/vec4 v0x137e6b8e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x137e6eb70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x137e8d340_0, 0;
    %load/vec4 v0x137e6dae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.8, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x137e515a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137e58b10_0, 0, 32;
T_64.10 ;
    %load/vec4 v0x137e58b10_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_64.11, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x137e58b10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137e78b70, 0, 4;
    %load/vec4 v0x137e58b10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x137e58b10_0, 0, 32;
    %jmp T_64.10;
T_64.11 ;
    %jmp T_64.9;
T_64.8 ;
    %load/vec4 v0x137e8f800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.12, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x137e515a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137e58b10_0, 0, 32;
T_64.14 ;
    %load/vec4 v0x137e58b10_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_64.15, 5;
    %ix/getv/s 4, v0x137e58b10_0;
    %load/vec4a v0x137e87c80, 4;
    %ix/getv/s 3, v0x137e58b10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x157e1c220, 0, 4;
    %load/vec4 v0x137e58b10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x137e58b10_0, 0, 32;
    %jmp T_64.14;
T_64.15 ;
T_64.12 ;
T_64.9 ;
    %jmp T_64.7;
T_64.5 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x137e6eb70_0, 0;
    %load/vec4 v0x137e8d340_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x137e8d340_0, 0;
    %load/vec4 v0x137e8d340_0;
    %cmpi/u 17, 0, 32;
    %jmp/0xz  T_64.16, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137e6fc00_0, 0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x137e8d340_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x137e8d340_0;
    %pad/u 35;
    %cmpi/u 8, 0, 35;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.18, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x137e60f90_0, 0;
    %load/vec4 v0x137e8d220_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x137e6b8e0_0;
    %parti/s 28, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x137e8d220_0;
    %parti/s 27, 5, 4;
    %load/vec4 v0x137e8a260_0;
    %parti/s 3, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %assign/vec4 v0x137e5ee70_0, 0;
    %load/vec4 v0x137e8a260_0;
    %parti/s 3, 0, 2;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x157e1c220, 4;
    %assign/vec4 v0x137e5dde0_0, 0;
    %jmp T_64.19;
T_64.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137e60f90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x137e5ee70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x137e5dde0_0, 0;
T_64.19 ;
    %jmp T_64.17;
T_64.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137e60f90_0, 0;
    %load/vec4 v0x137e8d340_0;
    %cmpi/e 17, 0, 32;
    %jmp/0xz  T_64.20, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x137e6fc00_0, 0;
    %jmp T_64.21;
T_64.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137e6fc00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x137e515a0_0, 0;
T_64.21 ;
T_64.17 ;
    %jmp T_64.7;
T_64.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137e60f90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x137e8d340_0, 0;
    %load/vec4 v0x137e6eb70_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x137e6eb70_0, 0;
    %load/vec4 v0x137e6eb70_0;
    %cmpi/u 17, 0, 32;
    %jmp/0xz  T_64.22, 5;
    %load/vec4 v0x137e6eb70_0;
    %pad/u 35;
    %cmpi/u 8, 0, 35;
    %flag_or 5, 4;
    %jmp/0xz  T_64.24, 5;
    %load/vec4 v0x137e8d220_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x137e6b8e0_0;
    %parti/s 28, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x137e8d220_0;
    %parti/s 27, 5, 4;
    %load/vec4 v0x137e72dc0_0;
    %parti/s 3, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %assign/vec4 v0x137e5ee70_0, 0;
T_64.24 ;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x137e6eb70_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x137e6eb70_0;
    %pad/u 35;
    %cmpi/u 9, 0, 35;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.26, 8;
    %load/vec4 v0x137e57a80_0;
    %load/vec4 v0x137e6eb70_0;
    %pad/u 33;
    %subi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137e78b70, 0, 4;
T_64.26 ;
    %jmp T_64.23;
T_64.22 ;
    %load/vec4 v0x137e6eb70_0;
    %cmpi/e 17, 0, 32;
    %jmp/0xz  T_64.28, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137e58b10_0, 0, 32;
T_64.30 ;
    %load/vec4 v0x137e58b10_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_64.31, 5;
    %ix/getv/s 4, v0x137e58b10_0;
    %load/vec4a v0x137e78b70, 4;
    %ix/getv/s 3, v0x137e58b10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137e6a7e0, 0, 4;
    %load/vec4 v0x137e58b10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x137e58b10_0, 0, 32;
    %jmp T_64.30;
T_64.31 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x137e6fc00_0, 0;
    %jmp T_64.29;
T_64.28 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x137e6fc00_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x137e58b10_0, 0, 32;
T_64.32 ;
    %load/vec4 v0x137e58b10_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_64.33, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x137e58b10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x137e6a7e0, 0, 4;
    %load/vec4 v0x137e58b10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x137e58b10_0, 0, 32;
    %jmp T_64.32;
T_64.33 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x137e515a0_0, 0;
T_64.29 ;
T_64.23 ;
    %jmp T_64.7;
T_64.7 ;
    %pop/vec4 1;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x157eccc30;
T_65 ;
    %vpi_call 2 17 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x157eccc30 {0 0 0};
    %end;
    .thread T_65;
    .scope S_0x157eccc30;
T_66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137eebe60_0, 0, 1;
    %end;
    .thread T_66;
    .scope S_0x157eccc30;
T_67 ;
    %delay 1, 0;
    %load/vec4 v0x137eebe60_0;
    %inv;
    %store/vec4 v0x137eebe60_0, 0, 1;
    %jmp T_67;
    .thread T_67;
    .scope S_0x157eccc30;
T_68 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137eebf80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137eebef0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137eebf80_0, 0, 1;
    %delay 1024, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x137eebef0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x137eebef0_0, 0, 1;
    %vpi_call 2 48 "$stop" {0 0 0};
    %end;
    .thread T_68;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "tb/tb_cache.v";
    "./src/riscv_top.v";
    "./src/inst_mem.v";
    "./src/main_memory_wrapper.v";
    "./src/mem.v";
    "./src/riscv.v";
    "./src/dp_components/data_cache.v";
    "./src/pipe_regs/ex_mem.v";
    "./src/templates/pipe_dff.v";
    "./src/five_stages/ex.v";
    "./src/dp_components/alu.v";
    "./src/dp_components/op_selector.v";
    "./src/dp_components/forward_mux.v";
    "./src/hazard_unit/forward_unit_ex.v";
    "./src/hazard_unit/forward_unit_id.v";
    "./src/hazard_unit/hazard_detect_unit.v";
    "./src/pipe_regs/id_ex.v";
    "./src/five_stages/id.v";
    "./src/cp_components/alu_control.v";
    "./src/cp_components/control_unit.v";
    "./src/dp_components/id_control.v";
    "./src/dp_components/imm_gen.v";
    "./src/dp_components/pc_ex.v";
    "./src/dp_components/regfile.v";
    "./src/pipe_regs/if_id.v";
    "./src/five_stages/if.v";
    "./src/templates/adder.v";
    "./src/dp_components/pc.v";
    "./src/five_stages/mem.v";
    "./src/pipe_regs/mem_wb.v";
    "./src/five_stages/wb.v";
