{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1759902113075 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759902113075 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 07 23:41:52 2025 " "Processing started: Tue Oct 07 23:41:52 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759902113075 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759902113075 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Memoria -c Memoria " "Command: quartus_map --read_settings_files=on --write_settings_files=off Memoria -c Memoria" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759902113075 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1759902113421 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1759902113421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/videogen.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/videogen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 videoGen " "Found entity 1: videoGen" {  } { { "VGA_Controller/videoGen.sv" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/videoGen.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759902119252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759902119252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "VGA_Controller/vgaController.sv" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/vgaController.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759902119255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759902119255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "VGA_Controller/vga.sv" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759902119257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759902119257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/rectgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/rectgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rectgen " "Found entity 1: rectgen" {  } { { "VGA_Controller/rectgen.sv" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/rectgen.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759902119257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759902119257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "VGA_Controller/pll.sv" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/pll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759902119259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759902119259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carta.sv 1 1 " "Found 1 design units, including 1 entities, in source file carta.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carta " "Found entity 1: carta" {  } { { "carta.sv" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759902119259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759902119259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plus_symbol.sv 1 1 " "Found 1 design units, including 1 entities, in source file plus_symbol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 plus_symbol " "Found entity 1: plus_symbol" {  } { { "plus_symbol.sv" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/plus_symbol.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759902119261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759902119261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minus_symbol.sv 1 1 " "Found 1 design units, including 1 entities, in source file minus_symbol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 minus_symbol " "Found entity 1: minus_symbol" {  } { { "minus_symbol.sv" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/minus_symbol.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759902119261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759902119261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cros_symbol.sv 1 1 " "Found 1 design units, including 1 entities, in source file cros_symbol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cros_symbol " "Found entity 1: cros_symbol" {  } { { "cros_symbol.sv" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/cros_symbol.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759902119263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759902119263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square_symbol.sv 1 1 " "Found 1 design units, including 1 entities, in source file square_symbol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_symbol " "Found entity 1: square_symbol" {  } { { "square_symbol.sv" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/square_symbol.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759902119263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759902119263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hash_symbol.sv 1 1 " "Found 1 design units, including 1 entities, in source file hash_symbol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hash_symbol " "Found entity 1: hash_symbol" {  } { { "hash_symbol.sv" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/hash_symbol.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759902119265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759902119265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circle_symbol.sv 1 1 " "Found 1 design units, including 1 entities, in source file circle_symbol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 circle_symbol " "Found entity 1: circle_symbol" {  } { { "circle_symbol.sv" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/circle_symbol.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759902119265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759902119265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triangle_symbol.sv 1 1 " "Found 1 design units, including 1 entities, in source file triangle_symbol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 triangle_symbol " "Found entity 1: triangle_symbol" {  } { { "triangle_symbol.sv" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/triangle_symbol.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759902119267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759902119267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "invtriangle_symbol.sv 1 1 " "Found 1 design units, including 1 entities, in source file invtriangle_symbol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 invtriangle_symbol " "Found entity 1: invtriangle_symbol" {  } { { "invtriangle_symbol.sv" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/invtriangle_symbol.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759902119267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759902119267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_7seg_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_7seg_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_7seg_counter " "Found entity 1: top_7seg_counter" {  } { { "top_7seg_counter.sv" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/top_7seg_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759902119269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759902119269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_counter_seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file clk_counter_seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_counter_seg " "Found entity 1: clk_counter_seg" {  } { { "clk_counter_seg.sv" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/clk_counter_seg.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759902119271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759902119271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.sv" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759902119271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759902119271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_tb " "Found entity 1: FSM_tb" {  } { { "FSM_tb.sv" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/FSM_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759902119271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759902119271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file clkcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clkCounter " "Found entity 1: clkCounter" {  } { { "clkCounter.sv" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/clkCounter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759902119271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759902119271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_level_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Top_Level_Memory " "Found entity 1: Top_Level_Memory" {  } { { "Top_Level_Memory.sv" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759902119271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759902119271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start.sv 1 1 " "Found 1 design units, including 1 entities, in source file start.sv" { { "Info" "ISGN_ENTITY_NAME" "1 start " "Found entity 1: start" {  } { { "start.sv" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/start.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759902119271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759902119271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finish.sv 1 1 " "Found 1 design units, including 1 entities, in source file finish.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finish " "Found entity 1: finish" {  } { { "finish.sv" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/finish.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759902119271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759902119271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modify_arr.sv 1 1 " "Found 1 design units, including 1 entities, in source file modify_arr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 modify_arr " "Found entity 1: modify_arr" {  } { { "modify_arr.sv" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/modify_arr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759902119271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759902119271 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vga.sv(21) " "Verilog HDL Instantiation warning at vga.sv(21): instance has no name" {  } { { "VGA_Controller/vga.sv" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/vga.sv" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1759902119279 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_Level_Memory " "Elaborating entity \"Top_Level_Memory\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1759902119300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:vgapll " "Elaborating entity \"pll\" for hierarchy \"pll:vgapll\"" {  } { { "Top_Level_Memory.sv" "vgapll" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759902119321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaController vgaController:vgaCont " "Elaborating entity \"vgaController\" for hierarchy \"vgaController:vgaCont\"" {  } { { "Top_Level_Memory.sv" "vgaCont" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759902119323 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vgaController.sv(25) " "Verilog HDL assignment warning at vgaController.sv(25): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller/vgaController.sv" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/vgaController.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759902119323 "|vga|vgaController:vgaCont"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vgaController.sv(29) " "Verilog HDL assignment warning at vgaController.sv(29): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller/vgaController.sv" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/vgaController.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759902119323 "|vga|vgaController:vgaCont"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start start:pantalla_inicio " "Elaborating entity \"start\" for hierarchy \"start:pantalla_inicio\"" {  } { { "Top_Level_Memory.sv" "pantalla_inicio" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759902119325 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 start.sv(24) " "Verilog HDL assignment warning at start.sv(24): truncated value with size 32 to match size of target (11)" {  } { { "start.sv" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/start.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759902119325 "|Top_Level_Memory|start:pantalla_inicio"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 start.sv(25) " "Verilog HDL assignment warning at start.sv(25): truncated value with size 32 to match size of target (11)" {  } { { "start.sv" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/start.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759902119325 "|Top_Level_Memory|start:pantalla_inicio"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 start.sv(26) " "Verilog HDL assignment warning at start.sv(26): truncated value with size 32 to match size of target (11)" {  } { { "start.sv" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/start.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759902119325 "|Top_Level_Memory|start:pantalla_inicio"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 start.sv(27) " "Verilog HDL assignment warning at start.sv(27): truncated value with size 32 to match size of target (11)" {  } { { "start.sv" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/start.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759902119325 "|Top_Level_Memory|start:pantalla_inicio"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 start.sv(28) " "Verilog HDL assignment warning at start.sv(28): truncated value with size 32 to match size of target (11)" {  } { { "start.sv" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/start.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759902119325 "|Top_Level_Memory|start:pantalla_inicio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videoGen videoGen:videoGen " "Elaborating entity \"videoGen\" for hierarchy \"videoGen:videoGen\"" {  } { { "Top_Level_Memory.sv" "videoGen" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759902119327 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "topS videoGen.sv(15) " "Verilog HDL or VHDL warning at videoGen.sv(15): object \"topS\" assigned a value but never read" {  } { { "VGA_Controller/videoGen.sv" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/videoGen.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759902119327 "|Top_Level_Memory|videoGen:videoGen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "botS videoGen.sv(16) " "Verilog HDL or VHDL warning at videoGen.sv(16): object \"botS\" assigned a value but never read" {  } { { "VGA_Controller/videoGen.sv" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/videoGen.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759902119327 "|Top_Level_Memory|videoGen:videoGen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "leftS videoGen.sv(17) " "Verilog HDL or VHDL warning at videoGen.sv(17): object \"leftS\" assigned a value but never read" {  } { { "VGA_Controller/videoGen.sv" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/videoGen.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759902119327 "|Top_Level_Memory|videoGen:videoGen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rightS videoGen.sv(18) " "Verilog HDL or VHDL warning at videoGen.sv(18): object \"rightS\" assigned a value but never read" {  } { { "VGA_Controller/videoGen.sv" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/videoGen.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759902119327 "|Top_Level_Memory|videoGen:videoGen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carta videoGen:videoGen\|carta:cartaA1 " "Elaborating entity \"carta\" for hierarchy \"videoGen:videoGen\|carta:cartaA1\"" {  } { { "VGA_Controller/videoGen.sv" "cartaA1" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/VGA_Controller/videoGen.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759902119327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rectgen videoGen:videoGen\|carta:cartaA1\|rectgen:rect_inst " "Elaborating entity \"rectgen\" for hierarchy \"videoGen:videoGen\|carta:cartaA1\|rectgen:rect_inst\"" {  } { { "carta.sv" "rect_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759902119329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plus_symbol videoGen:videoGen\|carta:cartaA1\|plus_symbol:plus_inst " "Elaborating entity \"plus_symbol\" for hierarchy \"videoGen:videoGen\|carta:cartaA1\|plus_symbol:plus_inst\"" {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759902119331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minus_symbol videoGen:videoGen\|carta:cartaA1\|minus_symbol:minus_inst " "Elaborating entity \"minus_symbol\" for hierarchy \"videoGen:videoGen\|carta:cartaA1\|minus_symbol:minus_inst\"" {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759902119331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cros_symbol videoGen:videoGen\|carta:cartaA1\|cros_symbol:cros_inst " "Elaborating entity \"cros_symbol\" for hierarchy \"videoGen:videoGen\|carta:cartaA1\|cros_symbol:cros_inst\"" {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759902119333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_symbol videoGen:videoGen\|carta:cartaA1\|square_symbol:square_inst " "Elaborating entity \"square_symbol\" for hierarchy \"videoGen:videoGen\|carta:cartaA1\|square_symbol:square_inst\"" {  } { { "carta.sv" "square_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759902119333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hash_symbol videoGen:videoGen\|carta:cartaA1\|hash_symbol:hash_inst " "Elaborating entity \"hash_symbol\" for hierarchy \"videoGen:videoGen\|carta:cartaA1\|hash_symbol:hash_inst\"" {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759902119335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circle_symbol videoGen:videoGen\|carta:cartaA1\|circle_symbol:circle_inst " "Elaborating entity \"circle_symbol\" for hierarchy \"videoGen:videoGen\|carta:cartaA1\|circle_symbol:circle_inst\"" {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759902119335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangle_symbol videoGen:videoGen\|carta:cartaA1\|triangle_symbol:tri_inst " "Elaborating entity \"triangle_symbol\" for hierarchy \"videoGen:videoGen\|carta:cartaA1\|triangle_symbol:tri_inst\"" {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759902119337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invtriangle_symbol videoGen:videoGen\|carta:cartaA1\|invtriangle_symbol:invtri_inst " "Elaborating entity \"invtriangle_symbol\" for hierarchy \"videoGen:videoGen\|carta:cartaA1\|invtriangle_symbol:invtri_inst\"" {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759902119339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finish finish:pantalla_final " "Elaborating entity \"finish\" for hierarchy \"finish:pantalla_final\"" {  } { { "Top_Level_Memory.sv" "pantalla_final" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759902119391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:FSMM " "Elaborating entity \"FSM\" for hierarchy \"FSM:FSMM\"" {  } { { "Top_Level_Memory.sv" "FSMM" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759902119391 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "carta_1 FSM.sv(23) " "Verilog HDL warning at FSM.sv(23): object carta_1 used but never assigned" {  } { { "FSM.sv" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/FSM.sv" 23 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1759902119401 "|Top_Level_Memory|FSM:FSMM"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "carta_2 FSM.sv(24) " "Verilog HDL warning at FSM.sv(24): object carta_2 used but never assigned" {  } { { "FSM.sv" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/FSM.sv" 24 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1759902119401 "|Top_Level_Memory|FSM:FSMM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSM.sv(72) " "Verilog HDL assignment warning at FSM.sv(72): truncated value with size 32 to match size of target (4)" {  } { { "FSM.sv" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/FSM.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759902119401 "|Top_Level_Memory|FSM:FSMM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSM.sv(74) " "Verilog HDL assignment warning at FSM.sv(74): truncated value with size 32 to match size of target (4)" {  } { { "FSM.sv" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/FSM.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759902119401 "|Top_Level_Memory|FSM:FSMM"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "FSM.sv(149) " "Verilog HDL Case Statement information at FSM.sv(149): all case item expressions in this case statement are onehot" {  } { { "FSM.sv" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/FSM.sv" 149 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1759902119401 "|Top_Level_Memory|FSM:FSMM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "carta_1 0 FSM.sv(23) " "Net \"carta_1\" at FSM.sv(23) has no driver or initial value, using a default initial value '0'" {  } { { "FSM.sv" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/FSM.sv" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1759902119401 "|Top_Level_Memory|FSM:FSMM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "carta_2 0 FSM.sv(24) " "Net \"carta_2\" at FSM.sv(24) has no driver or initial value, using a default initial value '0'" {  } { { "FSM.sv" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/FSM.sv" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1759902119401 "|Top_Level_Memory|FSM:FSMM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_7seg_counter top_7seg_counter:cont15s " "Elaborating entity \"top_7seg_counter\" for hierarchy \"top_7seg_counter:cont15s\"" {  } { { "Top_Level_Memory.sv" "cont15s" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759902119401 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top_7seg_counter.sv(35) " "Verilog HDL assignment warning at top_7seg_counter.sv(35): truncated value with size 32 to match size of target (4)" {  } { { "top_7seg_counter.sv" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/top_7seg_counter.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759902119401 "|Top_Level_Memory|top_7seg_counter:cont15s"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_counter_seg top_7seg_counter:cont15s\|clk_counter_seg:u_clk_counter " "Elaborating entity \"clk_counter_seg\" for hierarchy \"top_7seg_counter:cont15s\|clk_counter_seg:u_clk_counter\"" {  } { { "top_7seg_counter.sv" "u_clk_counter" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/top_7seg_counter.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759902119401 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 clk_counter_seg.sv(26) " "Verilog HDL assignment warning at clk_counter_seg.sv(26): truncated value with size 32 to match size of target (26)" {  } { { "clk_counter_seg.sv" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/clk_counter_seg.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759902119401 "|vga|top_7seg_counter:comb_3|clk_counter_seg:u_clk_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modify_arr modify_arr:crear_arr " "Elaborating entity \"modify_arr\" for hierarchy \"modify_arr:crear_arr\"" {  } { { "Top_Level_Memory.sv" "crear_arr" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759902119401 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 90 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119552 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 90 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119552 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 82 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119552 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 82 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 66 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 66 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 44 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 44 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 90 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 90 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 82 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 82 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 66 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 66 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 44 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 44 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 90 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 90 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 82 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 82 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 66 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 66 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 44 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 44 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 90 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 90 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 82 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 82 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 66 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 66 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 44 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 44 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 90 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 90 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 82 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 82 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 66 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 66 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 44 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 44 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 90 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119553 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 90 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 82 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 82 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 66 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 66 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 44 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 44 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 90 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 90 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 82 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 82 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 66 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 66 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 44 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 44 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 90 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 90 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 82 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 82 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 66 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 66 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 44 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 44 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 90 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 90 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 82 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 82 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 66 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 66 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 44 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 44 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 90 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 90 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 82 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 82 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 66 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 66 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 44 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 44 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 90 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119564 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 90 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 82 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 82 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 66 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 66 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 44 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 44 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 90 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 90 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 82 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 82 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 66 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 66 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 44 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 44 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 90 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 90 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 82 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 82 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 66 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 66 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 44 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 44 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 90 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 90 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 82 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 82 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 66 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 66 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 44 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 44 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size invtri_inst 32 10 " "Port \"size\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 90 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t invtri_inst 32 10 " "Port \"t\" on the entity instantiation of \"invtri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "invtri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 90 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|invtriangle_symbol:invtri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size tri_inst 32 10 " "Port \"size\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 82 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t tri_inst 32 10 " "Port \"t\" on the entity instantiation of \"tri_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "tri_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 82 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|triangle_symbol:tri_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "radius circle_inst 32 10 " "Port \"radius\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t circle_inst 32 10 " "Port \"t\" on the entity instantiation of \"circle_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "circle_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 74 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|circle_symbol:circle_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size hash_inst 32 10 " "Port \"size\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 66 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t hash_inst 32 10 " "Port \"t\" on the entity instantiation of \"hash_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "hash_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 66 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|hash_symbol:hash_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size cros_inst 32 10 " "Port \"size\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t cros_inst 32 10 " "Port \"t\" on the entity instantiation of \"cros_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "cros_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 52 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|cros_symbol:cros_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size minus_inst 32 10 " "Port \"size\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 44 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t minus_inst 32 10 " "Port \"t\" on the entity instantiation of \"minus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "minus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 44 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|minus_symbol:minus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "size plus_inst 32 10 " "Port \"size\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|plus_symbol:plus_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t plus_inst 32 10 " "Port \"t\" on the entity instantiation of \"plus_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "carta.sv" "plus_inst" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/carta.sv" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1759902119574 "|Top_Level_Memory|videoGen:videoGen|carta:cartaA1|plus_symbol:plus_inst"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "start:pantalla_inicio\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"start:pantalla_inicio\|Div0\"" {  } { { "start.sv" "Div0" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/start.sv" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759902120279 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "finish:pantalla_final\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"finish:pantalla_final\|Div0\"" {  } { { "finish.sv" "Div0" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/finish.sv" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759902120279 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "finish:pantalla_final\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"finish:pantalla_final\|Div1\"" {  } { { "finish.sv" "Div1" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/finish.sv" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1759902120279 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1759902120279 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "start:pantalla_inicio\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"start:pantalla_inicio\|lpm_divide:Div0\"" {  } { { "start.sv" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/start.sv" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759902120312 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "start:pantalla_inicio\|lpm_divide:Div0 " "Instantiated megafunction \"start:pantalla_inicio\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759902120312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759902120312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759902120312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759902120312 ""}  } { { "start.sv" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/start.sv" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759902120312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tcm " "Found entity 1: lpm_divide_tcm" {  } { { "db/lpm_divide_tcm.tdf" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/db/lpm_divide_tcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759902120341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759902120341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3nh " "Found entity 1: sign_div_unsign_3nh" {  } { { "db/sign_div_unsign_3nh.tdf" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/db/sign_div_unsign_3nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759902120353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759902120353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c2f " "Found entity 1: alt_u_div_c2f" {  } { { "db/alt_u_div_c2f.tdf" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/db/alt_u_div_c2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759902120361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759902120361 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finish:pantalla_final\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"finish:pantalla_final\|lpm_divide:Div0\"" {  } { { "finish.sv" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/finish.sv" 62 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759902120371 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finish:pantalla_final\|lpm_divide:Div0 " "Instantiated megafunction \"finish:pantalla_final\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759902120371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759902120371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759902120371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759902120371 ""}  } { { "finish.sv" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/finish.sv" 62 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759902120371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0dm " "Found entity 1: lpm_divide_0dm" {  } { { "db/lpm_divide_0dm.tdf" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/db/lpm_divide_0dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759902120401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759902120401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6nh " "Found entity 1: sign_div_unsign_6nh" {  } { { "db/sign_div_unsign_6nh.tdf" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/db/sign_div_unsign_6nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759902120411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759902120411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i2f " "Found entity 1: alt_u_div_i2f" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/db/alt_u_div_i2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759902120441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759902120441 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1759902120666 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1759902121461 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1759902121985 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1759902122489 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759902122489 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m " "No output dependent on input pin \"m\"" {  } { { "Top_Level_Memory.sv" "" { Text "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/Top_Level_Memory.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1759902122601 "|Top_Level_Memory|m"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1759902122601 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1936 " "Implemented 1936 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1759902122611 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1759902122611 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1888 " "Implemented 1888 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1759902122611 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "5 " "Implemented 5 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1759902122611 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1759902122611 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 234 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 234 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4932 " "Peak virtual memory: 4932 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759902122642 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 07 23:42:02 2025 " "Processing ended: Tue Oct 07 23:42:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759902122642 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759902122642 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759902122642 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1759902122642 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1759902123800 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759902123800 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 07 23:42:03 2025 " "Processing started: Tue Oct 07 23:42:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759902123800 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1759902123800 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Memoria -c Memoria " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Memoria -c Memoria" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1759902123800 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1759902123873 ""}
{ "Info" "0" "" "Project  = Memoria" {  } {  } 0 0 "Project  = Memoria" 0 0 "Fitter" 0 0 1759902123873 ""}
{ "Info" "0" "" "Revision = Memoria" {  } {  } 0 0 "Revision = Memoria" 0 0 "Fitter" 0 0 1759902123873 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1759902124021 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1759902124021 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Memoria 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"Memoria\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1759902124035 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1759902124076 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1759902124076 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1759902124470 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1759902124486 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1759902124582 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 43 " "No exact pin location assignment(s) for 3 pins of 43 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1759902124827 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1759902133220 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 49 global CLKCTRL_G6 " "clk~inputCLKENA0 with 49 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1759902133317 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1759902133317 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1759902133328 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1759902133338 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1759902133338 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1759902133338 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1759902133338 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1759902133338 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1759902133338 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Memoria.sdc " "Synopsys Design Constraints File file not found: 'Memoria.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1759902133943 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1759902133943 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1759902133954 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1759902133954 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1759902133954 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1759902134005 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1759902134005 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1759902134005 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1759902134064 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1759902137993 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1759902138229 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:25 " "Fitter placement preparation operations ending: elapsed time is 00:00:25" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1759902163410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1759902192759 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1759902194945 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1759902194945 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1759902195959 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X45_Y0 X55_Y10 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10" {  } { { "loc" "" { Generic "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10"} { { 12 { 0 ""} 45 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1759902198882 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1759902198882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1759902200239 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1759902200239 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1759902200239 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.73 " "Total time spent on timing analysis during the Fitter is 0.73 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1759902202872 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1759902202914 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1759902203440 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1759902203440 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1759902203934 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1759902207143 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/output_files/Memoria.fit.smsg " "Generated suppressed messages file C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/output_files/Memoria.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1759902207531 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7097 " "Peak virtual memory: 7097 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759902208195 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 07 23:43:28 2025 " "Processing ended: Tue Oct 07 23:43:28 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759902208195 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:25 " "Elapsed time: 00:01:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759902208195 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:41 " "Total CPU time (on all processors): 00:06:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759902208195 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1759902208195 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1759902209274 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759902209274 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 07 23:43:29 2025 " "Processing started: Tue Oct 07 23:43:29 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759902209274 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1759902209274 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Memoria -c Memoria " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Memoria -c Memoria" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1759902209274 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1759902209966 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1759902214817 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759902215285 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 07 23:43:35 2025 " "Processing ended: Tue Oct 07 23:43:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759902215285 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759902215285 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759902215285 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1759902215285 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1759902215984 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1759902216439 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759902216439 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 07 23:43:36 2025 " "Processing started: Tue Oct 07 23:43:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759902216439 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1759902216439 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Memoria -c Memoria " "Command: quartus_sta Memoria -c Memoria" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1759902216439 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1759902216511 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1759902217055 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1759902217055 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1759902217095 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1759902217095 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Memoria.sdc " "Synopsys Design Constraints File file not found: 'Memoria.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1759902217656 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1759902217656 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1759902217656 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pll:vgapll\|toggle pll:vgapll\|toggle " "create_clock -period 1.000 -name pll:vgapll\|toggle pll:vgapll\|toggle" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1759902217656 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759902217656 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1759902217666 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759902217666 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1759902217670 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1759902217677 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1759902217697 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1759902217697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.386 " "Worst-case setup slack is -3.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759902217697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759902217697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.386            -121.641 clk  " "   -3.386            -121.641 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759902217697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.270             -48.978 pll:vgapll\|toggle  " "   -2.270             -48.978 pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759902217697 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759902217697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.283 " "Worst-case hold slack is 0.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759902217701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759902217701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 clk  " "    0.283               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759902217701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.742               0.000 pll:vgapll\|toggle  " "    0.742               0.000 pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759902217701 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759902217701 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1759902217701 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1759902217707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.416 " "Worst-case minimum pulse width slack is -0.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759902217710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759902217710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.416             -33.048 clk  " "   -0.416             -33.048 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759902217710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -12.909 pll:vgapll\|toggle  " "   -0.394             -12.909 pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759902217710 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759902217710 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1759902217720 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1759902217748 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1759902218726 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759902218829 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1759902218839 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1759902218839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.195 " "Worst-case setup slack is -3.195" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759902218839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759902218839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.195            -119.757 clk  " "   -3.195            -119.757 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759902218839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.217             -48.934 pll:vgapll\|toggle  " "   -2.217             -48.934 pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759902218839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759902218839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.288 " "Worst-case hold slack is 0.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759902218839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759902218839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 clk  " "    0.288               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759902218839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.722               0.000 pll:vgapll\|toggle  " "    0.722               0.000 pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759902218839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759902218839 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1759902218839 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1759902218849 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.443 " "Worst-case minimum pulse width slack is -0.443" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759902218852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759902218852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.443             -35.673 clk  " "   -0.443             -35.673 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759902218852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -12.829 pll:vgapll\|toggle  " "   -0.394             -12.829 pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759902218852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759902218852 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1759902218859 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1759902218993 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1759902219825 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759902219934 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1759902219936 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1759902219936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.660 " "Worst-case setup slack is -2.660" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759902219940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759902219940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.660             -47.179 clk  " "   -2.660             -47.179 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759902219940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.003             -20.857 pll:vgapll\|toggle  " "   -1.003             -20.857 pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759902219940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759902219940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.142 " "Worst-case hold slack is 0.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759902219942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759902219942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 clk  " "    0.142               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759902219942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 pll:vgapll\|toggle  " "    0.384               0.000 pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759902219942 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759902219942 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1759902219947 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1759902219947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.462 " "Worst-case minimum pulse width slack is -0.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759902219947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759902219947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.462              -6.010 clk  " "   -0.462              -6.010 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759902219947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.052               0.000 pll:vgapll\|toggle  " "    0.052               0.000 pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759902219947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759902219947 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1759902219957 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1759902220131 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1759902220131 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1759902220131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.221 " "Worst-case setup slack is -2.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759902220138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759902220138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.221             -39.975 clk  " "   -2.221             -39.975 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759902220138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.874             -18.343 pll:vgapll\|toggle  " "   -0.874             -18.343 pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759902220138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759902220138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.126 " "Worst-case hold slack is 0.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759902220144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759902220144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126               0.000 clk  " "    0.126               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759902220144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 pll:vgapll\|toggle  " "    0.348               0.000 pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759902220144 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759902220144 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1759902220144 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1759902220148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.471 " "Worst-case minimum pulse width slack is -0.471" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759902220156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759902220156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.471              -5.959 clk  " "   -0.471              -5.959 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759902220156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.076               0.000 pll:vgapll\|toggle  " "    0.076               0.000 pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1759902220156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1759902220156 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1759902221540 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1759902221550 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5243 " "Peak virtual memory: 5243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759902221657 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 07 23:43:41 2025 " "Processing ended: Tue Oct 07 23:43:41 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759902221657 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759902221657 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759902221657 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1759902221657 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1759902222744 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759902222744 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 07 23:43:42 2025 " "Processing started: Tue Oct 07 23:43:42 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759902222744 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1759902222744 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Memoria -c Memoria " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Memoria -c Memoria" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1759902222744 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1759902223527 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Memoria.vo C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/simulation/modelsim/ simulation " "Generated file Memoria.vo in folder \"C:/Users/gonza/Desktop/lab3 taller/mgonzalez_balpizar_digital_design-_lab3_2025/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1759902223752 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4746 " "Peak virtual memory: 4746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759902223824 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 07 23:43:43 2025 " "Processing ended: Tue Oct 07 23:43:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759902223824 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759902223824 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759902223824 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1759902223824 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 247 s " "Quartus Prime Full Compilation was successful. 0 errors, 247 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1759902224511 ""}
