Marleen Adé , Rudy Lauwereins , J. A. Peperstraete, Data memory minimisation for synchronous data flow graphs emulated on DSP-FPGA targets, Proceedings of the 34th annual Design Automation Conference, p.64-69, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266036]
Bhattacharyya, S. S., Leupers, R., and Marwedel, P. 2000. Software synthesis and code generation for DSP. IEEE Trans. Circ. Syst. II: Analog Digital Signal Process. 47, 9 (Sept.), 849--875.
Shuvra S. Battacharyya , Edward A. Lee , Praveen K. Murthy, Software Synthesis from Dataflow Graphs, Kluwer Academic Publishers, Norwell, MA, 1996
G. Bilsen , M. Engels , R. Lauwereins , J. Peperstraete, Cycle-static dataflow, IEEE Transactions on Signal Processing, v.44 n.2, p.397-408, February 1996[doi>10.1109/78.485935]
Joseph Tobin Buck , Edward A. Lee, Scheduling dynamic dataflow graphs with bounded memory using the token flow model, University of California, Berkeley, 1993
Buck, J. T., Ha, S., Lee, E. A., and Messerschmitt, D. G. 1994. Ptolemy: A framework for simulating and prototyping heterogeneous systems. Int. J. Comput. Simul. 4, 155--182.
Joseph Buck , Radha Vaidyanathan, Heterogeneous modeling and simulation of embedded systems in El Greco, Proceedings of the eighth international workshop on Hardware/software codesign, p.142-146, May 2000, San Diego, California, USA[doi>10.1145/334012.334042]
Thomas H. Cormen , Clifford Stein , Ronald L. Rivest , Charles E. Leiserson, Introduction to Algorithms, McGraw-Hill Higher Education, 2001
Marija Cubric , Prakash Panangaden, Minimal Memory Schedules for Dataflow Networks, Proceedings of the 4th International Conference on Concurrency Theory, p.368-383, August 23-26, 1993
Eker, J., Janneck, J. W., Lee, E. A., Liu, J., Liu, X., Ludvig, J., Neuendorffer, S., Sachs, S., and Xiong, Y. 2003. Taming heterogeneity---The Ptolemy approach. Proc. IEEE 91, 1 (Jan.), 127--144.
Marc Geilen , Twan Basten , Sander Stuijk, Minimising buffer requirements of synchronous dataflow graphs with model checking, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065796]
Hsu, C. and Bhattacharyya, S. S. 2007. Cycle-Breaking techniques for scheduling synchronous dataflow graphs. Tech. Rep. UMIACS-TR-2007-12, Institute for Advanced Computer Studies, University of Maryland at College Park.
Chia-Jui Hsu , Ming-Yung Ko , Shuvra S. Bhattacharyya, Software synthesis from the dataflow interchange format, Proceedings of the 2005 workshop on Software and compilers for embedded systems, p.37-49, September 29-October 01, 2005, Dallas, Texas[doi>10.1145/1140389.1140394]
Chia-Jui Hsu , Suren Ramasubbu , Ming-Yung Ko , José Luis Pino , Shuvra S. Bhattacharyya, Efficient simulation of critical synchronous dataflow graphs, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147137]
Ko, M., Murthy, P. K., and Bhattacharyya, S. S. 2004. Compact procedural implementation in DSP software synthesis through recursive graph decomposition. In Proceedings of the International Workshop on Software and Compilers for Embedded Systems (Amsterdam, The Netherlands), 47--61.
Rudy Lauwereins , Marc Engels , Marleen Adé , J. a. Peperstraete, Grape-II: A System-Level Prototyping Environment for DSP Applications, Computer, v.28 n.2, p.35-43, February 1995[doi>10.1109/2.347998]
Lee, E. A., Ho, W. H., Goei, E., Bier, J., and Bhattacharyya, S. S. 1989. Gabriel: A design environment for DSP. IEEE Trans. Acoustics, Speech, Signal Process. 37, 11 (Nov.), 1751--1762.
Lee, E. A. and Messerschmitt, D. G. 1987. Synchronous dataflow. Proc. IEEE 75, 9 (Sept.), 1235--1245.
Peter Marwedel , Gert Goossens, Code Generation for Embedded Processors, Kluwer Academic Publishers, Norwell, MA, 1995
Praveen K. Murthy , Shuvra S. Bhattacharyya, Memory Management for Synthesis of DSP Software, CRC Press, Inc., Boca Raton, FL, 2006
Praveen K. Murthy , Shuvra S. Bhattacharyya , Edward A. Lee, Joint Minimization of Code and Data for Synchronous DataflowPrograms, Formal Methods in System Design, v.11 n.1, p.41-70, July 1997[doi>10.1023/A:1008633809454]
Hyunok Oh , Nikil Dutt , Soonhoi Ha, Memory optimal single appearance schedule with dynamic loop count for synchronous dataflow graphs, Proceedings of the 2006 Asia and South Pacific Design Automation Conference, January 24-27, 2006, Yokohama, Japan[doi>10.1145/1118299.1118420]
Hiren D. Patel , Sandeep K. Shukla, SystemC Kernel Extensions For Heterogenous System Modeling: A Framework for Multi-MoC Modeling & Simulation, Kluwer Academic Publishers, Norwell, MA, 2004
Pino, J. L. and Kalbasi, K. 1998. Cosimulating synchronous DSP applications with analog RF circuits. In Proceedings of the IEEE Asilomar Conference on Signals, Systems, and Computers (Pacific Grove, CA).
Robbins, C. B. 2002. Autocoding toolset software tools for automatic generation of parallel application software. Tech. Rep., Management Communications and Control, Inc.
Todor Stefanov , Claudiu Zissulescu , Alexandru Turjan , Bart Kienhuis , Ed Deprettere, System Design Using Kahn Process Networks: The Compaan/Laura Approach, Proceedings of the conference on Design, automation and test in Europe, p.10340, February 16-20, 2004
Sung, W., Oh, M., Im, C., and Ha, S. 1997. Demonstration of hardware software codesign workflow in PeaCE. In Proceedings of the International Conference on VLSI and CAD.
