<!DOCTYPE html><html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en-us"><head><style type="text/css"> @import url('http://www.gnu.org/software/emacs/manual.css');</style></head><body style="padding:1rem;"><strong>verilog-sk-define-signal</strong> is an interactive compiled Lisp function in `<code>verilog-mode.el</code>'.</br>
</br>
</br>
(verilog-sk-define-signal)</br>
</br>
Insert a definition of signal under point at top of module.<br/><br/><br/><br/><small>A courtesy of <a href="http://endlessparentheses.com/">Endless Parentheses</a>.</small></body></html>
