<?xml version="1.0" encoding="UTF-8"?>
<LINTRA_WAIVERS>
<waiver owner="prbhatt" waiver_tag="permanent" file=".*/rtl/clkdist/rcfwl_gclk_mesh_clkdist.v" library="" rule="50004" key="clkspine_in" temporary="yes" message="" open_date="Sun Nov 9 2014" desc="clock signals are not allowed in right side of assignments" limit="-1" id="rcfwl_mesh_clkdist1415580667" hierarchy=".*mesh_clkdist.*" module="rcfwl_gclk_mesh_clkdist"  />
<waiver owner="prbhatt" waiver_tag="temporary" file=".*/source/v/CTECH_v_rtl_lib_top.vs" library="" rule="68005" key="" temporary="yes" message=".*" open_date="Thu Jul 31 2014" desc="automatically generated" limit="-1" id="rcfwl_mesh_clkdist1415580567" hierarchy=".*"  />
<waiver owner="prbhatt" waiver_tag="permanent" file=".*/rtl/clkdist/rcfwl_gclk_mesh_clkdist.v" library="" rule="70607" key="rcfwl_gclk_mesh_clkdist" message="" desc="no visa module as very little logic in this module." open_date="Tue Sep 22 2015" limit="-1" id="rcfwl_IP_prbhatt_1442939755" hierarchy=".*gclk_mesh_clkdist.*"  />
</LINTRA_WAIVERS>