intTypesFIFO

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000346                       # Number of seconds simulated
sim_ticks                                   345526000                       # Number of ticks simulated
final_tick                                  345526000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 276881                       # Simulator instruction rate (inst/s)
host_op_rate                                   276736                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             7520917679                       # Simulator tick rate (ticks/s)
host_mem_usage                                8485372                       # Number of bytes of host memory used
host_seconds                                     0.05                       # Real time elapsed on the host
sim_insts                                       12708                       # Number of instructions simulated
sim_ops                                         12708                       # Number of ops (including micro ops) simulated



system.cache.pwrStateResidencyTicks::UNDEFINED    345526000                       # Cumulative time (in ticks) in various power states
system.cache.hits                                7227                       # Number of hits
system.cache.misses                             10007                       # Number of misses
system.cache.missLatency::samples               10007                       # Ticks for misses to the cache
system.cache.missLatency::mean           32806.235635                       # Ticks for misses to the cache
system.cache.missLatency::gmean          29063.846758                       # Ticks for misses to the cache
system.cache.missLatency::stdev          23269.710815                       # Ticks for misses to the cache
system.cache.missLatency::0-32767                7899     78.93%     78.93% # Ticks for misses to the cache
system.cache.missLatency::32768-65535            1556     15.55%     94.48% # Ticks for misses to the cache
system.cache.missLatency::65536-98303             442      4.42%     98.90% # Ticks for misses to the cache
system.cache.missLatency::98304-131071             26      0.26%     99.16% # Ticks for misses to the cache
system.cache.missLatency::131072-163839            48      0.48%     99.64% # Ticks for misses to the cache
system.cache.missLatency::163840-196607             7      0.07%     99.71% # Ticks for misses to the cache
system.cache.missLatency::196608-229375             4      0.04%     99.75% # Ticks for misses to the cache
system.cache.missLatency::229376-262143             3      0.03%     99.78% # Ticks for misses to the cache
system.cache.missLatency::262144-294911             6      0.06%     99.84% # Ticks for misses to the cache
system.cache.missLatency::294912-327679             8      0.08%     99.92% # Ticks for misses to the cache
system.cache.missLatency::327680-360447             8      0.08%    100.00% # Ticks for misses to the cache
system.cache.missLatency::360448-393215             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::393216-425983             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::425984-458751             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::458752-491519             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::491520-524287             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::total                 10007                       # Ticks for misses to the cache
system.cache.hitRatio                        0.419345                       # The ratio of hits to the total accesses to the cache
system.membus.pkt_count_system.cache.mem_side::system.mem_ctrl.port        30005                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::system.mem_ctrl.port      1279872                       # Cumulative packet size per connected master and slave (bytes)
