
tgr2020_handson4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dc44  08000140  08000140  00010140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000154  0800dd84  0800dd84  0001dd84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800ded8  0800ded8  0001ded8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800dee0  0800dee0  0001dee0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800dee4  0800dee4  0001dee4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000170  20000004  0800dee8  00020004  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 TIMERSERVER_CONTEXT 00000099  20000174  0800e058  00020174  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 BLE_DRIVER_CONTEXT 00000045  20000210  0800e0f1  00020210  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 SYSTEM_DRIVER_CONTEXT 00000011  20000258  0800e136  00020258  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 BLE_APP_CONTEXT 000000a2  2000026c  0800e147  0002026c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          000003d4  20000310  0800e1e9  00020310  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  200006e4  0800e1e9  000206e4  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  0002030e  2**0
                  CONTENTS, READONLY
 14 MAPPING_TABLE 00000024  20030000  20030000  00030000  2**2
                  ALLOC
 15 MB_MEM1       0000019f  20030024  20030024  00030000  2**2
                  ALLOC
 16 MB_MEM2       00000880  200301c4  200301c4  00030000  2**2
                  ALLOC
 17 .debug_info   0005381d  00000000  00000000  0002033e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_abbrev 0000769b  00000000  00000000  00073b5b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_aranges 00003d88  00000000  00000000  0007b1f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_ranges 00003a40  00000000  00000000  0007ef80  2**3
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_macro  0002e86f  00000000  00000000  000829c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_line   0002c04b  00000000  00000000  000b122f  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_str    001075f9  00000000  00000000  000dd27a  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .comment      0000007b  00000000  00000000  001e4873  2**0
                  CONTENTS, READONLY
 25 .debug_frame  000105d4  00000000  00000000  001e48f0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000310 	.word	0x20000310
 800015c:	00000000 	.word	0x00000000
 8000160:	0800dd6c 	.word	0x0800dd6c

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000314 	.word	0x20000314
 800017c:	0800dd6c 	.word	0x0800dd6c

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <__aeabi_uldivmod>:
 8000190:	b953      	cbnz	r3, 80001a8 <__aeabi_uldivmod+0x18>
 8000192:	b94a      	cbnz	r2, 80001a8 <__aeabi_uldivmod+0x18>
 8000194:	2900      	cmp	r1, #0
 8000196:	bf08      	it	eq
 8000198:	2800      	cmpeq	r0, #0
 800019a:	bf1c      	itt	ne
 800019c:	f04f 31ff 	movne.w	r1, #4294967295
 80001a0:	f04f 30ff 	movne.w	r0, #4294967295
 80001a4:	f000 b972 	b.w	800048c <__aeabi_idiv0>
 80001a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001b0:	f000 f806 	bl	80001c0 <__udivmoddi4>
 80001b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001bc:	b004      	add	sp, #16
 80001be:	4770      	bx	lr

080001c0 <__udivmoddi4>:
 80001c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001c4:	9e08      	ldr	r6, [sp, #32]
 80001c6:	4604      	mov	r4, r0
 80001c8:	4688      	mov	r8, r1
 80001ca:	2b00      	cmp	r3, #0
 80001cc:	d14b      	bne.n	8000266 <__udivmoddi4+0xa6>
 80001ce:	428a      	cmp	r2, r1
 80001d0:	4615      	mov	r5, r2
 80001d2:	d967      	bls.n	80002a4 <__udivmoddi4+0xe4>
 80001d4:	fab2 f282 	clz	r2, r2
 80001d8:	b14a      	cbz	r2, 80001ee <__udivmoddi4+0x2e>
 80001da:	f1c2 0720 	rsb	r7, r2, #32
 80001de:	fa01 f302 	lsl.w	r3, r1, r2
 80001e2:	fa20 f707 	lsr.w	r7, r0, r7
 80001e6:	4095      	lsls	r5, r2
 80001e8:	ea47 0803 	orr.w	r8, r7, r3
 80001ec:	4094      	lsls	r4, r2
 80001ee:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80001f2:	0c23      	lsrs	r3, r4, #16
 80001f4:	fbb8 f7fe 	udiv	r7, r8, lr
 80001f8:	fa1f fc85 	uxth.w	ip, r5
 80001fc:	fb0e 8817 	mls	r8, lr, r7, r8
 8000200:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000204:	fb07 f10c 	mul.w	r1, r7, ip
 8000208:	4299      	cmp	r1, r3
 800020a:	d909      	bls.n	8000220 <__udivmoddi4+0x60>
 800020c:	18eb      	adds	r3, r5, r3
 800020e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000212:	f080 811b 	bcs.w	800044c <__udivmoddi4+0x28c>
 8000216:	4299      	cmp	r1, r3
 8000218:	f240 8118 	bls.w	800044c <__udivmoddi4+0x28c>
 800021c:	3f02      	subs	r7, #2
 800021e:	442b      	add	r3, r5
 8000220:	1a5b      	subs	r3, r3, r1
 8000222:	b2a4      	uxth	r4, r4
 8000224:	fbb3 f0fe 	udiv	r0, r3, lr
 8000228:	fb0e 3310 	mls	r3, lr, r0, r3
 800022c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000230:	fb00 fc0c 	mul.w	ip, r0, ip
 8000234:	45a4      	cmp	ip, r4
 8000236:	d909      	bls.n	800024c <__udivmoddi4+0x8c>
 8000238:	192c      	adds	r4, r5, r4
 800023a:	f100 33ff 	add.w	r3, r0, #4294967295
 800023e:	f080 8107 	bcs.w	8000450 <__udivmoddi4+0x290>
 8000242:	45a4      	cmp	ip, r4
 8000244:	f240 8104 	bls.w	8000450 <__udivmoddi4+0x290>
 8000248:	3802      	subs	r0, #2
 800024a:	442c      	add	r4, r5
 800024c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000250:	eba4 040c 	sub.w	r4, r4, ip
 8000254:	2700      	movs	r7, #0
 8000256:	b11e      	cbz	r6, 8000260 <__udivmoddi4+0xa0>
 8000258:	40d4      	lsrs	r4, r2
 800025a:	2300      	movs	r3, #0
 800025c:	e9c6 4300 	strd	r4, r3, [r6]
 8000260:	4639      	mov	r1, r7
 8000262:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000266:	428b      	cmp	r3, r1
 8000268:	d909      	bls.n	800027e <__udivmoddi4+0xbe>
 800026a:	2e00      	cmp	r6, #0
 800026c:	f000 80eb 	beq.w	8000446 <__udivmoddi4+0x286>
 8000270:	2700      	movs	r7, #0
 8000272:	e9c6 0100 	strd	r0, r1, [r6]
 8000276:	4638      	mov	r0, r7
 8000278:	4639      	mov	r1, r7
 800027a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800027e:	fab3 f783 	clz	r7, r3
 8000282:	2f00      	cmp	r7, #0
 8000284:	d147      	bne.n	8000316 <__udivmoddi4+0x156>
 8000286:	428b      	cmp	r3, r1
 8000288:	d302      	bcc.n	8000290 <__udivmoddi4+0xd0>
 800028a:	4282      	cmp	r2, r0
 800028c:	f200 80fa 	bhi.w	8000484 <__udivmoddi4+0x2c4>
 8000290:	1a84      	subs	r4, r0, r2
 8000292:	eb61 0303 	sbc.w	r3, r1, r3
 8000296:	2001      	movs	r0, #1
 8000298:	4698      	mov	r8, r3
 800029a:	2e00      	cmp	r6, #0
 800029c:	d0e0      	beq.n	8000260 <__udivmoddi4+0xa0>
 800029e:	e9c6 4800 	strd	r4, r8, [r6]
 80002a2:	e7dd      	b.n	8000260 <__udivmoddi4+0xa0>
 80002a4:	b902      	cbnz	r2, 80002a8 <__udivmoddi4+0xe8>
 80002a6:	deff      	udf	#255	; 0xff
 80002a8:	fab2 f282 	clz	r2, r2
 80002ac:	2a00      	cmp	r2, #0
 80002ae:	f040 808f 	bne.w	80003d0 <__udivmoddi4+0x210>
 80002b2:	1b49      	subs	r1, r1, r5
 80002b4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002b8:	fa1f f885 	uxth.w	r8, r5
 80002bc:	2701      	movs	r7, #1
 80002be:	fbb1 fcfe 	udiv	ip, r1, lr
 80002c2:	0c23      	lsrs	r3, r4, #16
 80002c4:	fb0e 111c 	mls	r1, lr, ip, r1
 80002c8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002cc:	fb08 f10c 	mul.w	r1, r8, ip
 80002d0:	4299      	cmp	r1, r3
 80002d2:	d907      	bls.n	80002e4 <__udivmoddi4+0x124>
 80002d4:	18eb      	adds	r3, r5, r3
 80002d6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80002da:	d202      	bcs.n	80002e2 <__udivmoddi4+0x122>
 80002dc:	4299      	cmp	r1, r3
 80002de:	f200 80cd 	bhi.w	800047c <__udivmoddi4+0x2bc>
 80002e2:	4684      	mov	ip, r0
 80002e4:	1a59      	subs	r1, r3, r1
 80002e6:	b2a3      	uxth	r3, r4
 80002e8:	fbb1 f0fe 	udiv	r0, r1, lr
 80002ec:	fb0e 1410 	mls	r4, lr, r0, r1
 80002f0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80002f4:	fb08 f800 	mul.w	r8, r8, r0
 80002f8:	45a0      	cmp	r8, r4
 80002fa:	d907      	bls.n	800030c <__udivmoddi4+0x14c>
 80002fc:	192c      	adds	r4, r5, r4
 80002fe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000302:	d202      	bcs.n	800030a <__udivmoddi4+0x14a>
 8000304:	45a0      	cmp	r8, r4
 8000306:	f200 80b6 	bhi.w	8000476 <__udivmoddi4+0x2b6>
 800030a:	4618      	mov	r0, r3
 800030c:	eba4 0408 	sub.w	r4, r4, r8
 8000310:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000314:	e79f      	b.n	8000256 <__udivmoddi4+0x96>
 8000316:	f1c7 0c20 	rsb	ip, r7, #32
 800031a:	40bb      	lsls	r3, r7
 800031c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000320:	ea4e 0e03 	orr.w	lr, lr, r3
 8000324:	fa01 f407 	lsl.w	r4, r1, r7
 8000328:	fa20 f50c 	lsr.w	r5, r0, ip
 800032c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000330:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000334:	4325      	orrs	r5, r4
 8000336:	fbb3 f9f8 	udiv	r9, r3, r8
 800033a:	0c2c      	lsrs	r4, r5, #16
 800033c:	fb08 3319 	mls	r3, r8, r9, r3
 8000340:	fa1f fa8e 	uxth.w	sl, lr
 8000344:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000348:	fb09 f40a 	mul.w	r4, r9, sl
 800034c:	429c      	cmp	r4, r3
 800034e:	fa02 f207 	lsl.w	r2, r2, r7
 8000352:	fa00 f107 	lsl.w	r1, r0, r7
 8000356:	d90b      	bls.n	8000370 <__udivmoddi4+0x1b0>
 8000358:	eb1e 0303 	adds.w	r3, lr, r3
 800035c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000360:	f080 8087 	bcs.w	8000472 <__udivmoddi4+0x2b2>
 8000364:	429c      	cmp	r4, r3
 8000366:	f240 8084 	bls.w	8000472 <__udivmoddi4+0x2b2>
 800036a:	f1a9 0902 	sub.w	r9, r9, #2
 800036e:	4473      	add	r3, lr
 8000370:	1b1b      	subs	r3, r3, r4
 8000372:	b2ad      	uxth	r5, r5
 8000374:	fbb3 f0f8 	udiv	r0, r3, r8
 8000378:	fb08 3310 	mls	r3, r8, r0, r3
 800037c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000380:	fb00 fa0a 	mul.w	sl, r0, sl
 8000384:	45a2      	cmp	sl, r4
 8000386:	d908      	bls.n	800039a <__udivmoddi4+0x1da>
 8000388:	eb1e 0404 	adds.w	r4, lr, r4
 800038c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000390:	d26b      	bcs.n	800046a <__udivmoddi4+0x2aa>
 8000392:	45a2      	cmp	sl, r4
 8000394:	d969      	bls.n	800046a <__udivmoddi4+0x2aa>
 8000396:	3802      	subs	r0, #2
 8000398:	4474      	add	r4, lr
 800039a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800039e:	fba0 8902 	umull	r8, r9, r0, r2
 80003a2:	eba4 040a 	sub.w	r4, r4, sl
 80003a6:	454c      	cmp	r4, r9
 80003a8:	46c2      	mov	sl, r8
 80003aa:	464b      	mov	r3, r9
 80003ac:	d354      	bcc.n	8000458 <__udivmoddi4+0x298>
 80003ae:	d051      	beq.n	8000454 <__udivmoddi4+0x294>
 80003b0:	2e00      	cmp	r6, #0
 80003b2:	d069      	beq.n	8000488 <__udivmoddi4+0x2c8>
 80003b4:	ebb1 050a 	subs.w	r5, r1, sl
 80003b8:	eb64 0403 	sbc.w	r4, r4, r3
 80003bc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80003c0:	40fd      	lsrs	r5, r7
 80003c2:	40fc      	lsrs	r4, r7
 80003c4:	ea4c 0505 	orr.w	r5, ip, r5
 80003c8:	e9c6 5400 	strd	r5, r4, [r6]
 80003cc:	2700      	movs	r7, #0
 80003ce:	e747      	b.n	8000260 <__udivmoddi4+0xa0>
 80003d0:	f1c2 0320 	rsb	r3, r2, #32
 80003d4:	fa20 f703 	lsr.w	r7, r0, r3
 80003d8:	4095      	lsls	r5, r2
 80003da:	fa01 f002 	lsl.w	r0, r1, r2
 80003de:	fa21 f303 	lsr.w	r3, r1, r3
 80003e2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003e6:	4338      	orrs	r0, r7
 80003e8:	0c01      	lsrs	r1, r0, #16
 80003ea:	fbb3 f7fe 	udiv	r7, r3, lr
 80003ee:	fa1f f885 	uxth.w	r8, r5
 80003f2:	fb0e 3317 	mls	r3, lr, r7, r3
 80003f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003fa:	fb07 f308 	mul.w	r3, r7, r8
 80003fe:	428b      	cmp	r3, r1
 8000400:	fa04 f402 	lsl.w	r4, r4, r2
 8000404:	d907      	bls.n	8000416 <__udivmoddi4+0x256>
 8000406:	1869      	adds	r1, r5, r1
 8000408:	f107 3cff 	add.w	ip, r7, #4294967295
 800040c:	d22f      	bcs.n	800046e <__udivmoddi4+0x2ae>
 800040e:	428b      	cmp	r3, r1
 8000410:	d92d      	bls.n	800046e <__udivmoddi4+0x2ae>
 8000412:	3f02      	subs	r7, #2
 8000414:	4429      	add	r1, r5
 8000416:	1acb      	subs	r3, r1, r3
 8000418:	b281      	uxth	r1, r0
 800041a:	fbb3 f0fe 	udiv	r0, r3, lr
 800041e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000422:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000426:	fb00 f308 	mul.w	r3, r0, r8
 800042a:	428b      	cmp	r3, r1
 800042c:	d907      	bls.n	800043e <__udivmoddi4+0x27e>
 800042e:	1869      	adds	r1, r5, r1
 8000430:	f100 3cff 	add.w	ip, r0, #4294967295
 8000434:	d217      	bcs.n	8000466 <__udivmoddi4+0x2a6>
 8000436:	428b      	cmp	r3, r1
 8000438:	d915      	bls.n	8000466 <__udivmoddi4+0x2a6>
 800043a:	3802      	subs	r0, #2
 800043c:	4429      	add	r1, r5
 800043e:	1ac9      	subs	r1, r1, r3
 8000440:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000444:	e73b      	b.n	80002be <__udivmoddi4+0xfe>
 8000446:	4637      	mov	r7, r6
 8000448:	4630      	mov	r0, r6
 800044a:	e709      	b.n	8000260 <__udivmoddi4+0xa0>
 800044c:	4607      	mov	r7, r0
 800044e:	e6e7      	b.n	8000220 <__udivmoddi4+0x60>
 8000450:	4618      	mov	r0, r3
 8000452:	e6fb      	b.n	800024c <__udivmoddi4+0x8c>
 8000454:	4541      	cmp	r1, r8
 8000456:	d2ab      	bcs.n	80003b0 <__udivmoddi4+0x1f0>
 8000458:	ebb8 0a02 	subs.w	sl, r8, r2
 800045c:	eb69 020e 	sbc.w	r2, r9, lr
 8000460:	3801      	subs	r0, #1
 8000462:	4613      	mov	r3, r2
 8000464:	e7a4      	b.n	80003b0 <__udivmoddi4+0x1f0>
 8000466:	4660      	mov	r0, ip
 8000468:	e7e9      	b.n	800043e <__udivmoddi4+0x27e>
 800046a:	4618      	mov	r0, r3
 800046c:	e795      	b.n	800039a <__udivmoddi4+0x1da>
 800046e:	4667      	mov	r7, ip
 8000470:	e7d1      	b.n	8000416 <__udivmoddi4+0x256>
 8000472:	4681      	mov	r9, r0
 8000474:	e77c      	b.n	8000370 <__udivmoddi4+0x1b0>
 8000476:	3802      	subs	r0, #2
 8000478:	442c      	add	r4, r5
 800047a:	e747      	b.n	800030c <__udivmoddi4+0x14c>
 800047c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000480:	442b      	add	r3, r5
 8000482:	e72f      	b.n	80002e4 <__udivmoddi4+0x124>
 8000484:	4638      	mov	r0, r7
 8000486:	e708      	b.n	800029a <__udivmoddi4+0xda>
 8000488:	4637      	mov	r7, r6
 800048a:	e6e9      	b.n	8000260 <__udivmoddi4+0xa0>

0800048c <__aeabi_idiv0>:
 800048c:	4770      	bx	lr
 800048e:	bf00      	nop

08000490 <LL_RCC_SetClkAfterWakeFromStop>:
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
 8000490:	b480      	push	{r7}
 8000492:	b083      	sub	sp, #12
 8000494:	af00      	add	r7, sp, #0
 8000496:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8000498:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800049c:	689b      	ldr	r3, [r3, #8]
 800049e:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80004a2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	4313      	orrs	r3, r2
 80004aa:	608b      	str	r3, [r1, #8]
}
 80004ac:	bf00      	nop
 80004ae:	370c      	adds	r7, #12
 80004b0:	46bd      	mov	sp, r7
 80004b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004b6:	4770      	bx	lr

080004b8 <APPE_Init>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void APPE_Init( void )
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	af00      	add	r7, sp, #0
  SystemPower_Config(); /**< Configure the system Power Mode */
 80004bc:	f000 f80a 	bl	80004d4 <SystemPower_Config>

  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 80004c0:	4903      	ldr	r1, [pc, #12]	; (80004d0 <APPE_Init+0x18>)
 80004c2:	2000      	movs	r0, #0
 80004c4:	f000 fcbe 	bl	8000e44 <HW_TS_Init>

/* USER CODE BEGIN APPE_Init_1 */

/* USER CODE END APPE_Init_1 */
  appe_Tl_Init();	/* Initialize all transport layers */
 80004c8:	f000 f80e 	bl	80004e8 <appe_Tl_Init>
   * This system event is received with APPE_SysUserEvtRx()
   */
/* USER CODE BEGIN APPE_Init_2 */

/* USER CODE END APPE_Init_2 */
   return;
 80004cc:	bf00      	nop
}
 80004ce:	bd80      	pop	{r7, pc}
 80004d0:	20000620 	.word	0x20000620

080004d4 <SystemPower_Config>:
 *
 * @param  None
 * @retval None
 */
static void SystemPower_Config( void )
{
 80004d4:	b580      	push	{r7, lr}
 80004d6:	af00      	add	r7, sp, #0

  /**
   * Select HSI as system clock source after Wake Up from Stop mode
   */
  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI);
 80004d8:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80004dc:	f7ff ffd8 	bl	8000490 <LL_RCC_SetClkAfterWakeFromStop>

  /* Initialize low power manager */
  UTIL_LPM_Init( );
 80004e0:	f00d f9d0 	bl	800d884 <UTIL_LPM_Init>
   *  Enable USB power
   */
  HAL_PWREx_EnableVddUSB();
#endif

  return;
 80004e4:	bf00      	nop
}
 80004e6:	bd80      	pop	{r7, pc}

080004e8 <appe_Tl_Init>:

static void appe_Tl_Init( void )
{
 80004e8:	b580      	push	{r7, lr}
 80004ea:	b088      	sub	sp, #32
 80004ec:	af00      	add	r7, sp, #0
  TL_MM_Config_t tl_mm_config;
  SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;
  /**< Reference table initialization */
  TL_Init();
 80004ee:	f00c f8f3 	bl	800c6d8 <TL_Init>

  /**< System channel initialization */
  UTIL_SEQ_RegTask( 1<< CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, shci_user_evt_proc );
 80004f2:	4a11      	ldr	r2, [pc, #68]	; (8000538 <appe_Tl_Init+0x50>)
 80004f4:	2100      	movs	r1, #0
 80004f6:	2020      	movs	r0, #32
 80004f8:	f00d fae0 	bl	800dabc <UTIL_SEQ_RegTask>
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 80004fc:	4b0f      	ldr	r3, [pc, #60]	; (800053c <appe_Tl_Init+0x54>)
 80004fe:	603b      	str	r3, [r7, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 8000500:	4b0f      	ldr	r3, [pc, #60]	; (8000540 <appe_Tl_Init+0x58>)
 8000502:	607b      	str	r3, [r7, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 8000504:	463b      	mov	r3, r7
 8000506:	4619      	mov	r1, r3
 8000508:	480e      	ldr	r0, [pc, #56]	; (8000544 <appe_Tl_Init+0x5c>)
 800050a:	f00b ffaf 	bl	800c46c <shci_init>

  /**< Memory Manager channel initialization */
  tl_mm_config.p_BleSpareEvtBuffer = BleSpareEvtBuffer;
 800050e:	4b0e      	ldr	r3, [pc, #56]	; (8000548 <appe_Tl_Init+0x60>)
 8000510:	60bb      	str	r3, [r7, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 8000512:	4b0e      	ldr	r3, [pc, #56]	; (800054c <appe_Tl_Init+0x64>)
 8000514:	60fb      	str	r3, [r7, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 8000516:	4b0e      	ldr	r3, [pc, #56]	; (8000550 <appe_Tl_Init+0x68>)
 8000518:	613b      	str	r3, [r7, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 800051a:	f240 533c 	movw	r3, #1340	; 0x53c
 800051e:	617b      	str	r3, [r7, #20]
  TL_MM_Init( &tl_mm_config );
 8000520:	f107 0308 	add.w	r3, r7, #8
 8000524:	4618      	mov	r0, r3
 8000526:	f00c f9e5 	bl	800c8f4 <TL_MM_Init>

  TL_Enable();
 800052a:	f00c f8cf 	bl	800c6cc <TL_Enable>

  return;
 800052e:	bf00      	nop
}
 8000530:	3720      	adds	r7, #32
 8000532:	46bd      	mov	sp, r7
 8000534:	bd80      	pop	{r7, pc}
 8000536:	bf00      	nop
 8000538:	0800c4a5 	.word	0x0800c4a5
 800053c:	20030700 	.word	0x20030700
 8000540:	08000555 	.word	0x08000555
 8000544:	0800056b 	.word	0x0800056b
 8000548:	20030918 	.word	0x20030918
 800054c:	2003080c 	.word	0x2003080c
 8000550:	200301c4 	.word	0x200301c4

08000554 <APPE_SysStatusNot>:

static void APPE_SysStatusNot( SHCI_TL_CmdStatus_t status )
{
 8000554:	b480      	push	{r7}
 8000556:	b083      	sub	sp, #12
 8000558:	af00      	add	r7, sp, #0
 800055a:	4603      	mov	r3, r0
 800055c:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);
  return;
 800055e:	bf00      	nop
}
 8000560:	370c      	adds	r7, #12
 8000562:	46bd      	mov	sp, r7
 8000564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000568:	4770      	bx	lr

0800056a <APPE_SysUserEvtRx>:

static void APPE_SysUserEvtRx( void * pPayload )
{
 800056a:	b580      	push	{r7, lr}
 800056c:	b082      	sub	sp, #8
 800056e:	af00      	add	r7, sp, #0
 8000570:	6078      	str	r0, [r7, #4]
  UNUSED(pPayload);
  /* Traces channel initialization */
  TL_TRACES_Init( );
 8000572:	f00c fa2f 	bl	800c9d4 <TL_TRACES_Init>

  APP_BLE_Init( );
 8000576:	f00c fb63 	bl	800cc40 <APP_BLE_Init>
  UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
 800057a:	2100      	movs	r1, #0
 800057c:	2001      	movs	r0, #1
 800057e:	f00d f993 	bl	800d8a8 <UTIL_LPM_SetOffMode>
  return;
 8000582:	bf00      	nop
}
 8000584:	3708      	adds	r7, #8
 8000586:	46bd      	mov	sp, r7
 8000588:	bd80      	pop	{r7, pc}

0800058a <UTIL_SEQ_Idle>:
 * WRAP FUNCTIONS
 *
 *************************************************************/

void UTIL_SEQ_Idle( void )
{
 800058a:	b480      	push	{r7}
 800058c:	af00      	add	r7, sp, #0
#if ( CFG_LPM_SUPPORTED == 1)
  UTIL_LPM_EnterLowPower( );
#endif
  return;
 800058e:	bf00      	nop
}
 8000590:	46bd      	mov	sp, r7
 8000592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000596:	4770      	bx	lr

08000598 <UTIL_SEQ_EvtIdle>:
  *
  * @param  evt_waited_bm : Event pending.
  * @retval None
  */
void UTIL_SEQ_EvtIdle( UTIL_SEQ_bm_t task_id_bm, UTIL_SEQ_bm_t evt_waited_bm )
{
 8000598:	b580      	push	{r7, lr}
 800059a:	b082      	sub	sp, #8
 800059c:	af00      	add	r7, sp, #0
 800059e:	6078      	str	r0, [r7, #4]
 80005a0:	6039      	str	r1, [r7, #0]
  UTIL_SEQ_Run( UTIL_SEQ_DEFAULT );
 80005a2:	f04f 30ff 	mov.w	r0, #4294967295
 80005a6:	f00d f9ad 	bl	800d904 <UTIL_SEQ_Run>
}
 80005aa:	bf00      	nop
 80005ac:	3708      	adds	r7, #8
 80005ae:	46bd      	mov	sp, r7
 80005b0:	bd80      	pop	{r7, pc}

080005b2 <shci_notify_asynch_evt>:

void shci_notify_asynch_evt(void* pdata)
{
 80005b2:	b580      	push	{r7, lr}
 80005b4:	b082      	sub	sp, #8
 80005b6:	af00      	add	r7, sp, #0
 80005b8:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask( 1<<CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 80005ba:	2100      	movs	r1, #0
 80005bc:	2020      	movs	r0, #32
 80005be:	f00d fa9d 	bl	800dafc <UTIL_SEQ_SetTask>
  return;
 80005c2:	bf00      	nop
}
 80005c4:	3708      	adds	r7, #8
 80005c6:	46bd      	mov	sp, r7
 80005c8:	bd80      	pop	{r7, pc}

080005ca <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 80005ca:	b580      	push	{r7, lr}
 80005cc:	b082      	sub	sp, #8
 80005ce:	af00      	add	r7, sp, #0
 80005d0:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt( 1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID );
 80005d2:	2002      	movs	r0, #2
 80005d4:	f00d faf8 	bl	800dbc8 <UTIL_SEQ_SetEvt>
  return;
 80005d8:	bf00      	nop
}
 80005da:	3708      	adds	r7, #8
 80005dc:	46bd      	mov	sp, r7
 80005de:	bd80      	pop	{r7, pc}

080005e0 <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b082      	sub	sp, #8
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt( 1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID );
 80005e8:	2002      	movs	r0, #2
 80005ea:	f00d fb0b 	bl	800dc04 <UTIL_SEQ_WaitEvt>
  return;
 80005ee:	bf00      	nop
}
 80005f0:	3708      	adds	r7, #8
 80005f2:	46bd      	mov	sp, r7
 80005f4:	bd80      	pop	{r7, pc}
	...

080005f8 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 80005f8:	b480      	push	{r7}
 80005fa:	b083      	sub	sp, #12
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8000600:	4b06      	ldr	r3, [pc, #24]	; (800061c <LL_EXTI_EnableIT_0_31+0x24>)
 8000602:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8000606:	4905      	ldr	r1, [pc, #20]	; (800061c <LL_EXTI_EnableIT_0_31+0x24>)
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	4313      	orrs	r3, r2
 800060c:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 8000610:	bf00      	nop
 8000612:	370c      	adds	r7, #12
 8000614:	46bd      	mov	sp, r7
 8000616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061a:	4770      	bx	lr
 800061c:	58000800 	.word	0x58000800

08000620 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_21
  *         @arg @ref LL_EXTI_LINE_31
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8000620:	b480      	push	{r7}
 8000622:	b083      	sub	sp, #12
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8000628:	4b05      	ldr	r3, [pc, #20]	; (8000640 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800062a:	681a      	ldr	r2, [r3, #0]
 800062c:	4904      	ldr	r1, [pc, #16]	; (8000640 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	4313      	orrs	r3, r2
 8000632:	600b      	str	r3, [r1, #0]

}
 8000634:	bf00      	nop
 8000636:	370c      	adds	r7, #12
 8000638:	46bd      	mov	sp, r7
 800063a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063e:	4770      	bx	lr
 8000640:	58000800 	.word	0x58000800

08000644 <ReadRtcSsrValue>:
 *         reliability of the value
 * @param  None
 * @retval SSR value read
 */
static uint32_t ReadRtcSsrValue(void)
{
 8000644:	b480      	push	{r7}
 8000646:	b083      	sub	sp, #12
 8000648:	af00      	add	r7, sp, #0
  uint32_t first_read;
  uint32_t second_read;

  first_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 800064a:	4b0d      	ldr	r3, [pc, #52]	; (8000680 <ReadRtcSsrValue+0x3c>)
 800064c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800064e:	b29b      	uxth	r3, r3
 8000650:	607b      	str	r3, [r7, #4]

  second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8000652:	4b0b      	ldr	r3, [pc, #44]	; (8000680 <ReadRtcSsrValue+0x3c>)
 8000654:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000656:	b29b      	uxth	r3, r3
 8000658:	603b      	str	r3, [r7, #0]

  while(first_read != second_read)
 800065a:	e005      	b.n	8000668 <ReadRtcSsrValue+0x24>
  {
    first_read = second_read;
 800065c:	683b      	ldr	r3, [r7, #0]
 800065e:	607b      	str	r3, [r7, #4]

    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8000660:	4b07      	ldr	r3, [pc, #28]	; (8000680 <ReadRtcSsrValue+0x3c>)
 8000662:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000664:	b29b      	uxth	r3, r3
 8000666:	603b      	str	r3, [r7, #0]
  while(first_read != second_read)
 8000668:	687a      	ldr	r2, [r7, #4]
 800066a:	683b      	ldr	r3, [r7, #0]
 800066c:	429a      	cmp	r2, r3
 800066e:	d1f5      	bne.n	800065c <ReadRtcSsrValue+0x18>
  }

  return second_read;
 8000670:	683b      	ldr	r3, [r7, #0]
}
 8000672:	4618      	mov	r0, r3
 8000674:	370c      	adds	r7, #12
 8000676:	46bd      	mov	sp, r7
 8000678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067c:	4770      	bx	lr
 800067e:	bf00      	nop
 8000680:	40002800 	.word	0x40002800

08000684 <LinkTimerAfter>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked after
 * @retval None
 */
static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID)
{
 8000684:	b480      	push	{r7}
 8000686:	b085      	sub	sp, #20
 8000688:	af00      	add	r7, sp, #0
 800068a:	4603      	mov	r3, r0
 800068c:	460a      	mov	r2, r1
 800068e:	71fb      	strb	r3, [r7, #7]
 8000690:	4613      	mov	r3, r2
 8000692:	71bb      	strb	r3, [r7, #6]
  uint8_t next_id;

  next_id = aTimerContext[RefTimerID].NextID;
 8000694:	79ba      	ldrb	r2, [r7, #6]
 8000696:	491d      	ldr	r1, [pc, #116]	; (800070c <LinkTimerAfter+0x88>)
 8000698:	4613      	mov	r3, r2
 800069a:	005b      	lsls	r3, r3, #1
 800069c:	4413      	add	r3, r2
 800069e:	00db      	lsls	r3, r3, #3
 80006a0:	440b      	add	r3, r1
 80006a2:	3315      	adds	r3, #21
 80006a4:	781b      	ldrb	r3, [r3, #0]
 80006a6:	73fb      	strb	r3, [r7, #15]

  if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80006a8:	7bfb      	ldrb	r3, [r7, #15]
 80006aa:	2b06      	cmp	r3, #6
 80006ac:	d009      	beq.n	80006c2 <LinkTimerAfter+0x3e>
  {
    aTimerContext[next_id].PreviousID = TimerID;
 80006ae:	7bfa      	ldrb	r2, [r7, #15]
 80006b0:	4916      	ldr	r1, [pc, #88]	; (800070c <LinkTimerAfter+0x88>)
 80006b2:	4613      	mov	r3, r2
 80006b4:	005b      	lsls	r3, r3, #1
 80006b6:	4413      	add	r3, r2
 80006b8:	00db      	lsls	r3, r3, #3
 80006ba:	440b      	add	r3, r1
 80006bc:	3314      	adds	r3, #20
 80006be:	79fa      	ldrb	r2, [r7, #7]
 80006c0:	701a      	strb	r2, [r3, #0]
  }
  aTimerContext[TimerID].NextID = next_id;
 80006c2:	79fa      	ldrb	r2, [r7, #7]
 80006c4:	4911      	ldr	r1, [pc, #68]	; (800070c <LinkTimerAfter+0x88>)
 80006c6:	4613      	mov	r3, r2
 80006c8:	005b      	lsls	r3, r3, #1
 80006ca:	4413      	add	r3, r2
 80006cc:	00db      	lsls	r3, r3, #3
 80006ce:	440b      	add	r3, r1
 80006d0:	3315      	adds	r3, #21
 80006d2:	7bfa      	ldrb	r2, [r7, #15]
 80006d4:	701a      	strb	r2, [r3, #0]
  aTimerContext[TimerID].PreviousID = RefTimerID ;
 80006d6:	79fa      	ldrb	r2, [r7, #7]
 80006d8:	490c      	ldr	r1, [pc, #48]	; (800070c <LinkTimerAfter+0x88>)
 80006da:	4613      	mov	r3, r2
 80006dc:	005b      	lsls	r3, r3, #1
 80006de:	4413      	add	r3, r2
 80006e0:	00db      	lsls	r3, r3, #3
 80006e2:	440b      	add	r3, r1
 80006e4:	3314      	adds	r3, #20
 80006e6:	79ba      	ldrb	r2, [r7, #6]
 80006e8:	701a      	strb	r2, [r3, #0]
  aTimerContext[RefTimerID].NextID = TimerID;
 80006ea:	79ba      	ldrb	r2, [r7, #6]
 80006ec:	4907      	ldr	r1, [pc, #28]	; (800070c <LinkTimerAfter+0x88>)
 80006ee:	4613      	mov	r3, r2
 80006f0:	005b      	lsls	r3, r3, #1
 80006f2:	4413      	add	r3, r2
 80006f4:	00db      	lsls	r3, r3, #3
 80006f6:	440b      	add	r3, r1
 80006f8:	3315      	adds	r3, #21
 80006fa:	79fa      	ldrb	r2, [r7, #7]
 80006fc:	701a      	strb	r2, [r3, #0]

  return;
 80006fe:	bf00      	nop
}
 8000700:	3714      	adds	r7, #20
 8000702:	46bd      	mov	sp, r7
 8000704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000708:	4770      	bx	lr
 800070a:	bf00      	nop
 800070c:	20000174 	.word	0x20000174

08000710 <LinkTimerBefore>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked before
 * @retval None
 */
static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID)
{
 8000710:	b480      	push	{r7}
 8000712:	b085      	sub	sp, #20
 8000714:	af00      	add	r7, sp, #0
 8000716:	4603      	mov	r3, r0
 8000718:	460a      	mov	r2, r1
 800071a:	71fb      	strb	r3, [r7, #7]
 800071c:	4613      	mov	r3, r2
 800071e:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;

  if(RefTimerID != CurrentRunningTimerID)
 8000720:	4b29      	ldr	r3, [pc, #164]	; (80007c8 <LinkTimerBefore+0xb8>)
 8000722:	781b      	ldrb	r3, [r3, #0]
 8000724:	b2db      	uxtb	r3, r3
 8000726:	79ba      	ldrb	r2, [r7, #6]
 8000728:	429a      	cmp	r2, r3
 800072a:	d032      	beq.n	8000792 <LinkTimerBefore+0x82>
  {
    previous_id = aTimerContext[RefTimerID].PreviousID;
 800072c:	79ba      	ldrb	r2, [r7, #6]
 800072e:	4927      	ldr	r1, [pc, #156]	; (80007cc <LinkTimerBefore+0xbc>)
 8000730:	4613      	mov	r3, r2
 8000732:	005b      	lsls	r3, r3, #1
 8000734:	4413      	add	r3, r2
 8000736:	00db      	lsls	r3, r3, #3
 8000738:	440b      	add	r3, r1
 800073a:	3314      	adds	r3, #20
 800073c:	781b      	ldrb	r3, [r3, #0]
 800073e:	73fb      	strb	r3, [r7, #15]

    aTimerContext[previous_id].NextID = TimerID;
 8000740:	7bfa      	ldrb	r2, [r7, #15]
 8000742:	4922      	ldr	r1, [pc, #136]	; (80007cc <LinkTimerBefore+0xbc>)
 8000744:	4613      	mov	r3, r2
 8000746:	005b      	lsls	r3, r3, #1
 8000748:	4413      	add	r3, r2
 800074a:	00db      	lsls	r3, r3, #3
 800074c:	440b      	add	r3, r1
 800074e:	3315      	adds	r3, #21
 8000750:	79fa      	ldrb	r2, [r7, #7]
 8000752:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].NextID = RefTimerID;
 8000754:	79fa      	ldrb	r2, [r7, #7]
 8000756:	491d      	ldr	r1, [pc, #116]	; (80007cc <LinkTimerBefore+0xbc>)
 8000758:	4613      	mov	r3, r2
 800075a:	005b      	lsls	r3, r3, #1
 800075c:	4413      	add	r3, r2
 800075e:	00db      	lsls	r3, r3, #3
 8000760:	440b      	add	r3, r1
 8000762:	3315      	adds	r3, #21
 8000764:	79ba      	ldrb	r2, [r7, #6]
 8000766:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].PreviousID = previous_id ;
 8000768:	79fa      	ldrb	r2, [r7, #7]
 800076a:	4918      	ldr	r1, [pc, #96]	; (80007cc <LinkTimerBefore+0xbc>)
 800076c:	4613      	mov	r3, r2
 800076e:	005b      	lsls	r3, r3, #1
 8000770:	4413      	add	r3, r2
 8000772:	00db      	lsls	r3, r3, #3
 8000774:	440b      	add	r3, r1
 8000776:	3314      	adds	r3, #20
 8000778:	7bfa      	ldrb	r2, [r7, #15]
 800077a:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 800077c:	79ba      	ldrb	r2, [r7, #6]
 800077e:	4913      	ldr	r1, [pc, #76]	; (80007cc <LinkTimerBefore+0xbc>)
 8000780:	4613      	mov	r3, r2
 8000782:	005b      	lsls	r3, r3, #1
 8000784:	4413      	add	r3, r2
 8000786:	00db      	lsls	r3, r3, #3
 8000788:	440b      	add	r3, r1
 800078a:	3314      	adds	r3, #20
 800078c:	79fa      	ldrb	r2, [r7, #7]
 800078e:	701a      	strb	r2, [r3, #0]
  {
    aTimerContext[TimerID].NextID = RefTimerID;
    aTimerContext[RefTimerID].PreviousID = TimerID;
  }

  return;
 8000790:	e014      	b.n	80007bc <LinkTimerBefore+0xac>
    aTimerContext[TimerID].NextID = RefTimerID;
 8000792:	79fa      	ldrb	r2, [r7, #7]
 8000794:	490d      	ldr	r1, [pc, #52]	; (80007cc <LinkTimerBefore+0xbc>)
 8000796:	4613      	mov	r3, r2
 8000798:	005b      	lsls	r3, r3, #1
 800079a:	4413      	add	r3, r2
 800079c:	00db      	lsls	r3, r3, #3
 800079e:	440b      	add	r3, r1
 80007a0:	3315      	adds	r3, #21
 80007a2:	79ba      	ldrb	r2, [r7, #6]
 80007a4:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 80007a6:	79ba      	ldrb	r2, [r7, #6]
 80007a8:	4908      	ldr	r1, [pc, #32]	; (80007cc <LinkTimerBefore+0xbc>)
 80007aa:	4613      	mov	r3, r2
 80007ac:	005b      	lsls	r3, r3, #1
 80007ae:	4413      	add	r3, r2
 80007b0:	00db      	lsls	r3, r3, #3
 80007b2:	440b      	add	r3, r1
 80007b4:	3314      	adds	r3, #20
 80007b6:	79fa      	ldrb	r2, [r7, #7]
 80007b8:	701a      	strb	r2, [r3, #0]
  return;
 80007ba:	bf00      	nop
}
 80007bc:	3714      	adds	r7, #20
 80007be:	46bd      	mov	sp, r7
 80007c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c4:	4770      	bx	lr
 80007c6:	bf00      	nop
 80007c8:	20000204 	.word	0x20000204
 80007cc:	20000174 	.word	0x20000174

080007d0 <linkTimer>:
 * @brief  Insert a Timer in the list
 * @param  TimerID:   The ID of the Timer
 * @retval None
 */
static uint16_t linkTimer(uint8_t TimerID)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b084      	sub	sp, #16
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	4603      	mov	r3, r0
 80007d8:	71fb      	strb	r3, [r7, #7]
  uint32_t time_left;
  uint16_t time_elapsed;
  uint8_t timer_id_lookup;
  uint8_t next_id;

  if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80007da:	4b4e      	ldr	r3, [pc, #312]	; (8000914 <linkTimer+0x144>)
 80007dc:	781b      	ldrb	r3, [r3, #0]
 80007de:	b2db      	uxtb	r3, r3
 80007e0:	2b06      	cmp	r3, #6
 80007e2:	d118      	bne.n	8000816 <linkTimer+0x46>
  {
    /**
     * No timer in the list
     */
    PreviousRunningTimerID = CurrentRunningTimerID;
 80007e4:	4b4b      	ldr	r3, [pc, #300]	; (8000914 <linkTimer+0x144>)
 80007e6:	781b      	ldrb	r3, [r3, #0]
 80007e8:	b2da      	uxtb	r2, r3
 80007ea:	4b4b      	ldr	r3, [pc, #300]	; (8000918 <linkTimer+0x148>)
 80007ec:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = TimerID;
 80007ee:	4a49      	ldr	r2, [pc, #292]	; (8000914 <linkTimer+0x144>)
 80007f0:	79fb      	ldrb	r3, [r7, #7]
 80007f2:	7013      	strb	r3, [r2, #0]
    aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 80007f4:	79fa      	ldrb	r2, [r7, #7]
 80007f6:	4949      	ldr	r1, [pc, #292]	; (800091c <linkTimer+0x14c>)
 80007f8:	4613      	mov	r3, r2
 80007fa:	005b      	lsls	r3, r3, #1
 80007fc:	4413      	add	r3, r2
 80007fe:	00db      	lsls	r3, r3, #3
 8000800:	440b      	add	r3, r1
 8000802:	3315      	adds	r3, #21
 8000804:	2206      	movs	r2, #6
 8000806:	701a      	strb	r2, [r3, #0]

    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8000808:	4b45      	ldr	r3, [pc, #276]	; (8000920 <linkTimer+0x150>)
 800080a:	f04f 32ff 	mov.w	r2, #4294967295
 800080e:	601a      	str	r2, [r3, #0]
    time_elapsed = 0;
 8000810:	2300      	movs	r3, #0
 8000812:	81fb      	strh	r3, [r7, #14]
 8000814:	e078      	b.n	8000908 <linkTimer+0x138>
  }
  else
  {
    time_elapsed = ReturnTimeElapsed();
 8000816:	f000 f909 	bl	8000a2c <ReturnTimeElapsed>
 800081a:	4603      	mov	r3, r0
 800081c:	81fb      	strh	r3, [r7, #14]

    /**
     * update count of the timer to be linked
     */
    aTimerContext[TimerID].CountLeft += time_elapsed;
 800081e:	79fa      	ldrb	r2, [r7, #7]
 8000820:	493e      	ldr	r1, [pc, #248]	; (800091c <linkTimer+0x14c>)
 8000822:	4613      	mov	r3, r2
 8000824:	005b      	lsls	r3, r3, #1
 8000826:	4413      	add	r3, r2
 8000828:	00db      	lsls	r3, r3, #3
 800082a:	440b      	add	r3, r1
 800082c:	3308      	adds	r3, #8
 800082e:	6819      	ldr	r1, [r3, #0]
 8000830:	89fb      	ldrh	r3, [r7, #14]
 8000832:	79fa      	ldrb	r2, [r7, #7]
 8000834:	4419      	add	r1, r3
 8000836:	4839      	ldr	r0, [pc, #228]	; (800091c <linkTimer+0x14c>)
 8000838:	4613      	mov	r3, r2
 800083a:	005b      	lsls	r3, r3, #1
 800083c:	4413      	add	r3, r2
 800083e:	00db      	lsls	r3, r3, #3
 8000840:	4403      	add	r3, r0
 8000842:	3308      	adds	r3, #8
 8000844:	6019      	str	r1, [r3, #0]
    time_left = aTimerContext[TimerID].CountLeft;
 8000846:	79fa      	ldrb	r2, [r7, #7]
 8000848:	4934      	ldr	r1, [pc, #208]	; (800091c <linkTimer+0x14c>)
 800084a:	4613      	mov	r3, r2
 800084c:	005b      	lsls	r3, r3, #1
 800084e:	4413      	add	r3, r2
 8000850:	00db      	lsls	r3, r3, #3
 8000852:	440b      	add	r3, r1
 8000854:	3308      	adds	r3, #8
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	60bb      	str	r3, [r7, #8]

    /**
     * Search for index where the new timer shall be linked
     */
    if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left)
 800085a:	4b2e      	ldr	r3, [pc, #184]	; (8000914 <linkTimer+0x144>)
 800085c:	781b      	ldrb	r3, [r3, #0]
 800085e:	b2db      	uxtb	r3, r3
 8000860:	4619      	mov	r1, r3
 8000862:	4a2e      	ldr	r2, [pc, #184]	; (800091c <linkTimer+0x14c>)
 8000864:	460b      	mov	r3, r1
 8000866:	005b      	lsls	r3, r3, #1
 8000868:	440b      	add	r3, r1
 800086a:	00db      	lsls	r3, r3, #3
 800086c:	4413      	add	r3, r2
 800086e:	3308      	adds	r3, #8
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	68ba      	ldr	r2, [r7, #8]
 8000874:	429a      	cmp	r2, r3
 8000876:	d337      	bcc.n	80008e8 <linkTimer+0x118>
    {
      /**
       * Search for the ID after the first one
       */
      timer_id_lookup = CurrentRunningTimerID;
 8000878:	4b26      	ldr	r3, [pc, #152]	; (8000914 <linkTimer+0x144>)
 800087a:	781b      	ldrb	r3, [r3, #0]
 800087c:	737b      	strb	r3, [r7, #13]
      next_id = aTimerContext[timer_id_lookup].NextID;
 800087e:	7b7a      	ldrb	r2, [r7, #13]
 8000880:	4926      	ldr	r1, [pc, #152]	; (800091c <linkTimer+0x14c>)
 8000882:	4613      	mov	r3, r2
 8000884:	005b      	lsls	r3, r3, #1
 8000886:	4413      	add	r3, r2
 8000888:	00db      	lsls	r3, r3, #3
 800088a:	440b      	add	r3, r1
 800088c:	3315      	adds	r3, #21
 800088e:	781b      	ldrb	r3, [r3, #0]
 8000890:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8000892:	e013      	b.n	80008bc <linkTimer+0xec>
      {
        timer_id_lookup = aTimerContext[timer_id_lookup].NextID;
 8000894:	7b7a      	ldrb	r2, [r7, #13]
 8000896:	4921      	ldr	r1, [pc, #132]	; (800091c <linkTimer+0x14c>)
 8000898:	4613      	mov	r3, r2
 800089a:	005b      	lsls	r3, r3, #1
 800089c:	4413      	add	r3, r2
 800089e:	00db      	lsls	r3, r3, #3
 80008a0:	440b      	add	r3, r1
 80008a2:	3315      	adds	r3, #21
 80008a4:	781b      	ldrb	r3, [r3, #0]
 80008a6:	737b      	strb	r3, [r7, #13]
        next_id = aTimerContext[timer_id_lookup].NextID;
 80008a8:	7b7a      	ldrb	r2, [r7, #13]
 80008aa:	491c      	ldr	r1, [pc, #112]	; (800091c <linkTimer+0x14c>)
 80008ac:	4613      	mov	r3, r2
 80008ae:	005b      	lsls	r3, r3, #1
 80008b0:	4413      	add	r3, r2
 80008b2:	00db      	lsls	r3, r3, #3
 80008b4:	440b      	add	r3, r1
 80008b6:	3315      	adds	r3, #21
 80008b8:	781b      	ldrb	r3, [r3, #0]
 80008ba:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 80008bc:	7b3b      	ldrb	r3, [r7, #12]
 80008be:	2b06      	cmp	r3, #6
 80008c0:	d00b      	beq.n	80008da <linkTimer+0x10a>
 80008c2:	7b3a      	ldrb	r2, [r7, #12]
 80008c4:	4915      	ldr	r1, [pc, #84]	; (800091c <linkTimer+0x14c>)
 80008c6:	4613      	mov	r3, r2
 80008c8:	005b      	lsls	r3, r3, #1
 80008ca:	4413      	add	r3, r2
 80008cc:	00db      	lsls	r3, r3, #3
 80008ce:	440b      	add	r3, r1
 80008d0:	3308      	adds	r3, #8
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	68ba      	ldr	r2, [r7, #8]
 80008d6:	429a      	cmp	r2, r3
 80008d8:	d2dc      	bcs.n	8000894 <linkTimer+0xc4>
      }

      /**
       * Link after the ID
       */
      LinkTimerAfter(TimerID, timer_id_lookup);
 80008da:	7b7a      	ldrb	r2, [r7, #13]
 80008dc:	79fb      	ldrb	r3, [r7, #7]
 80008de:	4611      	mov	r1, r2
 80008e0:	4618      	mov	r0, r3
 80008e2:	f7ff fecf 	bl	8000684 <LinkTimerAfter>
 80008e6:	e00f      	b.n	8000908 <linkTimer+0x138>
    else
    {
      /**
       * Link before the first ID
       */
      LinkTimerBefore(TimerID, CurrentRunningTimerID);
 80008e8:	4b0a      	ldr	r3, [pc, #40]	; (8000914 <linkTimer+0x144>)
 80008ea:	781b      	ldrb	r3, [r3, #0]
 80008ec:	b2da      	uxtb	r2, r3
 80008ee:	79fb      	ldrb	r3, [r7, #7]
 80008f0:	4611      	mov	r1, r2
 80008f2:	4618      	mov	r0, r3
 80008f4:	f7ff ff0c 	bl	8000710 <LinkTimerBefore>
      PreviousRunningTimerID = CurrentRunningTimerID;
 80008f8:	4b06      	ldr	r3, [pc, #24]	; (8000914 <linkTimer+0x144>)
 80008fa:	781b      	ldrb	r3, [r3, #0]
 80008fc:	b2da      	uxtb	r2, r3
 80008fe:	4b06      	ldr	r3, [pc, #24]	; (8000918 <linkTimer+0x148>)
 8000900:	701a      	strb	r2, [r3, #0]
      CurrentRunningTimerID = TimerID;
 8000902:	4a04      	ldr	r2, [pc, #16]	; (8000914 <linkTimer+0x144>)
 8000904:	79fb      	ldrb	r3, [r7, #7]
 8000906:	7013      	strb	r3, [r2, #0]
    }
  }

  return time_elapsed;
 8000908:	89fb      	ldrh	r3, [r7, #14]
}
 800090a:	4618      	mov	r0, r3
 800090c:	3710      	adds	r7, #16
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}
 8000912:	bf00      	nop
 8000914:	20000204 	.word	0x20000204
 8000918:	20000205 	.word	0x20000205
 800091c:	20000174 	.word	0x20000174
 8000920:	20000208 	.word	0x20000208

08000924 <UnlinkTimer>:
 * @param  TimerID:   The ID of the Timer
 * @param  RequestReadSSR: Request to read the SSR register or not
 * @retval None
 */
static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR)
{
 8000924:	b480      	push	{r7}
 8000926:	b085      	sub	sp, #20
 8000928:	af00      	add	r7, sp, #0
 800092a:	4603      	mov	r3, r0
 800092c:	460a      	mov	r2, r1
 800092e:	71fb      	strb	r3, [r7, #7]
 8000930:	4613      	mov	r3, r2
 8000932:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;
  uint8_t next_id;

  if(TimerID == CurrentRunningTimerID)
 8000934:	4b39      	ldr	r3, [pc, #228]	; (8000a1c <UnlinkTimer+0xf8>)
 8000936:	781b      	ldrb	r3, [r3, #0]
 8000938:	b2db      	uxtb	r3, r3
 800093a:	79fa      	ldrb	r2, [r7, #7]
 800093c:	429a      	cmp	r2, r3
 800093e:	d111      	bne.n	8000964 <UnlinkTimer+0x40>
  {
    PreviousRunningTimerID = CurrentRunningTimerID;
 8000940:	4b36      	ldr	r3, [pc, #216]	; (8000a1c <UnlinkTimer+0xf8>)
 8000942:	781b      	ldrb	r3, [r3, #0]
 8000944:	b2da      	uxtb	r2, r3
 8000946:	4b36      	ldr	r3, [pc, #216]	; (8000a20 <UnlinkTimer+0xfc>)
 8000948:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 800094a:	79fa      	ldrb	r2, [r7, #7]
 800094c:	4935      	ldr	r1, [pc, #212]	; (8000a24 <UnlinkTimer+0x100>)
 800094e:	4613      	mov	r3, r2
 8000950:	005b      	lsls	r3, r3, #1
 8000952:	4413      	add	r3, r2
 8000954:	00db      	lsls	r3, r3, #3
 8000956:	440b      	add	r3, r1
 8000958:	3315      	adds	r3, #21
 800095a:	781b      	ldrb	r3, [r3, #0]
 800095c:	b2da      	uxtb	r2, r3
 800095e:	4b2f      	ldr	r3, [pc, #188]	; (8000a1c <UnlinkTimer+0xf8>)
 8000960:	701a      	strb	r2, [r3, #0]
 8000962:	e03e      	b.n	80009e2 <UnlinkTimer+0xbe>
  }
  else
  {
    previous_id = aTimerContext[TimerID].PreviousID;
 8000964:	79fa      	ldrb	r2, [r7, #7]
 8000966:	492f      	ldr	r1, [pc, #188]	; (8000a24 <UnlinkTimer+0x100>)
 8000968:	4613      	mov	r3, r2
 800096a:	005b      	lsls	r3, r3, #1
 800096c:	4413      	add	r3, r2
 800096e:	00db      	lsls	r3, r3, #3
 8000970:	440b      	add	r3, r1
 8000972:	3314      	adds	r3, #20
 8000974:	781b      	ldrb	r3, [r3, #0]
 8000976:	73fb      	strb	r3, [r7, #15]
    next_id = aTimerContext[TimerID].NextID;
 8000978:	79fa      	ldrb	r2, [r7, #7]
 800097a:	492a      	ldr	r1, [pc, #168]	; (8000a24 <UnlinkTimer+0x100>)
 800097c:	4613      	mov	r3, r2
 800097e:	005b      	lsls	r3, r3, #1
 8000980:	4413      	add	r3, r2
 8000982:	00db      	lsls	r3, r3, #3
 8000984:	440b      	add	r3, r1
 8000986:	3315      	adds	r3, #21
 8000988:	781b      	ldrb	r3, [r3, #0]
 800098a:	73bb      	strb	r3, [r7, #14]

    aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID;
 800098c:	79f9      	ldrb	r1, [r7, #7]
 800098e:	7bfa      	ldrb	r2, [r7, #15]
 8000990:	4824      	ldr	r0, [pc, #144]	; (8000a24 <UnlinkTimer+0x100>)
 8000992:	460b      	mov	r3, r1
 8000994:	005b      	lsls	r3, r3, #1
 8000996:	440b      	add	r3, r1
 8000998:	00db      	lsls	r3, r3, #3
 800099a:	4403      	add	r3, r0
 800099c:	3315      	adds	r3, #21
 800099e:	781b      	ldrb	r3, [r3, #0]
 80009a0:	b2d8      	uxtb	r0, r3
 80009a2:	4920      	ldr	r1, [pc, #128]	; (8000a24 <UnlinkTimer+0x100>)
 80009a4:	4613      	mov	r3, r2
 80009a6:	005b      	lsls	r3, r3, #1
 80009a8:	4413      	add	r3, r2
 80009aa:	00db      	lsls	r3, r3, #3
 80009ac:	440b      	add	r3, r1
 80009ae:	3315      	adds	r3, #21
 80009b0:	4602      	mov	r2, r0
 80009b2:	701a      	strb	r2, [r3, #0]
    if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80009b4:	7bbb      	ldrb	r3, [r7, #14]
 80009b6:	2b06      	cmp	r3, #6
 80009b8:	d013      	beq.n	80009e2 <UnlinkTimer+0xbe>
    {
      aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID;
 80009ba:	79f9      	ldrb	r1, [r7, #7]
 80009bc:	7bba      	ldrb	r2, [r7, #14]
 80009be:	4819      	ldr	r0, [pc, #100]	; (8000a24 <UnlinkTimer+0x100>)
 80009c0:	460b      	mov	r3, r1
 80009c2:	005b      	lsls	r3, r3, #1
 80009c4:	440b      	add	r3, r1
 80009c6:	00db      	lsls	r3, r3, #3
 80009c8:	4403      	add	r3, r0
 80009ca:	3314      	adds	r3, #20
 80009cc:	781b      	ldrb	r3, [r3, #0]
 80009ce:	b2d8      	uxtb	r0, r3
 80009d0:	4914      	ldr	r1, [pc, #80]	; (8000a24 <UnlinkTimer+0x100>)
 80009d2:	4613      	mov	r3, r2
 80009d4:	005b      	lsls	r3, r3, #1
 80009d6:	4413      	add	r3, r2
 80009d8:	00db      	lsls	r3, r3, #3
 80009da:	440b      	add	r3, r1
 80009dc:	3314      	adds	r3, #20
 80009de:	4602      	mov	r2, r0
 80009e0:	701a      	strb	r2, [r3, #0]
  }

  /**
   * Timer is out of the list
   */
  aTimerContext[TimerID].TimerIDStatus = TimerID_Created;
 80009e2:	79fa      	ldrb	r2, [r7, #7]
 80009e4:	490f      	ldr	r1, [pc, #60]	; (8000a24 <UnlinkTimer+0x100>)
 80009e6:	4613      	mov	r3, r2
 80009e8:	005b      	lsls	r3, r3, #1
 80009ea:	4413      	add	r3, r2
 80009ec:	00db      	lsls	r3, r3, #3
 80009ee:	440b      	add	r3, r1
 80009f0:	330c      	adds	r3, #12
 80009f2:	2201      	movs	r2, #1
 80009f4:	701a      	strb	r2, [r3, #0]

  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 80009f6:	4b09      	ldr	r3, [pc, #36]	; (8000a1c <UnlinkTimer+0xf8>)
 80009f8:	781b      	ldrb	r3, [r3, #0]
 80009fa:	b2db      	uxtb	r3, r3
 80009fc:	2b06      	cmp	r3, #6
 80009fe:	d107      	bne.n	8000a10 <UnlinkTimer+0xec>
 8000a00:	79bb      	ldrb	r3, [r7, #6]
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d104      	bne.n	8000a10 <UnlinkTimer+0xec>
  {
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8000a06:	4b08      	ldr	r3, [pc, #32]	; (8000a28 <UnlinkTimer+0x104>)
 8000a08:	f04f 32ff 	mov.w	r2, #4294967295
 8000a0c:	601a      	str	r2, [r3, #0]
  }

  return;
 8000a0e:	bf00      	nop
 8000a10:	bf00      	nop
}
 8000a12:	3714      	adds	r7, #20
 8000a14:	46bd      	mov	sp, r7
 8000a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1a:	4770      	bx	lr
 8000a1c:	20000204 	.word	0x20000204
 8000a20:	20000205 	.word	0x20000205
 8000a24:	20000174 	.word	0x20000174
 8000a28:	20000208 	.word	0x20000208

08000a2c <ReturnTimeElapsed>:
 *        since the time the timer has been started
 * @param  None
 * @retval Time expired in Ticks
 */
static uint16_t ReturnTimeElapsed(void)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b082      	sub	sp, #8
 8000a30:	af00      	add	r7, sp, #0
  uint32_t  return_value;
  uint32_t  wrap_counter;

  if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE)
 8000a32:	4b1a      	ldr	r3, [pc, #104]	; (8000a9c <ReturnTimeElapsed+0x70>)
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a3a:	d026      	beq.n	8000a8a <ReturnTimeElapsed+0x5e>
  {
    return_value = ReadRtcSsrValue(); /**< Read SSR register first */
 8000a3c:	f7ff fe02 	bl	8000644 <ReadRtcSsrValue>
 8000a40:	6078      	str	r0, [r7, #4]

    if (SSRValueOnLastSetup >= return_value)
 8000a42:	4b16      	ldr	r3, [pc, #88]	; (8000a9c <ReturnTimeElapsed+0x70>)
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	687a      	ldr	r2, [r7, #4]
 8000a48:	429a      	cmp	r2, r3
 8000a4a:	d805      	bhi.n	8000a58 <ReturnTimeElapsed+0x2c>
    {
      return_value = SSRValueOnLastSetup - return_value;
 8000a4c:	4b13      	ldr	r3, [pc, #76]	; (8000a9c <ReturnTimeElapsed+0x70>)
 8000a4e:	681a      	ldr	r2, [r3, #0]
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	1ad3      	subs	r3, r2, r3
 8000a54:	607b      	str	r3, [r7, #4]
 8000a56:	e00a      	b.n	8000a6e <ReturnTimeElapsed+0x42>
    }
    else
    {
      wrap_counter = SynchPrescalerUserConfig - return_value;
 8000a58:	4b11      	ldr	r3, [pc, #68]	; (8000aa0 <ReturnTimeElapsed+0x74>)
 8000a5a:	881b      	ldrh	r3, [r3, #0]
 8000a5c:	461a      	mov	r2, r3
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	1ad3      	subs	r3, r2, r3
 8000a62:	603b      	str	r3, [r7, #0]
      return_value = SSRValueOnLastSetup + wrap_counter;
 8000a64:	4b0d      	ldr	r3, [pc, #52]	; (8000a9c <ReturnTimeElapsed+0x70>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	683a      	ldr	r2, [r7, #0]
 8000a6a:	4413      	add	r3, r2
 8000a6c:	607b      	str	r3, [r7, #4]

    /**
     * At this stage, ReturnValue holds the number of ticks counted by SSR
     * Need to translate in number of ticks counted by the Wakeuptimer
     */
    return_value = return_value*AsynchPrescalerUserConfig;
 8000a6e:	4b0d      	ldr	r3, [pc, #52]	; (8000aa4 <ReturnTimeElapsed+0x78>)
 8000a70:	781b      	ldrb	r3, [r3, #0]
 8000a72:	461a      	mov	r2, r3
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	fb02 f303 	mul.w	r3, r2, r3
 8000a7a:	607b      	str	r3, [r7, #4]
    return_value = return_value >> WakeupTimerDivider;
 8000a7c:	4b0a      	ldr	r3, [pc, #40]	; (8000aa8 <ReturnTimeElapsed+0x7c>)
 8000a7e:	781b      	ldrb	r3, [r3, #0]
 8000a80:	461a      	mov	r2, r3
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	40d3      	lsrs	r3, r2
 8000a86:	607b      	str	r3, [r7, #4]
 8000a88:	e001      	b.n	8000a8e <ReturnTimeElapsed+0x62>
  }
  else
  {
    return_value = 0;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	607b      	str	r3, [r7, #4]
  }

  return (uint16_t)return_value;
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	b29b      	uxth	r3, r3
}
 8000a92:	4618      	mov	r0, r3
 8000a94:	3708      	adds	r7, #8
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	bf00      	nop
 8000a9c:	20000208 	.word	0x20000208
 8000aa0:	20000332 	.word	0x20000332
 8000aa4:	20000331 	.word	0x20000331
 8000aa8:	20000330 	.word	0x20000330

08000aac <RestartWakeupCounter>:
 *    It assumes all condition are met to be allowed to write the wakeup counter
 * @param  Value: Value to be written in the counter
 * @retval None
 */
static void RestartWakeupCounter(uint16_t Value)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b082      	sub	sp, #8
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	80fb      	strh	r3, [r7, #6]
   * The wakeuptimer has been disabled in the calling function to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   *  __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);
   */

  if(Value == 0)
 8000ab6:	88fb      	ldrh	r3, [r7, #6]
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d108      	bne.n	8000ace <RestartWakeupCounter+0x22>
  {
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8000abc:	f7ff fdc2 	bl	8000644 <ReadRtcSsrValue>
 8000ac0:	4602      	mov	r2, r0
 8000ac2:	4b24      	ldr	r3, [pc, #144]	; (8000b54 <RestartWakeupCounter+0xa8>)
 8000ac4:	601a      	str	r2, [r3, #0]

    /**
     * Simulate that the Timer expired
     */
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8000ac6:	2003      	movs	r0, #3
 8000ac8:	f004 ff4b 	bl	8005962 <HAL_NVIC_SetPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE(phrtc);    /**<  Enable the Wakeup Timer */

    HW_TS_RTC_CountUpdated_AppNot();
  }

  return ;
 8000acc:	e03e      	b.n	8000b4c <RestartWakeupCounter+0xa0>
    if((Value > 1) ||(WakeupTimerDivider != 1))
 8000ace:	88fb      	ldrh	r3, [r7, #6]
 8000ad0:	2b01      	cmp	r3, #1
 8000ad2:	d803      	bhi.n	8000adc <RestartWakeupCounter+0x30>
 8000ad4:	4b20      	ldr	r3, [pc, #128]	; (8000b58 <RestartWakeupCounter+0xac>)
 8000ad6:	781b      	ldrb	r3, [r3, #0]
 8000ad8:	2b01      	cmp	r3, #1
 8000ada:	d002      	beq.n	8000ae2 <RestartWakeupCounter+0x36>
      Value -= 1;
 8000adc:	88fb      	ldrh	r3, [r7, #6]
 8000ade:	3b01      	subs	r3, #1
 8000ae0:	80fb      	strh	r3, [r7, #6]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == RESET);
 8000ae2:	bf00      	nop
 8000ae4:	4b1d      	ldr	r3, [pc, #116]	; (8000b5c <RestartWakeupCounter+0xb0>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	68db      	ldr	r3, [r3, #12]
 8000aec:	f003 0304 	and.w	r3, r3, #4
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d0f7      	beq.n	8000ae4 <RestartWakeupCounter+0x38>
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8000af4:	4b19      	ldr	r3, [pc, #100]	; (8000b5c <RestartWakeupCounter+0xb0>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	68db      	ldr	r3, [r3, #12]
 8000afc:	b2da      	uxtb	r2, r3
 8000afe:	4b17      	ldr	r3, [pc, #92]	; (8000b5c <RestartWakeupCounter+0xb0>)
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8000b08:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8000b0a:	4b15      	ldr	r3, [pc, #84]	; (8000b60 <RestartWakeupCounter+0xb4>)
 8000b0c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000b10:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8000b12:	2003      	movs	r0, #3
 8000b14:	f004 ff33 	bl	800597e <HAL_NVIC_ClearPendingIRQ>
    MODIFY_REG(RTC->WUTR, RTC_WUTR_WUT, Value);
 8000b18:	4b12      	ldr	r3, [pc, #72]	; (8000b64 <RestartWakeupCounter+0xb8>)
 8000b1a:	695b      	ldr	r3, [r3, #20]
 8000b1c:	0c1b      	lsrs	r3, r3, #16
 8000b1e:	041b      	lsls	r3, r3, #16
 8000b20:	88fa      	ldrh	r2, [r7, #6]
 8000b22:	4910      	ldr	r1, [pc, #64]	; (8000b64 <RestartWakeupCounter+0xb8>)
 8000b24:	4313      	orrs	r3, r2
 8000b26:	614b      	str	r3, [r1, #20]
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8000b28:	f7ff fd8c 	bl	8000644 <ReadRtcSsrValue>
 8000b2c:	4602      	mov	r2, r0
 8000b2e:	4b09      	ldr	r3, [pc, #36]	; (8000b54 <RestartWakeupCounter+0xa8>)
 8000b30:	601a      	str	r2, [r3, #0]
    __HAL_RTC_WAKEUPTIMER_ENABLE(phrtc);    /**<  Enable the Wakeup Timer */
 8000b32:	4b0a      	ldr	r3, [pc, #40]	; (8000b5c <RestartWakeupCounter+0xb0>)
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	689a      	ldr	r2, [r3, #8]
 8000b3a:	4b08      	ldr	r3, [pc, #32]	; (8000b5c <RestartWakeupCounter+0xb0>)
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000b44:	609a      	str	r2, [r3, #8]
    HW_TS_RTC_CountUpdated_AppNot();
 8000b46:	f3af 8000 	nop.w
  return ;
 8000b4a:	bf00      	nop
}
 8000b4c:	3708      	adds	r7, #8
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	20000208 	.word	0x20000208
 8000b58:	20000330 	.word	0x20000330
 8000b5c:	2000032c 	.word	0x2000032c
 8000b60:	58000800 	.word	0x58000800
 8000b64:	40002800 	.word	0x40002800

08000b68 <RescheduleTimerList>:
 *    2) Setup the wakeuptimer
 * @param  None
 * @retval None
 */
static void RescheduleTimerList(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b084      	sub	sp, #16
 8000b6c:	af00      	add	r7, sp, #0

  /**
   * The wakeuptimer is disabled now to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   */
  if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8000b6e:	4b47      	ldr	r3, [pc, #284]	; (8000c8c <RescheduleTimerList+0x124>)
 8000b70:	689b      	ldr	r3, [r3, #8]
 8000b72:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000b76:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000b7a:	d108      	bne.n	8000b8e <RescheduleTimerList+0x26>
  {
    /**
     * Wait for the flag to be back to 0 when the wakeup timer is enabled
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == SET);
 8000b7c:	bf00      	nop
 8000b7e:	4b44      	ldr	r3, [pc, #272]	; (8000c90 <RescheduleTimerList+0x128>)
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	68db      	ldr	r3, [r3, #12]
 8000b86:	f003 0304 	and.w	r3, r3, #4
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d1f7      	bne.n	8000b7e <RescheduleTimerList+0x16>
  }
  __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);   /**<  Disable the Wakeup Timer */
 8000b8e:	4b40      	ldr	r3, [pc, #256]	; (8000c90 <RescheduleTimerList+0x128>)
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	689a      	ldr	r2, [r3, #8]
 8000b96:	4b3e      	ldr	r3, [pc, #248]	; (8000c90 <RescheduleTimerList+0x128>)
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000ba0:	609a      	str	r2, [r3, #8]

  localTimerID = CurrentRunningTimerID;
 8000ba2:	4b3c      	ldr	r3, [pc, #240]	; (8000c94 <RescheduleTimerList+0x12c>)
 8000ba4:	781b      	ldrb	r3, [r3, #0]
 8000ba6:	73fb      	strb	r3, [r7, #15]

  /**
   * Calculate what will be the value to write in the wakeuptimer
   */
  timecountleft = aTimerContext[localTimerID].CountLeft;
 8000ba8:	7bfa      	ldrb	r2, [r7, #15]
 8000baa:	493b      	ldr	r1, [pc, #236]	; (8000c98 <RescheduleTimerList+0x130>)
 8000bac:	4613      	mov	r3, r2
 8000bae:	005b      	lsls	r3, r3, #1
 8000bb0:	4413      	add	r3, r2
 8000bb2:	00db      	lsls	r3, r3, #3
 8000bb4:	440b      	add	r3, r1
 8000bb6:	3308      	adds	r3, #8
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	60bb      	str	r3, [r7, #8]

  /**
   * Read how much has been counted
   */
  time_elapsed = ReturnTimeElapsed();
 8000bbc:	f7ff ff36 	bl	8000a2c <ReturnTimeElapsed>
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	80fb      	strh	r3, [r7, #6]

  if(timecountleft < time_elapsed )
 8000bc4:	88fb      	ldrh	r3, [r7, #6]
 8000bc6:	68ba      	ldr	r2, [r7, #8]
 8000bc8:	429a      	cmp	r2, r3
 8000bca:	d205      	bcs.n	8000bd8 <RescheduleTimerList+0x70>
  {
    /**
     * There is no tick left to count
     */
    wakeup_timer_value = 0;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	81bb      	strh	r3, [r7, #12]
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8000bd0:	4b32      	ldr	r3, [pc, #200]	; (8000c9c <RescheduleTimerList+0x134>)
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	701a      	strb	r2, [r3, #0]
 8000bd6:	e04d      	b.n	8000c74 <RescheduleTimerList+0x10c>
  }
  else
  {
    if(timecountleft > (time_elapsed + MaxWakeupTimerSetup))
 8000bd8:	88fb      	ldrh	r3, [r7, #6]
 8000bda:	4a31      	ldr	r2, [pc, #196]	; (8000ca0 <RescheduleTimerList+0x138>)
 8000bdc:	8812      	ldrh	r2, [r2, #0]
 8000bde:	b292      	uxth	r2, r2
 8000be0:	4413      	add	r3, r2
 8000be2:	461a      	mov	r2, r3
 8000be4:	68bb      	ldr	r3, [r7, #8]
 8000be6:	4293      	cmp	r3, r2
 8000be8:	d906      	bls.n	8000bf8 <RescheduleTimerList+0x90>
    {
      /**
       * The number of tick left is greater than the Wakeuptimer maximum value
       */
      wakeup_timer_value = MaxWakeupTimerSetup;
 8000bea:	4b2d      	ldr	r3, [pc, #180]	; (8000ca0 <RescheduleTimerList+0x138>)
 8000bec:	881b      	ldrh	r3, [r3, #0]
 8000bee:	81bb      	strh	r3, [r7, #12]

      WakeupTimerLimitation = WakeupTimerValue_Overpassed;
 8000bf0:	4b2a      	ldr	r3, [pc, #168]	; (8000c9c <RescheduleTimerList+0x134>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	701a      	strb	r2, [r3, #0]
 8000bf6:	e03d      	b.n	8000c74 <RescheduleTimerList+0x10c>
    }
    else
    {
      wakeup_timer_value = timecountleft - time_elapsed;
 8000bf8:	68bb      	ldr	r3, [r7, #8]
 8000bfa:	b29a      	uxth	r2, r3
 8000bfc:	88fb      	ldrh	r3, [r7, #6]
 8000bfe:	1ad3      	subs	r3, r2, r3
 8000c00:	81bb      	strh	r3, [r7, #12]
      WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8000c02:	4b26      	ldr	r3, [pc, #152]	; (8000c9c <RescheduleTimerList+0x134>)
 8000c04:	2201      	movs	r2, #1
 8000c06:	701a      	strb	r2, [r3, #0]
  }

  /**
   * update ticks left to be counted for each timer
   */
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8000c08:	e034      	b.n	8000c74 <RescheduleTimerList+0x10c>
  {
    if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 8000c0a:	7bfa      	ldrb	r2, [r7, #15]
 8000c0c:	4922      	ldr	r1, [pc, #136]	; (8000c98 <RescheduleTimerList+0x130>)
 8000c0e:	4613      	mov	r3, r2
 8000c10:	005b      	lsls	r3, r3, #1
 8000c12:	4413      	add	r3, r2
 8000c14:	00db      	lsls	r3, r3, #3
 8000c16:	440b      	add	r3, r1
 8000c18:	3308      	adds	r3, #8
 8000c1a:	681a      	ldr	r2, [r3, #0]
 8000c1c:	88fb      	ldrh	r3, [r7, #6]
 8000c1e:	429a      	cmp	r2, r3
 8000c20:	d20a      	bcs.n	8000c38 <RescheduleTimerList+0xd0>
    {
      aTimerContext[localTimerID].CountLeft = 0;
 8000c22:	7bfa      	ldrb	r2, [r7, #15]
 8000c24:	491c      	ldr	r1, [pc, #112]	; (8000c98 <RescheduleTimerList+0x130>)
 8000c26:	4613      	mov	r3, r2
 8000c28:	005b      	lsls	r3, r3, #1
 8000c2a:	4413      	add	r3, r2
 8000c2c:	00db      	lsls	r3, r3, #3
 8000c2e:	440b      	add	r3, r1
 8000c30:	3308      	adds	r3, #8
 8000c32:	2200      	movs	r2, #0
 8000c34:	601a      	str	r2, [r3, #0]
 8000c36:	e013      	b.n	8000c60 <RescheduleTimerList+0xf8>
    }
    else
    {
      aTimerContext[localTimerID].CountLeft -= time_elapsed;
 8000c38:	7bfa      	ldrb	r2, [r7, #15]
 8000c3a:	4917      	ldr	r1, [pc, #92]	; (8000c98 <RescheduleTimerList+0x130>)
 8000c3c:	4613      	mov	r3, r2
 8000c3e:	005b      	lsls	r3, r3, #1
 8000c40:	4413      	add	r3, r2
 8000c42:	00db      	lsls	r3, r3, #3
 8000c44:	440b      	add	r3, r1
 8000c46:	3308      	adds	r3, #8
 8000c48:	6819      	ldr	r1, [r3, #0]
 8000c4a:	88fb      	ldrh	r3, [r7, #6]
 8000c4c:	7bfa      	ldrb	r2, [r7, #15]
 8000c4e:	1ac9      	subs	r1, r1, r3
 8000c50:	4811      	ldr	r0, [pc, #68]	; (8000c98 <RescheduleTimerList+0x130>)
 8000c52:	4613      	mov	r3, r2
 8000c54:	005b      	lsls	r3, r3, #1
 8000c56:	4413      	add	r3, r2
 8000c58:	00db      	lsls	r3, r3, #3
 8000c5a:	4403      	add	r3, r0
 8000c5c:	3308      	adds	r3, #8
 8000c5e:	6019      	str	r1, [r3, #0]
    }
    localTimerID = aTimerContext[localTimerID].NextID;
 8000c60:	7bfa      	ldrb	r2, [r7, #15]
 8000c62:	490d      	ldr	r1, [pc, #52]	; (8000c98 <RescheduleTimerList+0x130>)
 8000c64:	4613      	mov	r3, r2
 8000c66:	005b      	lsls	r3, r3, #1
 8000c68:	4413      	add	r3, r2
 8000c6a:	00db      	lsls	r3, r3, #3
 8000c6c:	440b      	add	r3, r1
 8000c6e:	3315      	adds	r3, #21
 8000c70:	781b      	ldrb	r3, [r3, #0]
 8000c72:	73fb      	strb	r3, [r7, #15]
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8000c74:	7bfb      	ldrb	r3, [r7, #15]
 8000c76:	2b06      	cmp	r3, #6
 8000c78:	d1c7      	bne.n	8000c0a <RescheduleTimerList+0xa2>
  }

  /**
   * Write next count
   */
  RestartWakeupCounter(wakeup_timer_value);
 8000c7a:	89bb      	ldrh	r3, [r7, #12]
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f7ff ff15 	bl	8000aac <RestartWakeupCounter>

  return ;
 8000c82:	bf00      	nop
}
 8000c84:	3710      	adds	r7, #16
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	40002800 	.word	0x40002800
 8000c90:	2000032c 	.word	0x2000032c
 8000c94:	20000204 	.word	0x20000204
 8000c98:	20000174 	.word	0x20000174
 8000c9c:	2000020c 	.word	0x2000020c
 8000ca0:	20000334 	.word	0x20000334

08000ca4 <HW_TS_RTC_Wakeup_Handler>:
 * In order to ease maintainability, the unlock is done at the top and the lock at then end
 * in case some new implementation is coming in the future
 */

void HW_TS_RTC_Wakeup_Handler(void)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b08a      	sub	sp, #40	; 0x28
 8000ca8:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8000caa:	f3ef 8310 	mrs	r3, PRIMASK
 8000cae:	617b      	str	r3, [r7, #20]
  return(result);
 8000cb0:	697b      	ldr	r3, [r7, #20]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8000cb2:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 8000cb4:	b672      	cpsid	i
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

/* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 8000cb6:	4b5e      	ldr	r3, [pc, #376]	; (8000e30 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	22ca      	movs	r2, #202	; 0xca
 8000cbe:	625a      	str	r2, [r3, #36]	; 0x24
 8000cc0:	4b5b      	ldr	r3, [pc, #364]	; (8000e30 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	2253      	movs	r2, #83	; 0x53
 8000cc8:	625a      	str	r2, [r3, #36]	; 0x24
  /**
   * Disable the Wakeup Timer
   * This may speed up a bit the processing to wait the timer to be disabled
   * The timer is still counting 2 RTCCLK
   */
  __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);
 8000cca:	4b59      	ldr	r3, [pc, #356]	; (8000e30 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	689a      	ldr	r2, [r3, #8]
 8000cd2:	4b57      	ldr	r3, [pc, #348]	; (8000e30 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000cdc:	609a      	str	r2, [r3, #8]

  local_current_running_timer_id = CurrentRunningTimerID;
 8000cde:	4b55      	ldr	r3, [pc, #340]	; (8000e34 <HW_TS_RTC_Wakeup_Handler+0x190>)
 8000ce0:	781b      	ldrb	r3, [r3, #0]
 8000ce2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  if(aTimerContext[local_current_running_timer_id].TimerIDStatus == TimerID_Running)
 8000ce6:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8000cea:	4953      	ldr	r1, [pc, #332]	; (8000e38 <HW_TS_RTC_Wakeup_Handler+0x194>)
 8000cec:	4613      	mov	r3, r2
 8000cee:	005b      	lsls	r3, r3, #1
 8000cf0:	4413      	add	r3, r2
 8000cf2:	00db      	lsls	r3, r3, #3
 8000cf4:	440b      	add	r3, r1
 8000cf6:	330c      	adds	r3, #12
 8000cf8:	781b      	ldrb	r3, [r3, #0]
 8000cfa:	b2db      	uxtb	r3, r3
 8000cfc:	2b02      	cmp	r3, #2
 8000cfe:	d170      	bne.n	8000de2 <HW_TS_RTC_Wakeup_Handler+0x13e>
  {
    ptimer_callback = aTimerContext[local_current_running_timer_id].pTimerCallBack;
 8000d00:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8000d04:	494c      	ldr	r1, [pc, #304]	; (8000e38 <HW_TS_RTC_Wakeup_Handler+0x194>)
 8000d06:	4613      	mov	r3, r2
 8000d08:	005b      	lsls	r3, r3, #1
 8000d0a:	4413      	add	r3, r2
 8000d0c:	00db      	lsls	r3, r3, #3
 8000d0e:	440b      	add	r3, r1
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	61fb      	str	r3, [r7, #28]
    timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID;
 8000d14:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8000d18:	4947      	ldr	r1, [pc, #284]	; (8000e38 <HW_TS_RTC_Wakeup_Handler+0x194>)
 8000d1a:	4613      	mov	r3, r2
 8000d1c:	005b      	lsls	r3, r3, #1
 8000d1e:	4413      	add	r3, r2
 8000d20:	00db      	lsls	r3, r3, #3
 8000d22:	440b      	add	r3, r1
 8000d24:	3310      	adds	r3, #16
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	61bb      	str	r3, [r7, #24]
     * However, due to the inaccuracy of the reading of the time elapsed, it may return there is 1 tick
     * to be left whereas the count is over
     * A more secure implementation has been done with a flag to state whereas the full count has been written
     * in the wakeuptimer or not
     */
    if(WakeupTimerLimitation != WakeupTimerValue_Overpassed)
 8000d2a:	4b44      	ldr	r3, [pc, #272]	; (8000e3c <HW_TS_RTC_Wakeup_Handler+0x198>)
 8000d2c:	781b      	ldrb	r3, [r3, #0]
 8000d2e:	b2db      	uxtb	r3, r3
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d04e      	beq.n	8000dd2 <HW_TS_RTC_Wakeup_Handler+0x12e>
    {
      if(aTimerContext[local_current_running_timer_id].TimerMode == hw_ts_Repeated)
 8000d34:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8000d38:	493f      	ldr	r1, [pc, #252]	; (8000e38 <HW_TS_RTC_Wakeup_Handler+0x194>)
 8000d3a:	4613      	mov	r3, r2
 8000d3c:	005b      	lsls	r3, r3, #1
 8000d3e:	4413      	add	r3, r2
 8000d40:	00db      	lsls	r3, r3, #3
 8000d42:	440b      	add	r3, r1
 8000d44:	330d      	adds	r3, #13
 8000d46:	781b      	ldrb	r3, [r3, #0]
 8000d48:	b2db      	uxtb	r3, r3
 8000d4a:	2b01      	cmp	r3, #1
 8000d4c:	d125      	bne.n	8000d9a <HW_TS_RTC_Wakeup_Handler+0xf6>
      {
        UnlinkTimer(local_current_running_timer_id, SSR_Read_Not_Requested);
 8000d4e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000d52:	2101      	movs	r1, #1
 8000d54:	4618      	mov	r0, r3
 8000d56:	f7ff fde5 	bl	8000924 <UnlinkTimer>
 8000d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d5c:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000d5e:	693b      	ldr	r3, [r7, #16]
 8000d60:	f383 8810 	msr	PRIMASK, r3
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Start(local_current_running_timer_id, aTimerContext[local_current_running_timer_id].CounterInit);
 8000d64:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8000d68:	4933      	ldr	r1, [pc, #204]	; (8000e38 <HW_TS_RTC_Wakeup_Handler+0x194>)
 8000d6a:	4613      	mov	r3, r2
 8000d6c:	005b      	lsls	r3, r3, #1
 8000d6e:	4413      	add	r3, r2
 8000d70:	00db      	lsls	r3, r3, #3
 8000d72:	440b      	add	r3, r1
 8000d74:	3304      	adds	r3, #4
 8000d76:	681a      	ldr	r2, [r3, #0]
 8000d78:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000d7c:	4611      	mov	r1, r2
 8000d7e:	4618      	mov	r0, r3
 8000d80:	f000 fa40 	bl	8001204 <HW_TS_Start>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 8000d84:	4b2a      	ldr	r3, [pc, #168]	; (8000e30 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	22ca      	movs	r2, #202	; 0xca
 8000d8c:	625a      	str	r2, [r3, #36]	; 0x24
 8000d8e:	4b28      	ldr	r3, [pc, #160]	; (8000e30 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	2253      	movs	r2, #83	; 0x53
 8000d96:	625a      	str	r2, [r3, #36]	; 0x24
 8000d98:	e013      	b.n	8000dc2 <HW_TS_RTC_Wakeup_Handler+0x11e>
 8000d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d9c:	60fb      	str	r3, [r7, #12]
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	f383 8810 	msr	PRIMASK, r3
      else
      {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Stop(local_current_running_timer_id);
 8000da4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000da8:	4618      	mov	r0, r3
 8000daa:	f000 f9a1 	bl	80010f0 <HW_TS_Stop>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 8000dae:	4b20      	ldr	r3, [pc, #128]	; (8000e30 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	22ca      	movs	r2, #202	; 0xca
 8000db6:	625a      	str	r2, [r3, #36]	; 0x24
 8000db8:	4b1d      	ldr	r3, [pc, #116]	; (8000e30 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	2253      	movs	r2, #83	; 0x53
 8000dc0:	625a      	str	r2, [r3, #36]	; 0x24
        }

      HW_TS_RTC_Int_AppNot(timer_process_id, local_current_running_timer_id, ptimer_callback);
 8000dc2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000dc6:	69fa      	ldr	r2, [r7, #28]
 8000dc8:	4619      	mov	r1, r3
 8000dca:	69b8      	ldr	r0, [r7, #24]
 8000dcc:	f000 faa0 	bl	8001310 <HW_TS_RTC_Int_AppNot>
 8000dd0:	e024      	b.n	8000e1c <HW_TS_RTC_Wakeup_Handler+0x178>
    }
    else
    {
      RescheduleTimerList();
 8000dd2:	f7ff fec9 	bl	8000b68 <RescheduleTimerList>
 8000dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dd8:	60bb      	str	r3, [r7, #8]
 8000dda:	68bb      	ldr	r3, [r7, #8]
 8000ddc:	f383 8810 	msr	PRIMASK, r3
 8000de0:	e01c      	b.n	8000e1c <HW_TS_RTC_Wakeup_Handler+0x178>
    /**
     * We should never end up in this case
     * However, if due to any bug in the timer server this is the case, the mistake may not impact the user.
     * We could just clean the interrupt flag and get out from this unexpected interrupt
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == RESET);
 8000de2:	bf00      	nop
 8000de4:	4b12      	ldr	r3, [pc, #72]	; (8000e30 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	68db      	ldr	r3, [r3, #12]
 8000dec:	f003 0304 	and.w	r3, r3, #4
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d0f7      	beq.n	8000de4 <HW_TS_RTC_Wakeup_Handler+0x140>
     * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
     * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
     * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
     * due to the autoreload feature
     */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8000df4:	4b0e      	ldr	r3, [pc, #56]	; (8000e30 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	68db      	ldr	r3, [r3, #12]
 8000dfc:	b2da      	uxtb	r2, r3
 8000dfe:	4b0c      	ldr	r3, [pc, #48]	; (8000e30 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8000e08:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8000e0a:	4b0d      	ldr	r3, [pc, #52]	; (8000e40 <HW_TS_RTC_Wakeup_Handler+0x19c>)
 8000e0c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000e10:	60da      	str	r2, [r3, #12]
 8000e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e14:	607b      	str	r3, [r7, #4]
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	f383 8810 	msr	PRIMASK, r3
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 8000e1c:	4b04      	ldr	r3, [pc, #16]	; (8000e30 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	22ff      	movs	r2, #255	; 0xff
 8000e24:	625a      	str	r2, [r3, #36]	; 0x24

  return;
 8000e26:	bf00      	nop
}
 8000e28:	3728      	adds	r7, #40	; 0x28
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	2000032c 	.word	0x2000032c
 8000e34:	20000204 	.word	0x20000204
 8000e38:	20000174 	.word	0x20000174
 8000e3c:	2000020c 	.word	0x2000020c
 8000e40:	58000800 	.word	0x58000800

08000e44 <HW_TS_Init>:

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *hrtc)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b086      	sub	sp, #24
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	6039      	str	r1, [r7, #0]
 8000e4e:	71fb      	strb	r3, [r7, #7]
  uint32_t localmaxwakeuptimersetup;

  /**
   * Get RTC handler
   */
  phrtc = hrtc;
 8000e50:	4a61      	ldr	r2, [pc, #388]	; (8000fd8 <HW_TS_Init+0x194>)
 8000e52:	683b      	ldr	r3, [r7, #0]
 8000e54:	6013      	str	r3, [r2, #0]

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 8000e56:	4b60      	ldr	r3, [pc, #384]	; (8000fd8 <HW_TS_Init+0x194>)
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	22ca      	movs	r2, #202	; 0xca
 8000e5e:	625a      	str	r2, [r3, #36]	; 0x24
 8000e60:	4b5d      	ldr	r3, [pc, #372]	; (8000fd8 <HW_TS_Init+0x194>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	2253      	movs	r2, #83	; 0x53
 8000e68:	625a      	str	r2, [r3, #36]	; 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8000e6a:	4b5c      	ldr	r3, [pc, #368]	; (8000fdc <HW_TS_Init+0x198>)
 8000e6c:	689b      	ldr	r3, [r3, #8]
 8000e6e:	4a5b      	ldr	r2, [pc, #364]	; (8000fdc <HW_TS_Init+0x198>)
 8000e70:	f043 0320 	orr.w	r3, r3, #32
 8000e74:	6093      	str	r3, [r2, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 8000e76:	4b59      	ldr	r3, [pc, #356]	; (8000fdc <HW_TS_Init+0x198>)
 8000e78:	689b      	ldr	r3, [r3, #8]
 8000e7a:	b2db      	uxtb	r3, r3
 8000e7c:	f003 0307 	and.w	r3, r3, #7
 8000e80:	b2db      	uxtb	r3, r3
 8000e82:	f1c3 0304 	rsb	r3, r3, #4
 8000e86:	b2da      	uxtb	r2, r3
 8000e88:	4b55      	ldr	r3, [pc, #340]	; (8000fe0 <HW_TS_Init+0x19c>)
 8000e8a:	701a      	strb	r2, [r3, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 8000e8c:	4b53      	ldr	r3, [pc, #332]	; (8000fdc <HW_TS_Init+0x198>)
 8000e8e:	691b      	ldr	r3, [r3, #16]
 8000e90:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8000e94:	f44f 02fe 	mov.w	r2, #8323072	; 0x7f0000
 8000e98:	60fa      	str	r2, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e9a:	68fa      	ldr	r2, [r7, #12]
 8000e9c:	fa92 f2a2 	rbit	r2, r2
 8000ea0:	60ba      	str	r2, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000ea2:	68ba      	ldr	r2, [r7, #8]
 8000ea4:	fab2 f282 	clz	r2, r2
 8000ea8:	b2d2      	uxtb	r2, r2
 8000eaa:	40d3      	lsrs	r3, r2
 8000eac:	b2db      	uxtb	r3, r3
 8000eae:	3301      	adds	r3, #1
 8000eb0:	b2da      	uxtb	r2, r3
 8000eb2:	4b4c      	ldr	r3, [pc, #304]	; (8000fe4 <HW_TS_Init+0x1a0>)
 8000eb4:	701a      	strb	r2, [r3, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 8000eb6:	4b49      	ldr	r3, [pc, #292]	; (8000fdc <HW_TS_Init+0x198>)
 8000eb8:	691b      	ldr	r3, [r3, #16]
 8000eba:	b29b      	uxth	r3, r3
 8000ebc:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000ec0:	b29b      	uxth	r3, r3
 8000ec2:	3301      	adds	r3, #1
 8000ec4:	b29a      	uxth	r2, r3
 8000ec6:	4b48      	ldr	r3, [pc, #288]	; (8000fe8 <HW_TS_Init+0x1a4>)
 8000ec8:	801a      	strh	r2, [r3, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 8000eca:	4b47      	ldr	r3, [pc, #284]	; (8000fe8 <HW_TS_Init+0x1a4>)
 8000ecc:	881b      	ldrh	r3, [r3, #0]
 8000ece:	3b01      	subs	r3, #1
 8000ed0:	4a44      	ldr	r2, [pc, #272]	; (8000fe4 <HW_TS_Init+0x1a0>)
 8000ed2:	7812      	ldrb	r2, [r2, #0]
 8000ed4:	fb02 f303 	mul.w	r3, r2, r3
 8000ed8:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8000edc:	4a40      	ldr	r2, [pc, #256]	; (8000fe0 <HW_TS_Init+0x19c>)
 8000ede:	7812      	ldrb	r2, [r2, #0]
 8000ee0:	40d3      	lsrs	r3, r2
 8000ee2:	613b      	str	r3, [r7, #16]

  if(localmaxwakeuptimersetup >= 0xFFFF)
 8000ee4:	693b      	ldr	r3, [r7, #16]
 8000ee6:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8000eea:	4293      	cmp	r3, r2
 8000eec:	d904      	bls.n	8000ef8 <HW_TS_Init+0xb4>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 8000eee:	4b3f      	ldr	r3, [pc, #252]	; (8000fec <HW_TS_Init+0x1a8>)
 8000ef0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000ef4:	801a      	strh	r2, [r3, #0]
 8000ef6:	e003      	b.n	8000f00 <HW_TS_Init+0xbc>
  }
  else
  {
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 8000ef8:	693b      	ldr	r3, [r7, #16]
 8000efa:	b29a      	uxth	r2, r3
 8000efc:	4b3b      	ldr	r3, [pc, #236]	; (8000fec <HW_TS_Init+0x1a8>)
 8000efe:	801a      	strh	r2, [r3, #0]
  }

  /**
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8000f00:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8000f04:	f7ff fb8c 	bl	8000620 <LL_EXTI_EnableRisingTrig_0_31>
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8000f08:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8000f0c:	f7ff fb74 	bl	80005f8 <LL_EXTI_EnableIT_0_31>

  if(TimerInitMode == hw_ts_InitMode_Full)
 8000f10:	79fb      	ldrb	r3, [r7, #7]
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d143      	bne.n	8000f9e <HW_TS_Init+0x15a>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8000f16:	4b36      	ldr	r3, [pc, #216]	; (8000ff0 <HW_TS_Init+0x1ac>)
 8000f18:	2201      	movs	r2, #1
 8000f1a:	701a      	strb	r2, [r3, #0]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8000f1c:	4b35      	ldr	r3, [pc, #212]	; (8000ff4 <HW_TS_Init+0x1b0>)
 8000f1e:	f04f 32ff 	mov.w	r2, #4294967295
 8000f22:	601a      	str	r2, [r3, #0]

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8000f24:	2300      	movs	r3, #0
 8000f26:	75fb      	strb	r3, [r7, #23]
 8000f28:	e00c      	b.n	8000f44 <HW_TS_Init+0x100>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 8000f2a:	7dfa      	ldrb	r2, [r7, #23]
 8000f2c:	4932      	ldr	r1, [pc, #200]	; (8000ff8 <HW_TS_Init+0x1b4>)
 8000f2e:	4613      	mov	r3, r2
 8000f30:	005b      	lsls	r3, r3, #1
 8000f32:	4413      	add	r3, r2
 8000f34:	00db      	lsls	r3, r3, #3
 8000f36:	440b      	add	r3, r1
 8000f38:	330c      	adds	r3, #12
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	701a      	strb	r2, [r3, #0]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8000f3e:	7dfb      	ldrb	r3, [r7, #23]
 8000f40:	3301      	adds	r3, #1
 8000f42:	75fb      	strb	r3, [r7, #23]
 8000f44:	7dfb      	ldrb	r3, [r7, #23]
 8000f46:	2b05      	cmp	r3, #5
 8000f48:	d9ef      	bls.n	8000f2a <HW_TS_Init+0xe6>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 8000f4a:	4b2c      	ldr	r3, [pc, #176]	; (8000ffc <HW_TS_Init+0x1b8>)
 8000f4c:	2206      	movs	r2, #6
 8000f4e:	701a      	strb	r2, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);                       /**<  Disable the Wakeup Timer */
 8000f50:	4b21      	ldr	r3, [pc, #132]	; (8000fd8 <HW_TS_Init+0x194>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	689a      	ldr	r2, [r3, #8]
 8000f58:	4b1f      	ldr	r3, [pc, #124]	; (8000fd8 <HW_TS_Init+0x194>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000f62:	609a      	str	r2, [r3, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 8000f64:	4b1c      	ldr	r3, [pc, #112]	; (8000fd8 <HW_TS_Init+0x194>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	68db      	ldr	r3, [r3, #12]
 8000f6c:	b2da      	uxtb	r2, r3
 8000f6e:	4b1a      	ldr	r3, [pc, #104]	; (8000fd8 <HW_TS_Init+0x194>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8000f78:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 8000f7a:	4b21      	ldr	r3, [pc, #132]	; (8001000 <HW_TS_Init+0x1bc>)
 8000f7c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000f80:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 8000f82:	2003      	movs	r0, #3
 8000f84:	f004 fcfb 	bl	800597e <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(phrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 8000f88:	4b13      	ldr	r3, [pc, #76]	; (8000fd8 <HW_TS_Init+0x194>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	689a      	ldr	r2, [r3, #8]
 8000f90:	4b11      	ldr	r3, [pc, #68]	; (8000fd8 <HW_TS_Init+0x194>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000f9a:	609a      	str	r2, [r3, #8]
 8000f9c:	e00a      	b.n	8000fb4 <HW_TS_Init+0x170>
  }
  else
  {
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTF) != RESET)
 8000f9e:	4b0e      	ldr	r3, [pc, #56]	; (8000fd8 <HW_TS_Init+0x194>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	68db      	ldr	r3, [r3, #12]
 8000fa6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d002      	beq.n	8000fb4 <HW_TS_Init+0x170>
    {
      /**
       * Simulate that the Timer expired
       */
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8000fae:	2003      	movs	r0, #3
 8000fb0:	f004 fcd7 	bl	8005962 <HAL_NVIC_SetPendingIRQ>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 8000fb4:	4b08      	ldr	r3, [pc, #32]	; (8000fd8 <HW_TS_Init+0x194>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	22ff      	movs	r2, #255	; 0xff
 8000fbc:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	2103      	movs	r1, #3
 8000fc2:	2003      	movs	r0, #3
 8000fc4:	f004 fc8b 	bl	80058de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8000fc8:	2003      	movs	r0, #3
 8000fca:	f004 fca2 	bl	8005912 <HAL_NVIC_EnableIRQ>

  return;
 8000fce:	bf00      	nop
}
 8000fd0:	3718      	adds	r7, #24
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	2000032c 	.word	0x2000032c
 8000fdc:	40002800 	.word	0x40002800
 8000fe0:	20000330 	.word	0x20000330
 8000fe4:	20000331 	.word	0x20000331
 8000fe8:	20000332 	.word	0x20000332
 8000fec:	20000334 	.word	0x20000334
 8000ff0:	2000020c 	.word	0x2000020c
 8000ff4:	20000208 	.word	0x20000208
 8000ff8:	20000174 	.word	0x20000174
 8000ffc:	20000204 	.word	0x20000204
 8001000:	58000800 	.word	0x58000800

08001004 <HW_TS_Create>:

HW_TS_ReturnStatus_t HW_TS_Create(uint32_t TimerProcessID, uint8_t *pTimerId, HW_TS_Mode_t TimerMode, HW_TS_pTimerCb_t pftimeout_handler)
{
 8001004:	b480      	push	{r7}
 8001006:	b08b      	sub	sp, #44	; 0x2c
 8001008:	af00      	add	r7, sp, #0
 800100a:	60f8      	str	r0, [r7, #12]
 800100c:	60b9      	str	r1, [r7, #8]
 800100e:	603b      	str	r3, [r7, #0]
 8001010:	4613      	mov	r3, r2
 8001012:	71fb      	strb	r3, [r7, #7]
  HW_TS_ReturnStatus_t localreturnstatus;
  uint8_t loop = 0;
 8001014:	2300      	movs	r3, #0
 8001016:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800101a:	f3ef 8310 	mrs	r3, PRIMASK
 800101e:	61fb      	str	r3, [r7, #28]
  return(result);
 8001020:	69fb      	ldr	r3, [r7, #28]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8001022:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8001024:	b672      	cpsid	i
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 8001026:	e004      	b.n	8001032 <HW_TS_Create+0x2e>
  {
    loop++;
 8001028:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800102c:	3301      	adds	r3, #1
 800102e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 8001032:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001036:	2b05      	cmp	r3, #5
 8001038:	d80c      	bhi.n	8001054 <HW_TS_Create+0x50>
 800103a:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800103e:	492b      	ldr	r1, [pc, #172]	; (80010ec <HW_TS_Create+0xe8>)
 8001040:	4613      	mov	r3, r2
 8001042:	005b      	lsls	r3, r3, #1
 8001044:	4413      	add	r3, r2
 8001046:	00db      	lsls	r3, r3, #3
 8001048:	440b      	add	r3, r1
 800104a:	330c      	adds	r3, #12
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	b2db      	uxtb	r3, r3
 8001050:	2b00      	cmp	r3, #0
 8001052:	d1e9      	bne.n	8001028 <HW_TS_Create+0x24>
  }

  if(loop != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001054:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001058:	2b06      	cmp	r3, #6
 800105a:	d037      	beq.n	80010cc <HW_TS_Create+0xc8>
  {
    aTimerContext[loop].TimerIDStatus = TimerID_Created;
 800105c:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8001060:	4922      	ldr	r1, [pc, #136]	; (80010ec <HW_TS_Create+0xe8>)
 8001062:	4613      	mov	r3, r2
 8001064:	005b      	lsls	r3, r3, #1
 8001066:	4413      	add	r3, r2
 8001068:	00db      	lsls	r3, r3, #3
 800106a:	440b      	add	r3, r1
 800106c:	330c      	adds	r3, #12
 800106e:	2201      	movs	r2, #1
 8001070:	701a      	strb	r2, [r3, #0]
 8001072:	6a3b      	ldr	r3, [r7, #32]
 8001074:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001076:	69bb      	ldr	r3, [r7, #24]
 8001078:	f383 8810 	msr	PRIMASK, r3

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    aTimerContext[loop].TimerProcessID = TimerProcessID;
 800107c:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8001080:	491a      	ldr	r1, [pc, #104]	; (80010ec <HW_TS_Create+0xe8>)
 8001082:	4613      	mov	r3, r2
 8001084:	005b      	lsls	r3, r3, #1
 8001086:	4413      	add	r3, r2
 8001088:	00db      	lsls	r3, r3, #3
 800108a:	440b      	add	r3, r1
 800108c:	3310      	adds	r3, #16
 800108e:	68fa      	ldr	r2, [r7, #12]
 8001090:	601a      	str	r2, [r3, #0]
    aTimerContext[loop].TimerMode = TimerMode;
 8001092:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8001096:	4915      	ldr	r1, [pc, #84]	; (80010ec <HW_TS_Create+0xe8>)
 8001098:	4613      	mov	r3, r2
 800109a:	005b      	lsls	r3, r3, #1
 800109c:	4413      	add	r3, r2
 800109e:	00db      	lsls	r3, r3, #3
 80010a0:	440b      	add	r3, r1
 80010a2:	330d      	adds	r3, #13
 80010a4:	79fa      	ldrb	r2, [r7, #7]
 80010a6:	701a      	strb	r2, [r3, #0]
    aTimerContext[loop].pTimerCallBack = pftimeout_handler;
 80010a8:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80010ac:	490f      	ldr	r1, [pc, #60]	; (80010ec <HW_TS_Create+0xe8>)
 80010ae:	4613      	mov	r3, r2
 80010b0:	005b      	lsls	r3, r3, #1
 80010b2:	4413      	add	r3, r2
 80010b4:	00db      	lsls	r3, r3, #3
 80010b6:	440b      	add	r3, r1
 80010b8:	683a      	ldr	r2, [r7, #0]
 80010ba:	601a      	str	r2, [r3, #0]
    *pTimerId = loop;
 80010bc:	68bb      	ldr	r3, [r7, #8]
 80010be:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80010c2:	701a      	strb	r2, [r3, #0]

    localreturnstatus = hw_ts_Successful;
 80010c4:	2300      	movs	r3, #0
 80010c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80010ca:	e007      	b.n	80010dc <HW_TS_Create+0xd8>
 80010cc:	6a3b      	ldr	r3, [r7, #32]
 80010ce:	617b      	str	r3, [r7, #20]
 80010d0:	697b      	ldr	r3, [r7, #20]
 80010d2:	f383 8810 	msr	PRIMASK, r3
  {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    localreturnstatus = hw_ts_Failed;
 80010d6:	2301      	movs	r3, #1
 80010d8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  return(localreturnstatus);
 80010dc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80010e0:	4618      	mov	r0, r3
 80010e2:	372c      	adds	r7, #44	; 0x2c
 80010e4:	46bd      	mov	sp, r7
 80010e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ea:	4770      	bx	lr
 80010ec:	20000174 	.word	0x20000174

080010f0 <HW_TS_Stop>:

  return;
}

void HW_TS_Stop(uint8_t timer_id)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b086      	sub	sp, #24
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	4603      	mov	r3, r0
 80010f8:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80010fa:	f3ef 8310 	mrs	r3, PRIMASK
 80010fe:	60fb      	str	r3, [r7, #12]
  return(result);
 8001100:	68fb      	ldr	r3, [r7, #12]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8001102:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8001104:	b672      	cpsid	i
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 8001106:	2003      	movs	r0, #3
 8001108:	f004 fc11 	bl	800592e <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 800110c:	4b37      	ldr	r3, [pc, #220]	; (80011ec <HW_TS_Stop+0xfc>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	22ca      	movs	r2, #202	; 0xca
 8001114:	625a      	str	r2, [r3, #36]	; 0x24
 8001116:	4b35      	ldr	r3, [pc, #212]	; (80011ec <HW_TS_Stop+0xfc>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	2253      	movs	r2, #83	; 0x53
 800111e:	625a      	str	r2, [r3, #36]	; 0x24

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8001120:	79fa      	ldrb	r2, [r7, #7]
 8001122:	4933      	ldr	r1, [pc, #204]	; (80011f0 <HW_TS_Stop+0x100>)
 8001124:	4613      	mov	r3, r2
 8001126:	005b      	lsls	r3, r3, #1
 8001128:	4413      	add	r3, r2
 800112a:	00db      	lsls	r3, r3, #3
 800112c:	440b      	add	r3, r1
 800112e:	330c      	adds	r3, #12
 8001130:	781b      	ldrb	r3, [r3, #0]
 8001132:	b2db      	uxtb	r3, r3
 8001134:	2b02      	cmp	r3, #2
 8001136:	d148      	bne.n	80011ca <HW_TS_Stop+0xda>
  {
    UnlinkTimer(timer_id, SSR_Read_Requested);
 8001138:	79fb      	ldrb	r3, [r7, #7]
 800113a:	2100      	movs	r1, #0
 800113c:	4618      	mov	r0, r3
 800113e:	f7ff fbf1 	bl	8000924 <UnlinkTimer>
    localcurrentrunningtimerid = CurrentRunningTimerID;
 8001142:	4b2c      	ldr	r3, [pc, #176]	; (80011f4 <HW_TS_Stop+0x104>)
 8001144:	781b      	ldrb	r3, [r3, #0]
 8001146:	74fb      	strb	r3, [r7, #19]

    if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001148:	7cfb      	ldrb	r3, [r7, #19]
 800114a:	2b06      	cmp	r3, #6
 800114c:	d135      	bne.n	80011ba <HW_TS_Stop+0xca>
       */

      /**
       * Disable the timer
       */
      if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 800114e:	4b2a      	ldr	r3, [pc, #168]	; (80011f8 <HW_TS_Stop+0x108>)
 8001150:	689b      	ldr	r3, [r3, #8]
 8001152:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001156:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800115a:	d108      	bne.n	800116e <HW_TS_Stop+0x7e>
      {
        /**
         * Wait for the flag to be back to 0 when the wakeup timer is enabled
         */
        while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == SET);
 800115c:	bf00      	nop
 800115e:	4b23      	ldr	r3, [pc, #140]	; (80011ec <HW_TS_Stop+0xfc>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	68db      	ldr	r3, [r3, #12]
 8001166:	f003 0304 	and.w	r3, r3, #4
 800116a:	2b00      	cmp	r3, #0
 800116c:	d1f7      	bne.n	800115e <HW_TS_Stop+0x6e>
      }
      __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);   /**<  Disable the Wakeup Timer */
 800116e:	4b1f      	ldr	r3, [pc, #124]	; (80011ec <HW_TS_Stop+0xfc>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	689a      	ldr	r2, [r3, #8]
 8001176:	4b1d      	ldr	r3, [pc, #116]	; (80011ec <HW_TS_Stop+0xfc>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001180:	609a      	str	r2, [r3, #8]

      while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == RESET);
 8001182:	bf00      	nop
 8001184:	4b19      	ldr	r3, [pc, #100]	; (80011ec <HW_TS_Stop+0xfc>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	68db      	ldr	r3, [r3, #12]
 800118c:	f003 0304 	and.w	r3, r3, #4
 8001190:	2b00      	cmp	r3, #0
 8001192:	d0f7      	beq.n	8001184 <HW_TS_Stop+0x94>
       * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
       * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
       * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
       * due to the autoreload feature
       */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8001194:	4b15      	ldr	r3, [pc, #84]	; (80011ec <HW_TS_Stop+0xfc>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	68db      	ldr	r3, [r3, #12]
 800119c:	b2da      	uxtb	r2, r3
 800119e:	4b13      	ldr	r3, [pc, #76]	; (80011ec <HW_TS_Stop+0xfc>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	f462 6290 	orn	r2, r2, #1152	; 0x480
 80011a8:	60da      	str	r2, [r3, #12]
      __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 80011aa:	4b14      	ldr	r3, [pc, #80]	; (80011fc <HW_TS_Stop+0x10c>)
 80011ac:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80011b0:	60da      	str	r2, [r3, #12]
      HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 80011b2:	2003      	movs	r0, #3
 80011b4:	f004 fbe3 	bl	800597e <HAL_NVIC_ClearPendingIRQ>
 80011b8:	e007      	b.n	80011ca <HW_TS_Stop+0xda>
    }
    else if(PreviousRunningTimerID != localcurrentrunningtimerid)
 80011ba:	4b11      	ldr	r3, [pc, #68]	; (8001200 <HW_TS_Stop+0x110>)
 80011bc:	781b      	ldrb	r3, [r3, #0]
 80011be:	b2db      	uxtb	r3, r3
 80011c0:	7cfa      	ldrb	r2, [r7, #19]
 80011c2:	429a      	cmp	r2, r3
 80011c4:	d001      	beq.n	80011ca <HW_TS_Stop+0xda>
    {
      RescheduleTimerList();
 80011c6:	f7ff fccf 	bl	8000b68 <RescheduleTimerList>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 80011ca:	4b08      	ldr	r3, [pc, #32]	; (80011ec <HW_TS_Stop+0xfc>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	22ff      	movs	r2, #255	; 0xff
 80011d2:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 80011d4:	2003      	movs	r0, #3
 80011d6:	f004 fb9c 	bl	8005912 <HAL_NVIC_EnableIRQ>
 80011da:	697b      	ldr	r3, [r7, #20]
 80011dc:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80011de:	68bb      	ldr	r3, [r7, #8]
 80011e0:	f383 8810 	msr	PRIMASK, r3

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 80011e4:	bf00      	nop
}
 80011e6:	3718      	adds	r7, #24
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	2000032c 	.word	0x2000032c
 80011f0:	20000174 	.word	0x20000174
 80011f4:	20000204 	.word	0x20000204
 80011f8:	40002800 	.word	0x40002800
 80011fc:	58000800 	.word	0x58000800
 8001200:	20000205 	.word	0x20000205

08001204 <HW_TS_Start>:

void HW_TS_Start(uint8_t timer_id, uint32_t timeout_ticks)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b086      	sub	sp, #24
 8001208:	af00      	add	r7, sp, #0
 800120a:	4603      	mov	r3, r0
 800120c:	6039      	str	r1, [r7, #0]
 800120e:	71fb      	strb	r3, [r7, #7]

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8001210:	79fa      	ldrb	r2, [r7, #7]
 8001212:	493b      	ldr	r1, [pc, #236]	; (8001300 <HW_TS_Start+0xfc>)
 8001214:	4613      	mov	r3, r2
 8001216:	005b      	lsls	r3, r3, #1
 8001218:	4413      	add	r3, r2
 800121a:	00db      	lsls	r3, r3, #3
 800121c:	440b      	add	r3, r1
 800121e:	330c      	adds	r3, #12
 8001220:	781b      	ldrb	r3, [r3, #0]
 8001222:	b2db      	uxtb	r3, r3
 8001224:	2b02      	cmp	r3, #2
 8001226:	d103      	bne.n	8001230 <HW_TS_Start+0x2c>
  {
    HW_TS_Stop( timer_id );
 8001228:	79fb      	ldrb	r3, [r7, #7]
 800122a:	4618      	mov	r0, r3
 800122c:	f7ff ff60 	bl	80010f0 <HW_TS_Stop>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001230:	f3ef 8310 	mrs	r3, PRIMASK
 8001234:	60fb      	str	r3, [r7, #12]
  return(result);
 8001236:	68fb      	ldr	r3, [r7, #12]
  }

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8001238:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800123a:	b672      	cpsid	i
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 800123c:	2003      	movs	r0, #3
 800123e:	f004 fb76 	bl	800592e <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 8001242:	4b30      	ldr	r3, [pc, #192]	; (8001304 <HW_TS_Start+0x100>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	22ca      	movs	r2, #202	; 0xca
 800124a:	625a      	str	r2, [r3, #36]	; 0x24
 800124c:	4b2d      	ldr	r3, [pc, #180]	; (8001304 <HW_TS_Start+0x100>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	2253      	movs	r2, #83	; 0x53
 8001254:	625a      	str	r2, [r3, #36]	; 0x24

  aTimerContext[timer_id].TimerIDStatus = TimerID_Running;
 8001256:	79fa      	ldrb	r2, [r7, #7]
 8001258:	4929      	ldr	r1, [pc, #164]	; (8001300 <HW_TS_Start+0xfc>)
 800125a:	4613      	mov	r3, r2
 800125c:	005b      	lsls	r3, r3, #1
 800125e:	4413      	add	r3, r2
 8001260:	00db      	lsls	r3, r3, #3
 8001262:	440b      	add	r3, r1
 8001264:	330c      	adds	r3, #12
 8001266:	2202      	movs	r2, #2
 8001268:	701a      	strb	r2, [r3, #0]

  aTimerContext[timer_id].CountLeft = timeout_ticks;
 800126a:	79fa      	ldrb	r2, [r7, #7]
 800126c:	4924      	ldr	r1, [pc, #144]	; (8001300 <HW_TS_Start+0xfc>)
 800126e:	4613      	mov	r3, r2
 8001270:	005b      	lsls	r3, r3, #1
 8001272:	4413      	add	r3, r2
 8001274:	00db      	lsls	r3, r3, #3
 8001276:	440b      	add	r3, r1
 8001278:	3308      	adds	r3, #8
 800127a:	683a      	ldr	r2, [r7, #0]
 800127c:	601a      	str	r2, [r3, #0]
  aTimerContext[timer_id].CounterInit = timeout_ticks;
 800127e:	79fa      	ldrb	r2, [r7, #7]
 8001280:	491f      	ldr	r1, [pc, #124]	; (8001300 <HW_TS_Start+0xfc>)
 8001282:	4613      	mov	r3, r2
 8001284:	005b      	lsls	r3, r3, #1
 8001286:	4413      	add	r3, r2
 8001288:	00db      	lsls	r3, r3, #3
 800128a:	440b      	add	r3, r1
 800128c:	3304      	adds	r3, #4
 800128e:	683a      	ldr	r2, [r7, #0]
 8001290:	601a      	str	r2, [r3, #0]

  time_elapsed =  linkTimer(timer_id);
 8001292:	79fb      	ldrb	r3, [r7, #7]
 8001294:	4618      	mov	r0, r3
 8001296:	f7ff fa9b 	bl	80007d0 <linkTimer>
 800129a:	4603      	mov	r3, r0
 800129c:	827b      	strh	r3, [r7, #18]

  localcurrentrunningtimerid = CurrentRunningTimerID;
 800129e:	4b1a      	ldr	r3, [pc, #104]	; (8001308 <HW_TS_Start+0x104>)
 80012a0:	781b      	ldrb	r3, [r3, #0]
 80012a2:	747b      	strb	r3, [r7, #17]

  if(PreviousRunningTimerID != localcurrentrunningtimerid)
 80012a4:	4b19      	ldr	r3, [pc, #100]	; (800130c <HW_TS_Start+0x108>)
 80012a6:	781b      	ldrb	r3, [r3, #0]
 80012a8:	b2db      	uxtb	r3, r3
 80012aa:	7c7a      	ldrb	r2, [r7, #17]
 80012ac:	429a      	cmp	r2, r3
 80012ae:	d002      	beq.n	80012b6 <HW_TS_Start+0xb2>
  {
    RescheduleTimerList();
 80012b0:	f7ff fc5a 	bl	8000b68 <RescheduleTimerList>
 80012b4:	e013      	b.n	80012de <HW_TS_Start+0xda>
  }
  else
  {
    aTimerContext[timer_id].CountLeft -= time_elapsed;
 80012b6:	79fa      	ldrb	r2, [r7, #7]
 80012b8:	4911      	ldr	r1, [pc, #68]	; (8001300 <HW_TS_Start+0xfc>)
 80012ba:	4613      	mov	r3, r2
 80012bc:	005b      	lsls	r3, r3, #1
 80012be:	4413      	add	r3, r2
 80012c0:	00db      	lsls	r3, r3, #3
 80012c2:	440b      	add	r3, r1
 80012c4:	3308      	adds	r3, #8
 80012c6:	6819      	ldr	r1, [r3, #0]
 80012c8:	8a7b      	ldrh	r3, [r7, #18]
 80012ca:	79fa      	ldrb	r2, [r7, #7]
 80012cc:	1ac9      	subs	r1, r1, r3
 80012ce:	480c      	ldr	r0, [pc, #48]	; (8001300 <HW_TS_Start+0xfc>)
 80012d0:	4613      	mov	r3, r2
 80012d2:	005b      	lsls	r3, r3, #1
 80012d4:	4413      	add	r3, r2
 80012d6:	00db      	lsls	r3, r3, #3
 80012d8:	4403      	add	r3, r0
 80012da:	3308      	adds	r3, #8
 80012dc:	6019      	str	r1, [r3, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 80012de:	4b09      	ldr	r3, [pc, #36]	; (8001304 <HW_TS_Start+0x100>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	22ff      	movs	r2, #255	; 0xff
 80012e6:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 80012e8:	2003      	movs	r0, #3
 80012ea:	f004 fb12 	bl	8005912 <HAL_NVIC_EnableIRQ>
 80012ee:	697b      	ldr	r3, [r7, #20]
 80012f0:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80012f2:	68bb      	ldr	r3, [r7, #8]
 80012f4:	f383 8810 	msr	PRIMASK, r3

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 80012f8:	bf00      	nop
}
 80012fa:	3718      	adds	r7, #24
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	20000174 	.word	0x20000174
 8001304:	2000032c 	.word	0x2000032c
 8001308:	20000204 	.word	0x20000204
 800130c:	20000205 	.word	0x20000205

08001310 <HW_TS_RTC_Int_AppNot>:

  return (return_value);
}

__weak void HW_TS_RTC_Int_AppNot(uint32_t TimerProcessID, uint8_t TimerID, HW_TS_pTimerCb_t pTimerCallBack)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b084      	sub	sp, #16
 8001314:	af00      	add	r7, sp, #0
 8001316:	60f8      	str	r0, [r7, #12]
 8001318:	460b      	mov	r3, r1
 800131a:	607a      	str	r2, [r7, #4]
 800131c:	72fb      	strb	r3, [r7, #11]
  pTimerCallBack();
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	4798      	blx	r3

  return;
 8001322:	bf00      	nop
}
 8001324:	3710      	adds	r7, #16
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}
	...

0800132c <HAL_UART_TxCpltCallback>:

    return;
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
    switch ((uint32_t)huart->Instance)
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	461a      	mov	r2, r3
 800133a:	4b08      	ldr	r3, [pc, #32]	; (800135c <HAL_UART_TxCpltCallback+0x30>)
 800133c:	429a      	cmp	r2, r3
 800133e:	d000      	beq.n	8001342 <HAL_UART_TxCpltCallback+0x16>
            }
            break;
#endif

        default:
            break;
 8001340:	e007      	b.n	8001352 <HAL_UART_TxCpltCallback+0x26>
            if(HW_huart1TxCb)
 8001342:	4b07      	ldr	r3, [pc, #28]	; (8001360 <HAL_UART_TxCpltCallback+0x34>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	2b00      	cmp	r3, #0
 8001348:	d002      	beq.n	8001350 <HAL_UART_TxCpltCallback+0x24>
                HW_huart1TxCb();
 800134a:	4b05      	ldr	r3, [pc, #20]	; (8001360 <HAL_UART_TxCpltCallback+0x34>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	4798      	blx	r3
            break;
 8001350:	bf00      	nop
    }

    return;
 8001352:	bf00      	nop
}
 8001354:	3708      	adds	r7, #8
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	40013800 	.word	0x40013800
 8001360:	20000550 	.word	0x20000550

08001364 <LL_RCC_LSE_SetDriveCapability>:
{
 8001364:	b480      	push	{r7}
 8001366:	b083      	sub	sp, #12
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 800136c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001370:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001374:	f023 0218 	bic.w	r2, r3, #24
 8001378:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	4313      	orrs	r3, r2
 8001380:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8001384:	bf00      	nop
 8001386:	370c      	adds	r7, #12
 8001388:	46bd      	mov	sp, r7
 800138a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138e:	4770      	bx	lr

08001390 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001390:	b480      	push	{r7}
 8001392:	b085      	sub	sp, #20
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001398:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800139c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800139e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	4313      	orrs	r3, r2
 80013a6:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80013a8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80013ac:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	4013      	ands	r3, r2
 80013b2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80013b4:	68fb      	ldr	r3, [r7, #12]
}
 80013b6:	bf00      	nop
 80013b8:	3714      	adds	r7, #20
 80013ba:	46bd      	mov	sp, r7
 80013bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c0:	4770      	bx	lr
	...

080013c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013c8:	f004 f8cc 	bl	8005564 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013cc:	f000 f8e6 	bl	800159c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_TIM16_Init();
 80013d0:	f000 f994 	bl	80016fc <MX_TIM16_Init>
  MX_TIM17_Init();
 80013d4:	f000 f9ba 	bl	800174c <MX_TIM17_Init>
  MX_GPIO_Init();
 80013d8:	f000 fa2a 	bl	8001830 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80013dc:	f000 f9dc 	bl	8001798 <MX_USART1_UART_Init>
  MX_RF_Init();
 80013e0:	f000 f95c 	bl	800169c <MX_RF_Init>
  MX_RTC_Init();
 80013e4:	f000 f962 	bl	80016ac <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init code for STM32_WPAN */  
  APPE_Init();
 80013e8:	f7ff f866 	bl	80004b8 <APPE_Init>

  MX_MEMS_Init();
 80013ec:	f009 fb88 	bl	800ab00 <MX_MEMS_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 80013f0:	f04f 30ff 	mov.w	r0, #4294967295
 80013f4:	f00c fa86 	bl	800d904 <UTIL_SEQ_Run>
    /* USER CODE END WHILE */

    MX_MEMS_Process();
 80013f8:	f009 fb8e 	bl	800ab18 <MX_MEMS_Process>
    /* USER CODE BEGIN 3 */

    if (run_this_once) {
 80013fc:	4b55      	ldr	r3, [pc, #340]	; (8001554 <main+0x190>)
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d008      	beq.n	8001416 <main+0x52>
      HAL_TIM_Base_Start_IT(&htim16);
 8001404:	4854      	ldr	r0, [pc, #336]	; (8001558 <main+0x194>)
 8001406:	f007 fb71 	bl	8008aec <HAL_TIM_Base_Start_IT>
      HAL_TIM_Base_Start_IT(&htim17);
 800140a:	4854      	ldr	r0, [pc, #336]	; (800155c <main+0x198>)
 800140c:	f007 fb6e 	bl	8008aec <HAL_TIM_Base_Start_IT>
      run_this_once = 0;
 8001410:	4b50      	ldr	r3, [pc, #320]	; (8001554 <main+0x190>)
 8001412:	2200      	movs	r2, #0
 8001414:	701a      	strb	r2, [r3, #0]
    }


    /* STATE SWITCHING ------------------------------------------------------ */
    switch (state)
 8001416:	4b52      	ldr	r3, [pc, #328]	; (8001560 <main+0x19c>)
 8001418:	781b      	ldrb	r3, [r3, #0]
 800141a:	2b03      	cmp	r3, #3
 800141c:	f200 8094 	bhi.w	8001548 <main+0x184>
 8001420:	a201      	add	r2, pc, #4	; (adr r2, 8001428 <main+0x64>)
 8001422:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001426:	bf00      	nop
 8001428:	08001439 	.word	0x08001439
 800142c:	08001489 	.word	0x08001489
 8001430:	080014a1 	.word	0x080014a1
 8001434:	08001531 	.word	0x08001531
    {
    case NORMAL:
      HAL_UART_Transmit(&huart1, (uint8_t*) prompt_moving, strlen(prompt_moving), 1000);
 8001438:	484a      	ldr	r0, [pc, #296]	; (8001564 <main+0x1a0>)
 800143a:	f7fe fea1 	bl	8000180 <strlen>
 800143e:	4603      	mov	r3, r0
 8001440:	b29a      	uxth	r2, r3
 8001442:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001446:	4947      	ldr	r1, [pc, #284]	; (8001564 <main+0x1a0>)
 8001448:	4847      	ldr	r0, [pc, #284]	; (8001568 <main+0x1a4>)
 800144a:	f007 fddd 	bl	8009008 <HAL_UART_Transmit>

      if (still_timeout_count == 10) {
 800144e:	4b47      	ldr	r3, [pc, #284]	; (800156c <main+0x1a8>)
 8001450:	781b      	ldrb	r3, [r3, #0]
 8001452:	b2db      	uxtb	r3, r3
 8001454:	2b0a      	cmp	r3, #10
 8001456:	d105      	bne.n	8001464 <main+0xa0>
    	motion_status = MAYBE_DEAD;
 8001458:	4b45      	ldr	r3, [pc, #276]	; (8001570 <main+0x1ac>)
 800145a:	2208      	movs	r2, #8
 800145c:	701a      	strb	r2, [r3, #0]
        state = UNCONCIOUS;
 800145e:	4b40      	ldr	r3, [pc, #256]	; (8001560 <main+0x19c>)
 8001460:	2201      	movs	r2, #1
 8001462:	701a      	strb	r2, [r3, #0]
      }

      if (motion_status == MAN_DOWN) {
 8001464:	4b42      	ldr	r3, [pc, #264]	; (8001570 <main+0x1ac>)
 8001466:	781b      	ldrb	r3, [r3, #0]
 8001468:	b2db      	uxtb	r3, r3
 800146a:	2b80      	cmp	r3, #128	; 0x80
 800146c:	d103      	bne.n	8001476 <main+0xb2>
        state = FLY;
 800146e:	4b3c      	ldr	r3, [pc, #240]	; (8001560 <main+0x19c>)
 8001470:	2203      	movs	r2, #3
 8001472:	701a      	strb	r2, [r3, #0]
      }
      else if (motion_status == MAN_FLY) {
        state = FALL;
      }

      break;
 8001474:	e06a      	b.n	800154c <main+0x188>
      else if (motion_status == MAN_FLY) {
 8001476:	4b3e      	ldr	r3, [pc, #248]	; (8001570 <main+0x1ac>)
 8001478:	781b      	ldrb	r3, [r3, #0]
 800147a:	b2db      	uxtb	r3, r3
 800147c:	2b81      	cmp	r3, #129	; 0x81
 800147e:	d165      	bne.n	800154c <main+0x188>
        state = FALL;
 8001480:	4b37      	ldr	r3, [pc, #220]	; (8001560 <main+0x19c>)
 8001482:	2202      	movs	r2, #2
 8001484:	701a      	strb	r2, [r3, #0]
      break;
 8001486:	e061      	b.n	800154c <main+0x188>
    
    case UNCONCIOUS:
      HAL_UART_Transmit(&huart1, (uint8_t*) prompt_dead, strlen(prompt_dead), 1000);
 8001488:	483a      	ldr	r0, [pc, #232]	; (8001574 <main+0x1b0>)
 800148a:	f7fe fe79 	bl	8000180 <strlen>
 800148e:	4603      	mov	r3, r0
 8001490:	b29a      	uxth	r2, r3
 8001492:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001496:	4937      	ldr	r1, [pc, #220]	; (8001574 <main+0x1b0>)
 8001498:	4833      	ldr	r0, [pc, #204]	; (8001568 <main+0x1a4>)
 800149a:	f007 fdb5 	bl	8009008 <HAL_UART_Transmit>
      break;
 800149e:	e058      	b.n	8001552 <main+0x18e>

    case FALL:
      HAL_UART_Transmit(&huart1, (uint8_t*) prompt_fall, strlen(prompt_fall), 1000);
 80014a0:	4835      	ldr	r0, [pc, #212]	; (8001578 <main+0x1b4>)
 80014a2:	f7fe fe6d 	bl	8000180 <strlen>
 80014a6:	4603      	mov	r3, r0
 80014a8:	b29a      	uxth	r2, r3
 80014aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014ae:	4932      	ldr	r1, [pc, #200]	; (8001578 <main+0x1b4>)
 80014b0:	482d      	ldr	r0, [pc, #180]	; (8001568 <main+0x1a4>)
 80014b2:	f007 fda9 	bl	8009008 <HAL_UART_Transmit>

      axe_x_diff = accelero_val.x - old_axe_x;
 80014b6:	4b31      	ldr	r3, [pc, #196]	; (800157c <main+0x1b8>)
 80014b8:	681a      	ldr	r2, [r3, #0]
 80014ba:	4b31      	ldr	r3, [pc, #196]	; (8001580 <main+0x1bc>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	1ad3      	subs	r3, r2, r3
 80014c0:	4a30      	ldr	r2, [pc, #192]	; (8001584 <main+0x1c0>)
 80014c2:	6013      	str	r3, [r2, #0]
      axe_y_diff = accelero_val.y - old_axe_y;
 80014c4:	4b2d      	ldr	r3, [pc, #180]	; (800157c <main+0x1b8>)
 80014c6:	685a      	ldr	r2, [r3, #4]
 80014c8:	4b2f      	ldr	r3, [pc, #188]	; (8001588 <main+0x1c4>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	1ad3      	subs	r3, r2, r3
 80014ce:	4a2f      	ldr	r2, [pc, #188]	; (800158c <main+0x1c8>)
 80014d0:	6013      	str	r3, [r2, #0]

      if ((axe_x_diff > 700 || axe_x_diff < -700 || axe_y_diff > 700 || axe_y_diff < -700) && trip_period < 500) {
 80014d2:	4b2c      	ldr	r3, [pc, #176]	; (8001584 <main+0x1c0>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 80014da:	dc0e      	bgt.n	80014fa <main+0x136>
 80014dc:	4b29      	ldr	r3, [pc, #164]	; (8001584 <main+0x1c0>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	f513 7f2f 	cmn.w	r3, #700	; 0x2bc
 80014e4:	db09      	blt.n	80014fa <main+0x136>
 80014e6:	4b29      	ldr	r3, [pc, #164]	; (800158c <main+0x1c8>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 80014ee:	dc04      	bgt.n	80014fa <main+0x136>
 80014f0:	4b26      	ldr	r3, [pc, #152]	; (800158c <main+0x1c8>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	f513 7f2f 	cmn.w	r3, #700	; 0x2bc
 80014f8:	da2a      	bge.n	8001550 <main+0x18c>
 80014fa:	4b25      	ldr	r3, [pc, #148]	; (8001590 <main+0x1cc>)
 80014fc:	881b      	ldrh	r3, [r3, #0]
 80014fe:	b29b      	uxth	r3, r3
 8001500:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001504:	d224      	bcs.n	8001550 <main+0x18c>
        motion_status = TRIP_TO_HEAVEN; 
 8001506:	4b1a      	ldr	r3, [pc, #104]	; (8001570 <main+0x1ac>)
 8001508:	22ff      	movs	r2, #255	; 0xff
 800150a:	701a      	strb	r2, [r3, #0]
        HAL_UART_Transmit(&huart1, (uint8_t*) prompt_trip, strlen(prompt_trip), 1000);
 800150c:	4821      	ldr	r0, [pc, #132]	; (8001594 <main+0x1d0>)
 800150e:	f7fe fe37 	bl	8000180 <strlen>
 8001512:	4603      	mov	r3, r0
 8001514:	b29a      	uxth	r2, r3
 8001516:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800151a:	491e      	ldr	r1, [pc, #120]	; (8001594 <main+0x1d0>)
 800151c:	4812      	ldr	r0, [pc, #72]	; (8001568 <main+0x1a4>)
 800151e:	f007 fd73 	bl	8009008 <HAL_UART_Transmit>
        
        HAL_TIM_Base_Stop_IT(&htim16);
 8001522:	480d      	ldr	r0, [pc, #52]	; (8001558 <main+0x194>)
 8001524:	f007 fb0c 	bl	8008b40 <HAL_TIM_Base_Stop_IT>
        HAL_TIM_Base_Stop_IT(&htim17);
 8001528:	480c      	ldr	r0, [pc, #48]	; (800155c <main+0x198>)
 800152a:	f007 fb09 	bl	8008b40 <HAL_TIM_Base_Stop_IT>

        while(1);
 800152e:	e7fe      	b.n	800152e <main+0x16a>


      break;
    
    case FLY:
      HAL_UART_Transmit(&huart1, (uint8_t*) prompt_up, strlen(prompt_up), 1000);
 8001530:	4819      	ldr	r0, [pc, #100]	; (8001598 <main+0x1d4>)
 8001532:	f7fe fe25 	bl	8000180 <strlen>
 8001536:	4603      	mov	r3, r0
 8001538:	b29a      	uxth	r2, r3
 800153a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800153e:	4916      	ldr	r1, [pc, #88]	; (8001598 <main+0x1d4>)
 8001540:	4809      	ldr	r0, [pc, #36]	; (8001568 <main+0x1a4>)
 8001542:	f007 fd61 	bl	8009008 <HAL_UART_Transmit>
      break;
 8001546:	e004      	b.n	8001552 <main+0x18e>

    default:
      break;
 8001548:	bf00      	nop
 800154a:	e751      	b.n	80013f0 <main+0x2c>
      break;
 800154c:	bf00      	nop
 800154e:	e74f      	b.n	80013f0 <main+0x2c>
      break;
 8001550:	bf00      	nop
    UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 8001552:	e74d      	b.n	80013f0 <main+0x2c>
 8001554:	20000004 	.word	0x20000004
 8001558:	20000644 	.word	0x20000644
 800155c:	20000554 	.word	0x20000554
 8001560:	20000345 	.word	0x20000345
 8001564:	20000008 	.word	0x20000008
 8001568:	20000594 	.word	0x20000594
 800156c:	20000344 	.word	0x20000344
 8001570:	20000346 	.word	0x20000346
 8001574:	20000020 	.word	0x20000020
 8001578:	20000038 	.word	0x20000038
 800157c:	20000338 	.word	0x20000338
 8001580:	2000034c 	.word	0x2000034c
 8001584:	2000035c 	.word	0x2000035c
 8001588:	20000350 	.word	0x20000350
 800158c:	20000360 	.word	0x20000360
 8001590:	20000348 	.word	0x20000348
 8001594:	20000068 	.word	0x20000068
 8001598:	20000050 	.word	0x20000050

0800159c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b0ae      	sub	sp, #184	; 0xb8
 80015a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015a2:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80015a6:	2248      	movs	r2, #72	; 0x48
 80015a8:	2100      	movs	r1, #0
 80015aa:	4618      	mov	r0, r3
 80015ac:	f00c fbd5 	bl	800dd5a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015b0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80015b4:	2200      	movs	r2, #0
 80015b6:	601a      	str	r2, [r3, #0]
 80015b8:	605a      	str	r2, [r3, #4]
 80015ba:	609a      	str	r2, [r3, #8]
 80015bc:	60da      	str	r2, [r3, #12]
 80015be:	611a      	str	r2, [r3, #16]
 80015c0:	615a      	str	r2, [r3, #20]
 80015c2:	619a      	str	r2, [r3, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80015c4:	1d3b      	adds	r3, r7, #4
 80015c6:	2250      	movs	r2, #80	; 0x50
 80015c8:	2100      	movs	r1, #0
 80015ca:	4618      	mov	r0, r3
 80015cc:	f00c fbc5 	bl	800dd5a <memset>

  /** Configure LSE Drive Capability 
  */
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80015d0:	2000      	movs	r0, #0
 80015d2:	f7ff fec7 	bl	8001364 <LL_RCC_LSE_SetDriveCapability>
  /** Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80015d6:	4b30      	ldr	r3, [pc, #192]	; (8001698 <SystemClock_Config+0xfc>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80015de:	4a2e      	ldr	r2, [pc, #184]	; (8001698 <SystemClock_Config+0xfc>)
 80015e0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80015e4:	6013      	str	r3, [r2, #0]
 80015e6:	4b2c      	ldr	r3, [pc, #176]	; (8001698 <SystemClock_Config+0xfc>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80015ee:	603b      	str	r3, [r7, #0]
 80015f0:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 80015f2:	2307      	movs	r3, #7
 80015f4:	673b      	str	r3, [r7, #112]	; 0x70
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80015f6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80015fa:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80015fc:	2301      	movs	r3, #1
 80015fe:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001600:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001604:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001606:	2340      	movs	r3, #64	; 0x40
 8001608:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800160c:	2300      	movs	r3, #0
 800160e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001612:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001616:	4618      	mov	r0, r3
 8001618:	f005 fe42 	bl	80072a0 <HAL_RCC_OscConfig>
 800161c:	4603      	mov	r3, r0
 800161e:	2b00      	cmp	r3, #0
 8001620:	d001      	beq.n	8001626 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8001622:	f000 fa21 	bl	8001a68 <Error_Handler>
  }
  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8001626:	236f      	movs	r3, #111	; 0x6f
 8001628:	657b      	str	r3, [r7, #84]	; 0x54
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 800162a:	2302      	movs	r3, #2
 800162c:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800162e:	2300      	movs	r3, #0
 8001630:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001632:	2300      	movs	r3, #0
 8001634:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001636:	2300      	movs	r3, #0
 8001638:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 800163a:	2300      	movs	r3, #0
 800163c:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 800163e:	2300      	movs	r3, #0
 8001640:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001642:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001646:	2101      	movs	r1, #1
 8001648:	4618      	mov	r0, r3
 800164a:	f006 f987 	bl	800795c <HAL_RCC_ClockConfig>
 800164e:	4603      	mov	r3, r0
 8001650:	2b00      	cmp	r3, #0
 8001652:	d001      	beq.n	8001658 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8001654:	f000 fa08 	bl	8001a68 <Error_Handler>
  }
  /** Initializes the peripherals clocks 
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP
 8001658:	f643 0305 	movw	r3, #14341	; 0x3805
 800165c:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART1
                              |RCC_PERIPHCLK_I2C1;
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800165e:	2300      	movs	r3, #0
 8001660:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001662:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8001666:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001668:	f44f 7380 	mov.w	r3, #256	; 0x100
 800166c:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_LSE;
 800166e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001672:	64bb      	str	r3, [r7, #72]	; 0x48
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSE;
 8001674:	2302      	movs	r3, #2
 8001676:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE0;
 8001678:	2300      	movs	r3, #0
 800167a:	653b      	str	r3, [r7, #80]	; 0x50

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800167c:	1d3b      	adds	r3, r7, #4
 800167e:	4618      	mov	r0, r3
 8001680:	f006 fda7 	bl	80081d2 <HAL_RCCEx_PeriphCLKConfig>
 8001684:	4603      	mov	r3, r0
 8001686:	2b00      	cmp	r3, #0
 8001688:	d001      	beq.n	800168e <SystemClock_Config+0xf2>
  {
    Error_Handler();
 800168a:	f000 f9ed 	bl	8001a68 <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 800168e:	bf00      	nop
 8001690:	37b8      	adds	r7, #184	; 0xb8
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	58000400 	.word	0x58000400

0800169c <MX_RF_Init>:
  * @brief RF Initialization Function
  * @param None
  * @retval None
  */
static void MX_RF_Init(void)
{
 800169c:	b480      	push	{r7}
 800169e:	af00      	add	r7, sp, #0
  /* USER CODE END RF_Init 1 */
  /* USER CODE BEGIN RF_Init 2 */

  /* USER CODE END RF_Init 2 */

}
 80016a0:	bf00      	nop
 80016a2:	46bd      	mov	sp, r7
 80016a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a8:	4770      	bx	lr
	...

080016ac <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 80016b0:	4b10      	ldr	r3, [pc, #64]	; (80016f4 <MX_RTC_Init+0x48>)
 80016b2:	4a11      	ldr	r2, [pc, #68]	; (80016f8 <MX_RTC_Init+0x4c>)
 80016b4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80016b6:	4b0f      	ldr	r3, [pc, #60]	; (80016f4 <MX_RTC_Init+0x48>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = CFG_RTC_ASYNCH_PRESCALER;
 80016bc:	4b0d      	ldr	r3, [pc, #52]	; (80016f4 <MX_RTC_Init+0x48>)
 80016be:	220f      	movs	r2, #15
 80016c0:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 80016c2:	4b0c      	ldr	r3, [pc, #48]	; (80016f4 <MX_RTC_Init+0x48>)
 80016c4:	f647 72ff 	movw	r2, #32767	; 0x7fff
 80016c8:	60da      	str	r2, [r3, #12]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80016ca:	480a      	ldr	r0, [pc, #40]	; (80016f4 <MX_RTC_Init+0x48>)
 80016cc:	f007 f807 	bl	80086de <HAL_RTC_Init>
 80016d0:	4603      	mov	r3, r0
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d001      	beq.n	80016da <MX_RTC_Init+0x2e>
  {
    Error_Handler();
 80016d6:	f000 f9c7 	bl	8001a68 <Error_Handler>
  }
  /** Enable the WakeUp 
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 80016da:	2200      	movs	r2, #0
 80016dc:	2100      	movs	r1, #0
 80016de:	4805      	ldr	r0, [pc, #20]	; (80016f4 <MX_RTC_Init+0x48>)
 80016e0:	f007 f8ec 	bl	80088bc <HAL_RTCEx_SetWakeUpTimer_IT>
 80016e4:	4603      	mov	r3, r0
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d001      	beq.n	80016ee <MX_RTC_Init+0x42>
  {
    Error_Handler();
 80016ea:	f000 f9bd 	bl	8001a68 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80016ee:	bf00      	nop
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	20000620 	.word	0x20000620
 80016f8:	40002800 	.word	0x40002800

080016fc <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8001700:	4b10      	ldr	r3, [pc, #64]	; (8001744 <MX_TIM16_Init+0x48>)
 8001702:	4a11      	ldr	r2, [pc, #68]	; (8001748 <MX_TIM16_Init+0x4c>)
 8001704:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 16001;
 8001706:	4b0f      	ldr	r3, [pc, #60]	; (8001744 <MX_TIM16_Init+0x48>)
 8001708:	f643 6281 	movw	r2, #16001	; 0x3e81
 800170c:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800170e:	4b0d      	ldr	r3, [pc, #52]	; (8001744 <MX_TIM16_Init+0x48>)
 8001710:	2200      	movs	r2, #0
 8001712:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 2001;
 8001714:	4b0b      	ldr	r3, [pc, #44]	; (8001744 <MX_TIM16_Init+0x48>)
 8001716:	f240 72d1 	movw	r2, #2001	; 0x7d1
 800171a:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800171c:	4b09      	ldr	r3, [pc, #36]	; (8001744 <MX_TIM16_Init+0x48>)
 800171e:	2200      	movs	r2, #0
 8001720:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8001722:	4b08      	ldr	r3, [pc, #32]	; (8001744 <MX_TIM16_Init+0x48>)
 8001724:	2200      	movs	r2, #0
 8001726:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001728:	4b06      	ldr	r3, [pc, #24]	; (8001744 <MX_TIM16_Init+0x48>)
 800172a:	2280      	movs	r2, #128	; 0x80
 800172c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800172e:	4805      	ldr	r0, [pc, #20]	; (8001744 <MX_TIM16_Init+0x48>)
 8001730:	f007 f9b0 	bl	8008a94 <HAL_TIM_Base_Init>
 8001734:	4603      	mov	r3, r0
 8001736:	2b00      	cmp	r3, #0
 8001738:	d001      	beq.n	800173e <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 800173a:	f000 f995 	bl	8001a68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 800173e:	bf00      	nop
 8001740:	bd80      	pop	{r7, pc}
 8001742:	bf00      	nop
 8001744:	20000644 	.word	0x20000644
 8001748:	40014400 	.word	0x40014400

0800174c <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8001750:	4b0f      	ldr	r3, [pc, #60]	; (8001790 <MX_TIM17_Init+0x44>)
 8001752:	4a10      	ldr	r2, [pc, #64]	; (8001794 <MX_TIM17_Init+0x48>)
 8001754:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 161;
 8001756:	4b0e      	ldr	r3, [pc, #56]	; (8001790 <MX_TIM17_Init+0x44>)
 8001758:	22a1      	movs	r2, #161	; 0xa1
 800175a:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 800175c:	4b0c      	ldr	r3, [pc, #48]	; (8001790 <MX_TIM17_Init+0x44>)
 800175e:	2200      	movs	r2, #0
 8001760:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 2001;
 8001762:	4b0b      	ldr	r3, [pc, #44]	; (8001790 <MX_TIM17_Init+0x44>)
 8001764:	f240 72d1 	movw	r2, #2001	; 0x7d1
 8001768:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800176a:	4b09      	ldr	r3, [pc, #36]	; (8001790 <MX_TIM17_Init+0x44>)
 800176c:	2200      	movs	r2, #0
 800176e:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8001770:	4b07      	ldr	r3, [pc, #28]	; (8001790 <MX_TIM17_Init+0x44>)
 8001772:	2200      	movs	r2, #0
 8001774:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001776:	4b06      	ldr	r3, [pc, #24]	; (8001790 <MX_TIM17_Init+0x44>)
 8001778:	2280      	movs	r2, #128	; 0x80
 800177a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 800177c:	4804      	ldr	r0, [pc, #16]	; (8001790 <MX_TIM17_Init+0x44>)
 800177e:	f007 f989 	bl	8008a94 <HAL_TIM_Base_Init>
 8001782:	4603      	mov	r3, r0
 8001784:	2b00      	cmp	r3, #0
 8001786:	d001      	beq.n	800178c <MX_TIM17_Init+0x40>
  {
    Error_Handler();
 8001788:	f000 f96e 	bl	8001a68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 800178c:	bf00      	nop
 800178e:	bd80      	pop	{r7, pc}
 8001790:	20000554 	.word	0x20000554
 8001794:	40014800 	.word	0x40014800

08001798 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800179c:	4b22      	ldr	r3, [pc, #136]	; (8001828 <MX_USART1_UART_Init+0x90>)
 800179e:	4a23      	ldr	r2, [pc, #140]	; (800182c <MX_USART1_UART_Init+0x94>)
 80017a0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80017a2:	4b21      	ldr	r3, [pc, #132]	; (8001828 <MX_USART1_UART_Init+0x90>)
 80017a4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80017a8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80017aa:	4b1f      	ldr	r3, [pc, #124]	; (8001828 <MX_USART1_UART_Init+0x90>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80017b0:	4b1d      	ldr	r3, [pc, #116]	; (8001828 <MX_USART1_UART_Init+0x90>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80017b6:	4b1c      	ldr	r3, [pc, #112]	; (8001828 <MX_USART1_UART_Init+0x90>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80017bc:	4b1a      	ldr	r3, [pc, #104]	; (8001828 <MX_USART1_UART_Init+0x90>)
 80017be:	220c      	movs	r2, #12
 80017c0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017c2:	4b19      	ldr	r3, [pc, #100]	; (8001828 <MX_USART1_UART_Init+0x90>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80017c8:	4b17      	ldr	r3, [pc, #92]	; (8001828 <MX_USART1_UART_Init+0x90>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80017ce:	4b16      	ldr	r3, [pc, #88]	; (8001828 <MX_USART1_UART_Init+0x90>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80017d4:	4b14      	ldr	r3, [pc, #80]	; (8001828 <MX_USART1_UART_Init+0x90>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017da:	4b13      	ldr	r3, [pc, #76]	; (8001828 <MX_USART1_UART_Init+0x90>)
 80017dc:	2200      	movs	r2, #0
 80017de:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80017e0:	4811      	ldr	r0, [pc, #68]	; (8001828 <MX_USART1_UART_Init+0x90>)
 80017e2:	f007 fbc1 	bl	8008f68 <HAL_UART_Init>
 80017e6:	4603      	mov	r3, r0
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d001      	beq.n	80017f0 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80017ec:	f000 f93c 	bl	8001a68 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80017f0:	2100      	movs	r1, #0
 80017f2:	480d      	ldr	r0, [pc, #52]	; (8001828 <MX_USART1_UART_Init+0x90>)
 80017f4:	f009 f8a0 	bl	800a938 <HAL_UARTEx_SetTxFifoThreshold>
 80017f8:	4603      	mov	r3, r0
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d001      	beq.n	8001802 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80017fe:	f000 f933 	bl	8001a68 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001802:	2100      	movs	r1, #0
 8001804:	4808      	ldr	r0, [pc, #32]	; (8001828 <MX_USART1_UART_Init+0x90>)
 8001806:	f009 f8d5 	bl	800a9b4 <HAL_UARTEx_SetRxFifoThreshold>
 800180a:	4603      	mov	r3, r0
 800180c:	2b00      	cmp	r3, #0
 800180e:	d001      	beq.n	8001814 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001810:	f000 f92a 	bl	8001a68 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001814:	4804      	ldr	r0, [pc, #16]	; (8001828 <MX_USART1_UART_Init+0x90>)
 8001816:	f009 f856 	bl	800a8c6 <HAL_UARTEx_DisableFifoMode>
 800181a:	4603      	mov	r3, r0
 800181c:	2b00      	cmp	r3, #0
 800181e:	d001      	beq.n	8001824 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001820:	f000 f922 	bl	8001a68 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001824:	bf00      	nop
 8001826:	bd80      	pop	{r7, pc}
 8001828:	20000594 	.word	0x20000594
 800182c:	40013800 	.word	0x40013800

08001830 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b086      	sub	sp, #24
 8001834:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001836:	1d3b      	adds	r3, r7, #4
 8001838:	2200      	movs	r2, #0
 800183a:	601a      	str	r2, [r3, #0]
 800183c:	605a      	str	r2, [r3, #4]
 800183e:	609a      	str	r2, [r3, #8]
 8001840:	60da      	str	r2, [r3, #12]
 8001842:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001844:	2004      	movs	r0, #4
 8001846:	f7ff fda3 	bl	8001390 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800184a:	2002      	movs	r0, #2
 800184c:	f7ff fda0 	bl	8001390 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001850:	2001      	movs	r0, #1
 8001852:	f7ff fd9d 	bl	8001390 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001856:	2008      	movs	r0, #8
 8001858:	f7ff fd9a 	bl	8001390 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD2_Pin|LD3_Pin|LD1_Pin, GPIO_PIN_RESET);
 800185c:	2200      	movs	r2, #0
 800185e:	2123      	movs	r1, #35	; 0x23
 8001860:	4821      	ldr	r0, [pc, #132]	; (80018e8 <MX_GPIO_Init+0xb8>)
 8001862:	f004 fb47 	bl	8005ef4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_BTN1_Pin */
  GPIO_InitStruct.Pin = USER_BTN1_Pin;
 8001866:	2310      	movs	r3, #16
 8001868:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800186a:	4b20      	ldr	r3, [pc, #128]	; (80018ec <MX_GPIO_Init+0xbc>)
 800186c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800186e:	2301      	movs	r3, #1
 8001870:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(USER_BTN1_GPIO_Port, &GPIO_InitStruct);
 8001872:	1d3b      	adds	r3, r7, #4
 8001874:	4619      	mov	r1, r3
 8001876:	481e      	ldr	r0, [pc, #120]	; (80018f0 <MX_GPIO_Init+0xc0>)
 8001878:	f004 f8ee 	bl	8005a58 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LD3_Pin LD1_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LD3_Pin|LD1_Pin;
 800187c:	2323      	movs	r3, #35	; 0x23
 800187e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001880:	2301      	movs	r3, #1
 8001882:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001884:	2300      	movs	r3, #0
 8001886:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001888:	2300      	movs	r3, #0
 800188a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800188c:	1d3b      	adds	r3, r7, #4
 800188e:	4619      	mov	r1, r3
 8001890:	4815      	ldr	r0, [pc, #84]	; (80018e8 <MX_GPIO_Init+0xb8>)
 8001892:	f004 f8e1 	bl	8005a58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001896:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800189a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800189c:	2302      	movs	r3, #2
 800189e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a0:	2300      	movs	r3, #0
 80018a2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018a4:	2300      	movs	r3, #0
 80018a6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 80018a8:	230a      	movs	r3, #10
 80018aa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018ac:	1d3b      	adds	r3, r7, #4
 80018ae:	4619      	mov	r1, r3
 80018b0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018b4:	f004 f8d0 	bl	8005a58 <HAL_GPIO_Init>

  /*Configure GPIO pins : B2_Pin B3_Pin */
  GPIO_InitStruct.Pin = B2_Pin|B3_Pin;
 80018b8:	2303      	movs	r3, #3
 80018ba:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018bc:	2300      	movs	r3, #0
 80018be:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c0:	2300      	movs	r3, #0
 80018c2:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018c4:	1d3b      	adds	r3, r7, #4
 80018c6:	4619      	mov	r1, r3
 80018c8:	480a      	ldr	r0, [pc, #40]	; (80018f4 <MX_GPIO_Init+0xc4>)
 80018ca:	f004 f8c5 	bl	8005a58 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80018ce:	2200      	movs	r2, #0
 80018d0:	2100      	movs	r1, #0
 80018d2:	200a      	movs	r0, #10
 80018d4:	f004 f803 	bl	80058de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80018d8:	200a      	movs	r0, #10
 80018da:	f004 f81a 	bl	8005912 <HAL_NVIC_EnableIRQ>

}
 80018de:	bf00      	nop
 80018e0:	3718      	adds	r7, #24
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	48000400 	.word	0x48000400
 80018ec:	10210000 	.word	0x10210000
 80018f0:	48000800 	.word	0x48000800
 80018f4:	48000c00 	.word	0x48000c00

080018f8 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

/* ISR ---------------------------------------------------------------------- */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) 
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b082      	sub	sp, #8
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  if (htim == &htim16) {
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	4a27      	ldr	r2, [pc, #156]	; (80019a0 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001904:	4293      	cmp	r3, r2
 8001906:	d11f      	bne.n	8001948 <HAL_TIM_PeriodElapsedCallback+0x50>
    
    if (!is_moving(&old_axe_x, &old_axe_y, &old_axe_z)) {
 8001908:	4a26      	ldr	r2, [pc, #152]	; (80019a4 <HAL_TIM_PeriodElapsedCallback+0xac>)
 800190a:	4927      	ldr	r1, [pc, #156]	; (80019a8 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 800190c:	4827      	ldr	r0, [pc, #156]	; (80019ac <HAL_TIM_PeriodElapsedCallback+0xb4>)
 800190e:	f000 f85b 	bl	80019c8 <is_moving>
 8001912:	4603      	mov	r3, r0
 8001914:	2b00      	cmp	r3, #0
 8001916:	d107      	bne.n	8001928 <HAL_TIM_PeriodElapsedCallback+0x30>
      still_timeout_count++;
 8001918:	4b25      	ldr	r3, [pc, #148]	; (80019b0 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 800191a:	781b      	ldrb	r3, [r3, #0]
 800191c:	b2db      	uxtb	r3, r3
 800191e:	3301      	adds	r3, #1
 8001920:	b2da      	uxtb	r2, r3
 8001922:	4b23      	ldr	r3, [pc, #140]	; (80019b0 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8001924:	701a      	strb	r2, [r3, #0]
 8001926:	e002      	b.n	800192e <HAL_TIM_PeriodElapsedCallback+0x36>
    } else {
      still_timeout_count = 0;
 8001928:	4b21      	ldr	r3, [pc, #132]	; (80019b0 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 800192a:	2200      	movs	r2, #0
 800192c:	701a      	strb	r2, [r3, #0]
    }

    old_axe_x = accelero_val.x;
 800192e:	4b21      	ldr	r3, [pc, #132]	; (80019b4 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	4a1e      	ldr	r2, [pc, #120]	; (80019ac <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8001934:	6013      	str	r3, [r2, #0]
    old_axe_y = accelero_val.y;
 8001936:	4b1f      	ldr	r3, [pc, #124]	; (80019b4 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	4a1b      	ldr	r2, [pc, #108]	; (80019a8 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 800193c:	6013      	str	r3, [r2, #0]
    old_axe_z = accelero_val.z;
 800193e:	4b1d      	ldr	r3, [pc, #116]	; (80019b4 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8001940:	689b      	ldr	r3, [r3, #8]
 8001942:	4a18      	ldr	r2, [pc, #96]	; (80019a4 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001944:	6013      	str	r3, [r2, #0]
    if (motion_status == MAN_DOWN) {
      trip_period += 10;
    }
  }

}
 8001946:	e027      	b.n	8001998 <HAL_TIM_PeriodElapsedCallback+0xa0>
  else if (htim == &htim17) {
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	4a1b      	ldr	r2, [pc, #108]	; (80019b8 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 800194c:	4293      	cmp	r3, r2
 800194e:	d123      	bne.n	8001998 <HAL_TIM_PeriodElapsedCallback+0xa0>
    axe_z_diff = accelero_val.z - old_axe_z;
 8001950:	4b18      	ldr	r3, [pc, #96]	; (80019b4 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8001952:	689a      	ldr	r2, [r3, #8]
 8001954:	4b13      	ldr	r3, [pc, #76]	; (80019a4 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	1ad3      	subs	r3, r2, r3
 800195a:	4a18      	ldr	r2, [pc, #96]	; (80019bc <HAL_TIM_PeriodElapsedCallback+0xc4>)
 800195c:	6013      	str	r3, [r2, #0]
    if (axe_z_diff > 700) {
 800195e:	4b17      	ldr	r3, [pc, #92]	; (80019bc <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8001966:	dd03      	ble.n	8001970 <HAL_TIM_PeriodElapsedCallback+0x78>
      motion_status = MAN_DOWN;
 8001968:	4b15      	ldr	r3, [pc, #84]	; (80019c0 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 800196a:	2280      	movs	r2, #128	; 0x80
 800196c:	701a      	strb	r2, [r3, #0]
 800196e:	e007      	b.n	8001980 <HAL_TIM_PeriodElapsedCallback+0x88>
    else if (axe_z_diff < -700) {
 8001970:	4b12      	ldr	r3, [pc, #72]	; (80019bc <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f513 7f2f 	cmn.w	r3, #700	; 0x2bc
 8001978:	da02      	bge.n	8001980 <HAL_TIM_PeriodElapsedCallback+0x88>
      motion_status = MAN_FLY;
 800197a:	4b11      	ldr	r3, [pc, #68]	; (80019c0 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 800197c:	2281      	movs	r2, #129	; 0x81
 800197e:	701a      	strb	r2, [r3, #0]
    if (motion_status == MAN_DOWN) {
 8001980:	4b0f      	ldr	r3, [pc, #60]	; (80019c0 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	b2db      	uxtb	r3, r3
 8001986:	2b80      	cmp	r3, #128	; 0x80
 8001988:	d106      	bne.n	8001998 <HAL_TIM_PeriodElapsedCallback+0xa0>
      trip_period += 10;
 800198a:	4b0e      	ldr	r3, [pc, #56]	; (80019c4 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 800198c:	881b      	ldrh	r3, [r3, #0]
 800198e:	b29b      	uxth	r3, r3
 8001990:	330a      	adds	r3, #10
 8001992:	b29a      	uxth	r2, r3
 8001994:	4b0b      	ldr	r3, [pc, #44]	; (80019c4 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001996:	801a      	strh	r2, [r3, #0]
}
 8001998:	bf00      	nop
 800199a:	3708      	adds	r7, #8
 800199c:	46bd      	mov	sp, r7
 800199e:	bd80      	pop	{r7, pc}
 80019a0:	20000644 	.word	0x20000644
 80019a4:	20000354 	.word	0x20000354
 80019a8:	20000350 	.word	0x20000350
 80019ac:	2000034c 	.word	0x2000034c
 80019b0:	20000344 	.word	0x20000344
 80019b4:	20000338 	.word	0x20000338
 80019b8:	20000554 	.word	0x20000554
 80019bc:	20000358 	.word	0x20000358
 80019c0:	20000346 	.word	0x20000346
 80019c4:	20000348 	.word	0x20000348

080019c8 <is_moving>:


/* USER DEFINED ------------------------------------------------------------- */
code_status is_moving(int32_t* x, int32_t* y, int32_t* z)
{
 80019c8:	b480      	push	{r7}
 80019ca:	b087      	sub	sp, #28
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	60f8      	str	r0, [r7, #12]
 80019d0:	60b9      	str	r1, [r7, #8]
 80019d2:	607a      	str	r2, [r7, #4]
  uint8_t is_really_moving = 0;
 80019d4:	2300      	movs	r3, #0
 80019d6:	75fb      	strb	r3, [r7, #23]

  if (accelero_val.x - *x > 20 || accelero_val.x - *x < -20) {
 80019d8:	4b21      	ldr	r3, [pc, #132]	; (8001a60 <is_moving+0x98>)
 80019da:	681a      	ldr	r2, [r3, #0]
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	1ad3      	subs	r3, r2, r3
 80019e2:	2b14      	cmp	r3, #20
 80019e4:	dc07      	bgt.n	80019f6 <is_moving+0x2e>
 80019e6:	4b1e      	ldr	r3, [pc, #120]	; (8001a60 <is_moving+0x98>)
 80019e8:	681a      	ldr	r2, [r3, #0]
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	1ad3      	subs	r3, r2, r3
 80019f0:	f113 0f14 	cmn.w	r3, #20
 80019f4:	da02      	bge.n	80019fc <is_moving+0x34>
    is_really_moving = 1;
 80019f6:	2301      	movs	r3, #1
 80019f8:	75fb      	strb	r3, [r7, #23]
 80019fa:	e022      	b.n	8001a42 <is_moving+0x7a>
  }
  else if (accelero_val.y - *y > 20 || accelero_val.y - *y < -20) {
 80019fc:	4b18      	ldr	r3, [pc, #96]	; (8001a60 <is_moving+0x98>)
 80019fe:	685a      	ldr	r2, [r3, #4]
 8001a00:	68bb      	ldr	r3, [r7, #8]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	1ad3      	subs	r3, r2, r3
 8001a06:	2b14      	cmp	r3, #20
 8001a08:	dc07      	bgt.n	8001a1a <is_moving+0x52>
 8001a0a:	4b15      	ldr	r3, [pc, #84]	; (8001a60 <is_moving+0x98>)
 8001a0c:	685a      	ldr	r2, [r3, #4]
 8001a0e:	68bb      	ldr	r3, [r7, #8]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	1ad3      	subs	r3, r2, r3
 8001a14:	f113 0f14 	cmn.w	r3, #20
 8001a18:	da02      	bge.n	8001a20 <is_moving+0x58>
    is_really_moving = 1;
 8001a1a:	2301      	movs	r3, #1
 8001a1c:	75fb      	strb	r3, [r7, #23]
 8001a1e:	e010      	b.n	8001a42 <is_moving+0x7a>
  }
  else if (accelero_val.z - *z > 20 || accelero_val.z - *z < -20) {
 8001a20:	4b0f      	ldr	r3, [pc, #60]	; (8001a60 <is_moving+0x98>)
 8001a22:	689a      	ldr	r2, [r3, #8]
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	1ad3      	subs	r3, r2, r3
 8001a2a:	2b14      	cmp	r3, #20
 8001a2c:	dc07      	bgt.n	8001a3e <is_moving+0x76>
 8001a2e:	4b0c      	ldr	r3, [pc, #48]	; (8001a60 <is_moving+0x98>)
 8001a30:	689a      	ldr	r2, [r3, #8]
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	1ad3      	subs	r3, r2, r3
 8001a38:	f113 0f14 	cmn.w	r3, #20
 8001a3c:	da01      	bge.n	8001a42 <is_moving+0x7a>
    is_really_moving = 1;
 8001a3e:	2301      	movs	r3, #1
 8001a40:	75fb      	strb	r3, [r7, #23]
  }

  if (is_really_moving) {
 8001a42:	7dfb      	ldrb	r3, [r7, #23]
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d004      	beq.n	8001a52 <is_moving+0x8a>
    motion_status = OK;
 8001a48:	4b06      	ldr	r3, [pc, #24]	; (8001a64 <is_moving+0x9c>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	701a      	strb	r2, [r3, #0]
    return 1;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	e000      	b.n	8001a54 <is_moving+0x8c>
  }

  return 0;
 8001a52:	2300      	movs	r3, #0
}
 8001a54:	4618      	mov	r0, r3
 8001a56:	371c      	adds	r7, #28
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5e:	4770      	bx	lr
 8001a60:	20000338 	.word	0x20000338
 8001a64:	20000346 	.word	0x20000346

08001a68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001a6c:	bf00      	nop
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a74:	4770      	bx	lr

08001a76 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8001a76:	b480      	push	{r7}
 8001a78:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8001a7a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a82:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001a86:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001a8a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001a8e:	bf00      	nop
 8001a90:	46bd      	mov	sp, r7
 8001a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a96:	4770      	bx	lr

08001a98 <LL_AHB2_GRP1_EnableClock>:
{
 8001a98:	b480      	push	{r7}
 8001a9a:	b085      	sub	sp, #20
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001aa0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001aa4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001aa6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	4313      	orrs	r3, r2
 8001aae:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001ab0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ab4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	4013      	ands	r3, r2
 8001aba:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001abc:	68fb      	ldr	r3, [r7, #12]
}
 8001abe:	bf00      	nop
 8001ac0:	3714      	adds	r7, #20
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac8:	4770      	bx	lr

08001aca <LL_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_AHB3_GRP1_PERIPH_IPCC
  *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
  * @retval None
*/
__STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 8001aca:	b480      	push	{r7}
 8001acc:	b085      	sub	sp, #20
 8001ace:	af00      	add	r7, sp, #0
 8001ad0:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB3ENR, Periphs);
 8001ad2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ad6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001ad8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	4313      	orrs	r3, r2
 8001ae0:	650b      	str	r3, [r1, #80]	; 0x50
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8001ae2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ae6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	4013      	ands	r3, r2
 8001aec:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001aee:	68fb      	ldr	r3, [r7, #12]
}
 8001af0:	bf00      	nop
 8001af2:	3714      	adds	r7, #20
 8001af4:	46bd      	mov	sp, r7
 8001af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afa:	4770      	bx	lr

08001afc <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001afc:	b480      	push	{r7}
 8001afe:	b085      	sub	sp, #20
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001b04:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b08:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001b0a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	4313      	orrs	r3, r2
 8001b12:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001b14:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b18:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	4013      	ands	r3, r2
 8001b1e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001b20:	68fb      	ldr	r3, [r7, #12]
}
 8001b22:	bf00      	nop
 8001b24:	3714      	adds	r7, #20
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr

08001b2e <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b2e:	b580      	push	{r7, lr}
 8001b30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_HSEM_CLK_ENABLE();
 8001b32:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8001b36:	f7ff ffc8 	bl	8001aca <LL_AHB3_GRP1_EnableClock>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b3a:	bf00      	nop
 8001b3c:	bd80      	pop	{r7, pc}
	...

08001b40 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b082      	sub	sp, #8
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	4a08      	ldr	r2, [pc, #32]	; (8001b70 <HAL_RTC_MspInit+0x30>)
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d109      	bne.n	8001b66 <HAL_RTC_MspInit+0x26>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001b52:	f7ff ff90 	bl	8001a76 <LL_RCC_EnableRTC>
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 8001b56:	2200      	movs	r2, #0
 8001b58:	2100      	movs	r1, #0
 8001b5a:	2003      	movs	r0, #3
 8001b5c:	f003 febf 	bl	80058de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 8001b60:	2003      	movs	r0, #3
 8001b62:	f003 fed6 	bl	8005912 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001b66:	bf00      	nop
 8001b68:	3708      	adds	r7, #8
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	bf00      	nop
 8001b70:	40002800 	.word	0x40002800

08001b74 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b082      	sub	sp, #8
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	4a12      	ldr	r2, [pc, #72]	; (8001bcc <HAL_TIM_Base_MspInit+0x58>)
 8001b82:	4293      	cmp	r3, r2
 8001b84:	d10c      	bne.n	8001ba0 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 8001b86:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001b8a:	f7ff ffb7 	bl	8001afc <LL_APB2_GRP1_EnableClock>
    /* TIM16 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8001b8e:	2200      	movs	r2, #0
 8001b90:	2100      	movs	r1, #0
 8001b92:	2019      	movs	r0, #25
 8001b94:	f003 fea3 	bl	80058de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001b98:	2019      	movs	r0, #25
 8001b9a:	f003 feba 	bl	8005912 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8001b9e:	e010      	b.n	8001bc2 <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM17)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4a0a      	ldr	r2, [pc, #40]	; (8001bd0 <HAL_TIM_Base_MspInit+0x5c>)
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	d10b      	bne.n	8001bc2 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8001baa:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8001bae:	f7ff ffa5 	bl	8001afc <LL_APB2_GRP1_EnableClock>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	2100      	movs	r1, #0
 8001bb6:	201a      	movs	r0, #26
 8001bb8:	f003 fe91 	bl	80058de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8001bbc:	201a      	movs	r0, #26
 8001bbe:	f003 fea8 	bl	8005912 <HAL_NVIC_EnableIRQ>
}
 8001bc2:	bf00      	nop
 8001bc4:	3708      	adds	r7, #8
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	40014400 	.word	0x40014400
 8001bd0:	40014800 	.word	0x40014800

08001bd4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b088      	sub	sp, #32
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bdc:	f107 030c 	add.w	r3, r7, #12
 8001be0:	2200      	movs	r2, #0
 8001be2:	601a      	str	r2, [r3, #0]
 8001be4:	605a      	str	r2, [r3, #4]
 8001be6:	609a      	str	r2, [r3, #8]
 8001be8:	60da      	str	r2, [r3, #12]
 8001bea:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4a12      	ldr	r2, [pc, #72]	; (8001c3c <HAL_UART_MspInit+0x68>)
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	d11e      	bne.n	8001c34 <HAL_UART_MspInit+0x60>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001bf6:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001bfa:	f7ff ff7f 	bl	8001afc <LL_APB2_GRP1_EnableClock>
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bfe:	2002      	movs	r0, #2
 8001c00:	f7ff ff4a 	bl	8001a98 <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration    
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8001c04:	23c0      	movs	r3, #192	; 0xc0
 8001c06:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c08:	2302      	movs	r3, #2
 8001c0a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c10:	2300      	movs	r3, #0
 8001c12:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001c14:	2307      	movs	r3, #7
 8001c16:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c18:	f107 030c 	add.w	r3, r7, #12
 8001c1c:	4619      	mov	r1, r3
 8001c1e:	4808      	ldr	r0, [pc, #32]	; (8001c40 <HAL_UART_MspInit+0x6c>)
 8001c20:	f003 ff1a 	bl	8005a58 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001c24:	2200      	movs	r2, #0
 8001c26:	2100      	movs	r1, #0
 8001c28:	2024      	movs	r0, #36	; 0x24
 8001c2a:	f003 fe58 	bl	80058de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001c2e:	2024      	movs	r0, #36	; 0x24
 8001c30:	f003 fe6f 	bl	8005912 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001c34:	bf00      	nop
 8001c36:	3720      	adds	r7, #32
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	bd80      	pop	{r7, pc}
 8001c3c:	40013800 	.word	0x40013800
 8001c40:	48000400 	.word	0x48000400

08001c44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001c48:	bf00      	nop
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c50:	4770      	bx	lr

08001c52 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c52:	b480      	push	{r7}
 8001c54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c56:	e7fe      	b.n	8001c56 <HardFault_Handler+0x4>

08001c58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c5c:	e7fe      	b.n	8001c5c <MemManage_Handler+0x4>

08001c5e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c5e:	b480      	push	{r7}
 8001c60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c62:	e7fe      	b.n	8001c62 <BusFault_Handler+0x4>

08001c64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c64:	b480      	push	{r7}
 8001c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c68:	e7fe      	b.n	8001c68 <UsageFault_Handler+0x4>

08001c6a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c6a:	b480      	push	{r7}
 8001c6c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c6e:	bf00      	nop
 8001c70:	46bd      	mov	sp, r7
 8001c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c76:	4770      	bx	lr

08001c78 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c7c:	bf00      	nop
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c84:	4770      	bx	lr

08001c86 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c86:	b480      	push	{r7}
 8001c88:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c8a:	bf00      	nop
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c92:	4770      	bx	lr

08001c94 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c98:	f003 fcbe 	bl	8005618 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c9c:	bf00      	nop
 8001c9e:	bd80      	pop	{r7, pc}

08001ca0 <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 19.
  */
void RTC_WKUP_IRQHandler(void)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8001ca4:	4803      	ldr	r0, [pc, #12]	; (8001cb4 <RTC_WKUP_IRQHandler+0x14>)
 8001ca6:	f006 fec5 	bl	8008a34 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */
  HW_TS_RTC_Wakeup_Handler();
 8001caa:	f7fe fffb 	bl	8000ca4 <HW_TS_RTC_Wakeup_Handler>
  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 8001cae:	bf00      	nop
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	20000620 	.word	0x20000620

08001cb8 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8001cbc:	2010      	movs	r0, #16
 8001cbe:	f004 f94b 	bl	8005f58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001cc2:	bf00      	nop
 8001cc4:	bd80      	pop	{r7, pc}
	...

08001cc8 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8001ccc:	4802      	ldr	r0, [pc, #8]	; (8001cd8 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001cce:	f006 ff62 	bl	8008b96 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001cd2:	bf00      	nop
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	20000644 	.word	0x20000644

08001cdc <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8001ce0:	4802      	ldr	r0, [pc, #8]	; (8001cec <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 8001ce2:	f006 ff58 	bl	8008b96 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8001ce6:	bf00      	nop
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	20000554 	.word	0x20000554

08001cf0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001cf4:	4802      	ldr	r0, [pc, #8]	; (8001d00 <USART1_IRQHandler+0x10>)
 8001cf6:	f007 fa1d 	bl	8009134 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001cfa:	bf00      	nop
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	20000594 	.word	0x20000594

08001d04 <IPCC_C1_TX_IRQHandler>:

/* USER CODE BEGIN 1 */
void IPCC_C1_TX_IRQHandler(void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	af00      	add	r7, sp, #0
  HW_IPCC_Tx_Handler();
 8001d08:	f00b fcac 	bl	800d664 <HW_IPCC_Tx_Handler>
  return;
 8001d0c:	bf00      	nop
}
 8001d0e:	bd80      	pop	{r7, pc}

08001d10 <IPCC_C1_RX_IRQHandler>:

void IPCC_C1_RX_IRQHandler(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	af00      	add	r7, sp, #0
  HW_IPCC_Rx_Handler();
 8001d14:	f00b fc6e 	bl	800d5f4 <HW_IPCC_Rx_Handler>
  return;
 8001d18:	bf00      	nop
}
 8001d1a:	bd80      	pop	{r7, pc}

08001d1c <LL_AHB2_GRP1_EnableClock>:
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b085      	sub	sp, #20
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001d24:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d28:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001d2a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	4313      	orrs	r3, r2
 8001d32:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001d34:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d38:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001d40:	68fb      	ldr	r3, [r7, #12]
}
 8001d42:	bf00      	nop
 8001d44:	3714      	adds	r7, #20
 8001d46:	46bd      	mov	sp, r7
 8001d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4c:	4770      	bx	lr

08001d4e <LL_APB1_GRP1_EnableClock>:
{
 8001d4e:	b480      	push	{r7}
 8001d50:	b085      	sub	sp, #20
 8001d52:	af00      	add	r7, sp, #0
 8001d54:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001d56:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d5a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001d5c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	4313      	orrs	r3, r2
 8001d64:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001d66:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d6a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	4013      	ands	r3, r2
 8001d70:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001d72:	68fb      	ldr	r3, [r7, #12]
}
 8001d74:	bf00      	nop
 8001d76:	3714      	adds	r7, #20
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7e:	4770      	bx	lr

08001d80 <LL_APB1_GRP1_DisableClock>:
{
 8001d80:	b480      	push	{r7}
 8001d82:	b083      	sub	sp, #12
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 8001d88:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d8c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	43db      	mvns	r3, r3
 8001d92:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001d96:	4013      	ands	r3, r2
 8001d98:	658b      	str	r3, [r1, #88]	; 0x58
}
 8001d9a:	bf00      	nop
 8001d9c:	370c      	adds	r7, #12
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da4:	4770      	bx	lr
	...

08001da8 <BSP_I2C1_Init>:
/**
  * @brief  Initialize I2C HAL
  * @retval BSP status
  */
int32_t BSP_I2C1_Init(void) 
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b082      	sub	sp, #8
 8001dac:	af00      	add	r7, sp, #0

  int32_t ret = BSP_ERROR_NONE;
 8001dae:	2300      	movs	r3, #0
 8001db0:	607b      	str	r3, [r7, #4]
  
  hi2c1.Instance  = I2C1;
 8001db2:	4b19      	ldr	r3, [pc, #100]	; (8001e18 <BSP_I2C1_Init+0x70>)
 8001db4:	4a19      	ldr	r2, [pc, #100]	; (8001e1c <BSP_I2C1_Init+0x74>)
 8001db6:	601a      	str	r2, [r3, #0]

  if(I2C1InitCounter++ == 0)
 8001db8:	4b19      	ldr	r3, [pc, #100]	; (8001e20 <BSP_I2C1_Init+0x78>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	1c5a      	adds	r2, r3, #1
 8001dbe:	4918      	ldr	r1, [pc, #96]	; (8001e20 <BSP_I2C1_Init+0x78>)
 8001dc0:	600a      	str	r2, [r1, #0]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d122      	bne.n	8001e0c <BSP_I2C1_Init+0x64>
  {     
    if (HAL_I2C_GetState(&hi2c1) == HAL_I2C_STATE_RESET)
 8001dc6:	4814      	ldr	r0, [pc, #80]	; (8001e18 <BSP_I2C1_Init+0x70>)
 8001dc8:	f004 fbea 	bl	80065a0 <HAL_I2C_GetState>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d11c      	bne.n	8001e0c <BSP_I2C1_Init+0x64>
    {  
    #if (USE_HAL_I2C_REGISTER_CALLBACKS == 0)
      /* Init the I2C Msp */
      I2C1_MspInit(&hi2c1);
 8001dd2:	4811      	ldr	r0, [pc, #68]	; (8001e18 <BSP_I2C1_Init+0x70>)
 8001dd4:	f000 f8fe 	bl	8001fd4 <I2C1_MspInit>
        {
          return BSP_ERROR_MSP_FAILURE;
        }
      }
    #endif
      if(ret == BSP_ERROR_NONE)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d116      	bne.n	8001e0c <BSP_I2C1_Init+0x64>
	  {
    	/* Init the I2C */
    	if(MX_I2C1_Init(&hi2c1) != HAL_OK)
 8001dde:	480e      	ldr	r0, [pc, #56]	; (8001e18 <BSP_I2C1_Init+0x70>)
 8001de0:	f000 f8b4 	bl	8001f4c <MX_I2C1_Init>
 8001de4:	4603      	mov	r3, r0
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d003      	beq.n	8001df2 <BSP_I2C1_Init+0x4a>
    	{
      		ret = BSP_ERROR_BUS_FAILURE;
 8001dea:	f06f 0307 	mvn.w	r3, #7
 8001dee:	607b      	str	r3, [r7, #4]
 8001df0:	e00c      	b.n	8001e0c <BSP_I2C1_Init+0x64>
    	}
    	else if(HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK) 
 8001df2:	2100      	movs	r1, #0
 8001df4:	4808      	ldr	r0, [pc, #32]	; (8001e18 <BSP_I2C1_Init+0x70>)
 8001df6:	f004 fe09 	bl	8006a0c <HAL_I2CEx_ConfigAnalogFilter>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d003      	beq.n	8001e08 <BSP_I2C1_Init+0x60>
    	{
      	  ret = BSP_ERROR_BUS_FAILURE;    		
 8001e00:	f06f 0307 	mvn.w	r3, #7
 8001e04:	607b      	str	r3, [r7, #4]
 8001e06:	e001      	b.n	8001e0c <BSP_I2C1_Init+0x64>
    	}
    	else
    	{
      		ret = BSP_ERROR_NONE;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	607b      	str	r3, [r7, #4]
    	}
	  }	
    }
  }
  return ret;
 8001e0c:	687b      	ldr	r3, [r7, #4]
}
 8001e0e:	4618      	mov	r0, r3
 8001e10:	3708      	adds	r7, #8
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	bf00      	nop
 8001e18:	20000684 	.word	0x20000684
 8001e1c:	40005400 	.word	0x40005400
 8001e20:	20000364 	.word	0x20000364

08001e24 <BSP_I2C1_DeInit>:
/**
  * @brief  DeInitialize I2C HAL.
  * @retval BSP status
  */
int32_t BSP_I2C1_DeInit(void) 
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b082      	sub	sp, #8
 8001e28:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	607b      	str	r3, [r7, #4]
  
  if (I2C1InitCounter > 0)
 8001e2e:	4b0f      	ldr	r3, [pc, #60]	; (8001e6c <BSP_I2C1_DeInit+0x48>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d014      	beq.n	8001e60 <BSP_I2C1_DeInit+0x3c>
  {       
    if (--I2C1InitCounter == 0)
 8001e36:	4b0d      	ldr	r3, [pc, #52]	; (8001e6c <BSP_I2C1_DeInit+0x48>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	3b01      	subs	r3, #1
 8001e3c:	4a0b      	ldr	r2, [pc, #44]	; (8001e6c <BSP_I2C1_DeInit+0x48>)
 8001e3e:	6013      	str	r3, [r2, #0]
 8001e40:	4b0a      	ldr	r3, [pc, #40]	; (8001e6c <BSP_I2C1_DeInit+0x48>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d10b      	bne.n	8001e60 <BSP_I2C1_DeInit+0x3c>
    {    
  #if (USE_HAL_I2C_REGISTER_CALLBACKS == 0)
    	/* DeInit the I2C */ 
    	I2C1_MspDeInit(&hi2c1);
 8001e48:	4809      	ldr	r0, [pc, #36]	; (8001e70 <BSP_I2C1_DeInit+0x4c>)
 8001e4a:	f000 f8e5 	bl	8002018 <I2C1_MspDeInit>
  #endif  
  		/* DeInit the I2C */ 
  		if (HAL_I2C_DeInit(&hi2c1) != HAL_OK) 
 8001e4e:	4808      	ldr	r0, [pc, #32]	; (8001e70 <BSP_I2C1_DeInit+0x4c>)
 8001e50:	f004 f934 	bl	80060bc <HAL_I2C_DeInit>
 8001e54:	4603      	mov	r3, r0
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d002      	beq.n	8001e60 <BSP_I2C1_DeInit+0x3c>
  		{
    		ret = BSP_ERROR_BUS_FAILURE;
 8001e5a:	f06f 0307 	mvn.w	r3, #7
 8001e5e:	607b      	str	r3, [r7, #4]
  		}
    }
  }
  return ret;
 8001e60:	687b      	ldr	r3, [r7, #4]
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	3708      	adds	r7, #8
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	bf00      	nop
 8001e6c:	20000364 	.word	0x20000364
 8001e70:	20000684 	.word	0x20000684

08001e74 <BSP_I2C1_WriteReg>:
  * @param  Length Data Length
  * @retval BSP status
  */

int32_t BSP_I2C1_WriteReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b08a      	sub	sp, #40	; 0x28
 8001e78:	af04      	add	r7, sp, #16
 8001e7a:	60ba      	str	r2, [r7, #8]
 8001e7c:	461a      	mov	r2, r3
 8001e7e:	4603      	mov	r3, r0
 8001e80:	81fb      	strh	r3, [r7, #14]
 8001e82:	460b      	mov	r3, r1
 8001e84:	81bb      	strh	r3, [r7, #12]
 8001e86:	4613      	mov	r3, r2
 8001e88:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;  
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	617b      	str	r3, [r7, #20]
  
  if (HAL_I2C_Mem_Write(&hi2c1, DevAddr,Reg, I2C_MEMADD_SIZE_8BIT,pData, Length, BUS_I2C1_POLL_TIMEOUT) != HAL_OK)
 8001e8e:	89ba      	ldrh	r2, [r7, #12]
 8001e90:	89f9      	ldrh	r1, [r7, #14]
 8001e92:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e96:	9302      	str	r3, [sp, #8]
 8001e98:	88fb      	ldrh	r3, [r7, #6]
 8001e9a:	9301      	str	r3, [sp, #4]
 8001e9c:	68bb      	ldr	r3, [r7, #8]
 8001e9e:	9300      	str	r3, [sp, #0]
 8001ea0:	2301      	movs	r3, #1
 8001ea2:	480c      	ldr	r0, [pc, #48]	; (8001ed4 <BSP_I2C1_WriteReg+0x60>)
 8001ea4:	f004 f94e 	bl	8006144 <HAL_I2C_Mem_Write>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d00c      	beq.n	8001ec8 <BSP_I2C1_WriteReg+0x54>
  {    
    if (HAL_I2C_GetError(&hi2c1) == HAL_I2C_ERROR_AF)
 8001eae:	4809      	ldr	r0, [pc, #36]	; (8001ed4 <BSP_I2C1_WriteReg+0x60>)
 8001eb0:	f004 fb84 	bl	80065bc <HAL_I2C_GetError>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	2b04      	cmp	r3, #4
 8001eb8:	d103      	bne.n	8001ec2 <BSP_I2C1_WriteReg+0x4e>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 8001eba:	f06f 0365 	mvn.w	r3, #101	; 0x65
 8001ebe:	617b      	str	r3, [r7, #20]
 8001ec0:	e002      	b.n	8001ec8 <BSP_I2C1_WriteReg+0x54>
    }
    else
    {
      ret =  BSP_ERROR_PERIPH_FAILURE;
 8001ec2:	f06f 0303 	mvn.w	r3, #3
 8001ec6:	617b      	str	r3, [r7, #20]
    }
  }
  return ret;
 8001ec8:	697b      	ldr	r3, [r7, #20]
}
 8001eca:	4618      	mov	r0, r3
 8001ecc:	3718      	adds	r7, #24
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	20000684 	.word	0x20000684

08001ed8 <BSP_I2C1_ReadReg>:
  * @param  pData  Pointer to data buffer to read
  * @param  Length Data Length
  * @retval BSP status
  */
int32_t  BSP_I2C1_ReadReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length) 
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b08a      	sub	sp, #40	; 0x28
 8001edc:	af04      	add	r7, sp, #16
 8001ede:	60ba      	str	r2, [r7, #8]
 8001ee0:	461a      	mov	r2, r3
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	81fb      	strh	r3, [r7, #14]
 8001ee6:	460b      	mov	r3, r1
 8001ee8:	81bb      	strh	r3, [r7, #12]
 8001eea:	4613      	mov	r3, r2
 8001eec:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	617b      	str	r3, [r7, #20]
  
  if (HAL_I2C_Mem_Read(&hi2c1, DevAddr, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length, BUS_I2C1_POLL_TIMEOUT) != HAL_OK)
 8001ef2:	89ba      	ldrh	r2, [r7, #12]
 8001ef4:	89f9      	ldrh	r1, [r7, #14]
 8001ef6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001efa:	9302      	str	r3, [sp, #8]
 8001efc:	88fb      	ldrh	r3, [r7, #6]
 8001efe:	9301      	str	r3, [sp, #4]
 8001f00:	68bb      	ldr	r3, [r7, #8]
 8001f02:	9300      	str	r3, [sp, #0]
 8001f04:	2301      	movs	r3, #1
 8001f06:	480c      	ldr	r0, [pc, #48]	; (8001f38 <BSP_I2C1_ReadReg+0x60>)
 8001f08:	f004 fa30 	bl	800636c <HAL_I2C_Mem_Read>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d00c      	beq.n	8001f2c <BSP_I2C1_ReadReg+0x54>
  { 
    if (HAL_I2C_GetError(&hi2c1) == HAL_I2C_ERROR_AF)
 8001f12:	4809      	ldr	r0, [pc, #36]	; (8001f38 <BSP_I2C1_ReadReg+0x60>)
 8001f14:	f004 fb52 	bl	80065bc <HAL_I2C_GetError>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	2b04      	cmp	r3, #4
 8001f1c:	d103      	bne.n	8001f26 <BSP_I2C1_ReadReg+0x4e>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 8001f1e:	f06f 0365 	mvn.w	r3, #101	; 0x65
 8001f22:	617b      	str	r3, [r7, #20]
 8001f24:	e002      	b.n	8001f2c <BSP_I2C1_ReadReg+0x54>
    }
    else
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8001f26:	f06f 0303 	mvn.w	r3, #3
 8001f2a:	617b      	str	r3, [r7, #20]
    }
  }
  return ret;
 8001f2c:	697b      	ldr	r3, [r7, #20]
}
 8001f2e:	4618      	mov	r0, r3
 8001f30:	3718      	adds	r7, #24
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	20000684 	.word	0x20000684

08001f3c <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8001f40:	f003 fb7c 	bl	800563c <HAL_GetTick>
 8001f44:	4603      	mov	r3, r0
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	bd80      	pop	{r7, pc}
	...

08001f4c <MX_I2C1_Init>:

/* I2C1 init function */ 

__weak HAL_StatusTypeDef MX_I2C1_Init(I2C_HandleTypeDef* hi2c)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b084      	sub	sp, #16
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8001f54:	2300      	movs	r3, #0
 8001f56:	73fb      	strb	r3, [r7, #15]
  hi2c->Instance = I2C1;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	4a1c      	ldr	r2, [pc, #112]	; (8001fcc <MX_I2C1_Init+0x80>)
 8001f5c:	601a      	str	r2, [r3, #0]
  hi2c->Init.Timing = 0x00707CBB;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	4a1b      	ldr	r2, [pc, #108]	; (8001fd0 <MX_I2C1_Init+0x84>)
 8001f62:	605a      	str	r2, [r3, #4]
  hi2c->Init.OwnAddress1 = 0;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2200      	movs	r2, #0
 8001f68:	609a      	str	r2, [r3, #8]
  hi2c->Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	2201      	movs	r2, #1
 8001f6e:	60da      	str	r2, [r3, #12]
  hi2c->Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2200      	movs	r2, #0
 8001f74:	611a      	str	r2, [r3, #16]
  hi2c->Init.OwnAddress2 = 0;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	2200      	movs	r2, #0
 8001f7a:	615a      	str	r2, [r3, #20]
  hi2c->Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2200      	movs	r2, #0
 8001f80:	619a      	str	r2, [r3, #24]
  hi2c->Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	2200      	movs	r2, #0
 8001f86:	61da      	str	r2, [r3, #28]
  hi2c->Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(hi2c) != HAL_OK)
 8001f8e:	6878      	ldr	r0, [r7, #4]
 8001f90:	f004 f805 	bl	8005f9e <HAL_I2C_Init>
 8001f94:	4603      	mov	r3, r0
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d001      	beq.n	8001f9e <MX_I2C1_Init+0x52>
  {
    ret = HAL_ERROR;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	73fb      	strb	r3, [r7, #15]
  }

  if (HAL_I2CEx_ConfigAnalogFilter(hi2c, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001f9e:	2100      	movs	r1, #0
 8001fa0:	6878      	ldr	r0, [r7, #4]
 8001fa2:	f004 fd33 	bl	8006a0c <HAL_I2CEx_ConfigAnalogFilter>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d001      	beq.n	8001fb0 <MX_I2C1_Init+0x64>
  {
    ret = HAL_ERROR;
 8001fac:	2301      	movs	r3, #1
 8001fae:	73fb      	strb	r3, [r7, #15]
  }

  if (HAL_I2CEx_ConfigDigitalFilter(hi2c, 0) != HAL_OK)
 8001fb0:	2100      	movs	r1, #0
 8001fb2:	6878      	ldr	r0, [r7, #4]
 8001fb4:	f004 fd75 	bl	8006aa2 <HAL_I2CEx_ConfigDigitalFilter>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d001      	beq.n	8001fc2 <MX_I2C1_Init+0x76>
  {
    ret = HAL_ERROR;
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8001fc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	3710      	adds	r7, #16
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bd80      	pop	{r7, pc}
 8001fcc:	40005400 	.word	0x40005400
 8001fd0:	00707cbb 	.word	0x00707cbb

08001fd4 <I2C1_MspInit>:

static void I2C1_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b088      	sub	sp, #32
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fdc:	2002      	movs	r0, #2
 8001fde:	f7ff fe9d 	bl	8001d1c <LL_AHB2_GRP1_EnableClock>
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001fe2:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001fe6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001fe8:	2312      	movs	r3, #18
 8001fea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001fec:	2301      	movs	r3, #1
 8001fee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001ff4:	2304      	movs	r3, #4
 8001ff6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ff8:	f107 030c 	add.w	r3, r7, #12
 8001ffc:	4619      	mov	r1, r3
 8001ffe:	4805      	ldr	r0, [pc, #20]	; (8002014 <I2C1_MspInit+0x40>)
 8002000:	f003 fd2a 	bl	8005a58 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002004:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8002008:	f7ff fea1 	bl	8001d4e <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
}
 800200c:	bf00      	nop
 800200e:	3720      	adds	r7, #32
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}
 8002014:	48000400 	.word	0x48000400

08002018 <I2C1_MspDeInit>:

static void I2C1_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b082      	sub	sp, #8
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8002020:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8002024:	f7ff feac 	bl	8001d80 <LL_APB1_GRP1_DisableClock>
  
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8|GPIO_PIN_9);
 8002028:	f44f 7140 	mov.w	r1, #768	; 0x300
 800202c:	4803      	ldr	r0, [pc, #12]	; (800203c <I2C1_MspDeInit+0x24>)
 800202e:	f003 fe83 	bl	8005d38 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
}
 8002032:	bf00      	nop
 8002034:	3708      	adds	r7, #8
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}
 800203a:	bf00      	nop
 800203c:	48000400 	.word	0x48000400

08002040 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002040:	b480      	push	{r7}
 8002042:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined(VECT_TAB_SRAM) && defined(VECT_TAB_BASE_ADDRESS)  
  /* program in SRAMx */
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;  /* Vector Table Relocation in Internal SRAMx for CPU1 */
#else    /* program in FLASH */
  SCB->VTOR = VECT_TAB_OFFSET;              /* Vector Table Relocation in Internal FLASH */
 8002044:	4b26      	ldr	r3, [pc, #152]	; (80020e0 <SystemInit+0xa0>)
 8002046:	2200      	movs	r2, #0
 8002048:	609a      	str	r2, [r3, #8]
#endif

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
 800204a:	4b25      	ldr	r3, [pc, #148]	; (80020e0 <SystemInit+0xa0>)
 800204c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002050:	4a23      	ldr	r2, [pc, #140]	; (80020e0 <SystemInit+0xa0>)
 8002052:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002056:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800205a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002064:	f043 0301 	orr.w	r3, r3, #1
 8002068:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 800206a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800206e:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8002072:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8002074:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002078:	681a      	ldr	r2, [r3, #0]
 800207a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800207e:	4b19      	ldr	r3, [pc, #100]	; (80020e4 <SystemInit+0xa4>)
 8002080:	4013      	ands	r3, r2
 8002082:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8002084:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002088:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800208c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002090:	f023 0305 	bic.w	r3, r3, #5
 8002094:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  
  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8002098:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800209c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80020a0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80020a4:	f023 0301 	bic.w	r3, r3, #1
 80020a8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
    
  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 80020ac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80020b0:	4a0d      	ldr	r2, [pc, #52]	; (80020e8 <SystemInit+0xa8>)
 80020b2:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 80020b4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80020b8:	4a0b      	ldr	r2, [pc, #44]	; (80020e8 <SystemInit+0xa8>)
 80020ba:	611a      	str	r2, [r3, #16]
#endif
  
  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80020bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80020c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80020ca:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80020cc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80020d0:	2200      	movs	r2, #0
 80020d2:	619a      	str	r2, [r3, #24]
}
 80020d4:	bf00      	nop
 80020d6:	46bd      	mov	sp, r7
 80020d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020dc:	4770      	bx	lr
 80020de:	bf00      	nop
 80020e0:	e000ed00 	.word	0xe000ed00
 80020e4:	faf6fefb 	.word	0xfaf6fefb
 80020e8:	22041000 	.word	0x22041000

080020ec <SystemCoreClockUpdate>:
  *
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 80020ec:	b480      	push	{r7}
 80020ee:	b087      	sub	sp, #28
 80020f0:	af00      	add	r7, sp, #0
  uint32_t tmp, msirange, pllvco, pllr, pllsource , pllm;

  /* Get MSI Range frequency--------------------------------------------------*/

  /*MSI frequency range in Hz*/
  msirange = MSIRangeTable[(RCC->CR & RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos];
 80020f2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	091b      	lsrs	r3, r3, #4
 80020fa:	f003 030f 	and.w	r3, r3, #15
 80020fe:	4a47      	ldr	r2, [pc, #284]	; (800221c <SystemCoreClockUpdate+0x130>)
 8002100:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002104:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002106:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800210a:	689b      	ldr	r3, [r3, #8]
 800210c:	f003 030c 	and.w	r3, r3, #12
 8002110:	2b0c      	cmp	r3, #12
 8002112:	d867      	bhi.n	80021e4 <SystemCoreClockUpdate+0xf8>
 8002114:	a201      	add	r2, pc, #4	; (adr r2, 800211c <SystemCoreClockUpdate+0x30>)
 8002116:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800211a:	bf00      	nop
 800211c:	08002151 	.word	0x08002151
 8002120:	080021e5 	.word	0x080021e5
 8002124:	080021e5 	.word	0x080021e5
 8002128:	080021e5 	.word	0x080021e5
 800212c:	08002159 	.word	0x08002159
 8002130:	080021e5 	.word	0x080021e5
 8002134:	080021e5 	.word	0x080021e5
 8002138:	080021e5 	.word	0x080021e5
 800213c:	08002161 	.word	0x08002161
 8002140:	080021e5 	.word	0x080021e5
 8002144:	080021e5 	.word	0x080021e5
 8002148:	080021e5 	.word	0x080021e5
 800214c:	08002169 	.word	0x08002169
  {
    case 0x00:   /* MSI used as system clock source */
      SystemCoreClock = msirange;
 8002150:	4a33      	ldr	r2, [pc, #204]	; (8002220 <SystemCoreClockUpdate+0x134>)
 8002152:	693b      	ldr	r3, [r7, #16]
 8002154:	6013      	str	r3, [r2, #0]
      break;
 8002156:	e049      	b.n	80021ec <SystemCoreClockUpdate+0x100>

    case 0x04:  /* HSI used as system clock source */
      /* HSI used as system clock source */
        SystemCoreClock = HSI_VALUE;
 8002158:	4b31      	ldr	r3, [pc, #196]	; (8002220 <SystemCoreClockUpdate+0x134>)
 800215a:	4a32      	ldr	r2, [pc, #200]	; (8002224 <SystemCoreClockUpdate+0x138>)
 800215c:	601a      	str	r2, [r3, #0]
      break;
 800215e:	e045      	b.n	80021ec <SystemCoreClockUpdate+0x100>

    case 0x08:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8002160:	4b2f      	ldr	r3, [pc, #188]	; (8002220 <SystemCoreClockUpdate+0x134>)
 8002162:	4a31      	ldr	r2, [pc, #196]	; (8002228 <SystemCoreClockUpdate+0x13c>)
 8002164:	601a      	str	r2, [r3, #0]
      break;
 8002166:	e041      	b.n	80021ec <SystemCoreClockUpdate+0x100>

    case 0x0C: /* PLL used as system clock  source */
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLR
         */
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002168:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800216c:	68db      	ldr	r3, [r3, #12]
 800216e:	f003 0303 	and.w	r3, r3, #3
 8002172:	60fb      	str	r3, [r7, #12]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1UL ;
 8002174:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002178:	68db      	ldr	r3, [r3, #12]
 800217a:	091b      	lsrs	r3, r3, #4
 800217c:	f003 0307 	and.w	r3, r3, #7
 8002180:	3301      	adds	r3, #1
 8002182:	60bb      	str	r3, [r7, #8]

      if(pllsource == 0x02UL) /* HSI used as PLL clock source */
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	2b02      	cmp	r3, #2
 8002188:	d105      	bne.n	8002196 <SystemCoreClockUpdate+0xaa>
      {
        pllvco = (HSI_VALUE / pllm);
 800218a:	4a26      	ldr	r2, [pc, #152]	; (8002224 <SystemCoreClockUpdate+0x138>)
 800218c:	68bb      	ldr	r3, [r7, #8]
 800218e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002192:	617b      	str	r3, [r7, #20]
 8002194:	e00d      	b.n	80021b2 <SystemCoreClockUpdate+0xc6>
      }
      else if(pllsource == 0x03UL) /* HSE used as PLL clock source */
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	2b03      	cmp	r3, #3
 800219a:	d105      	bne.n	80021a8 <SystemCoreClockUpdate+0xbc>
      {
        pllvco = (HSE_VALUE / pllm);
 800219c:	4a22      	ldr	r2, [pc, #136]	; (8002228 <SystemCoreClockUpdate+0x13c>)
 800219e:	68bb      	ldr	r3, [r7, #8]
 80021a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80021a4:	617b      	str	r3, [r7, #20]
 80021a6:	e004      	b.n	80021b2 <SystemCoreClockUpdate+0xc6>
      }
      else /* MSI used as PLL clock source */
      {
        pllvco = (msirange / pllm);
 80021a8:	693a      	ldr	r2, [r7, #16]
 80021aa:	68bb      	ldr	r3, [r7, #8]
 80021ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80021b0:	617b      	str	r3, [r7, #20]
      }
      
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80021b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80021b6:	68db      	ldr	r3, [r3, #12]
 80021b8:	0a1b      	lsrs	r3, r3, #8
 80021ba:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80021be:	697b      	ldr	r3, [r7, #20]
 80021c0:	fb02 f303 	mul.w	r3, r2, r3
 80021c4:	617b      	str	r3, [r7, #20]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1UL);
 80021c6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80021ca:	68db      	ldr	r3, [r3, #12]
 80021cc:	0f5b      	lsrs	r3, r3, #29
 80021ce:	f003 0307 	and.w	r3, r3, #7
 80021d2:	3301      	adds	r3, #1
 80021d4:	607b      	str	r3, [r7, #4]
      
      SystemCoreClock = pllvco/pllr;
 80021d6:	697a      	ldr	r2, [r7, #20]
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	fbb2 f3f3 	udiv	r3, r2, r3
 80021de:	4a10      	ldr	r2, [pc, #64]	; (8002220 <SystemCoreClockUpdate+0x134>)
 80021e0:	6013      	str	r3, [r2, #0]
      break;
 80021e2:	e003      	b.n	80021ec <SystemCoreClockUpdate+0x100>

    default:
      SystemCoreClock = msirange;
 80021e4:	4a0e      	ldr	r2, [pc, #56]	; (8002220 <SystemCoreClockUpdate+0x134>)
 80021e6:	693b      	ldr	r3, [r7, #16]
 80021e8:	6013      	str	r3, [r2, #0]
      break;
 80021ea:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK1 prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80021ec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80021f0:	689b      	ldr	r3, [r3, #8]
 80021f2:	091b      	lsrs	r3, r3, #4
 80021f4:	f003 030f 	and.w	r3, r3, #15
 80021f8:	4a0c      	ldr	r2, [pc, #48]	; (800222c <SystemCoreClockUpdate+0x140>)
 80021fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021fe:	603b      	str	r3, [r7, #0]
  /* HCLK clock frequency */
  SystemCoreClock = SystemCoreClock / tmp;
 8002200:	4b07      	ldr	r3, [pc, #28]	; (8002220 <SystemCoreClockUpdate+0x134>)
 8002202:	681a      	ldr	r2, [r3, #0]
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	fbb2 f3f3 	udiv	r3, r2, r3
 800220a:	4a05      	ldr	r2, [pc, #20]	; (8002220 <SystemCoreClockUpdate+0x134>)
 800220c:	6013      	str	r3, [r2, #0]

}
 800220e:	bf00      	nop
 8002210:	371c      	adds	r7, #28
 8002212:	46bd      	mov	sp, r7
 8002214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002218:	4770      	bx	lr
 800221a:	bf00      	nop
 800221c:	0800de58 	.word	0x0800de58
 8002220:	2000007c 	.word	0x2000007c
 8002224:	00f42400 	.word	0x00f42400
 8002228:	01e84800 	.word	0x01e84800
 800222c:	0800ddf8 	.word	0x0800ddf8

08002230 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8002230:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002232:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002234:	3304      	adds	r3, #4

08002236 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002236:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002238:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 800223a:	d3f9      	bcc.n	8002230 <CopyDataInit>
  bx lr
 800223c:	4770      	bx	lr

0800223e <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 800223e:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8002240:	3004      	adds	r0, #4

08002242 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8002242:	4288      	cmp	r0, r1
  bcc FillZerobss
 8002244:	d3fb      	bcc.n	800223e <FillZerobss>
  bx lr
 8002246:	4770      	bx	lr

08002248 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002248:	480c      	ldr	r0, [pc, #48]	; (800227c <LoopForever+0x4>)
  mov   sp, r0          /* set stack pointer */
 800224a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 800224c:	480c      	ldr	r0, [pc, #48]	; (8002280 <LoopForever+0x8>)
 800224e:	490d      	ldr	r1, [pc, #52]	; (8002284 <LoopForever+0xc>)
 8002250:	4a0d      	ldr	r2, [pc, #52]	; (8002288 <LoopForever+0x10>)
 8002252:	2300      	movs	r3, #0
 8002254:	f7ff ffef 	bl	8002236 <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8002258:	480c      	ldr	r0, [pc, #48]	; (800228c <LoopForever+0x14>)
 800225a:	490d      	ldr	r1, [pc, #52]	; (8002290 <LoopForever+0x18>)
 800225c:	2300      	movs	r3, #0
 800225e:	f7ff fff0 	bl	8002242 <LoopFillZerobss>
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 8002262:	480c      	ldr	r0, [pc, #48]	; (8002294 <LoopForever+0x1c>)
 8002264:	490c      	ldr	r1, [pc, #48]	; (8002298 <LoopForever+0x20>)
 8002266:	2300      	movs	r3, #0
 8002268:	f7ff ffeb 	bl	8002242 <LoopFillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800226c:	f7ff fee8 	bl	8002040 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8002270:	f00b fd44 	bl	800dcfc <__libc_init_array>
/* Call the application s entry point.*/
	bl	main
 8002274:	f7ff f8a6 	bl	80013c4 <main>

08002278 <LoopForever>:

LoopForever:
  b LoopForever
 8002278:	e7fe      	b.n	8002278 <LoopForever>
 800227a:	0000      	.short	0x0000
  ldr   r0, =_estack
 800227c:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8002280:	20000004 	.word	0x20000004
 8002284:	20000174 	.word	0x20000174
 8002288:	0800dee8 	.word	0x0800dee8
  INIT_BSS _sbss, _ebss
 800228c:	20000310 	.word	0x20000310
 8002290:	200006e4 	.word	0x200006e4
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 8002294:	200301c4 	.word	0x200301c4
 8002298:	20030a44 	.word	0x20030a44

0800229c <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800229c:	e7fe      	b.n	800229c <ADC1_IRQHandler>
	...

080022a0 <LSM303AGR_ACC_RegisterBusIO>:
 * @brief  Register Component Bus IO operations
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_ACC_RegisterBusIO(LSM303AGR_ACC_Object_t *pObj, LSM303AGR_IO_t *pIO)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b084      	sub	sp, #16
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
 80022a8:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM303AGR_OK;
 80022aa:	2300      	movs	r3, #0
 80022ac:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d103      	bne.n	80022bc <LSM303AGR_ACC_RegisterBusIO+0x1c>
  {
    ret = LSM303AGR_ERROR;
 80022b4:	f04f 33ff 	mov.w	r3, #4294967295
 80022b8:	60fb      	str	r3, [r7, #12]
 80022ba:	e04d      	b.n	8002358 <LSM303AGR_ACC_RegisterBusIO+0xb8>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	681a      	ldr	r2, [r3, #0]
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	685a      	ldr	r2, [r3, #4]
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	689a      	ldr	r2, [r3, #8]
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	7b1a      	ldrb	r2, [r3, #12]
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	691a      	ldr	r2, [r3, #16]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	695a      	ldr	r2, [r3, #20]
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	699a      	ldr	r2, [r3, #24]
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadAccRegWrap;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	4a1b      	ldr	r2, [pc, #108]	; (8002364 <LSM303AGR_ACC_RegisterBusIO+0xc4>)
 80022f8:	621a      	str	r2, [r3, #32]
    pObj->Ctx.write_reg = WriteAccRegWrap;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	4a1a      	ldr	r2, [pc, #104]	; (8002368 <LSM303AGR_ACC_RegisterBusIO+0xc8>)
 80022fe:	61da      	str	r2, [r3, #28]
    pObj->Ctx.handle    = pObj;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	687a      	ldr	r2, [r7, #4]
 8002304:	625a      	str	r2, [r3, #36]	; 0x24

    if (pObj->IO.Init == NULL)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	2b00      	cmp	r3, #0
 800230c:	d103      	bne.n	8002316 <LSM303AGR_ACC_RegisterBusIO+0x76>
    {
      ret = LSM303AGR_ERROR;
 800230e:	f04f 33ff 	mov.w	r3, #4294967295
 8002312:	60fb      	str	r3, [r7, #12]
 8002314:	e020      	b.n	8002358 <LSM303AGR_ACC_RegisterBusIO+0xb8>
    }
    else if (pObj->IO.Init() != LSM303AGR_OK)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	4798      	blx	r3
 800231c:	4603      	mov	r3, r0
 800231e:	2b00      	cmp	r3, #0
 8002320:	d003      	beq.n	800232a <LSM303AGR_ACC_RegisterBusIO+0x8a>
    {
      ret = LSM303AGR_ERROR;
 8002322:	f04f 33ff 	mov.w	r3, #4294967295
 8002326:	60fb      	str	r3, [r7, #12]
 8002328:	e016      	b.n	8002358 <LSM303AGR_ACC_RegisterBusIO+0xb8>
    }
    else
    {
      if (pObj->IO.BusType == LSM303AGR_SPI_3WIRES_BUS) /* SPI 3-Wires */
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	689b      	ldr	r3, [r3, #8]
 800232e:	2b01      	cmp	r3, #1
 8002330:	d112      	bne.n	8002358 <LSM303AGR_ACC_RegisterBusIO+0xb8>
      {
        /* Enable the SPI 3-Wires support only the first time */
        if (pObj->is_initialized == 0U)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002338:	2b00      	cmp	r3, #0
 800233a:	d10d      	bne.n	8002358 <LSM303AGR_ACC_RegisterBusIO+0xb8>
        {
          /* Enable SPI 3-Wires on the component */
          uint8_t data = 0x01;
 800233c:	2301      	movs	r3, #1
 800233e:	72fb      	strb	r3, [r7, #11]

          if (LSM303AGR_ACC_Write_Reg(pObj, LSM303AGR_CTRL_REG4_A, data) != LSM303AGR_OK)
 8002340:	7afb      	ldrb	r3, [r7, #11]
 8002342:	461a      	mov	r2, r3
 8002344:	2123      	movs	r1, #35	; 0x23
 8002346:	6878      	ldr	r0, [r7, #4]
 8002348:	f000 fb52 	bl	80029f0 <LSM303AGR_ACC_Write_Reg>
 800234c:	4603      	mov	r3, r0
 800234e:	2b00      	cmp	r3, #0
 8002350:	d002      	beq.n	8002358 <LSM303AGR_ACC_RegisterBusIO+0xb8>
          {
            return LSM303AGR_ERROR;
 8002352:	f04f 33ff 	mov.w	r3, #4294967295
 8002356:	e000      	b.n	800235a <LSM303AGR_ACC_RegisterBusIO+0xba>
        }
      }
    }
  }

  return ret;
 8002358:	68fb      	ldr	r3, [r7, #12]
}
 800235a:	4618      	mov	r0, r3
 800235c:	3710      	adds	r7, #16
 800235e:	46bd      	mov	sp, r7
 8002360:	bd80      	pop	{r7, pc}
 8002362:	bf00      	nop
 8002364:	08003201 	.word	0x08003201
 8002368:	08003263 	.word	0x08003263

0800236c <LSM303AGR_ACC_Init>:
 * @brief  Initialize the LSM303AGR sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_ACC_Init(LSM303AGR_ACC_Object_t *pObj)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b082      	sub	sp, #8
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  /* Enable BDU */
  if (lsm303agr_xl_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM303AGR_OK)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	331c      	adds	r3, #28
 8002378:	2101      	movs	r1, #1
 800237a:	4618      	mov	r0, r3
 800237c:	f001 f948 	bl	8003610 <lsm303agr_xl_block_data_update_set>
 8002380:	4603      	mov	r3, r0
 8002382:	2b00      	cmp	r3, #0
 8002384:	d002      	beq.n	800238c <LSM303AGR_ACC_Init+0x20>
  {
    return LSM303AGR_ERROR;
 8002386:	f04f 33ff 	mov.w	r3, #4294967295
 800238a:	e02c      	b.n	80023e6 <LSM303AGR_ACC_Init+0x7a>
  }

  /* FIFO mode selection */
  if (lsm303agr_xl_fifo_mode_set(&(pObj->Ctx), LSM303AGR_BYPASS_MODE) != LSM303AGR_OK)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	331c      	adds	r3, #28
 8002390:	2100      	movs	r1, #0
 8002392:	4618      	mov	r0, r3
 8002394:	f001 fa77 	bl	8003886 <lsm303agr_xl_fifo_mode_set>
 8002398:	4603      	mov	r3, r0
 800239a:	2b00      	cmp	r3, #0
 800239c:	d002      	beq.n	80023a4 <LSM303AGR_ACC_Init+0x38>
  {
    return LSM303AGR_ERROR;
 800239e:	f04f 33ff 	mov.w	r3, #4294967295
 80023a2:	e020      	b.n	80023e6 <LSM303AGR_ACC_Init+0x7a>
  }

  /* Select default output data rate. */
  pObj->acc_odr = LSM303AGR_XL_ODR_100Hz;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2205      	movs	r2, #5
 80023a8:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  /* Output data rate selection - power down. */
  if (lsm303agr_xl_data_rate_set(&(pObj->Ctx), LSM303AGR_XL_POWER_DOWN) != LSM303AGR_OK)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	331c      	adds	r3, #28
 80023b0:	2100      	movs	r1, #0
 80023b2:	4618      	mov	r0, r3
 80023b4:	f001 f84c 	bl	8003450 <lsm303agr_xl_data_rate_set>
 80023b8:	4603      	mov	r3, r0
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d002      	beq.n	80023c4 <LSM303AGR_ACC_Init+0x58>
  {
    return LSM303AGR_ERROR;
 80023be:	f04f 33ff 	mov.w	r3, #4294967295
 80023c2:	e010      	b.n	80023e6 <LSM303AGR_ACC_Init+0x7a>
  }

  /* Full scale selection. */
  if (lsm303agr_xl_full_scale_set(&(pObj->Ctx), LSM303AGR_2g) != LSM303AGR_OK)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	331c      	adds	r3, #28
 80023c8:	2100      	movs	r1, #0
 80023ca:	4618      	mov	r0, r3
 80023cc:	f001 f8c2 	bl	8003554 <lsm303agr_xl_full_scale_set>
 80023d0:	4603      	mov	r3, r0
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d002      	beq.n	80023dc <LSM303AGR_ACC_Init+0x70>
  {
    return LSM303AGR_ERROR;
 80023d6:	f04f 33ff 	mov.w	r3, #4294967295
 80023da:	e004      	b.n	80023e6 <LSM303AGR_ACC_Init+0x7a>
  }

  pObj->is_initialized = 1;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2201      	movs	r2, #1
 80023e0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return LSM303AGR_OK;
 80023e4:	2300      	movs	r3, #0
}
 80023e6:	4618      	mov	r0, r3
 80023e8:	3708      	adds	r7, #8
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bd80      	pop	{r7, pc}

080023ee <LSM303AGR_ACC_DeInit>:
 * @brief  Deinitialize the LSM303AGR accelerometer sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_ACC_DeInit(LSM303AGR_ACC_Object_t *pObj)
{
 80023ee:	b580      	push	{r7, lr}
 80023f0:	b082      	sub	sp, #8
 80023f2:	af00      	add	r7, sp, #0
 80023f4:	6078      	str	r0, [r7, #4]
  /* Disable the component */
  if (LSM303AGR_ACC_Disable(pObj) != LSM303AGR_OK)
 80023f6:	6878      	ldr	r0, [r7, #4]
 80023f8:	f000 f87c 	bl	80024f4 <LSM303AGR_ACC_Disable>
 80023fc:	4603      	mov	r3, r0
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d002      	beq.n	8002408 <LSM303AGR_ACC_DeInit+0x1a>
  {
    return LSM303AGR_ERROR;
 8002402:	f04f 33ff 	mov.w	r3, #4294967295
 8002406:	e008      	b.n	800241a <LSM303AGR_ACC_DeInit+0x2c>
  }

  /* Reset output data rate. */
  pObj->acc_odr = LSM303AGR_XL_POWER_DOWN;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2200      	movs	r2, #0
 800240c:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  pObj->is_initialized = 0;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2200      	movs	r2, #0
 8002414:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return LSM303AGR_OK;
 8002418:	2300      	movs	r3, #0
}
 800241a:	4618      	mov	r0, r3
 800241c:	3708      	adds	r7, #8
 800241e:	46bd      	mov	sp, r7
 8002420:	bd80      	pop	{r7, pc}

08002422 <LSM303AGR_ACC_ReadID>:
 * @param  pObj the device pObj
 * @param  Id the WHO_AM_I value
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_ACC_ReadID(LSM303AGR_ACC_Object_t *pObj, uint8_t *Id)
{
 8002422:	b580      	push	{r7, lr}
 8002424:	b082      	sub	sp, #8
 8002426:	af00      	add	r7, sp, #0
 8002428:	6078      	str	r0, [r7, #4]
 800242a:	6039      	str	r1, [r7, #0]
  if (lsm303agr_xl_device_id_get(&(pObj->Ctx), Id) != LSM303AGR_OK)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	331c      	adds	r3, #28
 8002430:	6839      	ldr	r1, [r7, #0]
 8002432:	4618      	mov	r0, r3
 8002434:	f001 f9df 	bl	80037f6 <lsm303agr_xl_device_id_get>
 8002438:	4603      	mov	r3, r0
 800243a:	2b00      	cmp	r3, #0
 800243c:	d002      	beq.n	8002444 <LSM303AGR_ACC_ReadID+0x22>
  {
    return LSM303AGR_ERROR;
 800243e:	f04f 33ff 	mov.w	r3, #4294967295
 8002442:	e000      	b.n	8002446 <LSM303AGR_ACC_ReadID+0x24>
  }

  return LSM303AGR_OK;
 8002444:	2300      	movs	r3, #0
}
 8002446:	4618      	mov	r0, r3
 8002448:	3708      	adds	r7, #8
 800244a:	46bd      	mov	sp, r7
 800244c:	bd80      	pop	{r7, pc}
	...

08002450 <LSM303AGR_ACC_GetCapabilities>:
 * @param  pObj Component object pointer
 * @param  Capabilities pointer to LSM303AGR accelerometer sensor capabilities
 * @retval Component status
 */
int32_t LSM303AGR_ACC_GetCapabilities(LSM303AGR_ACC_Object_t *pObj, LSM303AGR_Capabilities_t *Capabilities)
{
 8002450:	b480      	push	{r7}
 8002452:	b083      	sub	sp, #12
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
 8002458:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  Capabilities->Acc          = 1;
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	2201      	movs	r2, #1
 800245e:	701a      	strb	r2, [r3, #0]
  Capabilities->Gyro         = 0;
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	2200      	movs	r2, #0
 8002464:	705a      	strb	r2, [r3, #1]
  Capabilities->Magneto      = 0;
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	2200      	movs	r2, #0
 800246a:	709a      	strb	r2, [r3, #2]
  Capabilities->LowPower     = 0;
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	2200      	movs	r2, #0
 8002470:	70da      	strb	r2, [r3, #3]
  Capabilities->GyroMaxFS    = 0;
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	2200      	movs	r2, #0
 8002476:	605a      	str	r2, [r3, #4]
  Capabilities->AccMaxFS     = 16;
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	2210      	movs	r2, #16
 800247c:	609a      	str	r2, [r3, #8]
  Capabilities->MagMaxFS     = 0;
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	2200      	movs	r2, #0
 8002482:	60da      	str	r2, [r3, #12]
  Capabilities->GyroMaxOdr   = 0.0f;
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	f04f 0200 	mov.w	r2, #0
 800248a:	611a      	str	r2, [r3, #16]
  Capabilities->AccMaxOdr    = 400.0f;
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	4a06      	ldr	r2, [pc, #24]	; (80024a8 <LSM303AGR_ACC_GetCapabilities+0x58>)
 8002490:	615a      	str	r2, [r3, #20]
  Capabilities->MagMaxOdr    = 0.0f;
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	f04f 0200 	mov.w	r2, #0
 8002498:	619a      	str	r2, [r3, #24]
  return LSM303AGR_OK;
 800249a:	2300      	movs	r3, #0
}
 800249c:	4618      	mov	r0, r3
 800249e:	370c      	adds	r7, #12
 80024a0:	46bd      	mov	sp, r7
 80024a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a6:	4770      	bx	lr
 80024a8:	43c80000 	.word	0x43c80000

080024ac <LSM303AGR_ACC_Enable>:
 * @brief  Enable the LSM303AGR accelerometer sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_ACC_Enable(LSM303AGR_ACC_Object_t *pObj)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b082      	sub	sp, #8
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->acc_is_enabled == 1U)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80024ba:	2b01      	cmp	r3, #1
 80024bc:	d101      	bne.n	80024c2 <LSM303AGR_ACC_Enable+0x16>
  {
    return LSM303AGR_OK;
 80024be:	2300      	movs	r3, #0
 80024c0:	e014      	b.n	80024ec <LSM303AGR_ACC_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lsm303agr_xl_data_rate_set(&(pObj->Ctx), pObj->acc_odr) != LSM303AGR_OK)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	f103 021c 	add.w	r2, r3, #28
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 80024ce:	4619      	mov	r1, r3
 80024d0:	4610      	mov	r0, r2
 80024d2:	f000 ffbd 	bl	8003450 <lsm303agr_xl_data_rate_set>
 80024d6:	4603      	mov	r3, r0
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d002      	beq.n	80024e2 <LSM303AGR_ACC_Enable+0x36>
  {
    return LSM303AGR_ERROR;
 80024dc:	f04f 33ff 	mov.w	r3, #4294967295
 80024e0:	e004      	b.n	80024ec <LSM303AGR_ACC_Enable+0x40>
  }

  pObj->acc_is_enabled = 1;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2201      	movs	r2, #1
 80024e6:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  return LSM303AGR_OK;
 80024ea:	2300      	movs	r3, #0
}
 80024ec:	4618      	mov	r0, r3
 80024ee:	3708      	adds	r7, #8
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bd80      	pop	{r7, pc}

080024f4 <LSM303AGR_ACC_Disable>:
 * @brief  Disable the LSM303AGR accelerometer sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_ACC_Disable(LSM303AGR_ACC_Object_t *pObj)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b082      	sub	sp, #8
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->acc_is_enabled == 0U)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8002502:	2b00      	cmp	r3, #0
 8002504:	d101      	bne.n	800250a <LSM303AGR_ACC_Disable+0x16>
  {
    return LSM303AGR_OK;
 8002506:	2300      	movs	r3, #0
 8002508:	e01f      	b.n	800254a <LSM303AGR_ACC_Disable+0x56>
  }

  /* Get current output data rate. */
  if (lsm303agr_xl_data_rate_get(&(pObj->Ctx), &pObj->acc_odr) != LSM303AGR_OK)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	f103 021c 	add.w	r2, r3, #28
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	332a      	adds	r3, #42	; 0x2a
 8002514:	4619      	mov	r1, r3
 8002516:	4610      	mov	r0, r2
 8002518:	f000 ffc0 	bl	800349c <lsm303agr_xl_data_rate_get>
 800251c:	4603      	mov	r3, r0
 800251e:	2b00      	cmp	r3, #0
 8002520:	d002      	beq.n	8002528 <LSM303AGR_ACC_Disable+0x34>
  {
    return LSM303AGR_ERROR;
 8002522:	f04f 33ff 	mov.w	r3, #4294967295
 8002526:	e010      	b.n	800254a <LSM303AGR_ACC_Disable+0x56>
  }

  /* Output data rate selection - power down. */
  if (lsm303agr_xl_data_rate_set(&(pObj->Ctx), LSM303AGR_XL_POWER_DOWN) != LSM303AGR_OK)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	331c      	adds	r3, #28
 800252c:	2100      	movs	r1, #0
 800252e:	4618      	mov	r0, r3
 8002530:	f000 ff8e 	bl	8003450 <lsm303agr_xl_data_rate_set>
 8002534:	4603      	mov	r3, r0
 8002536:	2b00      	cmp	r3, #0
 8002538:	d002      	beq.n	8002540 <LSM303AGR_ACC_Disable+0x4c>
  {
    return LSM303AGR_ERROR;
 800253a:	f04f 33ff 	mov.w	r3, #4294967295
 800253e:	e004      	b.n	800254a <LSM303AGR_ACC_Disable+0x56>
  }

  pObj->acc_is_enabled = 0;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2200      	movs	r2, #0
 8002544:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  return LSM303AGR_OK;
 8002548:	2300      	movs	r3, #0
}
 800254a:	4618      	mov	r0, r3
 800254c:	3708      	adds	r7, #8
 800254e:	46bd      	mov	sp, r7
 8002550:	bd80      	pop	{r7, pc}

08002552 <LSM303AGR_ACC_GetSensitivity>:
 * @param  pObj the device pObj
 * @param  Sensitivity pointer
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_ACC_GetSensitivity(LSM303AGR_ACC_Object_t *pObj, float *Sensitivity)
{
 8002552:	b580      	push	{r7, lr}
 8002554:	b084      	sub	sp, #16
 8002556:	af00      	add	r7, sp, #0
 8002558:	6078      	str	r0, [r7, #4]
 800255a:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM303AGR_OK;
 800255c:	2300      	movs	r3, #0
 800255e:	60fb      	str	r3, [r7, #12]
  lsm303agr_op_md_a_t op_mode;

  /* Read operative mode from sensor. */
  if (lsm303agr_xl_operating_mode_get(&(pObj->Ctx), &op_mode) != LSM303AGR_OK)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	331c      	adds	r3, #28
 8002564:	f107 020b 	add.w	r2, r7, #11
 8002568:	4611      	mov	r1, r2
 800256a:	4618      	mov	r0, r3
 800256c:	f000 ff3c 	bl	80033e8 <lsm303agr_xl_operating_mode_get>
 8002570:	4603      	mov	r3, r0
 8002572:	2b00      	cmp	r3, #0
 8002574:	d002      	beq.n	800257c <LSM303AGR_ACC_GetSensitivity+0x2a>
  {
    return LSM303AGR_ERROR;
 8002576:	f04f 33ff 	mov.w	r3, #4294967295
 800257a:	e02e      	b.n	80025da <LSM303AGR_ACC_GetSensitivity+0x88>
  }

  /* Store the Sensitivity based on actual full scale. */
  switch (op_mode)
 800257c:	7afb      	ldrb	r3, [r7, #11]
 800257e:	2b01      	cmp	r3, #1
 8002580:	d00d      	beq.n	800259e <LSM303AGR_ACC_GetSensitivity+0x4c>
 8002582:	2b02      	cmp	r3, #2
 8002584:	d015      	beq.n	80025b2 <LSM303AGR_ACC_GetSensitivity+0x60>
 8002586:	2b00      	cmp	r3, #0
 8002588:	d11d      	bne.n	80025c6 <LSM303AGR_ACC_GetSensitivity+0x74>
  {
    case LSM303AGR_HR_12bit:
      if (LSM303AGR_ACC_GetSensitivityHR(pObj, Sensitivity) != LSM303AGR_OK)
 800258a:	6839      	ldr	r1, [r7, #0]
 800258c:	6878      	ldr	r0, [r7, #4]
 800258e:	f000 fca9 	bl	8002ee4 <LSM303AGR_ACC_GetSensitivityHR>
 8002592:	4603      	mov	r3, r0
 8002594:	2b00      	cmp	r3, #0
 8002596:	d01a      	beq.n	80025ce <LSM303AGR_ACC_GetSensitivity+0x7c>
      {
        return LSM303AGR_ERROR;
 8002598:	f04f 33ff 	mov.w	r3, #4294967295
 800259c:	e01d      	b.n	80025da <LSM303AGR_ACC_GetSensitivity+0x88>
      }
      break;

    case LSM303AGR_NM_10bit:
      if (LSM303AGR_ACC_GetSensitivityNM(pObj, Sensitivity) != LSM303AGR_OK)
 800259e:	6839      	ldr	r1, [r7, #0]
 80025a0:	6878      	ldr	r0, [r7, #4]
 80025a2:	f000 fce5 	bl	8002f70 <LSM303AGR_ACC_GetSensitivityNM>
 80025a6:	4603      	mov	r3, r0
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d012      	beq.n	80025d2 <LSM303AGR_ACC_GetSensitivity+0x80>
      {
        return LSM303AGR_ERROR;
 80025ac:	f04f 33ff 	mov.w	r3, #4294967295
 80025b0:	e013      	b.n	80025da <LSM303AGR_ACC_GetSensitivity+0x88>
      }
      break;

    case LSM303AGR_LP_8bit:
      if (LSM303AGR_ACC_GetSensitivityLP(pObj, Sensitivity) != LSM303AGR_OK)
 80025b2:	6839      	ldr	r1, [r7, #0]
 80025b4:	6878      	ldr	r0, [r7, #4]
 80025b6:	f000 fd21 	bl	8002ffc <LSM303AGR_ACC_GetSensitivityLP>
 80025ba:	4603      	mov	r3, r0
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d00a      	beq.n	80025d6 <LSM303AGR_ACC_GetSensitivity+0x84>
      {
        return LSM303AGR_ERROR;
 80025c0:	f04f 33ff 	mov.w	r3, #4294967295
 80025c4:	e009      	b.n	80025da <LSM303AGR_ACC_GetSensitivity+0x88>
      }
      break;

    default:
      ret = LSM303AGR_ERROR;
 80025c6:	f04f 33ff 	mov.w	r3, #4294967295
 80025ca:	60fb      	str	r3, [r7, #12]
      break;
 80025cc:	e004      	b.n	80025d8 <LSM303AGR_ACC_GetSensitivity+0x86>
      break;
 80025ce:	bf00      	nop
 80025d0:	e002      	b.n	80025d8 <LSM303AGR_ACC_GetSensitivity+0x86>
      break;
 80025d2:	bf00      	nop
 80025d4:	e000      	b.n	80025d8 <LSM303AGR_ACC_GetSensitivity+0x86>
      break;
 80025d6:	bf00      	nop
  }

  return ret;
 80025d8:	68fb      	ldr	r3, [r7, #12]
}
 80025da:	4618      	mov	r0, r3
 80025dc:	3710      	adds	r7, #16
 80025de:	46bd      	mov	sp, r7
 80025e0:	bd80      	pop	{r7, pc}
	...

080025e4 <LSM303AGR_ACC_GetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr pointer where the output data rate is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_ACC_GetOutputDataRate(LSM303AGR_ACC_Object_t *pObj, float *Odr)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b084      	sub	sp, #16
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
 80025ec:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM303AGR_OK;
 80025ee:	2300      	movs	r3, #0
 80025f0:	60fb      	str	r3, [r7, #12]
  lsm303agr_op_md_a_t op_mode;
  lsm303agr_odr_a_t odr_low_level;

  /* Read operative mode from sensor. */
  if (lsm303agr_xl_operating_mode_get(&(pObj->Ctx), &op_mode) != LSM303AGR_OK)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	331c      	adds	r3, #28
 80025f6:	f107 020b 	add.w	r2, r7, #11
 80025fa:	4611      	mov	r1, r2
 80025fc:	4618      	mov	r0, r3
 80025fe:	f000 fef3 	bl	80033e8 <lsm303agr_xl_operating_mode_get>
 8002602:	4603      	mov	r3, r0
 8002604:	2b00      	cmp	r3, #0
 8002606:	d002      	beq.n	800260e <LSM303AGR_ACC_GetOutputDataRate+0x2a>
  {
    return LSM303AGR_ERROR;
 8002608:	f04f 33ff 	mov.w	r3, #4294967295
 800260c:	e09f      	b.n	800274e <LSM303AGR_ACC_GetOutputDataRate+0x16a>
  }

  /* Get current output data rate. */
  if (lsm303agr_xl_data_rate_get(&(pObj->Ctx), &odr_low_level) != LSM303AGR_OK)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	331c      	adds	r3, #28
 8002612:	f107 020a 	add.w	r2, r7, #10
 8002616:	4611      	mov	r1, r2
 8002618:	4618      	mov	r0, r3
 800261a:	f000 ff3f 	bl	800349c <lsm303agr_xl_data_rate_get>
 800261e:	4603      	mov	r3, r0
 8002620:	2b00      	cmp	r3, #0
 8002622:	d002      	beq.n	800262a <LSM303AGR_ACC_GetOutputDataRate+0x46>
  {
    return LSM303AGR_ERROR;
 8002624:	f04f 33ff 	mov.w	r3, #4294967295
 8002628:	e091      	b.n	800274e <LSM303AGR_ACC_GetOutputDataRate+0x16a>
  }

  if (op_mode == LSM303AGR_LP_8bit) /* LP mode */
 800262a:	7afb      	ldrb	r3, [r7, #11]
 800262c:	2b02      	cmp	r3, #2
 800262e:	d148      	bne.n	80026c2 <LSM303AGR_ACC_GetOutputDataRate+0xde>
  {
    switch (odr_low_level)
 8002630:	7abb      	ldrb	r3, [r7, #10]
 8002632:	2b09      	cmp	r3, #9
 8002634:	d840      	bhi.n	80026b8 <LSM303AGR_ACC_GetOutputDataRate+0xd4>
 8002636:	a201      	add	r2, pc, #4	; (adr r2, 800263c <LSM303AGR_ACC_GetOutputDataRate+0x58>)
 8002638:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800263c:	08002665 	.word	0x08002665
 8002640:	0800266f 	.word	0x0800266f
 8002644:	08002679 	.word	0x08002679
 8002648:	08002681 	.word	0x08002681
 800264c:	08002689 	.word	0x08002689
 8002650:	08002691 	.word	0x08002691
 8002654:	08002699 	.word	0x08002699
 8002658:	080026a1 	.word	0x080026a1
 800265c:	080026a9 	.word	0x080026a9
 8002660:	080026b1 	.word	0x080026b1
    {
      case LSM303AGR_XL_POWER_DOWN:
        *Odr = 0.0f;
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	f04f 0200 	mov.w	r2, #0
 800266a:	601a      	str	r2, [r3, #0]
        break;
 800266c:	e06e      	b.n	800274c <LSM303AGR_ACC_GetOutputDataRate+0x168>

      case LSM303AGR_XL_ODR_1Hz:
        *Odr = 1.0f;
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002674:	601a      	str	r2, [r3, #0]
        break;
 8002676:	e069      	b.n	800274c <LSM303AGR_ACC_GetOutputDataRate+0x168>

      case LSM303AGR_XL_ODR_10Hz:
        *Odr = 10.0f;
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	4a37      	ldr	r2, [pc, #220]	; (8002758 <LSM303AGR_ACC_GetOutputDataRate+0x174>)
 800267c:	601a      	str	r2, [r3, #0]
        break;
 800267e:	e065      	b.n	800274c <LSM303AGR_ACC_GetOutputDataRate+0x168>

      case LSM303AGR_XL_ODR_25Hz:
        *Odr = 25.0f;
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	4a36      	ldr	r2, [pc, #216]	; (800275c <LSM303AGR_ACC_GetOutputDataRate+0x178>)
 8002684:	601a      	str	r2, [r3, #0]
        break;
 8002686:	e061      	b.n	800274c <LSM303AGR_ACC_GetOutputDataRate+0x168>

      case LSM303AGR_XL_ODR_50Hz:
        *Odr = 50.0f;
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	4a35      	ldr	r2, [pc, #212]	; (8002760 <LSM303AGR_ACC_GetOutputDataRate+0x17c>)
 800268c:	601a      	str	r2, [r3, #0]
        break;
 800268e:	e05d      	b.n	800274c <LSM303AGR_ACC_GetOutputDataRate+0x168>

      case LSM303AGR_XL_ODR_100Hz:
        *Odr = 100.0f;
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	4a34      	ldr	r2, [pc, #208]	; (8002764 <LSM303AGR_ACC_GetOutputDataRate+0x180>)
 8002694:	601a      	str	r2, [r3, #0]
        break;
 8002696:	e059      	b.n	800274c <LSM303AGR_ACC_GetOutputDataRate+0x168>

      case LSM303AGR_XL_ODR_200Hz:
        *Odr = 200.0f;
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	4a33      	ldr	r2, [pc, #204]	; (8002768 <LSM303AGR_ACC_GetOutputDataRate+0x184>)
 800269c:	601a      	str	r2, [r3, #0]
        break;
 800269e:	e055      	b.n	800274c <LSM303AGR_ACC_GetOutputDataRate+0x168>

      case LSM303AGR_XL_ODR_400Hz:
        *Odr = 400.0f;
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	4a32      	ldr	r2, [pc, #200]	; (800276c <LSM303AGR_ACC_GetOutputDataRate+0x188>)
 80026a4:	601a      	str	r2, [r3, #0]
        break;
 80026a6:	e051      	b.n	800274c <LSM303AGR_ACC_GetOutputDataRate+0x168>

      case LSM303AGR_XL_ODR_1kHz620_LP:
        *Odr = 1620.0f;
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	4a31      	ldr	r2, [pc, #196]	; (8002770 <LSM303AGR_ACC_GetOutputDataRate+0x18c>)
 80026ac:	601a      	str	r2, [r3, #0]
        break;
 80026ae:	e04d      	b.n	800274c <LSM303AGR_ACC_GetOutputDataRate+0x168>

      case LSM303AGR_XL_ODR_1kHz344_NM_HP_5kHz376_LP:
        *Odr = 5376.0f;
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	4a30      	ldr	r2, [pc, #192]	; (8002774 <LSM303AGR_ACC_GetOutputDataRate+0x190>)
 80026b4:	601a      	str	r2, [r3, #0]
        break;
 80026b6:	e049      	b.n	800274c <LSM303AGR_ACC_GetOutputDataRate+0x168>

      default:
        ret = LSM303AGR_ERROR;
 80026b8:	f04f 33ff 	mov.w	r3, #4294967295
 80026bc:	60fb      	str	r3, [r7, #12]
        break;
 80026be:	bf00      	nop
 80026c0:	e044      	b.n	800274c <LSM303AGR_ACC_GetOutputDataRate+0x168>
    }
  }
  else /* HR and NM modes */
  {
    switch (odr_low_level)
 80026c2:	7abb      	ldrb	r3, [r7, #10]
 80026c4:	2b09      	cmp	r3, #9
 80026c6:	d83d      	bhi.n	8002744 <LSM303AGR_ACC_GetOutputDataRate+0x160>
 80026c8:	a201      	add	r2, pc, #4	; (adr r2, 80026d0 <LSM303AGR_ACC_GetOutputDataRate+0xec>)
 80026ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026ce:	bf00      	nop
 80026d0:	080026f9 	.word	0x080026f9
 80026d4:	08002703 	.word	0x08002703
 80026d8:	0800270d 	.word	0x0800270d
 80026dc:	08002715 	.word	0x08002715
 80026e0:	0800271d 	.word	0x0800271d
 80026e4:	08002725 	.word	0x08002725
 80026e8:	0800272d 	.word	0x0800272d
 80026ec:	08002735 	.word	0x08002735
 80026f0:	08002745 	.word	0x08002745
 80026f4:	0800273d 	.word	0x0800273d
    {
      case LSM303AGR_XL_POWER_DOWN:
        *Odr = 0.0f;
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	f04f 0200 	mov.w	r2, #0
 80026fe:	601a      	str	r2, [r3, #0]
        break;
 8002700:	e024      	b.n	800274c <LSM303AGR_ACC_GetOutputDataRate+0x168>

      case LSM303AGR_XL_ODR_1Hz:
        *Odr = 1.0f;
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002708:	601a      	str	r2, [r3, #0]
        break;
 800270a:	e01f      	b.n	800274c <LSM303AGR_ACC_GetOutputDataRate+0x168>

      case LSM303AGR_XL_ODR_10Hz:
        *Odr = 10.0f;
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	4a12      	ldr	r2, [pc, #72]	; (8002758 <LSM303AGR_ACC_GetOutputDataRate+0x174>)
 8002710:	601a      	str	r2, [r3, #0]
        break;
 8002712:	e01b      	b.n	800274c <LSM303AGR_ACC_GetOutputDataRate+0x168>

      case LSM303AGR_XL_ODR_25Hz:
        *Odr = 25.0f;
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	4a11      	ldr	r2, [pc, #68]	; (800275c <LSM303AGR_ACC_GetOutputDataRate+0x178>)
 8002718:	601a      	str	r2, [r3, #0]
        break;
 800271a:	e017      	b.n	800274c <LSM303AGR_ACC_GetOutputDataRate+0x168>

      case LSM303AGR_XL_ODR_50Hz:
        *Odr = 50.0f;
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	4a10      	ldr	r2, [pc, #64]	; (8002760 <LSM303AGR_ACC_GetOutputDataRate+0x17c>)
 8002720:	601a      	str	r2, [r3, #0]
        break;
 8002722:	e013      	b.n	800274c <LSM303AGR_ACC_GetOutputDataRate+0x168>

      case LSM303AGR_XL_ODR_100Hz:
        *Odr = 100.0f;
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	4a0f      	ldr	r2, [pc, #60]	; (8002764 <LSM303AGR_ACC_GetOutputDataRate+0x180>)
 8002728:	601a      	str	r2, [r3, #0]
        break;
 800272a:	e00f      	b.n	800274c <LSM303AGR_ACC_GetOutputDataRate+0x168>

      case LSM303AGR_XL_ODR_200Hz:
        *Odr = 200.0f;
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	4a0e      	ldr	r2, [pc, #56]	; (8002768 <LSM303AGR_ACC_GetOutputDataRate+0x184>)
 8002730:	601a      	str	r2, [r3, #0]
        break;
 8002732:	e00b      	b.n	800274c <LSM303AGR_ACC_GetOutputDataRate+0x168>

      case LSM303AGR_XL_ODR_400Hz:
        *Odr = 400.0f;
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	4a0d      	ldr	r2, [pc, #52]	; (800276c <LSM303AGR_ACC_GetOutputDataRate+0x188>)
 8002738:	601a      	str	r2, [r3, #0]
        break;
 800273a:	e007      	b.n	800274c <LSM303AGR_ACC_GetOutputDataRate+0x168>

      case LSM303AGR_XL_ODR_1kHz344_NM_HP_5kHz376_LP:
        *Odr = 1344.0f;
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	4a0e      	ldr	r2, [pc, #56]	; (8002778 <LSM303AGR_ACC_GetOutputDataRate+0x194>)
 8002740:	601a      	str	r2, [r3, #0]
        break;
 8002742:	e003      	b.n	800274c <LSM303AGR_ACC_GetOutputDataRate+0x168>

      default:
        ret = LSM303AGR_ERROR;
 8002744:	f04f 33ff 	mov.w	r3, #4294967295
 8002748:	60fb      	str	r3, [r7, #12]
        break;
 800274a:	bf00      	nop
    }
  }

  return ret;
 800274c:	68fb      	ldr	r3, [r7, #12]
}
 800274e:	4618      	mov	r0, r3
 8002750:	3710      	adds	r7, #16
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}
 8002756:	bf00      	nop
 8002758:	41200000 	.word	0x41200000
 800275c:	41c80000 	.word	0x41c80000
 8002760:	42480000 	.word	0x42480000
 8002764:	42c80000 	.word	0x42c80000
 8002768:	43480000 	.word	0x43480000
 800276c:	43c80000 	.word	0x43c80000
 8002770:	44ca8000 	.word	0x44ca8000
 8002774:	45a80000 	.word	0x45a80000
 8002778:	44a80000 	.word	0x44a80000

0800277c <LSM303AGR_ACC_SetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_ACC_SetOutputDataRate(LSM303AGR_ACC_Object_t *pObj, float Odr)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b082      	sub	sp, #8
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
 8002784:	ed87 0a00 	vstr	s0, [r7]
  /* Check if the component is enabled */
  if (pObj->acc_is_enabled == 1U)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800278e:	2b01      	cmp	r3, #1
 8002790:	d106      	bne.n	80027a0 <LSM303AGR_ACC_SetOutputDataRate+0x24>
  {
    return LSM303AGR_ACC_SetOutputDataRate_When_Enabled(pObj, Odr);
 8002792:	ed97 0a00 	vldr	s0, [r7]
 8002796:	6878      	ldr	r0, [r7, #4]
 8002798:	f000 fc76 	bl	8003088 <LSM303AGR_ACC_SetOutputDataRate_When_Enabled>
 800279c:	4603      	mov	r3, r0
 800279e:	e005      	b.n	80027ac <LSM303AGR_ACC_SetOutputDataRate+0x30>
  }
  else
  {
    return LSM303AGR_ACC_SetOutputDataRate_When_Disabled(pObj, Odr);
 80027a0:	ed97 0a00 	vldr	s0, [r7]
 80027a4:	6878      	ldr	r0, [r7, #4]
 80027a6:	f000 fcd1 	bl	800314c <LSM303AGR_ACC_SetOutputDataRate_When_Disabled>
 80027aa:	4603      	mov	r3, r0
  }
}
 80027ac:	4618      	mov	r0, r3
 80027ae:	3708      	adds	r7, #8
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bd80      	pop	{r7, pc}

080027b4 <LSM303AGR_ACC_GetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale pointer where the full scale is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_ACC_GetFullScale(LSM303AGR_ACC_Object_t *pObj, int32_t *FullScale)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b084      	sub	sp, #16
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
 80027bc:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM303AGR_OK;
 80027be:	2300      	movs	r3, #0
 80027c0:	60fb      	str	r3, [r7, #12]
  lsm303agr_fs_a_t fs_low_level;

  /* Read actual full scale selection from sensor. */
  if (lsm303agr_xl_full_scale_get(&(pObj->Ctx), &fs_low_level) != LSM303AGR_OK)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	331c      	adds	r3, #28
 80027c6:	f107 020b 	add.w	r2, r7, #11
 80027ca:	4611      	mov	r1, r2
 80027cc:	4618      	mov	r0, r3
 80027ce:	f000 fee7 	bl	80035a0 <lsm303agr_xl_full_scale_get>
 80027d2:	4603      	mov	r3, r0
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d002      	beq.n	80027de <LSM303AGR_ACC_GetFullScale+0x2a>
  {
    return LSM303AGR_ERROR;
 80027d8:	f04f 33ff 	mov.w	r3, #4294967295
 80027dc:	e023      	b.n	8002826 <LSM303AGR_ACC_GetFullScale+0x72>
  }

  switch (fs_low_level)
 80027de:	7afb      	ldrb	r3, [r7, #11]
 80027e0:	2b03      	cmp	r3, #3
 80027e2:	d81b      	bhi.n	800281c <LSM303AGR_ACC_GetFullScale+0x68>
 80027e4:	a201      	add	r2, pc, #4	; (adr r2, 80027ec <LSM303AGR_ACC_GetFullScale+0x38>)
 80027e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027ea:	bf00      	nop
 80027ec:	080027fd 	.word	0x080027fd
 80027f0:	08002805 	.word	0x08002805
 80027f4:	0800280d 	.word	0x0800280d
 80027f8:	08002815 	.word	0x08002815
  {
    case LSM303AGR_2g:
      *FullScale =  2;
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	2202      	movs	r2, #2
 8002800:	601a      	str	r2, [r3, #0]
      break;
 8002802:	e00f      	b.n	8002824 <LSM303AGR_ACC_GetFullScale+0x70>

    case LSM303AGR_4g:
      *FullScale =  4;
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	2204      	movs	r2, #4
 8002808:	601a      	str	r2, [r3, #0]
      break;
 800280a:	e00b      	b.n	8002824 <LSM303AGR_ACC_GetFullScale+0x70>

    case LSM303AGR_8g:
      *FullScale =  8;
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	2208      	movs	r2, #8
 8002810:	601a      	str	r2, [r3, #0]
      break;
 8002812:	e007      	b.n	8002824 <LSM303AGR_ACC_GetFullScale+0x70>

    case LSM303AGR_16g:
      *FullScale = 16;
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	2210      	movs	r2, #16
 8002818:	601a      	str	r2, [r3, #0]
      break;
 800281a:	e003      	b.n	8002824 <LSM303AGR_ACC_GetFullScale+0x70>

    default:
      ret = LSM303AGR_ERROR;
 800281c:	f04f 33ff 	mov.w	r3, #4294967295
 8002820:	60fb      	str	r3, [r7, #12]
      break;
 8002822:	bf00      	nop
  }

  return ret;
 8002824:	68fb      	ldr	r3, [r7, #12]
}
 8002826:	4618      	mov	r0, r3
 8002828:	3710      	adds	r7, #16
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}
 800282e:	bf00      	nop

08002830 <LSM303AGR_ACC_SetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale the functional full scale to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_ACC_SetFullScale(LSM303AGR_ACC_Object_t *pObj, int32_t FullScale)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b084      	sub	sp, #16
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
 8002838:	6039      	str	r1, [r7, #0]
  lsm303agr_fs_a_t new_fs;

  new_fs = (FullScale <= 2) ? LSM303AGR_2g
           : (FullScale <= 4) ? LSM303AGR_4g
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	2b02      	cmp	r3, #2
 800283e:	dd0b      	ble.n	8002858 <LSM303AGR_ACC_SetFullScale+0x28>
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	2b04      	cmp	r3, #4
 8002844:	dd06      	ble.n	8002854 <LSM303AGR_ACC_SetFullScale+0x24>
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	2b08      	cmp	r3, #8
 800284a:	dc01      	bgt.n	8002850 <LSM303AGR_ACC_SetFullScale+0x20>
 800284c:	2302      	movs	r3, #2
 800284e:	e004      	b.n	800285a <LSM303AGR_ACC_SetFullScale+0x2a>
 8002850:	2303      	movs	r3, #3
 8002852:	e002      	b.n	800285a <LSM303AGR_ACC_SetFullScale+0x2a>
 8002854:	2301      	movs	r3, #1
 8002856:	e000      	b.n	800285a <LSM303AGR_ACC_SetFullScale+0x2a>
 8002858:	2300      	movs	r3, #0
  new_fs = (FullScale <= 2) ? LSM303AGR_2g
 800285a:	73fb      	strb	r3, [r7, #15]
           : (FullScale <= 8) ? LSM303AGR_8g
           :                    LSM303AGR_16g;

  if (lsm303agr_xl_full_scale_set(&(pObj->Ctx), new_fs) != LSM303AGR_OK)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	331c      	adds	r3, #28
 8002860:	7bfa      	ldrb	r2, [r7, #15]
 8002862:	4611      	mov	r1, r2
 8002864:	4618      	mov	r0, r3
 8002866:	f000 fe75 	bl	8003554 <lsm303agr_xl_full_scale_set>
 800286a:	4603      	mov	r3, r0
 800286c:	2b00      	cmp	r3, #0
 800286e:	d002      	beq.n	8002876 <LSM303AGR_ACC_SetFullScale+0x46>
  {
    return LSM303AGR_ERROR;
 8002870:	f04f 33ff 	mov.w	r3, #4294967295
 8002874:	e000      	b.n	8002878 <LSM303AGR_ACC_SetFullScale+0x48>
  }

  return LSM303AGR_OK;
 8002876:	2300      	movs	r3, #0
}
 8002878:	4618      	mov	r0, r3
 800287a:	3710      	adds	r7, #16
 800287c:	46bd      	mov	sp, r7
 800287e:	bd80      	pop	{r7, pc}

08002880 <LSM303AGR_ACC_GetAxesRaw>:
 * @param  pObj the device pObj
 * @param  Value pointer where the raw values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_ACC_GetAxesRaw(LSM303AGR_ACC_Object_t *pObj, LSM303AGR_AxesRaw_t *Value)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b088      	sub	sp, #32
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
 8002888:	6039      	str	r1, [r7, #0]
  int16_t divisor = 1;
 800288a:	2301      	movs	r3, #1
 800288c:	83fb      	strh	r3, [r7, #30]
  lsm303agr_axis3bit16_t data_raw;
  int32_t ret = LSM303AGR_OK;
 800288e:	2300      	movs	r3, #0
 8002890:	61bb      	str	r3, [r7, #24]
  lsm303agr_op_md_a_t op_mode;

  /* Read operative mode from sensor. */
  if (lsm303agr_xl_operating_mode_get(&(pObj->Ctx), &op_mode) != LSM303AGR_OK)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	331c      	adds	r3, #28
 8002896:	f107 020f 	add.w	r2, r7, #15
 800289a:	4611      	mov	r1, r2
 800289c:	4618      	mov	r0, r3
 800289e:	f000 fda3 	bl	80033e8 <lsm303agr_xl_operating_mode_get>
 80028a2:	4603      	mov	r3, r0
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d002      	beq.n	80028ae <LSM303AGR_ACC_GetAxesRaw+0x2e>
  {
    return LSM303AGR_ERROR;
 80028a8:	f04f 33ff 	mov.w	r3, #4294967295
 80028ac:	e047      	b.n	800293e <LSM303AGR_ACC_GetAxesRaw+0xbe>
  }

  /* Store the sensitivity based on actual full scale. */
  switch (op_mode)
 80028ae:	7bfb      	ldrb	r3, [r7, #15]
 80028b0:	2b01      	cmp	r3, #1
 80028b2:	d006      	beq.n	80028c2 <LSM303AGR_ACC_GetAxesRaw+0x42>
 80028b4:	2b02      	cmp	r3, #2
 80028b6:	d007      	beq.n	80028c8 <LSM303AGR_ACC_GetAxesRaw+0x48>
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d109      	bne.n	80028d0 <LSM303AGR_ACC_GetAxesRaw+0x50>
  {
    case LSM303AGR_HR_12bit:
      divisor = 16;
 80028bc:	2310      	movs	r3, #16
 80028be:	83fb      	strh	r3, [r7, #30]
      break;
 80028c0:	e00a      	b.n	80028d8 <LSM303AGR_ACC_GetAxesRaw+0x58>

    case LSM303AGR_NM_10bit:
      divisor = 64;
 80028c2:	2340      	movs	r3, #64	; 0x40
 80028c4:	83fb      	strh	r3, [r7, #30]
      break;
 80028c6:	e007      	b.n	80028d8 <LSM303AGR_ACC_GetAxesRaw+0x58>

    case LSM303AGR_LP_8bit:
      divisor = 256;
 80028c8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80028cc:	83fb      	strh	r3, [r7, #30]
      break;
 80028ce:	e003      	b.n	80028d8 <LSM303AGR_ACC_GetAxesRaw+0x58>

    default:
      ret = LSM303AGR_ERROR;
 80028d0:	f04f 33ff 	mov.w	r3, #4294967295
 80028d4:	61bb      	str	r3, [r7, #24]
      break;
 80028d6:	bf00      	nop
  }

  if (ret == LSM303AGR_ERROR)
 80028d8:	69bb      	ldr	r3, [r7, #24]
 80028da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028de:	d101      	bne.n	80028e4 <LSM303AGR_ACC_GetAxesRaw+0x64>
  {
    return ret;
 80028e0:	69bb      	ldr	r3, [r7, #24]
 80028e2:	e02c      	b.n	800293e <LSM303AGR_ACC_GetAxesRaw+0xbe>
  }

  /* Read raw data values. */
  if (lsm303agr_acceleration_raw_get(&(pObj->Ctx), data_raw.u8bit) != LSM303AGR_OK)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	331c      	adds	r3, #28
 80028e8:	f107 0210 	add.w	r2, r7, #16
 80028ec:	4611      	mov	r1, r2
 80028ee:	4618      	mov	r0, r3
 80028f0:	f000 feb4 	bl	800365c <lsm303agr_acceleration_raw_get>
 80028f4:	4603      	mov	r3, r0
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d002      	beq.n	8002900 <LSM303AGR_ACC_GetAxesRaw+0x80>
  {
    return LSM303AGR_ERROR;
 80028fa:	f04f 33ff 	mov.w	r3, #4294967295
 80028fe:	e01e      	b.n	800293e <LSM303AGR_ACC_GetAxesRaw+0xbe>
  }

  /* Format the data. */
  Value->x = (data_raw.i16bit[0] / divisor);
 8002900:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002904:	461a      	mov	r2, r3
 8002906:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800290a:	fb92 f3f3 	sdiv	r3, r2, r3
 800290e:	b21a      	sxth	r2, r3
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	801a      	strh	r2, [r3, #0]
  Value->y = (data_raw.i16bit[1] / divisor);
 8002914:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002918:	461a      	mov	r2, r3
 800291a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800291e:	fb92 f3f3 	sdiv	r3, r2, r3
 8002922:	b21a      	sxth	r2, r3
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	805a      	strh	r2, [r3, #2]
  Value->z = (data_raw.i16bit[2] / divisor);
 8002928:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800292c:	461a      	mov	r2, r3
 800292e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8002932:	fb92 f3f3 	sdiv	r3, r2, r3
 8002936:	b21a      	sxth	r2, r3
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	809a      	strh	r2, [r3, #4]

  return ret;
 800293c:	69bb      	ldr	r3, [r7, #24]
}
 800293e:	4618      	mov	r0, r3
 8002940:	3720      	adds	r7, #32
 8002942:	46bd      	mov	sp, r7
 8002944:	bd80      	pop	{r7, pc}

08002946 <LSM303AGR_ACC_GetAxes>:
 * @param  pObj the device pObj
 * @param  Acceleration pointer where the values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_ACC_GetAxes(LSM303AGR_ACC_Object_t *pObj, LSM303AGR_Axes_t *Acceleration)
{
 8002946:	b580      	push	{r7, lr}
 8002948:	b086      	sub	sp, #24
 800294a:	af00      	add	r7, sp, #0
 800294c:	6078      	str	r0, [r7, #4]
 800294e:	6039      	str	r1, [r7, #0]
  LSM303AGR_AxesRaw_t data_raw;
  float sensitivity = 0.0f;
 8002950:	f04f 0300 	mov.w	r3, #0
 8002954:	60fb      	str	r3, [r7, #12]

  /* Read raw data values. */
  if (LSM303AGR_ACC_GetAxesRaw(pObj, &data_raw) != LSM303AGR_OK)
 8002956:	f107 0310 	add.w	r3, r7, #16
 800295a:	4619      	mov	r1, r3
 800295c:	6878      	ldr	r0, [r7, #4]
 800295e:	f7ff ff8f 	bl	8002880 <LSM303AGR_ACC_GetAxesRaw>
 8002962:	4603      	mov	r3, r0
 8002964:	2b00      	cmp	r3, #0
 8002966:	d002      	beq.n	800296e <LSM303AGR_ACC_GetAxes+0x28>
  {
    return LSM303AGR_ERROR;
 8002968:	f04f 33ff 	mov.w	r3, #4294967295
 800296c:	e03c      	b.n	80029e8 <LSM303AGR_ACC_GetAxes+0xa2>
  }

  /* Get LSM303AGR actual sensitivity. */
  if (LSM303AGR_ACC_GetSensitivity(pObj, &sensitivity) != LSM303AGR_OK)
 800296e:	f107 030c 	add.w	r3, r7, #12
 8002972:	4619      	mov	r1, r3
 8002974:	6878      	ldr	r0, [r7, #4]
 8002976:	f7ff fdec 	bl	8002552 <LSM303AGR_ACC_GetSensitivity>
 800297a:	4603      	mov	r3, r0
 800297c:	2b00      	cmp	r3, #0
 800297e:	d002      	beq.n	8002986 <LSM303AGR_ACC_GetAxes+0x40>
  {
    return LSM303AGR_ERROR;
 8002980:	f04f 33ff 	mov.w	r3, #4294967295
 8002984:	e030      	b.n	80029e8 <LSM303AGR_ACC_GetAxes+0xa2>
  }

  /* Calculate the data. */
  Acceleration->x = (int32_t)((float)((float)data_raw.x * sensitivity));
 8002986:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800298a:	ee07 3a90 	vmov	s15, r3
 800298e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002992:	edd7 7a03 	vldr	s15, [r7, #12]
 8002996:	ee67 7a27 	vmul.f32	s15, s14, s15
 800299a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800299e:	ee17 2a90 	vmov	r2, s15
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	601a      	str	r2, [r3, #0]
  Acceleration->y = (int32_t)((float)((float)data_raw.y * sensitivity));
 80029a6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80029aa:	ee07 3a90 	vmov	s15, r3
 80029ae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80029b2:	edd7 7a03 	vldr	s15, [r7, #12]
 80029b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029ba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80029be:	ee17 2a90 	vmov	r2, s15
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	605a      	str	r2, [r3, #4]
  Acceleration->z = (int32_t)((float)((float)data_raw.z * sensitivity));
 80029c6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80029ca:	ee07 3a90 	vmov	s15, r3
 80029ce:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80029d2:	edd7 7a03 	vldr	s15, [r7, #12]
 80029d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029da:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80029de:	ee17 2a90 	vmov	r2, s15
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	609a      	str	r2, [r3, #8]

  return LSM303AGR_OK;
 80029e6:	2300      	movs	r3, #0
}
 80029e8:	4618      	mov	r0, r3
 80029ea:	3718      	adds	r7, #24
 80029ec:	46bd      	mov	sp, r7
 80029ee:	bd80      	pop	{r7, pc}

080029f0 <LSM303AGR_ACC_Write_Reg>:
 * @param  Reg address to be written
 * @param  Data value to be written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_ACC_Write_Reg(LSM303AGR_ACC_Object_t *pObj, uint8_t Reg, uint8_t Data)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b082      	sub	sp, #8
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
 80029f8:	460b      	mov	r3, r1
 80029fa:	70fb      	strb	r3, [r7, #3]
 80029fc:	4613      	mov	r3, r2
 80029fe:	70bb      	strb	r3, [r7, #2]
  if (lsm303agr_write_reg(&(pObj->Ctx), Reg, &Data, 1) != LSM303AGR_OK)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	f103 001c 	add.w	r0, r3, #28
 8002a06:	1cba      	adds	r2, r7, #2
 8002a08:	78f9      	ldrb	r1, [r7, #3]
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	f000 fcd4 	bl	80033b8 <lsm303agr_write_reg>
 8002a10:	4603      	mov	r3, r0
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d002      	beq.n	8002a1c <LSM303AGR_ACC_Write_Reg+0x2c>
  {
    return LSM303AGR_ERROR;
 8002a16:	f04f 33ff 	mov.w	r3, #4294967295
 8002a1a:	e000      	b.n	8002a1e <LSM303AGR_ACC_Write_Reg+0x2e>
  }

  return LSM303AGR_OK;
 8002a1c:	2300      	movs	r3, #0
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	3708      	adds	r7, #8
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}
	...

08002a28 <LSM303AGR_MAG_RegisterBusIO>:
 * @brief  Register Component Bus IO operations
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_MAG_RegisterBusIO(LSM303AGR_MAG_Object_t *pObj, LSM303AGR_IO_t *pIO)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b084      	sub	sp, #16
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
 8002a30:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM303AGR_OK;
 8002a32:	2300      	movs	r3, #0
 8002a34:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d103      	bne.n	8002a44 <LSM303AGR_MAG_RegisterBusIO+0x1c>
  {
    ret = LSM303AGR_ERROR;
 8002a3c:	f04f 33ff 	mov.w	r3, #4294967295
 8002a40:	60fb      	str	r3, [r7, #12]
 8002a42:	e04b      	b.n	8002adc <LSM303AGR_MAG_RegisterBusIO+0xb4>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	681a      	ldr	r2, [r3, #0]
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	685a      	ldr	r2, [r3, #4]
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	689a      	ldr	r2, [r3, #8]
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	7b1a      	ldrb	r2, [r3, #12]
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	691a      	ldr	r2, [r3, #16]
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	695a      	ldr	r2, [r3, #20]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	699a      	ldr	r2, [r3, #24]
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadMagRegWrap;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	4a1a      	ldr	r2, [pc, #104]	; (8002ae8 <LSM303AGR_MAG_RegisterBusIO+0xc0>)
 8002a80:	621a      	str	r2, [r3, #32]
    pObj->Ctx.write_reg = WriteMagRegWrap;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	4a19      	ldr	r2, [pc, #100]	; (8002aec <LSM303AGR_MAG_RegisterBusIO+0xc4>)
 8002a86:	61da      	str	r2, [r3, #28]
    pObj->Ctx.handle    = pObj;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	687a      	ldr	r2, [r7, #4]
 8002a8c:	625a      	str	r2, [r3, #36]	; 0x24

    if (pObj->IO.Init == NULL)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d103      	bne.n	8002a9e <LSM303AGR_MAG_RegisterBusIO+0x76>
    {
      ret = LSM303AGR_ERROR;
 8002a96:	f04f 33ff 	mov.w	r3, #4294967295
 8002a9a:	60fb      	str	r3, [r7, #12]
 8002a9c:	e01e      	b.n	8002adc <LSM303AGR_MAG_RegisterBusIO+0xb4>
    }
    else if (pObj->IO.Init() != LSM303AGR_OK)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	4798      	blx	r3
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d003      	beq.n	8002ab2 <LSM303AGR_MAG_RegisterBusIO+0x8a>
    {
      ret = LSM303AGR_ERROR;
 8002aaa:	f04f 33ff 	mov.w	r3, #4294967295
 8002aae:	60fb      	str	r3, [r7, #12]
 8002ab0:	e014      	b.n	8002adc <LSM303AGR_MAG_RegisterBusIO+0xb4>
    }
    else
    {
      if (pObj->IO.BusType != LSM303AGR_I2C_BUS) /* If the bus type is not I2C */
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	689b      	ldr	r3, [r3, #8]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d010      	beq.n	8002adc <LSM303AGR_MAG_RegisterBusIO+0xb4>
      {
        /* Disable I2C interface support only the first time */
        if (pObj->is_initialized == 0U)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d10b      	bne.n	8002adc <LSM303AGR_MAG_RegisterBusIO+0xb4>
        {
          /* Disable I2C interface on the component */
          if (lsm303agr_mag_i2c_interface_set(&(pObj->Ctx), LSM303AGR_I2C_DISABLE) != LSM303AGR_OK)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	331c      	adds	r3, #28
 8002ac8:	2101      	movs	r1, #1
 8002aca:	4618      	mov	r0, r3
 8002acc:	f000 ff01 	bl	80038d2 <lsm303agr_mag_i2c_interface_set>
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d002      	beq.n	8002adc <LSM303AGR_MAG_RegisterBusIO+0xb4>
          {
            return LSM303AGR_ERROR;
 8002ad6:	f04f 33ff 	mov.w	r3, #4294967295
 8002ada:	e000      	b.n	8002ade <LSM303AGR_MAG_RegisterBusIO+0xb6>
        }
      }
    }
  }

  return ret;
 8002adc:	68fb      	ldr	r3, [r7, #12]
}
 8002ade:	4618      	mov	r0, r3
 8002ae0:	3710      	adds	r7, #16
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bd80      	pop	{r7, pc}
 8002ae6:	bf00      	nop
 8002ae8:	080032c5 	.word	0x080032c5
 8002aec:	08003327 	.word	0x08003327

08002af0 <LSM303AGR_MAG_Init>:
 * @brief  Initialize the LSM303AGR sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_MAG_Init(LSM303AGR_MAG_Object_t *pObj)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b082      	sub	sp, #8
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
  /* Enable BDU */
  if (lsm303agr_mag_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM303AGR_OK)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	331c      	adds	r3, #28
 8002afc:	2101      	movs	r1, #1
 8002afe:	4618      	mov	r0, r3
 8002b00:	f000 fe42 	bl	8003788 <lsm303agr_mag_block_data_update_set>
 8002b04:	4603      	mov	r3, r0
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d002      	beq.n	8002b10 <LSM303AGR_MAG_Init+0x20>
  {
    return LSM303AGR_ERROR;
 8002b0a:	f04f 33ff 	mov.w	r3, #4294967295
 8002b0e:	e028      	b.n	8002b62 <LSM303AGR_MAG_Init+0x72>
  }

  /* Operating mode selection - power down */
  if (lsm303agr_mag_operating_mode_set(&(pObj->Ctx), LSM303AGR_POWER_DOWN) != LSM303AGR_OK)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	331c      	adds	r3, #28
 8002b14:	2102      	movs	r1, #2
 8002b16:	4618      	mov	r0, r3
 8002b18:	f000 fdb1 	bl	800367e <lsm303agr_mag_operating_mode_set>
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d002      	beq.n	8002b28 <LSM303AGR_MAG_Init+0x38>
  {
    return LSM303AGR_ERROR;
 8002b22:	f04f 33ff 	mov.w	r3, #4294967295
 8002b26:	e01c      	b.n	8002b62 <LSM303AGR_MAG_Init+0x72>
  }

  /* Output data rate selection */
  if (lsm303agr_mag_data_rate_set(&(pObj->Ctx), LSM303AGR_MG_ODR_100Hz) != LSM303AGR_OK)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	331c      	adds	r3, #28
 8002b2c:	2103      	movs	r1, #3
 8002b2e:	4618      	mov	r0, r3
 8002b30:	f000 fdcb 	bl	80036ca <lsm303agr_mag_data_rate_set>
 8002b34:	4603      	mov	r3, r0
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d002      	beq.n	8002b40 <LSM303AGR_MAG_Init+0x50>
  {
    return LSM303AGR_ERROR;
 8002b3a:	f04f 33ff 	mov.w	r3, #4294967295
 8002b3e:	e010      	b.n	8002b62 <LSM303AGR_MAG_Init+0x72>
  }

  /* Self Test disabled. */
  if (lsm303agr_mag_self_test_set(&(pObj->Ctx), PROPERTY_DISABLE) != LSM303AGR_OK)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	331c      	adds	r3, #28
 8002b44:	2100      	movs	r1, #0
 8002b46:	4618      	mov	r0, r3
 8002b48:	f000 fe77 	bl	800383a <lsm303agr_mag_self_test_set>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d002      	beq.n	8002b58 <LSM303AGR_MAG_Init+0x68>
  {
    return LSM303AGR_ERROR;
 8002b52:	f04f 33ff 	mov.w	r3, #4294967295
 8002b56:	e004      	b.n	8002b62 <LSM303AGR_MAG_Init+0x72>
  }

  pObj->is_initialized = 1;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2201      	movs	r2, #1
 8002b5c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return LSM303AGR_OK;
 8002b60:	2300      	movs	r3, #0
}
 8002b62:	4618      	mov	r0, r3
 8002b64:	3708      	adds	r7, #8
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bd80      	pop	{r7, pc}

08002b6a <LSM303AGR_MAG_DeInit>:
 * @brief  Deinitialize the LSM303AGR magnetometer sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_MAG_DeInit(LSM303AGR_MAG_Object_t *pObj)
{
 8002b6a:	b580      	push	{r7, lr}
 8002b6c:	b082      	sub	sp, #8
 8002b6e:	af00      	add	r7, sp, #0
 8002b70:	6078      	str	r0, [r7, #4]
  /* Disable the component */
  if (LSM303AGR_MAG_Disable(pObj) != LSM303AGR_OK)
 8002b72:	6878      	ldr	r0, [r7, #4]
 8002b74:	f000 f874 	bl	8002c60 <LSM303AGR_MAG_Disable>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d002      	beq.n	8002b84 <LSM303AGR_MAG_DeInit+0x1a>
  {
    return LSM303AGR_ERROR;
 8002b7e:	f04f 33ff 	mov.w	r3, #4294967295
 8002b82:	e004      	b.n	8002b8e <LSM303AGR_MAG_DeInit+0x24>
  }

  pObj->is_initialized = 0;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2200      	movs	r2, #0
 8002b88:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return LSM303AGR_OK;
 8002b8c:	2300      	movs	r3, #0
}
 8002b8e:	4618      	mov	r0, r3
 8002b90:	3708      	adds	r7, #8
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bd80      	pop	{r7, pc}

08002b96 <LSM303AGR_MAG_ReadID>:
 * @param  pObj the device pObj
 * @param  Id the WHO_AM_I value
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_MAG_ReadID(LSM303AGR_MAG_Object_t *pObj, uint8_t *Id)
{
 8002b96:	b580      	push	{r7, lr}
 8002b98:	b082      	sub	sp, #8
 8002b9a:	af00      	add	r7, sp, #0
 8002b9c:	6078      	str	r0, [r7, #4]
 8002b9e:	6039      	str	r1, [r7, #0]
  if (lsm303agr_mag_device_id_get(&(pObj->Ctx), Id) != LSM303AGR_OK)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	331c      	adds	r3, #28
 8002ba4:	6839      	ldr	r1, [r7, #0]
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	f000 fe36 	bl	8003818 <lsm303agr_mag_device_id_get>
 8002bac:	4603      	mov	r3, r0
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d002      	beq.n	8002bb8 <LSM303AGR_MAG_ReadID+0x22>
  {
    return LSM303AGR_ERROR;
 8002bb2:	f04f 33ff 	mov.w	r3, #4294967295
 8002bb6:	e000      	b.n	8002bba <LSM303AGR_MAG_ReadID+0x24>
  }

  return LSM303AGR_OK;
 8002bb8:	2300      	movs	r3, #0
}
 8002bba:	4618      	mov	r0, r3
 8002bbc:	3708      	adds	r7, #8
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd80      	pop	{r7, pc}
	...

08002bc4 <LSM303AGR_MAG_GetCapabilities>:
 * @param  pObj Component object pointer
 * @param  Capabilities pointer to LSM303AGR magnetometer sensor capabilities
 * @retval Component status
 */
int32_t LSM303AGR_MAG_GetCapabilities(LSM303AGR_MAG_Object_t *pObj, LSM303AGR_Capabilities_t *Capabilities)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	b083      	sub	sp, #12
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
 8002bcc:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  Capabilities->Acc          = 0;
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	701a      	strb	r2, [r3, #0]
  Capabilities->Gyro         = 0;
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	705a      	strb	r2, [r3, #1]
  Capabilities->Magneto      = 1;
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	2201      	movs	r2, #1
 8002bde:	709a      	strb	r2, [r3, #2]
  Capabilities->LowPower     = 0;
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	2200      	movs	r2, #0
 8002be4:	70da      	strb	r2, [r3, #3]
  Capabilities->GyroMaxFS    = 0;
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	2200      	movs	r2, #0
 8002bea:	605a      	str	r2, [r3, #4]
  Capabilities->AccMaxFS     = 0;
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	2200      	movs	r2, #0
 8002bf0:	609a      	str	r2, [r3, #8]
  Capabilities->MagMaxFS     = 50;
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	2232      	movs	r2, #50	; 0x32
 8002bf6:	60da      	str	r2, [r3, #12]
  Capabilities->GyroMaxOdr   = 0.0f;
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	f04f 0200 	mov.w	r2, #0
 8002bfe:	611a      	str	r2, [r3, #16]
  Capabilities->AccMaxOdr    = 0.0f;
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	f04f 0200 	mov.w	r2, #0
 8002c06:	615a      	str	r2, [r3, #20]
  Capabilities->MagMaxOdr    = 100.0f;
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	4a04      	ldr	r2, [pc, #16]	; (8002c1c <LSM303AGR_MAG_GetCapabilities+0x58>)
 8002c0c:	619a      	str	r2, [r3, #24]
  return LSM303AGR_OK;
 8002c0e:	2300      	movs	r3, #0
}
 8002c10:	4618      	mov	r0, r3
 8002c12:	370c      	adds	r7, #12
 8002c14:	46bd      	mov	sp, r7
 8002c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1a:	4770      	bx	lr
 8002c1c:	42c80000 	.word	0x42c80000

08002c20 <LSM303AGR_MAG_Enable>:
 * @brief Enable the LSM303AGR magnetometer sensor
 * @param pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_MAG_Enable(LSM303AGR_MAG_Object_t *pObj)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b082      	sub	sp, #8
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->mag_is_enabled == 1U)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8002c2e:	2b01      	cmp	r3, #1
 8002c30:	d101      	bne.n	8002c36 <LSM303AGR_MAG_Enable+0x16>
  {
    return LSM303AGR_OK;
 8002c32:	2300      	movs	r3, #0
 8002c34:	e010      	b.n	8002c58 <LSM303AGR_MAG_Enable+0x38>
  }

  /* Output data rate selection. */
  if (lsm303agr_mag_operating_mode_set(&(pObj->Ctx), LSM303AGR_CONTINUOUS_MODE) != LSM303AGR_OK)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	331c      	adds	r3, #28
 8002c3a:	2100      	movs	r1, #0
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	f000 fd1e 	bl	800367e <lsm303agr_mag_operating_mode_set>
 8002c42:	4603      	mov	r3, r0
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d002      	beq.n	8002c4e <LSM303AGR_MAG_Enable+0x2e>
  {
    return LSM303AGR_ERROR;
 8002c48:	f04f 33ff 	mov.w	r3, #4294967295
 8002c4c:	e004      	b.n	8002c58 <LSM303AGR_MAG_Enable+0x38>
  }

  pObj->mag_is_enabled = 1;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	2201      	movs	r2, #1
 8002c52:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  return LSM303AGR_OK;
 8002c56:	2300      	movs	r3, #0
}
 8002c58:	4618      	mov	r0, r3
 8002c5a:	3708      	adds	r7, #8
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bd80      	pop	{r7, pc}

08002c60 <LSM303AGR_MAG_Disable>:
 * @brief Disable the LSM303AGR magnetometer sensor
 * @param pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_MAG_Disable(LSM303AGR_MAG_Object_t *pObj)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b082      	sub	sp, #8
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->mag_is_enabled == 0U)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d101      	bne.n	8002c76 <LSM303AGR_MAG_Disable+0x16>
  {
    return LSM303AGR_OK;
 8002c72:	2300      	movs	r3, #0
 8002c74:	e010      	b.n	8002c98 <LSM303AGR_MAG_Disable+0x38>
  }

  /* Output data rate selection - power down. */
  if (lsm303agr_mag_operating_mode_set(&(pObj->Ctx), LSM303AGR_POWER_DOWN) != LSM303AGR_OK)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	331c      	adds	r3, #28
 8002c7a:	2102      	movs	r1, #2
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	f000 fcfe 	bl	800367e <lsm303agr_mag_operating_mode_set>
 8002c82:	4603      	mov	r3, r0
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d002      	beq.n	8002c8e <LSM303AGR_MAG_Disable+0x2e>
  {
    return LSM303AGR_ERROR;
 8002c88:	f04f 33ff 	mov.w	r3, #4294967295
 8002c8c:	e004      	b.n	8002c98 <LSM303AGR_MAG_Disable+0x38>
  }

  pObj->mag_is_enabled = 0;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2200      	movs	r2, #0
 8002c92:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  return LSM303AGR_OK;
 8002c96:	2300      	movs	r3, #0
}
 8002c98:	4618      	mov	r0, r3
 8002c9a:	3708      	adds	r7, #8
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	bd80      	pop	{r7, pc}

08002ca0 <LSM303AGR_MAG_GetSensitivity>:
 * @param  pObj the device pObj
 * @param  Sensitivity pointer
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_MAG_GetSensitivity(LSM303AGR_MAG_Object_t *pObj, float *Sensitivity)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	b083      	sub	sp, #12
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
 8002ca8:	6039      	str	r1, [r7, #0]
  *Sensitivity = LSM303AGR_MAG_SENSITIVITY_FS_50GAUSS;
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	f04f 527f 	mov.w	r2, #1069547520	; 0x3fc00000
 8002cb0:	601a      	str	r2, [r3, #0]

  return LSM303AGR_OK;
 8002cb2:	2300      	movs	r3, #0
}
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	370c      	adds	r7, #12
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbe:	4770      	bx	lr

08002cc0 <LSM303AGR_MAG_GetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr pointer where the output data rate is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_MAG_GetOutputDataRate(LSM303AGR_MAG_Object_t *pObj, float *Odr)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b084      	sub	sp, #16
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
 8002cc8:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM303AGR_OK;
 8002cca:	2300      	movs	r3, #0
 8002ccc:	60fb      	str	r3, [r7, #12]
  lsm303agr_mg_odr_m_t odr_low_level;

  /* Get current output data rate. */
  if (lsm303agr_mag_data_rate_get(&(pObj->Ctx), &odr_low_level) != LSM303AGR_OK)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	331c      	adds	r3, #28
 8002cd2:	f107 020b 	add.w	r2, r7, #11
 8002cd6:	4611      	mov	r1, r2
 8002cd8:	4618      	mov	r0, r3
 8002cda:	f000 fd1d 	bl	8003718 <lsm303agr_mag_data_rate_get>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d002      	beq.n	8002cea <LSM303AGR_MAG_GetOutputDataRate+0x2a>
  {
    return LSM303AGR_ERROR;
 8002ce4:	f04f 33ff 	mov.w	r3, #4294967295
 8002ce8:	e023      	b.n	8002d32 <LSM303AGR_MAG_GetOutputDataRate+0x72>
  }

  switch (odr_low_level)
 8002cea:	7afb      	ldrb	r3, [r7, #11]
 8002cec:	2b03      	cmp	r3, #3
 8002cee:	d81b      	bhi.n	8002d28 <LSM303AGR_MAG_GetOutputDataRate+0x68>
 8002cf0:	a201      	add	r2, pc, #4	; (adr r2, 8002cf8 <LSM303AGR_MAG_GetOutputDataRate+0x38>)
 8002cf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cf6:	bf00      	nop
 8002cf8:	08002d09 	.word	0x08002d09
 8002cfc:	08002d11 	.word	0x08002d11
 8002d00:	08002d19 	.word	0x08002d19
 8002d04:	08002d21 	.word	0x08002d21
  {
    case LSM303AGR_MG_ODR_10Hz:
      *Odr = 10.0f;
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	4a0c      	ldr	r2, [pc, #48]	; (8002d3c <LSM303AGR_MAG_GetOutputDataRate+0x7c>)
 8002d0c:	601a      	str	r2, [r3, #0]
      break;
 8002d0e:	e00f      	b.n	8002d30 <LSM303AGR_MAG_GetOutputDataRate+0x70>

    case LSM303AGR_MG_ODR_20Hz:
      *Odr = 20.0f;
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	4a0b      	ldr	r2, [pc, #44]	; (8002d40 <LSM303AGR_MAG_GetOutputDataRate+0x80>)
 8002d14:	601a      	str	r2, [r3, #0]
      break;
 8002d16:	e00b      	b.n	8002d30 <LSM303AGR_MAG_GetOutputDataRate+0x70>

    case LSM303AGR_MG_ODR_50Hz:
      *Odr = 50.0f;
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	4a0a      	ldr	r2, [pc, #40]	; (8002d44 <LSM303AGR_MAG_GetOutputDataRate+0x84>)
 8002d1c:	601a      	str	r2, [r3, #0]
      break;
 8002d1e:	e007      	b.n	8002d30 <LSM303AGR_MAG_GetOutputDataRate+0x70>

    case LSM303AGR_MG_ODR_100Hz:
      *Odr = 100.0f;
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	4a09      	ldr	r2, [pc, #36]	; (8002d48 <LSM303AGR_MAG_GetOutputDataRate+0x88>)
 8002d24:	601a      	str	r2, [r3, #0]
      break;
 8002d26:	e003      	b.n	8002d30 <LSM303AGR_MAG_GetOutputDataRate+0x70>

    default:
      ret = LSM303AGR_ERROR;
 8002d28:	f04f 33ff 	mov.w	r3, #4294967295
 8002d2c:	60fb      	str	r3, [r7, #12]
      break;
 8002d2e:	bf00      	nop
  }

  return ret;
 8002d30:	68fb      	ldr	r3, [r7, #12]
}
 8002d32:	4618      	mov	r0, r3
 8002d34:	3710      	adds	r7, #16
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bd80      	pop	{r7, pc}
 8002d3a:	bf00      	nop
 8002d3c:	41200000 	.word	0x41200000
 8002d40:	41a00000 	.word	0x41a00000
 8002d44:	42480000 	.word	0x42480000
 8002d48:	42c80000 	.word	0x42c80000

08002d4c <LSM303AGR_MAG_SetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_MAG_SetOutputDataRate(LSM303AGR_MAG_Object_t *pObj, float Odr)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b084      	sub	sp, #16
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
 8002d54:	ed87 0a00 	vstr	s0, [r7]
  lsm303agr_mg_odr_m_t new_odr;

  new_odr = (Odr <= 10.000f) ? LSM303AGR_MG_ODR_10Hz
            : (Odr <= 20.000f) ? LSM303AGR_MG_ODR_20Hz
 8002d58:	edd7 7a00 	vldr	s15, [r7]
 8002d5c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002d60:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d68:	d801      	bhi.n	8002d6e <LSM303AGR_MAG_SetOutputDataRate+0x22>
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	e016      	b.n	8002d9c <LSM303AGR_MAG_SetOutputDataRate+0x50>
 8002d6e:	edd7 7a00 	vldr	s15, [r7]
 8002d72:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8002d76:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d7e:	d801      	bhi.n	8002d84 <LSM303AGR_MAG_SetOutputDataRate+0x38>
 8002d80:	2301      	movs	r3, #1
 8002d82:	e00b      	b.n	8002d9c <LSM303AGR_MAG_SetOutputDataRate+0x50>
 8002d84:	edd7 7a00 	vldr	s15, [r7]
 8002d88:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8002dc4 <LSM303AGR_MAG_SetOutputDataRate+0x78>
 8002d8c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d94:	d801      	bhi.n	8002d9a <LSM303AGR_MAG_SetOutputDataRate+0x4e>
 8002d96:	2302      	movs	r3, #2
 8002d98:	e000      	b.n	8002d9c <LSM303AGR_MAG_SetOutputDataRate+0x50>
 8002d9a:	2303      	movs	r3, #3
  new_odr = (Odr <= 10.000f) ? LSM303AGR_MG_ODR_10Hz
 8002d9c:	73fb      	strb	r3, [r7, #15]
            : (Odr <= 50.000f) ? LSM303AGR_MG_ODR_50Hz
            :                    LSM303AGR_MG_ODR_100Hz;

  if (lsm303agr_mag_data_rate_set(&(pObj->Ctx), new_odr) != LSM303AGR_OK)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	331c      	adds	r3, #28
 8002da2:	7bfa      	ldrb	r2, [r7, #15]
 8002da4:	4611      	mov	r1, r2
 8002da6:	4618      	mov	r0, r3
 8002da8:	f000 fc8f 	bl	80036ca <lsm303agr_mag_data_rate_set>
 8002dac:	4603      	mov	r3, r0
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d002      	beq.n	8002db8 <LSM303AGR_MAG_SetOutputDataRate+0x6c>
  {
    return LSM303AGR_ERROR;
 8002db2:	f04f 33ff 	mov.w	r3, #4294967295
 8002db6:	e000      	b.n	8002dba <LSM303AGR_MAG_SetOutputDataRate+0x6e>
  }

  return LSM303AGR_OK;
 8002db8:	2300      	movs	r3, #0
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	3710      	adds	r7, #16
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}
 8002dc2:	bf00      	nop
 8002dc4:	42480000 	.word	0x42480000

08002dc8 <LSM303AGR_MAG_GetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale pointer where the full scale is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_MAG_GetFullScale(LSM303AGR_MAG_Object_t *pObj, int32_t *FullScale)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	b083      	sub	sp, #12
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
 8002dd0:	6039      	str	r1, [r7, #0]
  *FullScale = 50;
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	2232      	movs	r2, #50	; 0x32
 8002dd6:	601a      	str	r2, [r3, #0]

  return LSM303AGR_OK;
 8002dd8:	2300      	movs	r3, #0
}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	370c      	adds	r7, #12
 8002dde:	46bd      	mov	sp, r7
 8002de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de4:	4770      	bx	lr

08002de6 <LSM303AGR_MAG_SetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale the functional full scale to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_MAG_SetFullScale(LSM303AGR_MAG_Object_t *pObj, int32_t FullScale)
{
 8002de6:	b480      	push	{r7}
 8002de8:	b083      	sub	sp, #12
 8002dea:	af00      	add	r7, sp, #0
 8002dec:	6078      	str	r0, [r7, #4]
 8002dee:	6039      	str	r1, [r7, #0]
  return LSM303AGR_OK;
 8002df0:	2300      	movs	r3, #0
}
 8002df2:	4618      	mov	r0, r3
 8002df4:	370c      	adds	r7, #12
 8002df6:	46bd      	mov	sp, r7
 8002df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfc:	4770      	bx	lr

08002dfe <LSM303AGR_MAG_GetAxesRaw>:
 * @param  pObj the device pObj
 * @param  Value pointer where the raw values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_MAG_GetAxesRaw(LSM303AGR_MAG_Object_t *pObj, LSM303AGR_AxesRaw_t *Value)
{
 8002dfe:	b580      	push	{r7, lr}
 8002e00:	b084      	sub	sp, #16
 8002e02:	af00      	add	r7, sp, #0
 8002e04:	6078      	str	r0, [r7, #4]
 8002e06:	6039      	str	r1, [r7, #0]
  lsm303agr_axis3bit16_t data_raw;

  /* Read raw data values. */
  if (lsm303agr_magnetic_raw_get(&(pObj->Ctx), data_raw.u8bit) != LSM303AGR_OK)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	331c      	adds	r3, #28
 8002e0c:	f107 0208 	add.w	r2, r7, #8
 8002e10:	4611      	mov	r1, r2
 8002e12:	4618      	mov	r0, r3
 8002e14:	f000 fcde 	bl	80037d4 <lsm303agr_magnetic_raw_get>
 8002e18:	4603      	mov	r3, r0
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d002      	beq.n	8002e24 <LSM303AGR_MAG_GetAxesRaw+0x26>
  {
    return LSM303AGR_ERROR;
 8002e1e:	f04f 33ff 	mov.w	r3, #4294967295
 8002e22:	e00c      	b.n	8002e3e <LSM303AGR_MAG_GetAxesRaw+0x40>
  }

  /* Format the data. */
  Value->x = data_raw.i16bit[0];
 8002e24:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 8002e2c:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 8002e34:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	809a      	strh	r2, [r3, #4]

  return LSM303AGR_OK;
 8002e3c:	2300      	movs	r3, #0
}
 8002e3e:	4618      	mov	r0, r3
 8002e40:	3710      	adds	r7, #16
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bd80      	pop	{r7, pc}

08002e46 <LSM303AGR_MAG_GetAxes>:
 * @param  pObj the device pObj
 * @param  MagneticField pointer where the values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM303AGR_MAG_GetAxes(LSM303AGR_MAG_Object_t *pObj, LSM303AGR_Axes_t *MagneticField)
{
 8002e46:	b580      	push	{r7, lr}
 8002e48:	b086      	sub	sp, #24
 8002e4a:	af00      	add	r7, sp, #0
 8002e4c:	6078      	str	r0, [r7, #4]
 8002e4e:	6039      	str	r1, [r7, #0]
  lsm303agr_axis3bit16_t data_raw;
  float sensitivity;

  /* Read raw data values. */
  if (lsm303agr_magnetic_raw_get(&(pObj->Ctx), data_raw.u8bit) != LSM303AGR_OK)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	331c      	adds	r3, #28
 8002e54:	f107 0210 	add.w	r2, r7, #16
 8002e58:	4611      	mov	r1, r2
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	f000 fcba 	bl	80037d4 <lsm303agr_magnetic_raw_get>
 8002e60:	4603      	mov	r3, r0
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d002      	beq.n	8002e6c <LSM303AGR_MAG_GetAxes+0x26>
  {
    return LSM303AGR_ERROR;
 8002e66:	f04f 33ff 	mov.w	r3, #4294967295
 8002e6a:	e036      	b.n	8002eda <LSM303AGR_MAG_GetAxes+0x94>
  }

  /* Get LSM303AGR actual sensitivity. */
  (void)LSM303AGR_MAG_GetSensitivity(pObj, &sensitivity);
 8002e6c:	f107 030c 	add.w	r3, r7, #12
 8002e70:	4619      	mov	r1, r3
 8002e72:	6878      	ldr	r0, [r7, #4]
 8002e74:	f7ff ff14 	bl	8002ca0 <LSM303AGR_MAG_GetSensitivity>

  /* Calculate the data. */
  MagneticField->x = (int32_t)((float)((float)data_raw.i16bit[0] * sensitivity));
 8002e78:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002e7c:	ee07 3a90 	vmov	s15, r3
 8002e80:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002e84:	edd7 7a03 	vldr	s15, [r7, #12]
 8002e88:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e8c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002e90:	ee17 2a90 	vmov	r2, s15
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	601a      	str	r2, [r3, #0]
  MagneticField->y = (int32_t)((float)((float)data_raw.i16bit[1] * sensitivity));
 8002e98:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002e9c:	ee07 3a90 	vmov	s15, r3
 8002ea0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002ea4:	edd7 7a03 	vldr	s15, [r7, #12]
 8002ea8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002eac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002eb0:	ee17 2a90 	vmov	r2, s15
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	605a      	str	r2, [r3, #4]
  MagneticField->z = (int32_t)((float)((float)data_raw.i16bit[2] * sensitivity));
 8002eb8:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002ebc:	ee07 3a90 	vmov	s15, r3
 8002ec0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002ec4:	edd7 7a03 	vldr	s15, [r7, #12]
 8002ec8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ecc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002ed0:	ee17 2a90 	vmov	r2, s15
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	609a      	str	r2, [r3, #8]

  return LSM303AGR_OK;
 8002ed8:	2300      	movs	r3, #0
}
 8002eda:	4618      	mov	r0, r3
 8002edc:	3718      	adds	r7, #24
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}
	...

08002ee4 <LSM303AGR_ACC_GetSensitivityHR>:
 * @param  pObj the device pObj
 * @param  Sensitivity pointer to sensitivity
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LSM303AGR_ACC_GetSensitivityHR(LSM303AGR_ACC_Object_t *pObj, float *Sensitivity)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b084      	sub	sp, #16
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
 8002eec:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM303AGR_OK;
 8002eee:	2300      	movs	r3, #0
 8002ef0:	60fb      	str	r3, [r7, #12]
  lsm303agr_fs_a_t fullscale;

  /* Read actual full scale selection from sensor. */
  if (lsm303agr_xl_full_scale_get(&(pObj->Ctx), &fullscale) != LSM303AGR_OK)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	331c      	adds	r3, #28
 8002ef6:	f107 020b 	add.w	r2, r7, #11
 8002efa:	4611      	mov	r1, r2
 8002efc:	4618      	mov	r0, r3
 8002efe:	f000 fb4f 	bl	80035a0 <lsm303agr_xl_full_scale_get>
 8002f02:	4603      	mov	r3, r0
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d002      	beq.n	8002f0e <LSM303AGR_ACC_GetSensitivityHR+0x2a>
  {
    return LSM303AGR_ERROR;
 8002f08:	f04f 33ff 	mov.w	r3, #4294967295
 8002f0c:	e023      	b.n	8002f56 <LSM303AGR_ACC_GetSensitivityHR+0x72>
  }

  /* Store the sensitivity based on actual full scale. */
  switch (fullscale)
 8002f0e:	7afb      	ldrb	r3, [r7, #11]
 8002f10:	2b03      	cmp	r3, #3
 8002f12:	d81b      	bhi.n	8002f4c <LSM303AGR_ACC_GetSensitivityHR+0x68>
 8002f14:	a201      	add	r2, pc, #4	; (adr r2, 8002f1c <LSM303AGR_ACC_GetSensitivityHR+0x38>)
 8002f16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f1a:	bf00      	nop
 8002f1c:	08002f2d 	.word	0x08002f2d
 8002f20:	08002f35 	.word	0x08002f35
 8002f24:	08002f3d 	.word	0x08002f3d
 8002f28:	08002f45 	.word	0x08002f45
  {
    case LSM303AGR_2g:
      *Sensitivity = (float)LSM303AGR_ACC_SENSITIVITY_FS_2G_HIGH_RESOLUTION_MODE;
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	4a0c      	ldr	r2, [pc, #48]	; (8002f60 <LSM303AGR_ACC_GetSensitivityHR+0x7c>)
 8002f30:	601a      	str	r2, [r3, #0]
      break;
 8002f32:	e00f      	b.n	8002f54 <LSM303AGR_ACC_GetSensitivityHR+0x70>

    case LSM303AGR_4g:
      *Sensitivity = (float)LSM303AGR_ACC_SENSITIVITY_FS_4G_HIGH_RESOLUTION_MODE;
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	4a0b      	ldr	r2, [pc, #44]	; (8002f64 <LSM303AGR_ACC_GetSensitivityHR+0x80>)
 8002f38:	601a      	str	r2, [r3, #0]
      break;
 8002f3a:	e00b      	b.n	8002f54 <LSM303AGR_ACC_GetSensitivityHR+0x70>

    case LSM303AGR_8g:
      *Sensitivity = (float)LSM303AGR_ACC_SENSITIVITY_FS_8G_HIGH_RESOLUTION_MODE;
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	4a0a      	ldr	r2, [pc, #40]	; (8002f68 <LSM303AGR_ACC_GetSensitivityHR+0x84>)
 8002f40:	601a      	str	r2, [r3, #0]
      break;
 8002f42:	e007      	b.n	8002f54 <LSM303AGR_ACC_GetSensitivityHR+0x70>

    case LSM303AGR_16g:
      *Sensitivity = (float)LSM303AGR_ACC_SENSITIVITY_FS_16G_HIGH_RESOLUTION_MODE;
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	4a09      	ldr	r2, [pc, #36]	; (8002f6c <LSM303AGR_ACC_GetSensitivityHR+0x88>)
 8002f48:	601a      	str	r2, [r3, #0]
      break;
 8002f4a:	e003      	b.n	8002f54 <LSM303AGR_ACC_GetSensitivityHR+0x70>

    default:
      ret = LSM303AGR_ERROR;
 8002f4c:	f04f 33ff 	mov.w	r3, #4294967295
 8002f50:	60fb      	str	r3, [r7, #12]
      break;
 8002f52:	bf00      	nop
  }

  return ret;
 8002f54:	68fb      	ldr	r3, [r7, #12]
}
 8002f56:	4618      	mov	r0, r3
 8002f58:	3710      	adds	r7, #16
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	bd80      	pop	{r7, pc}
 8002f5e:	bf00      	nop
 8002f60:	3f7ae148 	.word	0x3f7ae148
 8002f64:	3ff9999a 	.word	0x3ff9999a
 8002f68:	4079999a 	.word	0x4079999a
 8002f6c:	413b851f 	.word	0x413b851f

08002f70 <LSM303AGR_ACC_GetSensitivityNM>:
 * @param  pObj the device pObj
 * @param  Sensitivity pointer to sensitivity
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LSM303AGR_ACC_GetSensitivityNM(LSM303AGR_ACC_Object_t *pObj, float *Sensitivity)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b084      	sub	sp, #16
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
 8002f78:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM303AGR_OK;
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	60fb      	str	r3, [r7, #12]
  lsm303agr_fs_a_t fullscale;

  /* Read actual full scale selection from sensor. */
  if (lsm303agr_xl_full_scale_get(&(pObj->Ctx), &fullscale) != LSM303AGR_OK)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	331c      	adds	r3, #28
 8002f82:	f107 020b 	add.w	r2, r7, #11
 8002f86:	4611      	mov	r1, r2
 8002f88:	4618      	mov	r0, r3
 8002f8a:	f000 fb09 	bl	80035a0 <lsm303agr_xl_full_scale_get>
 8002f8e:	4603      	mov	r3, r0
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d002      	beq.n	8002f9a <LSM303AGR_ACC_GetSensitivityNM+0x2a>
  {
    return LSM303AGR_ERROR;
 8002f94:	f04f 33ff 	mov.w	r3, #4294967295
 8002f98:	e023      	b.n	8002fe2 <LSM303AGR_ACC_GetSensitivityNM+0x72>
  }

  /* Store the sensitivity based on actual full scale. */
  switch (fullscale)
 8002f9a:	7afb      	ldrb	r3, [r7, #11]
 8002f9c:	2b03      	cmp	r3, #3
 8002f9e:	d81b      	bhi.n	8002fd8 <LSM303AGR_ACC_GetSensitivityNM+0x68>
 8002fa0:	a201      	add	r2, pc, #4	; (adr r2, 8002fa8 <LSM303AGR_ACC_GetSensitivityNM+0x38>)
 8002fa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fa6:	bf00      	nop
 8002fa8:	08002fb9 	.word	0x08002fb9
 8002fac:	08002fc1 	.word	0x08002fc1
 8002fb0:	08002fc9 	.word	0x08002fc9
 8002fb4:	08002fd1 	.word	0x08002fd1
  {
    case LSM303AGR_2g:
      *Sensitivity = (float)LSM303AGR_ACC_SENSITIVITY_FS_2G_NORMAL_MODE;
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	4a0c      	ldr	r2, [pc, #48]	; (8002fec <LSM303AGR_ACC_GetSensitivityNM+0x7c>)
 8002fbc:	601a      	str	r2, [r3, #0]
      break;
 8002fbe:	e00f      	b.n	8002fe0 <LSM303AGR_ACC_GetSensitivityNM+0x70>

    case LSM303AGR_4g:
      *Sensitivity = (float)LSM303AGR_ACC_SENSITIVITY_FS_4G_NORMAL_MODE;
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	4a0b      	ldr	r2, [pc, #44]	; (8002ff0 <LSM303AGR_ACC_GetSensitivityNM+0x80>)
 8002fc4:	601a      	str	r2, [r3, #0]
      break;
 8002fc6:	e00b      	b.n	8002fe0 <LSM303AGR_ACC_GetSensitivityNM+0x70>

    case LSM303AGR_8g:
      *Sensitivity = (float)LSM303AGR_ACC_SENSITIVITY_FS_8G_NORMAL_MODE;
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	4a0a      	ldr	r2, [pc, #40]	; (8002ff4 <LSM303AGR_ACC_GetSensitivityNM+0x84>)
 8002fcc:	601a      	str	r2, [r3, #0]
      break;
 8002fce:	e007      	b.n	8002fe0 <LSM303AGR_ACC_GetSensitivityNM+0x70>

    case LSM303AGR_16g:
      *Sensitivity = (float)LSM303AGR_ACC_SENSITIVITY_FS_16G_NORMAL_MODE;
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	4a09      	ldr	r2, [pc, #36]	; (8002ff8 <LSM303AGR_ACC_GetSensitivityNM+0x88>)
 8002fd4:	601a      	str	r2, [r3, #0]
      break;
 8002fd6:	e003      	b.n	8002fe0 <LSM303AGR_ACC_GetSensitivityNM+0x70>

    default:
      ret = LSM303AGR_ERROR;
 8002fd8:	f04f 33ff 	mov.w	r3, #4294967295
 8002fdc:	60fb      	str	r3, [r7, #12]
      break;
 8002fde:	bf00      	nop
  }

  return ret;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
}
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	3710      	adds	r7, #16
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bd80      	pop	{r7, pc}
 8002fea:	bf00      	nop
 8002fec:	4079999a 	.word	0x4079999a
 8002ff0:	40fa3d71 	.word	0x40fa3d71
 8002ff4:	417a147b 	.word	0x417a147b
 8002ff8:	423b999a 	.word	0x423b999a

08002ffc <LSM303AGR_ACC_GetSensitivityLP>:
 * @param  pObj the device pObj
 * @param  Sensitivity pointer to sensitivity
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LSM303AGR_ACC_GetSensitivityLP(LSM303AGR_ACC_Object_t *pObj, float *Sensitivity)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b084      	sub	sp, #16
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
 8003004:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM303AGR_OK;
 8003006:	2300      	movs	r3, #0
 8003008:	60fb      	str	r3, [r7, #12]
  lsm303agr_fs_a_t fullscale;

  /* Read actual full scale selection from sensor. */
  if (lsm303agr_xl_full_scale_get(&(pObj->Ctx), &fullscale) != LSM303AGR_OK)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	331c      	adds	r3, #28
 800300e:	f107 020b 	add.w	r2, r7, #11
 8003012:	4611      	mov	r1, r2
 8003014:	4618      	mov	r0, r3
 8003016:	f000 fac3 	bl	80035a0 <lsm303agr_xl_full_scale_get>
 800301a:	4603      	mov	r3, r0
 800301c:	2b00      	cmp	r3, #0
 800301e:	d002      	beq.n	8003026 <LSM303AGR_ACC_GetSensitivityLP+0x2a>
  {
    return LSM303AGR_ERROR;
 8003020:	f04f 33ff 	mov.w	r3, #4294967295
 8003024:	e023      	b.n	800306e <LSM303AGR_ACC_GetSensitivityLP+0x72>
  }

  /* Store the sensitivity based on actual full scale. */
  switch (fullscale)
 8003026:	7afb      	ldrb	r3, [r7, #11]
 8003028:	2b03      	cmp	r3, #3
 800302a:	d81b      	bhi.n	8003064 <LSM303AGR_ACC_GetSensitivityLP+0x68>
 800302c:	a201      	add	r2, pc, #4	; (adr r2, 8003034 <LSM303AGR_ACC_GetSensitivityLP+0x38>)
 800302e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003032:	bf00      	nop
 8003034:	08003045 	.word	0x08003045
 8003038:	0800304d 	.word	0x0800304d
 800303c:	08003055 	.word	0x08003055
 8003040:	0800305d 	.word	0x0800305d
  {
    case LSM303AGR_2g:
      *Sensitivity = (float)LSM303AGR_ACC_SENSITIVITY_FS_2G_LOW_POWER_MODE;
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	4a0c      	ldr	r2, [pc, #48]	; (8003078 <LSM303AGR_ACC_GetSensitivityLP+0x7c>)
 8003048:	601a      	str	r2, [r3, #0]
      break;
 800304a:	e00f      	b.n	800306c <LSM303AGR_ACC_GetSensitivityLP+0x70>

    case LSM303AGR_4g:
      *Sensitivity = (float)LSM303AGR_ACC_SENSITIVITY_FS_4G_LOW_POWER_MODE;
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	4a0b      	ldr	r2, [pc, #44]	; (800307c <LSM303AGR_ACC_GetSensitivityLP+0x80>)
 8003050:	601a      	str	r2, [r3, #0]
      break;
 8003052:	e00b      	b.n	800306c <LSM303AGR_ACC_GetSensitivityLP+0x70>

    case LSM303AGR_8g:
      *Sensitivity = (float)LSM303AGR_ACC_SENSITIVITY_FS_8G_LOW_POWER_MODE;
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	4a0a      	ldr	r2, [pc, #40]	; (8003080 <LSM303AGR_ACC_GetSensitivityLP+0x84>)
 8003058:	601a      	str	r2, [r3, #0]
      break;
 800305a:	e007      	b.n	800306c <LSM303AGR_ACC_GetSensitivityLP+0x70>

    case LSM303AGR_16g:
      *Sensitivity = (float)LSM303AGR_ACC_SENSITIVITY_FS_16G_LOW_POWER_MODE;
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	4a09      	ldr	r2, [pc, #36]	; (8003084 <LSM303AGR_ACC_GetSensitivityLP+0x88>)
 8003060:	601a      	str	r2, [r3, #0]
      break;
 8003062:	e003      	b.n	800306c <LSM303AGR_ACC_GetSensitivityLP+0x70>

    default:
      ret = LSM303AGR_ERROR;
 8003064:	f04f 33ff 	mov.w	r3, #4294967295
 8003068:	60fb      	str	r3, [r7, #12]
      break;
 800306a:	bf00      	nop
  }

  return ret;
 800306c:	68fb      	ldr	r3, [r7, #12]
}
 800306e:	4618      	mov	r0, r3
 8003070:	3710      	adds	r7, #16
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}
 8003076:	bf00      	nop
 8003078:	417a147b 	.word	0x417a147b
 800307c:	41fa147b 	.word	0x41fa147b
 8003080:	427a147b 	.word	0x427a147b
 8003084:	433b947b 	.word	0x433b947b

08003088 <LSM303AGR_ACC_SetOutputDataRate_When_Enabled>:
 * @param  pObj the device pObj
 * @param  Odr the functional output data rate to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LSM303AGR_ACC_SetOutputDataRate_When_Enabled(LSM303AGR_ACC_Object_t *pObj, float Odr)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b084      	sub	sp, #16
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
 8003090:	ed87 0a00 	vstr	s0, [r7]
  lsm303agr_odr_a_t new_odr;

  new_odr = (Odr <=    1.0f) ? LSM303AGR_XL_ODR_1Hz
            : (Odr <=   10.0f) ? LSM303AGR_XL_ODR_10Hz
 8003094:	edd7 7a00 	vldr	s15, [r7]
 8003098:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800309c:	eef4 7ac7 	vcmpe.f32	s15, s14
 80030a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030a4:	d801      	bhi.n	80030aa <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x22>
 80030a6:	2301      	movs	r3, #1
 80030a8:	e037      	b.n	800311a <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x92>
 80030aa:	edd7 7a00 	vldr	s15, [r7]
 80030ae:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80030b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80030b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030ba:	d801      	bhi.n	80030c0 <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x38>
 80030bc:	2302      	movs	r3, #2
 80030be:	e02c      	b.n	800311a <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x92>
 80030c0:	edd7 7a00 	vldr	s15, [r7]
 80030c4:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 80030c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80030cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030d0:	d801      	bhi.n	80030d6 <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x4e>
 80030d2:	2303      	movs	r3, #3
 80030d4:	e021      	b.n	800311a <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x92>
 80030d6:	edd7 7a00 	vldr	s15, [r7]
 80030da:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8003140 <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0xb8>
 80030de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80030e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030e6:	d801      	bhi.n	80030ec <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x64>
 80030e8:	2304      	movs	r3, #4
 80030ea:	e016      	b.n	800311a <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x92>
 80030ec:	edd7 7a00 	vldr	s15, [r7]
 80030f0:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8003144 <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0xbc>
 80030f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80030f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030fc:	d801      	bhi.n	8003102 <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x7a>
 80030fe:	2305      	movs	r3, #5
 8003100:	e00b      	b.n	800311a <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x92>
 8003102:	edd7 7a00 	vldr	s15, [r7]
 8003106:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8003148 <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0xc0>
 800310a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800310e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003112:	d801      	bhi.n	8003118 <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x90>
 8003114:	2306      	movs	r3, #6
 8003116:	e000      	b.n	800311a <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0x92>
 8003118:	2307      	movs	r3, #7
  new_odr = (Odr <=    1.0f) ? LSM303AGR_XL_ODR_1Hz
 800311a:	73fb      	strb	r3, [r7, #15]
            : (Odr <=  100.0f) ? LSM303AGR_XL_ODR_100Hz
            : (Odr <=  200.0f) ? LSM303AGR_XL_ODR_200Hz
            :                    LSM303AGR_XL_ODR_400Hz;

  /* Output data rate selection. */
  if (lsm303agr_xl_data_rate_set(&(pObj->Ctx), new_odr) != LSM303AGR_OK)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	331c      	adds	r3, #28
 8003120:	7bfa      	ldrb	r2, [r7, #15]
 8003122:	4611      	mov	r1, r2
 8003124:	4618      	mov	r0, r3
 8003126:	f000 f993 	bl	8003450 <lsm303agr_xl_data_rate_set>
 800312a:	4603      	mov	r3, r0
 800312c:	2b00      	cmp	r3, #0
 800312e:	d002      	beq.n	8003136 <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0xae>
  {
    return LSM303AGR_ERROR;
 8003130:	f04f 33ff 	mov.w	r3, #4294967295
 8003134:	e000      	b.n	8003138 <LSM303AGR_ACC_SetOutputDataRate_When_Enabled+0xb0>
  }

  return LSM303AGR_OK;
 8003136:	2300      	movs	r3, #0
}
 8003138:	4618      	mov	r0, r3
 800313a:	3710      	adds	r7, #16
 800313c:	46bd      	mov	sp, r7
 800313e:	bd80      	pop	{r7, pc}
 8003140:	42480000 	.word	0x42480000
 8003144:	42c80000 	.word	0x42c80000
 8003148:	43480000 	.word	0x43480000

0800314c <LSM303AGR_ACC_SetOutputDataRate_When_Disabled>:
 * @param  pObj the device pObj
 * @param  Odr the functional output data rate to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LSM303AGR_ACC_SetOutputDataRate_When_Disabled(LSM303AGR_ACC_Object_t *pObj, float Odr)
{
 800314c:	b480      	push	{r7}
 800314e:	b083      	sub	sp, #12
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
 8003154:	ed87 0a00 	vstr	s0, [r7]
  pObj->acc_odr = (Odr <=    1.0f) ? LSM303AGR_XL_ODR_1Hz
                  : (Odr <=   10.0f) ? LSM303AGR_XL_ODR_10Hz
 8003158:	edd7 7a00 	vldr	s15, [r7]
 800315c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003160:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003164:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003168:	d801      	bhi.n	800316e <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0x22>
 800316a:	2301      	movs	r3, #1
 800316c:	e037      	b.n	80031de <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0x92>
 800316e:	edd7 7a00 	vldr	s15, [r7]
 8003172:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003176:	eef4 7ac7 	vcmpe.f32	s15, s14
 800317a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800317e:	d801      	bhi.n	8003184 <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0x38>
 8003180:	2302      	movs	r3, #2
 8003182:	e02c      	b.n	80031de <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0x92>
 8003184:	edd7 7a00 	vldr	s15, [r7]
 8003188:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 800318c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003190:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003194:	d801      	bhi.n	800319a <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0x4e>
 8003196:	2303      	movs	r3, #3
 8003198:	e021      	b.n	80031de <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0x92>
 800319a:	edd7 7a00 	vldr	s15, [r7]
 800319e:	ed9f 7a15 	vldr	s14, [pc, #84]	; 80031f4 <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0xa8>
 80031a2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031aa:	d801      	bhi.n	80031b0 <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0x64>
 80031ac:	2304      	movs	r3, #4
 80031ae:	e016      	b.n	80031de <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0x92>
 80031b0:	edd7 7a00 	vldr	s15, [r7]
 80031b4:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80031f8 <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0xac>
 80031b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031c0:	d801      	bhi.n	80031c6 <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0x7a>
 80031c2:	2305      	movs	r3, #5
 80031c4:	e00b      	b.n	80031de <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0x92>
 80031c6:	edd7 7a00 	vldr	s15, [r7]
 80031ca:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 80031fc <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0xb0>
 80031ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031d6:	d801      	bhi.n	80031dc <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0x90>
 80031d8:	2306      	movs	r3, #6
 80031da:	e000      	b.n	80031de <LSM303AGR_ACC_SetOutputDataRate_When_Disabled+0x92>
 80031dc:	2307      	movs	r3, #7
  pObj->acc_odr = (Odr <=    1.0f) ? LSM303AGR_XL_ODR_1Hz
 80031de:	687a      	ldr	r2, [r7, #4]
 80031e0:	f882 302a 	strb.w	r3, [r2, #42]	; 0x2a
                  : (Odr <=   50.0f) ? LSM303AGR_XL_ODR_50Hz
                  : (Odr <=  100.0f) ? LSM303AGR_XL_ODR_100Hz
                  : (Odr <=  200.0f) ? LSM303AGR_XL_ODR_200Hz
                  :                    LSM303AGR_XL_ODR_400Hz;

  return LSM303AGR_OK;
 80031e4:	2300      	movs	r3, #0
}
 80031e6:	4618      	mov	r0, r3
 80031e8:	370c      	adds	r7, #12
 80031ea:	46bd      	mov	sp, r7
 80031ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f0:	4770      	bx	lr
 80031f2:	bf00      	nop
 80031f4:	42480000 	.word	0x42480000
 80031f8:	42c80000 	.word	0x42c80000
 80031fc:	43480000 	.word	0x43480000

08003200 <ReadAccRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t ReadAccRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8003200:	b590      	push	{r4, r7, lr}
 8003202:	b087      	sub	sp, #28
 8003204:	af00      	add	r7, sp, #0
 8003206:	60f8      	str	r0, [r7, #12]
 8003208:	607a      	str	r2, [r7, #4]
 800320a:	461a      	mov	r2, r3
 800320c:	460b      	mov	r3, r1
 800320e:	72fb      	strb	r3, [r7, #11]
 8003210:	4613      	mov	r3, r2
 8003212:	813b      	strh	r3, [r7, #8]
  LSM303AGR_ACC_Object_t *pObj = (LSM303AGR_ACC_Object_t *)Handle;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == LSM303AGR_I2C_BUS) /* I2C */
 8003218:	697b      	ldr	r3, [r7, #20]
 800321a:	689b      	ldr	r3, [r3, #8]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d10e      	bne.n	800323e <ReadAccRegWrap+0x3e>
  {
    /* Enable Multi-byte read */
    return pObj->IO.ReadReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
 8003220:	697b      	ldr	r3, [r7, #20]
 8003222:	695c      	ldr	r4, [r3, #20]
 8003224:	697b      	ldr	r3, [r7, #20]
 8003226:	7b1b      	ldrb	r3, [r3, #12]
 8003228:	b298      	uxth	r0, r3
 800322a:	7afb      	ldrb	r3, [r7, #11]
 800322c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003230:	b2db      	uxtb	r3, r3
 8003232:	b299      	uxth	r1, r3
 8003234:	893b      	ldrh	r3, [r7, #8]
 8003236:	687a      	ldr	r2, [r7, #4]
 8003238:	47a0      	blx	r4
 800323a:	4603      	mov	r3, r0
 800323c:	e00d      	b.n	800325a <ReadAccRegWrap+0x5a>
  }
  else   /* SPI 3-Wires */
  {
    /* Enable Multi-byte read */
    return pObj->IO.ReadReg(pObj->IO.Address, (Reg | 0x40U), pData, Length);
 800323e:	697b      	ldr	r3, [r7, #20]
 8003240:	695c      	ldr	r4, [r3, #20]
 8003242:	697b      	ldr	r3, [r7, #20]
 8003244:	7b1b      	ldrb	r3, [r3, #12]
 8003246:	b298      	uxth	r0, r3
 8003248:	7afb      	ldrb	r3, [r7, #11]
 800324a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800324e:	b2db      	uxtb	r3, r3
 8003250:	b299      	uxth	r1, r3
 8003252:	893b      	ldrh	r3, [r7, #8]
 8003254:	687a      	ldr	r2, [r7, #4]
 8003256:	47a0      	blx	r4
 8003258:	4603      	mov	r3, r0
  }
}
 800325a:	4618      	mov	r0, r3
 800325c:	371c      	adds	r7, #28
 800325e:	46bd      	mov	sp, r7
 8003260:	bd90      	pop	{r4, r7, pc}

08003262 <WriteAccRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t WriteAccRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8003262:	b590      	push	{r4, r7, lr}
 8003264:	b087      	sub	sp, #28
 8003266:	af00      	add	r7, sp, #0
 8003268:	60f8      	str	r0, [r7, #12]
 800326a:	607a      	str	r2, [r7, #4]
 800326c:	461a      	mov	r2, r3
 800326e:	460b      	mov	r3, r1
 8003270:	72fb      	strb	r3, [r7, #11]
 8003272:	4613      	mov	r3, r2
 8003274:	813b      	strh	r3, [r7, #8]
  LSM303AGR_ACC_Object_t *pObj = (LSM303AGR_ACC_Object_t *)Handle;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == LSM303AGR_I2C_BUS) /* I2C */
 800327a:	697b      	ldr	r3, [r7, #20]
 800327c:	689b      	ldr	r3, [r3, #8]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d10e      	bne.n	80032a0 <WriteAccRegWrap+0x3e>
  {
    /* Enable Multi-byte write */
    return pObj->IO.WriteReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
 8003282:	697b      	ldr	r3, [r7, #20]
 8003284:	691c      	ldr	r4, [r3, #16]
 8003286:	697b      	ldr	r3, [r7, #20]
 8003288:	7b1b      	ldrb	r3, [r3, #12]
 800328a:	b298      	uxth	r0, r3
 800328c:	7afb      	ldrb	r3, [r7, #11]
 800328e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003292:	b2db      	uxtb	r3, r3
 8003294:	b299      	uxth	r1, r3
 8003296:	893b      	ldrh	r3, [r7, #8]
 8003298:	687a      	ldr	r2, [r7, #4]
 800329a:	47a0      	blx	r4
 800329c:	4603      	mov	r3, r0
 800329e:	e00d      	b.n	80032bc <WriteAccRegWrap+0x5a>
  }
  else   /* SPI 3-Wires */
  {
    /* Enable Multi-byte write */
    return pObj->IO.WriteReg(pObj->IO.Address, (Reg | 0x40U), pData, Length);
 80032a0:	697b      	ldr	r3, [r7, #20]
 80032a2:	691c      	ldr	r4, [r3, #16]
 80032a4:	697b      	ldr	r3, [r7, #20]
 80032a6:	7b1b      	ldrb	r3, [r3, #12]
 80032a8:	b298      	uxth	r0, r3
 80032aa:	7afb      	ldrb	r3, [r7, #11]
 80032ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80032b0:	b2db      	uxtb	r3, r3
 80032b2:	b299      	uxth	r1, r3
 80032b4:	893b      	ldrh	r3, [r7, #8]
 80032b6:	687a      	ldr	r2, [r7, #4]
 80032b8:	47a0      	blx	r4
 80032ba:	4603      	mov	r3, r0
  }
}
 80032bc:	4618      	mov	r0, r3
 80032be:	371c      	adds	r7, #28
 80032c0:	46bd      	mov	sp, r7
 80032c2:	bd90      	pop	{r4, r7, pc}

080032c4 <ReadMagRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t ReadMagRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 80032c4:	b590      	push	{r4, r7, lr}
 80032c6:	b087      	sub	sp, #28
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	60f8      	str	r0, [r7, #12]
 80032cc:	607a      	str	r2, [r7, #4]
 80032ce:	461a      	mov	r2, r3
 80032d0:	460b      	mov	r3, r1
 80032d2:	72fb      	strb	r3, [r7, #11]
 80032d4:	4613      	mov	r3, r2
 80032d6:	813b      	strh	r3, [r7, #8]
  LSM303AGR_MAG_Object_t *pObj = (LSM303AGR_MAG_Object_t *)Handle;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == LSM303AGR_I2C_BUS) /* I2C */
 80032dc:	697b      	ldr	r3, [r7, #20]
 80032de:	689b      	ldr	r3, [r3, #8]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d10e      	bne.n	8003302 <ReadMagRegWrap+0x3e>
  {
    /* Enable Multi-byte read */
    return pObj->IO.ReadReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
 80032e4:	697b      	ldr	r3, [r7, #20]
 80032e6:	695c      	ldr	r4, [r3, #20]
 80032e8:	697b      	ldr	r3, [r7, #20]
 80032ea:	7b1b      	ldrb	r3, [r3, #12]
 80032ec:	b298      	uxth	r0, r3
 80032ee:	7afb      	ldrb	r3, [r7, #11]
 80032f0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80032f4:	b2db      	uxtb	r3, r3
 80032f6:	b299      	uxth	r1, r3
 80032f8:	893b      	ldrh	r3, [r7, #8]
 80032fa:	687a      	ldr	r2, [r7, #4]
 80032fc:	47a0      	blx	r4
 80032fe:	4603      	mov	r3, r0
 8003300:	e00d      	b.n	800331e <ReadMagRegWrap+0x5a>
  }
  else   /* SPI 3-Wires */
  {
    /* Enable Multi-byte read */
    return pObj->IO.ReadReg(pObj->IO.Address, (Reg | 0x40U), pData, Length);
 8003302:	697b      	ldr	r3, [r7, #20]
 8003304:	695c      	ldr	r4, [r3, #20]
 8003306:	697b      	ldr	r3, [r7, #20]
 8003308:	7b1b      	ldrb	r3, [r3, #12]
 800330a:	b298      	uxth	r0, r3
 800330c:	7afb      	ldrb	r3, [r7, #11]
 800330e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003312:	b2db      	uxtb	r3, r3
 8003314:	b299      	uxth	r1, r3
 8003316:	893b      	ldrh	r3, [r7, #8]
 8003318:	687a      	ldr	r2, [r7, #4]
 800331a:	47a0      	blx	r4
 800331c:	4603      	mov	r3, r0
  }
}
 800331e:	4618      	mov	r0, r3
 8003320:	371c      	adds	r7, #28
 8003322:	46bd      	mov	sp, r7
 8003324:	bd90      	pop	{r4, r7, pc}

08003326 <WriteMagRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t WriteMagRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8003326:	b590      	push	{r4, r7, lr}
 8003328:	b087      	sub	sp, #28
 800332a:	af00      	add	r7, sp, #0
 800332c:	60f8      	str	r0, [r7, #12]
 800332e:	607a      	str	r2, [r7, #4]
 8003330:	461a      	mov	r2, r3
 8003332:	460b      	mov	r3, r1
 8003334:	72fb      	strb	r3, [r7, #11]
 8003336:	4613      	mov	r3, r2
 8003338:	813b      	strh	r3, [r7, #8]
  LSM303AGR_MAG_Object_t *pObj = (LSM303AGR_MAG_Object_t *)Handle;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == LSM303AGR_I2C_BUS) /* I2C */
 800333e:	697b      	ldr	r3, [r7, #20]
 8003340:	689b      	ldr	r3, [r3, #8]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d10e      	bne.n	8003364 <WriteMagRegWrap+0x3e>
  {
    /* Enable Multi-byte write */
    return pObj->IO.WriteReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
 8003346:	697b      	ldr	r3, [r7, #20]
 8003348:	691c      	ldr	r4, [r3, #16]
 800334a:	697b      	ldr	r3, [r7, #20]
 800334c:	7b1b      	ldrb	r3, [r3, #12]
 800334e:	b298      	uxth	r0, r3
 8003350:	7afb      	ldrb	r3, [r7, #11]
 8003352:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003356:	b2db      	uxtb	r3, r3
 8003358:	b299      	uxth	r1, r3
 800335a:	893b      	ldrh	r3, [r7, #8]
 800335c:	687a      	ldr	r2, [r7, #4]
 800335e:	47a0      	blx	r4
 8003360:	4603      	mov	r3, r0
 8003362:	e00d      	b.n	8003380 <WriteMagRegWrap+0x5a>
  }
  else   /* SPI 3-Wires */
  {
    /* Enable Multi-byte write */
    return pObj->IO.WriteReg(pObj->IO.Address, (Reg | 0x40U), pData, Length);
 8003364:	697b      	ldr	r3, [r7, #20]
 8003366:	691c      	ldr	r4, [r3, #16]
 8003368:	697b      	ldr	r3, [r7, #20]
 800336a:	7b1b      	ldrb	r3, [r3, #12]
 800336c:	b298      	uxth	r0, r3
 800336e:	7afb      	ldrb	r3, [r7, #11]
 8003370:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003374:	b2db      	uxtb	r3, r3
 8003376:	b299      	uxth	r1, r3
 8003378:	893b      	ldrh	r3, [r7, #8]
 800337a:	687a      	ldr	r2, [r7, #4]
 800337c:	47a0      	blx	r4
 800337e:	4603      	mov	r3, r0
  }
}
 8003380:	4618      	mov	r0, r3
 8003382:	371c      	adds	r7, #28
 8003384:	46bd      	mov	sp, r7
 8003386:	bd90      	pop	{r4, r7, pc}

08003388 <lsm303agr_read_reg>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm303agr_read_reg(stmdev_ctx_t* ctx, uint8_t reg, uint8_t* data,
                         uint16_t len)
{
 8003388:	b590      	push	{r4, r7, lr}
 800338a:	b087      	sub	sp, #28
 800338c:	af00      	add	r7, sp, #0
 800338e:	60f8      	str	r0, [r7, #12]
 8003390:	607a      	str	r2, [r7, #4]
 8003392:	461a      	mov	r2, r3
 8003394:	460b      	mov	r3, r1
 8003396:	72fb      	strb	r3, [r7, #11]
 8003398:	4613      	mov	r3, r2
 800339a:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->read_reg(ctx->handle, reg, data, len);
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	685c      	ldr	r4, [r3, #4]
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	6898      	ldr	r0, [r3, #8]
 80033a4:	893b      	ldrh	r3, [r7, #8]
 80033a6:	7af9      	ldrb	r1, [r7, #11]
 80033a8:	687a      	ldr	r2, [r7, #4]
 80033aa:	47a0      	blx	r4
 80033ac:	6178      	str	r0, [r7, #20]
  return ret;
 80033ae:	697b      	ldr	r3, [r7, #20]
}
 80033b0:	4618      	mov	r0, r3
 80033b2:	371c      	adds	r7, #28
 80033b4:	46bd      	mov	sp, r7
 80033b6:	bd90      	pop	{r4, r7, pc}

080033b8 <lsm303agr_write_reg>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm303agr_write_reg(stmdev_ctx_t* ctx, uint8_t reg, uint8_t* data,
                          uint16_t len)
{
 80033b8:	b590      	push	{r4, r7, lr}
 80033ba:	b087      	sub	sp, #28
 80033bc:	af00      	add	r7, sp, #0
 80033be:	60f8      	str	r0, [r7, #12]
 80033c0:	607a      	str	r2, [r7, #4]
 80033c2:	461a      	mov	r2, r3
 80033c4:	460b      	mov	r3, r1
 80033c6:	72fb      	strb	r3, [r7, #11]
 80033c8:	4613      	mov	r3, r2
 80033ca:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->write_reg(ctx->handle, reg, data, len);
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	681c      	ldr	r4, [r3, #0]
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	6898      	ldr	r0, [r3, #8]
 80033d4:	893b      	ldrh	r3, [r7, #8]
 80033d6:	7af9      	ldrb	r1, [r7, #11]
 80033d8:	687a      	ldr	r2, [r7, #4]
 80033da:	47a0      	blx	r4
 80033dc:	6178      	str	r0, [r7, #20]
  return ret;
 80033de:	697b      	ldr	r3, [r7, #20]
}
 80033e0:	4618      	mov	r0, r3
 80033e2:	371c      	adds	r7, #28
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bd90      	pop	{r4, r7, pc}

080033e8 <lsm303agr_xl_operating_mode_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm303agr_xl_operating_mode_get(stmdev_ctx_t *ctx,
                                        lsm303agr_op_md_a_t *val)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b086      	sub	sp, #24
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
 80033f0:	6039      	str	r1, [r7, #0]
  lsm303agr_ctrl_reg4_a_t ctrl_reg4_a;
  lsm303agr_ctrl_reg1_a_t ctrl_reg1_a;
  int32_t ret;
  
  ret = lsm303agr_read_reg(ctx, LSM303AGR_CTRL_REG1_A,
 80033f2:	f107 020c 	add.w	r2, r7, #12
 80033f6:	2301      	movs	r3, #1
 80033f8:	2120      	movs	r1, #32
 80033fa:	6878      	ldr	r0, [r7, #4]
 80033fc:	f7ff ffc4 	bl	8003388 <lsm303agr_read_reg>
 8003400:	6178      	str	r0, [r7, #20]
                           (uint8_t*)&ctrl_reg1_a, 1);
  if(ret == 0){
 8003402:	697b      	ldr	r3, [r7, #20]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d107      	bne.n	8003418 <lsm303agr_xl_operating_mode_get+0x30>
    ret = lsm303agr_read_reg(ctx, LSM303AGR_CTRL_REG4_A,
 8003408:	f107 0210 	add.w	r2, r7, #16
 800340c:	2301      	movs	r3, #1
 800340e:	2123      	movs	r1, #35	; 0x23
 8003410:	6878      	ldr	r0, [r7, #4]
 8003412:	f7ff ffb9 	bl	8003388 <lsm303agr_read_reg>
 8003416:	6178      	str	r0, [r7, #20]
                             (uint8_t*)&ctrl_reg4_a, 1);
  }

  if ( ctrl_reg1_a.lpen != PROPERTY_DISABLE ){
 8003418:	7b3b      	ldrb	r3, [r7, #12]
 800341a:	f003 0308 	and.w	r3, r3, #8
 800341e:	b2db      	uxtb	r3, r3
 8003420:	2b00      	cmp	r3, #0
 8003422:	d003      	beq.n	800342c <lsm303agr_xl_operating_mode_get+0x44>
    *val = LSM303AGR_LP_8bit;
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	2202      	movs	r2, #2
 8003428:	701a      	strb	r2, [r3, #0]
 800342a:	e00c      	b.n	8003446 <lsm303agr_xl_operating_mode_get+0x5e>
  } else if (ctrl_reg4_a.hr  != PROPERTY_DISABLE ) {
 800342c:	7c3b      	ldrb	r3, [r7, #16]
 800342e:	f003 0308 	and.w	r3, r3, #8
 8003432:	b2db      	uxtb	r3, r3
 8003434:	2b00      	cmp	r3, #0
 8003436:	d003      	beq.n	8003440 <lsm303agr_xl_operating_mode_get+0x58>
    *val = LSM303AGR_HR_12bit;
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	2200      	movs	r2, #0
 800343c:	701a      	strb	r2, [r3, #0]
 800343e:	e002      	b.n	8003446 <lsm303agr_xl_operating_mode_get+0x5e>
  } else{
    *val = LSM303AGR_NM_10bit;
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	2201      	movs	r2, #1
 8003444:	701a      	strb	r2, [r3, #0]
  }

  return ret;
 8003446:	697b      	ldr	r3, [r7, #20]
}
 8003448:	4618      	mov	r0, r3
 800344a:	3718      	adds	r7, #24
 800344c:	46bd      	mov	sp, r7
 800344e:	bd80      	pop	{r7, pc}

08003450 <lsm303agr_xl_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm303agr_xl_data_rate_set(stmdev_ctx_t *ctx,
                                   lsm303agr_odr_a_t val)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	b084      	sub	sp, #16
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
 8003458:	460b      	mov	r3, r1
 800345a:	70fb      	strb	r3, [r7, #3]
  lsm303agr_ctrl_reg1_a_t ctrl_reg1_a;
  int32_t ret;

  ret = lsm303agr_read_reg(ctx, LSM303AGR_CTRL_REG1_A,
 800345c:	f107 0208 	add.w	r2, r7, #8
 8003460:	2301      	movs	r3, #1
 8003462:	2120      	movs	r1, #32
 8003464:	6878      	ldr	r0, [r7, #4]
 8003466:	f7ff ff8f 	bl	8003388 <lsm303agr_read_reg>
 800346a:	60f8      	str	r0, [r7, #12]
                           (uint8_t*)&ctrl_reg1_a, 1);
  if(ret == 0){
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d10f      	bne.n	8003492 <lsm303agr_xl_data_rate_set+0x42>
    ctrl_reg1_a.odr = (uint8_t)val;
 8003472:	78fb      	ldrb	r3, [r7, #3]
 8003474:	f003 030f 	and.w	r3, r3, #15
 8003478:	b2da      	uxtb	r2, r3
 800347a:	7a3b      	ldrb	r3, [r7, #8]
 800347c:	f362 1307 	bfi	r3, r2, #4, #4
 8003480:	723b      	strb	r3, [r7, #8]
   ret = lsm303agr_write_reg(ctx, LSM303AGR_CTRL_REG1_A,
 8003482:	f107 0208 	add.w	r2, r7, #8
 8003486:	2301      	movs	r3, #1
 8003488:	2120      	movs	r1, #32
 800348a:	6878      	ldr	r0, [r7, #4]
 800348c:	f7ff ff94 	bl	80033b8 <lsm303agr_write_reg>
 8003490:	60f8      	str	r0, [r7, #12]
                             (uint8_t*)&ctrl_reg1_a, 1);
  }

  return ret;
 8003492:	68fb      	ldr	r3, [r7, #12]
}
 8003494:	4618      	mov	r0, r3
 8003496:	3710      	adds	r7, #16
 8003498:	46bd      	mov	sp, r7
 800349a:	bd80      	pop	{r7, pc}

0800349c <lsm303agr_xl_data_rate_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm303agr_xl_data_rate_get(stmdev_ctx_t *ctx,
                                   lsm303agr_odr_a_t *val)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b084      	sub	sp, #16
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
 80034a4:	6039      	str	r1, [r7, #0]
  lsm303agr_ctrl_reg1_a_t ctrl_reg1_a;
  int32_t ret;

  ret = lsm303agr_read_reg(ctx, LSM303AGR_CTRL_REG1_A,
 80034a6:	f107 0208 	add.w	r2, r7, #8
 80034aa:	2301      	movs	r3, #1
 80034ac:	2120      	movs	r1, #32
 80034ae:	6878      	ldr	r0, [r7, #4]
 80034b0:	f7ff ff6a 	bl	8003388 <lsm303agr_read_reg>
 80034b4:	60f8      	str	r0, [r7, #12]
                           (uint8_t*)&ctrl_reg1_a, 1);

  switch (ctrl_reg1_a.odr){
 80034b6:	7a3b      	ldrb	r3, [r7, #8]
 80034b8:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80034bc:	b2db      	uxtb	r3, r3
 80034be:	2b09      	cmp	r3, #9
 80034c0:	d83e      	bhi.n	8003540 <lsm303agr_xl_data_rate_get+0xa4>
 80034c2:	a201      	add	r2, pc, #4	; (adr r2, 80034c8 <lsm303agr_xl_data_rate_get+0x2c>)
 80034c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034c8:	080034f1 	.word	0x080034f1
 80034cc:	080034f9 	.word	0x080034f9
 80034d0:	08003501 	.word	0x08003501
 80034d4:	08003509 	.word	0x08003509
 80034d8:	08003511 	.word	0x08003511
 80034dc:	08003519 	.word	0x08003519
 80034e0:	08003521 	.word	0x08003521
 80034e4:	08003529 	.word	0x08003529
 80034e8:	08003531 	.word	0x08003531
 80034ec:	08003539 	.word	0x08003539
    case LSM303AGR_XL_POWER_DOWN:
      *val = LSM303AGR_XL_POWER_DOWN;
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	2200      	movs	r2, #0
 80034f4:	701a      	strb	r2, [r3, #0]
      break;
 80034f6:	e027      	b.n	8003548 <lsm303agr_xl_data_rate_get+0xac>
    case LSM303AGR_XL_ODR_1Hz:
      *val = LSM303AGR_XL_ODR_1Hz;
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	2201      	movs	r2, #1
 80034fc:	701a      	strb	r2, [r3, #0]
      break;
 80034fe:	e023      	b.n	8003548 <lsm303agr_xl_data_rate_get+0xac>
    case LSM303AGR_XL_ODR_10Hz:
      *val = LSM303AGR_XL_ODR_10Hz;
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	2202      	movs	r2, #2
 8003504:	701a      	strb	r2, [r3, #0]
      break;
 8003506:	e01f      	b.n	8003548 <lsm303agr_xl_data_rate_get+0xac>
    case LSM303AGR_XL_ODR_25Hz:
      *val = LSM303AGR_XL_ODR_25Hz;
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	2203      	movs	r2, #3
 800350c:	701a      	strb	r2, [r3, #0]
      break;
 800350e:	e01b      	b.n	8003548 <lsm303agr_xl_data_rate_get+0xac>
    case LSM303AGR_XL_ODR_50Hz:
      *val = LSM303AGR_XL_ODR_50Hz;
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	2204      	movs	r2, #4
 8003514:	701a      	strb	r2, [r3, #0]
      break;
 8003516:	e017      	b.n	8003548 <lsm303agr_xl_data_rate_get+0xac>
    case LSM303AGR_XL_ODR_100Hz:
      *val = LSM303AGR_XL_ODR_100Hz;
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	2205      	movs	r2, #5
 800351c:	701a      	strb	r2, [r3, #0]
      break;
 800351e:	e013      	b.n	8003548 <lsm303agr_xl_data_rate_get+0xac>
    case LSM303AGR_XL_ODR_200Hz:
      *val = LSM303AGR_XL_ODR_200Hz;
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	2206      	movs	r2, #6
 8003524:	701a      	strb	r2, [r3, #0]
      break;
 8003526:	e00f      	b.n	8003548 <lsm303agr_xl_data_rate_get+0xac>
    case LSM303AGR_XL_ODR_400Hz:
      *val = LSM303AGR_XL_ODR_400Hz;
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	2207      	movs	r2, #7
 800352c:	701a      	strb	r2, [r3, #0]
      break;
 800352e:	e00b      	b.n	8003548 <lsm303agr_xl_data_rate_get+0xac>
    case LSM303AGR_XL_ODR_1kHz620_LP:
      *val = LSM303AGR_XL_ODR_1kHz620_LP;
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	2208      	movs	r2, #8
 8003534:	701a      	strb	r2, [r3, #0]
      break;
 8003536:	e007      	b.n	8003548 <lsm303agr_xl_data_rate_get+0xac>
    case LSM303AGR_XL_ODR_1kHz344_NM_HP_5kHz376_LP:
      *val = LSM303AGR_XL_ODR_1kHz344_NM_HP_5kHz376_LP;
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	2209      	movs	r2, #9
 800353c:	701a      	strb	r2, [r3, #0]
      break;
 800353e:	e003      	b.n	8003548 <lsm303agr_xl_data_rate_get+0xac>
    default:
      *val = LSM303AGR_XL_POWER_DOWN;
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	2200      	movs	r2, #0
 8003544:	701a      	strb	r2, [r3, #0]
      break;
 8003546:	bf00      	nop
  }

  return ret;
 8003548:	68fb      	ldr	r3, [r7, #12]
}
 800354a:	4618      	mov	r0, r3
 800354c:	3710      	adds	r7, #16
 800354e:	46bd      	mov	sp, r7
 8003550:	bd80      	pop	{r7, pc}
 8003552:	bf00      	nop

08003554 <lsm303agr_xl_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm303agr_xl_full_scale_set(stmdev_ctx_t *ctx,
                                    lsm303agr_fs_a_t val)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b084      	sub	sp, #16
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
 800355c:	460b      	mov	r3, r1
 800355e:	70fb      	strb	r3, [r7, #3]
  lsm303agr_ctrl_reg4_a_t ctrl_reg4_a;
  int32_t ret;

  ret = lsm303agr_read_reg(ctx, LSM303AGR_CTRL_REG4_A,
 8003560:	f107 0208 	add.w	r2, r7, #8
 8003564:	2301      	movs	r3, #1
 8003566:	2123      	movs	r1, #35	; 0x23
 8003568:	6878      	ldr	r0, [r7, #4]
 800356a:	f7ff ff0d 	bl	8003388 <lsm303agr_read_reg>
 800356e:	60f8      	str	r0, [r7, #12]
                           (uint8_t*)&ctrl_reg4_a, 1);
  if(ret == 0){
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d10f      	bne.n	8003596 <lsm303agr_xl_full_scale_set+0x42>
    ctrl_reg4_a.fs = (uint8_t)val;
 8003576:	78fb      	ldrb	r3, [r7, #3]
 8003578:	f003 0303 	and.w	r3, r3, #3
 800357c:	b2da      	uxtb	r2, r3
 800357e:	7a3b      	ldrb	r3, [r7, #8]
 8003580:	f362 1305 	bfi	r3, r2, #4, #2
 8003584:	723b      	strb	r3, [r7, #8]
    ret = lsm303agr_write_reg(ctx, LSM303AGR_CTRL_REG4_A,
 8003586:	f107 0208 	add.w	r2, r7, #8
 800358a:	2301      	movs	r3, #1
 800358c:	2123      	movs	r1, #35	; 0x23
 800358e:	6878      	ldr	r0, [r7, #4]
 8003590:	f7ff ff12 	bl	80033b8 <lsm303agr_write_reg>
 8003594:	60f8      	str	r0, [r7, #12]
                              (uint8_t*)&ctrl_reg4_a, 1);
  }

  return ret;
 8003596:	68fb      	ldr	r3, [r7, #12]
}
 8003598:	4618      	mov	r0, r3
 800359a:	3710      	adds	r7, #16
 800359c:	46bd      	mov	sp, r7
 800359e:	bd80      	pop	{r7, pc}

080035a0 <lsm303agr_xl_full_scale_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm303agr_xl_full_scale_get(stmdev_ctx_t *ctx,
                                    lsm303agr_fs_a_t *val)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b084      	sub	sp, #16
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
 80035a8:	6039      	str	r1, [r7, #0]
  lsm303agr_ctrl_reg4_a_t ctrl_reg4_a;
  int32_t ret;

  ret = lsm303agr_read_reg(ctx, LSM303AGR_CTRL_REG4_A,
 80035aa:	f107 0208 	add.w	r2, r7, #8
 80035ae:	2301      	movs	r3, #1
 80035b0:	2123      	movs	r1, #35	; 0x23
 80035b2:	6878      	ldr	r0, [r7, #4]
 80035b4:	f7ff fee8 	bl	8003388 <lsm303agr_read_reg>
 80035b8:	60f8      	str	r0, [r7, #12]
                           (uint8_t*)&ctrl_reg4_a, 1);

  switch (ctrl_reg4_a.fs){
 80035ba:	7a3b      	ldrb	r3, [r7, #8]
 80035bc:	f3c3 1301 	ubfx	r3, r3, #4, #2
 80035c0:	b2db      	uxtb	r3, r3
 80035c2:	2b03      	cmp	r3, #3
 80035c4:	d81a      	bhi.n	80035fc <lsm303agr_xl_full_scale_get+0x5c>
 80035c6:	a201      	add	r2, pc, #4	; (adr r2, 80035cc <lsm303agr_xl_full_scale_get+0x2c>)
 80035c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035cc:	080035dd 	.word	0x080035dd
 80035d0:	080035e5 	.word	0x080035e5
 80035d4:	080035ed 	.word	0x080035ed
 80035d8:	080035f5 	.word	0x080035f5
    case LSM303AGR_2g:
      *val = LSM303AGR_2g;
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	2200      	movs	r2, #0
 80035e0:	701a      	strb	r2, [r3, #0]
      break;
 80035e2:	e00f      	b.n	8003604 <lsm303agr_xl_full_scale_get+0x64>
    case LSM303AGR_4g:
      *val = LSM303AGR_4g;
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	2201      	movs	r2, #1
 80035e8:	701a      	strb	r2, [r3, #0]
      break;
 80035ea:	e00b      	b.n	8003604 <lsm303agr_xl_full_scale_get+0x64>
    case LSM303AGR_8g:
      *val = LSM303AGR_8g;
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	2202      	movs	r2, #2
 80035f0:	701a      	strb	r2, [r3, #0]
      break;
 80035f2:	e007      	b.n	8003604 <lsm303agr_xl_full_scale_get+0x64>
    case LSM303AGR_16g:
      *val = LSM303AGR_16g;
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	2203      	movs	r2, #3
 80035f8:	701a      	strb	r2, [r3, #0]
      break;
 80035fa:	e003      	b.n	8003604 <lsm303agr_xl_full_scale_get+0x64>
    default:
      *val = LSM303AGR_2g;
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	2200      	movs	r2, #0
 8003600:	701a      	strb	r2, [r3, #0]
      break;
 8003602:	bf00      	nop
  }
  return ret;
 8003604:	68fb      	ldr	r3, [r7, #12]
}
 8003606:	4618      	mov	r0, r3
 8003608:	3710      	adds	r7, #16
 800360a:	46bd      	mov	sp, r7
 800360c:	bd80      	pop	{r7, pc}
 800360e:	bf00      	nop

08003610 <lsm303agr_xl_block_data_update_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm303agr_xl_block_data_update_set(stmdev_ctx_t *ctx,
                                           uint8_t val)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b084      	sub	sp, #16
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
 8003618:	460b      	mov	r3, r1
 800361a:	70fb      	strb	r3, [r7, #3]
  lsm303agr_ctrl_reg4_a_t ctrl_reg4_a;
  int32_t ret;

  ret = lsm303agr_read_reg(ctx, LSM303AGR_CTRL_REG4_A,
 800361c:	f107 0208 	add.w	r2, r7, #8
 8003620:	2301      	movs	r3, #1
 8003622:	2123      	movs	r1, #35	; 0x23
 8003624:	6878      	ldr	r0, [r7, #4]
 8003626:	f7ff feaf 	bl	8003388 <lsm303agr_read_reg>
 800362a:	60f8      	str	r0, [r7, #12]
                           (uint8_t*)&ctrl_reg4_a, 1);
  if(ret == 0){
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	2b00      	cmp	r3, #0
 8003630:	d10f      	bne.n	8003652 <lsm303agr_xl_block_data_update_set+0x42>
    ctrl_reg4_a.bdu = (uint8_t)val;
 8003632:	78fb      	ldrb	r3, [r7, #3]
 8003634:	f003 0301 	and.w	r3, r3, #1
 8003638:	b2da      	uxtb	r2, r3
 800363a:	7a3b      	ldrb	r3, [r7, #8]
 800363c:	f362 13c7 	bfi	r3, r2, #7, #1
 8003640:	723b      	strb	r3, [r7, #8]
    ret = lsm303agr_write_reg(ctx, LSM303AGR_CTRL_REG4_A,
 8003642:	f107 0208 	add.w	r2, r7, #8
 8003646:	2301      	movs	r3, #1
 8003648:	2123      	movs	r1, #35	; 0x23
 800364a:	6878      	ldr	r0, [r7, #4]
 800364c:	f7ff feb4 	bl	80033b8 <lsm303agr_write_reg>
 8003650:	60f8      	str	r0, [r7, #12]
                              (uint8_t*)&ctrl_reg4_a, 1);
  }

  return ret;
 8003652:	68fb      	ldr	r3, [r7, #12]
}
 8003654:	4618      	mov	r0, r3
 8003656:	3710      	adds	r7, #16
 8003658:	46bd      	mov	sp, r7
 800365a:	bd80      	pop	{r7, pc}

0800365c <lsm303agr_acceleration_raw_get>:
  * @param  buff   Buffer that stores data read.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm303agr_acceleration_raw_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	b084      	sub	sp, #16
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
 8003664:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = lsm303agr_read_reg(ctx, LSM303AGR_OUT_X_L_A, buff, 6);
 8003666:	2306      	movs	r3, #6
 8003668:	683a      	ldr	r2, [r7, #0]
 800366a:	2128      	movs	r1, #40	; 0x28
 800366c:	6878      	ldr	r0, [r7, #4]
 800366e:	f7ff fe8b 	bl	8003388 <lsm303agr_read_reg>
 8003672:	60f8      	str	r0, [r7, #12]
  return ret;
 8003674:	68fb      	ldr	r3, [r7, #12]
}
 8003676:	4618      	mov	r0, r3
 8003678:	3710      	adds	r7, #16
 800367a:	46bd      	mov	sp, r7
 800367c:	bd80      	pop	{r7, pc}

0800367e <lsm303agr_mag_operating_mode_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm303agr_mag_operating_mode_set(stmdev_ctx_t *ctx,
                                         lsm303agr_md_m_t val)
{
 800367e:	b580      	push	{r7, lr}
 8003680:	b084      	sub	sp, #16
 8003682:	af00      	add	r7, sp, #0
 8003684:	6078      	str	r0, [r7, #4]
 8003686:	460b      	mov	r3, r1
 8003688:	70fb      	strb	r3, [r7, #3]
  lsm303agr_cfg_reg_a_m_t cfg_reg_a_m;
  int32_t ret;

  ret = lsm303agr_read_reg(ctx, LSM303AGR_CFG_REG_A_M,
 800368a:	f107 0208 	add.w	r2, r7, #8
 800368e:	2301      	movs	r3, #1
 8003690:	2160      	movs	r1, #96	; 0x60
 8003692:	6878      	ldr	r0, [r7, #4]
 8003694:	f7ff fe78 	bl	8003388 <lsm303agr_read_reg>
 8003698:	60f8      	str	r0, [r7, #12]
                           (uint8_t*)&cfg_reg_a_m, 1);
  if(ret == 0){
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d10f      	bne.n	80036c0 <lsm303agr_mag_operating_mode_set+0x42>
    cfg_reg_a_m.md = (uint8_t)val;
 80036a0:	78fb      	ldrb	r3, [r7, #3]
 80036a2:	f003 0303 	and.w	r3, r3, #3
 80036a6:	b2da      	uxtb	r2, r3
 80036a8:	7a3b      	ldrb	r3, [r7, #8]
 80036aa:	f362 0301 	bfi	r3, r2, #0, #2
 80036ae:	723b      	strb	r3, [r7, #8]
    ret = lsm303agr_write_reg(ctx, LSM303AGR_CFG_REG_A_M,
 80036b0:	f107 0208 	add.w	r2, r7, #8
 80036b4:	2301      	movs	r3, #1
 80036b6:	2160      	movs	r1, #96	; 0x60
 80036b8:	6878      	ldr	r0, [r7, #4]
 80036ba:	f7ff fe7d 	bl	80033b8 <lsm303agr_write_reg>
 80036be:	60f8      	str	r0, [r7, #12]
                              (uint8_t*)&cfg_reg_a_m, 1);
  }

  return ret;
 80036c0:	68fb      	ldr	r3, [r7, #12]
}
 80036c2:	4618      	mov	r0, r3
 80036c4:	3710      	adds	r7, #16
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bd80      	pop	{r7, pc}

080036ca <lsm303agr_mag_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm303agr_mag_data_rate_set(stmdev_ctx_t *ctx,
                                    lsm303agr_mg_odr_m_t val)
{
 80036ca:	b580      	push	{r7, lr}
 80036cc:	b084      	sub	sp, #16
 80036ce:	af00      	add	r7, sp, #0
 80036d0:	6078      	str	r0, [r7, #4]
 80036d2:	460b      	mov	r3, r1
 80036d4:	70fb      	strb	r3, [r7, #3]
  lsm303agr_cfg_reg_a_m_t cfg_reg_a_m;
  int32_t ret;

  ret = lsm303agr_read_reg(ctx, LSM303AGR_CFG_REG_A_M,
 80036d6:	f107 0208 	add.w	r2, r7, #8
 80036da:	2301      	movs	r3, #1
 80036dc:	2160      	movs	r1, #96	; 0x60
 80036de:	6878      	ldr	r0, [r7, #4]
 80036e0:	f7ff fe52 	bl	8003388 <lsm303agr_read_reg>
 80036e4:	60f8      	str	r0, [r7, #12]
                           (uint8_t*)&cfg_reg_a_m, 1);
  if(ret == 0){
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d10f      	bne.n	800370c <lsm303agr_mag_data_rate_set+0x42>
    cfg_reg_a_m.odr = (uint8_t)val;
 80036ec:	78fb      	ldrb	r3, [r7, #3]
 80036ee:	f003 0303 	and.w	r3, r3, #3
 80036f2:	b2da      	uxtb	r2, r3
 80036f4:	7a3b      	ldrb	r3, [r7, #8]
 80036f6:	f362 0383 	bfi	r3, r2, #2, #2
 80036fa:	723b      	strb	r3, [r7, #8]
    ret = lsm303agr_write_reg(ctx, LSM303AGR_CFG_REG_A_M,
 80036fc:	f107 0208 	add.w	r2, r7, #8
 8003700:	2301      	movs	r3, #1
 8003702:	2160      	movs	r1, #96	; 0x60
 8003704:	6878      	ldr	r0, [r7, #4]
 8003706:	f7ff fe57 	bl	80033b8 <lsm303agr_write_reg>
 800370a:	60f8      	str	r0, [r7, #12]
                              (uint8_t*)&cfg_reg_a_m, 1);
  }

  return ret;
 800370c:	68fb      	ldr	r3, [r7, #12]
}
 800370e:	4618      	mov	r0, r3
 8003710:	3710      	adds	r7, #16
 8003712:	46bd      	mov	sp, r7
 8003714:	bd80      	pop	{r7, pc}
	...

08003718 <lsm303agr_mag_data_rate_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm303agr_mag_data_rate_get(stmdev_ctx_t *ctx,
                                    lsm303agr_mg_odr_m_t *val)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b084      	sub	sp, #16
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
 8003720:	6039      	str	r1, [r7, #0]
  lsm303agr_cfg_reg_a_m_t cfg_reg_a_m;
  int32_t ret;

  ret = lsm303agr_read_reg(ctx, LSM303AGR_CFG_REG_A_M,
 8003722:	f107 0208 	add.w	r2, r7, #8
 8003726:	2301      	movs	r3, #1
 8003728:	2160      	movs	r1, #96	; 0x60
 800372a:	6878      	ldr	r0, [r7, #4]
 800372c:	f7ff fe2c 	bl	8003388 <lsm303agr_read_reg>
 8003730:	60f8      	str	r0, [r7, #12]
                           (uint8_t*)&cfg_reg_a_m, 1);

    switch (cfg_reg_a_m.odr){
 8003732:	7a3b      	ldrb	r3, [r7, #8]
 8003734:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8003738:	b2db      	uxtb	r3, r3
 800373a:	2b03      	cmp	r3, #3
 800373c:	d81a      	bhi.n	8003774 <lsm303agr_mag_data_rate_get+0x5c>
 800373e:	a201      	add	r2, pc, #4	; (adr r2, 8003744 <lsm303agr_mag_data_rate_get+0x2c>)
 8003740:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003744:	08003755 	.word	0x08003755
 8003748:	0800375d 	.word	0x0800375d
 800374c:	08003765 	.word	0x08003765
 8003750:	0800376d 	.word	0x0800376d
    case LSM303AGR_MG_ODR_10Hz:
      *val = LSM303AGR_MG_ODR_10Hz;
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	2200      	movs	r2, #0
 8003758:	701a      	strb	r2, [r3, #0]
      break;
 800375a:	e00f      	b.n	800377c <lsm303agr_mag_data_rate_get+0x64>
    case LSM303AGR_MG_ODR_20Hz:
      *val = LSM303AGR_MG_ODR_20Hz;
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	2201      	movs	r2, #1
 8003760:	701a      	strb	r2, [r3, #0]
      break;
 8003762:	e00b      	b.n	800377c <lsm303agr_mag_data_rate_get+0x64>
    case LSM303AGR_MG_ODR_50Hz:
      *val = LSM303AGR_MG_ODR_50Hz;
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	2202      	movs	r2, #2
 8003768:	701a      	strb	r2, [r3, #0]
      break;
 800376a:	e007      	b.n	800377c <lsm303agr_mag_data_rate_get+0x64>
    case LSM303AGR_MG_ODR_100Hz:
      *val = LSM303AGR_MG_ODR_100Hz;
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	2203      	movs	r2, #3
 8003770:	701a      	strb	r2, [r3, #0]
      break;
 8003772:	e003      	b.n	800377c <lsm303agr_mag_data_rate_get+0x64>
    default:
      *val = LSM303AGR_MG_ODR_10Hz;
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	2200      	movs	r2, #0
 8003778:	701a      	strb	r2, [r3, #0]
      break;
 800377a:	bf00      	nop
  }
  return ret;
 800377c:	68fb      	ldr	r3, [r7, #12]
}
 800377e:	4618      	mov	r0, r3
 8003780:	3710      	adds	r7, #16
 8003782:	46bd      	mov	sp, r7
 8003784:	bd80      	pop	{r7, pc}
 8003786:	bf00      	nop

08003788 <lsm303agr_mag_block_data_update_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm303agr_mag_block_data_update_set(stmdev_ctx_t *ctx,
                                            uint8_t val)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b084      	sub	sp, #16
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
 8003790:	460b      	mov	r3, r1
 8003792:	70fb      	strb	r3, [r7, #3]
  lsm303agr_cfg_reg_c_m_t cfg_reg_c_m;
  int32_t ret;

  ret = lsm303agr_read_reg(ctx, LSM303AGR_CFG_REG_C_M,
 8003794:	f107 0208 	add.w	r2, r7, #8
 8003798:	2301      	movs	r3, #1
 800379a:	2162      	movs	r1, #98	; 0x62
 800379c:	6878      	ldr	r0, [r7, #4]
 800379e:	f7ff fdf3 	bl	8003388 <lsm303agr_read_reg>
 80037a2:	60f8      	str	r0, [r7, #12]
                           (uint8_t*)&cfg_reg_c_m, 1);
  if(ret == 0){
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d10f      	bne.n	80037ca <lsm303agr_mag_block_data_update_set+0x42>
    cfg_reg_c_m.bdu = (uint8_t)val;
 80037aa:	78fb      	ldrb	r3, [r7, #3]
 80037ac:	f003 0301 	and.w	r3, r3, #1
 80037b0:	b2da      	uxtb	r2, r3
 80037b2:	7a3b      	ldrb	r3, [r7, #8]
 80037b4:	f362 1304 	bfi	r3, r2, #4, #1
 80037b8:	723b      	strb	r3, [r7, #8]
    ret = lsm303agr_write_reg(ctx, LSM303AGR_CFG_REG_C_M,
 80037ba:	f107 0208 	add.w	r2, r7, #8
 80037be:	2301      	movs	r3, #1
 80037c0:	2162      	movs	r1, #98	; 0x62
 80037c2:	6878      	ldr	r0, [r7, #4]
 80037c4:	f7ff fdf8 	bl	80033b8 <lsm303agr_write_reg>
 80037c8:	60f8      	str	r0, [r7, #12]
                              (uint8_t*)&cfg_reg_c_m, 1);
  }

  return ret;
 80037ca:	68fb      	ldr	r3, [r7, #12]
}
 80037cc:	4618      	mov	r0, r3
 80037ce:	3710      	adds	r7, #16
 80037d0:	46bd      	mov	sp, r7
 80037d2:	bd80      	pop	{r7, pc}

080037d4 <lsm303agr_magnetic_raw_get>:
  * @param  buff   Buffer that stores data read.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm303agr_magnetic_raw_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b084      	sub	sp, #16
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
 80037dc:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = lsm303agr_read_reg(ctx, LSM303AGR_OUTX_L_REG_M, buff, 6);
 80037de:	2306      	movs	r3, #6
 80037e0:	683a      	ldr	r2, [r7, #0]
 80037e2:	2168      	movs	r1, #104	; 0x68
 80037e4:	6878      	ldr	r0, [r7, #4]
 80037e6:	f7ff fdcf 	bl	8003388 <lsm303agr_read_reg>
 80037ea:	60f8      	str	r0, [r7, #12]
  return ret;
 80037ec:	68fb      	ldr	r3, [r7, #12]
}
 80037ee:	4618      	mov	r0, r3
 80037f0:	3710      	adds	r7, #16
 80037f2:	46bd      	mov	sp, r7
 80037f4:	bd80      	pop	{r7, pc}

080037f6 <lsm303agr_xl_device_id_get>:
  * @param  buff   Buffer that stores data read.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm303agr_xl_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 80037f6:	b580      	push	{r7, lr}
 80037f8:	b084      	sub	sp, #16
 80037fa:	af00      	add	r7, sp, #0
 80037fc:	6078      	str	r0, [r7, #4]
 80037fe:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = lsm303agr_read_reg(ctx, LSM303AGR_WHO_AM_I_A, buff, 1);
 8003800:	2301      	movs	r3, #1
 8003802:	683a      	ldr	r2, [r7, #0]
 8003804:	210f      	movs	r1, #15
 8003806:	6878      	ldr	r0, [r7, #4]
 8003808:	f7ff fdbe 	bl	8003388 <lsm303agr_read_reg>
 800380c:	60f8      	str	r0, [r7, #12]
  return ret;
 800380e:	68fb      	ldr	r3, [r7, #12]
}
 8003810:	4618      	mov	r0, r3
 8003812:	3710      	adds	r7, #16
 8003814:	46bd      	mov	sp, r7
 8003816:	bd80      	pop	{r7, pc}

08003818 <lsm303agr_mag_device_id_get>:
  * @param  buff   Buffer that stores data read.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm303agr_mag_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	b084      	sub	sp, #16
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
 8003820:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = lsm303agr_read_reg(ctx, LSM303AGR_WHO_AM_I_M, buff, 1);
 8003822:	2301      	movs	r3, #1
 8003824:	683a      	ldr	r2, [r7, #0]
 8003826:	214f      	movs	r1, #79	; 0x4f
 8003828:	6878      	ldr	r0, [r7, #4]
 800382a:	f7ff fdad 	bl	8003388 <lsm303agr_read_reg>
 800382e:	60f8      	str	r0, [r7, #12]
  return ret;
 8003830:	68fb      	ldr	r3, [r7, #12]
}
 8003832:	4618      	mov	r0, r3
 8003834:	3710      	adds	r7, #16
 8003836:	46bd      	mov	sp, r7
 8003838:	bd80      	pop	{r7, pc}

0800383a <lsm303agr_mag_self_test_set>:
  * @param  val    Change the values of self_test in reg CFG_REG_C_M
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm303agr_mag_self_test_set(stmdev_ctx_t *ctx, uint8_t val)
{
 800383a:	b580      	push	{r7, lr}
 800383c:	b084      	sub	sp, #16
 800383e:	af00      	add	r7, sp, #0
 8003840:	6078      	str	r0, [r7, #4]
 8003842:	460b      	mov	r3, r1
 8003844:	70fb      	strb	r3, [r7, #3]
  lsm303agr_cfg_reg_c_m_t cfg_reg_c_m;
  int32_t ret;

  ret = lsm303agr_read_reg(ctx, LSM303AGR_CFG_REG_C_M,
 8003846:	f107 0208 	add.w	r2, r7, #8
 800384a:	2301      	movs	r3, #1
 800384c:	2162      	movs	r1, #98	; 0x62
 800384e:	6878      	ldr	r0, [r7, #4]
 8003850:	f7ff fd9a 	bl	8003388 <lsm303agr_read_reg>
 8003854:	60f8      	str	r0, [r7, #12]
                           (uint8_t*)&cfg_reg_c_m, 1);
  if(ret == 0){
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d10f      	bne.n	800387c <lsm303agr_mag_self_test_set+0x42>
    cfg_reg_c_m.self_test = (uint8_t)val;
 800385c:	78fb      	ldrb	r3, [r7, #3]
 800385e:	f003 0301 	and.w	r3, r3, #1
 8003862:	b2da      	uxtb	r2, r3
 8003864:	7a3b      	ldrb	r3, [r7, #8]
 8003866:	f362 0341 	bfi	r3, r2, #1, #1
 800386a:	723b      	strb	r3, [r7, #8]
    ret = lsm303agr_write_reg(ctx, LSM303AGR_CFG_REG_C_M,
 800386c:	f107 0208 	add.w	r2, r7, #8
 8003870:	2301      	movs	r3, #1
 8003872:	2162      	movs	r1, #98	; 0x62
 8003874:	6878      	ldr	r0, [r7, #4]
 8003876:	f7ff fd9f 	bl	80033b8 <lsm303agr_write_reg>
 800387a:	60f8      	str	r0, [r7, #12]
                              (uint8_t*)&cfg_reg_c_m, 1);
  }

  return ret;
 800387c:	68fb      	ldr	r3, [r7, #12]
}
 800387e:	4618      	mov	r0, r3
 8003880:	3710      	adds	r7, #16
 8003882:	46bd      	mov	sp, r7
 8003884:	bd80      	pop	{r7, pc}

08003886 <lsm303agr_xl_fifo_mode_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm303agr_xl_fifo_mode_set(stmdev_ctx_t *ctx,
                                   lsm303agr_fm_a_t val)
{
 8003886:	b580      	push	{r7, lr}
 8003888:	b084      	sub	sp, #16
 800388a:	af00      	add	r7, sp, #0
 800388c:	6078      	str	r0, [r7, #4]
 800388e:	460b      	mov	r3, r1
 8003890:	70fb      	strb	r3, [r7, #3]
  lsm303agr_fifo_ctrl_reg_a_t fifo_ctrl_reg_a;
  int32_t ret;

  ret = lsm303agr_read_reg(ctx, LSM303AGR_FIFO_CTRL_REG_A,
 8003892:	f107 0208 	add.w	r2, r7, #8
 8003896:	2301      	movs	r3, #1
 8003898:	212e      	movs	r1, #46	; 0x2e
 800389a:	6878      	ldr	r0, [r7, #4]
 800389c:	f7ff fd74 	bl	8003388 <lsm303agr_read_reg>
 80038a0:	60f8      	str	r0, [r7, #12]
                           (uint8_t*)&fifo_ctrl_reg_a, 1);
  if(ret == 0){
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d10f      	bne.n	80038c8 <lsm303agr_xl_fifo_mode_set+0x42>
    fifo_ctrl_reg_a.fm = (uint8_t)val;
 80038a8:	78fb      	ldrb	r3, [r7, #3]
 80038aa:	f003 0303 	and.w	r3, r3, #3
 80038ae:	b2da      	uxtb	r2, r3
 80038b0:	7a3b      	ldrb	r3, [r7, #8]
 80038b2:	f362 1387 	bfi	r3, r2, #6, #2
 80038b6:	723b      	strb	r3, [r7, #8]
    ret = lsm303agr_write_reg(ctx, LSM303AGR_FIFO_CTRL_REG_A,
 80038b8:	f107 0208 	add.w	r2, r7, #8
 80038bc:	2301      	movs	r3, #1
 80038be:	212e      	movs	r1, #46	; 0x2e
 80038c0:	6878      	ldr	r0, [r7, #4]
 80038c2:	f7ff fd79 	bl	80033b8 <lsm303agr_write_reg>
 80038c6:	60f8      	str	r0, [r7, #12]
                              (uint8_t*)&fifo_ctrl_reg_a, 1);
  }

  return ret;
 80038c8:	68fb      	ldr	r3, [r7, #12]
}
 80038ca:	4618      	mov	r0, r3
 80038cc:	3710      	adds	r7, #16
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bd80      	pop	{r7, pc}

080038d2 <lsm303agr_mag_i2c_interface_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm303agr_mag_i2c_interface_set(stmdev_ctx_t *ctx,
                                        lsm303agr_i2c_dis_m_t val)
{
 80038d2:	b580      	push	{r7, lr}
 80038d4:	b084      	sub	sp, #16
 80038d6:	af00      	add	r7, sp, #0
 80038d8:	6078      	str	r0, [r7, #4]
 80038da:	460b      	mov	r3, r1
 80038dc:	70fb      	strb	r3, [r7, #3]
  lsm303agr_cfg_reg_c_m_t cfg_reg_c_m;
  int32_t ret;

  ret = lsm303agr_read_reg(ctx, LSM303AGR_CFG_REG_C_M,
 80038de:	f107 0208 	add.w	r2, r7, #8
 80038e2:	2301      	movs	r3, #1
 80038e4:	2162      	movs	r1, #98	; 0x62
 80038e6:	6878      	ldr	r0, [r7, #4]
 80038e8:	f7ff fd4e 	bl	8003388 <lsm303agr_read_reg>
 80038ec:	60f8      	str	r0, [r7, #12]
                           (uint8_t*)&cfg_reg_c_m, 1);
  if(ret == 0){
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d10f      	bne.n	8003914 <lsm303agr_mag_i2c_interface_set+0x42>
    cfg_reg_c_m.i2c_dis = (uint8_t)val;
 80038f4:	78fb      	ldrb	r3, [r7, #3]
 80038f6:	f003 0301 	and.w	r3, r3, #1
 80038fa:	b2da      	uxtb	r2, r3
 80038fc:	7a3b      	ldrb	r3, [r7, #8]
 80038fe:	f362 1345 	bfi	r3, r2, #5, #1
 8003902:	723b      	strb	r3, [r7, #8]
    ret = lsm303agr_write_reg(ctx, LSM303AGR_CFG_REG_C_M,
 8003904:	f107 0208 	add.w	r2, r7, #8
 8003908:	2301      	movs	r3, #1
 800390a:	2162      	movs	r1, #98	; 0x62
 800390c:	6878      	ldr	r0, [r7, #4]
 800390e:	f7ff fd53 	bl	80033b8 <lsm303agr_write_reg>
 8003912:	60f8      	str	r0, [r7, #12]
                              (uint8_t*)&cfg_reg_c_m, 1);
  }

  return ret;
 8003914:	68fb      	ldr	r3, [r7, #12]
}
 8003916:	4618      	mov	r0, r3
 8003918:	3710      	adds	r7, #16
 800391a:	46bd      	mov	sp, r7
 800391c:	bd80      	pop	{r7, pc}
	...

08003920 <LSM6DSL_RegisterBusIO>:
 * @brief  Register Component Bus IO operations
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_RegisterBusIO(LSM6DSL_Object_t *pObj, LSM6DSL_IO_t *pIO)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b084      	sub	sp, #16
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
 8003928:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 800392a:	2300      	movs	r3, #0
 800392c:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d103      	bne.n	800393c <LSM6DSL_RegisterBusIO+0x1c>
  {
    ret = LSM6DSL_ERROR;
 8003934:	f04f 33ff 	mov.w	r3, #4294967295
 8003938:	60fb      	str	r3, [r7, #12]
 800393a:	e04d      	b.n	80039d8 <LSM6DSL_RegisterBusIO+0xb8>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	681a      	ldr	r2, [r3, #0]
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	685a      	ldr	r2, [r3, #4]
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	689a      	ldr	r2, [r3, #8]
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	7b1a      	ldrb	r2, [r3, #12]
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	691a      	ldr	r2, [r3, #16]
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	695a      	ldr	r2, [r3, #20]
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	699a      	ldr	r2, [r3, #24]
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	4a1b      	ldr	r2, [pc, #108]	; (80039e4 <LSM6DSL_RegisterBusIO+0xc4>)
 8003978:	621a      	str	r2, [r3, #32]
    pObj->Ctx.write_reg = WriteRegWrap;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	4a1a      	ldr	r2, [pc, #104]	; (80039e8 <LSM6DSL_RegisterBusIO+0xc8>)
 800397e:	61da      	str	r2, [r3, #28]
    pObj->Ctx.handle   = pObj;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	687a      	ldr	r2, [r7, #4]
 8003984:	625a      	str	r2, [r3, #36]	; 0x24

    if (pObj->IO.Init == NULL)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d103      	bne.n	8003996 <LSM6DSL_RegisterBusIO+0x76>
    {
      ret = LSM6DSL_ERROR;
 800398e:	f04f 33ff 	mov.w	r3, #4294967295
 8003992:	60fb      	str	r3, [r7, #12]
 8003994:	e020      	b.n	80039d8 <LSM6DSL_RegisterBusIO+0xb8>
    }
    else if (pObj->IO.Init() != LSM6DSL_OK)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4798      	blx	r3
 800399c:	4603      	mov	r3, r0
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d003      	beq.n	80039aa <LSM6DSL_RegisterBusIO+0x8a>
    {
      ret = LSM6DSL_ERROR;
 80039a2:	f04f 33ff 	mov.w	r3, #4294967295
 80039a6:	60fb      	str	r3, [r7, #12]
 80039a8:	e016      	b.n	80039d8 <LSM6DSL_RegisterBusIO+0xb8>
    }
    else
    {
      if (pObj->IO.BusType == LSM6DSL_SPI_3WIRES_BUS) /* SPI 3-Wires */
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	689b      	ldr	r3, [r3, #8]
 80039ae:	2b02      	cmp	r3, #2
 80039b0:	d112      	bne.n	80039d8 <LSM6DSL_RegisterBusIO+0xb8>
      {
        /* Enable the SPI 3-Wires support only the first time */
        if (pObj->is_initialized == 0U)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d10d      	bne.n	80039d8 <LSM6DSL_RegisterBusIO+0xb8>
        {
          /* Enable SPI 3-Wires on the component */
          uint8_t data = 0x0C;
 80039bc:	230c      	movs	r3, #12
 80039be:	72fb      	strb	r3, [r7, #11]

          if (LSM6DSL_Write_Reg(pObj, LSM6DSL_CTRL3_C, data) != LSM6DSL_OK)
 80039c0:	7afb      	ldrb	r3, [r7, #11]
 80039c2:	461a      	mov	r2, r3
 80039c4:	2112      	movs	r1, #18
 80039c6:	6878      	ldr	r0, [r7, #4]
 80039c8:	f000 fd2d 	bl	8004426 <LSM6DSL_Write_Reg>
 80039cc:	4603      	mov	r3, r0
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d002      	beq.n	80039d8 <LSM6DSL_RegisterBusIO+0xb8>
          {
            ret = LSM6DSL_ERROR;
 80039d2:	f04f 33ff 	mov.w	r3, #4294967295
 80039d6:	60fb      	str	r3, [r7, #12]
        }
      }
    }
  }

  return ret;
 80039d8:	68fb      	ldr	r3, [r7, #12]
}
 80039da:	4618      	mov	r0, r3
 80039dc:	3710      	adds	r7, #16
 80039de:	46bd      	mov	sp, r7
 80039e0:	bd80      	pop	{r7, pc}
 80039e2:	bf00      	nop
 80039e4:	08004895 	.word	0x08004895
 80039e8:	080048cb 	.word	0x080048cb

080039ec <LSM6DSL_Init>:
 * @brief  Initialize the LSM6DSL sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_Init(LSM6DSL_Object_t *pObj)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b082      	sub	sp, #8
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
  /* Enable register address automatically incremented during a multiple byte
  access with a serial interface. */
  if (lsm6dsl_auto_increment_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSL_OK)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	331c      	adds	r3, #28
 80039f8:	2101      	movs	r1, #1
 80039fa:	4618      	mov	r0, r3
 80039fc:	f001 f9e5 	bl	8004dca <lsm6dsl_auto_increment_set>
 8003a00:	4603      	mov	r3, r0
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d002      	beq.n	8003a0c <LSM6DSL_Init+0x20>
  {
    return LSM6DSL_ERROR;
 8003a06:	f04f 33ff 	mov.w	r3, #4294967295
 8003a0a:	e054      	b.n	8003ab6 <LSM6DSL_Init+0xca>
  }

  /* Enable BDU */
  if (lsm6dsl_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSL_OK)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	331c      	adds	r3, #28
 8003a10:	2101      	movs	r1, #1
 8003a12:	4618      	mov	r0, r3
 8003a14:	f001 f980 	bl	8004d18 <lsm6dsl_block_data_update_set>
 8003a18:	4603      	mov	r3, r0
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d002      	beq.n	8003a24 <LSM6DSL_Init+0x38>
  {
    return LSM6DSL_ERROR;
 8003a1e:	f04f 33ff 	mov.w	r3, #4294967295
 8003a22:	e048      	b.n	8003ab6 <LSM6DSL_Init+0xca>
  }

  /* FIFO mode selection */
  if (lsm6dsl_fifo_mode_set(&(pObj->Ctx), LSM6DSL_BYPASS_MODE) != LSM6DSL_OK)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	331c      	adds	r3, #28
 8003a28:	2100      	movs	r1, #0
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	f001 f9f3 	bl	8004e16 <lsm6dsl_fifo_mode_set>
 8003a30:	4603      	mov	r3, r0
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d002      	beq.n	8003a3c <LSM6DSL_Init+0x50>
  {
    return LSM6DSL_ERROR;
 8003a36:	f04f 33ff 	mov.w	r3, #4294967295
 8003a3a:	e03c      	b.n	8003ab6 <LSM6DSL_Init+0xca>
  }

  /* Select default output data rate. */
  pObj->acc_odr = LSM6DSL_XL_ODR_104Hz;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2204      	movs	r2, #4
 8003a40:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

  /* Output data rate selection - power down. */
  if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), LSM6DSL_XL_ODR_OFF) != LSM6DSL_OK)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	331c      	adds	r3, #28
 8003a48:	2100      	movs	r1, #0
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	f000 ffe6 	bl	8004a1c <lsm6dsl_xl_data_rate_set>
 8003a50:	4603      	mov	r3, r0
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d002      	beq.n	8003a5c <LSM6DSL_Init+0x70>
  {
    return LSM6DSL_ERROR;
 8003a56:	f04f 33ff 	mov.w	r3, #4294967295
 8003a5a:	e02c      	b.n	8003ab6 <LSM6DSL_Init+0xca>
  }

  /* Full scale selection. */
  if (lsm6dsl_xl_full_scale_set(&(pObj->Ctx), LSM6DSL_2g) != LSM6DSL_OK)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	331c      	adds	r3, #28
 8003a60:	2100      	movs	r1, #0
 8003a62:	4618      	mov	r0, r3
 8003a64:	f000 ff7c 	bl	8004960 <lsm6dsl_xl_full_scale_set>
 8003a68:	4603      	mov	r3, r0
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d002      	beq.n	8003a74 <LSM6DSL_Init+0x88>
  {
    return LSM6DSL_ERROR;
 8003a6e:	f04f 33ff 	mov.w	r3, #4294967295
 8003a72:	e020      	b.n	8003ab6 <LSM6DSL_Init+0xca>
  }

  /* Select default output data rate. */
  pObj->gyro_odr = LSM6DSL_GY_ODR_104Hz;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2204      	movs	r2, #4
 8003a78:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Output data rate selection - power down. */
  if (lsm6dsl_gy_data_rate_set(&(pObj->Ctx), LSM6DSL_GY_ODR_OFF) != LSM6DSL_OK)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	331c      	adds	r3, #28
 8003a80:	2100      	movs	r1, #0
 8003a82:	4618      	mov	r0, r3
 8003a84:	f001 f8c0 	bl	8004c08 <lsm6dsl_gy_data_rate_set>
 8003a88:	4603      	mov	r3, r0
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d002      	beq.n	8003a94 <LSM6DSL_Init+0xa8>
  {
    return LSM6DSL_ERROR;
 8003a8e:	f04f 33ff 	mov.w	r3, #4294967295
 8003a92:	e010      	b.n	8003ab6 <LSM6DSL_Init+0xca>
  }

  /* Full scale selection. */
  if (lsm6dsl_gy_full_scale_set(&(pObj->Ctx), LSM6DSL_2000dps) != LSM6DSL_OK)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	331c      	adds	r3, #28
 8003a98:	2106      	movs	r1, #6
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	f001 f84c 	bl	8004b38 <lsm6dsl_gy_full_scale_set>
 8003aa0:	4603      	mov	r3, r0
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d002      	beq.n	8003aac <LSM6DSL_Init+0xc0>
  {
    return LSM6DSL_ERROR;
 8003aa6:	f04f 33ff 	mov.w	r3, #4294967295
 8003aaa:	e004      	b.n	8003ab6 <LSM6DSL_Init+0xca>
  }

  pObj->is_initialized = 1;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2201      	movs	r2, #1
 8003ab0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return LSM6DSL_OK;
 8003ab4:	2300      	movs	r3, #0
}
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	3708      	adds	r7, #8
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bd80      	pop	{r7, pc}

08003abe <LSM6DSL_DeInit>:
 * @brief  Deinitialize the LSM6DSL sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_DeInit(LSM6DSL_Object_t *pObj)
{
 8003abe:	b580      	push	{r7, lr}
 8003ac0:	b082      	sub	sp, #8
 8003ac2:	af00      	add	r7, sp, #0
 8003ac4:	6078      	str	r0, [r7, #4]
  /* Disable the component */
  if (LSM6DSL_ACC_Disable(pObj) != LSM6DSL_OK)
 8003ac6:	6878      	ldr	r0, [r7, #4]
 8003ac8:	f000 f888 	bl	8003bdc <LSM6DSL_ACC_Disable>
 8003acc:	4603      	mov	r3, r0
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d002      	beq.n	8003ad8 <LSM6DSL_DeInit+0x1a>
  {
    return LSM6DSL_ERROR;
 8003ad2:	f04f 33ff 	mov.w	r3, #4294967295
 8003ad6:	e015      	b.n	8003b04 <LSM6DSL_DeInit+0x46>
  }

  if (LSM6DSL_GYRO_Disable(pObj) != LSM6DSL_OK)
 8003ad8:	6878      	ldr	r0, [r7, #4]
 8003ada:	f000 fa9a 	bl	8004012 <LSM6DSL_GYRO_Disable>
 8003ade:	4603      	mov	r3, r0
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d002      	beq.n	8003aea <LSM6DSL_DeInit+0x2c>
  {
    return LSM6DSL_ERROR;
 8003ae4:	f04f 33ff 	mov.w	r3, #4294967295
 8003ae8:	e00c      	b.n	8003b04 <LSM6DSL_DeInit+0x46>
  }

  /* Reset output data rate. */
  pObj->acc_odr = LSM6DSL_XL_ODR_OFF;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	2200      	movs	r2, #0
 8003aee:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  pObj->gyro_odr = LSM6DSL_GY_ODR_OFF;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	2200      	movs	r2, #0
 8003af6:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  pObj->is_initialized = 0;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	2200      	movs	r2, #0
 8003afe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return LSM6DSL_OK;
 8003b02:	2300      	movs	r3, #0
}
 8003b04:	4618      	mov	r0, r3
 8003b06:	3708      	adds	r7, #8
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	bd80      	pop	{r7, pc}

08003b0c <LSM6DSL_ReadID>:
 * @param  pObj the device pObj
 * @param  Id the WHO_AM_I value
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ReadID(LSM6DSL_Object_t *pObj, uint8_t *Id)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b082      	sub	sp, #8
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
 8003b14:	6039      	str	r1, [r7, #0]
  if (lsm6dsl_device_id_get(&(pObj->Ctx), Id) != LSM6DSL_OK)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	331c      	adds	r3, #28
 8003b1a:	6839      	ldr	r1, [r7, #0]
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	f001 f943 	bl	8004da8 <lsm6dsl_device_id_get>
 8003b22:	4603      	mov	r3, r0
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d002      	beq.n	8003b2e <LSM6DSL_ReadID+0x22>
  {
    return LSM6DSL_ERROR;
 8003b28:	f04f 33ff 	mov.w	r3, #4294967295
 8003b2c:	e000      	b.n	8003b30 <LSM6DSL_ReadID+0x24>
  }

  return LSM6DSL_OK;
 8003b2e:	2300      	movs	r3, #0
}
 8003b30:	4618      	mov	r0, r3
 8003b32:	3708      	adds	r7, #8
 8003b34:	46bd      	mov	sp, r7
 8003b36:	bd80      	pop	{r7, pc}

08003b38 <LSM6DSL_GetCapabilities>:
 * @param  pObj Component object pointer
 * @param  Capabilities pointer to LSM6DSL sensor capabilities
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GetCapabilities(LSM6DSL_Object_t *pObj, LSM6DSL_Capabilities_t *Capabilities)
{
 8003b38:	b480      	push	{r7}
 8003b3a:	b083      	sub	sp, #12
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
 8003b40:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  Capabilities->Acc          = 1;
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	2201      	movs	r2, #1
 8003b46:	701a      	strb	r2, [r3, #0]
  Capabilities->Gyro         = 1;
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	2201      	movs	r2, #1
 8003b4c:	705a      	strb	r2, [r3, #1]
  Capabilities->Magneto      = 0;
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	2200      	movs	r2, #0
 8003b52:	709a      	strb	r2, [r3, #2]
  Capabilities->LowPower     = 0;
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	2200      	movs	r2, #0
 8003b58:	70da      	strb	r2, [r3, #3]
  Capabilities->GyroMaxFS    = 2000;
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8003b60:	605a      	str	r2, [r3, #4]
  Capabilities->AccMaxFS     = 16;
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	2210      	movs	r2, #16
 8003b66:	609a      	str	r2, [r3, #8]
  Capabilities->MagMaxFS     = 0;
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	60da      	str	r2, [r3, #12]
  Capabilities->GyroMaxOdr   = 6660.0f;
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	4a07      	ldr	r2, [pc, #28]	; (8003b90 <LSM6DSL_GetCapabilities+0x58>)
 8003b72:	611a      	str	r2, [r3, #16]
  Capabilities->AccMaxOdr    = 6660.0f;
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	4a06      	ldr	r2, [pc, #24]	; (8003b90 <LSM6DSL_GetCapabilities+0x58>)
 8003b78:	615a      	str	r2, [r3, #20]
  Capabilities->MagMaxOdr    = 0.0f;
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	f04f 0200 	mov.w	r2, #0
 8003b80:	619a      	str	r2, [r3, #24]
  return LSM6DSL_OK;
 8003b82:	2300      	movs	r3, #0
}
 8003b84:	4618      	mov	r0, r3
 8003b86:	370c      	adds	r7, #12
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8e:	4770      	bx	lr
 8003b90:	45d02000 	.word	0x45d02000

08003b94 <LSM6DSL_ACC_Enable>:
 * @brief  Enable the LSM6DSL accelerometer sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_Enable(LSM6DSL_Object_t *pObj)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b082      	sub	sp, #8
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->acc_is_enabled == 1U)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003ba2:	2b01      	cmp	r3, #1
 8003ba4:	d101      	bne.n	8003baa <LSM6DSL_ACC_Enable+0x16>
  {
    return LSM6DSL_OK;
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	e014      	b.n	8003bd4 <LSM6DSL_ACC_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), pObj->acc_odr) != LSM6DSL_OK)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	f103 021c 	add.w	r2, r3, #28
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8003bb6:	4619      	mov	r1, r3
 8003bb8:	4610      	mov	r0, r2
 8003bba:	f000 ff2f 	bl	8004a1c <lsm6dsl_xl_data_rate_set>
 8003bbe:	4603      	mov	r3, r0
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d002      	beq.n	8003bca <LSM6DSL_ACC_Enable+0x36>
  {
    return LSM6DSL_ERROR;
 8003bc4:	f04f 33ff 	mov.w	r3, #4294967295
 8003bc8:	e004      	b.n	8003bd4 <LSM6DSL_ACC_Enable+0x40>
  }

  pObj->acc_is_enabled = 1;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2201      	movs	r2, #1
 8003bce:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  return LSM6DSL_OK;
 8003bd2:	2300      	movs	r3, #0
}
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	3708      	adds	r7, #8
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	bd80      	pop	{r7, pc}

08003bdc <LSM6DSL_ACC_Disable>:
 * @brief  Disable the LSM6DSL accelerometer sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_Disable(LSM6DSL_Object_t *pObj)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b082      	sub	sp, #8
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->acc_is_enabled == 0U)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d101      	bne.n	8003bf2 <LSM6DSL_ACC_Disable+0x16>
  {
    return LSM6DSL_OK;
 8003bee:	2300      	movs	r3, #0
 8003bf0:	e01f      	b.n	8003c32 <LSM6DSL_ACC_Disable+0x56>
  }

  /* Get current output data rate. */
  if (lsm6dsl_xl_data_rate_get(&(pObj->Ctx), &pObj->acc_odr) != LSM6DSL_OK)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	f103 021c 	add.w	r2, r3, #28
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	332b      	adds	r3, #43	; 0x2b
 8003bfc:	4619      	mov	r1, r3
 8003bfe:	4610      	mov	r0, r2
 8003c00:	f000 ff32 	bl	8004a68 <lsm6dsl_xl_data_rate_get>
 8003c04:	4603      	mov	r3, r0
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d002      	beq.n	8003c10 <LSM6DSL_ACC_Disable+0x34>
  {
    return LSM6DSL_ERROR;
 8003c0a:	f04f 33ff 	mov.w	r3, #4294967295
 8003c0e:	e010      	b.n	8003c32 <LSM6DSL_ACC_Disable+0x56>
  }

  /* Output data rate selection - power down. */
  if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), LSM6DSL_XL_ODR_OFF) != LSM6DSL_OK)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	331c      	adds	r3, #28
 8003c14:	2100      	movs	r1, #0
 8003c16:	4618      	mov	r0, r3
 8003c18:	f000 ff00 	bl	8004a1c <lsm6dsl_xl_data_rate_set>
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d002      	beq.n	8003c28 <LSM6DSL_ACC_Disable+0x4c>
  {
    return LSM6DSL_ERROR;
 8003c22:	f04f 33ff 	mov.w	r3, #4294967295
 8003c26:	e004      	b.n	8003c32 <LSM6DSL_ACC_Disable+0x56>
  }

  pObj->acc_is_enabled = 0;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  return LSM6DSL_OK;
 8003c30:	2300      	movs	r3, #0
}
 8003c32:	4618      	mov	r0, r3
 8003c34:	3708      	adds	r7, #8
 8003c36:	46bd      	mov	sp, r7
 8003c38:	bd80      	pop	{r7, pc}
	...

08003c3c <LSM6DSL_ACC_GetSensitivity>:
 * @param  pObj the device pObj
 * @param  Sensitivity pointer
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_GetSensitivity(LSM6DSL_Object_t *pObj, float *Sensitivity)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b084      	sub	sp, #16
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
 8003c44:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 8003c46:	2300      	movs	r3, #0
 8003c48:	60fb      	str	r3, [r7, #12]
  lsm6dsl_fs_xl_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (lsm6dsl_xl_full_scale_get(&(pObj->Ctx), &full_scale) != LSM6DSL_OK)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	331c      	adds	r3, #28
 8003c4e:	f107 020b 	add.w	r2, r7, #11
 8003c52:	4611      	mov	r1, r2
 8003c54:	4618      	mov	r0, r3
 8003c56:	f000 fea9 	bl	80049ac <lsm6dsl_xl_full_scale_get>
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d002      	beq.n	8003c66 <LSM6DSL_ACC_GetSensitivity+0x2a>
  {
    return LSM6DSL_ERROR;
 8003c60:	f04f 33ff 	mov.w	r3, #4294967295
 8003c64:	e023      	b.n	8003cae <LSM6DSL_ACC_GetSensitivity+0x72>
  }

  /* Store the Sensitivity based on actual full scale. */
  switch (full_scale)
 8003c66:	7afb      	ldrb	r3, [r7, #11]
 8003c68:	2b03      	cmp	r3, #3
 8003c6a:	d81b      	bhi.n	8003ca4 <LSM6DSL_ACC_GetSensitivity+0x68>
 8003c6c:	a201      	add	r2, pc, #4	; (adr r2, 8003c74 <LSM6DSL_ACC_GetSensitivity+0x38>)
 8003c6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c72:	bf00      	nop
 8003c74:	08003c85 	.word	0x08003c85
 8003c78:	08003c9d 	.word	0x08003c9d
 8003c7c:	08003c8d 	.word	0x08003c8d
 8003c80:	08003c95 	.word	0x08003c95
  {
    case LSM6DSL_2g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_2G;
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	4a0c      	ldr	r2, [pc, #48]	; (8003cb8 <LSM6DSL_ACC_GetSensitivity+0x7c>)
 8003c88:	601a      	str	r2, [r3, #0]
      break;
 8003c8a:	e00f      	b.n	8003cac <LSM6DSL_ACC_GetSensitivity+0x70>

    case LSM6DSL_4g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_4G;
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	4a0b      	ldr	r2, [pc, #44]	; (8003cbc <LSM6DSL_ACC_GetSensitivity+0x80>)
 8003c90:	601a      	str	r2, [r3, #0]
      break;
 8003c92:	e00b      	b.n	8003cac <LSM6DSL_ACC_GetSensitivity+0x70>

    case LSM6DSL_8g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_8G;
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	4a0a      	ldr	r2, [pc, #40]	; (8003cc0 <LSM6DSL_ACC_GetSensitivity+0x84>)
 8003c98:	601a      	str	r2, [r3, #0]
      break;
 8003c9a:	e007      	b.n	8003cac <LSM6DSL_ACC_GetSensitivity+0x70>

    case LSM6DSL_16g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_16G;
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	4a09      	ldr	r2, [pc, #36]	; (8003cc4 <LSM6DSL_ACC_GetSensitivity+0x88>)
 8003ca0:	601a      	str	r2, [r3, #0]
      break;
 8003ca2:	e003      	b.n	8003cac <LSM6DSL_ACC_GetSensitivity+0x70>

    default:
      ret = LSM6DSL_ERROR;
 8003ca4:	f04f 33ff 	mov.w	r3, #4294967295
 8003ca8:	60fb      	str	r3, [r7, #12]
      break;
 8003caa:	bf00      	nop
  }

  return ret;
 8003cac:	68fb      	ldr	r3, [r7, #12]
}
 8003cae:	4618      	mov	r0, r3
 8003cb0:	3710      	adds	r7, #16
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	bd80      	pop	{r7, pc}
 8003cb6:	bf00      	nop
 8003cb8:	3d79db23 	.word	0x3d79db23
 8003cbc:	3df9db23 	.word	0x3df9db23
 8003cc0:	3e79db23 	.word	0x3e79db23
 8003cc4:	3ef9db23 	.word	0x3ef9db23

08003cc8 <LSM6DSL_ACC_GetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr pointer where the output data rate is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_GetOutputDataRate(LSM6DSL_Object_t *pObj, float *Odr)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b084      	sub	sp, #16
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
 8003cd0:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	60fb      	str	r3, [r7, #12]
  lsm6dsl_odr_xl_t odr_low_level;

  /* Get current output data rate. */
  if (lsm6dsl_xl_data_rate_get(&(pObj->Ctx), &odr_low_level) != LSM6DSL_OK)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	331c      	adds	r3, #28
 8003cda:	f107 020b 	add.w	r2, r7, #11
 8003cde:	4611      	mov	r1, r2
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	f000 fec1 	bl	8004a68 <lsm6dsl_xl_data_rate_get>
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d002      	beq.n	8003cf2 <LSM6DSL_ACC_GetOutputDataRate+0x2a>
  {
    return LSM6DSL_ERROR;
 8003cec:	f04f 33ff 	mov.w	r3, #4294967295
 8003cf0:	e054      	b.n	8003d9c <LSM6DSL_ACC_GetOutputDataRate+0xd4>
  }

  switch (odr_low_level)
 8003cf2:	7afb      	ldrb	r3, [r7, #11]
 8003cf4:	2b0b      	cmp	r3, #11
 8003cf6:	d84c      	bhi.n	8003d92 <LSM6DSL_ACC_GetOutputDataRate+0xca>
 8003cf8:	a201      	add	r2, pc, #4	; (adr r2, 8003d00 <LSM6DSL_ACC_GetOutputDataRate+0x38>)
 8003cfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cfe:	bf00      	nop
 8003d00:	08003d31 	.word	0x08003d31
 8003d04:	08003d43 	.word	0x08003d43
 8003d08:	08003d4b 	.word	0x08003d4b
 8003d0c:	08003d53 	.word	0x08003d53
 8003d10:	08003d5b 	.word	0x08003d5b
 8003d14:	08003d63 	.word	0x08003d63
 8003d18:	08003d6b 	.word	0x08003d6b
 8003d1c:	08003d73 	.word	0x08003d73
 8003d20:	08003d7b 	.word	0x08003d7b
 8003d24:	08003d83 	.word	0x08003d83
 8003d28:	08003d8b 	.word	0x08003d8b
 8003d2c:	08003d3b 	.word	0x08003d3b
  {
    case LSM6DSL_XL_ODR_OFF:
      *Odr = 0.0f;
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	f04f 0200 	mov.w	r2, #0
 8003d36:	601a      	str	r2, [r3, #0]
      break;
 8003d38:	e02f      	b.n	8003d9a <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_1Hz6:
      *Odr = 1.6f;
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	4a19      	ldr	r2, [pc, #100]	; (8003da4 <LSM6DSL_ACC_GetOutputDataRate+0xdc>)
 8003d3e:	601a      	str	r2, [r3, #0]
      break;
 8003d40:	e02b      	b.n	8003d9a <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_12Hz5:
      *Odr = 12.5f;
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	4a18      	ldr	r2, [pc, #96]	; (8003da8 <LSM6DSL_ACC_GetOutputDataRate+0xe0>)
 8003d46:	601a      	str	r2, [r3, #0]
      break;
 8003d48:	e027      	b.n	8003d9a <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_26Hz:
      *Odr = 26.0f;
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	4a17      	ldr	r2, [pc, #92]	; (8003dac <LSM6DSL_ACC_GetOutputDataRate+0xe4>)
 8003d4e:	601a      	str	r2, [r3, #0]
      break;
 8003d50:	e023      	b.n	8003d9a <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_52Hz:
      *Odr = 52.0f;
 8003d52:	683b      	ldr	r3, [r7, #0]
 8003d54:	4a16      	ldr	r2, [pc, #88]	; (8003db0 <LSM6DSL_ACC_GetOutputDataRate+0xe8>)
 8003d56:	601a      	str	r2, [r3, #0]
      break;
 8003d58:	e01f      	b.n	8003d9a <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_104Hz:
      *Odr = 104.0f;
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	4a15      	ldr	r2, [pc, #84]	; (8003db4 <LSM6DSL_ACC_GetOutputDataRate+0xec>)
 8003d5e:	601a      	str	r2, [r3, #0]
      break;
 8003d60:	e01b      	b.n	8003d9a <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_208Hz:
      *Odr = 208.0f;
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	4a14      	ldr	r2, [pc, #80]	; (8003db8 <LSM6DSL_ACC_GetOutputDataRate+0xf0>)
 8003d66:	601a      	str	r2, [r3, #0]
      break;
 8003d68:	e017      	b.n	8003d9a <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_416Hz:
      *Odr = 416.0f;
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	4a13      	ldr	r2, [pc, #76]	; (8003dbc <LSM6DSL_ACC_GetOutputDataRate+0xf4>)
 8003d6e:	601a      	str	r2, [r3, #0]
      break;
 8003d70:	e013      	b.n	8003d9a <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_833Hz:
      *Odr = 833.0f;
 8003d72:	683b      	ldr	r3, [r7, #0]
 8003d74:	4a12      	ldr	r2, [pc, #72]	; (8003dc0 <LSM6DSL_ACC_GetOutputDataRate+0xf8>)
 8003d76:	601a      	str	r2, [r3, #0]
      break;
 8003d78:	e00f      	b.n	8003d9a <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_1k66Hz:
      *Odr = 1660.0f;
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	4a11      	ldr	r2, [pc, #68]	; (8003dc4 <LSM6DSL_ACC_GetOutputDataRate+0xfc>)
 8003d7e:	601a      	str	r2, [r3, #0]
      break;
 8003d80:	e00b      	b.n	8003d9a <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_3k33Hz:
      *Odr = 3330.0f;
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	4a10      	ldr	r2, [pc, #64]	; (8003dc8 <LSM6DSL_ACC_GetOutputDataRate+0x100>)
 8003d86:	601a      	str	r2, [r3, #0]
      break;
 8003d88:	e007      	b.n	8003d9a <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_6k66Hz:
      *Odr = 6660.0f;
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	4a0f      	ldr	r2, [pc, #60]	; (8003dcc <LSM6DSL_ACC_GetOutputDataRate+0x104>)
 8003d8e:	601a      	str	r2, [r3, #0]
      break;
 8003d90:	e003      	b.n	8003d9a <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    default:
      ret = LSM6DSL_ERROR;
 8003d92:	f04f 33ff 	mov.w	r3, #4294967295
 8003d96:	60fb      	str	r3, [r7, #12]
      break;
 8003d98:	bf00      	nop
  }

  return ret;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
}
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	3710      	adds	r7, #16
 8003da0:	46bd      	mov	sp, r7
 8003da2:	bd80      	pop	{r7, pc}
 8003da4:	3fcccccd 	.word	0x3fcccccd
 8003da8:	41480000 	.word	0x41480000
 8003dac:	41d00000 	.word	0x41d00000
 8003db0:	42500000 	.word	0x42500000
 8003db4:	42d00000 	.word	0x42d00000
 8003db8:	43500000 	.word	0x43500000
 8003dbc:	43d00000 	.word	0x43d00000
 8003dc0:	44504000 	.word	0x44504000
 8003dc4:	44cf8000 	.word	0x44cf8000
 8003dc8:	45502000 	.word	0x45502000
 8003dcc:	45d02000 	.word	0x45d02000

08003dd0 <LSM6DSL_ACC_SetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_SetOutputDataRate(LSM6DSL_Object_t *pObj, float Odr)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b082      	sub	sp, #8
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
 8003dd8:	ed87 0a00 	vstr	s0, [r7]
  /* Check if the component is enabled */
  if (pObj->acc_is_enabled == 1U)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003de2:	2b01      	cmp	r3, #1
 8003de4:	d106      	bne.n	8003df4 <LSM6DSL_ACC_SetOutputDataRate+0x24>
  {
    return LSM6DSL_ACC_SetOutputDataRate_When_Enabled(pObj, Odr);
 8003de6:	ed97 0a00 	vldr	s0, [r7]
 8003dea:	6878      	ldr	r0, [r7, #4]
 8003dec:	f000 fb36 	bl	800445c <LSM6DSL_ACC_SetOutputDataRate_When_Enabled>
 8003df0:	4603      	mov	r3, r0
 8003df2:	e005      	b.n	8003e00 <LSM6DSL_ACC_SetOutputDataRate+0x30>
  }
  else
  {
    return LSM6DSL_ACC_SetOutputDataRate_When_Disabled(pObj, Odr);
 8003df4:	ed97 0a00 	vldr	s0, [r7]
 8003df8:	6878      	ldr	r0, [r7, #4]
 8003dfa:	f000 fbbb 	bl	8004574 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled>
 8003dfe:	4603      	mov	r3, r0
  }
}
 8003e00:	4618      	mov	r0, r3
 8003e02:	3708      	adds	r7, #8
 8003e04:	46bd      	mov	sp, r7
 8003e06:	bd80      	pop	{r7, pc}

08003e08 <LSM6DSL_ACC_GetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale pointer where the full scale is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_GetFullScale(LSM6DSL_Object_t *pObj, int32_t *FullScale)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b084      	sub	sp, #16
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
 8003e10:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 8003e12:	2300      	movs	r3, #0
 8003e14:	60fb      	str	r3, [r7, #12]
  lsm6dsl_fs_xl_t fs_low_level;

  /* Read actual full scale selection from sensor. */
  if (lsm6dsl_xl_full_scale_get(&(pObj->Ctx), &fs_low_level) != LSM6DSL_OK)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	331c      	adds	r3, #28
 8003e1a:	f107 020b 	add.w	r2, r7, #11
 8003e1e:	4611      	mov	r1, r2
 8003e20:	4618      	mov	r0, r3
 8003e22:	f000 fdc3 	bl	80049ac <lsm6dsl_xl_full_scale_get>
 8003e26:	4603      	mov	r3, r0
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d002      	beq.n	8003e32 <LSM6DSL_ACC_GetFullScale+0x2a>
  {
    return LSM6DSL_ERROR;
 8003e2c:	f04f 33ff 	mov.w	r3, #4294967295
 8003e30:	e023      	b.n	8003e7a <LSM6DSL_ACC_GetFullScale+0x72>
  }

  switch (fs_low_level)
 8003e32:	7afb      	ldrb	r3, [r7, #11]
 8003e34:	2b03      	cmp	r3, #3
 8003e36:	d81b      	bhi.n	8003e70 <LSM6DSL_ACC_GetFullScale+0x68>
 8003e38:	a201      	add	r2, pc, #4	; (adr r2, 8003e40 <LSM6DSL_ACC_GetFullScale+0x38>)
 8003e3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e3e:	bf00      	nop
 8003e40:	08003e51 	.word	0x08003e51
 8003e44:	08003e69 	.word	0x08003e69
 8003e48:	08003e59 	.word	0x08003e59
 8003e4c:	08003e61 	.word	0x08003e61
  {
    case LSM6DSL_2g:
      *FullScale =  2;
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	2202      	movs	r2, #2
 8003e54:	601a      	str	r2, [r3, #0]
      break;
 8003e56:	e00f      	b.n	8003e78 <LSM6DSL_ACC_GetFullScale+0x70>

    case LSM6DSL_4g:
      *FullScale =  4;
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	2204      	movs	r2, #4
 8003e5c:	601a      	str	r2, [r3, #0]
      break;
 8003e5e:	e00b      	b.n	8003e78 <LSM6DSL_ACC_GetFullScale+0x70>

    case LSM6DSL_8g:
      *FullScale =  8;
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	2208      	movs	r2, #8
 8003e64:	601a      	str	r2, [r3, #0]
      break;
 8003e66:	e007      	b.n	8003e78 <LSM6DSL_ACC_GetFullScale+0x70>

    case LSM6DSL_16g:
      *FullScale = 16;
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	2210      	movs	r2, #16
 8003e6c:	601a      	str	r2, [r3, #0]
      break;
 8003e6e:	e003      	b.n	8003e78 <LSM6DSL_ACC_GetFullScale+0x70>

    default:
      ret = LSM6DSL_ERROR;
 8003e70:	f04f 33ff 	mov.w	r3, #4294967295
 8003e74:	60fb      	str	r3, [r7, #12]
      break;
 8003e76:	bf00      	nop
  }

  return ret;
 8003e78:	68fb      	ldr	r3, [r7, #12]
}
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	3710      	adds	r7, #16
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bd80      	pop	{r7, pc}
 8003e82:	bf00      	nop

08003e84 <LSM6DSL_ACC_SetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale the functional full scale to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_SetFullScale(LSM6DSL_Object_t *pObj, int32_t FullScale)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b084      	sub	sp, #16
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
 8003e8c:	6039      	str	r1, [r7, #0]
  lsm6dsl_fs_xl_t new_fs;

  /* Seems like MISRA C-2012 rule 14.3a violation but only from single file statical analysis point of view because
     the parameter passed to the function is not known at the moment of analysis */
  new_fs = (FullScale <= 2) ? LSM6DSL_2g
           : (FullScale <= 4) ? LSM6DSL_4g
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	2b02      	cmp	r3, #2
 8003e92:	dd0b      	ble.n	8003eac <LSM6DSL_ACC_SetFullScale+0x28>
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	2b04      	cmp	r3, #4
 8003e98:	dd06      	ble.n	8003ea8 <LSM6DSL_ACC_SetFullScale+0x24>
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	2b08      	cmp	r3, #8
 8003e9e:	dc01      	bgt.n	8003ea4 <LSM6DSL_ACC_SetFullScale+0x20>
 8003ea0:	2303      	movs	r3, #3
 8003ea2:	e004      	b.n	8003eae <LSM6DSL_ACC_SetFullScale+0x2a>
 8003ea4:	2301      	movs	r3, #1
 8003ea6:	e002      	b.n	8003eae <LSM6DSL_ACC_SetFullScale+0x2a>
 8003ea8:	2302      	movs	r3, #2
 8003eaa:	e000      	b.n	8003eae <LSM6DSL_ACC_SetFullScale+0x2a>
 8003eac:	2300      	movs	r3, #0
  new_fs = (FullScale <= 2) ? LSM6DSL_2g
 8003eae:	73fb      	strb	r3, [r7, #15]
           : (FullScale <= 8) ? LSM6DSL_8g
           :                    LSM6DSL_16g;

  if (lsm6dsl_xl_full_scale_set(&(pObj->Ctx), new_fs) != LSM6DSL_OK)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	331c      	adds	r3, #28
 8003eb4:	7bfa      	ldrb	r2, [r7, #15]
 8003eb6:	4611      	mov	r1, r2
 8003eb8:	4618      	mov	r0, r3
 8003eba:	f000 fd51 	bl	8004960 <lsm6dsl_xl_full_scale_set>
 8003ebe:	4603      	mov	r3, r0
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d002      	beq.n	8003eca <LSM6DSL_ACC_SetFullScale+0x46>
  {
    return LSM6DSL_ERROR;
 8003ec4:	f04f 33ff 	mov.w	r3, #4294967295
 8003ec8:	e000      	b.n	8003ecc <LSM6DSL_ACC_SetFullScale+0x48>
  }

  return LSM6DSL_OK;
 8003eca:	2300      	movs	r3, #0
}
 8003ecc:	4618      	mov	r0, r3
 8003ece:	3710      	adds	r7, #16
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	bd80      	pop	{r7, pc}

08003ed4 <LSM6DSL_ACC_GetAxesRaw>:
 * @param  pObj the device pObj
 * @param  Value pointer where the raw values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_GetAxesRaw(LSM6DSL_Object_t *pObj, LSM6DSL_AxesRaw_t *Value)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b084      	sub	sp, #16
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
 8003edc:	6039      	str	r1, [r7, #0]
  lsm6dsl_axis3bit16_t data_raw;

  /* Read raw data values. */
  if (lsm6dsl_acceleration_raw_get(&(pObj->Ctx), data_raw.u8bit) != LSM6DSL_OK)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	331c      	adds	r3, #28
 8003ee2:	f107 0208 	add.w	r2, r7, #8
 8003ee6:	4611      	mov	r1, r2
 8003ee8:	4618      	mov	r0, r3
 8003eea:	f000 ff4c 	bl	8004d86 <lsm6dsl_acceleration_raw_get>
 8003eee:	4603      	mov	r3, r0
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d002      	beq.n	8003efa <LSM6DSL_ACC_GetAxesRaw+0x26>
  {
    return LSM6DSL_ERROR;
 8003ef4:	f04f 33ff 	mov.w	r3, #4294967295
 8003ef8:	e00c      	b.n	8003f14 <LSM6DSL_ACC_GetAxesRaw+0x40>
  }

  /* Format the data. */
  Value->x = data_raw.i16bit[0];
 8003efa:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 8003f02:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 8003f0a:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	809a      	strh	r2, [r3, #4]

  return LSM6DSL_OK;
 8003f12:	2300      	movs	r3, #0
}
 8003f14:	4618      	mov	r0, r3
 8003f16:	3710      	adds	r7, #16
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	bd80      	pop	{r7, pc}

08003f1c <LSM6DSL_ACC_GetAxes>:
 * @param  pObj the device pObj
 * @param  Acceleration pointer where the values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_GetAxes(LSM6DSL_Object_t *pObj, LSM6DSL_Axes_t *Acceleration)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b086      	sub	sp, #24
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
 8003f24:	6039      	str	r1, [r7, #0]
  lsm6dsl_axis3bit16_t data_raw;
  float sensitivity = 0.0f;
 8003f26:	f04f 0300 	mov.w	r3, #0
 8003f2a:	60fb      	str	r3, [r7, #12]

  /* Read raw data values. */
  if (lsm6dsl_acceleration_raw_get(&(pObj->Ctx), data_raw.u8bit) != LSM6DSL_OK)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	331c      	adds	r3, #28
 8003f30:	f107 0210 	add.w	r2, r7, #16
 8003f34:	4611      	mov	r1, r2
 8003f36:	4618      	mov	r0, r3
 8003f38:	f000 ff25 	bl	8004d86 <lsm6dsl_acceleration_raw_get>
 8003f3c:	4603      	mov	r3, r0
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d002      	beq.n	8003f48 <LSM6DSL_ACC_GetAxes+0x2c>
  {
    return LSM6DSL_ERROR;
 8003f42:	f04f 33ff 	mov.w	r3, #4294967295
 8003f46:	e03c      	b.n	8003fc2 <LSM6DSL_ACC_GetAxes+0xa6>
  }

  /* Get LSM6DSL actual sensitivity. */
  if (LSM6DSL_ACC_GetSensitivity(pObj, &sensitivity) != LSM6DSL_OK)
 8003f48:	f107 030c 	add.w	r3, r7, #12
 8003f4c:	4619      	mov	r1, r3
 8003f4e:	6878      	ldr	r0, [r7, #4]
 8003f50:	f7ff fe74 	bl	8003c3c <LSM6DSL_ACC_GetSensitivity>
 8003f54:	4603      	mov	r3, r0
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d002      	beq.n	8003f60 <LSM6DSL_ACC_GetAxes+0x44>
  {
    return LSM6DSL_ERROR;
 8003f5a:	f04f 33ff 	mov.w	r3, #4294967295
 8003f5e:	e030      	b.n	8003fc2 <LSM6DSL_ACC_GetAxes+0xa6>
  }

  /* Calculate the data. */
  Acceleration->x = (int32_t)((float)((float)data_raw.i16bit[0] * sensitivity));
 8003f60:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8003f64:	ee07 3a90 	vmov	s15, r3
 8003f68:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003f6c:	edd7 7a03 	vldr	s15, [r7, #12]
 8003f70:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f74:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003f78:	ee17 2a90 	vmov	r2, s15
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	601a      	str	r2, [r3, #0]
  Acceleration->y = (int32_t)((float)((float)data_raw.i16bit[1] * sensitivity));
 8003f80:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003f84:	ee07 3a90 	vmov	s15, r3
 8003f88:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003f8c:	edd7 7a03 	vldr	s15, [r7, #12]
 8003f90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f94:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003f98:	ee17 2a90 	vmov	r2, s15
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	605a      	str	r2, [r3, #4]
  Acceleration->z = (int32_t)((float)((float)data_raw.i16bit[2] * sensitivity));
 8003fa0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003fa4:	ee07 3a90 	vmov	s15, r3
 8003fa8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003fac:	edd7 7a03 	vldr	s15, [r7, #12]
 8003fb0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fb4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003fb8:	ee17 2a90 	vmov	r2, s15
 8003fbc:	683b      	ldr	r3, [r7, #0]
 8003fbe:	609a      	str	r2, [r3, #8]

  return LSM6DSL_OK;
 8003fc0:	2300      	movs	r3, #0
}
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	3718      	adds	r7, #24
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	bd80      	pop	{r7, pc}

08003fca <LSM6DSL_GYRO_Enable>:
 * @brief  Enable the LSM6DSL gyroscope sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_Enable(LSM6DSL_Object_t *pObj)
{
 8003fca:	b580      	push	{r7, lr}
 8003fcc:	b082      	sub	sp, #8
 8003fce:	af00      	add	r7, sp, #0
 8003fd0:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->gyro_is_enabled == 1U)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8003fd8:	2b01      	cmp	r3, #1
 8003fda:	d101      	bne.n	8003fe0 <LSM6DSL_GYRO_Enable+0x16>
  {
    return LSM6DSL_OK;
 8003fdc:	2300      	movs	r3, #0
 8003fde:	e014      	b.n	800400a <LSM6DSL_GYRO_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lsm6dsl_gy_data_rate_set(&(pObj->Ctx), pObj->gyro_odr) != LSM6DSL_OK)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	f103 021c 	add.w	r2, r3, #28
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8003fec:	4619      	mov	r1, r3
 8003fee:	4610      	mov	r0, r2
 8003ff0:	f000 fe0a 	bl	8004c08 <lsm6dsl_gy_data_rate_set>
 8003ff4:	4603      	mov	r3, r0
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d002      	beq.n	8004000 <LSM6DSL_GYRO_Enable+0x36>
  {
    return LSM6DSL_ERROR;
 8003ffa:	f04f 33ff 	mov.w	r3, #4294967295
 8003ffe:	e004      	b.n	800400a <LSM6DSL_GYRO_Enable+0x40>
  }

  pObj->gyro_is_enabled = 1;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2201      	movs	r2, #1
 8004004:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return LSM6DSL_OK;
 8004008:	2300      	movs	r3, #0
}
 800400a:	4618      	mov	r0, r3
 800400c:	3708      	adds	r7, #8
 800400e:	46bd      	mov	sp, r7
 8004010:	bd80      	pop	{r7, pc}

08004012 <LSM6DSL_GYRO_Disable>:
 * @brief  Disable the LSM6DSL gyroscope sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_Disable(LSM6DSL_Object_t *pObj)
{
 8004012:	b580      	push	{r7, lr}
 8004014:	b082      	sub	sp, #8
 8004016:	af00      	add	r7, sp, #0
 8004018:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->gyro_is_enabled == 0U)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8004020:	2b00      	cmp	r3, #0
 8004022:	d101      	bne.n	8004028 <LSM6DSL_GYRO_Disable+0x16>
  {
    return LSM6DSL_OK;
 8004024:	2300      	movs	r3, #0
 8004026:	e01f      	b.n	8004068 <LSM6DSL_GYRO_Disable+0x56>
  }

  /* Get current output data rate. */
  if (lsm6dsl_gy_data_rate_get(&(pObj->Ctx), &pObj->gyro_odr) != LSM6DSL_OK)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	f103 021c 	add.w	r2, r3, #28
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	332c      	adds	r3, #44	; 0x2c
 8004032:	4619      	mov	r1, r3
 8004034:	4610      	mov	r0, r2
 8004036:	f000 fe0d 	bl	8004c54 <lsm6dsl_gy_data_rate_get>
 800403a:	4603      	mov	r3, r0
 800403c:	2b00      	cmp	r3, #0
 800403e:	d002      	beq.n	8004046 <LSM6DSL_GYRO_Disable+0x34>
  {
    return LSM6DSL_ERROR;
 8004040:	f04f 33ff 	mov.w	r3, #4294967295
 8004044:	e010      	b.n	8004068 <LSM6DSL_GYRO_Disable+0x56>
  }

  /* Output data rate selection - power down. */
  if (lsm6dsl_gy_data_rate_set(&(pObj->Ctx), LSM6DSL_GY_ODR_OFF) != LSM6DSL_OK)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	331c      	adds	r3, #28
 800404a:	2100      	movs	r1, #0
 800404c:	4618      	mov	r0, r3
 800404e:	f000 fddb 	bl	8004c08 <lsm6dsl_gy_data_rate_set>
 8004052:	4603      	mov	r3, r0
 8004054:	2b00      	cmp	r3, #0
 8004056:	d002      	beq.n	800405e <LSM6DSL_GYRO_Disable+0x4c>
  {
    return LSM6DSL_ERROR;
 8004058:	f04f 33ff 	mov.w	r3, #4294967295
 800405c:	e004      	b.n	8004068 <LSM6DSL_GYRO_Disable+0x56>
  }

  pObj->gyro_is_enabled = 0;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2200      	movs	r2, #0
 8004062:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return LSM6DSL_OK;
 8004066:	2300      	movs	r3, #0
}
 8004068:	4618      	mov	r0, r3
 800406a:	3708      	adds	r7, #8
 800406c:	46bd      	mov	sp, r7
 800406e:	bd80      	pop	{r7, pc}

08004070 <LSM6DSL_GYRO_GetSensitivity>:
 * @param  pObj the device pObj
 * @param  Sensitivity pointer
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_GetSensitivity(LSM6DSL_Object_t *pObj, float *Sensitivity)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	b084      	sub	sp, #16
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
 8004078:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 800407a:	2300      	movs	r3, #0
 800407c:	60fb      	str	r3, [r7, #12]
  lsm6dsl_fs_g_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (lsm6dsl_gy_full_scale_get(&(pObj->Ctx), &full_scale) != LSM6DSL_OK)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	331c      	adds	r3, #28
 8004082:	f107 020b 	add.w	r2, r7, #11
 8004086:	4611      	mov	r1, r2
 8004088:	4618      	mov	r0, r3
 800408a:	f000 fd7b 	bl	8004b84 <lsm6dsl_gy_full_scale_get>
 800408e:	4603      	mov	r3, r0
 8004090:	2b00      	cmp	r3, #0
 8004092:	d002      	beq.n	800409a <LSM6DSL_GYRO_GetSensitivity+0x2a>
  {
    return LSM6DSL_ERROR;
 8004094:	f04f 33ff 	mov.w	r3, #4294967295
 8004098:	e02d      	b.n	80040f6 <LSM6DSL_GYRO_GetSensitivity+0x86>
  }

  /* Store the sensitivity based on actual full scale. */
  switch (full_scale)
 800409a:	7afb      	ldrb	r3, [r7, #11]
 800409c:	2b06      	cmp	r3, #6
 800409e:	d825      	bhi.n	80040ec <LSM6DSL_GYRO_GetSensitivity+0x7c>
 80040a0:	a201      	add	r2, pc, #4	; (adr r2, 80040a8 <LSM6DSL_GYRO_GetSensitivity+0x38>)
 80040a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040a6:	bf00      	nop
 80040a8:	080040cd 	.word	0x080040cd
 80040ac:	080040c5 	.word	0x080040c5
 80040b0:	080040d5 	.word	0x080040d5
 80040b4:	080040ed 	.word	0x080040ed
 80040b8:	080040dd 	.word	0x080040dd
 80040bc:	080040ed 	.word	0x080040ed
 80040c0:	080040e5 	.word	0x080040e5
  {
    case LSM6DSL_125dps:
      *Sensitivity = LSM6DSL_GYRO_SENSITIVITY_FS_125DPS;
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	4a0e      	ldr	r2, [pc, #56]	; (8004100 <LSM6DSL_GYRO_GetSensitivity+0x90>)
 80040c8:	601a      	str	r2, [r3, #0]
      break;
 80040ca:	e013      	b.n	80040f4 <LSM6DSL_GYRO_GetSensitivity+0x84>

    case LSM6DSL_250dps:
      *Sensitivity = LSM6DSL_GYRO_SENSITIVITY_FS_250DPS;
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	4a0d      	ldr	r2, [pc, #52]	; (8004104 <LSM6DSL_GYRO_GetSensitivity+0x94>)
 80040d0:	601a      	str	r2, [r3, #0]
      break;
 80040d2:	e00f      	b.n	80040f4 <LSM6DSL_GYRO_GetSensitivity+0x84>

    case LSM6DSL_500dps:
      *Sensitivity = LSM6DSL_GYRO_SENSITIVITY_FS_500DPS;
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	4a0c      	ldr	r2, [pc, #48]	; (8004108 <LSM6DSL_GYRO_GetSensitivity+0x98>)
 80040d8:	601a      	str	r2, [r3, #0]
      break;
 80040da:	e00b      	b.n	80040f4 <LSM6DSL_GYRO_GetSensitivity+0x84>

    case LSM6DSL_1000dps:
      *Sensitivity = LSM6DSL_GYRO_SENSITIVITY_FS_1000DPS;
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	4a0b      	ldr	r2, [pc, #44]	; (800410c <LSM6DSL_GYRO_GetSensitivity+0x9c>)
 80040e0:	601a      	str	r2, [r3, #0]
      break;
 80040e2:	e007      	b.n	80040f4 <LSM6DSL_GYRO_GetSensitivity+0x84>

    case LSM6DSL_2000dps:
      *Sensitivity = LSM6DSL_GYRO_SENSITIVITY_FS_2000DPS;
 80040e4:	683b      	ldr	r3, [r7, #0]
 80040e6:	4a0a      	ldr	r2, [pc, #40]	; (8004110 <LSM6DSL_GYRO_GetSensitivity+0xa0>)
 80040e8:	601a      	str	r2, [r3, #0]
      break;
 80040ea:	e003      	b.n	80040f4 <LSM6DSL_GYRO_GetSensitivity+0x84>

    default:
      ret = LSM6DSL_ERROR;
 80040ec:	f04f 33ff 	mov.w	r3, #4294967295
 80040f0:	60fb      	str	r3, [r7, #12]
      break;
 80040f2:	bf00      	nop
  }

  return ret;
 80040f4:	68fb      	ldr	r3, [r7, #12]
}
 80040f6:	4618      	mov	r0, r3
 80040f8:	3710      	adds	r7, #16
 80040fa:	46bd      	mov	sp, r7
 80040fc:	bd80      	pop	{r7, pc}
 80040fe:	bf00      	nop
 8004100:	408c0000 	.word	0x408c0000
 8004104:	410c0000 	.word	0x410c0000
 8004108:	418c0000 	.word	0x418c0000
 800410c:	420c0000 	.word	0x420c0000
 8004110:	428c0000 	.word	0x428c0000

08004114 <LSM6DSL_GYRO_GetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr pointer where the output data rate is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_GetOutputDataRate(LSM6DSL_Object_t *pObj, float *Odr)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	b084      	sub	sp, #16
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
 800411c:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 800411e:	2300      	movs	r3, #0
 8004120:	60fb      	str	r3, [r7, #12]
  lsm6dsl_odr_g_t odr_low_level;

  /* Get current output data rate. */
  if (lsm6dsl_gy_data_rate_get(&(pObj->Ctx), &odr_low_level) != LSM6DSL_OK)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	331c      	adds	r3, #28
 8004126:	f107 020b 	add.w	r2, r7, #11
 800412a:	4611      	mov	r1, r2
 800412c:	4618      	mov	r0, r3
 800412e:	f000 fd91 	bl	8004c54 <lsm6dsl_gy_data_rate_get>
 8004132:	4603      	mov	r3, r0
 8004134:	2b00      	cmp	r3, #0
 8004136:	d002      	beq.n	800413e <LSM6DSL_GYRO_GetOutputDataRate+0x2a>
  {
    return LSM6DSL_ERROR;
 8004138:	f04f 33ff 	mov.w	r3, #4294967295
 800413c:	e04e      	b.n	80041dc <LSM6DSL_GYRO_GetOutputDataRate+0xc8>
  }

  switch (odr_low_level)
 800413e:	7afb      	ldrb	r3, [r7, #11]
 8004140:	2b0a      	cmp	r3, #10
 8004142:	d846      	bhi.n	80041d2 <LSM6DSL_GYRO_GetOutputDataRate+0xbe>
 8004144:	a201      	add	r2, pc, #4	; (adr r2, 800414c <LSM6DSL_GYRO_GetOutputDataRate+0x38>)
 8004146:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800414a:	bf00      	nop
 800414c:	08004179 	.word	0x08004179
 8004150:	08004183 	.word	0x08004183
 8004154:	0800418b 	.word	0x0800418b
 8004158:	08004193 	.word	0x08004193
 800415c:	0800419b 	.word	0x0800419b
 8004160:	080041a3 	.word	0x080041a3
 8004164:	080041ab 	.word	0x080041ab
 8004168:	080041b3 	.word	0x080041b3
 800416c:	080041bb 	.word	0x080041bb
 8004170:	080041c3 	.word	0x080041c3
 8004174:	080041cb 	.word	0x080041cb
  {
    case LSM6DSL_GY_ODR_OFF:
      *Odr = 0.0f;
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	f04f 0200 	mov.w	r2, #0
 800417e:	601a      	str	r2, [r3, #0]
      break;
 8004180:	e02b      	b.n	80041da <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_12Hz5:
      *Odr = 12.5f;
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	4a17      	ldr	r2, [pc, #92]	; (80041e4 <LSM6DSL_GYRO_GetOutputDataRate+0xd0>)
 8004186:	601a      	str	r2, [r3, #0]
      break;
 8004188:	e027      	b.n	80041da <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_26Hz:
      *Odr = 26.0f;
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	4a16      	ldr	r2, [pc, #88]	; (80041e8 <LSM6DSL_GYRO_GetOutputDataRate+0xd4>)
 800418e:	601a      	str	r2, [r3, #0]
      break;
 8004190:	e023      	b.n	80041da <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_52Hz:
      *Odr = 52.0f;
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	4a15      	ldr	r2, [pc, #84]	; (80041ec <LSM6DSL_GYRO_GetOutputDataRate+0xd8>)
 8004196:	601a      	str	r2, [r3, #0]
      break;
 8004198:	e01f      	b.n	80041da <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_104Hz:
      *Odr = 104.0f;
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	4a14      	ldr	r2, [pc, #80]	; (80041f0 <LSM6DSL_GYRO_GetOutputDataRate+0xdc>)
 800419e:	601a      	str	r2, [r3, #0]
      break;
 80041a0:	e01b      	b.n	80041da <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_208Hz:
      *Odr = 208.0f;
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	4a13      	ldr	r2, [pc, #76]	; (80041f4 <LSM6DSL_GYRO_GetOutputDataRate+0xe0>)
 80041a6:	601a      	str	r2, [r3, #0]
      break;
 80041a8:	e017      	b.n	80041da <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_416Hz:
      *Odr = 416.0f;
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	4a12      	ldr	r2, [pc, #72]	; (80041f8 <LSM6DSL_GYRO_GetOutputDataRate+0xe4>)
 80041ae:	601a      	str	r2, [r3, #0]
      break;
 80041b0:	e013      	b.n	80041da <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_833Hz:
      *Odr = 833.0f;
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	4a11      	ldr	r2, [pc, #68]	; (80041fc <LSM6DSL_GYRO_GetOutputDataRate+0xe8>)
 80041b6:	601a      	str	r2, [r3, #0]
      break;
 80041b8:	e00f      	b.n	80041da <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_1k66Hz:
      *Odr =  1660.0f;
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	4a10      	ldr	r2, [pc, #64]	; (8004200 <LSM6DSL_GYRO_GetOutputDataRate+0xec>)
 80041be:	601a      	str	r2, [r3, #0]
      break;
 80041c0:	e00b      	b.n	80041da <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_3k33Hz:
      *Odr =  3330.0f;
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	4a0f      	ldr	r2, [pc, #60]	; (8004204 <LSM6DSL_GYRO_GetOutputDataRate+0xf0>)
 80041c6:	601a      	str	r2, [r3, #0]
      break;
 80041c8:	e007      	b.n	80041da <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_6k66Hz:
      *Odr =  6660.0f;
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	4a0e      	ldr	r2, [pc, #56]	; (8004208 <LSM6DSL_GYRO_GetOutputDataRate+0xf4>)
 80041ce:	601a      	str	r2, [r3, #0]
      break;
 80041d0:	e003      	b.n	80041da <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    default:
      ret = LSM6DSL_ERROR;
 80041d2:	f04f 33ff 	mov.w	r3, #4294967295
 80041d6:	60fb      	str	r3, [r7, #12]
      break;
 80041d8:	bf00      	nop
  }

  return ret;
 80041da:	68fb      	ldr	r3, [r7, #12]
}
 80041dc:	4618      	mov	r0, r3
 80041de:	3710      	adds	r7, #16
 80041e0:	46bd      	mov	sp, r7
 80041e2:	bd80      	pop	{r7, pc}
 80041e4:	41480000 	.word	0x41480000
 80041e8:	41d00000 	.word	0x41d00000
 80041ec:	42500000 	.word	0x42500000
 80041f0:	42d00000 	.word	0x42d00000
 80041f4:	43500000 	.word	0x43500000
 80041f8:	43d00000 	.word	0x43d00000
 80041fc:	44504000 	.word	0x44504000
 8004200:	44cf8000 	.word	0x44cf8000
 8004204:	45502000 	.word	0x45502000
 8004208:	45d02000 	.word	0x45d02000

0800420c <LSM6DSL_GYRO_SetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_SetOutputDataRate(LSM6DSL_Object_t *pObj, float Odr)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	b082      	sub	sp, #8
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
 8004214:	ed87 0a00 	vstr	s0, [r7]
  /* Check if the component is enabled */
  if (pObj->gyro_is_enabled == 1U)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 800421e:	2b01      	cmp	r3, #1
 8004220:	d106      	bne.n	8004230 <LSM6DSL_GYRO_SetOutputDataRate+0x24>
  {
    return LSM6DSL_GYRO_SetOutputDataRate_When_Enabled(pObj, Odr);
 8004222:	ed97 0a00 	vldr	s0, [r7]
 8004226:	6878      	ldr	r0, [r7, #4]
 8004228:	f000 fa26 	bl	8004678 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled>
 800422c:	4603      	mov	r3, r0
 800422e:	e005      	b.n	800423c <LSM6DSL_GYRO_SetOutputDataRate+0x30>
  }
  else
  {
    return LSM6DSL_GYRO_SetOutputDataRate_When_Disabled(pObj, Odr);
 8004230:	ed97 0a00 	vldr	s0, [r7]
 8004234:	6878      	ldr	r0, [r7, #4]
 8004236:	f000 faab 	bl	8004790 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled>
 800423a:	4603      	mov	r3, r0
  }
}
 800423c:	4618      	mov	r0, r3
 800423e:	3708      	adds	r7, #8
 8004240:	46bd      	mov	sp, r7
 8004242:	bd80      	pop	{r7, pc}

08004244 <LSM6DSL_GYRO_GetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale pointer where the full scale is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_GetFullScale(LSM6DSL_Object_t *pObj, int32_t  *FullScale)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b084      	sub	sp, #16
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
 800424c:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 800424e:	2300      	movs	r3, #0
 8004250:	60fb      	str	r3, [r7, #12]
  lsm6dsl_fs_g_t fs_low_level;

  /* Read actual full scale selection from sensor. */
  if (lsm6dsl_gy_full_scale_get(&(pObj->Ctx), &fs_low_level) != LSM6DSL_OK)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	331c      	adds	r3, #28
 8004256:	f107 020b 	add.w	r2, r7, #11
 800425a:	4611      	mov	r1, r2
 800425c:	4618      	mov	r0, r3
 800425e:	f000 fc91 	bl	8004b84 <lsm6dsl_gy_full_scale_get>
 8004262:	4603      	mov	r3, r0
 8004264:	2b00      	cmp	r3, #0
 8004266:	d002      	beq.n	800426e <LSM6DSL_GYRO_GetFullScale+0x2a>
  {
    return LSM6DSL_ERROR;
 8004268:	f04f 33ff 	mov.w	r3, #4294967295
 800426c:	e030      	b.n	80042d0 <LSM6DSL_GYRO_GetFullScale+0x8c>
  }

  switch (fs_low_level)
 800426e:	7afb      	ldrb	r3, [r7, #11]
 8004270:	2b06      	cmp	r3, #6
 8004272:	d828      	bhi.n	80042c6 <LSM6DSL_GYRO_GetFullScale+0x82>
 8004274:	a201      	add	r2, pc, #4	; (adr r2, 800427c <LSM6DSL_GYRO_GetFullScale+0x38>)
 8004276:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800427a:	bf00      	nop
 800427c:	080042a1 	.word	0x080042a1
 8004280:	08004299 	.word	0x08004299
 8004284:	080042a9 	.word	0x080042a9
 8004288:	080042c7 	.word	0x080042c7
 800428c:	080042b3 	.word	0x080042b3
 8004290:	080042c7 	.word	0x080042c7
 8004294:	080042bd 	.word	0x080042bd
  {
    case LSM6DSL_125dps:
      *FullScale =  125;
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	227d      	movs	r2, #125	; 0x7d
 800429c:	601a      	str	r2, [r3, #0]
      break;
 800429e:	e016      	b.n	80042ce <LSM6DSL_GYRO_GetFullScale+0x8a>

    case LSM6DSL_250dps:
      *FullScale =  250;
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	22fa      	movs	r2, #250	; 0xfa
 80042a4:	601a      	str	r2, [r3, #0]
      break;
 80042a6:	e012      	b.n	80042ce <LSM6DSL_GYRO_GetFullScale+0x8a>

    case LSM6DSL_500dps:
      *FullScale =  500;
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80042ae:	601a      	str	r2, [r3, #0]
      break;
 80042b0:	e00d      	b.n	80042ce <LSM6DSL_GYRO_GetFullScale+0x8a>

    case LSM6DSL_1000dps:
      *FullScale = 1000;
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80042b8:	601a      	str	r2, [r3, #0]
      break;
 80042ba:	e008      	b.n	80042ce <LSM6DSL_GYRO_GetFullScale+0x8a>

    case LSM6DSL_2000dps:
      *FullScale = 2000;
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80042c2:	601a      	str	r2, [r3, #0]
      break;
 80042c4:	e003      	b.n	80042ce <LSM6DSL_GYRO_GetFullScale+0x8a>

    default:
      ret = LSM6DSL_ERROR;
 80042c6:	f04f 33ff 	mov.w	r3, #4294967295
 80042ca:	60fb      	str	r3, [r7, #12]
      break;
 80042cc:	bf00      	nop
  }

  return ret;
 80042ce:	68fb      	ldr	r3, [r7, #12]
}
 80042d0:	4618      	mov	r0, r3
 80042d2:	3710      	adds	r7, #16
 80042d4:	46bd      	mov	sp, r7
 80042d6:	bd80      	pop	{r7, pc}

080042d8 <LSM6DSL_GYRO_SetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale the functional full scale to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_SetFullScale(LSM6DSL_Object_t *pObj, int32_t FullScale)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	b084      	sub	sp, #16
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
 80042e0:	6039      	str	r1, [r7, #0]
  lsm6dsl_fs_g_t new_fs;

  new_fs = (FullScale <= 125)  ? LSM6DSL_125dps
           : (FullScale <= 250)  ? LSM6DSL_250dps
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	2b7d      	cmp	r3, #125	; 0x7d
 80042e6:	dd12      	ble.n	800430e <LSM6DSL_GYRO_SetFullScale+0x36>
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	2bfa      	cmp	r3, #250	; 0xfa
 80042ec:	dd0d      	ble.n	800430a <LSM6DSL_GYRO_SetFullScale+0x32>
 80042ee:	683b      	ldr	r3, [r7, #0]
 80042f0:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80042f4:	dd07      	ble.n	8004306 <LSM6DSL_GYRO_SetFullScale+0x2e>
 80042f6:	683b      	ldr	r3, [r7, #0]
 80042f8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80042fc:	dc01      	bgt.n	8004302 <LSM6DSL_GYRO_SetFullScale+0x2a>
 80042fe:	2304      	movs	r3, #4
 8004300:	e006      	b.n	8004310 <LSM6DSL_GYRO_SetFullScale+0x38>
 8004302:	2306      	movs	r3, #6
 8004304:	e004      	b.n	8004310 <LSM6DSL_GYRO_SetFullScale+0x38>
 8004306:	2302      	movs	r3, #2
 8004308:	e002      	b.n	8004310 <LSM6DSL_GYRO_SetFullScale+0x38>
 800430a:	2300      	movs	r3, #0
 800430c:	e000      	b.n	8004310 <LSM6DSL_GYRO_SetFullScale+0x38>
 800430e:	2301      	movs	r3, #1
  new_fs = (FullScale <= 125)  ? LSM6DSL_125dps
 8004310:	73fb      	strb	r3, [r7, #15]
           : (FullScale <= 500)  ? LSM6DSL_500dps
           : (FullScale <= 1000) ? LSM6DSL_1000dps
           :                       LSM6DSL_2000dps;

  if (lsm6dsl_gy_full_scale_set(&(pObj->Ctx), new_fs) != LSM6DSL_OK)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	331c      	adds	r3, #28
 8004316:	7bfa      	ldrb	r2, [r7, #15]
 8004318:	4611      	mov	r1, r2
 800431a:	4618      	mov	r0, r3
 800431c:	f000 fc0c 	bl	8004b38 <lsm6dsl_gy_full_scale_set>
 8004320:	4603      	mov	r3, r0
 8004322:	2b00      	cmp	r3, #0
 8004324:	d002      	beq.n	800432c <LSM6DSL_GYRO_SetFullScale+0x54>
  {
    return LSM6DSL_ERROR;
 8004326:	f04f 33ff 	mov.w	r3, #4294967295
 800432a:	e000      	b.n	800432e <LSM6DSL_GYRO_SetFullScale+0x56>
  }

  return LSM6DSL_OK;
 800432c:	2300      	movs	r3, #0
}
 800432e:	4618      	mov	r0, r3
 8004330:	3710      	adds	r7, #16
 8004332:	46bd      	mov	sp, r7
 8004334:	bd80      	pop	{r7, pc}

08004336 <LSM6DSL_GYRO_GetAxesRaw>:
 * @param  pObj the device pObj
 * @param  Value pointer where the raw values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_GetAxesRaw(LSM6DSL_Object_t *pObj, LSM6DSL_AxesRaw_t *Value)
{
 8004336:	b580      	push	{r7, lr}
 8004338:	b084      	sub	sp, #16
 800433a:	af00      	add	r7, sp, #0
 800433c:	6078      	str	r0, [r7, #4]
 800433e:	6039      	str	r1, [r7, #0]
  lsm6dsl_axis3bit16_t data_raw;

  /* Read raw data values. */
  if (lsm6dsl_angular_rate_raw_get(&(pObj->Ctx), data_raw.u8bit) != LSM6DSL_OK)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	331c      	adds	r3, #28
 8004344:	f107 0208 	add.w	r2, r7, #8
 8004348:	4611      	mov	r1, r2
 800434a:	4618      	mov	r0, r3
 800434c:	f000 fd0a 	bl	8004d64 <lsm6dsl_angular_rate_raw_get>
 8004350:	4603      	mov	r3, r0
 8004352:	2b00      	cmp	r3, #0
 8004354:	d002      	beq.n	800435c <LSM6DSL_GYRO_GetAxesRaw+0x26>
  {
    return LSM6DSL_ERROR;
 8004356:	f04f 33ff 	mov.w	r3, #4294967295
 800435a:	e00c      	b.n	8004376 <LSM6DSL_GYRO_GetAxesRaw+0x40>
  }

  /* Format the data. */
  Value->x = data_raw.i16bit[0];
 800435c:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 8004364:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 800436c:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	809a      	strh	r2, [r3, #4]

  return LSM6DSL_OK;
 8004374:	2300      	movs	r3, #0
}
 8004376:	4618      	mov	r0, r3
 8004378:	3710      	adds	r7, #16
 800437a:	46bd      	mov	sp, r7
 800437c:	bd80      	pop	{r7, pc}

0800437e <LSM6DSL_GYRO_GetAxes>:
 * @param  pObj the device pObj
 * @param  AngularRate pointer where the values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_GetAxes(LSM6DSL_Object_t *pObj, LSM6DSL_Axes_t *AngularRate)
{
 800437e:	b580      	push	{r7, lr}
 8004380:	b086      	sub	sp, #24
 8004382:	af00      	add	r7, sp, #0
 8004384:	6078      	str	r0, [r7, #4]
 8004386:	6039      	str	r1, [r7, #0]
  lsm6dsl_axis3bit16_t data_raw;
  float sensitivity;

  /* Read raw data values. */
  if (lsm6dsl_angular_rate_raw_get(&(pObj->Ctx), data_raw.u8bit) != LSM6DSL_OK)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	331c      	adds	r3, #28
 800438c:	f107 0210 	add.w	r2, r7, #16
 8004390:	4611      	mov	r1, r2
 8004392:	4618      	mov	r0, r3
 8004394:	f000 fce6 	bl	8004d64 <lsm6dsl_angular_rate_raw_get>
 8004398:	4603      	mov	r3, r0
 800439a:	2b00      	cmp	r3, #0
 800439c:	d002      	beq.n	80043a4 <LSM6DSL_GYRO_GetAxes+0x26>
  {
    return LSM6DSL_ERROR;
 800439e:	f04f 33ff 	mov.w	r3, #4294967295
 80043a2:	e03c      	b.n	800441e <LSM6DSL_GYRO_GetAxes+0xa0>
  }

  /* Get LSM6DSL actual sensitivity. */
  if (LSM6DSL_GYRO_GetSensitivity(pObj, &sensitivity) != LSM6DSL_OK)
 80043a4:	f107 030c 	add.w	r3, r7, #12
 80043a8:	4619      	mov	r1, r3
 80043aa:	6878      	ldr	r0, [r7, #4]
 80043ac:	f7ff fe60 	bl	8004070 <LSM6DSL_GYRO_GetSensitivity>
 80043b0:	4603      	mov	r3, r0
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d002      	beq.n	80043bc <LSM6DSL_GYRO_GetAxes+0x3e>
  {
    return LSM6DSL_ERROR;
 80043b6:	f04f 33ff 	mov.w	r3, #4294967295
 80043ba:	e030      	b.n	800441e <LSM6DSL_GYRO_GetAxes+0xa0>
  }

  /* Calculate the data. */
  AngularRate->x = (int32_t)((float)((float)data_raw.i16bit[0] * sensitivity));
 80043bc:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80043c0:	ee07 3a90 	vmov	s15, r3
 80043c4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80043c8:	edd7 7a03 	vldr	s15, [r7, #12]
 80043cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80043d0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80043d4:	ee17 2a90 	vmov	r2, s15
 80043d8:	683b      	ldr	r3, [r7, #0]
 80043da:	601a      	str	r2, [r3, #0]
  AngularRate->y = (int32_t)((float)((float)data_raw.i16bit[1] * sensitivity));
 80043dc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80043e0:	ee07 3a90 	vmov	s15, r3
 80043e4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80043e8:	edd7 7a03 	vldr	s15, [r7, #12]
 80043ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80043f0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80043f4:	ee17 2a90 	vmov	r2, s15
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	605a      	str	r2, [r3, #4]
  AngularRate->z = (int32_t)((float)((float)data_raw.i16bit[2] * sensitivity));
 80043fc:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004400:	ee07 3a90 	vmov	s15, r3
 8004404:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004408:	edd7 7a03 	vldr	s15, [r7, #12]
 800440c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004410:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004414:	ee17 2a90 	vmov	r2, s15
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	609a      	str	r2, [r3, #8]

  return LSM6DSL_OK;
 800441c:	2300      	movs	r3, #0
}
 800441e:	4618      	mov	r0, r3
 8004420:	3718      	adds	r7, #24
 8004422:	46bd      	mov	sp, r7
 8004424:	bd80      	pop	{r7, pc}

08004426 <LSM6DSL_Write_Reg>:
 * @param  Reg address to be written
 * @param  Data value to be written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_Write_Reg(LSM6DSL_Object_t *pObj, uint8_t Reg, uint8_t Data)
{
 8004426:	b580      	push	{r7, lr}
 8004428:	b082      	sub	sp, #8
 800442a:	af00      	add	r7, sp, #0
 800442c:	6078      	str	r0, [r7, #4]
 800442e:	460b      	mov	r3, r1
 8004430:	70fb      	strb	r3, [r7, #3]
 8004432:	4613      	mov	r3, r2
 8004434:	70bb      	strb	r3, [r7, #2]
  if (lsm6dsl_write_reg(&(pObj->Ctx), Reg, &Data, 1) != LSM6DSL_OK)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	f103 001c 	add.w	r0, r3, #28
 800443c:	1cba      	adds	r2, r7, #2
 800443e:	78f9      	ldrb	r1, [r7, #3]
 8004440:	2301      	movs	r3, #1
 8004442:	f000 fa75 	bl	8004930 <lsm6dsl_write_reg>
 8004446:	4603      	mov	r3, r0
 8004448:	2b00      	cmp	r3, #0
 800444a:	d002      	beq.n	8004452 <LSM6DSL_Write_Reg+0x2c>
  {
    return LSM6DSL_ERROR;
 800444c:	f04f 33ff 	mov.w	r3, #4294967295
 8004450:	e000      	b.n	8004454 <LSM6DSL_Write_Reg+0x2e>
  }

  return LSM6DSL_OK;
 8004452:	2300      	movs	r3, #0
}
 8004454:	4618      	mov	r0, r3
 8004456:	3708      	adds	r7, #8
 8004458:	46bd      	mov	sp, r7
 800445a:	bd80      	pop	{r7, pc}

0800445c <LSM6DSL_ACC_SetOutputDataRate_When_Enabled>:
 * @param  pObj the device pObj
 * @param  Odr the functional output data rate to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LSM6DSL_ACC_SetOutputDataRate_When_Enabled(LSM6DSL_Object_t *pObj, float Odr)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b084      	sub	sp, #16
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
 8004464:	ed87 0a00 	vstr	s0, [r7]
  lsm6dsl_odr_xl_t new_odr;

  new_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
          : (Odr <=   26.0f) ? LSM6DSL_XL_ODR_26Hz
 8004468:	edd7 7a00 	vldr	s15, [r7]
 800446c:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 8004470:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004474:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004478:	d801      	bhi.n	800447e <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x22>
 800447a:	2301      	movs	r3, #1
 800447c:	e058      	b.n	8004530 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 800447e:	edd7 7a00 	vldr	s15, [r7]
 8004482:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 8004486:	eef4 7ac7 	vcmpe.f32	s15, s14
 800448a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800448e:	d801      	bhi.n	8004494 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x38>
 8004490:	2302      	movs	r3, #2
 8004492:	e04d      	b.n	8004530 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8004494:	edd7 7a00 	vldr	s15, [r7]
 8004498:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8004558 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xfc>
 800449c:	eef4 7ac7 	vcmpe.f32	s15, s14
 80044a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044a4:	d801      	bhi.n	80044aa <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x4e>
 80044a6:	2303      	movs	r3, #3
 80044a8:	e042      	b.n	8004530 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 80044aa:	edd7 7a00 	vldr	s15, [r7]
 80044ae:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 800455c <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x100>
 80044b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80044b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044ba:	d801      	bhi.n	80044c0 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x64>
 80044bc:	2304      	movs	r3, #4
 80044be:	e037      	b.n	8004530 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 80044c0:	edd7 7a00 	vldr	s15, [r7]
 80044c4:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8004560 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x104>
 80044c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80044cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044d0:	d801      	bhi.n	80044d6 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x7a>
 80044d2:	2305      	movs	r3, #5
 80044d4:	e02c      	b.n	8004530 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 80044d6:	edd7 7a00 	vldr	s15, [r7]
 80044da:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8004564 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x108>
 80044de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80044e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044e6:	d801      	bhi.n	80044ec <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x90>
 80044e8:	2306      	movs	r3, #6
 80044ea:	e021      	b.n	8004530 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 80044ec:	edd7 7a00 	vldr	s15, [r7]
 80044f0:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8004568 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x10c>
 80044f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80044f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044fc:	d801      	bhi.n	8004502 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xa6>
 80044fe:	2307      	movs	r3, #7
 8004500:	e016      	b.n	8004530 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8004502:	edd7 7a00 	vldr	s15, [r7]
 8004506:	ed9f 7a19 	vldr	s14, [pc, #100]	; 800456c <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x110>
 800450a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800450e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004512:	d801      	bhi.n	8004518 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xbc>
 8004514:	2308      	movs	r3, #8
 8004516:	e00b      	b.n	8004530 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8004518:	edd7 7a00 	vldr	s15, [r7]
 800451c:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8004570 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x114>
 8004520:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004524:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004528:	d801      	bhi.n	800452e <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd2>
 800452a:	2309      	movs	r3, #9
 800452c:	e000      	b.n	8004530 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 800452e:	230a      	movs	r3, #10
  new_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
 8004530:	73fb      	strb	r3, [r7, #15]
          : (Odr <= 1660.0f) ? LSM6DSL_XL_ODR_1k66Hz
          : (Odr <= 3330.0f) ? LSM6DSL_XL_ODR_3k33Hz
          :                    LSM6DSL_XL_ODR_6k66Hz;

  /* Output data rate selection. */
  if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), new_odr) != LSM6DSL_OK)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	331c      	adds	r3, #28
 8004536:	7bfa      	ldrb	r2, [r7, #15]
 8004538:	4611      	mov	r1, r2
 800453a:	4618      	mov	r0, r3
 800453c:	f000 fa6e 	bl	8004a1c <lsm6dsl_xl_data_rate_set>
 8004540:	4603      	mov	r3, r0
 8004542:	2b00      	cmp	r3, #0
 8004544:	d002      	beq.n	800454c <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xf0>
  {
    return LSM6DSL_ERROR;
 8004546:	f04f 33ff 	mov.w	r3, #4294967295
 800454a:	e000      	b.n	800454e <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xf2>
  }

  return LSM6DSL_OK;
 800454c:	2300      	movs	r3, #0
}
 800454e:	4618      	mov	r0, r3
 8004550:	3710      	adds	r7, #16
 8004552:	46bd      	mov	sp, r7
 8004554:	bd80      	pop	{r7, pc}
 8004556:	bf00      	nop
 8004558:	42500000 	.word	0x42500000
 800455c:	42d00000 	.word	0x42d00000
 8004560:	43500000 	.word	0x43500000
 8004564:	43d00000 	.word	0x43d00000
 8004568:	44504000 	.word	0x44504000
 800456c:	44cf8000 	.word	0x44cf8000
 8004570:	45502000 	.word	0x45502000

08004574 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled>:
 * @param  pObj the device pObj
 * @param  Odr the functional output data rate to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LSM6DSL_ACC_SetOutputDataRate_When_Disabled(LSM6DSL_Object_t *pObj, float Odr)
{
 8004574:	b480      	push	{r7}
 8004576:	b083      	sub	sp, #12
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
 800457c:	ed87 0a00 	vstr	s0, [r7]
  pObj->acc_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
                : (Odr <=   26.0f) ? LSM6DSL_XL_ODR_26Hz
 8004580:	edd7 7a00 	vldr	s15, [r7]
 8004584:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 8004588:	eef4 7ac7 	vcmpe.f32	s15, s14
 800458c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004590:	d801      	bhi.n	8004596 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x22>
 8004592:	2301      	movs	r3, #1
 8004594:	e058      	b.n	8004648 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8004596:	edd7 7a00 	vldr	s15, [r7]
 800459a:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 800459e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80045a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045a6:	d801      	bhi.n	80045ac <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x38>
 80045a8:	2302      	movs	r3, #2
 80045aa:	e04d      	b.n	8004648 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 80045ac:	edd7 7a00 	vldr	s15, [r7]
 80045b0:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 800465c <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xe8>
 80045b4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80045b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045bc:	d801      	bhi.n	80045c2 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x4e>
 80045be:	2303      	movs	r3, #3
 80045c0:	e042      	b.n	8004648 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 80045c2:	edd7 7a00 	vldr	s15, [r7]
 80045c6:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8004660 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xec>
 80045ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80045ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045d2:	d801      	bhi.n	80045d8 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x64>
 80045d4:	2304      	movs	r3, #4
 80045d6:	e037      	b.n	8004648 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 80045d8:	edd7 7a00 	vldr	s15, [r7]
 80045dc:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8004664 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xf0>
 80045e0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80045e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045e8:	d801      	bhi.n	80045ee <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x7a>
 80045ea:	2305      	movs	r3, #5
 80045ec:	e02c      	b.n	8004648 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 80045ee:	edd7 7a00 	vldr	s15, [r7]
 80045f2:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8004668 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xf4>
 80045f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80045fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045fe:	d801      	bhi.n	8004604 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x90>
 8004600:	2306      	movs	r3, #6
 8004602:	e021      	b.n	8004648 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8004604:	edd7 7a00 	vldr	s15, [r7]
 8004608:	ed9f 7a18 	vldr	s14, [pc, #96]	; 800466c <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xf8>
 800460c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004610:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004614:	d801      	bhi.n	800461a <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xa6>
 8004616:	2307      	movs	r3, #7
 8004618:	e016      	b.n	8004648 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 800461a:	edd7 7a00 	vldr	s15, [r7]
 800461e:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8004670 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xfc>
 8004622:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004626:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800462a:	d801      	bhi.n	8004630 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xbc>
 800462c:	2308      	movs	r3, #8
 800462e:	e00b      	b.n	8004648 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8004630:	edd7 7a00 	vldr	s15, [r7]
 8004634:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8004674 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x100>
 8004638:	eef4 7ac7 	vcmpe.f32	s15, s14
 800463c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004640:	d801      	bhi.n	8004646 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd2>
 8004642:	2309      	movs	r3, #9
 8004644:	e000      	b.n	8004648 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8004646:	230a      	movs	r3, #10
  pObj->acc_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
 8004648:	687a      	ldr	r2, [r7, #4]
 800464a:	f882 302b 	strb.w	r3, [r2, #43]	; 0x2b
                : (Odr <=  833.0f) ? LSM6DSL_XL_ODR_833Hz
                : (Odr <= 1660.0f) ? LSM6DSL_XL_ODR_1k66Hz
                : (Odr <= 3330.0f) ? LSM6DSL_XL_ODR_3k33Hz
                :                    LSM6DSL_XL_ODR_6k66Hz;

  return LSM6DSL_OK;
 800464e:	2300      	movs	r3, #0
}
 8004650:	4618      	mov	r0, r3
 8004652:	370c      	adds	r7, #12
 8004654:	46bd      	mov	sp, r7
 8004656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465a:	4770      	bx	lr
 800465c:	42500000 	.word	0x42500000
 8004660:	42d00000 	.word	0x42d00000
 8004664:	43500000 	.word	0x43500000
 8004668:	43d00000 	.word	0x43d00000
 800466c:	44504000 	.word	0x44504000
 8004670:	44cf8000 	.word	0x44cf8000
 8004674:	45502000 	.word	0x45502000

08004678 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled>:
 * @param  pObj the device pObj
 * @param  Odr the functional output data rate to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LSM6DSL_GYRO_SetOutputDataRate_When_Enabled(LSM6DSL_Object_t *pObj, float Odr)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	b084      	sub	sp, #16
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
 8004680:	ed87 0a00 	vstr	s0, [r7]
  lsm6dsl_odr_g_t new_odr;

  new_odr = (Odr <=   12.5f) ? LSM6DSL_GY_ODR_12Hz5
          : (Odr <=   26.0f) ? LSM6DSL_GY_ODR_26Hz
 8004684:	edd7 7a00 	vldr	s15, [r7]
 8004688:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 800468c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004690:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004694:	d801      	bhi.n	800469a <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x22>
 8004696:	2301      	movs	r3, #1
 8004698:	e058      	b.n	800474c <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 800469a:	edd7 7a00 	vldr	s15, [r7]
 800469e:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 80046a2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80046a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046aa:	d801      	bhi.n	80046b0 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x38>
 80046ac:	2302      	movs	r3, #2
 80046ae:	e04d      	b.n	800474c <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 80046b0:	edd7 7a00 	vldr	s15, [r7]
 80046b4:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8004774 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xfc>
 80046b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80046bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046c0:	d801      	bhi.n	80046c6 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x4e>
 80046c2:	2303      	movs	r3, #3
 80046c4:	e042      	b.n	800474c <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 80046c6:	edd7 7a00 	vldr	s15, [r7]
 80046ca:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8004778 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x100>
 80046ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80046d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046d6:	d801      	bhi.n	80046dc <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x64>
 80046d8:	2304      	movs	r3, #4
 80046da:	e037      	b.n	800474c <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 80046dc:	edd7 7a00 	vldr	s15, [r7]
 80046e0:	ed9f 7a26 	vldr	s14, [pc, #152]	; 800477c <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x104>
 80046e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80046e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046ec:	d801      	bhi.n	80046f2 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x7a>
 80046ee:	2305      	movs	r3, #5
 80046f0:	e02c      	b.n	800474c <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 80046f2:	edd7 7a00 	vldr	s15, [r7]
 80046f6:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8004780 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x108>
 80046fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80046fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004702:	d801      	bhi.n	8004708 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x90>
 8004704:	2306      	movs	r3, #6
 8004706:	e021      	b.n	800474c <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8004708:	edd7 7a00 	vldr	s15, [r7]
 800470c:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8004784 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x10c>
 8004710:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004714:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004718:	d801      	bhi.n	800471e <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xa6>
 800471a:	2307      	movs	r3, #7
 800471c:	e016      	b.n	800474c <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 800471e:	edd7 7a00 	vldr	s15, [r7]
 8004722:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8004788 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x110>
 8004726:	eef4 7ac7 	vcmpe.f32	s15, s14
 800472a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800472e:	d801      	bhi.n	8004734 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xbc>
 8004730:	2308      	movs	r3, #8
 8004732:	e00b      	b.n	800474c <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8004734:	edd7 7a00 	vldr	s15, [r7]
 8004738:	ed9f 7a14 	vldr	s14, [pc, #80]	; 800478c <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x114>
 800473c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004740:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004744:	d801      	bhi.n	800474a <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd2>
 8004746:	2309      	movs	r3, #9
 8004748:	e000      	b.n	800474c <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 800474a:	230a      	movs	r3, #10
  new_odr = (Odr <=   12.5f) ? LSM6DSL_GY_ODR_12Hz5
 800474c:	73fb      	strb	r3, [r7, #15]
          : (Odr <= 1660.0f) ? LSM6DSL_GY_ODR_1k66Hz
          : (Odr <= 3330.0f) ? LSM6DSL_GY_ODR_3k33Hz
          :                    LSM6DSL_GY_ODR_6k66Hz;

  /* Output data rate selection. */
  if (lsm6dsl_gy_data_rate_set(&(pObj->Ctx), new_odr) != LSM6DSL_OK)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	331c      	adds	r3, #28
 8004752:	7bfa      	ldrb	r2, [r7, #15]
 8004754:	4611      	mov	r1, r2
 8004756:	4618      	mov	r0, r3
 8004758:	f000 fa56 	bl	8004c08 <lsm6dsl_gy_data_rate_set>
 800475c:	4603      	mov	r3, r0
 800475e:	2b00      	cmp	r3, #0
 8004760:	d002      	beq.n	8004768 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xf0>
  {
    return LSM6DSL_ERROR;
 8004762:	f04f 33ff 	mov.w	r3, #4294967295
 8004766:	e000      	b.n	800476a <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xf2>
  }

  return LSM6DSL_OK;
 8004768:	2300      	movs	r3, #0
}
 800476a:	4618      	mov	r0, r3
 800476c:	3710      	adds	r7, #16
 800476e:	46bd      	mov	sp, r7
 8004770:	bd80      	pop	{r7, pc}
 8004772:	bf00      	nop
 8004774:	42500000 	.word	0x42500000
 8004778:	42d00000 	.word	0x42d00000
 800477c:	43500000 	.word	0x43500000
 8004780:	43d00000 	.word	0x43d00000
 8004784:	44504000 	.word	0x44504000
 8004788:	44cf8000 	.word	0x44cf8000
 800478c:	45502000 	.word	0x45502000

08004790 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled>:
 * @param  pObj the device pObj
 * @param  Odr the functional output data rate to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LSM6DSL_GYRO_SetOutputDataRate_When_Disabled(LSM6DSL_Object_t *pObj, float Odr)
{
 8004790:	b480      	push	{r7}
 8004792:	b083      	sub	sp, #12
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
 8004798:	ed87 0a00 	vstr	s0, [r7]
  pObj->gyro_odr = (Odr <=   12.5f) ? LSM6DSL_GY_ODR_12Hz5
                 : (Odr <=   26.0f) ? LSM6DSL_GY_ODR_26Hz
 800479c:	edd7 7a00 	vldr	s15, [r7]
 80047a0:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 80047a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80047a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047ac:	d801      	bhi.n	80047b2 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x22>
 80047ae:	2301      	movs	r3, #1
 80047b0:	e058      	b.n	8004864 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 80047b2:	edd7 7a00 	vldr	s15, [r7]
 80047b6:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 80047ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80047be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047c2:	d801      	bhi.n	80047c8 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x38>
 80047c4:	2302      	movs	r3, #2
 80047c6:	e04d      	b.n	8004864 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 80047c8:	edd7 7a00 	vldr	s15, [r7]
 80047cc:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8004878 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xe8>
 80047d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80047d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047d8:	d801      	bhi.n	80047de <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x4e>
 80047da:	2303      	movs	r3, #3
 80047dc:	e042      	b.n	8004864 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 80047de:	edd7 7a00 	vldr	s15, [r7]
 80047e2:	ed9f 7a26 	vldr	s14, [pc, #152]	; 800487c <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xec>
 80047e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80047ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047ee:	d801      	bhi.n	80047f4 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x64>
 80047f0:	2304      	movs	r3, #4
 80047f2:	e037      	b.n	8004864 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 80047f4:	edd7 7a00 	vldr	s15, [r7]
 80047f8:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8004880 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xf0>
 80047fc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004800:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004804:	d801      	bhi.n	800480a <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x7a>
 8004806:	2305      	movs	r3, #5
 8004808:	e02c      	b.n	8004864 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 800480a:	edd7 7a00 	vldr	s15, [r7]
 800480e:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8004884 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xf4>
 8004812:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004816:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800481a:	d801      	bhi.n	8004820 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x90>
 800481c:	2306      	movs	r3, #6
 800481e:	e021      	b.n	8004864 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8004820:	edd7 7a00 	vldr	s15, [r7]
 8004824:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8004888 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xf8>
 8004828:	eef4 7ac7 	vcmpe.f32	s15, s14
 800482c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004830:	d801      	bhi.n	8004836 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xa6>
 8004832:	2307      	movs	r3, #7
 8004834:	e016      	b.n	8004864 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8004836:	edd7 7a00 	vldr	s15, [r7]
 800483a:	ed9f 7a14 	vldr	s14, [pc, #80]	; 800488c <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xfc>
 800483e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004842:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004846:	d801      	bhi.n	800484c <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xbc>
 8004848:	2308      	movs	r3, #8
 800484a:	e00b      	b.n	8004864 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 800484c:	edd7 7a00 	vldr	s15, [r7]
 8004850:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8004890 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x100>
 8004854:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004858:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800485c:	d801      	bhi.n	8004862 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd2>
 800485e:	2309      	movs	r3, #9
 8004860:	e000      	b.n	8004864 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8004862:	230a      	movs	r3, #10
  pObj->gyro_odr = (Odr <=   12.5f) ? LSM6DSL_GY_ODR_12Hz5
 8004864:	687a      	ldr	r2, [r7, #4]
 8004866:	f882 302c 	strb.w	r3, [r2, #44]	; 0x2c
                 : (Odr <=  833.0f) ? LSM6DSL_GY_ODR_833Hz
                 : (Odr <= 1660.0f) ? LSM6DSL_GY_ODR_1k66Hz
                 : (Odr <= 3330.0f) ? LSM6DSL_GY_ODR_3k33Hz
                 :                    LSM6DSL_GY_ODR_6k66Hz;

  return LSM6DSL_OK;
 800486a:	2300      	movs	r3, #0
}
 800486c:	4618      	mov	r0, r3
 800486e:	370c      	adds	r7, #12
 8004870:	46bd      	mov	sp, r7
 8004872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004876:	4770      	bx	lr
 8004878:	42500000 	.word	0x42500000
 800487c:	42d00000 	.word	0x42d00000
 8004880:	43500000 	.word	0x43500000
 8004884:	43d00000 	.word	0x43d00000
 8004888:	44504000 	.word	0x44504000
 800488c:	44cf8000 	.word	0x44cf8000
 8004890:	45502000 	.word	0x45502000

08004894 <ReadRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8004894:	b590      	push	{r4, r7, lr}
 8004896:	b087      	sub	sp, #28
 8004898:	af00      	add	r7, sp, #0
 800489a:	60f8      	str	r0, [r7, #12]
 800489c:	607a      	str	r2, [r7, #4]
 800489e:	461a      	mov	r2, r3
 80048a0:	460b      	mov	r3, r1
 80048a2:	72fb      	strb	r3, [r7, #11]
 80048a4:	4613      	mov	r3, r2
 80048a6:	813b      	strh	r3, [r7, #8]
  LSM6DSL_Object_t *pObj = (LSM6DSL_Object_t *)Handle;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 80048ac:	697b      	ldr	r3, [r7, #20]
 80048ae:	695c      	ldr	r4, [r3, #20]
 80048b0:	697b      	ldr	r3, [r7, #20]
 80048b2:	7b1b      	ldrb	r3, [r3, #12]
 80048b4:	b298      	uxth	r0, r3
 80048b6:	7afb      	ldrb	r3, [r7, #11]
 80048b8:	b299      	uxth	r1, r3
 80048ba:	893b      	ldrh	r3, [r7, #8]
 80048bc:	687a      	ldr	r2, [r7, #4]
 80048be:	47a0      	blx	r4
 80048c0:	4603      	mov	r3, r0
}
 80048c2:	4618      	mov	r0, r3
 80048c4:	371c      	adds	r7, #28
 80048c6:	46bd      	mov	sp, r7
 80048c8:	bd90      	pop	{r4, r7, pc}

080048ca <WriteRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 80048ca:	b590      	push	{r4, r7, lr}
 80048cc:	b087      	sub	sp, #28
 80048ce:	af00      	add	r7, sp, #0
 80048d0:	60f8      	str	r0, [r7, #12]
 80048d2:	607a      	str	r2, [r7, #4]
 80048d4:	461a      	mov	r2, r3
 80048d6:	460b      	mov	r3, r1
 80048d8:	72fb      	strb	r3, [r7, #11]
 80048da:	4613      	mov	r3, r2
 80048dc:	813b      	strh	r3, [r7, #8]
  LSM6DSL_Object_t *pObj = (LSM6DSL_Object_t *)Handle;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 80048e2:	697b      	ldr	r3, [r7, #20]
 80048e4:	691c      	ldr	r4, [r3, #16]
 80048e6:	697b      	ldr	r3, [r7, #20]
 80048e8:	7b1b      	ldrb	r3, [r3, #12]
 80048ea:	b298      	uxth	r0, r3
 80048ec:	7afb      	ldrb	r3, [r7, #11]
 80048ee:	b299      	uxth	r1, r3
 80048f0:	893b      	ldrh	r3, [r7, #8]
 80048f2:	687a      	ldr	r2, [r7, #4]
 80048f4:	47a0      	blx	r4
 80048f6:	4603      	mov	r3, r0
}
 80048f8:	4618      	mov	r0, r3
 80048fa:	371c      	adds	r7, #28
 80048fc:	46bd      	mov	sp, r7
 80048fe:	bd90      	pop	{r4, r7, pc}

08004900 <lsm6dsl_read_reg>:
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsl_read_reg(stmdev_ctx_t* ctx, uint8_t reg, uint8_t* data,
                         uint16_t len)
{
 8004900:	b590      	push	{r4, r7, lr}
 8004902:	b087      	sub	sp, #28
 8004904:	af00      	add	r7, sp, #0
 8004906:	60f8      	str	r0, [r7, #12]
 8004908:	607a      	str	r2, [r7, #4]
 800490a:	461a      	mov	r2, r3
 800490c:	460b      	mov	r3, r1
 800490e:	72fb      	strb	r3, [r7, #11]
 8004910:	4613      	mov	r3, r2
 8004912:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	685c      	ldr	r4, [r3, #4]
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	6898      	ldr	r0, [r3, #8]
 800491c:	893b      	ldrh	r3, [r7, #8]
 800491e:	7af9      	ldrb	r1, [r7, #11]
 8004920:	687a      	ldr	r2, [r7, #4]
 8004922:	47a0      	blx	r4
 8004924:	6178      	str	r0, [r7, #20]
  return ret;
 8004926:	697b      	ldr	r3, [r7, #20]
}
 8004928:	4618      	mov	r0, r3
 800492a:	371c      	adds	r7, #28
 800492c:	46bd      	mov	sp, r7
 800492e:	bd90      	pop	{r4, r7, pc}

08004930 <lsm6dsl_write_reg>:
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsl_write_reg(stmdev_ctx_t* ctx, uint8_t reg, uint8_t* data,
                          uint16_t len)
{
 8004930:	b590      	push	{r4, r7, lr}
 8004932:	b087      	sub	sp, #28
 8004934:	af00      	add	r7, sp, #0
 8004936:	60f8      	str	r0, [r7, #12]
 8004938:	607a      	str	r2, [r7, #4]
 800493a:	461a      	mov	r2, r3
 800493c:	460b      	mov	r3, r1
 800493e:	72fb      	strb	r3, [r7, #11]
 8004940:	4613      	mov	r3, r2
 8004942:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681c      	ldr	r4, [r3, #0]
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	6898      	ldr	r0, [r3, #8]
 800494c:	893b      	ldrh	r3, [r7, #8]
 800494e:	7af9      	ldrb	r1, [r7, #11]
 8004950:	687a      	ldr	r2, [r7, #4]
 8004952:	47a0      	blx	r4
 8004954:	6178      	str	r0, [r7, #20]
  return ret;
 8004956:	697b      	ldr	r3, [r7, #20]
}
 8004958:	4618      	mov	r0, r3
 800495a:	371c      	adds	r7, #28
 800495c:	46bd      	mov	sp, r7
 800495e:	bd90      	pop	{r4, r7, pc}

08004960 <lsm6dsl_xl_full_scale_set>:
  * @param  val    Change the values of fs_xl in reg CTRL1_XL
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_full_scale_set(stmdev_ctx_t *ctx, lsm6dsl_fs_xl_t val)
{
 8004960:	b580      	push	{r7, lr}
 8004962:	b084      	sub	sp, #16
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]
 8004968:	460b      	mov	r3, r1
 800496a:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t*)&ctrl1_xl, 1);
 800496c:	f107 0208 	add.w	r2, r7, #8
 8004970:	2301      	movs	r3, #1
 8004972:	2110      	movs	r1, #16
 8004974:	6878      	ldr	r0, [r7, #4]
 8004976:	f7ff ffc3 	bl	8004900 <lsm6dsl_read_reg>
 800497a:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d10f      	bne.n	80049a2 <lsm6dsl_xl_full_scale_set+0x42>
    ctrl1_xl.fs_xl = (uint8_t) val;
 8004982:	78fb      	ldrb	r3, [r7, #3]
 8004984:	f003 0303 	and.w	r3, r3, #3
 8004988:	b2da      	uxtb	r2, r3
 800498a:	7a3b      	ldrb	r3, [r7, #8]
 800498c:	f362 0383 	bfi	r3, r2, #2, #2
 8004990:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t*)&ctrl1_xl, 1);
 8004992:	f107 0208 	add.w	r2, r7, #8
 8004996:	2301      	movs	r3, #1
 8004998:	2110      	movs	r1, #16
 800499a:	6878      	ldr	r0, [r7, #4]
 800499c:	f7ff ffc8 	bl	8004930 <lsm6dsl_write_reg>
 80049a0:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 80049a2:	68fb      	ldr	r3, [r7, #12]
}
 80049a4:	4618      	mov	r0, r3
 80049a6:	3710      	adds	r7, #16
 80049a8:	46bd      	mov	sp, r7
 80049aa:	bd80      	pop	{r7, pc}

080049ac <lsm6dsl_xl_full_scale_get>:
  * @param  val    Get the values of fs_xl in reg CTRL1_XL
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_full_scale_get(stmdev_ctx_t *ctx, lsm6dsl_fs_xl_t *val)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b084      	sub	sp, #16
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
 80049b4:	6039      	str	r1, [r7, #0]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t*)&ctrl1_xl, 1);
 80049b6:	f107 0208 	add.w	r2, r7, #8
 80049ba:	2301      	movs	r3, #1
 80049bc:	2110      	movs	r1, #16
 80049be:	6878      	ldr	r0, [r7, #4]
 80049c0:	f7ff ff9e 	bl	8004900 <lsm6dsl_read_reg>
 80049c4:	60f8      	str	r0, [r7, #12]
  switch (ctrl1_xl.fs_xl) {
 80049c6:	7a3b      	ldrb	r3, [r7, #8]
 80049c8:	f3c3 0381 	ubfx	r3, r3, #2, #2
 80049cc:	b2db      	uxtb	r3, r3
 80049ce:	2b03      	cmp	r3, #3
 80049d0:	d81a      	bhi.n	8004a08 <lsm6dsl_xl_full_scale_get+0x5c>
 80049d2:	a201      	add	r2, pc, #4	; (adr r2, 80049d8 <lsm6dsl_xl_full_scale_get+0x2c>)
 80049d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049d8:	080049e9 	.word	0x080049e9
 80049dc:	080049f1 	.word	0x080049f1
 80049e0:	080049f9 	.word	0x080049f9
 80049e4:	08004a01 	.word	0x08004a01
    case LSM6DSL_2g:
      *val = LSM6DSL_2g;
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	2200      	movs	r2, #0
 80049ec:	701a      	strb	r2, [r3, #0]
      break;
 80049ee:	e00f      	b.n	8004a10 <lsm6dsl_xl_full_scale_get+0x64>
    case LSM6DSL_16g:
      *val = LSM6DSL_16g;
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	2201      	movs	r2, #1
 80049f4:	701a      	strb	r2, [r3, #0]
      break;
 80049f6:	e00b      	b.n	8004a10 <lsm6dsl_xl_full_scale_get+0x64>
    case LSM6DSL_4g:
      *val = LSM6DSL_4g;
 80049f8:	683b      	ldr	r3, [r7, #0]
 80049fa:	2202      	movs	r2, #2
 80049fc:	701a      	strb	r2, [r3, #0]
      break;
 80049fe:	e007      	b.n	8004a10 <lsm6dsl_xl_full_scale_get+0x64>
    case LSM6DSL_8g:
      *val = LSM6DSL_8g;
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	2203      	movs	r2, #3
 8004a04:	701a      	strb	r2, [r3, #0]
      break;
 8004a06:	e003      	b.n	8004a10 <lsm6dsl_xl_full_scale_get+0x64>
    default:
      *val = LSM6DSL_XL_FS_ND;
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	2204      	movs	r2, #4
 8004a0c:	701a      	strb	r2, [r3, #0]
      break;
 8004a0e:	bf00      	nop
  }

  return ret;
 8004a10:	68fb      	ldr	r3, [r7, #12]
}
 8004a12:	4618      	mov	r0, r3
 8004a14:	3710      	adds	r7, #16
 8004a16:	46bd      	mov	sp, r7
 8004a18:	bd80      	pop	{r7, pc}
 8004a1a:	bf00      	nop

08004a1c <lsm6dsl_xl_data_rate_set>:
  * @param  val    Change the values of odr_xl in reg CTRL1_XL
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_data_rate_set(stmdev_ctx_t *ctx, lsm6dsl_odr_xl_t val)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b084      	sub	sp, #16
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
 8004a24:	460b      	mov	r3, r1
 8004a26:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t*)&ctrl1_xl, 1);
 8004a28:	f107 0208 	add.w	r2, r7, #8
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	2110      	movs	r1, #16
 8004a30:	6878      	ldr	r0, [r7, #4]
 8004a32:	f7ff ff65 	bl	8004900 <lsm6dsl_read_reg>
 8004a36:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d10f      	bne.n	8004a5e <lsm6dsl_xl_data_rate_set+0x42>
    ctrl1_xl.odr_xl = (uint8_t) val;
 8004a3e:	78fb      	ldrb	r3, [r7, #3]
 8004a40:	f003 030f 	and.w	r3, r3, #15
 8004a44:	b2da      	uxtb	r2, r3
 8004a46:	7a3b      	ldrb	r3, [r7, #8]
 8004a48:	f362 1307 	bfi	r3, r2, #4, #4
 8004a4c:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t*)&ctrl1_xl, 1);
 8004a4e:	f107 0208 	add.w	r2, r7, #8
 8004a52:	2301      	movs	r3, #1
 8004a54:	2110      	movs	r1, #16
 8004a56:	6878      	ldr	r0, [r7, #4]
 8004a58:	f7ff ff6a 	bl	8004930 <lsm6dsl_write_reg>
 8004a5c:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
}
 8004a60:	4618      	mov	r0, r3
 8004a62:	3710      	adds	r7, #16
 8004a64:	46bd      	mov	sp, r7
 8004a66:	bd80      	pop	{r7, pc}

08004a68 <lsm6dsl_xl_data_rate_get>:
  * @param  val    Get the values of odr_xl in reg CTRL1_XL
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_data_rate_get(stmdev_ctx_t *ctx, lsm6dsl_odr_xl_t *val)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b084      	sub	sp, #16
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
 8004a70:	6039      	str	r1, [r7, #0]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t*)&ctrl1_xl, 1);
 8004a72:	f107 0208 	add.w	r2, r7, #8
 8004a76:	2301      	movs	r3, #1
 8004a78:	2110      	movs	r1, #16
 8004a7a:	6878      	ldr	r0, [r7, #4]
 8004a7c:	f7ff ff40 	bl	8004900 <lsm6dsl_read_reg>
 8004a80:	60f8      	str	r0, [r7, #12]
  switch (ctrl1_xl.odr_xl) {
 8004a82:	7a3b      	ldrb	r3, [r7, #8]
 8004a84:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8004a88:	b2db      	uxtb	r3, r3
 8004a8a:	2b0b      	cmp	r3, #11
 8004a8c:	d84a      	bhi.n	8004b24 <lsm6dsl_xl_data_rate_get+0xbc>
 8004a8e:	a201      	add	r2, pc, #4	; (adr r2, 8004a94 <lsm6dsl_xl_data_rate_get+0x2c>)
 8004a90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a94:	08004ac5 	.word	0x08004ac5
 8004a98:	08004acd 	.word	0x08004acd
 8004a9c:	08004ad5 	.word	0x08004ad5
 8004aa0:	08004add 	.word	0x08004add
 8004aa4:	08004ae5 	.word	0x08004ae5
 8004aa8:	08004aed 	.word	0x08004aed
 8004aac:	08004af5 	.word	0x08004af5
 8004ab0:	08004afd 	.word	0x08004afd
 8004ab4:	08004b05 	.word	0x08004b05
 8004ab8:	08004b0d 	.word	0x08004b0d
 8004abc:	08004b15 	.word	0x08004b15
 8004ac0:	08004b1d 	.word	0x08004b1d
    case LSM6DSL_XL_ODR_OFF:
      *val = LSM6DSL_XL_ODR_OFF;
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	701a      	strb	r2, [r3, #0]
      break;
 8004aca:	e02f      	b.n	8004b2c <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_12Hz5:
      *val = LSM6DSL_XL_ODR_12Hz5;
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	2201      	movs	r2, #1
 8004ad0:	701a      	strb	r2, [r3, #0]
      break;
 8004ad2:	e02b      	b.n	8004b2c <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_26Hz:
      *val = LSM6DSL_XL_ODR_26Hz;
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	2202      	movs	r2, #2
 8004ad8:	701a      	strb	r2, [r3, #0]
      break;
 8004ada:	e027      	b.n	8004b2c <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_52Hz:
      *val = LSM6DSL_XL_ODR_52Hz;
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	2203      	movs	r2, #3
 8004ae0:	701a      	strb	r2, [r3, #0]
      break;
 8004ae2:	e023      	b.n	8004b2c <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_104Hz:
      *val = LSM6DSL_XL_ODR_104Hz;
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	2204      	movs	r2, #4
 8004ae8:	701a      	strb	r2, [r3, #0]
      break;
 8004aea:	e01f      	b.n	8004b2c <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_208Hz:
      *val = LSM6DSL_XL_ODR_208Hz;
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	2205      	movs	r2, #5
 8004af0:	701a      	strb	r2, [r3, #0]
      break;
 8004af2:	e01b      	b.n	8004b2c <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_416Hz:
      *val = LSM6DSL_XL_ODR_416Hz;
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	2206      	movs	r2, #6
 8004af8:	701a      	strb	r2, [r3, #0]
      break;
 8004afa:	e017      	b.n	8004b2c <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_833Hz:
      *val = LSM6DSL_XL_ODR_833Hz;
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	2207      	movs	r2, #7
 8004b00:	701a      	strb	r2, [r3, #0]
      break;
 8004b02:	e013      	b.n	8004b2c <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_1k66Hz:
      *val = LSM6DSL_XL_ODR_1k66Hz;
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	2208      	movs	r2, #8
 8004b08:	701a      	strb	r2, [r3, #0]
      break;
 8004b0a:	e00f      	b.n	8004b2c <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_3k33Hz:
      *val = LSM6DSL_XL_ODR_3k33Hz;
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	2209      	movs	r2, #9
 8004b10:	701a      	strb	r2, [r3, #0]
      break;
 8004b12:	e00b      	b.n	8004b2c <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_6k66Hz:
      *val = LSM6DSL_XL_ODR_6k66Hz;
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	220a      	movs	r2, #10
 8004b18:	701a      	strb	r2, [r3, #0]
      break;
 8004b1a:	e007      	b.n	8004b2c <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_1Hz6:
      *val = LSM6DSL_XL_ODR_1Hz6;
 8004b1c:	683b      	ldr	r3, [r7, #0]
 8004b1e:	220b      	movs	r2, #11
 8004b20:	701a      	strb	r2, [r3, #0]
      break;
 8004b22:	e003      	b.n	8004b2c <lsm6dsl_xl_data_rate_get+0xc4>
    default:
      *val = LSM6DSL_XL_ODR_ND;
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	220c      	movs	r2, #12
 8004b28:	701a      	strb	r2, [r3, #0]
      break;
 8004b2a:	bf00      	nop
  }

  return ret;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
}
 8004b2e:	4618      	mov	r0, r3
 8004b30:	3710      	adds	r7, #16
 8004b32:	46bd      	mov	sp, r7
 8004b34:	bd80      	pop	{r7, pc}
 8004b36:	bf00      	nop

08004b38 <lsm6dsl_gy_full_scale_set>:
  * @param  val    Change the values of fs_g in reg CTRL2_G
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_full_scale_set(stmdev_ctx_t *ctx, lsm6dsl_fs_g_t val)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b084      	sub	sp, #16
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
 8004b40:	460b      	mov	r3, r1
 8004b42:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t*)&ctrl2_g, 1);
 8004b44:	f107 0208 	add.w	r2, r7, #8
 8004b48:	2301      	movs	r3, #1
 8004b4a:	2111      	movs	r1, #17
 8004b4c:	6878      	ldr	r0, [r7, #4]
 8004b4e:	f7ff fed7 	bl	8004900 <lsm6dsl_read_reg>
 8004b52:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d10f      	bne.n	8004b7a <lsm6dsl_gy_full_scale_set+0x42>
    ctrl2_g.fs_g = (uint8_t) val;
 8004b5a:	78fb      	ldrb	r3, [r7, #3]
 8004b5c:	f003 0307 	and.w	r3, r3, #7
 8004b60:	b2da      	uxtb	r2, r3
 8004b62:	7a3b      	ldrb	r3, [r7, #8]
 8004b64:	f362 0343 	bfi	r3, r2, #1, #3
 8004b68:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t*)&ctrl2_g, 1);
 8004b6a:	f107 0208 	add.w	r2, r7, #8
 8004b6e:	2301      	movs	r3, #1
 8004b70:	2111      	movs	r1, #17
 8004b72:	6878      	ldr	r0, [r7, #4]
 8004b74:	f7ff fedc 	bl	8004930 <lsm6dsl_write_reg>
 8004b78:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
}
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	3710      	adds	r7, #16
 8004b80:	46bd      	mov	sp, r7
 8004b82:	bd80      	pop	{r7, pc}

08004b84 <lsm6dsl_gy_full_scale_get>:
  * @param  val    Get the values of fs_g in reg CTRL2_G
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_full_scale_get(stmdev_ctx_t *ctx, lsm6dsl_fs_g_t *val)
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b084      	sub	sp, #16
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
 8004b8c:	6039      	str	r1, [r7, #0]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t*)&ctrl2_g, 1);
 8004b8e:	f107 0208 	add.w	r2, r7, #8
 8004b92:	2301      	movs	r3, #1
 8004b94:	2111      	movs	r1, #17
 8004b96:	6878      	ldr	r0, [r7, #4]
 8004b98:	f7ff feb2 	bl	8004900 <lsm6dsl_read_reg>
 8004b9c:	60f8      	str	r0, [r7, #12]
  switch (ctrl2_g.fs_g) {
 8004b9e:	7a3b      	ldrb	r3, [r7, #8]
 8004ba0:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8004ba4:	b2db      	uxtb	r3, r3
 8004ba6:	2b06      	cmp	r3, #6
 8004ba8:	d824      	bhi.n	8004bf4 <lsm6dsl_gy_full_scale_get+0x70>
 8004baa:	a201      	add	r2, pc, #4	; (adr r2, 8004bb0 <lsm6dsl_gy_full_scale_get+0x2c>)
 8004bac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bb0:	08004bcd 	.word	0x08004bcd
 8004bb4:	08004bd5 	.word	0x08004bd5
 8004bb8:	08004bdd 	.word	0x08004bdd
 8004bbc:	08004bf5 	.word	0x08004bf5
 8004bc0:	08004be5 	.word	0x08004be5
 8004bc4:	08004bf5 	.word	0x08004bf5
 8004bc8:	08004bed 	.word	0x08004bed
    case LSM6DSL_250dps:
      *val = LSM6DSL_250dps;
 8004bcc:	683b      	ldr	r3, [r7, #0]
 8004bce:	2200      	movs	r2, #0
 8004bd0:	701a      	strb	r2, [r3, #0]
      break;
 8004bd2:	e013      	b.n	8004bfc <lsm6dsl_gy_full_scale_get+0x78>
    case LSM6DSL_125dps:
      *val = LSM6DSL_125dps;
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	2201      	movs	r2, #1
 8004bd8:	701a      	strb	r2, [r3, #0]
      break;
 8004bda:	e00f      	b.n	8004bfc <lsm6dsl_gy_full_scale_get+0x78>
    case LSM6DSL_500dps:
      *val = LSM6DSL_500dps;
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	2202      	movs	r2, #2
 8004be0:	701a      	strb	r2, [r3, #0]
      break;
 8004be2:	e00b      	b.n	8004bfc <lsm6dsl_gy_full_scale_get+0x78>
    case LSM6DSL_1000dps:
      *val = LSM6DSL_1000dps;
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	2204      	movs	r2, #4
 8004be8:	701a      	strb	r2, [r3, #0]
      break;
 8004bea:	e007      	b.n	8004bfc <lsm6dsl_gy_full_scale_get+0x78>
    case LSM6DSL_2000dps:
      *val = LSM6DSL_2000dps;
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	2206      	movs	r2, #6
 8004bf0:	701a      	strb	r2, [r3, #0]
      break;
 8004bf2:	e003      	b.n	8004bfc <lsm6dsl_gy_full_scale_get+0x78>
    default:
      *val = LSM6DSL_GY_FS_ND;
 8004bf4:	683b      	ldr	r3, [r7, #0]
 8004bf6:	2207      	movs	r2, #7
 8004bf8:	701a      	strb	r2, [r3, #0]
      break;
 8004bfa:	bf00      	nop
  }

  return ret;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
}
 8004bfe:	4618      	mov	r0, r3
 8004c00:	3710      	adds	r7, #16
 8004c02:	46bd      	mov	sp, r7
 8004c04:	bd80      	pop	{r7, pc}
 8004c06:	bf00      	nop

08004c08 <lsm6dsl_gy_data_rate_set>:
  * @param  val    Change the values of odr_g in reg CTRL2_G
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_data_rate_set(stmdev_ctx_t *ctx, lsm6dsl_odr_g_t val)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b084      	sub	sp, #16
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
 8004c10:	460b      	mov	r3, r1
 8004c12:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t*)&ctrl2_g, 1);
 8004c14:	f107 0208 	add.w	r2, r7, #8
 8004c18:	2301      	movs	r3, #1
 8004c1a:	2111      	movs	r1, #17
 8004c1c:	6878      	ldr	r0, [r7, #4]
 8004c1e:	f7ff fe6f 	bl	8004900 <lsm6dsl_read_reg>
 8004c22:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d10f      	bne.n	8004c4a <lsm6dsl_gy_data_rate_set+0x42>
    ctrl2_g.odr_g = (uint8_t) val;
 8004c2a:	78fb      	ldrb	r3, [r7, #3]
 8004c2c:	f003 030f 	and.w	r3, r3, #15
 8004c30:	b2da      	uxtb	r2, r3
 8004c32:	7a3b      	ldrb	r3, [r7, #8]
 8004c34:	f362 1307 	bfi	r3, r2, #4, #4
 8004c38:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t*)&ctrl2_g, 1);
 8004c3a:	f107 0208 	add.w	r2, r7, #8
 8004c3e:	2301      	movs	r3, #1
 8004c40:	2111      	movs	r1, #17
 8004c42:	6878      	ldr	r0, [r7, #4]
 8004c44:	f7ff fe74 	bl	8004930 <lsm6dsl_write_reg>
 8004c48:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
}
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	3710      	adds	r7, #16
 8004c50:	46bd      	mov	sp, r7
 8004c52:	bd80      	pop	{r7, pc}

08004c54 <lsm6dsl_gy_data_rate_get>:
  * @param  val    Get the values of odr_g in reg CTRL2_G
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_data_rate_get(stmdev_ctx_t *ctx, lsm6dsl_odr_g_t *val)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b084      	sub	sp, #16
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]
 8004c5c:	6039      	str	r1, [r7, #0]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t*)&ctrl2_g, 1);
 8004c5e:	f107 0208 	add.w	r2, r7, #8
 8004c62:	2301      	movs	r3, #1
 8004c64:	2111      	movs	r1, #17
 8004c66:	6878      	ldr	r0, [r7, #4]
 8004c68:	f7ff fe4a 	bl	8004900 <lsm6dsl_read_reg>
 8004c6c:	60f8      	str	r0, [r7, #12]
  switch (ctrl2_g.odr_g) {
 8004c6e:	7a3b      	ldrb	r3, [r7, #8]
 8004c70:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8004c74:	b2db      	uxtb	r3, r3
 8004c76:	2b0a      	cmp	r3, #10
 8004c78:	d844      	bhi.n	8004d04 <lsm6dsl_gy_data_rate_get+0xb0>
 8004c7a:	a201      	add	r2, pc, #4	; (adr r2, 8004c80 <lsm6dsl_gy_data_rate_get+0x2c>)
 8004c7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c80:	08004cad 	.word	0x08004cad
 8004c84:	08004cb5 	.word	0x08004cb5
 8004c88:	08004cbd 	.word	0x08004cbd
 8004c8c:	08004cc5 	.word	0x08004cc5
 8004c90:	08004ccd 	.word	0x08004ccd
 8004c94:	08004cd5 	.word	0x08004cd5
 8004c98:	08004cdd 	.word	0x08004cdd
 8004c9c:	08004ce5 	.word	0x08004ce5
 8004ca0:	08004ced 	.word	0x08004ced
 8004ca4:	08004cf5 	.word	0x08004cf5
 8004ca8:	08004cfd 	.word	0x08004cfd
    case LSM6DSL_GY_ODR_OFF:
      *val = LSM6DSL_GY_ODR_OFF;
 8004cac:	683b      	ldr	r3, [r7, #0]
 8004cae:	2200      	movs	r2, #0
 8004cb0:	701a      	strb	r2, [r3, #0]
      break;
 8004cb2:	e02b      	b.n	8004d0c <lsm6dsl_gy_data_rate_get+0xb8>
    case LSM6DSL_GY_ODR_12Hz5:
      *val = LSM6DSL_GY_ODR_12Hz5;
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	701a      	strb	r2, [r3, #0]
      break;
 8004cba:	e027      	b.n	8004d0c <lsm6dsl_gy_data_rate_get+0xb8>
    case LSM6DSL_GY_ODR_26Hz:
      *val = LSM6DSL_GY_ODR_26Hz;
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	2202      	movs	r2, #2
 8004cc0:	701a      	strb	r2, [r3, #0]
      break;
 8004cc2:	e023      	b.n	8004d0c <lsm6dsl_gy_data_rate_get+0xb8>
    case LSM6DSL_GY_ODR_52Hz:
      *val = LSM6DSL_GY_ODR_52Hz;
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	2203      	movs	r2, #3
 8004cc8:	701a      	strb	r2, [r3, #0]
      break;
 8004cca:	e01f      	b.n	8004d0c <lsm6dsl_gy_data_rate_get+0xb8>
    case LSM6DSL_GY_ODR_104Hz:
      *val = LSM6DSL_GY_ODR_104Hz;
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	2204      	movs	r2, #4
 8004cd0:	701a      	strb	r2, [r3, #0]
      break;
 8004cd2:	e01b      	b.n	8004d0c <lsm6dsl_gy_data_rate_get+0xb8>
    case LSM6DSL_GY_ODR_208Hz:
      *val = LSM6DSL_GY_ODR_208Hz;
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	2205      	movs	r2, #5
 8004cd8:	701a      	strb	r2, [r3, #0]
      break;
 8004cda:	e017      	b.n	8004d0c <lsm6dsl_gy_data_rate_get+0xb8>
    case LSM6DSL_GY_ODR_416Hz:
      *val = LSM6DSL_GY_ODR_416Hz;
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	2206      	movs	r2, #6
 8004ce0:	701a      	strb	r2, [r3, #0]
      break;
 8004ce2:	e013      	b.n	8004d0c <lsm6dsl_gy_data_rate_get+0xb8>
    case LSM6DSL_GY_ODR_833Hz:
      *val = LSM6DSL_GY_ODR_833Hz;
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	2207      	movs	r2, #7
 8004ce8:	701a      	strb	r2, [r3, #0]
      break;
 8004cea:	e00f      	b.n	8004d0c <lsm6dsl_gy_data_rate_get+0xb8>
    case LSM6DSL_GY_ODR_1k66Hz:
      *val = LSM6DSL_GY_ODR_1k66Hz;
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	2208      	movs	r2, #8
 8004cf0:	701a      	strb	r2, [r3, #0]
      break;
 8004cf2:	e00b      	b.n	8004d0c <lsm6dsl_gy_data_rate_get+0xb8>
    case LSM6DSL_GY_ODR_3k33Hz:
      *val = LSM6DSL_GY_ODR_3k33Hz;
 8004cf4:	683b      	ldr	r3, [r7, #0]
 8004cf6:	2209      	movs	r2, #9
 8004cf8:	701a      	strb	r2, [r3, #0]
      break;
 8004cfa:	e007      	b.n	8004d0c <lsm6dsl_gy_data_rate_get+0xb8>
    case LSM6DSL_GY_ODR_6k66Hz:
      *val = LSM6DSL_GY_ODR_6k66Hz;
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	220a      	movs	r2, #10
 8004d00:	701a      	strb	r2, [r3, #0]
      break;
 8004d02:	e003      	b.n	8004d0c <lsm6dsl_gy_data_rate_get+0xb8>
    default:
      *val = LSM6DSL_GY_ODR_ND;
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	220b      	movs	r2, #11
 8004d08:	701a      	strb	r2, [r3, #0]
      break;
 8004d0a:	bf00      	nop
  }

  return ret;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
}
 8004d0e:	4618      	mov	r0, r3
 8004d10:	3710      	adds	r7, #16
 8004d12:	46bd      	mov	sp, r7
 8004d14:	bd80      	pop	{r7, pc}
 8004d16:	bf00      	nop

08004d18 <lsm6dsl_block_data_update_set>:
  * @param  val    Change the values of bdu in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b084      	sub	sp, #16
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
 8004d20:	460b      	mov	r3, r1
 8004d22:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t*)&ctrl3_c, 1);
 8004d24:	f107 0208 	add.w	r2, r7, #8
 8004d28:	2301      	movs	r3, #1
 8004d2a:	2112      	movs	r1, #18
 8004d2c:	6878      	ldr	r0, [r7, #4]
 8004d2e:	f7ff fde7 	bl	8004900 <lsm6dsl_read_reg>
 8004d32:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d10f      	bne.n	8004d5a <lsm6dsl_block_data_update_set+0x42>
    ctrl3_c.bdu = val;
 8004d3a:	78fb      	ldrb	r3, [r7, #3]
 8004d3c:	f003 0301 	and.w	r3, r3, #1
 8004d40:	b2da      	uxtb	r2, r3
 8004d42:	7a3b      	ldrb	r3, [r7, #8]
 8004d44:	f362 1386 	bfi	r3, r2, #6, #1
 8004d48:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t*)&ctrl3_c, 1);
 8004d4a:	f107 0208 	add.w	r2, r7, #8
 8004d4e:	2301      	movs	r3, #1
 8004d50:	2112      	movs	r1, #18
 8004d52:	6878      	ldr	r0, [r7, #4]
 8004d54:	f7ff fdec 	bl	8004930 <lsm6dsl_write_reg>
 8004d58:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
}
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	3710      	adds	r7, #16
 8004d60:	46bd      	mov	sp, r7
 8004d62:	bd80      	pop	{r7, pc}

08004d64 <lsm6dsl_angular_rate_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_angular_rate_raw_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	b084      	sub	sp, #16
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
 8004d6c:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_OUTX_L_G, buff, 6);
 8004d6e:	2306      	movs	r3, #6
 8004d70:	683a      	ldr	r2, [r7, #0]
 8004d72:	2122      	movs	r1, #34	; 0x22
 8004d74:	6878      	ldr	r0, [r7, #4]
 8004d76:	f7ff fdc3 	bl	8004900 <lsm6dsl_read_reg>
 8004d7a:	60f8      	str	r0, [r7, #12]
  return ret;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
}
 8004d7e:	4618      	mov	r0, r3
 8004d80:	3710      	adds	r7, #16
 8004d82:	46bd      	mov	sp, r7
 8004d84:	bd80      	pop	{r7, pc}

08004d86 <lsm6dsl_acceleration_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_acceleration_raw_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8004d86:	b580      	push	{r7, lr}
 8004d88:	b084      	sub	sp, #16
 8004d8a:	af00      	add	r7, sp, #0
 8004d8c:	6078      	str	r0, [r7, #4]
 8004d8e:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_OUTX_L_XL, buff, 6);
 8004d90:	2306      	movs	r3, #6
 8004d92:	683a      	ldr	r2, [r7, #0]
 8004d94:	2128      	movs	r1, #40	; 0x28
 8004d96:	6878      	ldr	r0, [r7, #4]
 8004d98:	f7ff fdb2 	bl	8004900 <lsm6dsl_read_reg>
 8004d9c:	60f8      	str	r0, [r7, #12]
  return ret;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
}
 8004da0:	4618      	mov	r0, r3
 8004da2:	3710      	adds	r7, #16
 8004da4:	46bd      	mov	sp, r7
 8004da6:	bd80      	pop	{r7, pc}

08004da8 <lsm6dsl_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b084      	sub	sp, #16
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	6078      	str	r0, [r7, #4]
 8004db0:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_WHO_AM_I, buff, 1);
 8004db2:	2301      	movs	r3, #1
 8004db4:	683a      	ldr	r2, [r7, #0]
 8004db6:	210f      	movs	r1, #15
 8004db8:	6878      	ldr	r0, [r7, #4]
 8004dba:	f7ff fda1 	bl	8004900 <lsm6dsl_read_reg>
 8004dbe:	60f8      	str	r0, [r7, #12]
  return ret;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
}
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	3710      	adds	r7, #16
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	bd80      	pop	{r7, pc}

08004dca <lsm6dsl_auto_increment_set>:
  * @param  val    Change the values of if_inc in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_auto_increment_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8004dca:	b580      	push	{r7, lr}
 8004dcc:	b084      	sub	sp, #16
 8004dce:	af00      	add	r7, sp, #0
 8004dd0:	6078      	str	r0, [r7, #4]
 8004dd2:	460b      	mov	r3, r1
 8004dd4:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t*)&ctrl3_c, 1);
 8004dd6:	f107 0208 	add.w	r2, r7, #8
 8004dda:	2301      	movs	r3, #1
 8004ddc:	2112      	movs	r1, #18
 8004dde:	6878      	ldr	r0, [r7, #4]
 8004de0:	f7ff fd8e 	bl	8004900 <lsm6dsl_read_reg>
 8004de4:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d10f      	bne.n	8004e0c <lsm6dsl_auto_increment_set+0x42>
    ctrl3_c.if_inc = val;
 8004dec:	78fb      	ldrb	r3, [r7, #3]
 8004dee:	f003 0301 	and.w	r3, r3, #1
 8004df2:	b2da      	uxtb	r2, r3
 8004df4:	7a3b      	ldrb	r3, [r7, #8]
 8004df6:	f362 0382 	bfi	r3, r2, #2, #1
 8004dfa:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t*)&ctrl3_c, 1);
 8004dfc:	f107 0208 	add.w	r2, r7, #8
 8004e00:	2301      	movs	r3, #1
 8004e02:	2112      	movs	r1, #18
 8004e04:	6878      	ldr	r0, [r7, #4]
 8004e06:	f7ff fd93 	bl	8004930 <lsm6dsl_write_reg>
 8004e0a:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
}
 8004e0e:	4618      	mov	r0, r3
 8004e10:	3710      	adds	r7, #16
 8004e12:	46bd      	mov	sp, r7
 8004e14:	bd80      	pop	{r7, pc}

08004e16 <lsm6dsl_fifo_mode_set>:
  * @param  val    Change the values of fifo_mode in reg FIFO_CTRL5
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_fifo_mode_set(stmdev_ctx_t *ctx, lsm6dsl_fifo_mode_t val)
{
 8004e16:	b580      	push	{r7, lr}
 8004e18:	b084      	sub	sp, #16
 8004e1a:	af00      	add	r7, sp, #0
 8004e1c:	6078      	str	r0, [r7, #4]
 8004e1e:	460b      	mov	r3, r1
 8004e20:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_fifo_ctrl5_t fifo_ctrl5;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_FIFO_CTRL5, (uint8_t*)&fifo_ctrl5, 1);
 8004e22:	f107 0208 	add.w	r2, r7, #8
 8004e26:	2301      	movs	r3, #1
 8004e28:	210a      	movs	r1, #10
 8004e2a:	6878      	ldr	r0, [r7, #4]
 8004e2c:	f7ff fd68 	bl	8004900 <lsm6dsl_read_reg>
 8004e30:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d10f      	bne.n	8004e58 <lsm6dsl_fifo_mode_set+0x42>
    fifo_ctrl5.fifo_mode = (uint8_t)val;
 8004e38:	78fb      	ldrb	r3, [r7, #3]
 8004e3a:	f003 0307 	and.w	r3, r3, #7
 8004e3e:	b2da      	uxtb	r2, r3
 8004e40:	7a3b      	ldrb	r3, [r7, #8]
 8004e42:	f362 0302 	bfi	r3, r2, #0, #3
 8004e46:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_FIFO_CTRL5, (uint8_t*)&fifo_ctrl5, 1);
 8004e48:	f107 0208 	add.w	r2, r7, #8
 8004e4c:	2301      	movs	r3, #1
 8004e4e:	210a      	movs	r1, #10
 8004e50:	6878      	ldr	r0, [r7, #4]
 8004e52:	f7ff fd6d 	bl	8004930 <lsm6dsl_write_reg>
 8004e56:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 8004e58:	68fb      	ldr	r3, [r7, #12]
}
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	3710      	adds	r7, #16
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	bd80      	pop	{r7, pc}
	...

08004e64 <IKS01A2_MOTION_SENSOR_Init>:
 *         - MOTION_ACCELERO for instance 1
 *         - MOTION_MAGNETO for instance 2
 * @retval BSP status
 */
int32_t IKS01A2_MOTION_SENSOR_Init(uint32_t Instance, uint32_t Functions)
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b08e      	sub	sp, #56	; 0x38
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
 8004e6c:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8004e6e:	2300      	movs	r3, #0
 8004e70:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t function = MOTION_GYRO;
 8004e72:	2301      	movs	r3, #1
 8004e74:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t i;
  uint32_t component_functions = 0;
 8004e76:	2300      	movs	r3, #0
 8004e78:	62bb      	str	r3, [r7, #40]	; 0x28
  IKS01A2_MOTION_SENSOR_Capabilities_t cap;

  switch (Instance)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2b01      	cmp	r3, #1
 8004e7e:	d036      	beq.n	8004eee <IKS01A2_MOTION_SENSOR_Init+0x8a>
 8004e80:	2b01      	cmp	r3, #1
 8004e82:	d302      	bcc.n	8004e8a <IKS01A2_MOTION_SENSOR_Init+0x26>
 8004e84:	2b02      	cmp	r3, #2
 8004e86:	d064      	beq.n	8004f52 <IKS01A2_MOTION_SENSOR_Init+0xee>
 8004e88:	e095      	b.n	8004fb6 <IKS01A2_MOTION_SENSOR_Init+0x152>
  {
#if (USE_IKS01A2_MOTION_SENSOR_LSM6DSL_0 == 1)
    case IKS01A2_LSM6DSL_0:
      if (LSM6DSL_0_Probe(Functions) != BSP_ERROR_NONE)
 8004e8a:	6838      	ldr	r0, [r7, #0]
 8004e8c:	f000 f966 	bl	800515c <LSM6DSL_0_Probe>
 8004e90:	4603      	mov	r3, r0
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d002      	beq.n	8004e9c <IKS01A2_MOTION_SENSOR_Init+0x38>
      {
        return BSP_ERROR_NO_INIT;
 8004e96:	f04f 33ff 	mov.w	r3, #4294967295
 8004e9a:	e0cc      	b.n	8005036 <IKS01A2_MOTION_SENSOR_Init+0x1d2>
      }
      if (MotionDrv[Instance]->GetCapabilities(MotionCompObj[Instance], (void *)&cap) != BSP_ERROR_NONE)
 8004e9c:	4a68      	ldr	r2, [pc, #416]	; (8005040 <IKS01A2_MOTION_SENSOR_Init+0x1dc>)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ea4:	68db      	ldr	r3, [r3, #12]
 8004ea6:	4967      	ldr	r1, [pc, #412]	; (8005044 <IKS01A2_MOTION_SENSOR_Init+0x1e0>)
 8004ea8:	687a      	ldr	r2, [r7, #4]
 8004eaa:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8004eae:	f107 010c 	add.w	r1, r7, #12
 8004eb2:	4610      	mov	r0, r2
 8004eb4:	4798      	blx	r3
 8004eb6:	4603      	mov	r3, r0
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d002      	beq.n	8004ec2 <IKS01A2_MOTION_SENSOR_Init+0x5e>
      {
        return BSP_ERROR_UNKNOWN_COMPONENT;
 8004ebc:	f06f 0306 	mvn.w	r3, #6
 8004ec0:	e0b9      	b.n	8005036 <IKS01A2_MOTION_SENSOR_Init+0x1d2>
      }
      if (cap.Acc == 1U)
 8004ec2:	7b3b      	ldrb	r3, [r7, #12]
 8004ec4:	2b01      	cmp	r3, #1
 8004ec6:	d103      	bne.n	8004ed0 <IKS01A2_MOTION_SENSOR_Init+0x6c>
      {
        component_functions |= MOTION_ACCELERO;
 8004ec8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004eca:	f043 0302 	orr.w	r3, r3, #2
 8004ece:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      if (cap.Gyro == 1U)
 8004ed0:	7b7b      	ldrb	r3, [r7, #13]
 8004ed2:	2b01      	cmp	r3, #1
 8004ed4:	d103      	bne.n	8004ede <IKS01A2_MOTION_SENSOR_Init+0x7a>
      {
        component_functions |= MOTION_GYRO;
 8004ed6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ed8:	f043 0301 	orr.w	r3, r3, #1
 8004edc:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      if (cap.Magneto == 1U)
 8004ede:	7bbb      	ldrb	r3, [r7, #14]
 8004ee0:	2b01      	cmp	r3, #1
 8004ee2:	d16c      	bne.n	8004fbe <IKS01A2_MOTION_SENSOR_Init+0x15a>
      {
        component_functions |= MOTION_MAGNETO;
 8004ee4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ee6:	f043 0304 	orr.w	r3, r3, #4
 8004eea:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      break;
 8004eec:	e067      	b.n	8004fbe <IKS01A2_MOTION_SENSOR_Init+0x15a>
#endif

#if (USE_IKS01A2_MOTION_SENSOR_LSM303AGR_ACC_0 == 1)
    case IKS01A2_LSM303AGR_ACC_0:
      if (LSM303AGR_ACC_0_Probe(Functions) != BSP_ERROR_NONE)
 8004eee:	6838      	ldr	r0, [r7, #0]
 8004ef0:	f000 f9f0 	bl	80052d4 <LSM303AGR_ACC_0_Probe>
 8004ef4:	4603      	mov	r3, r0
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d002      	beq.n	8004f00 <IKS01A2_MOTION_SENSOR_Init+0x9c>
      {
        return BSP_ERROR_NO_INIT;
 8004efa:	f04f 33ff 	mov.w	r3, #4294967295
 8004efe:	e09a      	b.n	8005036 <IKS01A2_MOTION_SENSOR_Init+0x1d2>
      }
      if (MotionDrv[Instance]->GetCapabilities(MotionCompObj[Instance], (void *)&cap) != BSP_ERROR_NONE)
 8004f00:	4a4f      	ldr	r2, [pc, #316]	; (8005040 <IKS01A2_MOTION_SENSOR_Init+0x1dc>)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f08:	68db      	ldr	r3, [r3, #12]
 8004f0a:	494e      	ldr	r1, [pc, #312]	; (8005044 <IKS01A2_MOTION_SENSOR_Init+0x1e0>)
 8004f0c:	687a      	ldr	r2, [r7, #4]
 8004f0e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8004f12:	f107 010c 	add.w	r1, r7, #12
 8004f16:	4610      	mov	r0, r2
 8004f18:	4798      	blx	r3
 8004f1a:	4603      	mov	r3, r0
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d002      	beq.n	8004f26 <IKS01A2_MOTION_SENSOR_Init+0xc2>
      {
        return BSP_ERROR_UNKNOWN_COMPONENT;
 8004f20:	f06f 0306 	mvn.w	r3, #6
 8004f24:	e087      	b.n	8005036 <IKS01A2_MOTION_SENSOR_Init+0x1d2>
      }
      if (cap.Acc == 1U)
 8004f26:	7b3b      	ldrb	r3, [r7, #12]
 8004f28:	2b01      	cmp	r3, #1
 8004f2a:	d103      	bne.n	8004f34 <IKS01A2_MOTION_SENSOR_Init+0xd0>
      {
        component_functions |= MOTION_ACCELERO;
 8004f2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f2e:	f043 0302 	orr.w	r3, r3, #2
 8004f32:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      if (cap.Gyro == 1U)
 8004f34:	7b7b      	ldrb	r3, [r7, #13]
 8004f36:	2b01      	cmp	r3, #1
 8004f38:	d103      	bne.n	8004f42 <IKS01A2_MOTION_SENSOR_Init+0xde>
      {
        component_functions |= MOTION_GYRO;
 8004f3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f3c:	f043 0301 	orr.w	r3, r3, #1
 8004f40:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      if (cap.Magneto == 1U)
 8004f42:	7bbb      	ldrb	r3, [r7, #14]
 8004f44:	2b01      	cmp	r3, #1
 8004f46:	d13c      	bne.n	8004fc2 <IKS01A2_MOTION_SENSOR_Init+0x15e>
      {
        component_functions |= MOTION_MAGNETO;
 8004f48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f4a:	f043 0304 	orr.w	r3, r3, #4
 8004f4e:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      break;
 8004f50:	e037      	b.n	8004fc2 <IKS01A2_MOTION_SENSOR_Init+0x15e>
#endif

#if (USE_IKS01A2_MOTION_SENSOR_LSM303AGR_MAG_0 == 1)
    case IKS01A2_LSM303AGR_MAG_0:
      if (LSM303AGR_MAG_0_Probe(Functions) != BSP_ERROR_NONE)
 8004f52:	6838      	ldr	r0, [r7, #0]
 8004f54:	f000 fa62 	bl	800541c <LSM303AGR_MAG_0_Probe>
 8004f58:	4603      	mov	r3, r0
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d002      	beq.n	8004f64 <IKS01A2_MOTION_SENSOR_Init+0x100>
      {
        return BSP_ERROR_NO_INIT;
 8004f5e:	f04f 33ff 	mov.w	r3, #4294967295
 8004f62:	e068      	b.n	8005036 <IKS01A2_MOTION_SENSOR_Init+0x1d2>
      }
      if (MotionDrv[Instance]->GetCapabilities(MotionCompObj[Instance], (void *)&cap) != BSP_ERROR_NONE)
 8004f64:	4a36      	ldr	r2, [pc, #216]	; (8005040 <IKS01A2_MOTION_SENSOR_Init+0x1dc>)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f6c:	68db      	ldr	r3, [r3, #12]
 8004f6e:	4935      	ldr	r1, [pc, #212]	; (8005044 <IKS01A2_MOTION_SENSOR_Init+0x1e0>)
 8004f70:	687a      	ldr	r2, [r7, #4]
 8004f72:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8004f76:	f107 010c 	add.w	r1, r7, #12
 8004f7a:	4610      	mov	r0, r2
 8004f7c:	4798      	blx	r3
 8004f7e:	4603      	mov	r3, r0
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d002      	beq.n	8004f8a <IKS01A2_MOTION_SENSOR_Init+0x126>
      {
        return BSP_ERROR_UNKNOWN_COMPONENT;
 8004f84:	f06f 0306 	mvn.w	r3, #6
 8004f88:	e055      	b.n	8005036 <IKS01A2_MOTION_SENSOR_Init+0x1d2>
      }
      if (cap.Acc == 1U)
 8004f8a:	7b3b      	ldrb	r3, [r7, #12]
 8004f8c:	2b01      	cmp	r3, #1
 8004f8e:	d103      	bne.n	8004f98 <IKS01A2_MOTION_SENSOR_Init+0x134>
      {
        component_functions |= MOTION_ACCELERO;
 8004f90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f92:	f043 0302 	orr.w	r3, r3, #2
 8004f96:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      if (cap.Gyro == 1U)
 8004f98:	7b7b      	ldrb	r3, [r7, #13]
 8004f9a:	2b01      	cmp	r3, #1
 8004f9c:	d103      	bne.n	8004fa6 <IKS01A2_MOTION_SENSOR_Init+0x142>
      {
        component_functions |= MOTION_GYRO;
 8004f9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fa0:	f043 0301 	orr.w	r3, r3, #1
 8004fa4:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      if (cap.Magneto == 1U)
 8004fa6:	7bbb      	ldrb	r3, [r7, #14]
 8004fa8:	2b01      	cmp	r3, #1
 8004faa:	d10c      	bne.n	8004fc6 <IKS01A2_MOTION_SENSOR_Init+0x162>
      {
        component_functions |= MOTION_MAGNETO;
 8004fac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fae:	f043 0304 	orr.w	r3, r3, #4
 8004fb2:	62bb      	str	r3, [r7, #40]	; 0x28
      }
      break;
 8004fb4:	e007      	b.n	8004fc6 <IKS01A2_MOTION_SENSOR_Init+0x162>
      }
      break;
#endif

    default:
      ret = BSP_ERROR_WRONG_PARAM;
 8004fb6:	f06f 0301 	mvn.w	r3, #1
 8004fba:	637b      	str	r3, [r7, #52]	; 0x34
      break;
 8004fbc:	e004      	b.n	8004fc8 <IKS01A2_MOTION_SENSOR_Init+0x164>
      break;
 8004fbe:	bf00      	nop
 8004fc0:	e002      	b.n	8004fc8 <IKS01A2_MOTION_SENSOR_Init+0x164>
      break;
 8004fc2:	bf00      	nop
 8004fc4:	e000      	b.n	8004fc8 <IKS01A2_MOTION_SENSOR_Init+0x164>
      break;
 8004fc6:	bf00      	nop
  }

  if (ret != BSP_ERROR_NONE)
 8004fc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d001      	beq.n	8004fd2 <IKS01A2_MOTION_SENSOR_Init+0x16e>
  {
    return ret;
 8004fce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004fd0:	e031      	b.n	8005036 <IKS01A2_MOTION_SENSOR_Init+0x1d2>
  }

  for (i = 0; i < IKS01A2_MOTION_FUNCTIONS_NBR; i++)
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004fd6:	e02a      	b.n	800502e <IKS01A2_MOTION_SENSOR_Init+0x1ca>
  {
    if (((Functions & function) == function) && ((component_functions & function) == function))
 8004fd8:	683a      	ldr	r2, [r7, #0]
 8004fda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fdc:	4013      	ands	r3, r2
 8004fde:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004fe0:	429a      	cmp	r2, r3
 8004fe2:	d11e      	bne.n	8005022 <IKS01A2_MOTION_SENSOR_Init+0x1be>
 8004fe4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004fe6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fe8:	4013      	ands	r3, r2
 8004fea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004fec:	429a      	cmp	r2, r3
 8004fee:	d118      	bne.n	8005022 <IKS01A2_MOTION_SENSOR_Init+0x1be>
    {
      if (MotionFuncDrv[Instance][FunctionIndex[function]]->Enable(MotionCompObj[Instance]) != BSP_ERROR_NONE)
 8004ff0:	4a15      	ldr	r2, [pc, #84]	; (8005048 <IKS01A2_MOTION_SENSOR_Init+0x1e4>)
 8004ff2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ff4:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004ff8:	4814      	ldr	r0, [pc, #80]	; (800504c <IKS01A2_MOTION_SENSOR_Init+0x1e8>)
 8004ffa:	687a      	ldr	r2, [r7, #4]
 8004ffc:	4613      	mov	r3, r2
 8004ffe:	005b      	lsls	r3, r3, #1
 8005000:	4413      	add	r3, r2
 8005002:	440b      	add	r3, r1
 8005004:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	490e      	ldr	r1, [pc, #56]	; (8005044 <IKS01A2_MOTION_SENSOR_Init+0x1e0>)
 800500c:	687a      	ldr	r2, [r7, #4]
 800500e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8005012:	4610      	mov	r0, r2
 8005014:	4798      	blx	r3
 8005016:	4603      	mov	r3, r0
 8005018:	2b00      	cmp	r3, #0
 800501a:	d002      	beq.n	8005022 <IKS01A2_MOTION_SENSOR_Init+0x1be>
      {
        return BSP_ERROR_COMPONENT_FAILURE;
 800501c:	f06f 0304 	mvn.w	r3, #4
 8005020:	e009      	b.n	8005036 <IKS01A2_MOTION_SENSOR_Init+0x1d2>
      }
    }
    function = function << 1;
 8005022:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005024:	005b      	lsls	r3, r3, #1
 8005026:	633b      	str	r3, [r7, #48]	; 0x30
  for (i = 0; i < IKS01A2_MOTION_FUNCTIONS_NBR; i++)
 8005028:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800502a:	3301      	adds	r3, #1
 800502c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800502e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005030:	2b02      	cmp	r3, #2
 8005032:	d9d1      	bls.n	8004fd8 <IKS01A2_MOTION_SENSOR_Init+0x174>
  }

  return ret;
 8005034:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8005036:	4618      	mov	r0, r3
 8005038:	3738      	adds	r7, #56	; 0x38
 800503a:	46bd      	mov	sp, r7
 800503c:	bd80      	pop	{r7, pc}
 800503e:	bf00      	nop
 8005040:	2000038c 	.word	0x2000038c
 8005044:	200006d0 	.word	0x200006d0
 8005048:	20000140 	.word	0x20000140
 800504c:	20000368 	.word	0x20000368

08005050 <IKS01A2_MOTION_SENSOR_Enable>:
 *         - MOTION_ACCELERO for instance 1
 *         - MOTION_MAGNETO for instance 2
 * @retval BSP status
 */
int32_t IKS01A2_MOTION_SENSOR_Enable(uint32_t Instance, uint32_t Function)
{
 8005050:	b580      	push	{r7, lr}
 8005052:	b084      	sub	sp, #16
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
 8005058:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (Instance >= IKS01A2_MOTION_INSTANCES_NBR)
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	2b02      	cmp	r3, #2
 800505e:	d903      	bls.n	8005068 <IKS01A2_MOTION_SENSOR_Enable+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8005060:	f06f 0301 	mvn.w	r3, #1
 8005064:	60fb      	str	r3, [r7, #12]
 8005066:	e028      	b.n	80050ba <IKS01A2_MOTION_SENSOR_Enable+0x6a>
  }
  else
  {
    if ((MotionCtx[Instance].Functions & Function) == Function)
 8005068:	4a16      	ldr	r2, [pc, #88]	; (80050c4 <IKS01A2_MOTION_SENSOR_Enable+0x74>)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	4013      	ands	r3, r2
 8005074:	683a      	ldr	r2, [r7, #0]
 8005076:	429a      	cmp	r2, r3
 8005078:	d11c      	bne.n	80050b4 <IKS01A2_MOTION_SENSOR_Enable+0x64>
    {
      if (MotionFuncDrv[Instance][FunctionIndex[Function]]->Enable(MotionCompObj[Instance]) != BSP_ERROR_NONE)
 800507a:	4a13      	ldr	r2, [pc, #76]	; (80050c8 <IKS01A2_MOTION_SENSOR_Enable+0x78>)
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005082:	4812      	ldr	r0, [pc, #72]	; (80050cc <IKS01A2_MOTION_SENSOR_Enable+0x7c>)
 8005084:	687a      	ldr	r2, [r7, #4]
 8005086:	4613      	mov	r3, r2
 8005088:	005b      	lsls	r3, r3, #1
 800508a:	4413      	add	r3, r2
 800508c:	440b      	add	r3, r1
 800508e:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	490e      	ldr	r1, [pc, #56]	; (80050d0 <IKS01A2_MOTION_SENSOR_Enable+0x80>)
 8005096:	687a      	ldr	r2, [r7, #4]
 8005098:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800509c:	4610      	mov	r0, r2
 800509e:	4798      	blx	r3
 80050a0:	4603      	mov	r3, r0
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d003      	beq.n	80050ae <IKS01A2_MOTION_SENSOR_Enable+0x5e>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 80050a6:	f06f 0304 	mvn.w	r3, #4
 80050aa:	60fb      	str	r3, [r7, #12]
 80050ac:	e005      	b.n	80050ba <IKS01A2_MOTION_SENSOR_Enable+0x6a>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 80050ae:	2300      	movs	r3, #0
 80050b0:	60fb      	str	r3, [r7, #12]
 80050b2:	e002      	b.n	80050ba <IKS01A2_MOTION_SENSOR_Enable+0x6a>
      }
    }
    else
    {
      ret = BSP_ERROR_WRONG_PARAM;
 80050b4:	f06f 0301 	mvn.w	r3, #1
 80050b8:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 80050ba:	68fb      	ldr	r3, [r7, #12]
}
 80050bc:	4618      	mov	r0, r3
 80050be:	3710      	adds	r7, #16
 80050c0:	46bd      	mov	sp, r7
 80050c2:	bd80      	pop	{r7, pc}
 80050c4:	20000398 	.word	0x20000398
 80050c8:	20000140 	.word	0x20000140
 80050cc:	20000368 	.word	0x20000368
 80050d0:	200006d0 	.word	0x200006d0

080050d4 <IKS01A2_MOTION_SENSOR_GetAxes>:
 *         - MOTION_MAGNETO for instance 2
 * @param  Axes pointer to axes data structure
 * @retval BSP status
 */
int32_t IKS01A2_MOTION_SENSOR_GetAxes(uint32_t Instance, uint32_t Function, IKS01A2_MOTION_SENSOR_Axes_t *Axes)
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	b086      	sub	sp, #24
 80050d8:	af00      	add	r7, sp, #0
 80050da:	60f8      	str	r0, [r7, #12]
 80050dc:	60b9      	str	r1, [r7, #8]
 80050de:	607a      	str	r2, [r7, #4]
  int32_t ret;

  if (Instance >= IKS01A2_MOTION_INSTANCES_NBR)
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	2b02      	cmp	r3, #2
 80050e4:	d903      	bls.n	80050ee <IKS01A2_MOTION_SENSOR_GetAxes+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80050e6:	f06f 0301 	mvn.w	r3, #1
 80050ea:	617b      	str	r3, [r7, #20]
 80050ec:	e029      	b.n	8005142 <IKS01A2_MOTION_SENSOR_GetAxes+0x6e>
  }
  else
  {
    if ((MotionCtx[Instance].Functions & Function) == Function)
 80050ee:	4a17      	ldr	r2, [pc, #92]	; (800514c <IKS01A2_MOTION_SENSOR_GetAxes+0x78>)
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80050f6:	68bb      	ldr	r3, [r7, #8]
 80050f8:	4013      	ands	r3, r2
 80050fa:	68ba      	ldr	r2, [r7, #8]
 80050fc:	429a      	cmp	r2, r3
 80050fe:	d11d      	bne.n	800513c <IKS01A2_MOTION_SENSOR_GetAxes+0x68>
    {
      if (MotionFuncDrv[Instance][FunctionIndex[Function]]->GetAxes(MotionCompObj[Instance], Axes) != BSP_ERROR_NONE)
 8005100:	4a13      	ldr	r2, [pc, #76]	; (8005150 <IKS01A2_MOTION_SENSOR_GetAxes+0x7c>)
 8005102:	68bb      	ldr	r3, [r7, #8]
 8005104:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005108:	4812      	ldr	r0, [pc, #72]	; (8005154 <IKS01A2_MOTION_SENSOR_GetAxes+0x80>)
 800510a:	68fa      	ldr	r2, [r7, #12]
 800510c:	4613      	mov	r3, r2
 800510e:	005b      	lsls	r3, r3, #1
 8005110:	4413      	add	r3, r2
 8005112:	440b      	add	r3, r1
 8005114:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8005118:	69db      	ldr	r3, [r3, #28]
 800511a:	490f      	ldr	r1, [pc, #60]	; (8005158 <IKS01A2_MOTION_SENSOR_GetAxes+0x84>)
 800511c:	68fa      	ldr	r2, [r7, #12]
 800511e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8005122:	6879      	ldr	r1, [r7, #4]
 8005124:	4610      	mov	r0, r2
 8005126:	4798      	blx	r3
 8005128:	4603      	mov	r3, r0
 800512a:	2b00      	cmp	r3, #0
 800512c:	d003      	beq.n	8005136 <IKS01A2_MOTION_SENSOR_GetAxes+0x62>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800512e:	f06f 0304 	mvn.w	r3, #4
 8005132:	617b      	str	r3, [r7, #20]
 8005134:	e005      	b.n	8005142 <IKS01A2_MOTION_SENSOR_GetAxes+0x6e>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 8005136:	2300      	movs	r3, #0
 8005138:	617b      	str	r3, [r7, #20]
 800513a:	e002      	b.n	8005142 <IKS01A2_MOTION_SENSOR_GetAxes+0x6e>
      }
    }
    else
    {
      ret = BSP_ERROR_WRONG_PARAM;
 800513c:	f06f 0301 	mvn.w	r3, #1
 8005140:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 8005142:	697b      	ldr	r3, [r7, #20]
}
 8005144:	4618      	mov	r0, r3
 8005146:	3718      	adds	r7, #24
 8005148:	46bd      	mov	sp, r7
 800514a:	bd80      	pop	{r7, pc}
 800514c:	20000398 	.word	0x20000398
 8005150:	20000140 	.word	0x20000140
 8005154:	20000368 	.word	0x20000368
 8005158:	200006d0 	.word	0x200006d0

0800515c <LSM6DSL_0_Probe>:
/**
 * @brief  Register Bus IOs for instance 0 if component ID is OK
 * @retval BSP status
 */
static int32_t LSM6DSL_0_Probe(uint32_t Functions)
{
 800515c:	b580      	push	{r7, lr}
 800515e:	b092      	sub	sp, #72	; 0x48
 8005160:	af00      	add	r7, sp, #0
 8005162:	6078      	str	r0, [r7, #4]
  LSM6DSL_IO_t            io_ctx;
  uint8_t                 id;
  static LSM6DSL_Object_t lsm6dsl_obj_0;
  LSM6DSL_Capabilities_t  cap;
  int32_t ret = BSP_ERROR_NONE;
 8005164:	2300      	movs	r3, #0
 8005166:	647b      	str	r3, [r7, #68]	; 0x44

  /* Configure the accelero driver */
  io_ctx.BusType     = LSM6DSL_I2C_BUS; /* I2C */
 8005168:	2300      	movs	r3, #0
 800516a:	633b      	str	r3, [r7, #48]	; 0x30
  io_ctx.Address     = LSM6DSL_I2C_ADD_H;
 800516c:	23d7      	movs	r3, #215	; 0xd7
 800516e:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  io_ctx.Init        = IKS01A2_I2C_Init;
 8005172:	4b4a      	ldr	r3, [pc, #296]	; (800529c <LSM6DSL_0_Probe+0x140>)
 8005174:	62bb      	str	r3, [r7, #40]	; 0x28
  io_ctx.DeInit      = IKS01A2_I2C_DeInit;
 8005176:	4b4a      	ldr	r3, [pc, #296]	; (80052a0 <LSM6DSL_0_Probe+0x144>)
 8005178:	62fb      	str	r3, [r7, #44]	; 0x2c
  io_ctx.ReadReg     = IKS01A2_I2C_ReadReg;
 800517a:	4b4a      	ldr	r3, [pc, #296]	; (80052a4 <LSM6DSL_0_Probe+0x148>)
 800517c:	63fb      	str	r3, [r7, #60]	; 0x3c
  io_ctx.WriteReg    = IKS01A2_I2C_WriteReg;
 800517e:	4b4a      	ldr	r3, [pc, #296]	; (80052a8 <LSM6DSL_0_Probe+0x14c>)
 8005180:	63bb      	str	r3, [r7, #56]	; 0x38
  io_ctx.GetTick     = IKS01A2_GetTick;
 8005182:	4b4a      	ldr	r3, [pc, #296]	; (80052ac <LSM6DSL_0_Probe+0x150>)
 8005184:	643b      	str	r3, [r7, #64]	; 0x40

  if (LSM6DSL_RegisterBusIO(&lsm6dsl_obj_0, &io_ctx) != LSM6DSL_OK)
 8005186:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800518a:	4619      	mov	r1, r3
 800518c:	4848      	ldr	r0, [pc, #288]	; (80052b0 <LSM6DSL_0_Probe+0x154>)
 800518e:	f7fe fbc7 	bl	8003920 <LSM6DSL_RegisterBusIO>
 8005192:	4603      	mov	r3, r0
 8005194:	2b00      	cmp	r3, #0
 8005196:	d003      	beq.n	80051a0 <LSM6DSL_0_Probe+0x44>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8005198:	f06f 0306 	mvn.w	r3, #6
 800519c:	647b      	str	r3, [r7, #68]	; 0x44
 800519e:	e077      	b.n	8005290 <LSM6DSL_0_Probe+0x134>
  }
  else if (LSM6DSL_ReadID(&lsm6dsl_obj_0, &id) != LSM6DSL_OK)
 80051a0:	f107 0327 	add.w	r3, r7, #39	; 0x27
 80051a4:	4619      	mov	r1, r3
 80051a6:	4842      	ldr	r0, [pc, #264]	; (80052b0 <LSM6DSL_0_Probe+0x154>)
 80051a8:	f7fe fcb0 	bl	8003b0c <LSM6DSL_ReadID>
 80051ac:	4603      	mov	r3, r0
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d003      	beq.n	80051ba <LSM6DSL_0_Probe+0x5e>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 80051b2:	f06f 0306 	mvn.w	r3, #6
 80051b6:	647b      	str	r3, [r7, #68]	; 0x44
 80051b8:	e06a      	b.n	8005290 <LSM6DSL_0_Probe+0x134>
  }
  else if (id != LSM6DSL_ID)
 80051ba:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80051be:	2b6a      	cmp	r3, #106	; 0x6a
 80051c0:	d003      	beq.n	80051ca <LSM6DSL_0_Probe+0x6e>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 80051c2:	f06f 0306 	mvn.w	r3, #6
 80051c6:	647b      	str	r3, [r7, #68]	; 0x44
 80051c8:	e062      	b.n	8005290 <LSM6DSL_0_Probe+0x134>
  }
  else
  {
    (void)LSM6DSL_GetCapabilities(&lsm6dsl_obj_0, &cap);
 80051ca:	f107 0308 	add.w	r3, r7, #8
 80051ce:	4619      	mov	r1, r3
 80051d0:	4837      	ldr	r0, [pc, #220]	; (80052b0 <LSM6DSL_0_Probe+0x154>)
 80051d2:	f7fe fcb1 	bl	8003b38 <LSM6DSL_GetCapabilities>
    MotionCtx[IKS01A2_LSM6DSL_0].Functions = ((uint32_t)cap.Gyro) | ((uint32_t)cap.Acc << 1) | ((uint32_t)cap.Magneto << 2);
 80051d6:	7a7b      	ldrb	r3, [r7, #9]
 80051d8:	461a      	mov	r2, r3
 80051da:	7a3b      	ldrb	r3, [r7, #8]
 80051dc:	005b      	lsls	r3, r3, #1
 80051de:	431a      	orrs	r2, r3
 80051e0:	7abb      	ldrb	r3, [r7, #10]
 80051e2:	009b      	lsls	r3, r3, #2
 80051e4:	4313      	orrs	r3, r2
 80051e6:	4a33      	ldr	r2, [pc, #204]	; (80052b4 <LSM6DSL_0_Probe+0x158>)
 80051e8:	6013      	str	r3, [r2, #0]

    MotionCompObj[IKS01A2_LSM6DSL_0] = &lsm6dsl_obj_0;
 80051ea:	4b33      	ldr	r3, [pc, #204]	; (80052b8 <LSM6DSL_0_Probe+0x15c>)
 80051ec:	4a30      	ldr	r2, [pc, #192]	; (80052b0 <LSM6DSL_0_Probe+0x154>)
 80051ee:	601a      	str	r2, [r3, #0]
    /* The second cast (void *) is added to bypass Misra R11.3 rule */
    MotionDrv[IKS01A2_LSM6DSL_0] = (MOTION_SENSOR_CommonDrv_t *)(void *)&LSM6DSL_COMMON_Driver;
 80051f0:	4b32      	ldr	r3, [pc, #200]	; (80052bc <LSM6DSL_0_Probe+0x160>)
 80051f2:	4a33      	ldr	r2, [pc, #204]	; (80052c0 <LSM6DSL_0_Probe+0x164>)
 80051f4:	601a      	str	r2, [r3, #0]

    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_GYRO) == MOTION_GYRO) && (cap.Gyro == 1U))
 80051f6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d11d      	bne.n	8005238 <LSM6DSL_0_Probe+0xdc>
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	f003 0301 	and.w	r3, r3, #1
 8005202:	2b00      	cmp	r3, #0
 8005204:	d018      	beq.n	8005238 <LSM6DSL_0_Probe+0xdc>
 8005206:	7a7b      	ldrb	r3, [r7, #9]
 8005208:	2b01      	cmp	r3, #1
 800520a:	d115      	bne.n	8005238 <LSM6DSL_0_Probe+0xdc>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      MotionFuncDrv[IKS01A2_LSM6DSL_0][FunctionIndex[MOTION_GYRO]] = (MOTION_SENSOR_FuncDrv_t *)(void *)&LSM6DSL_GYRO_Driver;
 800520c:	4b2d      	ldr	r3, [pc, #180]	; (80052c4 <LSM6DSL_0_Probe+0x168>)
 800520e:	685b      	ldr	r3, [r3, #4]
 8005210:	4a2d      	ldr	r2, [pc, #180]	; (80052c8 <LSM6DSL_0_Probe+0x16c>)
 8005212:	492e      	ldr	r1, [pc, #184]	; (80052cc <LSM6DSL_0_Probe+0x170>)
 8005214:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

      if (MotionDrv[IKS01A2_LSM6DSL_0]->Init(MotionCompObj[IKS01A2_LSM6DSL_0]) != LSM6DSL_OK)
 8005218:	4b28      	ldr	r3, [pc, #160]	; (80052bc <LSM6DSL_0_Probe+0x160>)
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	4a26      	ldr	r2, [pc, #152]	; (80052b8 <LSM6DSL_0_Probe+0x15c>)
 8005220:	6812      	ldr	r2, [r2, #0]
 8005222:	4610      	mov	r0, r2
 8005224:	4798      	blx	r3
 8005226:	4603      	mov	r3, r0
 8005228:	2b00      	cmp	r3, #0
 800522a:	d003      	beq.n	8005234 <LSM6DSL_0_Probe+0xd8>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800522c:	f06f 0304 	mvn.w	r3, #4
 8005230:	647b      	str	r3, [r7, #68]	; 0x44
 8005232:	e001      	b.n	8005238 <LSM6DSL_0_Probe+0xdc>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 8005234:	2300      	movs	r3, #0
 8005236:	647b      	str	r3, [r7, #68]	; 0x44
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_ACCELERO) == MOTION_ACCELERO) && (cap.Acc == 1U))
 8005238:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800523a:	2b00      	cmp	r3, #0
 800523c:	d11d      	bne.n	800527a <LSM6DSL_0_Probe+0x11e>
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	f003 0302 	and.w	r3, r3, #2
 8005244:	2b00      	cmp	r3, #0
 8005246:	d018      	beq.n	800527a <LSM6DSL_0_Probe+0x11e>
 8005248:	7a3b      	ldrb	r3, [r7, #8]
 800524a:	2b01      	cmp	r3, #1
 800524c:	d115      	bne.n	800527a <LSM6DSL_0_Probe+0x11e>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      MotionFuncDrv[IKS01A2_LSM6DSL_0][FunctionIndex[MOTION_ACCELERO]] = (MOTION_SENSOR_FuncDrv_t *)(
 800524e:	4b1d      	ldr	r3, [pc, #116]	; (80052c4 <LSM6DSL_0_Probe+0x168>)
 8005250:	689b      	ldr	r3, [r3, #8]
 8005252:	4a1d      	ldr	r2, [pc, #116]	; (80052c8 <LSM6DSL_0_Probe+0x16c>)
 8005254:	491e      	ldr	r1, [pc, #120]	; (80052d0 <LSM6DSL_0_Probe+0x174>)
 8005256:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            void *)&LSM6DSL_ACC_Driver;

      if (MotionDrv[IKS01A2_LSM6DSL_0]->Init(MotionCompObj[IKS01A2_LSM6DSL_0]) != LSM6DSL_OK)
 800525a:	4b18      	ldr	r3, [pc, #96]	; (80052bc <LSM6DSL_0_Probe+0x160>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4a15      	ldr	r2, [pc, #84]	; (80052b8 <LSM6DSL_0_Probe+0x15c>)
 8005262:	6812      	ldr	r2, [r2, #0]
 8005264:	4610      	mov	r0, r2
 8005266:	4798      	blx	r3
 8005268:	4603      	mov	r3, r0
 800526a:	2b00      	cmp	r3, #0
 800526c:	d003      	beq.n	8005276 <LSM6DSL_0_Probe+0x11a>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800526e:	f06f 0304 	mvn.w	r3, #4
 8005272:	647b      	str	r3, [r7, #68]	; 0x44
 8005274:	e001      	b.n	800527a <LSM6DSL_0_Probe+0x11e>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 8005276:	2300      	movs	r3, #0
 8005278:	647b      	str	r3, [r7, #68]	; 0x44
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_MAGNETO) == MOTION_MAGNETO))
 800527a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800527c:	2b00      	cmp	r3, #0
 800527e:	d107      	bne.n	8005290 <LSM6DSL_0_Probe+0x134>
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	f003 0304 	and.w	r3, r3, #4
 8005286:	2b00      	cmp	r3, #0
 8005288:	d002      	beq.n	8005290 <LSM6DSL_0_Probe+0x134>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800528a:	f06f 0304 	mvn.w	r3, #4
 800528e:	647b      	str	r3, [r7, #68]	; 0x44
    }
  }
  return ret;
 8005290:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 8005292:	4618      	mov	r0, r3
 8005294:	3748      	adds	r7, #72	; 0x48
 8005296:	46bd      	mov	sp, r7
 8005298:	bd80      	pop	{r7, pc}
 800529a:	bf00      	nop
 800529c:	08001da9 	.word	0x08001da9
 80052a0:	08001e25 	.word	0x08001e25
 80052a4:	08001ed9 	.word	0x08001ed9
 80052a8:	08001e75 	.word	0x08001e75
 80052ac:	08001f3d 	.word	0x08001f3d
 80052b0:	200003a4 	.word	0x200003a4
 80052b4:	20000398 	.word	0x20000398
 80052b8:	200006d0 	.word	0x200006d0
 80052bc:	2000038c 	.word	0x2000038c
 80052c0:	200000e8 	.word	0x200000e8
 80052c4:	20000140 	.word	0x20000140
 80052c8:	20000368 	.word	0x20000368
 80052cc:	2000011c 	.word	0x2000011c
 80052d0:	200000f8 	.word	0x200000f8

080052d4 <LSM303AGR_ACC_0_Probe>:
/**
 * @brief  Register Bus IOs for instance 1 if component ID is OK
 * @retval error status
 */
static int32_t LSM303AGR_ACC_0_Probe(uint32_t Functions)
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	b092      	sub	sp, #72	; 0x48
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
  LSM303AGR_IO_t                io_ctx;
  uint8_t                       id;
  static LSM303AGR_ACC_Object_t lsm303agr_acc_obj_0;
  LSM303AGR_Capabilities_t      cap;
  int32_t ret = BSP_ERROR_NONE;
 80052dc:	2300      	movs	r3, #0
 80052de:	647b      	str	r3, [r7, #68]	; 0x44

  /* Configure the accelero driver */
  io_ctx.BusType     = LSM303AGR_I2C_BUS; /* I2C */
 80052e0:	2300      	movs	r3, #0
 80052e2:	633b      	str	r3, [r7, #48]	; 0x30
  io_ctx.Address     = LSM303AGR_I2C_ADD_XL;
 80052e4:	2333      	movs	r3, #51	; 0x33
 80052e6:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  io_ctx.Init        = IKS01A2_I2C_Init;
 80052ea:	4b3f      	ldr	r3, [pc, #252]	; (80053e8 <LSM303AGR_ACC_0_Probe+0x114>)
 80052ec:	62bb      	str	r3, [r7, #40]	; 0x28
  io_ctx.DeInit      = IKS01A2_I2C_DeInit;
 80052ee:	4b3f      	ldr	r3, [pc, #252]	; (80053ec <LSM303AGR_ACC_0_Probe+0x118>)
 80052f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  io_ctx.ReadReg     = IKS01A2_I2C_ReadReg;
 80052f2:	4b3f      	ldr	r3, [pc, #252]	; (80053f0 <LSM303AGR_ACC_0_Probe+0x11c>)
 80052f4:	63fb      	str	r3, [r7, #60]	; 0x3c
  io_ctx.WriteReg    = IKS01A2_I2C_WriteReg;
 80052f6:	4b3f      	ldr	r3, [pc, #252]	; (80053f4 <LSM303AGR_ACC_0_Probe+0x120>)
 80052f8:	63bb      	str	r3, [r7, #56]	; 0x38
  io_ctx.GetTick     = IKS01A2_GetTick;
 80052fa:	4b3f      	ldr	r3, [pc, #252]	; (80053f8 <LSM303AGR_ACC_0_Probe+0x124>)
 80052fc:	643b      	str	r3, [r7, #64]	; 0x40

  if (LSM303AGR_ACC_RegisterBusIO(&lsm303agr_acc_obj_0, &io_ctx) != LSM303AGR_OK)
 80052fe:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005302:	4619      	mov	r1, r3
 8005304:	483d      	ldr	r0, [pc, #244]	; (80053fc <LSM303AGR_ACC_0_Probe+0x128>)
 8005306:	f7fc ffcb 	bl	80022a0 <LSM303AGR_ACC_RegisterBusIO>
 800530a:	4603      	mov	r3, r0
 800530c:	2b00      	cmp	r3, #0
 800530e:	d003      	beq.n	8005318 <LSM303AGR_ACC_0_Probe+0x44>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8005310:	f06f 0306 	mvn.w	r3, #6
 8005314:	647b      	str	r3, [r7, #68]	; 0x44
 8005316:	e062      	b.n	80053de <LSM303AGR_ACC_0_Probe+0x10a>
  }
  else if (LSM303AGR_ACC_ReadID(&lsm303agr_acc_obj_0, &id) != LSM303AGR_OK)
 8005318:	f107 0327 	add.w	r3, r7, #39	; 0x27
 800531c:	4619      	mov	r1, r3
 800531e:	4837      	ldr	r0, [pc, #220]	; (80053fc <LSM303AGR_ACC_0_Probe+0x128>)
 8005320:	f7fd f87f 	bl	8002422 <LSM303AGR_ACC_ReadID>
 8005324:	4603      	mov	r3, r0
 8005326:	2b00      	cmp	r3, #0
 8005328:	d003      	beq.n	8005332 <LSM303AGR_ACC_0_Probe+0x5e>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800532a:	f06f 0306 	mvn.w	r3, #6
 800532e:	647b      	str	r3, [r7, #68]	; 0x44
 8005330:	e055      	b.n	80053de <LSM303AGR_ACC_0_Probe+0x10a>
  }
  else if (id != (uint8_t)LSM303AGR_ID_XL)
 8005332:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005336:	2b33      	cmp	r3, #51	; 0x33
 8005338:	d003      	beq.n	8005342 <LSM303AGR_ACC_0_Probe+0x6e>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800533a:	f06f 0306 	mvn.w	r3, #6
 800533e:	647b      	str	r3, [r7, #68]	; 0x44
 8005340:	e04d      	b.n	80053de <LSM303AGR_ACC_0_Probe+0x10a>
  }
  else
  {
    (void)LSM303AGR_ACC_GetCapabilities(&lsm303agr_acc_obj_0, &cap);
 8005342:	f107 0308 	add.w	r3, r7, #8
 8005346:	4619      	mov	r1, r3
 8005348:	482c      	ldr	r0, [pc, #176]	; (80053fc <LSM303AGR_ACC_0_Probe+0x128>)
 800534a:	f7fd f881 	bl	8002450 <LSM303AGR_ACC_GetCapabilities>
    MotionCtx[IKS01A2_LSM303AGR_ACC_0].Functions = ((uint32_t)cap.Gyro) | ((uint32_t)cap.Acc << 1) | ((
 800534e:	7a7b      	ldrb	r3, [r7, #9]
 8005350:	461a      	mov	r2, r3
 8005352:	7a3b      	ldrb	r3, [r7, #8]
 8005354:	005b      	lsls	r3, r3, #1
 8005356:	431a      	orrs	r2, r3
                                                     uint32_t)cap.Magneto << 2);
 8005358:	7abb      	ldrb	r3, [r7, #10]
 800535a:	009b      	lsls	r3, r3, #2
    MotionCtx[IKS01A2_LSM303AGR_ACC_0].Functions = ((uint32_t)cap.Gyro) | ((uint32_t)cap.Acc << 1) | ((
 800535c:	4313      	orrs	r3, r2
 800535e:	4a28      	ldr	r2, [pc, #160]	; (8005400 <LSM303AGR_ACC_0_Probe+0x12c>)
 8005360:	6053      	str	r3, [r2, #4]

    MotionCompObj[IKS01A2_LSM303AGR_ACC_0] = &lsm303agr_acc_obj_0;
 8005362:	4b28      	ldr	r3, [pc, #160]	; (8005404 <LSM303AGR_ACC_0_Probe+0x130>)
 8005364:	4a25      	ldr	r2, [pc, #148]	; (80053fc <LSM303AGR_ACC_0_Probe+0x128>)
 8005366:	605a      	str	r2, [r3, #4]
    /* The second cast (void *) is added to bypass Misra R11.3 rule */
    MotionDrv[IKS01A2_LSM303AGR_ACC_0] = (MOTION_SENSOR_CommonDrv_t *)(void *)&LSM303AGR_ACC_COMMON_Driver;
 8005368:	4b27      	ldr	r3, [pc, #156]	; (8005408 <LSM303AGR_ACC_0_Probe+0x134>)
 800536a:	4a28      	ldr	r2, [pc, #160]	; (800540c <LSM303AGR_ACC_0_Probe+0x138>)
 800536c:	605a      	str	r2, [r3, #4]

    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_ACCELERO) == MOTION_ACCELERO) && (cap.Acc == 1U))
 800536e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005370:	2b00      	cmp	r3, #0
 8005372:	d11e      	bne.n	80053b2 <LSM303AGR_ACC_0_Probe+0xde>
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	f003 0302 	and.w	r3, r3, #2
 800537a:	2b00      	cmp	r3, #0
 800537c:	d019      	beq.n	80053b2 <LSM303AGR_ACC_0_Probe+0xde>
 800537e:	7a3b      	ldrb	r3, [r7, #8]
 8005380:	2b01      	cmp	r3, #1
 8005382:	d116      	bne.n	80053b2 <LSM303AGR_ACC_0_Probe+0xde>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      MotionFuncDrv[IKS01A2_LSM303AGR_ACC_0][FunctionIndex[MOTION_ACCELERO]] = (MOTION_SENSOR_FuncDrv_t *)(
 8005384:	4b22      	ldr	r3, [pc, #136]	; (8005410 <LSM303AGR_ACC_0_Probe+0x13c>)
 8005386:	689b      	ldr	r3, [r3, #8]
 8005388:	4a22      	ldr	r2, [pc, #136]	; (8005414 <LSM303AGR_ACC_0_Probe+0x140>)
 800538a:	3303      	adds	r3, #3
 800538c:	4922      	ldr	r1, [pc, #136]	; (8005418 <LSM303AGR_ACC_0_Probe+0x144>)
 800538e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            void *)&LSM303AGR_ACC_Driver;

      if (MotionDrv[IKS01A2_LSM303AGR_ACC_0]->Init(MotionCompObj[IKS01A2_LSM303AGR_ACC_0]) != LSM303AGR_OK)
 8005392:	4b1d      	ldr	r3, [pc, #116]	; (8005408 <LSM303AGR_ACC_0_Probe+0x134>)
 8005394:	685b      	ldr	r3, [r3, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	4a1a      	ldr	r2, [pc, #104]	; (8005404 <LSM303AGR_ACC_0_Probe+0x130>)
 800539a:	6852      	ldr	r2, [r2, #4]
 800539c:	4610      	mov	r0, r2
 800539e:	4798      	blx	r3
 80053a0:	4603      	mov	r3, r0
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d003      	beq.n	80053ae <LSM303AGR_ACC_0_Probe+0xda>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 80053a6:	f06f 0304 	mvn.w	r3, #4
 80053aa:	647b      	str	r3, [r7, #68]	; 0x44
 80053ac:	e001      	b.n	80053b2 <LSM303AGR_ACC_0_Probe+0xde>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 80053ae:	2300      	movs	r3, #0
 80053b0:	647b      	str	r3, [r7, #68]	; 0x44
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_GYRO) == MOTION_GYRO))
 80053b2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d107      	bne.n	80053c8 <LSM303AGR_ACC_0_Probe+0xf4>
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	f003 0301 	and.w	r3, r3, #1
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d002      	beq.n	80053c8 <LSM303AGR_ACC_0_Probe+0xf4>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 80053c2:	f06f 0304 	mvn.w	r3, #4
 80053c6:	647b      	str	r3, [r7, #68]	; 0x44
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_MAGNETO) == MOTION_MAGNETO))
 80053c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d107      	bne.n	80053de <LSM303AGR_ACC_0_Probe+0x10a>
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	f003 0304 	and.w	r3, r3, #4
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d002      	beq.n	80053de <LSM303AGR_ACC_0_Probe+0x10a>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 80053d8:	f06f 0304 	mvn.w	r3, #4
 80053dc:	647b      	str	r3, [r7, #68]	; 0x44
    }
  }

  return ret;
 80053de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 80053e0:	4618      	mov	r0, r3
 80053e2:	3748      	adds	r7, #72	; 0x48
 80053e4:	46bd      	mov	sp, r7
 80053e6:	bd80      	pop	{r7, pc}
 80053e8:	08001da9 	.word	0x08001da9
 80053ec:	08001e25 	.word	0x08001e25
 80053f0:	08001ed9 	.word	0x08001ed9
 80053f4:	08001e75 	.word	0x08001e75
 80053f8:	08001f3d 	.word	0x08001f3d
 80053fc:	200003d4 	.word	0x200003d4
 8005400:	20000398 	.word	0x20000398
 8005404:	200006d0 	.word	0x200006d0
 8005408:	2000038c 	.word	0x2000038c
 800540c:	20000080 	.word	0x20000080
 8005410:	20000140 	.word	0x20000140
 8005414:	20000368 	.word	0x20000368
 8005418:	20000090 	.word	0x20000090

0800541c <LSM303AGR_MAG_0_Probe>:
/**
 * @brief  Register Bus IOs for instance 2 if component ID is OK
 * @retval error status
 */
static int32_t LSM303AGR_MAG_0_Probe(uint32_t Functions)
{
 800541c:	b580      	push	{r7, lr}
 800541e:	b092      	sub	sp, #72	; 0x48
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
  LSM303AGR_IO_t                io_ctx;
  uint8_t                       id;
  static LSM303AGR_MAG_Object_t lsm303agr_mag_obj_0;
  LSM303AGR_Capabilities_t      cap;
  int32_t ret = BSP_ERROR_NONE;
 8005424:	2300      	movs	r3, #0
 8005426:	647b      	str	r3, [r7, #68]	; 0x44

  /* Configure the magneto driver */
  io_ctx.BusType     = LSM303AGR_I2C_BUS; /* I2C */
 8005428:	2300      	movs	r3, #0
 800542a:	633b      	str	r3, [r7, #48]	; 0x30
  io_ctx.Address     = LSM303AGR_I2C_ADD_MG;
 800542c:	233d      	movs	r3, #61	; 0x3d
 800542e:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  io_ctx.Init        = IKS01A2_I2C_Init;
 8005432:	4b3f      	ldr	r3, [pc, #252]	; (8005530 <LSM303AGR_MAG_0_Probe+0x114>)
 8005434:	62bb      	str	r3, [r7, #40]	; 0x28
  io_ctx.DeInit      = IKS01A2_I2C_DeInit;
 8005436:	4b3f      	ldr	r3, [pc, #252]	; (8005534 <LSM303AGR_MAG_0_Probe+0x118>)
 8005438:	62fb      	str	r3, [r7, #44]	; 0x2c
  io_ctx.ReadReg     = IKS01A2_I2C_ReadReg;
 800543a:	4b3f      	ldr	r3, [pc, #252]	; (8005538 <LSM303AGR_MAG_0_Probe+0x11c>)
 800543c:	63fb      	str	r3, [r7, #60]	; 0x3c
  io_ctx.WriteReg    = IKS01A2_I2C_WriteReg;
 800543e:	4b3f      	ldr	r3, [pc, #252]	; (800553c <LSM303AGR_MAG_0_Probe+0x120>)
 8005440:	63bb      	str	r3, [r7, #56]	; 0x38
  io_ctx.GetTick     = IKS01A2_GetTick;
 8005442:	4b3f      	ldr	r3, [pc, #252]	; (8005540 <LSM303AGR_MAG_0_Probe+0x124>)
 8005444:	643b      	str	r3, [r7, #64]	; 0x40

  if (LSM303AGR_MAG_RegisterBusIO(&lsm303agr_mag_obj_0, &io_ctx) != LSM303AGR_OK)
 8005446:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800544a:	4619      	mov	r1, r3
 800544c:	483d      	ldr	r0, [pc, #244]	; (8005544 <LSM303AGR_MAG_0_Probe+0x128>)
 800544e:	f7fd faeb 	bl	8002a28 <LSM303AGR_MAG_RegisterBusIO>
 8005452:	4603      	mov	r3, r0
 8005454:	2b00      	cmp	r3, #0
 8005456:	d003      	beq.n	8005460 <LSM303AGR_MAG_0_Probe+0x44>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8005458:	f06f 0306 	mvn.w	r3, #6
 800545c:	647b      	str	r3, [r7, #68]	; 0x44
 800545e:	e062      	b.n	8005526 <LSM303AGR_MAG_0_Probe+0x10a>
  }
  else if (LSM303AGR_MAG_ReadID(&lsm303agr_mag_obj_0, &id) != LSM303AGR_OK)
 8005460:	f107 0327 	add.w	r3, r7, #39	; 0x27
 8005464:	4619      	mov	r1, r3
 8005466:	4837      	ldr	r0, [pc, #220]	; (8005544 <LSM303AGR_MAG_0_Probe+0x128>)
 8005468:	f7fd fb95 	bl	8002b96 <LSM303AGR_MAG_ReadID>
 800546c:	4603      	mov	r3, r0
 800546e:	2b00      	cmp	r3, #0
 8005470:	d003      	beq.n	800547a <LSM303AGR_MAG_0_Probe+0x5e>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8005472:	f06f 0306 	mvn.w	r3, #6
 8005476:	647b      	str	r3, [r7, #68]	; 0x44
 8005478:	e055      	b.n	8005526 <LSM303AGR_MAG_0_Probe+0x10a>
  }
  else if (id != (uint8_t)LSM303AGR_ID_MG)
 800547a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800547e:	2b40      	cmp	r3, #64	; 0x40
 8005480:	d003      	beq.n	800548a <LSM303AGR_MAG_0_Probe+0x6e>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8005482:	f06f 0306 	mvn.w	r3, #6
 8005486:	647b      	str	r3, [r7, #68]	; 0x44
 8005488:	e04d      	b.n	8005526 <LSM303AGR_MAG_0_Probe+0x10a>
  }
  else
  {
    (void)LSM303AGR_MAG_GetCapabilities(&lsm303agr_mag_obj_0, &cap);
 800548a:	f107 0308 	add.w	r3, r7, #8
 800548e:	4619      	mov	r1, r3
 8005490:	482c      	ldr	r0, [pc, #176]	; (8005544 <LSM303AGR_MAG_0_Probe+0x128>)
 8005492:	f7fd fb97 	bl	8002bc4 <LSM303AGR_MAG_GetCapabilities>
    MotionCtx[IKS01A2_LSM303AGR_MAG_0].Functions = ((uint32_t)cap.Gyro) | ((uint32_t)cap.Acc << 1) | ((
 8005496:	7a7b      	ldrb	r3, [r7, #9]
 8005498:	461a      	mov	r2, r3
 800549a:	7a3b      	ldrb	r3, [r7, #8]
 800549c:	005b      	lsls	r3, r3, #1
 800549e:	431a      	orrs	r2, r3
                                                     uint32_t)cap.Magneto << 2);
 80054a0:	7abb      	ldrb	r3, [r7, #10]
 80054a2:	009b      	lsls	r3, r3, #2
    MotionCtx[IKS01A2_LSM303AGR_MAG_0].Functions = ((uint32_t)cap.Gyro) | ((uint32_t)cap.Acc << 1) | ((
 80054a4:	4313      	orrs	r3, r2
 80054a6:	4a28      	ldr	r2, [pc, #160]	; (8005548 <LSM303AGR_MAG_0_Probe+0x12c>)
 80054a8:	6093      	str	r3, [r2, #8]

    MotionCompObj[IKS01A2_LSM303AGR_MAG_0] = &lsm303agr_mag_obj_0;
 80054aa:	4b28      	ldr	r3, [pc, #160]	; (800554c <LSM303AGR_MAG_0_Probe+0x130>)
 80054ac:	4a25      	ldr	r2, [pc, #148]	; (8005544 <LSM303AGR_MAG_0_Probe+0x128>)
 80054ae:	609a      	str	r2, [r3, #8]
    /* The second cast (void *) is added to bypass Misra R11.3 rule */
    MotionDrv[IKS01A2_LSM303AGR_MAG_0] = (MOTION_SENSOR_CommonDrv_t *)(void *)&LSM303AGR_MAG_COMMON_Driver;
 80054b0:	4b27      	ldr	r3, [pc, #156]	; (8005550 <LSM303AGR_MAG_0_Probe+0x134>)
 80054b2:	4a28      	ldr	r2, [pc, #160]	; (8005554 <LSM303AGR_MAG_0_Probe+0x138>)
 80054b4:	609a      	str	r2, [r3, #8]

    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_MAGNETO) == MOTION_MAGNETO) && (cap.Magneto == 1U))
 80054b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d11e      	bne.n	80054fa <LSM303AGR_MAG_0_Probe+0xde>
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	f003 0304 	and.w	r3, r3, #4
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d019      	beq.n	80054fa <LSM303AGR_MAG_0_Probe+0xde>
 80054c6:	7abb      	ldrb	r3, [r7, #10]
 80054c8:	2b01      	cmp	r3, #1
 80054ca:	d116      	bne.n	80054fa <LSM303AGR_MAG_0_Probe+0xde>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      MotionFuncDrv[IKS01A2_LSM303AGR_MAG_0][FunctionIndex[MOTION_MAGNETO]] = (MOTION_SENSOR_FuncDrv_t *)(
 80054cc:	4b22      	ldr	r3, [pc, #136]	; (8005558 <LSM303AGR_MAG_0_Probe+0x13c>)
 80054ce:	691b      	ldr	r3, [r3, #16]
 80054d0:	4a22      	ldr	r2, [pc, #136]	; (800555c <LSM303AGR_MAG_0_Probe+0x140>)
 80054d2:	3306      	adds	r3, #6
 80054d4:	4922      	ldr	r1, [pc, #136]	; (8005560 <LSM303AGR_MAG_0_Probe+0x144>)
 80054d6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            void *)&LSM303AGR_MAG_Driver;

      if (MotionDrv[IKS01A2_LSM303AGR_MAG_0]->Init(MotionCompObj[IKS01A2_LSM303AGR_MAG_0]) != LSM303AGR_OK)
 80054da:	4b1d      	ldr	r3, [pc, #116]	; (8005550 <LSM303AGR_MAG_0_Probe+0x134>)
 80054dc:	689b      	ldr	r3, [r3, #8]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	4a1a      	ldr	r2, [pc, #104]	; (800554c <LSM303AGR_MAG_0_Probe+0x130>)
 80054e2:	6892      	ldr	r2, [r2, #8]
 80054e4:	4610      	mov	r0, r2
 80054e6:	4798      	blx	r3
 80054e8:	4603      	mov	r3, r0
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d003      	beq.n	80054f6 <LSM303AGR_MAG_0_Probe+0xda>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 80054ee:	f06f 0304 	mvn.w	r3, #4
 80054f2:	647b      	str	r3, [r7, #68]	; 0x44
 80054f4:	e001      	b.n	80054fa <LSM303AGR_MAG_0_Probe+0xde>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 80054f6:	2300      	movs	r3, #0
 80054f8:	647b      	str	r3, [r7, #68]	; 0x44
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_ACCELERO) == MOTION_ACCELERO))
 80054fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d107      	bne.n	8005510 <LSM303AGR_MAG_0_Probe+0xf4>
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	f003 0302 	and.w	r3, r3, #2
 8005506:	2b00      	cmp	r3, #0
 8005508:	d002      	beq.n	8005510 <LSM303AGR_MAG_0_Probe+0xf4>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800550a:	f06f 0304 	mvn.w	r3, #4
 800550e:	647b      	str	r3, [r7, #68]	; 0x44
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_GYRO) == MOTION_GYRO))
 8005510:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005512:	2b00      	cmp	r3, #0
 8005514:	d107      	bne.n	8005526 <LSM303AGR_MAG_0_Probe+0x10a>
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	f003 0301 	and.w	r3, r3, #1
 800551c:	2b00      	cmp	r3, #0
 800551e:	d002      	beq.n	8005526 <LSM303AGR_MAG_0_Probe+0x10a>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8005520:	f06f 0304 	mvn.w	r3, #4
 8005524:	647b      	str	r3, [r7, #68]	; 0x44
    }
  }

  return ret;
 8005526:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 8005528:	4618      	mov	r0, r3
 800552a:	3748      	adds	r7, #72	; 0x48
 800552c:	46bd      	mov	sp, r7
 800552e:	bd80      	pop	{r7, pc}
 8005530:	08001da9 	.word	0x08001da9
 8005534:	08001e25 	.word	0x08001e25
 8005538:	08001ed9 	.word	0x08001ed9
 800553c:	08001e75 	.word	0x08001e75
 8005540:	08001f3d 	.word	0x08001f3d
 8005544:	20000400 	.word	0x20000400
 8005548:	20000398 	.word	0x20000398
 800554c:	200006d0 	.word	0x200006d0
 8005550:	2000038c 	.word	0x2000038c
 8005554:	200000b4 	.word	0x200000b4
 8005558:	20000140 	.word	0x20000140
 800555c:	20000368 	.word	0x20000368
 8005560:	200000c4 	.word	0x200000c4

08005564 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005564:	b580      	push	{r7, lr}
 8005566:	b082      	sub	sp, #8
 8005568:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800556a:	2300      	movs	r3, #0
 800556c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800556e:	4b0c      	ldr	r3, [pc, #48]	; (80055a0 <HAL_Init+0x3c>)
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	4a0b      	ldr	r2, [pc, #44]	; (80055a0 <HAL_Init+0x3c>)
 8005574:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005578:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800557a:	2003      	movs	r0, #3
 800557c:	f000 f9a4 	bl	80058c8 <HAL_NVIC_SetPriorityGrouping>
  
  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005580:	2000      	movs	r0, #0
 8005582:	f000 f80f 	bl	80055a4 <HAL_InitTick>
 8005586:	4603      	mov	r3, r0
 8005588:	2b00      	cmp	r3, #0
 800558a:	d002      	beq.n	8005592 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 800558c:	2301      	movs	r3, #1
 800558e:	71fb      	strb	r3, [r7, #7]
 8005590:	e001      	b.n	8005596 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8005592:	f7fc facc 	bl	8001b2e <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005596:	79fb      	ldrb	r3, [r7, #7]
}
 8005598:	4618      	mov	r0, r3
 800559a:	3708      	adds	r7, #8
 800559c:	46bd      	mov	sp, r7
 800559e:	bd80      	pop	{r7, pc}
 80055a0:	58004000 	.word	0x58004000

080055a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b084      	sub	sp, #16
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80055ac:	2300      	movs	r3, #0
 80055ae:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80055b0:	4b17      	ldr	r3, [pc, #92]	; (8005610 <HAL_InitTick+0x6c>)
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d023      	beq.n	8005600 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/ (1000U /uwTickFreq)) == 0U)
 80055b8:	f002 fb76 	bl	8007ca8 <HAL_RCC_GetHCLKFreq>
 80055bc:	4601      	mov	r1, r0
 80055be:	4b14      	ldr	r3, [pc, #80]	; (8005610 <HAL_InitTick+0x6c>)
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80055c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80055ca:	fbb1 f3f3 	udiv	r3, r1, r3
 80055ce:	4618      	mov	r0, r3
 80055d0:	f000 f9bb 	bl	800594a <HAL_SYSTICK_Config>
 80055d4:	4603      	mov	r3, r0
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d10f      	bne.n	80055fa <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	2b0f      	cmp	r3, #15
 80055de:	d809      	bhi.n	80055f4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80055e0:	2200      	movs	r2, #0
 80055e2:	6879      	ldr	r1, [r7, #4]
 80055e4:	f04f 30ff 	mov.w	r0, #4294967295
 80055e8:	f000 f979 	bl	80058de <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80055ec:	4a09      	ldr	r2, [pc, #36]	; (8005614 <HAL_InitTick+0x70>)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6013      	str	r3, [r2, #0]
 80055f2:	e007      	b.n	8005604 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80055f4:	2301      	movs	r3, #1
 80055f6:	73fb      	strb	r3, [r7, #15]
 80055f8:	e004      	b.n	8005604 <HAL_InitTick+0x60>
      }
    }
    else
    {  
      status = HAL_ERROR;
 80055fa:	2301      	movs	r3, #1
 80055fc:	73fb      	strb	r3, [r7, #15]
 80055fe:	e001      	b.n	8005604 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005600:	2301      	movs	r3, #1
 8005602:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8005604:	7bfb      	ldrb	r3, [r7, #15]
}
 8005606:	4618      	mov	r0, r3
 8005608:	3710      	adds	r7, #16
 800560a:	46bd      	mov	sp, r7
 800560c:	bd80      	pop	{r7, pc}
 800560e:	bf00      	nop
 8005610:	20000158 	.word	0x20000158
 8005614:	20000154 	.word	0x20000154

08005618 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005618:	b480      	push	{r7}
 800561a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800561c:	4b05      	ldr	r3, [pc, #20]	; (8005634 <HAL_IncTick+0x1c>)
 800561e:	681a      	ldr	r2, [r3, #0]
 8005620:	4b05      	ldr	r3, [pc, #20]	; (8005638 <HAL_IncTick+0x20>)
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	4413      	add	r3, r2
 8005626:	4a03      	ldr	r2, [pc, #12]	; (8005634 <HAL_IncTick+0x1c>)
 8005628:	6013      	str	r3, [r2, #0]
}
 800562a:	bf00      	nop
 800562c:	46bd      	mov	sp, r7
 800562e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005632:	4770      	bx	lr
 8005634:	200006dc 	.word	0x200006dc
 8005638:	20000158 	.word	0x20000158

0800563c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800563c:	b480      	push	{r7}
 800563e:	af00      	add	r7, sp, #0
  return uwTick;
 8005640:	4b03      	ldr	r3, [pc, #12]	; (8005650 <HAL_GetTick+0x14>)
 8005642:	681b      	ldr	r3, [r3, #0]
}
 8005644:	4618      	mov	r0, r3
 8005646:	46bd      	mov	sp, r7
 8005648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564c:	4770      	bx	lr
 800564e:	bf00      	nop
 8005650:	200006dc 	.word	0x200006dc

08005654 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8005654:	b480      	push	{r7}
 8005656:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8005658:	4b03      	ldr	r3, [pc, #12]	; (8005668 <HAL_GetTickPrio+0x14>)
 800565a:	681b      	ldr	r3, [r3, #0]
}
 800565c:	4618      	mov	r0, r3
 800565e:	46bd      	mov	sp, r7
 8005660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005664:	4770      	bx	lr
 8005666:	bf00      	nop
 8005668:	20000154 	.word	0x20000154

0800566c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800566c:	b480      	push	{r7}
 800566e:	b085      	sub	sp, #20
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	f003 0307 	and.w	r3, r3, #7
 800567a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800567c:	4b0c      	ldr	r3, [pc, #48]	; (80056b0 <__NVIC_SetPriorityGrouping+0x44>)
 800567e:	68db      	ldr	r3, [r3, #12]
 8005680:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005682:	68ba      	ldr	r2, [r7, #8]
 8005684:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005688:	4013      	ands	r3, r2
 800568a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005690:	68bb      	ldr	r3, [r7, #8]
 8005692:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005694:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005698:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800569c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800569e:	4a04      	ldr	r2, [pc, #16]	; (80056b0 <__NVIC_SetPriorityGrouping+0x44>)
 80056a0:	68bb      	ldr	r3, [r7, #8]
 80056a2:	60d3      	str	r3, [r2, #12]
}
 80056a4:	bf00      	nop
 80056a6:	3714      	adds	r7, #20
 80056a8:	46bd      	mov	sp, r7
 80056aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ae:	4770      	bx	lr
 80056b0:	e000ed00 	.word	0xe000ed00

080056b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80056b4:	b480      	push	{r7}
 80056b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80056b8:	4b04      	ldr	r3, [pc, #16]	; (80056cc <__NVIC_GetPriorityGrouping+0x18>)
 80056ba:	68db      	ldr	r3, [r3, #12]
 80056bc:	0a1b      	lsrs	r3, r3, #8
 80056be:	f003 0307 	and.w	r3, r3, #7
}
 80056c2:	4618      	mov	r0, r3
 80056c4:	46bd      	mov	sp, r7
 80056c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ca:	4770      	bx	lr
 80056cc:	e000ed00 	.word	0xe000ed00

080056d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80056d0:	b480      	push	{r7}
 80056d2:	b083      	sub	sp, #12
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	4603      	mov	r3, r0
 80056d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80056da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	db0b      	blt.n	80056fa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80056e2:	79fb      	ldrb	r3, [r7, #7]
 80056e4:	f003 021f 	and.w	r2, r3, #31
 80056e8:	4907      	ldr	r1, [pc, #28]	; (8005708 <__NVIC_EnableIRQ+0x38>)
 80056ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056ee:	095b      	lsrs	r3, r3, #5
 80056f0:	2001      	movs	r0, #1
 80056f2:	fa00 f202 	lsl.w	r2, r0, r2
 80056f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80056fa:	bf00      	nop
 80056fc:	370c      	adds	r7, #12
 80056fe:	46bd      	mov	sp, r7
 8005700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005704:	4770      	bx	lr
 8005706:	bf00      	nop
 8005708:	e000e100 	.word	0xe000e100

0800570c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800570c:	b480      	push	{r7}
 800570e:	b083      	sub	sp, #12
 8005710:	af00      	add	r7, sp, #0
 8005712:	4603      	mov	r3, r0
 8005714:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005716:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800571a:	2b00      	cmp	r3, #0
 800571c:	db10      	blt.n	8005740 <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800571e:	79fb      	ldrb	r3, [r7, #7]
 8005720:	f003 021f 	and.w	r2, r3, #31
 8005724:	4909      	ldr	r1, [pc, #36]	; (800574c <__NVIC_DisableIRQ+0x40>)
 8005726:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800572a:	095b      	lsrs	r3, r3, #5
 800572c:	2001      	movs	r0, #1
 800572e:	fa00 f202 	lsl.w	r2, r0, r2
 8005732:	3320      	adds	r3, #32
 8005734:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8005738:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800573c:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 8005740:	bf00      	nop
 8005742:	370c      	adds	r7, #12
 8005744:	46bd      	mov	sp, r7
 8005746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574a:	4770      	bx	lr
 800574c:	e000e100 	.word	0xe000e100

08005750 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8005750:	b480      	push	{r7}
 8005752:	b083      	sub	sp, #12
 8005754:	af00      	add	r7, sp, #0
 8005756:	4603      	mov	r3, r0
 8005758:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800575a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800575e:	2b00      	cmp	r3, #0
 8005760:	db0c      	blt.n	800577c <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005762:	79fb      	ldrb	r3, [r7, #7]
 8005764:	f003 021f 	and.w	r2, r3, #31
 8005768:	4907      	ldr	r1, [pc, #28]	; (8005788 <__NVIC_SetPendingIRQ+0x38>)
 800576a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800576e:	095b      	lsrs	r3, r3, #5
 8005770:	2001      	movs	r0, #1
 8005772:	fa00 f202 	lsl.w	r2, r0, r2
 8005776:	3340      	adds	r3, #64	; 0x40
 8005778:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800577c:	bf00      	nop
 800577e:	370c      	adds	r7, #12
 8005780:	46bd      	mov	sp, r7
 8005782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005786:	4770      	bx	lr
 8005788:	e000e100 	.word	0xe000e100

0800578c <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 800578c:	b480      	push	{r7}
 800578e:	b083      	sub	sp, #12
 8005790:	af00      	add	r7, sp, #0
 8005792:	4603      	mov	r3, r0
 8005794:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005796:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800579a:	2b00      	cmp	r3, #0
 800579c:	db0c      	blt.n	80057b8 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800579e:	79fb      	ldrb	r3, [r7, #7]
 80057a0:	f003 021f 	and.w	r2, r3, #31
 80057a4:	4907      	ldr	r1, [pc, #28]	; (80057c4 <__NVIC_ClearPendingIRQ+0x38>)
 80057a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057aa:	095b      	lsrs	r3, r3, #5
 80057ac:	2001      	movs	r0, #1
 80057ae:	fa00 f202 	lsl.w	r2, r0, r2
 80057b2:	3360      	adds	r3, #96	; 0x60
 80057b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80057b8:	bf00      	nop
 80057ba:	370c      	adds	r7, #12
 80057bc:	46bd      	mov	sp, r7
 80057be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c2:	4770      	bx	lr
 80057c4:	e000e100 	.word	0xe000e100

080057c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80057c8:	b480      	push	{r7}
 80057ca:	b083      	sub	sp, #12
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	4603      	mov	r3, r0
 80057d0:	6039      	str	r1, [r7, #0]
 80057d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80057d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057d8:	2b00      	cmp	r3, #0
 80057da:	db0a      	blt.n	80057f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	b2da      	uxtb	r2, r3
 80057e0:	490c      	ldr	r1, [pc, #48]	; (8005814 <__NVIC_SetPriority+0x4c>)
 80057e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057e6:	0112      	lsls	r2, r2, #4
 80057e8:	b2d2      	uxtb	r2, r2
 80057ea:	440b      	add	r3, r1
 80057ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80057f0:	e00a      	b.n	8005808 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	b2da      	uxtb	r2, r3
 80057f6:	4908      	ldr	r1, [pc, #32]	; (8005818 <__NVIC_SetPriority+0x50>)
 80057f8:	79fb      	ldrb	r3, [r7, #7]
 80057fa:	f003 030f 	and.w	r3, r3, #15
 80057fe:	3b04      	subs	r3, #4
 8005800:	0112      	lsls	r2, r2, #4
 8005802:	b2d2      	uxtb	r2, r2
 8005804:	440b      	add	r3, r1
 8005806:	761a      	strb	r2, [r3, #24]
}
 8005808:	bf00      	nop
 800580a:	370c      	adds	r7, #12
 800580c:	46bd      	mov	sp, r7
 800580e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005812:	4770      	bx	lr
 8005814:	e000e100 	.word	0xe000e100
 8005818:	e000ed00 	.word	0xe000ed00

0800581c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800581c:	b480      	push	{r7}
 800581e:	b089      	sub	sp, #36	; 0x24
 8005820:	af00      	add	r7, sp, #0
 8005822:	60f8      	str	r0, [r7, #12]
 8005824:	60b9      	str	r1, [r7, #8]
 8005826:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	f003 0307 	and.w	r3, r3, #7
 800582e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005830:	69fb      	ldr	r3, [r7, #28]
 8005832:	f1c3 0307 	rsb	r3, r3, #7
 8005836:	2b04      	cmp	r3, #4
 8005838:	bf28      	it	cs
 800583a:	2304      	movcs	r3, #4
 800583c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800583e:	69fb      	ldr	r3, [r7, #28]
 8005840:	3304      	adds	r3, #4
 8005842:	2b06      	cmp	r3, #6
 8005844:	d902      	bls.n	800584c <NVIC_EncodePriority+0x30>
 8005846:	69fb      	ldr	r3, [r7, #28]
 8005848:	3b03      	subs	r3, #3
 800584a:	e000      	b.n	800584e <NVIC_EncodePriority+0x32>
 800584c:	2300      	movs	r3, #0
 800584e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005850:	f04f 32ff 	mov.w	r2, #4294967295
 8005854:	69bb      	ldr	r3, [r7, #24]
 8005856:	fa02 f303 	lsl.w	r3, r2, r3
 800585a:	43da      	mvns	r2, r3
 800585c:	68bb      	ldr	r3, [r7, #8]
 800585e:	401a      	ands	r2, r3
 8005860:	697b      	ldr	r3, [r7, #20]
 8005862:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005864:	f04f 31ff 	mov.w	r1, #4294967295
 8005868:	697b      	ldr	r3, [r7, #20]
 800586a:	fa01 f303 	lsl.w	r3, r1, r3
 800586e:	43d9      	mvns	r1, r3
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005874:	4313      	orrs	r3, r2
         );
}
 8005876:	4618      	mov	r0, r3
 8005878:	3724      	adds	r7, #36	; 0x24
 800587a:	46bd      	mov	sp, r7
 800587c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005880:	4770      	bx	lr
	...

08005884 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005884:	b580      	push	{r7, lr}
 8005886:	b082      	sub	sp, #8
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	3b01      	subs	r3, #1
 8005890:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005894:	d301      	bcc.n	800589a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005896:	2301      	movs	r3, #1
 8005898:	e00f      	b.n	80058ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800589a:	4a0a      	ldr	r2, [pc, #40]	; (80058c4 <SysTick_Config+0x40>)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	3b01      	subs	r3, #1
 80058a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80058a2:	210f      	movs	r1, #15
 80058a4:	f04f 30ff 	mov.w	r0, #4294967295
 80058a8:	f7ff ff8e 	bl	80057c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80058ac:	4b05      	ldr	r3, [pc, #20]	; (80058c4 <SysTick_Config+0x40>)
 80058ae:	2200      	movs	r2, #0
 80058b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80058b2:	4b04      	ldr	r3, [pc, #16]	; (80058c4 <SysTick_Config+0x40>)
 80058b4:	2207      	movs	r2, #7
 80058b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80058b8:	2300      	movs	r3, #0
}
 80058ba:	4618      	mov	r0, r3
 80058bc:	3708      	adds	r7, #8
 80058be:	46bd      	mov	sp, r7
 80058c0:	bd80      	pop	{r7, pc}
 80058c2:	bf00      	nop
 80058c4:	e000e010 	.word	0xe000e010

080058c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80058c8:	b580      	push	{r7, lr}
 80058ca:	b082      	sub	sp, #8
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80058d0:	6878      	ldr	r0, [r7, #4]
 80058d2:	f7ff fecb 	bl	800566c <__NVIC_SetPriorityGrouping>
}
 80058d6:	bf00      	nop
 80058d8:	3708      	adds	r7, #8
 80058da:	46bd      	mov	sp, r7
 80058dc:	bd80      	pop	{r7, pc}

080058de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80058de:	b580      	push	{r7, lr}
 80058e0:	b086      	sub	sp, #24
 80058e2:	af00      	add	r7, sp, #0
 80058e4:	4603      	mov	r3, r0
 80058e6:	60b9      	str	r1, [r7, #8]
 80058e8:	607a      	str	r2, [r7, #4]
 80058ea:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80058ec:	f7ff fee2 	bl	80056b4 <__NVIC_GetPriorityGrouping>
 80058f0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80058f2:	687a      	ldr	r2, [r7, #4]
 80058f4:	68b9      	ldr	r1, [r7, #8]
 80058f6:	6978      	ldr	r0, [r7, #20]
 80058f8:	f7ff ff90 	bl	800581c <NVIC_EncodePriority>
 80058fc:	4602      	mov	r2, r0
 80058fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005902:	4611      	mov	r1, r2
 8005904:	4618      	mov	r0, r3
 8005906:	f7ff ff5f 	bl	80057c8 <__NVIC_SetPriority>
}
 800590a:	bf00      	nop
 800590c:	3718      	adds	r7, #24
 800590e:	46bd      	mov	sp, r7
 8005910:	bd80      	pop	{r7, pc}

08005912 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005912:	b580      	push	{r7, lr}
 8005914:	b082      	sub	sp, #8
 8005916:	af00      	add	r7, sp, #0
 8005918:	4603      	mov	r3, r0
 800591a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800591c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005920:	4618      	mov	r0, r3
 8005922:	f7ff fed5 	bl	80056d0 <__NVIC_EnableIRQ>
}
 8005926:	bf00      	nop
 8005928:	3708      	adds	r7, #8
 800592a:	46bd      	mov	sp, r7
 800592c:	bd80      	pop	{r7, pc}

0800592e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800592e:	b580      	push	{r7, lr}
 8005930:	b082      	sub	sp, #8
 8005932:	af00      	add	r7, sp, #0
 8005934:	4603      	mov	r3, r0
 8005936:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8005938:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800593c:	4618      	mov	r0, r3
 800593e:	f7ff fee5 	bl	800570c <__NVIC_DisableIRQ>
}
 8005942:	bf00      	nop
 8005944:	3708      	adds	r7, #8
 8005946:	46bd      	mov	sp, r7
 8005948:	bd80      	pop	{r7, pc}

0800594a <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800594a:	b580      	push	{r7, lr}
 800594c:	b082      	sub	sp, #8
 800594e:	af00      	add	r7, sp, #0
 8005950:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005952:	6878      	ldr	r0, [r7, #4]
 8005954:	f7ff ff96 	bl	8005884 <SysTick_Config>
 8005958:	4603      	mov	r3, r0
}
 800595a:	4618      	mov	r0, r3
 800595c:	3708      	adds	r7, #8
 800595e:	46bd      	mov	sp, r7
 8005960:	bd80      	pop	{r7, pc}

08005962 <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8005962:	b580      	push	{r7, lr}
 8005964:	b082      	sub	sp, #8
 8005966:	af00      	add	r7, sp, #0
 8005968:	4603      	mov	r3, r0
 800596a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 800596c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005970:	4618      	mov	r0, r3
 8005972:	f7ff feed 	bl	8005750 <__NVIC_SetPendingIRQ>
}
 8005976:	bf00      	nop
 8005978:	3708      	adds	r7, #8
 800597a:	46bd      	mov	sp, r7
 800597c:	bd80      	pop	{r7, pc}

0800597e <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 800597e:	b580      	push	{r7, lr}
 8005980:	b082      	sub	sp, #8
 8005982:	af00      	add	r7, sp, #0
 8005984:	4603      	mov	r3, r0
 8005986:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8005988:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800598c:	4618      	mov	r0, r3
 800598e:	f7ff fefd 	bl	800578c <__NVIC_ClearPendingIRQ>
}
 8005992:	bf00      	nop
 8005994:	3708      	adds	r7, #8
 8005996:	46bd      	mov	sp, r7
 8005998:	bd80      	pop	{r7, pc}

0800599a <HAL_DMA_Abort_IT>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800599a:	b580      	push	{r7, lr}
 800599c:	b084      	sub	sp, #16
 800599e:	af00      	add	r7, sp, #0
 80059a0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80059a2:	2300      	movs	r3, #0
 80059a4:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80059ac:	b2db      	uxtb	r3, r3
 80059ae:	2b02      	cmp	r3, #2
 80059b0:	d005      	beq.n	80059be <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	2204      	movs	r2, #4
 80059b6:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80059b8:	2301      	movs	r3, #1
 80059ba:	73fb      	strb	r3, [r7, #15]
 80059bc:	e047      	b.n	8005a4e <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	681a      	ldr	r2, [r3, #0]
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f022 020e 	bic.w	r2, r2, #14
 80059cc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	681a      	ldr	r2, [r3, #0]
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f022 0201 	bic.w	r2, r2, #1
 80059dc:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80059e2:	681a      	ldr	r2, [r3, #0]
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80059e8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80059ec:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059f2:	f003 021c 	and.w	r2, r3, #28
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059fa:	2101      	movs	r1, #1
 80059fc:	fa01 f202 	lsl.w	r2, r1, r2
 8005a00:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a06:	687a      	ldr	r2, [r7, #4]
 8005a08:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8005a0a:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d00c      	beq.n	8005a2e <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a18:	681a      	ldr	r2, [r3, #0]
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a1e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005a22:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a28:	687a      	ldr	r2, [r7, #4]
 8005a2a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8005a2c:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	2201      	movs	r2, #1
 8005a32:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	2200      	movs	r2, #0
 8005a3a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d003      	beq.n	8005a4e <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a4a:	6878      	ldr	r0, [r7, #4]
 8005a4c:	4798      	blx	r3
    }
  }
  return status;
 8005a4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a50:	4618      	mov	r0, r3
 8005a52:	3710      	adds	r7, #16
 8005a54:	46bd      	mov	sp, r7
 8005a56:	bd80      	pop	{r7, pc}

08005a58 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005a58:	b480      	push	{r7}
 8005a5a:	b087      	sub	sp, #28
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
 8005a60:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005a62:	2300      	movs	r3, #0
 8005a64:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005a66:	e14c      	b.n	8005d02 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005a68:	683b      	ldr	r3, [r7, #0]
 8005a6a:	681a      	ldr	r2, [r3, #0]
 8005a6c:	2101      	movs	r1, #1
 8005a6e:	697b      	ldr	r3, [r7, #20]
 8005a70:	fa01 f303 	lsl.w	r3, r1, r3
 8005a74:	4013      	ands	r3, r2
 8005a76:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	f000 813e 	beq.w	8005cfc <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005a80:	683b      	ldr	r3, [r7, #0]
 8005a82:	685b      	ldr	r3, [r3, #4]
 8005a84:	2b02      	cmp	r3, #2
 8005a86:	d003      	beq.n	8005a90 <HAL_GPIO_Init+0x38>
 8005a88:	683b      	ldr	r3, [r7, #0]
 8005a8a:	685b      	ldr	r3, [r3, #4]
 8005a8c:	2b12      	cmp	r3, #18
 8005a8e:	d123      	bne.n	8005ad8 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005a90:	697b      	ldr	r3, [r7, #20]
 8005a92:	08da      	lsrs	r2, r3, #3
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	3208      	adds	r2, #8
 8005a98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a9c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005a9e:	697b      	ldr	r3, [r7, #20]
 8005aa0:	f003 0307 	and.w	r3, r3, #7
 8005aa4:	009b      	lsls	r3, r3, #2
 8005aa6:	220f      	movs	r2, #15
 8005aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8005aac:	43db      	mvns	r3, r3
 8005aae:	693a      	ldr	r2, [r7, #16]
 8005ab0:	4013      	ands	r3, r2
 8005ab2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	691a      	ldr	r2, [r3, #16]
 8005ab8:	697b      	ldr	r3, [r7, #20]
 8005aba:	f003 0307 	and.w	r3, r3, #7
 8005abe:	009b      	lsls	r3, r3, #2
 8005ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ac4:	693a      	ldr	r2, [r7, #16]
 8005ac6:	4313      	orrs	r3, r2
 8005ac8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005aca:	697b      	ldr	r3, [r7, #20]
 8005acc:	08da      	lsrs	r2, r3, #3
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	3208      	adds	r2, #8
 8005ad2:	6939      	ldr	r1, [r7, #16]
 8005ad4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005ade:	697b      	ldr	r3, [r7, #20]
 8005ae0:	005b      	lsls	r3, r3, #1
 8005ae2:	2203      	movs	r2, #3
 8005ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ae8:	43db      	mvns	r3, r3
 8005aea:	693a      	ldr	r2, [r7, #16]
 8005aec:	4013      	ands	r3, r2
 8005aee:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	685b      	ldr	r3, [r3, #4]
 8005af4:	f003 0203 	and.w	r2, r3, #3
 8005af8:	697b      	ldr	r3, [r7, #20]
 8005afa:	005b      	lsls	r3, r3, #1
 8005afc:	fa02 f303 	lsl.w	r3, r2, r3
 8005b00:	693a      	ldr	r2, [r7, #16]
 8005b02:	4313      	orrs	r3, r2
 8005b04:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	693a      	ldr	r2, [r7, #16]
 8005b0a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	685b      	ldr	r3, [r3, #4]
 8005b10:	2b01      	cmp	r3, #1
 8005b12:	d00b      	beq.n	8005b2c <HAL_GPIO_Init+0xd4>
 8005b14:	683b      	ldr	r3, [r7, #0]
 8005b16:	685b      	ldr	r3, [r3, #4]
 8005b18:	2b02      	cmp	r3, #2
 8005b1a:	d007      	beq.n	8005b2c <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005b20:	2b11      	cmp	r3, #17
 8005b22:	d003      	beq.n	8005b2c <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005b24:	683b      	ldr	r3, [r7, #0]
 8005b26:	685b      	ldr	r3, [r3, #4]
 8005b28:	2b12      	cmp	r3, #18
 8005b2a:	d130      	bne.n	8005b8e <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	689b      	ldr	r3, [r3, #8]
 8005b30:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005b32:	697b      	ldr	r3, [r7, #20]
 8005b34:	005b      	lsls	r3, r3, #1
 8005b36:	2203      	movs	r2, #3
 8005b38:	fa02 f303 	lsl.w	r3, r2, r3
 8005b3c:	43db      	mvns	r3, r3
 8005b3e:	693a      	ldr	r2, [r7, #16]
 8005b40:	4013      	ands	r3, r2
 8005b42:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005b44:	683b      	ldr	r3, [r7, #0]
 8005b46:	68da      	ldr	r2, [r3, #12]
 8005b48:	697b      	ldr	r3, [r7, #20]
 8005b4a:	005b      	lsls	r3, r3, #1
 8005b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8005b50:	693a      	ldr	r2, [r7, #16]
 8005b52:	4313      	orrs	r3, r2
 8005b54:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	693a      	ldr	r2, [r7, #16]
 8005b5a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	685b      	ldr	r3, [r3, #4]
 8005b60:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005b62:	2201      	movs	r2, #1
 8005b64:	697b      	ldr	r3, [r7, #20]
 8005b66:	fa02 f303 	lsl.w	r3, r2, r3
 8005b6a:	43db      	mvns	r3, r3
 8005b6c:	693a      	ldr	r2, [r7, #16]
 8005b6e:	4013      	ands	r3, r2
 8005b70:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	685b      	ldr	r3, [r3, #4]
 8005b76:	091b      	lsrs	r3, r3, #4
 8005b78:	f003 0201 	and.w	r2, r3, #1
 8005b7c:	697b      	ldr	r3, [r7, #20]
 8005b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8005b82:	693a      	ldr	r2, [r7, #16]
 8005b84:	4313      	orrs	r3, r2
 8005b86:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	693a      	ldr	r2, [r7, #16]
 8005b8c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	68db      	ldr	r3, [r3, #12]
 8005b92:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8005b94:	697b      	ldr	r3, [r7, #20]
 8005b96:	005b      	lsls	r3, r3, #1
 8005b98:	2203      	movs	r2, #3
 8005b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8005b9e:	43db      	mvns	r3, r3
 8005ba0:	693a      	ldr	r2, [r7, #16]
 8005ba2:	4013      	ands	r3, r2
 8005ba4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	689a      	ldr	r2, [r3, #8]
 8005baa:	697b      	ldr	r3, [r7, #20]
 8005bac:	005b      	lsls	r3, r3, #1
 8005bae:	fa02 f303 	lsl.w	r3, r2, r3
 8005bb2:	693a      	ldr	r2, [r7, #16]
 8005bb4:	4313      	orrs	r3, r2
 8005bb6:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	693a      	ldr	r2, [r7, #16]
 8005bbc:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	685b      	ldr	r3, [r3, #4]
 8005bc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	f000 8098 	beq.w	8005cfc <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8005bcc:	4a54      	ldr	r2, [pc, #336]	; (8005d20 <HAL_GPIO_Init+0x2c8>)
 8005bce:	697b      	ldr	r3, [r7, #20]
 8005bd0:	089b      	lsrs	r3, r3, #2
 8005bd2:	3302      	adds	r3, #2
 8005bd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005bd8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005bda:	697b      	ldr	r3, [r7, #20]
 8005bdc:	f003 0303 	and.w	r3, r3, #3
 8005be0:	009b      	lsls	r3, r3, #2
 8005be2:	220f      	movs	r2, #15
 8005be4:	fa02 f303 	lsl.w	r3, r2, r3
 8005be8:	43db      	mvns	r3, r3
 8005bea:	693a      	ldr	r2, [r7, #16]
 8005bec:	4013      	ands	r3, r2
 8005bee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8005bf6:	d019      	beq.n	8005c2c <HAL_GPIO_Init+0x1d4>
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	4a4a      	ldr	r2, [pc, #296]	; (8005d24 <HAL_GPIO_Init+0x2cc>)
 8005bfc:	4293      	cmp	r3, r2
 8005bfe:	d013      	beq.n	8005c28 <HAL_GPIO_Init+0x1d0>
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	4a49      	ldr	r2, [pc, #292]	; (8005d28 <HAL_GPIO_Init+0x2d0>)
 8005c04:	4293      	cmp	r3, r2
 8005c06:	d00d      	beq.n	8005c24 <HAL_GPIO_Init+0x1cc>
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	4a48      	ldr	r2, [pc, #288]	; (8005d2c <HAL_GPIO_Init+0x2d4>)
 8005c0c:	4293      	cmp	r3, r2
 8005c0e:	d007      	beq.n	8005c20 <HAL_GPIO_Init+0x1c8>
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	4a47      	ldr	r2, [pc, #284]	; (8005d30 <HAL_GPIO_Init+0x2d8>)
 8005c14:	4293      	cmp	r3, r2
 8005c16:	d101      	bne.n	8005c1c <HAL_GPIO_Init+0x1c4>
 8005c18:	2304      	movs	r3, #4
 8005c1a:	e008      	b.n	8005c2e <HAL_GPIO_Init+0x1d6>
 8005c1c:	2307      	movs	r3, #7
 8005c1e:	e006      	b.n	8005c2e <HAL_GPIO_Init+0x1d6>
 8005c20:	2303      	movs	r3, #3
 8005c22:	e004      	b.n	8005c2e <HAL_GPIO_Init+0x1d6>
 8005c24:	2302      	movs	r3, #2
 8005c26:	e002      	b.n	8005c2e <HAL_GPIO_Init+0x1d6>
 8005c28:	2301      	movs	r3, #1
 8005c2a:	e000      	b.n	8005c2e <HAL_GPIO_Init+0x1d6>
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	697a      	ldr	r2, [r7, #20]
 8005c30:	f002 0203 	and.w	r2, r2, #3
 8005c34:	0092      	lsls	r2, r2, #2
 8005c36:	4093      	lsls	r3, r2
 8005c38:	693a      	ldr	r2, [r7, #16]
 8005c3a:	4313      	orrs	r3, r2
 8005c3c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005c3e:	4938      	ldr	r1, [pc, #224]	; (8005d20 <HAL_GPIO_Init+0x2c8>)
 8005c40:	697b      	ldr	r3, [r7, #20]
 8005c42:	089b      	lsrs	r3, r3, #2
 8005c44:	3302      	adds	r3, #2
 8005c46:	693a      	ldr	r2, [r7, #16]
 8005c48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005c4c:	4b39      	ldr	r3, [pc, #228]	; (8005d34 <HAL_GPIO_Init+0x2dc>)
 8005c4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005c52:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	43db      	mvns	r3, r3
 8005c58:	693a      	ldr	r2, [r7, #16]
 8005c5a:	4013      	ands	r3, r2
 8005c5c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005c5e:	683b      	ldr	r3, [r7, #0]
 8005c60:	685b      	ldr	r3, [r3, #4]
 8005c62:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d003      	beq.n	8005c72 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8005c6a:	693a      	ldr	r2, [r7, #16]
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	4313      	orrs	r3, r2
 8005c70:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005c72:	4a30      	ldr	r2, [pc, #192]	; (8005d34 <HAL_GPIO_Init+0x2dc>)
 8005c74:	693b      	ldr	r3, [r7, #16]
 8005c76:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        temp = EXTI->EMR1;
 8005c7a:	4b2e      	ldr	r3, [pc, #184]	; (8005d34 <HAL_GPIO_Init+0x2dc>)
 8005c7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005c80:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	43db      	mvns	r3, r3
 8005c86:	693a      	ldr	r2, [r7, #16]
 8005c88:	4013      	ands	r3, r2
 8005c8a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005c8c:	683b      	ldr	r3, [r7, #0]
 8005c8e:	685b      	ldr	r3, [r3, #4]
 8005c90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d003      	beq.n	8005ca0 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8005c98:	693a      	ldr	r2, [r7, #16]
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	4313      	orrs	r3, r2
 8005c9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005ca0:	4a24      	ldr	r2, [pc, #144]	; (8005d34 <HAL_GPIO_Init+0x2dc>)
 8005ca2:	693b      	ldr	r3, [r7, #16]
 8005ca4:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005ca8:	4b22      	ldr	r3, [pc, #136]	; (8005d34 <HAL_GPIO_Init+0x2dc>)
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	43db      	mvns	r3, r3
 8005cb2:	693a      	ldr	r2, [r7, #16]
 8005cb4:	4013      	ands	r3, r2
 8005cb6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	685b      	ldr	r3, [r3, #4]
 8005cbc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d003      	beq.n	8005ccc <HAL_GPIO_Init+0x274>
        {
          temp |= iocurrent;
 8005cc4:	693a      	ldr	r2, [r7, #16]
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	4313      	orrs	r3, r2
 8005cca:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005ccc:	4a19      	ldr	r2, [pc, #100]	; (8005d34 <HAL_GPIO_Init+0x2dc>)
 8005cce:	693b      	ldr	r3, [r7, #16]
 8005cd0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8005cd2:	4b18      	ldr	r3, [pc, #96]	; (8005d34 <HAL_GPIO_Init+0x2dc>)
 8005cd4:	685b      	ldr	r3, [r3, #4]
 8005cd6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	43db      	mvns	r3, r3
 8005cdc:	693a      	ldr	r2, [r7, #16]
 8005cde:	4013      	ands	r3, r2
 8005ce0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005ce2:	683b      	ldr	r3, [r7, #0]
 8005ce4:	685b      	ldr	r3, [r3, #4]
 8005ce6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d003      	beq.n	8005cf6 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8005cee:	693a      	ldr	r2, [r7, #16]
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	4313      	orrs	r3, r2
 8005cf4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005cf6:	4a0f      	ldr	r2, [pc, #60]	; (8005d34 <HAL_GPIO_Init+0x2dc>)
 8005cf8:	693b      	ldr	r3, [r7, #16]
 8005cfa:	6053      	str	r3, [r2, #4]
      }
    }
    
    position++;
 8005cfc:	697b      	ldr	r3, [r7, #20]
 8005cfe:	3301      	adds	r3, #1
 8005d00:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	681a      	ldr	r2, [r3, #0]
 8005d06:	697b      	ldr	r3, [r7, #20]
 8005d08:	fa22 f303 	lsr.w	r3, r2, r3
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	f47f aeab 	bne.w	8005a68 <HAL_GPIO_Init+0x10>
  }
}
 8005d12:	bf00      	nop
 8005d14:	371c      	adds	r7, #28
 8005d16:	46bd      	mov	sp, r7
 8005d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1c:	4770      	bx	lr
 8005d1e:	bf00      	nop
 8005d20:	40010000 	.word	0x40010000
 8005d24:	48000400 	.word	0x48000400
 8005d28:	48000800 	.word	0x48000800
 8005d2c:	48000c00 	.word	0x48000c00
 8005d30:	48001000 	.word	0x48001000
 8005d34:	58000800 	.word	0x58000800

08005d38 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005d38:	b480      	push	{r7}
 8005d3a:	b087      	sub	sp, #28
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
 8005d40:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005d42:	2300      	movs	r3, #0
 8005d44:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8005d46:	e0bb      	b.n	8005ec0 <HAL_GPIO_DeInit+0x188>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8005d48:	2201      	movs	r2, #1
 8005d4a:	697b      	ldr	r3, [r7, #20]
 8005d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8005d50:	683a      	ldr	r2, [r7, #0]
 8005d52:	4013      	ands	r3, r2
 8005d54:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8005d56:	693b      	ldr	r3, [r7, #16]
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	f000 80ae 	beq.w	8005eba <HAL_GPIO_DeInit+0x182>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      
      tmp = SYSCFG->EXTICR[position >> 2u];
 8005d5e:	4a5f      	ldr	r2, [pc, #380]	; (8005edc <HAL_GPIO_DeInit+0x1a4>)
 8005d60:	697b      	ldr	r3, [r7, #20]
 8005d62:	089b      	lsrs	r3, r3, #2
 8005d64:	3302      	adds	r3, #2
 8005d66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005d6a:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FUL << (4u * (position & 0x03u)));
 8005d6c:	697b      	ldr	r3, [r7, #20]
 8005d6e:	f003 0303 	and.w	r3, r3, #3
 8005d72:	009b      	lsls	r3, r3, #2
 8005d74:	220f      	movs	r2, #15
 8005d76:	fa02 f303 	lsl.w	r3, r2, r3
 8005d7a:	68fa      	ldr	r2, [r7, #12]
 8005d7c:	4013      	ands	r3, r2
 8005d7e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8005d86:	d019      	beq.n	8005dbc <HAL_GPIO_DeInit+0x84>
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	4a55      	ldr	r2, [pc, #340]	; (8005ee0 <HAL_GPIO_DeInit+0x1a8>)
 8005d8c:	4293      	cmp	r3, r2
 8005d8e:	d013      	beq.n	8005db8 <HAL_GPIO_DeInit+0x80>
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	4a54      	ldr	r2, [pc, #336]	; (8005ee4 <HAL_GPIO_DeInit+0x1ac>)
 8005d94:	4293      	cmp	r3, r2
 8005d96:	d00d      	beq.n	8005db4 <HAL_GPIO_DeInit+0x7c>
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	4a53      	ldr	r2, [pc, #332]	; (8005ee8 <HAL_GPIO_DeInit+0x1b0>)
 8005d9c:	4293      	cmp	r3, r2
 8005d9e:	d007      	beq.n	8005db0 <HAL_GPIO_DeInit+0x78>
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	4a52      	ldr	r2, [pc, #328]	; (8005eec <HAL_GPIO_DeInit+0x1b4>)
 8005da4:	4293      	cmp	r3, r2
 8005da6:	d101      	bne.n	8005dac <HAL_GPIO_DeInit+0x74>
 8005da8:	2304      	movs	r3, #4
 8005daa:	e008      	b.n	8005dbe <HAL_GPIO_DeInit+0x86>
 8005dac:	2307      	movs	r3, #7
 8005dae:	e006      	b.n	8005dbe <HAL_GPIO_DeInit+0x86>
 8005db0:	2303      	movs	r3, #3
 8005db2:	e004      	b.n	8005dbe <HAL_GPIO_DeInit+0x86>
 8005db4:	2302      	movs	r3, #2
 8005db6:	e002      	b.n	8005dbe <HAL_GPIO_DeInit+0x86>
 8005db8:	2301      	movs	r3, #1
 8005dba:	e000      	b.n	8005dbe <HAL_GPIO_DeInit+0x86>
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	697a      	ldr	r2, [r7, #20]
 8005dc0:	f002 0203 	and.w	r2, r2, #3
 8005dc4:	0092      	lsls	r2, r2, #2
 8005dc6:	4093      	lsls	r3, r2
 8005dc8:	68fa      	ldr	r2, [r7, #12]
 8005dca:	429a      	cmp	r2, r3
 8005dcc:	d136      	bne.n	8005e3c <HAL_GPIO_DeInit+0x104>
      {
        tmp = 0x0FuL << (4u * (position & 0x03u));
 8005dce:	697b      	ldr	r3, [r7, #20]
 8005dd0:	f003 0303 	and.w	r3, r3, #3
 8005dd4:	009b      	lsls	r3, r3, #2
 8005dd6:	220f      	movs	r2, #15
 8005dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8005ddc:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8005dde:	4a3f      	ldr	r2, [pc, #252]	; (8005edc <HAL_GPIO_DeInit+0x1a4>)
 8005de0:	697b      	ldr	r3, [r7, #20]
 8005de2:	089b      	lsrs	r3, r3, #2
 8005de4:	3302      	adds	r3, #2
 8005de6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	43da      	mvns	r2, r3
 8005dee:	483b      	ldr	r0, [pc, #236]	; (8005edc <HAL_GPIO_DeInit+0x1a4>)
 8005df0:	697b      	ldr	r3, [r7, #20]
 8005df2:	089b      	lsrs	r3, r3, #2
 8005df4:	400a      	ands	r2, r1
 8005df6:	3302      	adds	r3, #2
 8005df8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8005dfc:	4b3c      	ldr	r3, [pc, #240]	; (8005ef0 <HAL_GPIO_DeInit+0x1b8>)
 8005dfe:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8005e02:	693b      	ldr	r3, [r7, #16]
 8005e04:	43db      	mvns	r3, r3
 8005e06:	493a      	ldr	r1, [pc, #232]	; (8005ef0 <HAL_GPIO_DeInit+0x1b8>)
 8005e08:	4013      	ands	r3, r2
 8005e0a:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8005e0e:	4b38      	ldr	r3, [pc, #224]	; (8005ef0 <HAL_GPIO_DeInit+0x1b8>)
 8005e10:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8005e14:	693b      	ldr	r3, [r7, #16]
 8005e16:	43db      	mvns	r3, r3
 8005e18:	4935      	ldr	r1, [pc, #212]	; (8005ef0 <HAL_GPIO_DeInit+0x1b8>)
 8005e1a:	4013      	ands	r3, r2
 8005e1c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8005e20:	4b33      	ldr	r3, [pc, #204]	; (8005ef0 <HAL_GPIO_DeInit+0x1b8>)
 8005e22:	681a      	ldr	r2, [r3, #0]
 8005e24:	693b      	ldr	r3, [r7, #16]
 8005e26:	43db      	mvns	r3, r3
 8005e28:	4931      	ldr	r1, [pc, #196]	; (8005ef0 <HAL_GPIO_DeInit+0x1b8>)
 8005e2a:	4013      	ands	r3, r2
 8005e2c:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8005e2e:	4b30      	ldr	r3, [pc, #192]	; (8005ef0 <HAL_GPIO_DeInit+0x1b8>)
 8005e30:	685a      	ldr	r2, [r3, #4]
 8005e32:	693b      	ldr	r3, [r7, #16]
 8005e34:	43db      	mvns	r3, r3
 8005e36:	492e      	ldr	r1, [pc, #184]	; (8005ef0 <HAL_GPIO_DeInit+0x1b8>)
 8005e38:	4013      	ands	r3, r2
 8005e3a:	604b      	str	r3, [r1, #4]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681a      	ldr	r2, [r3, #0]
 8005e40:	697b      	ldr	r3, [r7, #20]
 8005e42:	005b      	lsls	r3, r3, #1
 8005e44:	2103      	movs	r1, #3
 8005e46:	fa01 f303 	lsl.w	r3, r1, r3
 8005e4a:	431a      	orrs	r2, r3
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8005e50:	697b      	ldr	r3, [r7, #20]
 8005e52:	08da      	lsrs	r2, r3, #3
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	3208      	adds	r2, #8
 8005e58:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005e5c:	697b      	ldr	r3, [r7, #20]
 8005e5e:	f003 0307 	and.w	r3, r3, #7
 8005e62:	009b      	lsls	r3, r3, #2
 8005e64:	220f      	movs	r2, #15
 8005e66:	fa02 f303 	lsl.w	r3, r2, r3
 8005e6a:	43db      	mvns	r3, r3
 8005e6c:	697a      	ldr	r2, [r7, #20]
 8005e6e:	08d2      	lsrs	r2, r2, #3
 8005e70:	4019      	ands	r1, r3
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	3208      	adds	r2, #8
 8005e76:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	689a      	ldr	r2, [r3, #8]
 8005e7e:	697b      	ldr	r3, [r7, #20]
 8005e80:	005b      	lsls	r3, r3, #1
 8005e82:	2103      	movs	r1, #3
 8005e84:	fa01 f303 	lsl.w	r3, r1, r3
 8005e88:	43db      	mvns	r3, r3
 8005e8a:	401a      	ands	r2, r3
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	685a      	ldr	r2, [r3, #4]
 8005e94:	2101      	movs	r1, #1
 8005e96:	697b      	ldr	r3, [r7, #20]
 8005e98:	fa01 f303 	lsl.w	r3, r1, r3
 8005e9c:	43db      	mvns	r3, r3
 8005e9e:	401a      	ands	r2, r3
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	68da      	ldr	r2, [r3, #12]
 8005ea8:	697b      	ldr	r3, [r7, #20]
 8005eaa:	005b      	lsls	r3, r3, #1
 8005eac:	2103      	movs	r1, #3
 8005eae:	fa01 f303 	lsl.w	r3, r1, r3
 8005eb2:	43db      	mvns	r3, r3
 8005eb4:	401a      	ands	r2, r3
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	60da      	str	r2, [r3, #12]
    }
    
    position++;
 8005eba:	697b      	ldr	r3, [r7, #20]
 8005ebc:	3301      	adds	r3, #1
 8005ebe:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8005ec0:	683a      	ldr	r2, [r7, #0]
 8005ec2:	697b      	ldr	r3, [r7, #20]
 8005ec4:	fa22 f303 	lsr.w	r3, r2, r3
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	f47f af3d 	bne.w	8005d48 <HAL_GPIO_DeInit+0x10>
  }
}
 8005ece:	bf00      	nop
 8005ed0:	371c      	adds	r7, #28
 8005ed2:	46bd      	mov	sp, r7
 8005ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed8:	4770      	bx	lr
 8005eda:	bf00      	nop
 8005edc:	40010000 	.word	0x40010000
 8005ee0:	48000400 	.word	0x48000400
 8005ee4:	48000800 	.word	0x48000800
 8005ee8:	48000c00 	.word	0x48000c00
 8005eec:	48001000 	.word	0x48001000
 8005ef0:	58000800 	.word	0x58000800

08005ef4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005ef4:	b480      	push	{r7}
 8005ef6:	b083      	sub	sp, #12
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	6078      	str	r0, [r7, #4]
 8005efc:	460b      	mov	r3, r1
 8005efe:	807b      	strh	r3, [r7, #2]
 8005f00:	4613      	mov	r3, r2
 8005f02:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005f04:	787b      	ldrb	r3, [r7, #1]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d003      	beq.n	8005f12 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005f0a:	887a      	ldrh	r2, [r7, #2]
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005f10:	e002      	b.n	8005f18 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005f12:	887a      	ldrh	r2, [r7, #2]
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005f18:	bf00      	nop
 8005f1a:	370c      	adds	r7, #12
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f22:	4770      	bx	lr

08005f24 <HAL_GPIO_TogglePin>:
  * @param GPIOx where x can be (A..H) to select the GPIO peripheral for STM32WBxx family
  * @param GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005f24:	b480      	push	{r7}
 8005f26:	b083      	sub	sp, #12
 8005f28:	af00      	add	r7, sp, #0
 8005f2a:	6078      	str	r0, [r7, #4]
 8005f2c:	460b      	mov	r3, r1
 8005f2e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	695a      	ldr	r2, [r3, #20]
 8005f34:	887b      	ldrh	r3, [r7, #2]
 8005f36:	4013      	ands	r3, r2
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d003      	beq.n	8005f44 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005f3c:	887a      	ldrh	r2, [r7, #2]
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	629a      	str	r2, [r3, #40]	; 0x28
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8005f42:	e002      	b.n	8005f4a <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005f44:	887a      	ldrh	r2, [r7, #2]
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	619a      	str	r2, [r3, #24]
}
 8005f4a:	bf00      	nop
 8005f4c:	370c      	adds	r7, #12
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f54:	4770      	bx	lr
	...

08005f58 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b082      	sub	sp, #8
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	4603      	mov	r3, r0
 8005f60:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005f62:	4b08      	ldr	r3, [pc, #32]	; (8005f84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005f64:	68da      	ldr	r2, [r3, #12]
 8005f66:	88fb      	ldrh	r3, [r7, #6]
 8005f68:	4013      	ands	r3, r2
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d006      	beq.n	8005f7c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005f6e:	4a05      	ldr	r2, [pc, #20]	; (8005f84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005f70:	88fb      	ldrh	r3, [r7, #6]
 8005f72:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005f74:	88fb      	ldrh	r3, [r7, #6]
 8005f76:	4618      	mov	r0, r3
 8005f78:	f000 f806 	bl	8005f88 <HAL_GPIO_EXTI_Callback>
  }
}
 8005f7c:	bf00      	nop
 8005f7e:	3708      	adds	r7, #8
 8005f80:	46bd      	mov	sp, r7
 8005f82:	bd80      	pop	{r7, pc}
 8005f84:	58000800 	.word	0x58000800

08005f88 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005f88:	b480      	push	{r7}
 8005f8a:	b083      	sub	sp, #12
 8005f8c:	af00      	add	r7, sp, #0
 8005f8e:	4603      	mov	r3, r0
 8005f90:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8005f92:	bf00      	nop
 8005f94:	370c      	adds	r7, #12
 8005f96:	46bd      	mov	sp, r7
 8005f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9c:	4770      	bx	lr

08005f9e <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005f9e:	b580      	push	{r7, lr}
 8005fa0:	b082      	sub	sp, #8
 8005fa2:	af00      	add	r7, sp, #0
 8005fa4:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d101      	bne.n	8005fb0 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005fac:	2301      	movs	r3, #1
 8005fae:	e081      	b.n	80060b4 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005fb6:	b2db      	uxtb	r3, r3
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d106      	bne.n	8005fca <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005fc4:	6878      	ldr	r0, [r7, #4]
 8005fc6:	f000 f8a8 	bl	800611a <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	2224      	movs	r2, #36	; 0x24
 8005fce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	681a      	ldr	r2, [r3, #0]
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	f022 0201 	bic.w	r2, r2, #1
 8005fe0:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	685a      	ldr	r2, [r3, #4]
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005fee:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	689a      	ldr	r2, [r3, #8]
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005ffe:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	68db      	ldr	r3, [r3, #12]
 8006004:	2b01      	cmp	r3, #1
 8006006:	d107      	bne.n	8006018 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	689a      	ldr	r2, [r3, #8]
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006014:	609a      	str	r2, [r3, #8]
 8006016:	e006      	b.n	8006026 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	689a      	ldr	r2, [r3, #8]
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8006024:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	68db      	ldr	r3, [r3, #12]
 800602a:	2b02      	cmp	r3, #2
 800602c:	d104      	bne.n	8006038 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006036:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	685b      	ldr	r3, [r3, #4]
 800603e:	687a      	ldr	r2, [r7, #4]
 8006040:	6812      	ldr	r2, [r2, #0]
 8006042:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006046:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800604a:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	68da      	ldr	r2, [r3, #12]
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800605a:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	691a      	ldr	r2, [r3, #16]
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	695b      	ldr	r3, [r3, #20]
 8006064:	ea42 0103 	orr.w	r1, r2, r3
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	699b      	ldr	r3, [r3, #24]
 800606c:	021a      	lsls	r2, r3, #8
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	430a      	orrs	r2, r1
 8006074:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	69d9      	ldr	r1, [r3, #28]
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	6a1a      	ldr	r2, [r3, #32]
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	430a      	orrs	r2, r1
 8006084:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	681a      	ldr	r2, [r3, #0]
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f042 0201 	orr.w	r2, r2, #1
 8006094:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	2200      	movs	r2, #0
 800609a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	2220      	movs	r2, #32
 80060a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2200      	movs	r2, #0
 80060a8:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	2200      	movs	r2, #0
 80060ae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80060b2:	2300      	movs	r3, #0
}
 80060b4:	4618      	mov	r0, r3
 80060b6:	3708      	adds	r7, #8
 80060b8:	46bd      	mov	sp, r7
 80060ba:	bd80      	pop	{r7, pc}

080060bc <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80060bc:	b580      	push	{r7, lr}
 80060be:	b082      	sub	sp, #8
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d101      	bne.n	80060ce <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80060ca:	2301      	movs	r3, #1
 80060cc:	e021      	b.n	8006112 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2224      	movs	r2, #36	; 0x24
 80060d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	681a      	ldr	r2, [r3, #0]
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f022 0201 	bic.w	r2, r2, #1
 80060e4:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80060e6:	6878      	ldr	r0, [r7, #4]
 80060e8:	f000 f821 	bl	800612e <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2200      	movs	r2, #0
 80060f0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	2200      	movs	r2, #0
 80060f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2200      	movs	r2, #0
 80060fe:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2200      	movs	r2, #0
 8006104:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2200      	movs	r2, #0
 800610c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006110:	2300      	movs	r3, #0
}
 8006112:	4618      	mov	r0, r3
 8006114:	3708      	adds	r7, #8
 8006116:	46bd      	mov	sp, r7
 8006118:	bd80      	pop	{r7, pc}

0800611a <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 800611a:	b480      	push	{r7}
 800611c:	b083      	sub	sp, #12
 800611e:	af00      	add	r7, sp, #0
 8006120:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8006122:	bf00      	nop
 8006124:	370c      	adds	r7, #12
 8006126:	46bd      	mov	sp, r7
 8006128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612c:	4770      	bx	lr

0800612e <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 800612e:	b480      	push	{r7}
 8006130:	b083      	sub	sp, #12
 8006132:	af00      	add	r7, sp, #0
 8006134:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 8006136:	bf00      	nop
 8006138:	370c      	adds	r7, #12
 800613a:	46bd      	mov	sp, r7
 800613c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006140:	4770      	bx	lr
	...

08006144 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006144:	b580      	push	{r7, lr}
 8006146:	b088      	sub	sp, #32
 8006148:	af02      	add	r7, sp, #8
 800614a:	60f8      	str	r0, [r7, #12]
 800614c:	4608      	mov	r0, r1
 800614e:	4611      	mov	r1, r2
 8006150:	461a      	mov	r2, r3
 8006152:	4603      	mov	r3, r0
 8006154:	817b      	strh	r3, [r7, #10]
 8006156:	460b      	mov	r3, r1
 8006158:	813b      	strh	r3, [r7, #8]
 800615a:	4613      	mov	r3, r2
 800615c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006164:	b2db      	uxtb	r3, r3
 8006166:	2b20      	cmp	r3, #32
 8006168:	f040 80f9 	bne.w	800635e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800616c:	6a3b      	ldr	r3, [r7, #32]
 800616e:	2b00      	cmp	r3, #0
 8006170:	d002      	beq.n	8006178 <HAL_I2C_Mem_Write+0x34>
 8006172:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006174:	2b00      	cmp	r3, #0
 8006176:	d105      	bne.n	8006184 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800617e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8006180:	2301      	movs	r3, #1
 8006182:	e0ed      	b.n	8006360 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800618a:	2b01      	cmp	r3, #1
 800618c:	d101      	bne.n	8006192 <HAL_I2C_Mem_Write+0x4e>
 800618e:	2302      	movs	r3, #2
 8006190:	e0e6      	b.n	8006360 <HAL_I2C_Mem_Write+0x21c>
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	2201      	movs	r2, #1
 8006196:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800619a:	f7ff fa4f 	bl	800563c <HAL_GetTick>
 800619e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80061a0:	697b      	ldr	r3, [r7, #20]
 80061a2:	9300      	str	r3, [sp, #0]
 80061a4:	2319      	movs	r3, #25
 80061a6:	2201      	movs	r2, #1
 80061a8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80061ac:	68f8      	ldr	r0, [r7, #12]
 80061ae:	f000 fadd 	bl	800676c <I2C_WaitOnFlagUntilTimeout>
 80061b2:	4603      	mov	r3, r0
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d001      	beq.n	80061bc <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80061b8:	2301      	movs	r3, #1
 80061ba:	e0d1      	b.n	8006360 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	2221      	movs	r2, #33	; 0x21
 80061c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	2240      	movs	r2, #64	; 0x40
 80061c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	2200      	movs	r2, #0
 80061d0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	6a3a      	ldr	r2, [r7, #32]
 80061d6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80061dc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	2200      	movs	r2, #0
 80061e2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80061e4:	88f8      	ldrh	r0, [r7, #6]
 80061e6:	893a      	ldrh	r2, [r7, #8]
 80061e8:	8979      	ldrh	r1, [r7, #10]
 80061ea:	697b      	ldr	r3, [r7, #20]
 80061ec:	9301      	str	r3, [sp, #4]
 80061ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061f0:	9300      	str	r3, [sp, #0]
 80061f2:	4603      	mov	r3, r0
 80061f4:	68f8      	ldr	r0, [r7, #12]
 80061f6:	f000 f9ed 	bl	80065d4 <I2C_RequestMemoryWrite>
 80061fa:	4603      	mov	r3, r0
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d005      	beq.n	800620c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	2200      	movs	r2, #0
 8006204:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8006208:	2301      	movs	r3, #1
 800620a:	e0a9      	b.n	8006360 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006210:	b29b      	uxth	r3, r3
 8006212:	2bff      	cmp	r3, #255	; 0xff
 8006214:	d90e      	bls.n	8006234 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	22ff      	movs	r2, #255	; 0xff
 800621a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006220:	b2da      	uxtb	r2, r3
 8006222:	8979      	ldrh	r1, [r7, #10]
 8006224:	2300      	movs	r3, #0
 8006226:	9300      	str	r3, [sp, #0]
 8006228:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800622c:	68f8      	ldr	r0, [r7, #12]
 800622e:	f000 fbbf 	bl	80069b0 <I2C_TransferConfig>
 8006232:	e00f      	b.n	8006254 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006238:	b29a      	uxth	r2, r3
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006242:	b2da      	uxtb	r2, r3
 8006244:	8979      	ldrh	r1, [r7, #10]
 8006246:	2300      	movs	r3, #0
 8006248:	9300      	str	r3, [sp, #0]
 800624a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800624e:	68f8      	ldr	r0, [r7, #12]
 8006250:	f000 fbae 	bl	80069b0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006254:	697a      	ldr	r2, [r7, #20]
 8006256:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006258:	68f8      	ldr	r0, [r7, #12]
 800625a:	f000 fac7 	bl	80067ec <I2C_WaitOnTXISFlagUntilTimeout>
 800625e:	4603      	mov	r3, r0
 8006260:	2b00      	cmp	r3, #0
 8006262:	d001      	beq.n	8006268 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8006264:	2301      	movs	r3, #1
 8006266:	e07b      	b.n	8006360 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800626c:	781a      	ldrb	r2, [r3, #0]
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006278:	1c5a      	adds	r2, r3, #1
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006282:	b29b      	uxth	r3, r3
 8006284:	3b01      	subs	r3, #1
 8006286:	b29a      	uxth	r2, r3
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006290:	3b01      	subs	r3, #1
 8006292:	b29a      	uxth	r2, r3
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800629c:	b29b      	uxth	r3, r3
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d034      	beq.n	800630c <HAL_I2C_Mem_Write+0x1c8>
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d130      	bne.n	800630c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80062aa:	697b      	ldr	r3, [r7, #20]
 80062ac:	9300      	str	r3, [sp, #0]
 80062ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062b0:	2200      	movs	r2, #0
 80062b2:	2180      	movs	r1, #128	; 0x80
 80062b4:	68f8      	ldr	r0, [r7, #12]
 80062b6:	f000 fa59 	bl	800676c <I2C_WaitOnFlagUntilTimeout>
 80062ba:	4603      	mov	r3, r0
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d001      	beq.n	80062c4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80062c0:	2301      	movs	r3, #1
 80062c2:	e04d      	b.n	8006360 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062c8:	b29b      	uxth	r3, r3
 80062ca:	2bff      	cmp	r3, #255	; 0xff
 80062cc:	d90e      	bls.n	80062ec <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	22ff      	movs	r2, #255	; 0xff
 80062d2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062d8:	b2da      	uxtb	r2, r3
 80062da:	8979      	ldrh	r1, [r7, #10]
 80062dc:	2300      	movs	r3, #0
 80062de:	9300      	str	r3, [sp, #0]
 80062e0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80062e4:	68f8      	ldr	r0, [r7, #12]
 80062e6:	f000 fb63 	bl	80069b0 <I2C_TransferConfig>
 80062ea:	e00f      	b.n	800630c <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062f0:	b29a      	uxth	r2, r3
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062fa:	b2da      	uxtb	r2, r3
 80062fc:	8979      	ldrh	r1, [r7, #10]
 80062fe:	2300      	movs	r3, #0
 8006300:	9300      	str	r3, [sp, #0]
 8006302:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006306:	68f8      	ldr	r0, [r7, #12]
 8006308:	f000 fb52 	bl	80069b0 <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006310:	b29b      	uxth	r3, r3
 8006312:	2b00      	cmp	r3, #0
 8006314:	d19e      	bne.n	8006254 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006316:	697a      	ldr	r2, [r7, #20]
 8006318:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800631a:	68f8      	ldr	r0, [r7, #12]
 800631c:	f000 faa6 	bl	800686c <I2C_WaitOnSTOPFlagUntilTimeout>
 8006320:	4603      	mov	r3, r0
 8006322:	2b00      	cmp	r3, #0
 8006324:	d001      	beq.n	800632a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8006326:	2301      	movs	r3, #1
 8006328:	e01a      	b.n	8006360 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	2220      	movs	r2, #32
 8006330:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	6859      	ldr	r1, [r3, #4]
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	681a      	ldr	r2, [r3, #0]
 800633c:	4b0a      	ldr	r3, [pc, #40]	; (8006368 <HAL_I2C_Mem_Write+0x224>)
 800633e:	400b      	ands	r3, r1
 8006340:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	2220      	movs	r2, #32
 8006346:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	2200      	movs	r2, #0
 800634e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	2200      	movs	r2, #0
 8006356:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800635a:	2300      	movs	r3, #0
 800635c:	e000      	b.n	8006360 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800635e:	2302      	movs	r3, #2
  }
}
 8006360:	4618      	mov	r0, r3
 8006362:	3718      	adds	r7, #24
 8006364:	46bd      	mov	sp, r7
 8006366:	bd80      	pop	{r7, pc}
 8006368:	fe00e800 	.word	0xfe00e800

0800636c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800636c:	b580      	push	{r7, lr}
 800636e:	b088      	sub	sp, #32
 8006370:	af02      	add	r7, sp, #8
 8006372:	60f8      	str	r0, [r7, #12]
 8006374:	4608      	mov	r0, r1
 8006376:	4611      	mov	r1, r2
 8006378:	461a      	mov	r2, r3
 800637a:	4603      	mov	r3, r0
 800637c:	817b      	strh	r3, [r7, #10]
 800637e:	460b      	mov	r3, r1
 8006380:	813b      	strh	r3, [r7, #8]
 8006382:	4613      	mov	r3, r2
 8006384:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800638c:	b2db      	uxtb	r3, r3
 800638e:	2b20      	cmp	r3, #32
 8006390:	f040 80fd 	bne.w	800658e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8006394:	6a3b      	ldr	r3, [r7, #32]
 8006396:	2b00      	cmp	r3, #0
 8006398:	d002      	beq.n	80063a0 <HAL_I2C_Mem_Read+0x34>
 800639a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800639c:	2b00      	cmp	r3, #0
 800639e:	d105      	bne.n	80063ac <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80063a6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80063a8:	2301      	movs	r3, #1
 80063aa:	e0f1      	b.n	8006590 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80063b2:	2b01      	cmp	r3, #1
 80063b4:	d101      	bne.n	80063ba <HAL_I2C_Mem_Read+0x4e>
 80063b6:	2302      	movs	r3, #2
 80063b8:	e0ea      	b.n	8006590 <HAL_I2C_Mem_Read+0x224>
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	2201      	movs	r2, #1
 80063be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80063c2:	f7ff f93b 	bl	800563c <HAL_GetTick>
 80063c6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80063c8:	697b      	ldr	r3, [r7, #20]
 80063ca:	9300      	str	r3, [sp, #0]
 80063cc:	2319      	movs	r3, #25
 80063ce:	2201      	movs	r2, #1
 80063d0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80063d4:	68f8      	ldr	r0, [r7, #12]
 80063d6:	f000 f9c9 	bl	800676c <I2C_WaitOnFlagUntilTimeout>
 80063da:	4603      	mov	r3, r0
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d001      	beq.n	80063e4 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80063e0:	2301      	movs	r3, #1
 80063e2:	e0d5      	b.n	8006590 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	2222      	movs	r2, #34	; 0x22
 80063e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	2240      	movs	r2, #64	; 0x40
 80063f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	2200      	movs	r2, #0
 80063f8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	6a3a      	ldr	r2, [r7, #32]
 80063fe:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006404:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	2200      	movs	r2, #0
 800640a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800640c:	88f8      	ldrh	r0, [r7, #6]
 800640e:	893a      	ldrh	r2, [r7, #8]
 8006410:	8979      	ldrh	r1, [r7, #10]
 8006412:	697b      	ldr	r3, [r7, #20]
 8006414:	9301      	str	r3, [sp, #4]
 8006416:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006418:	9300      	str	r3, [sp, #0]
 800641a:	4603      	mov	r3, r0
 800641c:	68f8      	ldr	r0, [r7, #12]
 800641e:	f000 f92d 	bl	800667c <I2C_RequestMemoryRead>
 8006422:	4603      	mov	r3, r0
 8006424:	2b00      	cmp	r3, #0
 8006426:	d005      	beq.n	8006434 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	2200      	movs	r2, #0
 800642c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8006430:	2301      	movs	r3, #1
 8006432:	e0ad      	b.n	8006590 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006438:	b29b      	uxth	r3, r3
 800643a:	2bff      	cmp	r3, #255	; 0xff
 800643c:	d90e      	bls.n	800645c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	22ff      	movs	r2, #255	; 0xff
 8006442:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006448:	b2da      	uxtb	r2, r3
 800644a:	8979      	ldrh	r1, [r7, #10]
 800644c:	4b52      	ldr	r3, [pc, #328]	; (8006598 <HAL_I2C_Mem_Read+0x22c>)
 800644e:	9300      	str	r3, [sp, #0]
 8006450:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006454:	68f8      	ldr	r0, [r7, #12]
 8006456:	f000 faab 	bl	80069b0 <I2C_TransferConfig>
 800645a:	e00f      	b.n	800647c <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006460:	b29a      	uxth	r2, r3
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800646a:	b2da      	uxtb	r2, r3
 800646c:	8979      	ldrh	r1, [r7, #10]
 800646e:	4b4a      	ldr	r3, [pc, #296]	; (8006598 <HAL_I2C_Mem_Read+0x22c>)
 8006470:	9300      	str	r3, [sp, #0]
 8006472:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006476:	68f8      	ldr	r0, [r7, #12]
 8006478:	f000 fa9a 	bl	80069b0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800647c:	697b      	ldr	r3, [r7, #20]
 800647e:	9300      	str	r3, [sp, #0]
 8006480:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006482:	2200      	movs	r2, #0
 8006484:	2104      	movs	r1, #4
 8006486:	68f8      	ldr	r0, [r7, #12]
 8006488:	f000 f970 	bl	800676c <I2C_WaitOnFlagUntilTimeout>
 800648c:	4603      	mov	r3, r0
 800648e:	2b00      	cmp	r3, #0
 8006490:	d001      	beq.n	8006496 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8006492:	2301      	movs	r3, #1
 8006494:	e07c      	b.n	8006590 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064a0:	b2d2      	uxtb	r2, r2
 80064a2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064a8:	1c5a      	adds	r2, r3, #1
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064b2:	3b01      	subs	r3, #1
 80064b4:	b29a      	uxth	r2, r3
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064be:	b29b      	uxth	r3, r3
 80064c0:	3b01      	subs	r3, #1
 80064c2:	b29a      	uxth	r2, r3
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064cc:	b29b      	uxth	r3, r3
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d034      	beq.n	800653c <HAL_I2C_Mem_Read+0x1d0>
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d130      	bne.n	800653c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80064da:	697b      	ldr	r3, [r7, #20]
 80064dc:	9300      	str	r3, [sp, #0]
 80064de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064e0:	2200      	movs	r2, #0
 80064e2:	2180      	movs	r1, #128	; 0x80
 80064e4:	68f8      	ldr	r0, [r7, #12]
 80064e6:	f000 f941 	bl	800676c <I2C_WaitOnFlagUntilTimeout>
 80064ea:	4603      	mov	r3, r0
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d001      	beq.n	80064f4 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80064f0:	2301      	movs	r3, #1
 80064f2:	e04d      	b.n	8006590 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064f8:	b29b      	uxth	r3, r3
 80064fa:	2bff      	cmp	r3, #255	; 0xff
 80064fc:	d90e      	bls.n	800651c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	22ff      	movs	r2, #255	; 0xff
 8006502:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006508:	b2da      	uxtb	r2, r3
 800650a:	8979      	ldrh	r1, [r7, #10]
 800650c:	2300      	movs	r3, #0
 800650e:	9300      	str	r3, [sp, #0]
 8006510:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006514:	68f8      	ldr	r0, [r7, #12]
 8006516:	f000 fa4b 	bl	80069b0 <I2C_TransferConfig>
 800651a:	e00f      	b.n	800653c <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006520:	b29a      	uxth	r2, r3
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800652a:	b2da      	uxtb	r2, r3
 800652c:	8979      	ldrh	r1, [r7, #10]
 800652e:	2300      	movs	r3, #0
 8006530:	9300      	str	r3, [sp, #0]
 8006532:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006536:	68f8      	ldr	r0, [r7, #12]
 8006538:	f000 fa3a 	bl	80069b0 <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006540:	b29b      	uxth	r3, r3
 8006542:	2b00      	cmp	r3, #0
 8006544:	d19a      	bne.n	800647c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006546:	697a      	ldr	r2, [r7, #20]
 8006548:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800654a:	68f8      	ldr	r0, [r7, #12]
 800654c:	f000 f98e 	bl	800686c <I2C_WaitOnSTOPFlagUntilTimeout>
 8006550:	4603      	mov	r3, r0
 8006552:	2b00      	cmp	r3, #0
 8006554:	d001      	beq.n	800655a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8006556:	2301      	movs	r3, #1
 8006558:	e01a      	b.n	8006590 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	2220      	movs	r2, #32
 8006560:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	6859      	ldr	r1, [r3, #4]
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	681a      	ldr	r2, [r3, #0]
 800656c:	4b0b      	ldr	r3, [pc, #44]	; (800659c <HAL_I2C_Mem_Read+0x230>)
 800656e:	400b      	ands	r3, r1
 8006570:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	2220      	movs	r2, #32
 8006576:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	2200      	movs	r2, #0
 800657e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	2200      	movs	r2, #0
 8006586:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800658a:	2300      	movs	r3, #0
 800658c:	e000      	b.n	8006590 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800658e:	2302      	movs	r3, #2
  }
}
 8006590:	4618      	mov	r0, r3
 8006592:	3718      	adds	r7, #24
 8006594:	46bd      	mov	sp, r7
 8006596:	bd80      	pop	{r7, pc}
 8006598:	80002400 	.word	0x80002400
 800659c:	fe00e800 	.word	0xfe00e800

080065a0 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80065a0:	b480      	push	{r7}
 80065a2:	b083      	sub	sp, #12
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80065ae:	b2db      	uxtb	r3, r3
}
 80065b0:	4618      	mov	r0, r3
 80065b2:	370c      	adds	r7, #12
 80065b4:	46bd      	mov	sp, r7
 80065b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ba:	4770      	bx	lr

080065bc <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
* @retval I2C Error Code
*/
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 80065bc:	b480      	push	{r7}
 80065be:	b083      	sub	sp, #12
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 80065c8:	4618      	mov	r0, r3
 80065ca:	370c      	adds	r7, #12
 80065cc:	46bd      	mov	sp, r7
 80065ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d2:	4770      	bx	lr

080065d4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80065d4:	b580      	push	{r7, lr}
 80065d6:	b086      	sub	sp, #24
 80065d8:	af02      	add	r7, sp, #8
 80065da:	60f8      	str	r0, [r7, #12]
 80065dc:	4608      	mov	r0, r1
 80065de:	4611      	mov	r1, r2
 80065e0:	461a      	mov	r2, r3
 80065e2:	4603      	mov	r3, r0
 80065e4:	817b      	strh	r3, [r7, #10]
 80065e6:	460b      	mov	r3, r1
 80065e8:	813b      	strh	r3, [r7, #8]
 80065ea:	4613      	mov	r3, r2
 80065ec:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80065ee:	88fb      	ldrh	r3, [r7, #6]
 80065f0:	b2da      	uxtb	r2, r3
 80065f2:	8979      	ldrh	r1, [r7, #10]
 80065f4:	4b20      	ldr	r3, [pc, #128]	; (8006678 <I2C_RequestMemoryWrite+0xa4>)
 80065f6:	9300      	str	r3, [sp, #0]
 80065f8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80065fc:	68f8      	ldr	r0, [r7, #12]
 80065fe:	f000 f9d7 	bl	80069b0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006602:	69fa      	ldr	r2, [r7, #28]
 8006604:	69b9      	ldr	r1, [r7, #24]
 8006606:	68f8      	ldr	r0, [r7, #12]
 8006608:	f000 f8f0 	bl	80067ec <I2C_WaitOnTXISFlagUntilTimeout>
 800660c:	4603      	mov	r3, r0
 800660e:	2b00      	cmp	r3, #0
 8006610:	d001      	beq.n	8006616 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8006612:	2301      	movs	r3, #1
 8006614:	e02c      	b.n	8006670 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006616:	88fb      	ldrh	r3, [r7, #6]
 8006618:	2b01      	cmp	r3, #1
 800661a:	d105      	bne.n	8006628 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800661c:	893b      	ldrh	r3, [r7, #8]
 800661e:	b2da      	uxtb	r2, r3
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	629a      	str	r2, [r3, #40]	; 0x28
 8006626:	e015      	b.n	8006654 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006628:	893b      	ldrh	r3, [r7, #8]
 800662a:	0a1b      	lsrs	r3, r3, #8
 800662c:	b29b      	uxth	r3, r3
 800662e:	b2da      	uxtb	r2, r3
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006636:	69fa      	ldr	r2, [r7, #28]
 8006638:	69b9      	ldr	r1, [r7, #24]
 800663a:	68f8      	ldr	r0, [r7, #12]
 800663c:	f000 f8d6 	bl	80067ec <I2C_WaitOnTXISFlagUntilTimeout>
 8006640:	4603      	mov	r3, r0
 8006642:	2b00      	cmp	r3, #0
 8006644:	d001      	beq.n	800664a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8006646:	2301      	movs	r3, #1
 8006648:	e012      	b.n	8006670 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800664a:	893b      	ldrh	r3, [r7, #8]
 800664c:	b2da      	uxtb	r2, r3
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8006654:	69fb      	ldr	r3, [r7, #28]
 8006656:	9300      	str	r3, [sp, #0]
 8006658:	69bb      	ldr	r3, [r7, #24]
 800665a:	2200      	movs	r2, #0
 800665c:	2180      	movs	r1, #128	; 0x80
 800665e:	68f8      	ldr	r0, [r7, #12]
 8006660:	f000 f884 	bl	800676c <I2C_WaitOnFlagUntilTimeout>
 8006664:	4603      	mov	r3, r0
 8006666:	2b00      	cmp	r3, #0
 8006668:	d001      	beq.n	800666e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800666a:	2301      	movs	r3, #1
 800666c:	e000      	b.n	8006670 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800666e:	2300      	movs	r3, #0
}
 8006670:	4618      	mov	r0, r3
 8006672:	3710      	adds	r7, #16
 8006674:	46bd      	mov	sp, r7
 8006676:	bd80      	pop	{r7, pc}
 8006678:	80002000 	.word	0x80002000

0800667c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800667c:	b580      	push	{r7, lr}
 800667e:	b086      	sub	sp, #24
 8006680:	af02      	add	r7, sp, #8
 8006682:	60f8      	str	r0, [r7, #12]
 8006684:	4608      	mov	r0, r1
 8006686:	4611      	mov	r1, r2
 8006688:	461a      	mov	r2, r3
 800668a:	4603      	mov	r3, r0
 800668c:	817b      	strh	r3, [r7, #10]
 800668e:	460b      	mov	r3, r1
 8006690:	813b      	strh	r3, [r7, #8]
 8006692:	4613      	mov	r3, r2
 8006694:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8006696:	88fb      	ldrh	r3, [r7, #6]
 8006698:	b2da      	uxtb	r2, r3
 800669a:	8979      	ldrh	r1, [r7, #10]
 800669c:	4b20      	ldr	r3, [pc, #128]	; (8006720 <I2C_RequestMemoryRead+0xa4>)
 800669e:	9300      	str	r3, [sp, #0]
 80066a0:	2300      	movs	r3, #0
 80066a2:	68f8      	ldr	r0, [r7, #12]
 80066a4:	f000 f984 	bl	80069b0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80066a8:	69fa      	ldr	r2, [r7, #28]
 80066aa:	69b9      	ldr	r1, [r7, #24]
 80066ac:	68f8      	ldr	r0, [r7, #12]
 80066ae:	f000 f89d 	bl	80067ec <I2C_WaitOnTXISFlagUntilTimeout>
 80066b2:	4603      	mov	r3, r0
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d001      	beq.n	80066bc <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80066b8:	2301      	movs	r3, #1
 80066ba:	e02c      	b.n	8006716 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80066bc:	88fb      	ldrh	r3, [r7, #6]
 80066be:	2b01      	cmp	r3, #1
 80066c0:	d105      	bne.n	80066ce <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80066c2:	893b      	ldrh	r3, [r7, #8]
 80066c4:	b2da      	uxtb	r2, r3
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	629a      	str	r2, [r3, #40]	; 0x28
 80066cc:	e015      	b.n	80066fa <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80066ce:	893b      	ldrh	r3, [r7, #8]
 80066d0:	0a1b      	lsrs	r3, r3, #8
 80066d2:	b29b      	uxth	r3, r3
 80066d4:	b2da      	uxtb	r2, r3
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80066dc:	69fa      	ldr	r2, [r7, #28]
 80066de:	69b9      	ldr	r1, [r7, #24]
 80066e0:	68f8      	ldr	r0, [r7, #12]
 80066e2:	f000 f883 	bl	80067ec <I2C_WaitOnTXISFlagUntilTimeout>
 80066e6:	4603      	mov	r3, r0
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d001      	beq.n	80066f0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80066ec:	2301      	movs	r3, #1
 80066ee:	e012      	b.n	8006716 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80066f0:	893b      	ldrh	r3, [r7, #8]
 80066f2:	b2da      	uxtb	r2, r3
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80066fa:	69fb      	ldr	r3, [r7, #28]
 80066fc:	9300      	str	r3, [sp, #0]
 80066fe:	69bb      	ldr	r3, [r7, #24]
 8006700:	2200      	movs	r2, #0
 8006702:	2140      	movs	r1, #64	; 0x40
 8006704:	68f8      	ldr	r0, [r7, #12]
 8006706:	f000 f831 	bl	800676c <I2C_WaitOnFlagUntilTimeout>
 800670a:	4603      	mov	r3, r0
 800670c:	2b00      	cmp	r3, #0
 800670e:	d001      	beq.n	8006714 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8006710:	2301      	movs	r3, #1
 8006712:	e000      	b.n	8006716 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8006714:	2300      	movs	r3, #0
}
 8006716:	4618      	mov	r0, r3
 8006718:	3710      	adds	r7, #16
 800671a:	46bd      	mov	sp, r7
 800671c:	bd80      	pop	{r7, pc}
 800671e:	bf00      	nop
 8006720:	80002000 	.word	0x80002000

08006724 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006724:	b480      	push	{r7}
 8006726:	b083      	sub	sp, #12
 8006728:	af00      	add	r7, sp, #0
 800672a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	699b      	ldr	r3, [r3, #24]
 8006732:	f003 0302 	and.w	r3, r3, #2
 8006736:	2b02      	cmp	r3, #2
 8006738:	d103      	bne.n	8006742 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	2200      	movs	r2, #0
 8006740:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	699b      	ldr	r3, [r3, #24]
 8006748:	f003 0301 	and.w	r3, r3, #1
 800674c:	2b01      	cmp	r3, #1
 800674e:	d007      	beq.n	8006760 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	699a      	ldr	r2, [r3, #24]
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f042 0201 	orr.w	r2, r2, #1
 800675e:	619a      	str	r2, [r3, #24]
  }
}
 8006760:	bf00      	nop
 8006762:	370c      	adds	r7, #12
 8006764:	46bd      	mov	sp, r7
 8006766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676a:	4770      	bx	lr

0800676c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800676c:	b580      	push	{r7, lr}
 800676e:	b084      	sub	sp, #16
 8006770:	af00      	add	r7, sp, #0
 8006772:	60f8      	str	r0, [r7, #12]
 8006774:	60b9      	str	r1, [r7, #8]
 8006776:	603b      	str	r3, [r7, #0]
 8006778:	4613      	mov	r3, r2
 800677a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800677c:	e022      	b.n	80067c4 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800677e:	683b      	ldr	r3, [r7, #0]
 8006780:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006784:	d01e      	beq.n	80067c4 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006786:	f7fe ff59 	bl	800563c <HAL_GetTick>
 800678a:	4602      	mov	r2, r0
 800678c:	69bb      	ldr	r3, [r7, #24]
 800678e:	1ad3      	subs	r3, r2, r3
 8006790:	683a      	ldr	r2, [r7, #0]
 8006792:	429a      	cmp	r2, r3
 8006794:	d302      	bcc.n	800679c <I2C_WaitOnFlagUntilTimeout+0x30>
 8006796:	683b      	ldr	r3, [r7, #0]
 8006798:	2b00      	cmp	r3, #0
 800679a:	d113      	bne.n	80067c4 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067a0:	f043 0220 	orr.w	r2, r3, #32
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	2220      	movs	r2, #32
 80067ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	2200      	movs	r2, #0
 80067b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	2200      	movs	r2, #0
 80067bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80067c0:	2301      	movs	r3, #1
 80067c2:	e00f      	b.n	80067e4 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	699a      	ldr	r2, [r3, #24]
 80067ca:	68bb      	ldr	r3, [r7, #8]
 80067cc:	4013      	ands	r3, r2
 80067ce:	68ba      	ldr	r2, [r7, #8]
 80067d0:	429a      	cmp	r2, r3
 80067d2:	bf0c      	ite	eq
 80067d4:	2301      	moveq	r3, #1
 80067d6:	2300      	movne	r3, #0
 80067d8:	b2db      	uxtb	r3, r3
 80067da:	461a      	mov	r2, r3
 80067dc:	79fb      	ldrb	r3, [r7, #7]
 80067de:	429a      	cmp	r2, r3
 80067e0:	d0cd      	beq.n	800677e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80067e2:	2300      	movs	r3, #0
}
 80067e4:	4618      	mov	r0, r3
 80067e6:	3710      	adds	r7, #16
 80067e8:	46bd      	mov	sp, r7
 80067ea:	bd80      	pop	{r7, pc}

080067ec <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80067ec:	b580      	push	{r7, lr}
 80067ee:	b084      	sub	sp, #16
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	60f8      	str	r0, [r7, #12]
 80067f4:	60b9      	str	r1, [r7, #8]
 80067f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80067f8:	e02c      	b.n	8006854 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80067fa:	687a      	ldr	r2, [r7, #4]
 80067fc:	68b9      	ldr	r1, [r7, #8]
 80067fe:	68f8      	ldr	r0, [r7, #12]
 8006800:	f000 f870 	bl	80068e4 <I2C_IsAcknowledgeFailed>
 8006804:	4603      	mov	r3, r0
 8006806:	2b00      	cmp	r3, #0
 8006808:	d001      	beq.n	800680e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800680a:	2301      	movs	r3, #1
 800680c:	e02a      	b.n	8006864 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800680e:	68bb      	ldr	r3, [r7, #8]
 8006810:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006814:	d01e      	beq.n	8006854 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006816:	f7fe ff11 	bl	800563c <HAL_GetTick>
 800681a:	4602      	mov	r2, r0
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	1ad3      	subs	r3, r2, r3
 8006820:	68ba      	ldr	r2, [r7, #8]
 8006822:	429a      	cmp	r2, r3
 8006824:	d302      	bcc.n	800682c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006826:	68bb      	ldr	r3, [r7, #8]
 8006828:	2b00      	cmp	r3, #0
 800682a:	d113      	bne.n	8006854 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006830:	f043 0220 	orr.w	r2, r3, #32
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	2220      	movs	r2, #32
 800683c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	2200      	movs	r2, #0
 8006844:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	2200      	movs	r2, #0
 800684c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8006850:	2301      	movs	r3, #1
 8006852:	e007      	b.n	8006864 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	699b      	ldr	r3, [r3, #24]
 800685a:	f003 0302 	and.w	r3, r3, #2
 800685e:	2b02      	cmp	r3, #2
 8006860:	d1cb      	bne.n	80067fa <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006862:	2300      	movs	r3, #0
}
 8006864:	4618      	mov	r0, r3
 8006866:	3710      	adds	r7, #16
 8006868:	46bd      	mov	sp, r7
 800686a:	bd80      	pop	{r7, pc}

0800686c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800686c:	b580      	push	{r7, lr}
 800686e:	b084      	sub	sp, #16
 8006870:	af00      	add	r7, sp, #0
 8006872:	60f8      	str	r0, [r7, #12]
 8006874:	60b9      	str	r1, [r7, #8]
 8006876:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006878:	e028      	b.n	80068cc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800687a:	687a      	ldr	r2, [r7, #4]
 800687c:	68b9      	ldr	r1, [r7, #8]
 800687e:	68f8      	ldr	r0, [r7, #12]
 8006880:	f000 f830 	bl	80068e4 <I2C_IsAcknowledgeFailed>
 8006884:	4603      	mov	r3, r0
 8006886:	2b00      	cmp	r3, #0
 8006888:	d001      	beq.n	800688e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800688a:	2301      	movs	r3, #1
 800688c:	e026      	b.n	80068dc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800688e:	f7fe fed5 	bl	800563c <HAL_GetTick>
 8006892:	4602      	mov	r2, r0
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	1ad3      	subs	r3, r2, r3
 8006898:	68ba      	ldr	r2, [r7, #8]
 800689a:	429a      	cmp	r2, r3
 800689c:	d302      	bcc.n	80068a4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800689e:	68bb      	ldr	r3, [r7, #8]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d113      	bne.n	80068cc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80068a8:	f043 0220 	orr.w	r2, r3, #32
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	2220      	movs	r2, #32
 80068b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	2200      	movs	r2, #0
 80068bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	2200      	movs	r2, #0
 80068c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80068c8:	2301      	movs	r3, #1
 80068ca:	e007      	b.n	80068dc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	699b      	ldr	r3, [r3, #24]
 80068d2:	f003 0320 	and.w	r3, r3, #32
 80068d6:	2b20      	cmp	r3, #32
 80068d8:	d1cf      	bne.n	800687a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80068da:	2300      	movs	r3, #0
}
 80068dc:	4618      	mov	r0, r3
 80068de:	3710      	adds	r7, #16
 80068e0:	46bd      	mov	sp, r7
 80068e2:	bd80      	pop	{r7, pc}

080068e4 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80068e4:	b580      	push	{r7, lr}
 80068e6:	b084      	sub	sp, #16
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	60f8      	str	r0, [r7, #12]
 80068ec:	60b9      	str	r1, [r7, #8]
 80068ee:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	699b      	ldr	r3, [r3, #24]
 80068f6:	f003 0310 	and.w	r3, r3, #16
 80068fa:	2b10      	cmp	r3, #16
 80068fc:	d151      	bne.n	80069a2 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80068fe:	e022      	b.n	8006946 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006900:	68bb      	ldr	r3, [r7, #8]
 8006902:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006906:	d01e      	beq.n	8006946 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006908:	f7fe fe98 	bl	800563c <HAL_GetTick>
 800690c:	4602      	mov	r2, r0
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	1ad3      	subs	r3, r2, r3
 8006912:	68ba      	ldr	r2, [r7, #8]
 8006914:	429a      	cmp	r2, r3
 8006916:	d302      	bcc.n	800691e <I2C_IsAcknowledgeFailed+0x3a>
 8006918:	68bb      	ldr	r3, [r7, #8]
 800691a:	2b00      	cmp	r3, #0
 800691c:	d113      	bne.n	8006946 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006922:	f043 0220 	orr.w	r2, r3, #32
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	2220      	movs	r2, #32
 800692e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	2200      	movs	r2, #0
 8006936:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	2200      	movs	r2, #0
 800693e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8006942:	2301      	movs	r3, #1
 8006944:	e02e      	b.n	80069a4 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	699b      	ldr	r3, [r3, #24]
 800694c:	f003 0320 	and.w	r3, r3, #32
 8006950:	2b20      	cmp	r3, #32
 8006952:	d1d5      	bne.n	8006900 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	2210      	movs	r2, #16
 800695a:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	2220      	movs	r2, #32
 8006962:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006964:	68f8      	ldr	r0, [r7, #12]
 8006966:	f7ff fedd 	bl	8006724 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	6859      	ldr	r1, [r3, #4]
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	681a      	ldr	r2, [r3, #0]
 8006974:	4b0d      	ldr	r3, [pc, #52]	; (80069ac <I2C_IsAcknowledgeFailed+0xc8>)
 8006976:	400b      	ands	r3, r1
 8006978:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800697e:	f043 0204 	orr.w	r2, r3, #4
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	2220      	movs	r2, #32
 800698a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	2200      	movs	r2, #0
 8006992:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	2200      	movs	r2, #0
 800699a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800699e:	2301      	movs	r3, #1
 80069a0:	e000      	b.n	80069a4 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 80069a2:	2300      	movs	r3, #0
}
 80069a4:	4618      	mov	r0, r3
 80069a6:	3710      	adds	r7, #16
 80069a8:	46bd      	mov	sp, r7
 80069aa:	bd80      	pop	{r7, pc}
 80069ac:	fe00e800 	.word	0xfe00e800

080069b0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 80069b0:	b480      	push	{r7}
 80069b2:	b085      	sub	sp, #20
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	60f8      	str	r0, [r7, #12]
 80069b8:	607b      	str	r3, [r7, #4]
 80069ba:	460b      	mov	r3, r1
 80069bc:	817b      	strh	r3, [r7, #10]
 80069be:	4613      	mov	r3, r2
 80069c0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	685a      	ldr	r2, [r3, #4]
 80069c8:	69bb      	ldr	r3, [r7, #24]
 80069ca:	0d5b      	lsrs	r3, r3, #21
 80069cc:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80069d0:	4b0d      	ldr	r3, [pc, #52]	; (8006a08 <I2C_TransferConfig+0x58>)
 80069d2:	430b      	orrs	r3, r1
 80069d4:	43db      	mvns	r3, r3
 80069d6:	ea02 0103 	and.w	r1, r2, r3
 80069da:	897b      	ldrh	r3, [r7, #10]
 80069dc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80069e0:	7a7b      	ldrb	r3, [r7, #9]
 80069e2:	041b      	lsls	r3, r3, #16
 80069e4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80069e8:	431a      	orrs	r2, r3
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	431a      	orrs	r2, r3
 80069ee:	69bb      	ldr	r3, [r7, #24]
 80069f0:	431a      	orrs	r2, r3
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	430a      	orrs	r2, r1
 80069f8:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 80069fa:	bf00      	nop
 80069fc:	3714      	adds	r7, #20
 80069fe:	46bd      	mov	sp, r7
 8006a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a04:	4770      	bx	lr
 8006a06:	bf00      	nop
 8006a08:	03ff63ff 	.word	0x03ff63ff

08006a0c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006a0c:	b480      	push	{r7}
 8006a0e:	b083      	sub	sp, #12
 8006a10:	af00      	add	r7, sp, #0
 8006a12:	6078      	str	r0, [r7, #4]
 8006a14:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006a1c:	b2db      	uxtb	r3, r3
 8006a1e:	2b20      	cmp	r3, #32
 8006a20:	d138      	bne.n	8006a94 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006a28:	2b01      	cmp	r3, #1
 8006a2a:	d101      	bne.n	8006a30 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006a2c:	2302      	movs	r3, #2
 8006a2e:	e032      	b.n	8006a96 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2201      	movs	r2, #1
 8006a34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2224      	movs	r2, #36	; 0x24
 8006a3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	681a      	ldr	r2, [r3, #0]
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	f022 0201 	bic.w	r2, r2, #1
 8006a4e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	681a      	ldr	r2, [r3, #0]
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006a5e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	6819      	ldr	r1, [r3, #0]
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	683a      	ldr	r2, [r7, #0]
 8006a6c:	430a      	orrs	r2, r1
 8006a6e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	681a      	ldr	r2, [r3, #0]
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f042 0201 	orr.w	r2, r2, #1
 8006a7e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2220      	movs	r2, #32
 8006a84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	2200      	movs	r2, #0
 8006a8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006a90:	2300      	movs	r3, #0
 8006a92:	e000      	b.n	8006a96 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006a94:	2302      	movs	r3, #2
  }
}
 8006a96:	4618      	mov	r0, r3
 8006a98:	370c      	adds	r7, #12
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa0:	4770      	bx	lr

08006aa2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006aa2:	b480      	push	{r7}
 8006aa4:	b085      	sub	sp, #20
 8006aa6:	af00      	add	r7, sp, #0
 8006aa8:	6078      	str	r0, [r7, #4]
 8006aaa:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006ab2:	b2db      	uxtb	r3, r3
 8006ab4:	2b20      	cmp	r3, #32
 8006ab6:	d139      	bne.n	8006b2c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006abe:	2b01      	cmp	r3, #1
 8006ac0:	d101      	bne.n	8006ac6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006ac2:	2302      	movs	r3, #2
 8006ac4:	e033      	b.n	8006b2e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	2201      	movs	r2, #1
 8006aca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	2224      	movs	r2, #36	; 0x24
 8006ad2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	681a      	ldr	r2, [r3, #0]
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	f022 0201 	bic.w	r2, r2, #1
 8006ae4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006af4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	021b      	lsls	r3, r3, #8
 8006afa:	68fa      	ldr	r2, [r7, #12]
 8006afc:	4313      	orrs	r3, r2
 8006afe:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	68fa      	ldr	r2, [r7, #12]
 8006b06:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	681a      	ldr	r2, [r3, #0]
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f042 0201 	orr.w	r2, r2, #1
 8006b16:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	2220      	movs	r2, #32
 8006b1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	2200      	movs	r2, #0
 8006b24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006b28:	2300      	movs	r3, #0
 8006b2a:	e000      	b.n	8006b2e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006b2c:	2302      	movs	r3, #2
  }
}
 8006b2e:	4618      	mov	r0, r3
 8006b30:	3714      	adds	r7, #20
 8006b32:	46bd      	mov	sp, r7
 8006b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b38:	4770      	bx	lr
	...

08006b3c <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8006b3c:	b480      	push	{r7}
 8006b3e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006b40:	4b05      	ldr	r3, [pc, #20]	; (8006b58 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	4a04      	ldr	r2, [pc, #16]	; (8006b58 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006b46:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006b4a:	6013      	str	r3, [r2, #0]
}
 8006b4c:	bf00      	nop
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b54:	4770      	bx	lr
 8006b56:	bf00      	nop
 8006b58:	58000400 	.word	0x58000400

08006b5c <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */  
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8006b5c:	b480      	push	{r7}
 8006b5e:	af00      	add	r7, sp, #0
  return  (PWR->CR1 & PWR_CR1_VOS);
 8006b60:	4b04      	ldr	r3, [pc, #16]	; (8006b74 <HAL_PWREx_GetVoltageRange+0x18>)
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8006b68:	4618      	mov	r0, r3
 8006b6a:	46bd      	mov	sp, r7
 8006b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b70:	4770      	bx	lr
 8006b72:	bf00      	nop
 8006b74:	58000400 	.word	0x58000400

08006b78 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8006b78:	b480      	push	{r7}
 8006b7a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8006b7c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006b86:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006b8a:	d101      	bne.n	8006b90 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8006b8c:	2301      	movs	r3, #1
 8006b8e:	e000      	b.n	8006b92 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8006b90:	2300      	movs	r3, #0
}
 8006b92:	4618      	mov	r0, r3
 8006b94:	46bd      	mov	sp, r7
 8006b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9a:	4770      	bx	lr

08006b9c <LL_RCC_HSE_EnableBypass>:
{
 8006b9c:	b480      	push	{r7}
 8006b9e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYP);
 8006ba0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006baa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006bae:	6013      	str	r3, [r2, #0]
}
 8006bb0:	bf00      	nop
 8006bb2:	46bd      	mov	sp, r7
 8006bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb8:	4770      	bx	lr

08006bba <LL_RCC_HSE_DisableBypass>:
{
 8006bba:	b480      	push	{r7}
 8006bbc:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 8006bbe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006bc8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006bcc:	6013      	str	r3, [r2, #0]
}
 8006bce:	bf00      	nop
 8006bd0:	46bd      	mov	sp, r7
 8006bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd6:	4770      	bx	lr

08006bd8 <LL_RCC_HSE_Enable>:
{
 8006bd8:	b480      	push	{r7}
 8006bda:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8006bdc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006be6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006bea:	6013      	str	r3, [r2, #0]
}
 8006bec:	bf00      	nop
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf4:	4770      	bx	lr

08006bf6 <LL_RCC_HSE_Disable>:
{
 8006bf6:	b480      	push	{r7}
 8006bf8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8006bfa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006c04:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006c08:	6013      	str	r3, [r2, #0]
}
 8006c0a:	bf00      	nop
 8006c0c:	46bd      	mov	sp, r7
 8006c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c12:	4770      	bx	lr

08006c14 <LL_RCC_HSE_IsReady>:
{
 8006c14:	b480      	push	{r7}
 8006c16:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8006c18:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c22:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006c26:	d101      	bne.n	8006c2c <LL_RCC_HSE_IsReady+0x18>
 8006c28:	2301      	movs	r3, #1
 8006c2a:	e000      	b.n	8006c2e <LL_RCC_HSE_IsReady+0x1a>
 8006c2c:	2300      	movs	r3, #0
}
 8006c2e:	4618      	mov	r0, r3
 8006c30:	46bd      	mov	sp, r7
 8006c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c36:	4770      	bx	lr

08006c38 <LL_RCC_HSI_Enable>:
{
 8006c38:	b480      	push	{r7}
 8006c3a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8006c3c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006c46:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006c4a:	6013      	str	r3, [r2, #0]
}
 8006c4c:	bf00      	nop
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c54:	4770      	bx	lr

08006c56 <LL_RCC_HSI_Disable>:
{
 8006c56:	b480      	push	{r7}
 8006c58:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8006c5a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006c64:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006c68:	6013      	str	r3, [r2, #0]
}
 8006c6a:	bf00      	nop
 8006c6c:	46bd      	mov	sp, r7
 8006c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c72:	4770      	bx	lr

08006c74 <LL_RCC_HSI_IsReady>:
{
 8006c74:	b480      	push	{r7}
 8006c76:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8006c78:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006c82:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c86:	d101      	bne.n	8006c8c <LL_RCC_HSI_IsReady+0x18>
 8006c88:	2301      	movs	r3, #1
 8006c8a:	e000      	b.n	8006c8e <LL_RCC_HSI_IsReady+0x1a>
 8006c8c:	2300      	movs	r3, #0
}
 8006c8e:	4618      	mov	r0, r3
 8006c90:	46bd      	mov	sp, r7
 8006c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c96:	4770      	bx	lr

08006c98 <LL_RCC_HSI_SetCalibTrimming>:
{
 8006c98:	b480      	push	{r7}
 8006c9a:	b083      	sub	sp, #12
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8006ca0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006ca4:	685b      	ldr	r3, [r3, #4]
 8006ca6:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	061b      	lsls	r3, r3, #24
 8006cae:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006cb2:	4313      	orrs	r3, r2
 8006cb4:	604b      	str	r3, [r1, #4]
}
 8006cb6:	bf00      	nop
 8006cb8:	370c      	adds	r7, #12
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc0:	4770      	bx	lr

08006cc2 <LL_RCC_HSI48_Enable>:
{
 8006cc2:	b480      	push	{r7}
 8006cc4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8006cc6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006cca:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006cce:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006cd2:	f043 0301 	orr.w	r3, r3, #1
 8006cd6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 8006cda:	bf00      	nop
 8006cdc:	46bd      	mov	sp, r7
 8006cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce2:	4770      	bx	lr

08006ce4 <LL_RCC_HSI48_Disable>:
{
 8006ce4:	b480      	push	{r7}
 8006ce6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8006ce8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006cec:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006cf0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006cf4:	f023 0301 	bic.w	r3, r3, #1
 8006cf8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 8006cfc:	bf00      	nop
 8006cfe:	46bd      	mov	sp, r7
 8006d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d04:	4770      	bx	lr

08006d06 <LL_RCC_HSI48_IsReady>:
{
 8006d06:	b480      	push	{r7}
 8006d08:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8006d0a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006d0e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006d12:	f003 0302 	and.w	r3, r3, #2
 8006d16:	2b02      	cmp	r3, #2
 8006d18:	d101      	bne.n	8006d1e <LL_RCC_HSI48_IsReady+0x18>
 8006d1a:	2301      	movs	r3, #1
 8006d1c:	e000      	b.n	8006d20 <LL_RCC_HSI48_IsReady+0x1a>
 8006d1e:	2300      	movs	r3, #0
}
 8006d20:	4618      	mov	r0, r3
 8006d22:	46bd      	mov	sp, r7
 8006d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d28:	4770      	bx	lr

08006d2a <LL_RCC_LSE_Enable>:
{
 8006d2a:	b480      	push	{r7}
 8006d2c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8006d2e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006d32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d36:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006d3a:	f043 0301 	orr.w	r3, r3, #1
 8006d3e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8006d42:	bf00      	nop
 8006d44:	46bd      	mov	sp, r7
 8006d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d4a:	4770      	bx	lr

08006d4c <LL_RCC_LSE_Disable>:
{
 8006d4c:	b480      	push	{r7}
 8006d4e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8006d50:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006d54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d58:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006d5c:	f023 0301 	bic.w	r3, r3, #1
 8006d60:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8006d64:	bf00      	nop
 8006d66:	46bd      	mov	sp, r7
 8006d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6c:	4770      	bx	lr

08006d6e <LL_RCC_LSE_EnableBypass>:
{
 8006d6e:	b480      	push	{r7}
 8006d70:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8006d72:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006d76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d7a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006d7e:	f043 0304 	orr.w	r3, r3, #4
 8006d82:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8006d86:	bf00      	nop
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8e:	4770      	bx	lr

08006d90 <LL_RCC_LSE_DisableBypass>:
{
 8006d90:	b480      	push	{r7}
 8006d92:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8006d94:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006d98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d9c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006da0:	f023 0304 	bic.w	r3, r3, #4
 8006da4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8006da8:	bf00      	nop
 8006daa:	46bd      	mov	sp, r7
 8006dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db0:	4770      	bx	lr

08006db2 <LL_RCC_LSE_IsReady>:
{
 8006db2:	b480      	push	{r7}
 8006db4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8006db6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006dba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006dbe:	f003 0302 	and.w	r3, r3, #2
 8006dc2:	2b02      	cmp	r3, #2
 8006dc4:	d101      	bne.n	8006dca <LL_RCC_LSE_IsReady+0x18>
 8006dc6:	2301      	movs	r3, #1
 8006dc8:	e000      	b.n	8006dcc <LL_RCC_LSE_IsReady+0x1a>
 8006dca:	2300      	movs	r3, #0
}
 8006dcc:	4618      	mov	r0, r3
 8006dce:	46bd      	mov	sp, r7
 8006dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd4:	4770      	bx	lr

08006dd6 <LL_RCC_LSI1_Enable>:
{
 8006dd6:	b480      	push	{r7}
 8006dd8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8006dda:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006dde:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006de2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006de6:	f043 0301 	orr.w	r3, r3, #1
 8006dea:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8006dee:	bf00      	nop
 8006df0:	46bd      	mov	sp, r7
 8006df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df6:	4770      	bx	lr

08006df8 <LL_RCC_LSI1_Disable>:
{
 8006df8:	b480      	push	{r7}
 8006dfa:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8006dfc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006e00:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006e04:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006e08:	f023 0301 	bic.w	r3, r3, #1
 8006e0c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8006e10:	bf00      	nop
 8006e12:	46bd      	mov	sp, r7
 8006e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e18:	4770      	bx	lr

08006e1a <LL_RCC_LSI1_IsReady>:
{
 8006e1a:	b480      	push	{r7}
 8006e1c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8006e1e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006e22:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006e26:	f003 0302 	and.w	r3, r3, #2
 8006e2a:	2b02      	cmp	r3, #2
 8006e2c:	d101      	bne.n	8006e32 <LL_RCC_LSI1_IsReady+0x18>
 8006e2e:	2301      	movs	r3, #1
 8006e30:	e000      	b.n	8006e34 <LL_RCC_LSI1_IsReady+0x1a>
 8006e32:	2300      	movs	r3, #0
}
 8006e34:	4618      	mov	r0, r3
 8006e36:	46bd      	mov	sp, r7
 8006e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e3c:	4770      	bx	lr

08006e3e <LL_RCC_LSI2_Enable>:
{
 8006e3e:	b480      	push	{r7}
 8006e40:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8006e42:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006e46:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006e4a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006e4e:	f043 0304 	orr.w	r3, r3, #4
 8006e52:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8006e56:	bf00      	nop
 8006e58:	46bd      	mov	sp, r7
 8006e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5e:	4770      	bx	lr

08006e60 <LL_RCC_LSI2_Disable>:
{
 8006e60:	b480      	push	{r7}
 8006e62:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8006e64:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006e68:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006e6c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006e70:	f023 0304 	bic.w	r3, r3, #4
 8006e74:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8006e78:	bf00      	nop
 8006e7a:	46bd      	mov	sp, r7
 8006e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e80:	4770      	bx	lr

08006e82 <LL_RCC_LSI2_IsReady>:
{
 8006e82:	b480      	push	{r7}
 8006e84:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8006e86:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006e8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006e8e:	f003 0308 	and.w	r3, r3, #8
 8006e92:	2b08      	cmp	r3, #8
 8006e94:	d101      	bne.n	8006e9a <LL_RCC_LSI2_IsReady+0x18>
 8006e96:	2301      	movs	r3, #1
 8006e98:	e000      	b.n	8006e9c <LL_RCC_LSI2_IsReady+0x1a>
 8006e9a:	2300      	movs	r3, #0
}
 8006e9c:	4618      	mov	r0, r3
 8006e9e:	46bd      	mov	sp, r7
 8006ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea4:	4770      	bx	lr

08006ea6 <LL_RCC_LSI2_SetTrimming>:
{
 8006ea6:	b480      	push	{r7}
 8006ea8:	b083      	sub	sp, #12
 8006eaa:	af00      	add	r7, sp, #0
 8006eac:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8006eae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006eb2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006eb6:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	021b      	lsls	r3, r3, #8
 8006ebe:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006ec2:	4313      	orrs	r3, r2
 8006ec4:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8006ec8:	bf00      	nop
 8006eca:	370c      	adds	r7, #12
 8006ecc:	46bd      	mov	sp, r7
 8006ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed2:	4770      	bx	lr

08006ed4 <LL_RCC_MSI_Enable>:
{
 8006ed4:	b480      	push	{r7}
 8006ed6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8006ed8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006ee2:	f043 0301 	orr.w	r3, r3, #1
 8006ee6:	6013      	str	r3, [r2, #0]
}
 8006ee8:	bf00      	nop
 8006eea:	46bd      	mov	sp, r7
 8006eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef0:	4770      	bx	lr

08006ef2 <LL_RCC_MSI_Disable>:
{
 8006ef2:	b480      	push	{r7}
 8006ef4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8006ef6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006f00:	f023 0301 	bic.w	r3, r3, #1
 8006f04:	6013      	str	r3, [r2, #0]
}
 8006f06:	bf00      	nop
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0e:	4770      	bx	lr

08006f10 <LL_RCC_MSI_IsReady>:
{
 8006f10:	b480      	push	{r7}
 8006f12:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8006f14:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	f003 0302 	and.w	r3, r3, #2
 8006f1e:	2b02      	cmp	r3, #2
 8006f20:	d101      	bne.n	8006f26 <LL_RCC_MSI_IsReady+0x16>
 8006f22:	2301      	movs	r3, #1
 8006f24:	e000      	b.n	8006f28 <LL_RCC_MSI_IsReady+0x18>
 8006f26:	2300      	movs	r3, #0
}
 8006f28:	4618      	mov	r0, r3
 8006f2a:	46bd      	mov	sp, r7
 8006f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f30:	4770      	bx	lr

08006f32 <LL_RCC_MSI_SetRange>:
{
 8006f32:	b480      	push	{r7}
 8006f34:	b083      	sub	sp, #12
 8006f36:	af00      	add	r7, sp, #0
 8006f38:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8006f3a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006f44:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	4313      	orrs	r3, r2
 8006f4c:	600b      	str	r3, [r1, #0]
}
 8006f4e:	bf00      	nop
 8006f50:	370c      	adds	r7, #12
 8006f52:	46bd      	mov	sp, r7
 8006f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f58:	4770      	bx	lr

08006f5a <LL_RCC_MSI_GetRange>:
{
 8006f5a:	b480      	push	{r7}
 8006f5c:	b083      	sub	sp, #12
 8006f5e:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8006f60:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006f6a:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	2bb0      	cmp	r3, #176	; 0xb0
 8006f70:	d901      	bls.n	8006f76 <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 8006f72:	23b0      	movs	r3, #176	; 0xb0
 8006f74:	607b      	str	r3, [r7, #4]
  return msiRange;
 8006f76:	687b      	ldr	r3, [r7, #4]
}
 8006f78:	4618      	mov	r0, r3
 8006f7a:	370c      	adds	r7, #12
 8006f7c:	46bd      	mov	sp, r7
 8006f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f82:	4770      	bx	lr

08006f84 <LL_RCC_MSI_SetCalibTrimming>:
{
 8006f84:	b480      	push	{r7}
 8006f86:	b083      	sub	sp, #12
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8006f8c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006f90:	685b      	ldr	r3, [r3, #4]
 8006f92:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	021b      	lsls	r3, r3, #8
 8006f9a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006f9e:	4313      	orrs	r3, r2
 8006fa0:	604b      	str	r3, [r1, #4]
}
 8006fa2:	bf00      	nop
 8006fa4:	370c      	adds	r7, #12
 8006fa6:	46bd      	mov	sp, r7
 8006fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fac:	4770      	bx	lr

08006fae <LL_RCC_SetSysClkSource>:
{
 8006fae:	b480      	push	{r7}
 8006fb0:	b083      	sub	sp, #12
 8006fb2:	af00      	add	r7, sp, #0
 8006fb4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8006fb6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006fba:	689b      	ldr	r3, [r3, #8]
 8006fbc:	f023 0203 	bic.w	r2, r3, #3
 8006fc0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	4313      	orrs	r3, r2
 8006fc8:	608b      	str	r3, [r1, #8]
}
 8006fca:	bf00      	nop
 8006fcc:	370c      	adds	r7, #12
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd4:	4770      	bx	lr

08006fd6 <LL_RCC_GetSysClkSource>:
{
 8006fd6:	b480      	push	{r7}
 8006fd8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8006fda:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006fde:	689b      	ldr	r3, [r3, #8]
 8006fe0:	f003 030c 	and.w	r3, r3, #12
}
 8006fe4:	4618      	mov	r0, r3
 8006fe6:	46bd      	mov	sp, r7
 8006fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fec:	4770      	bx	lr

08006fee <LL_RCC_SetAHBPrescaler>:
{
 8006fee:	b480      	push	{r7}
 8006ff0:	b083      	sub	sp, #12
 8006ff2:	af00      	add	r7, sp, #0
 8006ff4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8006ff6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006ffa:	689b      	ldr	r3, [r3, #8]
 8006ffc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007000:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	4313      	orrs	r3, r2
 8007008:	608b      	str	r3, [r1, #8]
}
 800700a:	bf00      	nop
 800700c:	370c      	adds	r7, #12
 800700e:	46bd      	mov	sp, r7
 8007010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007014:	4770      	bx	lr

08007016 <LL_C2_RCC_SetAHBPrescaler>:
{
 8007016:	b480      	push	{r7}
 8007018:	b083      	sub	sp, #12
 800701a:	af00      	add	r7, sp, #0
 800701c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 800701e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007022:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8007026:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800702a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	4313      	orrs	r3, r2
 8007032:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8007036:	bf00      	nop
 8007038:	370c      	adds	r7, #12
 800703a:	46bd      	mov	sp, r7
 800703c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007040:	4770      	bx	lr

08007042 <LL_RCC_SetAHB4Prescaler>:
{
 8007042:	b480      	push	{r7}
 8007044:	b083      	sub	sp, #12
 8007046:	af00      	add	r7, sp, #0
 8007048:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 800704a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800704e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8007052:	f023 020f 	bic.w	r2, r3, #15
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	091b      	lsrs	r3, r3, #4
 800705a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800705e:	4313      	orrs	r3, r2
 8007060:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8007064:	bf00      	nop
 8007066:	370c      	adds	r7, #12
 8007068:	46bd      	mov	sp, r7
 800706a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800706e:	4770      	bx	lr

08007070 <LL_RCC_SetAPB1Prescaler>:
{
 8007070:	b480      	push	{r7}
 8007072:	b083      	sub	sp, #12
 8007074:	af00      	add	r7, sp, #0
 8007076:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8007078:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800707c:	689b      	ldr	r3, [r3, #8]
 800707e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007082:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	4313      	orrs	r3, r2
 800708a:	608b      	str	r3, [r1, #8]
}
 800708c:	bf00      	nop
 800708e:	370c      	adds	r7, #12
 8007090:	46bd      	mov	sp, r7
 8007092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007096:	4770      	bx	lr

08007098 <LL_RCC_SetAPB2Prescaler>:
{
 8007098:	b480      	push	{r7}
 800709a:	b083      	sub	sp, #12
 800709c:	af00      	add	r7, sp, #0
 800709e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80070a0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80070a4:	689b      	ldr	r3, [r3, #8]
 80070a6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80070aa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	4313      	orrs	r3, r2
 80070b2:	608b      	str	r3, [r1, #8]
}
 80070b4:	bf00      	nop
 80070b6:	370c      	adds	r7, #12
 80070b8:	46bd      	mov	sp, r7
 80070ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070be:	4770      	bx	lr

080070c0 <LL_RCC_GetAHBPrescaler>:
{
 80070c0:	b480      	push	{r7}
 80070c2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80070c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80070c8:	689b      	ldr	r3, [r3, #8]
 80070ca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80070ce:	4618      	mov	r0, r3
 80070d0:	46bd      	mov	sp, r7
 80070d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d6:	4770      	bx	lr

080070d8 <LL_RCC_GetAHB4Prescaler>:
{
 80070d8:	b480      	push	{r7}
 80070da:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 80070dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80070e0:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80070e4:	011b      	lsls	r3, r3, #4
 80070e6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80070ea:	4618      	mov	r0, r3
 80070ec:	46bd      	mov	sp, r7
 80070ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f2:	4770      	bx	lr

080070f4 <LL_RCC_GetAPB1Prescaler>:
{
 80070f4:	b480      	push	{r7}
 80070f6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80070f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80070fc:	689b      	ldr	r3, [r3, #8]
 80070fe:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8007102:	4618      	mov	r0, r3
 8007104:	46bd      	mov	sp, r7
 8007106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800710a:	4770      	bx	lr

0800710c <LL_RCC_GetAPB2Prescaler>:
{
 800710c:	b480      	push	{r7}
 800710e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8007110:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007114:	689b      	ldr	r3, [r3, #8]
 8007116:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 800711a:	4618      	mov	r0, r3
 800711c:	46bd      	mov	sp, r7
 800711e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007122:	4770      	bx	lr

08007124 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8007124:	b480      	push	{r7}
 8007126:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8007128:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007132:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007136:	6013      	str	r3, [r2, #0]
}
 8007138:	bf00      	nop
 800713a:	46bd      	mov	sp, r7
 800713c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007140:	4770      	bx	lr

08007142 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8007142:	b480      	push	{r7}
 8007144:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8007146:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007150:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007154:	6013      	str	r3, [r2, #0]
}
 8007156:	bf00      	nop
 8007158:	46bd      	mov	sp, r7
 800715a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800715e:	4770      	bx	lr

08007160 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8007160:	b480      	push	{r7}
 8007162:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8007164:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800716e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007172:	d101      	bne.n	8007178 <LL_RCC_PLL_IsReady+0x18>
 8007174:	2301      	movs	r3, #1
 8007176:	e000      	b.n	800717a <LL_RCC_PLL_IsReady+0x1a>
 8007178:	2300      	movs	r3, #0
}
 800717a:	4618      	mov	r0, r3
 800717c:	46bd      	mov	sp, r7
 800717e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007182:	4770      	bx	lr

08007184 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8007184:	b480      	push	{r7}
 8007186:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8007188:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800718c:	68db      	ldr	r3, [r3, #12]
 800718e:	0a1b      	lsrs	r3, r3, #8
 8007190:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8007194:	4618      	mov	r0, r3
 8007196:	46bd      	mov	sp, r7
 8007198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719c:	4770      	bx	lr

0800719e <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800719e:	b480      	push	{r7}
 80071a0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80071a2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80071a6:	68db      	ldr	r3, [r3, #12]
 80071a8:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 80071ac:	4618      	mov	r0, r3
 80071ae:	46bd      	mov	sp, r7
 80071b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b4:	4770      	bx	lr

080071b6 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80071b6:	b480      	push	{r7}
 80071b8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80071ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80071be:	68db      	ldr	r3, [r3, #12]
 80071c0:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 80071c4:	4618      	mov	r0, r3
 80071c6:	46bd      	mov	sp, r7
 80071c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071cc:	4770      	bx	lr

080071ce <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80071ce:	b480      	push	{r7}
 80071d0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80071d2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80071d6:	68db      	ldr	r3, [r3, #12]
 80071d8:	f003 0303 	and.w	r3, r3, #3
}
 80071dc:	4618      	mov	r0, r3
 80071de:	46bd      	mov	sp, r7
 80071e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e4:	4770      	bx	lr

080071e6 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 80071e6:	b480      	push	{r7}
 80071e8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 80071ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80071ee:	689b      	ldr	r3, [r3, #8]
 80071f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80071f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80071f8:	d101      	bne.n	80071fe <LL_RCC_IsActiveFlag_HPRE+0x18>
 80071fa:	2301      	movs	r3, #1
 80071fc:	e000      	b.n	8007200 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 80071fe:	2300      	movs	r3, #0
}
 8007200:	4618      	mov	r0, r3
 8007202:	46bd      	mov	sp, r7
 8007204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007208:	4770      	bx	lr

0800720a <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 800720a:	b480      	push	{r7}
 800720c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 800720e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007212:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8007216:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800721a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800721e:	d101      	bne.n	8007224 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8007220:	2301      	movs	r3, #1
 8007222:	e000      	b.n	8007226 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8007224:	2300      	movs	r3, #0
}
 8007226:	4618      	mov	r0, r3
 8007228:	46bd      	mov	sp, r7
 800722a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800722e:	4770      	bx	lr

08007230 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8007230:	b480      	push	{r7}
 8007232:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8007234:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007238:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800723c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007240:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007244:	d101      	bne.n	800724a <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8007246:	2301      	movs	r3, #1
 8007248:	e000      	b.n	800724c <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 800724a:	2300      	movs	r3, #0
}
 800724c:	4618      	mov	r0, r3
 800724e:	46bd      	mov	sp, r7
 8007250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007254:	4770      	bx	lr

08007256 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8007256:	b480      	push	{r7}
 8007258:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800725a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800725e:	689b      	ldr	r3, [r3, #8]
 8007260:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007264:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007268:	d101      	bne.n	800726e <LL_RCC_IsActiveFlag_PPRE1+0x18>
 800726a:	2301      	movs	r3, #1
 800726c:	e000      	b.n	8007270 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 800726e:	2300      	movs	r3, #0
}
 8007270:	4618      	mov	r0, r3
 8007272:	46bd      	mov	sp, r7
 8007274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007278:	4770      	bx	lr

0800727a <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 800727a:	b480      	push	{r7}
 800727c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 800727e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007282:	689b      	ldr	r3, [r3, #8]
 8007284:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007288:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800728c:	d101      	bne.n	8007292 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 800728e:	2301      	movs	r3, #1
 8007290:	e000      	b.n	8007294 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8007292:	2300      	movs	r3, #0
}
 8007294:	4618      	mov	r0, r3
 8007296:	46bd      	mov	sp, r7
 8007298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800729c:	4770      	bx	lr
	...

080072a0 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80072a0:	b590      	push	{r4, r7, lr}
 80072a2:	b08b      	sub	sp, #44	; 0x2c
 80072a4:	af00      	add	r7, sp, #0
 80072a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d101      	bne.n	80072b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80072ae:	2301      	movs	r3, #1
 80072b0:	e34b      	b.n	800794a <HAL_RCC_OscConfig+0x6aa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	f003 0320 	and.w	r3, r3, #32
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	f000 808f 	beq.w	80073de <HAL_RCC_OscConfig+0x13e>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80072c0:	f7ff fe89 	bl	8006fd6 <LL_RCC_GetSysClkSource>
 80072c4:	6278      	str	r0, [r7, #36]	; 0x24
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80072c6:	f7ff ff82 	bl	80071ce <LL_RCC_PLL_GetMainSource>
 80072ca:	6238      	str	r0, [r7, #32]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80072cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d005      	beq.n	80072de <HAL_RCC_OscConfig+0x3e>
 80072d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072d4:	2b0c      	cmp	r3, #12
 80072d6:	d149      	bne.n	800736c <HAL_RCC_OscConfig+0xcc>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 80072d8:	6a3b      	ldr	r3, [r7, #32]
 80072da:	2b01      	cmp	r3, #1
 80072dc:	d146      	bne.n	800736c <HAL_RCC_OscConfig+0xcc>
    {
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80072de:	f7ff fe17 	bl	8006f10 <LL_RCC_MSI_IsReady>
 80072e2:	4603      	mov	r3, r0
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d005      	beq.n	80072f4 <HAL_RCC_OscConfig+0x54>
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	69db      	ldr	r3, [r3, #28]
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d101      	bne.n	80072f4 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 80072f0:	2301      	movs	r3, #1
 80072f2:	e32a      	b.n	800794a <HAL_RCC_OscConfig+0x6aa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 80072f8:	f7ff fe2f 	bl	8006f5a <LL_RCC_MSI_GetRange>
 80072fc:	4603      	mov	r3, r0
 80072fe:	429c      	cmp	r4, r3
 8007300:	d914      	bls.n	800732c <HAL_RCC_OscConfig+0x8c>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007306:	4618      	mov	r0, r3
 8007308:	f000 fd0e 	bl	8007d28 <RCC_SetFlashLatencyFromMSIRange>
 800730c:	4603      	mov	r3, r0
 800730e:	2b00      	cmp	r3, #0
 8007310:	d001      	beq.n	8007316 <HAL_RCC_OscConfig+0x76>
          {
            return HAL_ERROR;
 8007312:	2301      	movs	r3, #1
 8007314:	e319      	b.n	800794a <HAL_RCC_OscConfig+0x6aa>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800731a:	4618      	mov	r0, r3
 800731c:	f7ff fe09 	bl	8006f32 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	6a1b      	ldr	r3, [r3, #32]
 8007324:	4618      	mov	r0, r3
 8007326:	f7ff fe2d 	bl	8006f84 <LL_RCC_MSI_SetCalibTrimming>
 800732a:	e013      	b.n	8007354 <HAL_RCC_OscConfig+0xb4>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007330:	4618      	mov	r0, r3
 8007332:	f7ff fdfe 	bl	8006f32 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	6a1b      	ldr	r3, [r3, #32]
 800733a:	4618      	mov	r0, r3
 800733c:	f7ff fe22 	bl	8006f84 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007344:	4618      	mov	r0, r3
 8007346:	f000 fcef 	bl	8007d28 <RCC_SetFlashLatencyFromMSIRange>
 800734a:	4603      	mov	r3, r0
 800734c:	2b00      	cmp	r3, #0
 800734e:	d001      	beq.n	8007354 <HAL_RCC_OscConfig+0xb4>
          {
            return HAL_ERROR;
 8007350:	2301      	movs	r3, #1
 8007352:	e2fa      	b.n	800794a <HAL_RCC_OscConfig+0x6aa>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClockUpdate();
 8007354:	f7fa feca 	bl	80020ec <SystemCoreClockUpdate>
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8007358:	4bb4      	ldr	r3, [pc, #720]	; (800762c <HAL_RCC_OscConfig+0x38c>)
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	4618      	mov	r0, r3
 800735e:	f7fe f921 	bl	80055a4 <HAL_InitTick>
 8007362:	4603      	mov	r3, r0
 8007364:	2b00      	cmp	r3, #0
 8007366:	d039      	beq.n	80073dc <HAL_RCC_OscConfig+0x13c>
        {
          return HAL_ERROR;
 8007368:	2301      	movs	r3, #1
 800736a:	e2ee      	b.n	800794a <HAL_RCC_OscConfig+0x6aa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	69db      	ldr	r3, [r3, #28]
 8007370:	2b00      	cmp	r3, #0
 8007372:	d01e      	beq.n	80073b2 <HAL_RCC_OscConfig+0x112>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8007374:	f7ff fdae 	bl	8006ed4 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8007378:	f7fe f960 	bl	800563c <HAL_GetTick>
 800737c:	61f8      	str	r0, [r7, #28]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 800737e:	e008      	b.n	8007392 <HAL_RCC_OscConfig+0xf2>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007380:	f7fe f95c 	bl	800563c <HAL_GetTick>
 8007384:	4602      	mov	r2, r0
 8007386:	69fb      	ldr	r3, [r7, #28]
 8007388:	1ad3      	subs	r3, r2, r3
 800738a:	2b02      	cmp	r3, #2
 800738c:	d901      	bls.n	8007392 <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 800738e:	2303      	movs	r3, #3
 8007390:	e2db      	b.n	800794a <HAL_RCC_OscConfig+0x6aa>
        while (LL_RCC_MSI_IsReady() == 0U)
 8007392:	f7ff fdbd 	bl	8006f10 <LL_RCC_MSI_IsReady>
 8007396:	4603      	mov	r3, r0
 8007398:	2b00      	cmp	r3, #0
 800739a:	d0f1      	beq.n	8007380 <HAL_RCC_OscConfig+0xe0>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073a0:	4618      	mov	r0, r3
 80073a2:	f7ff fdc6 	bl	8006f32 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	6a1b      	ldr	r3, [r3, #32]
 80073aa:	4618      	mov	r0, r3
 80073ac:	f7ff fdea 	bl	8006f84 <LL_RCC_MSI_SetCalibTrimming>
 80073b0:	e015      	b.n	80073de <HAL_RCC_OscConfig+0x13e>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80073b2:	f7ff fd9e 	bl	8006ef2 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80073b6:	f7fe f941 	bl	800563c <HAL_GetTick>
 80073ba:	61f8      	str	r0, [r7, #28]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 80073bc:	e008      	b.n	80073d0 <HAL_RCC_OscConfig+0x130>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80073be:	f7fe f93d 	bl	800563c <HAL_GetTick>
 80073c2:	4602      	mov	r2, r0
 80073c4:	69fb      	ldr	r3, [r7, #28]
 80073c6:	1ad3      	subs	r3, r2, r3
 80073c8:	2b02      	cmp	r3, #2
 80073ca:	d901      	bls.n	80073d0 <HAL_RCC_OscConfig+0x130>
          {
            return HAL_TIMEOUT;
 80073cc:	2303      	movs	r3, #3
 80073ce:	e2bc      	b.n	800794a <HAL_RCC_OscConfig+0x6aa>
        while (LL_RCC_MSI_IsReady() != 0U)
 80073d0:	f7ff fd9e 	bl	8006f10 <LL_RCC_MSI_IsReady>
 80073d4:	4603      	mov	r3, r0
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d1f1      	bne.n	80073be <HAL_RCC_OscConfig+0x11e>
 80073da:	e000      	b.n	80073de <HAL_RCC_OscConfig+0x13e>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80073dc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	f003 0301 	and.w	r3, r3, #1
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d05a      	beq.n	80074a0 <HAL_RCC_OscConfig+0x200>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80073ea:	f7ff fdf4 	bl	8006fd6 <LL_RCC_GetSysClkSource>
 80073ee:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80073f0:	f7ff feed 	bl	80071ce <LL_RCC_PLL_GetMainSource>
 80073f4:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80073f6:	69bb      	ldr	r3, [r7, #24]
 80073f8:	2b08      	cmp	r3, #8
 80073fa:	d005      	beq.n	8007408 <HAL_RCC_OscConfig+0x168>
 80073fc:	69bb      	ldr	r3, [r7, #24]
 80073fe:	2b0c      	cmp	r3, #12
 8007400:	d10d      	bne.n	800741e <HAL_RCC_OscConfig+0x17e>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 8007402:	697b      	ldr	r3, [r7, #20]
 8007404:	2b03      	cmp	r3, #3
 8007406:	d10a      	bne.n	800741e <HAL_RCC_OscConfig+0x17e>
    {
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007408:	f7ff fc04 	bl	8006c14 <LL_RCC_HSE_IsReady>
 800740c:	4603      	mov	r3, r0
 800740e:	2b00      	cmp	r3, #0
 8007410:	d045      	beq.n	800749e <HAL_RCC_OscConfig+0x1fe>
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	685b      	ldr	r3, [r3, #4]
 8007416:	2b00      	cmp	r3, #0
 8007418:	d141      	bne.n	800749e <HAL_RCC_OscConfig+0x1fe>
      {
        return HAL_ERROR;
 800741a:	2301      	movs	r3, #1
 800741c:	e295      	b.n	800794a <HAL_RCC_OscConfig+0x6aa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	685b      	ldr	r3, [r3, #4]
 8007422:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007426:	d102      	bne.n	800742e <HAL_RCC_OscConfig+0x18e>
 8007428:	f7ff fbd6 	bl	8006bd8 <LL_RCC_HSE_Enable>
 800742c:	e00d      	b.n	800744a <HAL_RCC_OscConfig+0x1aa>
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	685b      	ldr	r3, [r3, #4]
 8007432:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007436:	d104      	bne.n	8007442 <HAL_RCC_OscConfig+0x1a2>
 8007438:	f7ff fbb0 	bl	8006b9c <LL_RCC_HSE_EnableBypass>
 800743c:	f7ff fbcc 	bl	8006bd8 <LL_RCC_HSE_Enable>
 8007440:	e003      	b.n	800744a <HAL_RCC_OscConfig+0x1aa>
 8007442:	f7ff fbd8 	bl	8006bf6 <LL_RCC_HSE_Disable>
 8007446:	f7ff fbb8 	bl	8006bba <LL_RCC_HSE_DisableBypass>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	685b      	ldr	r3, [r3, #4]
 800744e:	2b00      	cmp	r3, #0
 8007450:	d012      	beq.n	8007478 <HAL_RCC_OscConfig+0x1d8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007452:	f7fe f8f3 	bl	800563c <HAL_GetTick>
 8007456:	61f8      	str	r0, [r7, #28]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8007458:	e008      	b.n	800746c <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800745a:	f7fe f8ef 	bl	800563c <HAL_GetTick>
 800745e:	4602      	mov	r2, r0
 8007460:	69fb      	ldr	r3, [r7, #28]
 8007462:	1ad3      	subs	r3, r2, r3
 8007464:	2b64      	cmp	r3, #100	; 0x64
 8007466:	d901      	bls.n	800746c <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8007468:	2303      	movs	r3, #3
 800746a:	e26e      	b.n	800794a <HAL_RCC_OscConfig+0x6aa>
        while (LL_RCC_HSE_IsReady() == 0U)
 800746c:	f7ff fbd2 	bl	8006c14 <LL_RCC_HSE_IsReady>
 8007470:	4603      	mov	r3, r0
 8007472:	2b00      	cmp	r3, #0
 8007474:	d0f1      	beq.n	800745a <HAL_RCC_OscConfig+0x1ba>
 8007476:	e013      	b.n	80074a0 <HAL_RCC_OscConfig+0x200>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007478:	f7fe f8e0 	bl	800563c <HAL_GetTick>
 800747c:	61f8      	str	r0, [r7, #28]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 800747e:	e008      	b.n	8007492 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007480:	f7fe f8dc 	bl	800563c <HAL_GetTick>
 8007484:	4602      	mov	r2, r0
 8007486:	69fb      	ldr	r3, [r7, #28]
 8007488:	1ad3      	subs	r3, r2, r3
 800748a:	2b64      	cmp	r3, #100	; 0x64
 800748c:	d901      	bls.n	8007492 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800748e:	2303      	movs	r3, #3
 8007490:	e25b      	b.n	800794a <HAL_RCC_OscConfig+0x6aa>
        while (LL_RCC_HSE_IsReady() != 0U)
 8007492:	f7ff fbbf 	bl	8006c14 <LL_RCC_HSE_IsReady>
 8007496:	4603      	mov	r3, r0
 8007498:	2b00      	cmp	r3, #0
 800749a:	d1f1      	bne.n	8007480 <HAL_RCC_OscConfig+0x1e0>
 800749c:	e000      	b.n	80074a0 <HAL_RCC_OscConfig+0x200>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800749e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	f003 0302 	and.w	r3, r3, #2
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d051      	beq.n	8007550 <HAL_RCC_OscConfig+0x2b0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80074ac:	f7ff fd93 	bl	8006fd6 <LL_RCC_GetSysClkSource>
 80074b0:	6138      	str	r0, [r7, #16]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80074b2:	f7ff fe8c 	bl	80071ce <LL_RCC_PLL_GetMainSource>
 80074b6:	60f8      	str	r0, [r7, #12]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80074b8:	693b      	ldr	r3, [r7, #16]
 80074ba:	2b04      	cmp	r3, #4
 80074bc:	d005      	beq.n	80074ca <HAL_RCC_OscConfig+0x22a>
 80074be:	693b      	ldr	r3, [r7, #16]
 80074c0:	2b0c      	cmp	r3, #12
 80074c2:	d113      	bne.n	80074ec <HAL_RCC_OscConfig+0x24c>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	2b02      	cmp	r3, #2
 80074c8:	d110      	bne.n	80074ec <HAL_RCC_OscConfig+0x24c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80074ca:	f7ff fbd3 	bl	8006c74 <LL_RCC_HSI_IsReady>
 80074ce:	4603      	mov	r3, r0
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d005      	beq.n	80074e0 <HAL_RCC_OscConfig+0x240>
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	68db      	ldr	r3, [r3, #12]
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d101      	bne.n	80074e0 <HAL_RCC_OscConfig+0x240>
      {
        return HAL_ERROR;
 80074dc:	2301      	movs	r3, #1
 80074de:	e234      	b.n	800794a <HAL_RCC_OscConfig+0x6aa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	691b      	ldr	r3, [r3, #16]
 80074e4:	4618      	mov	r0, r3
 80074e6:	f7ff fbd7 	bl	8006c98 <LL_RCC_HSI_SetCalibTrimming>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80074ea:	e031      	b.n	8007550 <HAL_RCC_OscConfig+0x2b0>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	68db      	ldr	r3, [r3, #12]
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d019      	beq.n	8007528 <HAL_RCC_OscConfig+0x288>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80074f4:	f7ff fba0 	bl	8006c38 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074f8:	f7fe f8a0 	bl	800563c <HAL_GetTick>
 80074fc:	61f8      	str	r0, [r7, #28]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 80074fe:	e008      	b.n	8007512 <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007500:	f7fe f89c 	bl	800563c <HAL_GetTick>
 8007504:	4602      	mov	r2, r0
 8007506:	69fb      	ldr	r3, [r7, #28]
 8007508:	1ad3      	subs	r3, r2, r3
 800750a:	2b02      	cmp	r3, #2
 800750c:	d901      	bls.n	8007512 <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 800750e:	2303      	movs	r3, #3
 8007510:	e21b      	b.n	800794a <HAL_RCC_OscConfig+0x6aa>
        while (LL_RCC_HSI_IsReady() == 0U)
 8007512:	f7ff fbaf 	bl	8006c74 <LL_RCC_HSI_IsReady>
 8007516:	4603      	mov	r3, r0
 8007518:	2b00      	cmp	r3, #0
 800751a:	d0f1      	beq.n	8007500 <HAL_RCC_OscConfig+0x260>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	691b      	ldr	r3, [r3, #16]
 8007520:	4618      	mov	r0, r3
 8007522:	f7ff fbb9 	bl	8006c98 <LL_RCC_HSI_SetCalibTrimming>
 8007526:	e013      	b.n	8007550 <HAL_RCC_OscConfig+0x2b0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007528:	f7ff fb95 	bl	8006c56 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800752c:	f7fe f886 	bl	800563c <HAL_GetTick>
 8007530:	61f8      	str	r0, [r7, #28]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8007532:	e008      	b.n	8007546 <HAL_RCC_OscConfig+0x2a6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007534:	f7fe f882 	bl	800563c <HAL_GetTick>
 8007538:	4602      	mov	r2, r0
 800753a:	69fb      	ldr	r3, [r7, #28]
 800753c:	1ad3      	subs	r3, r2, r3
 800753e:	2b02      	cmp	r3, #2
 8007540:	d901      	bls.n	8007546 <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8007542:	2303      	movs	r3, #3
 8007544:	e201      	b.n	800794a <HAL_RCC_OscConfig+0x6aa>
        while (LL_RCC_HSI_IsReady() != 0U)
 8007546:	f7ff fb95 	bl	8006c74 <LL_RCC_HSI_IsReady>
 800754a:	4603      	mov	r3, r0
 800754c:	2b00      	cmp	r3, #0
 800754e:	d1f1      	bne.n	8007534 <HAL_RCC_OscConfig+0x294>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	f003 0308 	and.w	r3, r3, #8
 8007558:	2b00      	cmp	r3, #0
 800755a:	d106      	bne.n	800756a <HAL_RCC_OscConfig+0x2ca>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8007564:	2b00      	cmp	r3, #0
 8007566:	f000 80a2 	beq.w	80076ae <HAL_RCC_OscConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	695b      	ldr	r3, [r3, #20]
 800756e:	2b00      	cmp	r3, #0
 8007570:	d075      	beq.n	800765e <HAL_RCC_OscConfig+0x3be>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	f003 0310 	and.w	r3, r3, #16
 800757a:	2b00      	cmp	r3, #0
 800757c:	d046      	beq.n	800760c <HAL_RCC_OscConfig+0x36c>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 800757e:	f7ff fc4c 	bl	8006e1a <LL_RCC_LSI1_IsReady>
 8007582:	4603      	mov	r3, r0
 8007584:	2b00      	cmp	r3, #0
 8007586:	d113      	bne.n	80075b0 <HAL_RCC_OscConfig+0x310>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8007588:	f7ff fc25 	bl	8006dd6 <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800758c:	f7fe f856 	bl	800563c <HAL_GetTick>
 8007590:	61f8      	str	r0, [r7, #28]

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 8007592:	e008      	b.n	80075a6 <HAL_RCC_OscConfig+0x306>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8007594:	f7fe f852 	bl	800563c <HAL_GetTick>
 8007598:	4602      	mov	r2, r0
 800759a:	69fb      	ldr	r3, [r7, #28]
 800759c:	1ad3      	subs	r3, r2, r3
 800759e:	2b02      	cmp	r3, #2
 80075a0:	d901      	bls.n	80075a6 <HAL_RCC_OscConfig+0x306>
            {
              return HAL_TIMEOUT;
 80075a2:	2303      	movs	r3, #3
 80075a4:	e1d1      	b.n	800794a <HAL_RCC_OscConfig+0x6aa>
          while (LL_RCC_LSI1_IsReady() == 0U)
 80075a6:	f7ff fc38 	bl	8006e1a <LL_RCC_LSI1_IsReady>
 80075aa:	4603      	mov	r3, r0
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d0f1      	beq.n	8007594 <HAL_RCC_OscConfig+0x2f4>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 80075b0:	f7ff fc45 	bl	8006e3e <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075b4:	f7fe f842 	bl	800563c <HAL_GetTick>
 80075b8:	61f8      	str	r0, [r7, #28]

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 80075ba:	e008      	b.n	80075ce <HAL_RCC_OscConfig+0x32e>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80075bc:	f7fe f83e 	bl	800563c <HAL_GetTick>
 80075c0:	4602      	mov	r2, r0
 80075c2:	69fb      	ldr	r3, [r7, #28]
 80075c4:	1ad3      	subs	r3, r2, r3
 80075c6:	2b03      	cmp	r3, #3
 80075c8:	d901      	bls.n	80075ce <HAL_RCC_OscConfig+0x32e>
          {
            return HAL_TIMEOUT;
 80075ca:	2303      	movs	r3, #3
 80075cc:	e1bd      	b.n	800794a <HAL_RCC_OscConfig+0x6aa>
        while (LL_RCC_LSI2_IsReady() == 0U)
 80075ce:	f7ff fc58 	bl	8006e82 <LL_RCC_LSI2_IsReady>
 80075d2:	4603      	mov	r3, r0
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d0f1      	beq.n	80075bc <HAL_RCC_OscConfig+0x31c>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	699b      	ldr	r3, [r3, #24]
 80075dc:	4618      	mov	r0, r3
 80075de:	f7ff fc62 	bl	8006ea6 <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 80075e2:	f7ff fc09 	bl	8006df8 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075e6:	f7fe f829 	bl	800563c <HAL_GetTick>
 80075ea:	61f8      	str	r0, [r7, #28]

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 80075ec:	e008      	b.n	8007600 <HAL_RCC_OscConfig+0x360>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80075ee:	f7fe f825 	bl	800563c <HAL_GetTick>
 80075f2:	4602      	mov	r2, r0
 80075f4:	69fb      	ldr	r3, [r7, #28]
 80075f6:	1ad3      	subs	r3, r2, r3
 80075f8:	2b02      	cmp	r3, #2
 80075fa:	d901      	bls.n	8007600 <HAL_RCC_OscConfig+0x360>
          {
            return HAL_TIMEOUT;
 80075fc:	2303      	movs	r3, #3
 80075fe:	e1a4      	b.n	800794a <HAL_RCC_OscConfig+0x6aa>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8007600:	f7ff fc0b 	bl	8006e1a <LL_RCC_LSI1_IsReady>
 8007604:	4603      	mov	r3, r0
 8007606:	2b00      	cmp	r3, #0
 8007608:	d1f1      	bne.n	80075ee <HAL_RCC_OscConfig+0x34e>
 800760a:	e050      	b.n	80076ae <HAL_RCC_OscConfig+0x40e>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 800760c:	f7ff fbe3 	bl	8006dd6 <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007610:	f7fe f814 	bl	800563c <HAL_GetTick>
 8007614:	61f8      	str	r0, [r7, #28]

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 8007616:	e00b      	b.n	8007630 <HAL_RCC_OscConfig+0x390>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8007618:	f7fe f810 	bl	800563c <HAL_GetTick>
 800761c:	4602      	mov	r2, r0
 800761e:	69fb      	ldr	r3, [r7, #28]
 8007620:	1ad3      	subs	r3, r2, r3
 8007622:	2b02      	cmp	r3, #2
 8007624:	d904      	bls.n	8007630 <HAL_RCC_OscConfig+0x390>
          {
            return HAL_TIMEOUT;
 8007626:	2303      	movs	r3, #3
 8007628:	e18f      	b.n	800794a <HAL_RCC_OscConfig+0x6aa>
 800762a:	bf00      	nop
 800762c:	20000154 	.word	0x20000154
        while (LL_RCC_LSI1_IsReady() == 0U)
 8007630:	f7ff fbf3 	bl	8006e1a <LL_RCC_LSI1_IsReady>
 8007634:	4603      	mov	r3, r0
 8007636:	2b00      	cmp	r3, #0
 8007638:	d0ee      	beq.n	8007618 <HAL_RCC_OscConfig+0x378>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 800763a:	f7ff fc11 	bl	8006e60 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 800763e:	e008      	b.n	8007652 <HAL_RCC_OscConfig+0x3b2>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8007640:	f7fd fffc 	bl	800563c <HAL_GetTick>
 8007644:	4602      	mov	r2, r0
 8007646:	69fb      	ldr	r3, [r7, #28]
 8007648:	1ad3      	subs	r3, r2, r3
 800764a:	2b03      	cmp	r3, #3
 800764c:	d901      	bls.n	8007652 <HAL_RCC_OscConfig+0x3b2>
          {
            return HAL_TIMEOUT;
 800764e:	2303      	movs	r3, #3
 8007650:	e17b      	b.n	800794a <HAL_RCC_OscConfig+0x6aa>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8007652:	f7ff fc16 	bl	8006e82 <LL_RCC_LSI2_IsReady>
 8007656:	4603      	mov	r3, r0
 8007658:	2b00      	cmp	r3, #0
 800765a:	d1f1      	bne.n	8007640 <HAL_RCC_OscConfig+0x3a0>
 800765c:	e027      	b.n	80076ae <HAL_RCC_OscConfig+0x40e>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 800765e:	f7ff fbff 	bl	8006e60 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007662:	f7fd ffeb 	bl	800563c <HAL_GetTick>
 8007666:	61f8      	str	r0, [r7, #28]

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 8007668:	e008      	b.n	800767c <HAL_RCC_OscConfig+0x3dc>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800766a:	f7fd ffe7 	bl	800563c <HAL_GetTick>
 800766e:	4602      	mov	r2, r0
 8007670:	69fb      	ldr	r3, [r7, #28]
 8007672:	1ad3      	subs	r3, r2, r3
 8007674:	2b03      	cmp	r3, #3
 8007676:	d901      	bls.n	800767c <HAL_RCC_OscConfig+0x3dc>
        {
          return HAL_TIMEOUT;
 8007678:	2303      	movs	r3, #3
 800767a:	e166      	b.n	800794a <HAL_RCC_OscConfig+0x6aa>
      while (LL_RCC_LSI2_IsReady() != 0U)
 800767c:	f7ff fc01 	bl	8006e82 <LL_RCC_LSI2_IsReady>
 8007680:	4603      	mov	r3, r0
 8007682:	2b00      	cmp	r3, #0
 8007684:	d1f1      	bne.n	800766a <HAL_RCC_OscConfig+0x3ca>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8007686:	f7ff fbb7 	bl	8006df8 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800768a:	f7fd ffd7 	bl	800563c <HAL_GetTick>
 800768e:	61f8      	str	r0, [r7, #28]

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 8007690:	e008      	b.n	80076a4 <HAL_RCC_OscConfig+0x404>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8007692:	f7fd ffd3 	bl	800563c <HAL_GetTick>
 8007696:	4602      	mov	r2, r0
 8007698:	69fb      	ldr	r3, [r7, #28]
 800769a:	1ad3      	subs	r3, r2, r3
 800769c:	2b02      	cmp	r3, #2
 800769e:	d901      	bls.n	80076a4 <HAL_RCC_OscConfig+0x404>
        {
          return HAL_TIMEOUT;
 80076a0:	2303      	movs	r3, #3
 80076a2:	e152      	b.n	800794a <HAL_RCC_OscConfig+0x6aa>
      while (LL_RCC_LSI1_IsReady() != 0U)
 80076a4:	f7ff fbb9 	bl	8006e1a <LL_RCC_LSI1_IsReady>
 80076a8:	4603      	mov	r3, r0
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d1f1      	bne.n	8007692 <HAL_RCC_OscConfig+0x3f2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	f003 0304 	and.w	r3, r3, #4
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d05b      	beq.n	8007772 <HAL_RCC_OscConfig+0x4d2>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80076ba:	4ba6      	ldr	r3, [pc, #664]	; (8007954 <HAL_RCC_OscConfig+0x6b4>)
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d114      	bne.n	80076f0 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80076c6:	f7ff fa39 	bl	8006b3c <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80076ca:	f7fd ffb7 	bl	800563c <HAL_GetTick>
 80076ce:	61f8      	str	r0, [r7, #28]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80076d0:	e008      	b.n	80076e4 <HAL_RCC_OscConfig+0x444>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80076d2:	f7fd ffb3 	bl	800563c <HAL_GetTick>
 80076d6:	4602      	mov	r2, r0
 80076d8:	69fb      	ldr	r3, [r7, #28]
 80076da:	1ad3      	subs	r3, r2, r3
 80076dc:	2b02      	cmp	r3, #2
 80076de:	d901      	bls.n	80076e4 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 80076e0:	2303      	movs	r3, #3
 80076e2:	e132      	b.n	800794a <HAL_RCC_OscConfig+0x6aa>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80076e4:	4b9b      	ldr	r3, [pc, #620]	; (8007954 <HAL_RCC_OscConfig+0x6b4>)
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d0f0      	beq.n	80076d2 <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	689b      	ldr	r3, [r3, #8]
 80076f4:	2b01      	cmp	r3, #1
 80076f6:	d102      	bne.n	80076fe <HAL_RCC_OscConfig+0x45e>
 80076f8:	f7ff fb17 	bl	8006d2a <LL_RCC_LSE_Enable>
 80076fc:	e00c      	b.n	8007718 <HAL_RCC_OscConfig+0x478>
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	689b      	ldr	r3, [r3, #8]
 8007702:	2b05      	cmp	r3, #5
 8007704:	d104      	bne.n	8007710 <HAL_RCC_OscConfig+0x470>
 8007706:	f7ff fb32 	bl	8006d6e <LL_RCC_LSE_EnableBypass>
 800770a:	f7ff fb0e 	bl	8006d2a <LL_RCC_LSE_Enable>
 800770e:	e003      	b.n	8007718 <HAL_RCC_OscConfig+0x478>
 8007710:	f7ff fb1c 	bl	8006d4c <LL_RCC_LSE_Disable>
 8007714:	f7ff fb3c 	bl	8006d90 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	689b      	ldr	r3, [r3, #8]
 800771c:	2b00      	cmp	r3, #0
 800771e:	d014      	beq.n	800774a <HAL_RCC_OscConfig+0x4aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007720:	f7fd ff8c 	bl	800563c <HAL_GetTick>
 8007724:	61f8      	str	r0, [r7, #28]

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8007726:	e00a      	b.n	800773e <HAL_RCC_OscConfig+0x49e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007728:	f7fd ff88 	bl	800563c <HAL_GetTick>
 800772c:	4602      	mov	r2, r0
 800772e:	69fb      	ldr	r3, [r7, #28]
 8007730:	1ad3      	subs	r3, r2, r3
 8007732:	f241 3288 	movw	r2, #5000	; 0x1388
 8007736:	4293      	cmp	r3, r2
 8007738:	d901      	bls.n	800773e <HAL_RCC_OscConfig+0x49e>
        {
          return HAL_TIMEOUT;
 800773a:	2303      	movs	r3, #3
 800773c:	e105      	b.n	800794a <HAL_RCC_OscConfig+0x6aa>
      while (LL_RCC_LSE_IsReady() == 0U)
 800773e:	f7ff fb38 	bl	8006db2 <LL_RCC_LSE_IsReady>
 8007742:	4603      	mov	r3, r0
 8007744:	2b00      	cmp	r3, #0
 8007746:	d0ef      	beq.n	8007728 <HAL_RCC_OscConfig+0x488>
 8007748:	e013      	b.n	8007772 <HAL_RCC_OscConfig+0x4d2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800774a:	f7fd ff77 	bl	800563c <HAL_GetTick>
 800774e:	61f8      	str	r0, [r7, #28]

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8007750:	e00a      	b.n	8007768 <HAL_RCC_OscConfig+0x4c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007752:	f7fd ff73 	bl	800563c <HAL_GetTick>
 8007756:	4602      	mov	r2, r0
 8007758:	69fb      	ldr	r3, [r7, #28]
 800775a:	1ad3      	subs	r3, r2, r3
 800775c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007760:	4293      	cmp	r3, r2
 8007762:	d901      	bls.n	8007768 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_TIMEOUT;
 8007764:	2303      	movs	r3, #3
 8007766:	e0f0      	b.n	800794a <HAL_RCC_OscConfig+0x6aa>
      while (LL_RCC_LSE_IsReady() != 0U)
 8007768:	f7ff fb23 	bl	8006db2 <LL_RCC_LSE_IsReady>
 800776c:	4603      	mov	r3, r0
 800776e:	2b00      	cmp	r3, #0
 8007770:	d1ef      	bne.n	8007752 <HAL_RCC_OscConfig+0x4b2>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800777a:	2b00      	cmp	r3, #0
 800777c:	d02c      	beq.n	80077d8 <HAL_RCC_OscConfig+0x538>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007782:	2b00      	cmp	r3, #0
 8007784:	d014      	beq.n	80077b0 <HAL_RCC_OscConfig+0x510>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007786:	f7ff fa9c 	bl	8006cc2 <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800778a:	f7fd ff57 	bl	800563c <HAL_GetTick>
 800778e:	61f8      	str	r0, [r7, #28]

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 8007790:	e008      	b.n	80077a4 <HAL_RCC_OscConfig+0x504>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007792:	f7fd ff53 	bl	800563c <HAL_GetTick>
 8007796:	4602      	mov	r2, r0
 8007798:	69fb      	ldr	r3, [r7, #28]
 800779a:	1ad3      	subs	r3, r2, r3
 800779c:	2b02      	cmp	r3, #2
 800779e:	d901      	bls.n	80077a4 <HAL_RCC_OscConfig+0x504>
        {
          return HAL_TIMEOUT;
 80077a0:	2303      	movs	r3, #3
 80077a2:	e0d2      	b.n	800794a <HAL_RCC_OscConfig+0x6aa>
      while (LL_RCC_HSI48_IsReady() == 0U)
 80077a4:	f7ff faaf 	bl	8006d06 <LL_RCC_HSI48_IsReady>
 80077a8:	4603      	mov	r3, r0
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d0f1      	beq.n	8007792 <HAL_RCC_OscConfig+0x4f2>
 80077ae:	e013      	b.n	80077d8 <HAL_RCC_OscConfig+0x538>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80077b0:	f7ff fa98 	bl	8006ce4 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80077b4:	f7fd ff42 	bl	800563c <HAL_GetTick>
 80077b8:	61f8      	str	r0, [r7, #28]

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 80077ba:	e008      	b.n	80077ce <HAL_RCC_OscConfig+0x52e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80077bc:	f7fd ff3e 	bl	800563c <HAL_GetTick>
 80077c0:	4602      	mov	r2, r0
 80077c2:	69fb      	ldr	r3, [r7, #28]
 80077c4:	1ad3      	subs	r3, r2, r3
 80077c6:	2b02      	cmp	r3, #2
 80077c8:	d901      	bls.n	80077ce <HAL_RCC_OscConfig+0x52e>
        {
          return HAL_TIMEOUT;
 80077ca:	2303      	movs	r3, #3
 80077cc:	e0bd      	b.n	800794a <HAL_RCC_OscConfig+0x6aa>
      while (LL_RCC_HSI48_IsReady() != 0U)
 80077ce:	f7ff fa9a 	bl	8006d06 <LL_RCC_HSI48_IsReady>
 80077d2:	4603      	mov	r3, r0
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d1f1      	bne.n	80077bc <HAL_RCC_OscConfig+0x51c>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077dc:	2b00      	cmp	r3, #0
 80077de:	f000 80b3 	beq.w	8007948 <HAL_RCC_OscConfig+0x6a8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80077e2:	f7ff fbf8 	bl	8006fd6 <LL_RCC_GetSysClkSource>
 80077e6:	4603      	mov	r3, r0
 80077e8:	2b0c      	cmp	r3, #12
 80077ea:	d076      	beq.n	80078da <HAL_RCC_OscConfig+0x63a>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077f0:	2b02      	cmp	r3, #2
 80077f2:	d14b      	bne.n	800788c <HAL_RCC_OscConfig+0x5ec>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80077f4:	f7ff fca5 	bl	8007142 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077f8:	f7fd ff20 	bl	800563c <HAL_GetTick>
 80077fc:	61f8      	str	r0, [r7, #28]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 80077fe:	e008      	b.n	8007812 <HAL_RCC_OscConfig+0x572>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007800:	f7fd ff1c 	bl	800563c <HAL_GetTick>
 8007804:	4602      	mov	r2, r0
 8007806:	69fb      	ldr	r3, [r7, #28]
 8007808:	1ad3      	subs	r3, r2, r3
 800780a:	2b02      	cmp	r3, #2
 800780c:	d901      	bls.n	8007812 <HAL_RCC_OscConfig+0x572>
          {
            return HAL_TIMEOUT;
 800780e:	2303      	movs	r3, #3
 8007810:	e09b      	b.n	800794a <HAL_RCC_OscConfig+0x6aa>
        while (LL_RCC_PLL_IsReady() != 0U)
 8007812:	f7ff fca5 	bl	8007160 <LL_RCC_PLL_IsReady>
 8007816:	4603      	mov	r3, r0
 8007818:	2b00      	cmp	r3, #0
 800781a:	d1f1      	bne.n	8007800 <HAL_RCC_OscConfig+0x560>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800781c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007820:	68da      	ldr	r2, [r3, #12]
 8007822:	4b4d      	ldr	r3, [pc, #308]	; (8007958 <HAL_RCC_OscConfig+0x6b8>)
 8007824:	4013      	ands	r3, r2
 8007826:	687a      	ldr	r2, [r7, #4]
 8007828:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800782a:	687a      	ldr	r2, [r7, #4]
 800782c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800782e:	4311      	orrs	r1, r2
 8007830:	687a      	ldr	r2, [r7, #4]
 8007832:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007834:	0212      	lsls	r2, r2, #8
 8007836:	4311      	orrs	r1, r2
 8007838:	687a      	ldr	r2, [r7, #4]
 800783a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800783c:	4311      	orrs	r1, r2
 800783e:	687a      	ldr	r2, [r7, #4]
 8007840:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8007842:	4311      	orrs	r1, r2
 8007844:	687a      	ldr	r2, [r7, #4]
 8007846:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8007848:	430a      	orrs	r2, r1
 800784a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800784e:	4313      	orrs	r3, r2
 8007850:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007852:	f7ff fc67 	bl	8007124 <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007856:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800785a:	68db      	ldr	r3, [r3, #12]
 800785c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007860:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007864:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007866:	f7fd fee9 	bl	800563c <HAL_GetTick>
 800786a:	61f8      	str	r0, [r7, #28]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 800786c:	e008      	b.n	8007880 <HAL_RCC_OscConfig+0x5e0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800786e:	f7fd fee5 	bl	800563c <HAL_GetTick>
 8007872:	4602      	mov	r2, r0
 8007874:	69fb      	ldr	r3, [r7, #28]
 8007876:	1ad3      	subs	r3, r2, r3
 8007878:	2b02      	cmp	r3, #2
 800787a:	d901      	bls.n	8007880 <HAL_RCC_OscConfig+0x5e0>
          {
            return HAL_TIMEOUT;
 800787c:	2303      	movs	r3, #3
 800787e:	e064      	b.n	800794a <HAL_RCC_OscConfig+0x6aa>
        while (LL_RCC_PLL_IsReady() == 0U)
 8007880:	f7ff fc6e 	bl	8007160 <LL_RCC_PLL_IsReady>
 8007884:	4603      	mov	r3, r0
 8007886:	2b00      	cmp	r3, #0
 8007888:	d0f1      	beq.n	800786e <HAL_RCC_OscConfig+0x5ce>
 800788a:	e05d      	b.n	8007948 <HAL_RCC_OscConfig+0x6a8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800788c:	f7ff fc59 	bl	8007142 <LL_RCC_PLL_Disable>

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 8007890:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007894:	68db      	ldr	r3, [r3, #12]
 8007896:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800789a:	f023 0303 	bic.w	r3, r3, #3
 800789e:	60d3      	str	r3, [r2, #12]

#if defined(SAI1) && defined(USB)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_USBCLK | RCC_PLL_SAI1CLK);
 80078a0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80078a4:	68db      	ldr	r3, [r3, #12]
 80078a6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80078aa:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 80078ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80078b2:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK);
#endif

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80078b4:	f7fd fec2 	bl	800563c <HAL_GetTick>
 80078b8:	61f8      	str	r0, [r7, #28]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 80078ba:	e008      	b.n	80078ce <HAL_RCC_OscConfig+0x62e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80078bc:	f7fd febe 	bl	800563c <HAL_GetTick>
 80078c0:	4602      	mov	r2, r0
 80078c2:	69fb      	ldr	r3, [r7, #28]
 80078c4:	1ad3      	subs	r3, r2, r3
 80078c6:	2b02      	cmp	r3, #2
 80078c8:	d901      	bls.n	80078ce <HAL_RCC_OscConfig+0x62e>
          {
            return HAL_TIMEOUT;
 80078ca:	2303      	movs	r3, #3
 80078cc:	e03d      	b.n	800794a <HAL_RCC_OscConfig+0x6aa>
        while (LL_RCC_PLL_IsReady() != 0U)
 80078ce:	f7ff fc47 	bl	8007160 <LL_RCC_PLL_IsReady>
 80078d2:	4603      	mov	r3, r0
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d1f1      	bne.n	80078bc <HAL_RCC_OscConfig+0x61c>
 80078d8:	e036      	b.n	8007948 <HAL_RCC_OscConfig+0x6a8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078de:	2b01      	cmp	r3, #1
 80078e0:	d101      	bne.n	80078e6 <HAL_RCC_OscConfig+0x646>
      {
        return HAL_ERROR;
 80078e2:	2301      	movs	r3, #1
 80078e4:	e031      	b.n	800794a <HAL_RCC_OscConfig+0x6aa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 80078e6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80078ea:	68db      	ldr	r3, [r3, #12]
 80078ec:	60bb      	str	r3, [r7, #8]

        if ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80078ee:	68bb      	ldr	r3, [r7, #8]
 80078f0:	f003 0203 	and.w	r2, r3, #3
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078f8:	429a      	cmp	r2, r3
 80078fa:	d123      	bne.n	8007944 <HAL_RCC_OscConfig+0x6a4>
            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80078fc:	68bb      	ldr	r3, [r7, #8]
 80078fe:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	6b5b      	ldr	r3, [r3, #52]	; 0x34
        if ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007906:	429a      	cmp	r2, r3
 8007908:	d11c      	bne.n	8007944 <HAL_RCC_OscConfig+0x6a4>
            ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800790a:	68bb      	ldr	r3, [r7, #8]
 800790c:	0a1b      	lsrs	r3, r3, #8
 800790e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	6b9b      	ldr	r3, [r3, #56]	; 0x38
            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007916:	429a      	cmp	r2, r3
 8007918:	d114      	bne.n	8007944 <HAL_RCC_OscConfig+0x6a4>
            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800791a:	68bb      	ldr	r3, [r7, #8]
 800791c:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
            ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8007924:	429a      	cmp	r2, r3
 8007926:	d10d      	bne.n	8007944 <HAL_RCC_OscConfig+0x6a4>
            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8007928:	68bb      	ldr	r3, [r7, #8]
 800792a:	f003 6260 	and.w	r2, r3, #234881024	; 0xe000000
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8007932:	429a      	cmp	r2, r3
 8007934:	d106      	bne.n	8007944 <HAL_RCC_OscConfig+0x6a4>
            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8007936:	68bb      	ldr	r3, [r7, #8]
 8007938:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8007940:	429a      	cmp	r2, r3
 8007942:	d001      	beq.n	8007948 <HAL_RCC_OscConfig+0x6a8>
        {
          return HAL_ERROR;
 8007944:	2301      	movs	r3, #1
 8007946:	e000      	b.n	800794a <HAL_RCC_OscConfig+0x6aa>
        }
      }
    }
  }
  return HAL_OK;
 8007948:	2300      	movs	r3, #0
}
 800794a:	4618      	mov	r0, r3
 800794c:	372c      	adds	r7, #44	; 0x2c
 800794e:	46bd      	mov	sp, r7
 8007950:	bd90      	pop	{r4, r7, pc}
 8007952:	bf00      	nop
 8007954:	58000400 	.word	0x58000400
 8007958:	11c1808c 	.word	0x11c1808c

0800795c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800795c:	b580      	push	{r7, lr}
 800795e:	b084      	sub	sp, #16
 8007960:	af00      	add	r7, sp, #0
 8007962:	6078      	str	r0, [r7, #4]
 8007964:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	2b00      	cmp	r3, #0
 800796a:	d101      	bne.n	8007970 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800796c:	2301      	movs	r3, #1
 800796e:	e12a      	b.n	8007bc6 <HAL_RCC_ClockConfig+0x26a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007970:	4b97      	ldr	r3, [pc, #604]	; (8007bd0 <HAL_RCC_ClockConfig+0x274>)
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	f003 0307 	and.w	r3, r3, #7
 8007978:	683a      	ldr	r2, [r7, #0]
 800797a:	429a      	cmp	r2, r3
 800797c:	d91b      	bls.n	80079b6 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800797e:	4b94      	ldr	r3, [pc, #592]	; (8007bd0 <HAL_RCC_ClockConfig+0x274>)
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	f023 0207 	bic.w	r2, r3, #7
 8007986:	4992      	ldr	r1, [pc, #584]	; (8007bd0 <HAL_RCC_ClockConfig+0x274>)
 8007988:	683b      	ldr	r3, [r7, #0]
 800798a:	4313      	orrs	r3, r2
 800798c:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800798e:	f7fd fe55 	bl	800563c <HAL_GetTick>
 8007992:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007994:	e008      	b.n	80079a8 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8007996:	f7fd fe51 	bl	800563c <HAL_GetTick>
 800799a:	4602      	mov	r2, r0
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	1ad3      	subs	r3, r2, r3
 80079a0:	2b02      	cmp	r3, #2
 80079a2:	d901      	bls.n	80079a8 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 80079a4:	2303      	movs	r3, #3
 80079a6:	e10e      	b.n	8007bc6 <HAL_RCC_ClockConfig+0x26a>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80079a8:	4b89      	ldr	r3, [pc, #548]	; (8007bd0 <HAL_RCC_ClockConfig+0x274>)
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f003 0307 	and.w	r3, r3, #7
 80079b0:	683a      	ldr	r2, [r7, #0]
 80079b2:	429a      	cmp	r2, r3
 80079b4:	d1ef      	bne.n	8007996 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	f003 0302 	and.w	r3, r3, #2
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d016      	beq.n	80079f0 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	689b      	ldr	r3, [r3, #8]
 80079c6:	4618      	mov	r0, r3
 80079c8:	f7ff fb11 	bl	8006fee <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80079cc:	f7fd fe36 	bl	800563c <HAL_GetTick>
 80079d0:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80079d2:	e008      	b.n	80079e6 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80079d4:	f7fd fe32 	bl	800563c <HAL_GetTick>
 80079d8:	4602      	mov	r2, r0
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	1ad3      	subs	r3, r2, r3
 80079de:	2b02      	cmp	r3, #2
 80079e0:	d901      	bls.n	80079e6 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 80079e2:	2303      	movs	r3, #3
 80079e4:	e0ef      	b.n	8007bc6 <HAL_RCC_ClockConfig+0x26a>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80079e6:	f7ff fbfe 	bl	80071e6 <LL_RCC_IsActiveFlag_HPRE>
 80079ea:	4603      	mov	r3, r0
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d0f1      	beq.n	80079d4 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	f003 0320 	and.w	r3, r3, #32
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d016      	beq.n	8007a2a <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	695b      	ldr	r3, [r3, #20]
 8007a00:	4618      	mov	r0, r3
 8007a02:	f7ff fb08 	bl	8007016 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8007a06:	f7fd fe19 	bl	800563c <HAL_GetTick>
 8007a0a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8007a0c:	e008      	b.n	8007a20 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8007a0e:	f7fd fe15 	bl	800563c <HAL_GetTick>
 8007a12:	4602      	mov	r2, r0
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	1ad3      	subs	r3, r2, r3
 8007a18:	2b02      	cmp	r3, #2
 8007a1a:	d901      	bls.n	8007a20 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8007a1c:	2303      	movs	r3, #3
 8007a1e:	e0d2      	b.n	8007bc6 <HAL_RCC_ClockConfig+0x26a>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8007a20:	f7ff fbf3 	bl	800720a <LL_RCC_IsActiveFlag_C2HPRE>
 8007a24:	4603      	mov	r3, r0
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d0f1      	beq.n	8007a0e <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d016      	beq.n	8007a64 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	699b      	ldr	r3, [r3, #24]
 8007a3a:	4618      	mov	r0, r3
 8007a3c:	f7ff fb01 	bl	8007042 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8007a40:	f7fd fdfc 	bl	800563c <HAL_GetTick>
 8007a44:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8007a46:	e008      	b.n	8007a5a <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8007a48:	f7fd fdf8 	bl	800563c <HAL_GetTick>
 8007a4c:	4602      	mov	r2, r0
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	1ad3      	subs	r3, r2, r3
 8007a52:	2b02      	cmp	r3, #2
 8007a54:	d901      	bls.n	8007a5a <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8007a56:	2303      	movs	r3, #3
 8007a58:	e0b5      	b.n	8007bc6 <HAL_RCC_ClockConfig+0x26a>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8007a5a:	f7ff fbe9 	bl	8007230 <LL_RCC_IsActiveFlag_SHDHPRE>
 8007a5e:	4603      	mov	r3, r0
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d0f1      	beq.n	8007a48 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	f003 0304 	and.w	r3, r3, #4
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d016      	beq.n	8007a9e <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	68db      	ldr	r3, [r3, #12]
 8007a74:	4618      	mov	r0, r3
 8007a76:	f7ff fafb 	bl	8007070 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8007a7a:	f7fd fddf 	bl	800563c <HAL_GetTick>
 8007a7e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8007a80:	e008      	b.n	8007a94 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8007a82:	f7fd fddb 	bl	800563c <HAL_GetTick>
 8007a86:	4602      	mov	r2, r0
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	1ad3      	subs	r3, r2, r3
 8007a8c:	2b02      	cmp	r3, #2
 8007a8e:	d901      	bls.n	8007a94 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8007a90:	2303      	movs	r3, #3
 8007a92:	e098      	b.n	8007bc6 <HAL_RCC_ClockConfig+0x26a>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8007a94:	f7ff fbdf 	bl	8007256 <LL_RCC_IsActiveFlag_PPRE1>
 8007a98:	4603      	mov	r3, r0
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d0f1      	beq.n	8007a82 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	f003 0308 	and.w	r3, r3, #8
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d017      	beq.n	8007ada <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	691b      	ldr	r3, [r3, #16]
 8007aae:	00db      	lsls	r3, r3, #3
 8007ab0:	4618      	mov	r0, r3
 8007ab2:	f7ff faf1 	bl	8007098 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8007ab6:	f7fd fdc1 	bl	800563c <HAL_GetTick>
 8007aba:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8007abc:	e008      	b.n	8007ad0 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8007abe:	f7fd fdbd 	bl	800563c <HAL_GetTick>
 8007ac2:	4602      	mov	r2, r0
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	1ad3      	subs	r3, r2, r3
 8007ac8:	2b02      	cmp	r3, #2
 8007aca:	d901      	bls.n	8007ad0 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8007acc:	2303      	movs	r3, #3
 8007ace:	e07a      	b.n	8007bc6 <HAL_RCC_ClockConfig+0x26a>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8007ad0:	f7ff fbd3 	bl	800727a <LL_RCC_IsActiveFlag_PPRE2>
 8007ad4:	4603      	mov	r3, r0
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d0f1      	beq.n	8007abe <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	f003 0301 	and.w	r3, r3, #1
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d043      	beq.n	8007b6e <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	685b      	ldr	r3, [r3, #4]
 8007aea:	2b02      	cmp	r3, #2
 8007aec:	d106      	bne.n	8007afc <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8007aee:	f7ff f891 	bl	8006c14 <LL_RCC_HSE_IsReady>
 8007af2:	4603      	mov	r3, r0
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d11e      	bne.n	8007b36 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8007af8:	2301      	movs	r3, #1
 8007afa:	e064      	b.n	8007bc6 <HAL_RCC_ClockConfig+0x26a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	685b      	ldr	r3, [r3, #4]
 8007b00:	2b03      	cmp	r3, #3
 8007b02:	d106      	bne.n	8007b12 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8007b04:	f7ff fb2c 	bl	8007160 <LL_RCC_PLL_IsReady>
 8007b08:	4603      	mov	r3, r0
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d113      	bne.n	8007b36 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8007b0e:	2301      	movs	r3, #1
 8007b10:	e059      	b.n	8007bc6 <HAL_RCC_ClockConfig+0x26a>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	685b      	ldr	r3, [r3, #4]
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d106      	bne.n	8007b28 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8007b1a:	f7ff f9f9 	bl	8006f10 <LL_RCC_MSI_IsReady>
 8007b1e:	4603      	mov	r3, r0
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d108      	bne.n	8007b36 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8007b24:	2301      	movs	r3, #1
 8007b26:	e04e      	b.n	8007bc6 <HAL_RCC_ClockConfig+0x26a>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8007b28:	f7ff f8a4 	bl	8006c74 <LL_RCC_HSI_IsReady>
 8007b2c:	4603      	mov	r3, r0
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d101      	bne.n	8007b36 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8007b32:	2301      	movs	r3, #1
 8007b34:	e047      	b.n	8007bc6 <HAL_RCC_ClockConfig+0x26a>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	685b      	ldr	r3, [r3, #4]
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	f7ff fa37 	bl	8006fae <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007b40:	f7fd fd7c 	bl	800563c <HAL_GetTick>
 8007b44:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007b46:	e00a      	b.n	8007b5e <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007b48:	f7fd fd78 	bl	800563c <HAL_GetTick>
 8007b4c:	4602      	mov	r2, r0
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	1ad3      	subs	r3, r2, r3
 8007b52:	f241 3288 	movw	r2, #5000	; 0x1388
 8007b56:	4293      	cmp	r3, r2
 8007b58:	d901      	bls.n	8007b5e <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8007b5a:	2303      	movs	r3, #3
 8007b5c:	e033      	b.n	8007bc6 <HAL_RCC_ClockConfig+0x26a>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007b5e:	f7ff fa3a 	bl	8006fd6 <LL_RCC_GetSysClkSource>
 8007b62:	4602      	mov	r2, r0
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	685b      	ldr	r3, [r3, #4]
 8007b68:	009b      	lsls	r3, r3, #2
 8007b6a:	429a      	cmp	r2, r3
 8007b6c:	d1ec      	bne.n	8007b48 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007b6e:	4b18      	ldr	r3, [pc, #96]	; (8007bd0 <HAL_RCC_ClockConfig+0x274>)
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	f003 0307 	and.w	r3, r3, #7
 8007b76:	683a      	ldr	r2, [r7, #0]
 8007b78:	429a      	cmp	r2, r3
 8007b7a:	d21b      	bcs.n	8007bb4 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007b7c:	4b14      	ldr	r3, [pc, #80]	; (8007bd0 <HAL_RCC_ClockConfig+0x274>)
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	f023 0207 	bic.w	r2, r3, #7
 8007b84:	4912      	ldr	r1, [pc, #72]	; (8007bd0 <HAL_RCC_ClockConfig+0x274>)
 8007b86:	683b      	ldr	r3, [r7, #0]
 8007b88:	4313      	orrs	r3, r2
 8007b8a:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007b8c:	f7fd fd56 	bl	800563c <HAL_GetTick>
 8007b90:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007b92:	e008      	b.n	8007ba6 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8007b94:	f7fd fd52 	bl	800563c <HAL_GetTick>
 8007b98:	4602      	mov	r2, r0
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	1ad3      	subs	r3, r2, r3
 8007b9e:	2b02      	cmp	r3, #2
 8007ba0:	d901      	bls.n	8007ba6 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8007ba2:	2303      	movs	r3, #3
 8007ba4:	e00f      	b.n	8007bc6 <HAL_RCC_ClockConfig+0x26a>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007ba6:	4b0a      	ldr	r3, [pc, #40]	; (8007bd0 <HAL_RCC_ClockConfig+0x274>)
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	f003 0307 	and.w	r3, r3, #7
 8007bae:	683a      	ldr	r2, [r7, #0]
 8007bb0:	429a      	cmp	r2, r3
 8007bb2:	d1ef      	bne.n	8007b94 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClockUpdate();
 8007bb4:	f7fa fa9a 	bl	80020ec <SystemCoreClockUpdate>
  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 8007bb8:	f7fd fd4c 	bl	8005654 <HAL_GetTickPrio>
 8007bbc:	4603      	mov	r3, r0
 8007bbe:	4618      	mov	r0, r3
 8007bc0:	f7fd fcf0 	bl	80055a4 <HAL_InitTick>
 8007bc4:	4603      	mov	r3, r0
}
 8007bc6:	4618      	mov	r0, r3
 8007bc8:	3710      	adds	r7, #16
 8007bca:	46bd      	mov	sp, r7
 8007bcc:	bd80      	pop	{r7, pc}
 8007bce:	bf00      	nop
 8007bd0:	58004000 	.word	0x58004000

08007bd4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007bd4:	b590      	push	{r4, r7, lr}
 8007bd6:	b085      	sub	sp, #20
 8007bd8:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq, pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007bda:	f7ff f9fc 	bl	8006fd6 <LL_RCC_GetSysClkSource>
 8007bde:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d10a      	bne.n	8007bfc <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8007be6:	f7ff f9b8 	bl	8006f5a <LL_RCC_MSI_GetRange>
 8007bea:	4603      	mov	r3, r0
 8007bec:	091b      	lsrs	r3, r3, #4
 8007bee:	f003 030f 	and.w	r3, r3, #15
 8007bf2:	4a2a      	ldr	r2, [pc, #168]	; (8007c9c <HAL_RCC_GetSysClockFreq+0xc8>)
 8007bf4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007bf8:	60fb      	str	r3, [r7, #12]
 8007bfa:	e04a      	b.n	8007c92 <HAL_RCC_GetSysClockFreq+0xbe>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	2b04      	cmp	r3, #4
 8007c00:	d102      	bne.n	8007c08 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007c02:	4b27      	ldr	r3, [pc, #156]	; (8007ca0 <HAL_RCC_GetSysClockFreq+0xcc>)
 8007c04:	60fb      	str	r3, [r7, #12]
 8007c06:	e044      	b.n	8007c92 <HAL_RCC_GetSysClockFreq+0xbe>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	2b08      	cmp	r3, #8
 8007c0c:	d10a      	bne.n	8007c24 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8007c0e:	f7fe ffb3 	bl	8006b78 <LL_RCC_HSE_IsEnabledDiv2>
 8007c12:	4603      	mov	r3, r0
 8007c14:	2b01      	cmp	r3, #1
 8007c16:	d102      	bne.n	8007c1e <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8007c18:	4b21      	ldr	r3, [pc, #132]	; (8007ca0 <HAL_RCC_GetSysClockFreq+0xcc>)
 8007c1a:	60fb      	str	r3, [r7, #12]
 8007c1c:	e039      	b.n	8007c92 <HAL_RCC_GetSysClockFreq+0xbe>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8007c1e:	4b21      	ldr	r3, [pc, #132]	; (8007ca4 <HAL_RCC_GetSysClockFreq+0xd0>)
 8007c20:	60fb      	str	r3, [r7, #12]
 8007c22:	e036      	b.n	8007c92 <HAL_RCC_GetSysClockFreq+0xbe>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8007c24:	f7ff fad3 	bl	80071ce <LL_RCC_PLL_GetMainSource>
 8007c28:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8007c2a:	683b      	ldr	r3, [r7, #0]
 8007c2c:	2b02      	cmp	r3, #2
 8007c2e:	d002      	beq.n	8007c36 <HAL_RCC_GetSysClockFreq+0x62>
 8007c30:	2b03      	cmp	r3, #3
 8007c32:	d003      	beq.n	8007c3c <HAL_RCC_GetSysClockFreq+0x68>
 8007c34:	e00d      	b.n	8007c52 <HAL_RCC_GetSysClockFreq+0x7e>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8007c36:	4b1a      	ldr	r3, [pc, #104]	; (8007ca0 <HAL_RCC_GetSysClockFreq+0xcc>)
 8007c38:	60bb      	str	r3, [r7, #8]
        break;
 8007c3a:	e015      	b.n	8007c68 <HAL_RCC_GetSysClockFreq+0x94>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8007c3c:	f7fe ff9c 	bl	8006b78 <LL_RCC_HSE_IsEnabledDiv2>
 8007c40:	4603      	mov	r3, r0
 8007c42:	2b01      	cmp	r3, #1
 8007c44:	d102      	bne.n	8007c4c <HAL_RCC_GetSysClockFreq+0x78>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8007c46:	4b16      	ldr	r3, [pc, #88]	; (8007ca0 <HAL_RCC_GetSysClockFreq+0xcc>)
 8007c48:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8007c4a:	e00d      	b.n	8007c68 <HAL_RCC_GetSysClockFreq+0x94>
          pllinputfreq = HSE_VALUE;
 8007c4c:	4b15      	ldr	r3, [pc, #84]	; (8007ca4 <HAL_RCC_GetSysClockFreq+0xd0>)
 8007c4e:	60bb      	str	r3, [r7, #8]
        break;
 8007c50:	e00a      	b.n	8007c68 <HAL_RCC_GetSysClockFreq+0x94>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8007c52:	f7ff f982 	bl	8006f5a <LL_RCC_MSI_GetRange>
 8007c56:	4603      	mov	r3, r0
 8007c58:	091b      	lsrs	r3, r3, #4
 8007c5a:	f003 030f 	and.w	r3, r3, #15
 8007c5e:	4a0f      	ldr	r2, [pc, #60]	; (8007c9c <HAL_RCC_GetSysClockFreq+0xc8>)
 8007c60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007c64:	60bb      	str	r3, [r7, #8]
        break;
 8007c66:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
 8007c68:	f7ff fa8c 	bl	8007184 <LL_RCC_PLL_GetN>
 8007c6c:	4602      	mov	r2, r0
 8007c6e:	68bb      	ldr	r3, [r7, #8]
 8007c70:	fb03 f402 	mul.w	r4, r3, r2
 8007c74:	f7ff fa9f 	bl	80071b6 <LL_RCC_PLL_GetDivider>
 8007c78:	4603      	mov	r3, r0
 8007c7a:	091b      	lsrs	r3, r3, #4
 8007c7c:	3301      	adds	r3, #1
 8007c7e:	fbb4 f4f3 	udiv	r4, r4, r3
 8007c82:	f7ff fa8c 	bl	800719e <LL_RCC_PLL_GetR>
 8007c86:	4603      	mov	r3, r0
 8007c88:	0f5b      	lsrs	r3, r3, #29
 8007c8a:	3301      	adds	r3, #1
 8007c8c:	fbb4 f3f3 	udiv	r3, r4, r3
 8007c90:	60fb      	str	r3, [r7, #12]
  }

  return sysclockfreq;
 8007c92:	68fb      	ldr	r3, [r7, #12]
}
 8007c94:	4618      	mov	r0, r3
 8007c96:	3714      	adds	r7, #20
 8007c98:	46bd      	mov	sp, r7
 8007c9a:	bd90      	pop	{r4, r7, pc}
 8007c9c:	0800de58 	.word	0x0800de58
 8007ca0:	00f42400 	.word	0x00f42400
 8007ca4:	01e84800 	.word	0x01e84800

08007ca8 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007ca8:	b598      	push	{r3, r4, r7, lr}
 8007caa:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8007cac:	f7ff ff92 	bl	8007bd4 <HAL_RCC_GetSysClockFreq>
 8007cb0:	4604      	mov	r4, r0
 8007cb2:	f7ff fa05 	bl	80070c0 <LL_RCC_GetAHBPrescaler>
 8007cb6:	4603      	mov	r3, r0
 8007cb8:	091b      	lsrs	r3, r3, #4
 8007cba:	f003 030f 	and.w	r3, r3, #15
 8007cbe:	4a03      	ldr	r2, [pc, #12]	; (8007ccc <HAL_RCC_GetHCLKFreq+0x24>)
 8007cc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007cc4:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8007cc8:	4618      	mov	r0, r3
 8007cca:	bd98      	pop	{r3, r4, r7, pc}
 8007ccc:	0800ddf8 	.word	0x0800ddf8

08007cd0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007cd0:	b598      	push	{r3, r4, r7, lr}
 8007cd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8007cd4:	f7ff ffe8 	bl	8007ca8 <HAL_RCC_GetHCLKFreq>
 8007cd8:	4604      	mov	r4, r0
 8007cda:	f7ff fa0b 	bl	80070f4 <LL_RCC_GetAPB1Prescaler>
 8007cde:	4603      	mov	r3, r0
 8007ce0:	0a1b      	lsrs	r3, r3, #8
 8007ce2:	f003 0307 	and.w	r3, r3, #7
 8007ce6:	4a04      	ldr	r2, [pc, #16]	; (8007cf8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007ce8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007cec:	f003 031f 	and.w	r3, r3, #31
 8007cf0:	fa24 f303 	lsr.w	r3, r4, r3
}
 8007cf4:	4618      	mov	r0, r3
 8007cf6:	bd98      	pop	{r3, r4, r7, pc}
 8007cf8:	0800de38 	.word	0x0800de38

08007cfc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007cfc:	b598      	push	{r3, r4, r7, lr}
 8007cfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8007d00:	f7ff ffd2 	bl	8007ca8 <HAL_RCC_GetHCLKFreq>
 8007d04:	4604      	mov	r4, r0
 8007d06:	f7ff fa01 	bl	800710c <LL_RCC_GetAPB2Prescaler>
 8007d0a:	4603      	mov	r3, r0
 8007d0c:	0adb      	lsrs	r3, r3, #11
 8007d0e:	f003 0307 	and.w	r3, r3, #7
 8007d12:	4a04      	ldr	r2, [pc, #16]	; (8007d24 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007d14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007d18:	f003 031f 	and.w	r3, r3, #31
 8007d1c:	fa24 f303 	lsr.w	r3, r4, r3
}
 8007d20:	4618      	mov	r0, r3
 8007d22:	bd98      	pop	{r3, r4, r7, pc}
 8007d24:	0800de38 	.word	0x0800de38

08007d28 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8007d28:	b590      	push	{r4, r7, lr}
 8007d2a:	b085      	sub	sp, #20
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	2bb0      	cmp	r3, #176	; 0xb0
 8007d34:	d903      	bls.n	8007d3e <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8007d36:	4b15      	ldr	r3, [pc, #84]	; (8007d8c <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8007d38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d3a:	60fb      	str	r3, [r7, #12]
 8007d3c:	e007      	b.n	8007d4e <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	091b      	lsrs	r3, r3, #4
 8007d42:	f003 030f 	and.w	r3, r3, #15
 8007d46:	4a11      	ldr	r2, [pc, #68]	; (8007d8c <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8007d48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007d4c:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8007d4e:	f7ff f9c3 	bl	80070d8 <LL_RCC_GetAHB4Prescaler>
 8007d52:	4603      	mov	r3, r0
 8007d54:	091b      	lsrs	r3, r3, #4
 8007d56:	f003 030f 	and.w	r3, r3, #15
 8007d5a:	4a0d      	ldr	r2, [pc, #52]	; (8007d90 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8007d5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007d60:	68fa      	ldr	r2, [r7, #12]
 8007d62:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d66:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8007d68:	68bb      	ldr	r3, [r7, #8]
 8007d6a:	4a0a      	ldr	r2, [pc, #40]	; (8007d94 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 8007d6c:	fba2 2303 	umull	r2, r3, r2, r3
 8007d70:	0c9c      	lsrs	r4, r3, #18
 8007d72:	f7fe fef3 	bl	8006b5c <HAL_PWREx_GetVoltageRange>
 8007d76:	4603      	mov	r3, r0
 8007d78:	4619      	mov	r1, r3
 8007d7a:	4620      	mov	r0, r4
 8007d7c:	f000 f80c 	bl	8007d98 <RCC_SetFlashLatency>
 8007d80:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif
}
 8007d82:	4618      	mov	r0, r3
 8007d84:	3714      	adds	r7, #20
 8007d86:	46bd      	mov	sp, r7
 8007d88:	bd90      	pop	{r4, r7, pc}
 8007d8a:	bf00      	nop
 8007d8c:	0800de58 	.word	0x0800de58
 8007d90:	0800ddf8 	.word	0x0800ddf8
 8007d94:	431bde83 	.word	0x431bde83

08007d98 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8007d98:	b590      	push	{r4, r7, lr}
 8007d9a:	b093      	sub	sp, #76	; 0x4c
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	6078      	str	r0, [r7, #4]
 8007da0:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8007da2:	4b39      	ldr	r3, [pc, #228]	; (8007e88 <RCC_SetFlashLatency+0xf0>)
 8007da4:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8007da8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8007daa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8007dae:	4a37      	ldr	r2, [pc, #220]	; (8007e8c <RCC_SetFlashLatency+0xf4>)
 8007db0:	f107 031c 	add.w	r3, r7, #28
 8007db4:	ca07      	ldmia	r2, {r0, r1, r2}
 8007db6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8007dba:	4b35      	ldr	r3, [pc, #212]	; (8007e90 <RCC_SetFlashLatency+0xf8>)
 8007dbc:	f107 040c 	add.w	r4, r7, #12
 8007dc0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8007dc2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007dca:	683b      	ldr	r3, [r7, #0]
 8007dcc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007dd0:	d11c      	bne.n	8007e0c <RCC_SetFlashLatency+0x74>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8007dd2:	2300      	movs	r3, #0
 8007dd4:	643b      	str	r3, [r7, #64]	; 0x40
 8007dd6:	e015      	b.n	8007e04 <RCC_SetFlashLatency+0x6c>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8007dd8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007dda:	009b      	lsls	r3, r3, #2
 8007ddc:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8007de0:	4413      	add	r3, r2
 8007de2:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8007de6:	687a      	ldr	r2, [r7, #4]
 8007de8:	429a      	cmp	r2, r3
 8007dea:	d808      	bhi.n	8007dfe <RCC_SetFlashLatency+0x66>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8007dec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007dee:	009b      	lsls	r3, r3, #2
 8007df0:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8007df4:	4413      	add	r3, r2
 8007df6:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8007dfa:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8007dfc:	e022      	b.n	8007e44 <RCC_SetFlashLatency+0xac>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8007dfe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007e00:	3301      	adds	r3, #1
 8007e02:	643b      	str	r3, [r7, #64]	; 0x40
 8007e04:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007e06:	2b03      	cmp	r3, #3
 8007e08:	d9e6      	bls.n	8007dd8 <RCC_SetFlashLatency+0x40>
 8007e0a:	e01b      	b.n	8007e44 <RCC_SetFlashLatency+0xac>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8007e0c:	2300      	movs	r3, #0
 8007e0e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007e10:	e015      	b.n	8007e3e <RCC_SetFlashLatency+0xa6>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8007e12:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e14:	009b      	lsls	r3, r3, #2
 8007e16:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8007e1a:	4413      	add	r3, r2
 8007e1c:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8007e20:	687a      	ldr	r2, [r7, #4]
 8007e22:	429a      	cmp	r2, r3
 8007e24:	d808      	bhi.n	8007e38 <RCC_SetFlashLatency+0xa0>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8007e26:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e28:	009b      	lsls	r3, r3, #2
 8007e2a:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8007e2e:	4413      	add	r3, r2
 8007e30:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8007e34:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8007e36:	e005      	b.n	8007e44 <RCC_SetFlashLatency+0xac>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8007e38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e3a:	3301      	adds	r3, #1
 8007e3c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007e3e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e40:	2b02      	cmp	r3, #2
 8007e42:	d9e6      	bls.n	8007e12 <RCC_SetFlashLatency+0x7a>
      break;
    }
  }
#endif

  __HAL_FLASH_SET_LATENCY(latency);
 8007e44:	4b13      	ldr	r3, [pc, #76]	; (8007e94 <RCC_SetFlashLatency+0xfc>)
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	f023 0207 	bic.w	r2, r3, #7
 8007e4c:	4911      	ldr	r1, [pc, #68]	; (8007e94 <RCC_SetFlashLatency+0xfc>)
 8007e4e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007e50:	4313      	orrs	r3, r2
 8007e52:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007e54:	f7fd fbf2 	bl	800563c <HAL_GetTick>
 8007e58:	63b8      	str	r0, [r7, #56]	; 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8007e5a:	e008      	b.n	8007e6e <RCC_SetFlashLatency+0xd6>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8007e5c:	f7fd fbee 	bl	800563c <HAL_GetTick>
 8007e60:	4602      	mov	r2, r0
 8007e62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e64:	1ad3      	subs	r3, r2, r3
 8007e66:	2b02      	cmp	r3, #2
 8007e68:	d901      	bls.n	8007e6e <RCC_SetFlashLatency+0xd6>
    {
      return HAL_TIMEOUT;
 8007e6a:	2303      	movs	r3, #3
 8007e6c:	e007      	b.n	8007e7e <RCC_SetFlashLatency+0xe6>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8007e6e:	4b09      	ldr	r3, [pc, #36]	; (8007e94 <RCC_SetFlashLatency+0xfc>)
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	f003 0307 	and.w	r3, r3, #7
 8007e76:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007e78:	429a      	cmp	r2, r3
 8007e7a:	d1ef      	bne.n	8007e5c <RCC_SetFlashLatency+0xc4>
    }
  }
  return HAL_OK;
 8007e7c:	2300      	movs	r3, #0
}
 8007e7e:	4618      	mov	r0, r3
 8007e80:	374c      	adds	r7, #76	; 0x4c
 8007e82:	46bd      	mov	sp, r7
 8007e84:	bd90      	pop	{r4, r7, pc}
 8007e86:	bf00      	nop
 8007e88:	0800dd84 	.word	0x0800dd84
 8007e8c:	0800dd94 	.word	0x0800dd94
 8007e90:	0800dda0 	.word	0x0800dda0
 8007e94:	58004000 	.word	0x58004000

08007e98 <LL_RCC_LSE_IsEnabled>:
{
 8007e98:	b480      	push	{r7}
 8007e9a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8007e9c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007ea0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ea4:	f003 0301 	and.w	r3, r3, #1
 8007ea8:	2b01      	cmp	r3, #1
 8007eaa:	d101      	bne.n	8007eb0 <LL_RCC_LSE_IsEnabled+0x18>
 8007eac:	2301      	movs	r3, #1
 8007eae:	e000      	b.n	8007eb2 <LL_RCC_LSE_IsEnabled+0x1a>
 8007eb0:	2300      	movs	r3, #0
}
 8007eb2:	4618      	mov	r0, r3
 8007eb4:	46bd      	mov	sp, r7
 8007eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eba:	4770      	bx	lr

08007ebc <LL_RCC_LSE_IsReady>:
{
 8007ebc:	b480      	push	{r7}
 8007ebe:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8007ec0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007ec4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ec8:	f003 0302 	and.w	r3, r3, #2
 8007ecc:	2b02      	cmp	r3, #2
 8007ece:	d101      	bne.n	8007ed4 <LL_RCC_LSE_IsReady+0x18>
 8007ed0:	2301      	movs	r3, #1
 8007ed2:	e000      	b.n	8007ed6 <LL_RCC_LSE_IsReady+0x1a>
 8007ed4:	2300      	movs	r3, #0
}
 8007ed6:	4618      	mov	r0, r3
 8007ed8:	46bd      	mov	sp, r7
 8007eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ede:	4770      	bx	lr

08007ee0 <LL_RCC_SetRFWKPClockSource>:
{
 8007ee0:	b480      	push	{r7}
 8007ee2:	b083      	sub	sp, #12
 8007ee4:	af00      	add	r7, sp, #0
 8007ee6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8007ee8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007eec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007ef0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007ef4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	4313      	orrs	r3, r2
 8007efc:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8007f00:	bf00      	nop
 8007f02:	370c      	adds	r7, #12
 8007f04:	46bd      	mov	sp, r7
 8007f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f0a:	4770      	bx	lr

08007f0c <LL_RCC_SetSMPSClockSource>:
{
 8007f0c:	b480      	push	{r7}
 8007f0e:	b083      	sub	sp, #12
 8007f10:	af00      	add	r7, sp, #0
 8007f12:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8007f14:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007f18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f1a:	f023 0203 	bic.w	r2, r3, #3
 8007f1e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	4313      	orrs	r3, r2
 8007f26:	624b      	str	r3, [r1, #36]	; 0x24
}
 8007f28:	bf00      	nop
 8007f2a:	370c      	adds	r7, #12
 8007f2c:	46bd      	mov	sp, r7
 8007f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f32:	4770      	bx	lr

08007f34 <LL_RCC_SetSMPSPrescaler>:
{
 8007f34:	b480      	push	{r7}
 8007f36:	b083      	sub	sp, #12
 8007f38:	af00      	add	r7, sp, #0
 8007f3a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8007f3c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007f40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f42:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007f46:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	4313      	orrs	r3, r2
 8007f4e:	624b      	str	r3, [r1, #36]	; 0x24
}
 8007f50:	bf00      	nop
 8007f52:	370c      	adds	r7, #12
 8007f54:	46bd      	mov	sp, r7
 8007f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5a:	4770      	bx	lr

08007f5c <LL_RCC_SetUSARTClockSource>:
{
 8007f5c:	b480      	push	{r7}
 8007f5e:	b083      	sub	sp, #12
 8007f60:	af00      	add	r7, sp, #0
 8007f62:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8007f64:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007f68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f6c:	f023 0203 	bic.w	r2, r3, #3
 8007f70:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	4313      	orrs	r3, r2
 8007f78:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8007f7c:	bf00      	nop
 8007f7e:	370c      	adds	r7, #12
 8007f80:	46bd      	mov	sp, r7
 8007f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f86:	4770      	bx	lr

08007f88 <LL_RCC_SetLPUARTClockSource>:
{
 8007f88:	b480      	push	{r7}
 8007f8a:	b083      	sub	sp, #12
 8007f8c:	af00      	add	r7, sp, #0
 8007f8e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8007f90:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007f94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f98:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007f9c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	4313      	orrs	r3, r2
 8007fa4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8007fa8:	bf00      	nop
 8007faa:	370c      	adds	r7, #12
 8007fac:	46bd      	mov	sp, r7
 8007fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb2:	4770      	bx	lr

08007fb4 <LL_RCC_SetI2CClockSource>:
{
 8007fb4:	b480      	push	{r7}
 8007fb6:	b083      	sub	sp, #12
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8007fbc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007fc0:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	091b      	lsrs	r3, r3, #4
 8007fc8:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8007fcc:	43db      	mvns	r3, r3
 8007fce:	401a      	ands	r2, r3
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	011b      	lsls	r3, r3, #4
 8007fd4:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8007fd8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007fdc:	4313      	orrs	r3, r2
 8007fde:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8007fe2:	bf00      	nop
 8007fe4:	370c      	adds	r7, #12
 8007fe6:	46bd      	mov	sp, r7
 8007fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fec:	4770      	bx	lr

08007fee <LL_RCC_SetLPTIMClockSource>:
{
 8007fee:	b480      	push	{r7}
 8007ff0:	b083      	sub	sp, #12
 8007ff2:	af00      	add	r7, sp, #0
 8007ff4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8007ff6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007ffa:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	0c1b      	lsrs	r3, r3, #16
 8008002:	041b      	lsls	r3, r3, #16
 8008004:	43db      	mvns	r3, r3
 8008006:	401a      	ands	r2, r3
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	041b      	lsls	r3, r3, #16
 800800c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008010:	4313      	orrs	r3, r2
 8008012:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8008016:	bf00      	nop
 8008018:	370c      	adds	r7, #12
 800801a:	46bd      	mov	sp, r7
 800801c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008020:	4770      	bx	lr

08008022 <LL_RCC_SetSAIClockSource>:
{
 8008022:	b480      	push	{r7}
 8008024:	b083      	sub	sp, #12
 8008026:	af00      	add	r7, sp, #0
 8008028:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 800802a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800802e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008032:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8008036:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	4313      	orrs	r3, r2
 800803e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8008042:	bf00      	nop
 8008044:	370c      	adds	r7, #12
 8008046:	46bd      	mov	sp, r7
 8008048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800804c:	4770      	bx	lr

0800804e <LL_RCC_SetRNGClockSource>:
{
 800804e:	b480      	push	{r7}
 8008050:	b083      	sub	sp, #12
 8008052:	af00      	add	r7, sp, #0
 8008054:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8008056:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800805a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800805e:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8008062:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	4313      	orrs	r3, r2
 800806a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800806e:	bf00      	nop
 8008070:	370c      	adds	r7, #12
 8008072:	46bd      	mov	sp, r7
 8008074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008078:	4770      	bx	lr

0800807a <LL_RCC_SetCLK48ClockSource>:
{
 800807a:	b480      	push	{r7}
 800807c:	b083      	sub	sp, #12
 800807e:	af00      	add	r7, sp, #0
 8008080:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8008082:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008086:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800808a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800808e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	4313      	orrs	r3, r2
 8008096:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800809a:	bf00      	nop
 800809c:	370c      	adds	r7, #12
 800809e:	46bd      	mov	sp, r7
 80080a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a4:	4770      	bx	lr

080080a6 <LL_RCC_SetUSBClockSource>:
{
 80080a6:	b580      	push	{r7, lr}
 80080a8:	b082      	sub	sp, #8
 80080aa:	af00      	add	r7, sp, #0
 80080ac:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 80080ae:	6878      	ldr	r0, [r7, #4]
 80080b0:	f7ff ffe3 	bl	800807a <LL_RCC_SetCLK48ClockSource>
}
 80080b4:	bf00      	nop
 80080b6:	3708      	adds	r7, #8
 80080b8:	46bd      	mov	sp, r7
 80080ba:	bd80      	pop	{r7, pc}

080080bc <LL_RCC_SetADCClockSource>:
{
 80080bc:	b480      	push	{r7}
 80080be:	b083      	sub	sp, #12
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 80080c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80080c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80080cc:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80080d0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	4313      	orrs	r3, r2
 80080d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80080dc:	bf00      	nop
 80080de:	370c      	adds	r7, #12
 80080e0:	46bd      	mov	sp, r7
 80080e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e6:	4770      	bx	lr

080080e8 <LL_RCC_SetRTCClockSource>:
{
 80080e8:	b480      	push	{r7}
 80080ea:	b083      	sub	sp, #12
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 80080f0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80080f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80080f8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80080fc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	4313      	orrs	r3, r2
 8008104:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8008108:	bf00      	nop
 800810a:	370c      	adds	r7, #12
 800810c:	46bd      	mov	sp, r7
 800810e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008112:	4770      	bx	lr

08008114 <LL_RCC_GetRTCClockSource>:
{
 8008114:	b480      	push	{r7}
 8008116:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8008118:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800811c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008120:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 8008124:	4618      	mov	r0, r3
 8008126:	46bd      	mov	sp, r7
 8008128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800812c:	4770      	bx	lr

0800812e <LL_RCC_ForceBackupDomainReset>:
{
 800812e:	b480      	push	{r7}
 8008130:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8008132:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008136:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800813a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800813e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008142:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8008146:	bf00      	nop
 8008148:	46bd      	mov	sp, r7
 800814a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800814e:	4770      	bx	lr

08008150 <LL_RCC_ReleaseBackupDomainReset>:
{
 8008150:	b480      	push	{r7}
 8008152:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8008154:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008158:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800815c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008160:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008164:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8008168:	bf00      	nop
 800816a:	46bd      	mov	sp, r7
 800816c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008170:	4770      	bx	lr

08008172 <LL_RCC_PLLSAI1_Enable>:
{
 8008172:	b480      	push	{r7}
 8008174:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8008176:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008180:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008184:	6013      	str	r3, [r2, #0]
}
 8008186:	bf00      	nop
 8008188:	46bd      	mov	sp, r7
 800818a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800818e:	4770      	bx	lr

08008190 <LL_RCC_PLLSAI1_Disable>:
{
 8008190:	b480      	push	{r7}
 8008192:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8008194:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800819e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80081a2:	6013      	str	r3, [r2, #0]
}
 80081a4:	bf00      	nop
 80081a6:	46bd      	mov	sp, r7
 80081a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ac:	4770      	bx	lr

080081ae <LL_RCC_PLLSAI1_IsReady>:
{
 80081ae:	b480      	push	{r7}
 80081b0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 80081b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80081bc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80081c0:	d101      	bne.n	80081c6 <LL_RCC_PLLSAI1_IsReady+0x18>
 80081c2:	2301      	movs	r3, #1
 80081c4:	e000      	b.n	80081c8 <LL_RCC_PLLSAI1_IsReady+0x1a>
 80081c6:	2300      	movs	r3, #0
}
 80081c8:	4618      	mov	r0, r3
 80081ca:	46bd      	mov	sp, r7
 80081cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d0:	4770      	bx	lr

080081d2 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80081d2:	b580      	push	{r7, lr}
 80081d4:	b088      	sub	sp, #32
 80081d6:	af00      	add	r7, sp, #0
 80081d8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 80081da:	2300      	movs	r3, #0
 80081dc:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 80081de:	2300      	movs	r3, #0
 80081e0:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d033      	beq.n	8008256 <HAL_RCCEx_PeriphCLKConfig+0x84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081f2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80081f6:	d00c      	beq.n	8008212 <HAL_RCCEx_PeriphCLKConfig+0x40>
 80081f8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80081fc:	d802      	bhi.n	8008204 <HAL_RCCEx_PeriphCLKConfig+0x32>
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d010      	beq.n	8008224 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8008202:	e017      	b.n	8008234 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8008204:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008208:	d017      	beq.n	800823a <HAL_RCCEx_PeriphCLKConfig+0x68>
 800820a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800820e:	d016      	beq.n	800823e <HAL_RCCEx_PeriphCLKConfig+0x6c>
 8008210:	e010      	b.n	8008234 <HAL_RCCEx_PeriphCLKConfig+0x62>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 8008212:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008216:	68db      	ldr	r3, [r3, #12]
 8008218:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800821c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008220:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 8008222:	e00d      	b.n	8008240 <HAL_RCCEx_PeriphCLKConfig+0x6e>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	3304      	adds	r3, #4
 8008228:	4618      	mov	r0, r3
 800822a:	f000 f947 	bl	80084bc <RCCEx_PLLSAI1_ConfigNP>
 800822e:	4603      	mov	r3, r0
 8008230:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8008232:	e005      	b.n	8008240 <HAL_RCCEx_PeriphCLKConfig+0x6e>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 8008234:	2301      	movs	r3, #1
 8008236:	77fb      	strb	r3, [r7, #31]
        break;
 8008238:	e002      	b.n	8008240 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        break;
 800823a:	bf00      	nop
 800823c:	e000      	b.n	8008240 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        break;
 800823e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008240:	7ffb      	ldrb	r3, [r7, #31]
 8008242:	2b00      	cmp	r3, #0
 8008244:	d105      	bne.n	8008252 <HAL_RCCEx_PeriphCLKConfig+0x80>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800824a:	4618      	mov	r0, r3
 800824c:	f7ff fee9 	bl	8008022 <LL_RCC_SetSAIClockSource>
 8008250:	e001      	b.n	8008256 <HAL_RCCEx_PeriphCLKConfig+0x84>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008252:	7ffb      	ldrb	r3, [r7, #31]
 8008254:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800825e:	2b00      	cmp	r3, #0
 8008260:	d046      	beq.n	80082f0 <HAL_RCCEx_PeriphCLKConfig+0x11e>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 8008262:	f7ff ff57 	bl	8008114 <LL_RCC_GetRTCClockSource>
 8008266:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800826c:	69ba      	ldr	r2, [r7, #24]
 800826e:	429a      	cmp	r2, r3
 8008270:	d03c      	beq.n	80082ec <HAL_RCCEx_PeriphCLKConfig+0x11a>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8008272:	f7fe fc63 	bl	8006b3c <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8008276:	69bb      	ldr	r3, [r7, #24]
 8008278:	2b00      	cmp	r3, #0
 800827a:	d105      	bne.n	8008288 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008280:	4618      	mov	r0, r3
 8008282:	f7ff ff31 	bl	80080e8 <LL_RCC_SetRTCClockSource>
 8008286:	e02e      	b.n	80082e6 <HAL_RCCEx_PeriphCLKConfig+0x114>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 8008288:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800828c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008290:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8008292:	f7ff ff4c 	bl	800812e <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 8008296:	f7ff ff5b 	bl	8008150 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 800829a:	697b      	ldr	r3, [r7, #20]
 800829c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082a4:	4313      	orrs	r3, r2
 80082a6:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 80082a8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80082ac:	697b      	ldr	r3, [r7, #20]
 80082ae:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 80082b2:	f7ff fdf1 	bl	8007e98 <LL_RCC_LSE_IsEnabled>
 80082b6:	4603      	mov	r3, r0
 80082b8:	2b01      	cmp	r3, #1
 80082ba:	d114      	bne.n	80082e6 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80082bc:	f7fd f9be 	bl	800563c <HAL_GetTick>
 80082c0:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 80082c2:	e00b      	b.n	80082dc <HAL_RCCEx_PeriphCLKConfig+0x10a>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80082c4:	f7fd f9ba 	bl	800563c <HAL_GetTick>
 80082c8:	4602      	mov	r2, r0
 80082ca:	693b      	ldr	r3, [r7, #16]
 80082cc:	1ad3      	subs	r3, r2, r3
 80082ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80082d2:	4293      	cmp	r3, r2
 80082d4:	d902      	bls.n	80082dc <HAL_RCCEx_PeriphCLKConfig+0x10a>
            {
              ret = HAL_TIMEOUT;
 80082d6:	2303      	movs	r3, #3
 80082d8:	77fb      	strb	r3, [r7, #31]
              break;
 80082da:	e004      	b.n	80082e6 <HAL_RCCEx_PeriphCLKConfig+0x114>
          while (LL_RCC_LSE_IsReady() != 1U)
 80082dc:	f7ff fdee 	bl	8007ebc <LL_RCC_LSE_IsReady>
 80082e0:	4603      	mov	r3, r0
 80082e2:	2b01      	cmp	r3, #1
 80082e4:	d1ee      	bne.n	80082c4 <HAL_RCCEx_PeriphCLKConfig+0xf2>
          }
        }
      }

      /* set overall return value */
      status = ret;
 80082e6:	7ffb      	ldrb	r3, [r7, #31]
 80082e8:	77bb      	strb	r3, [r7, #30]
 80082ea:	e001      	b.n	80082f0 <HAL_RCCEx_PeriphCLKConfig+0x11e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082ec:	7ffb      	ldrb	r3, [r7, #31]
 80082ee:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	f003 0301 	and.w	r3, r3, #1
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d004      	beq.n	8008306 <HAL_RCCEx_PeriphCLKConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	699b      	ldr	r3, [r3, #24]
 8008300:	4618      	mov	r0, r3
 8008302:	f7ff fe2b 	bl	8007f5c <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	f003 0302 	and.w	r3, r3, #2
 800830e:	2b00      	cmp	r3, #0
 8008310:	d004      	beq.n	800831c <HAL_RCCEx_PeriphCLKConfig+0x14a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	69db      	ldr	r3, [r3, #28]
 8008316:	4618      	mov	r0, r3
 8008318:	f7ff fe36 	bl	8007f88 <LL_RCC_SetLPUARTClockSource>
  }
#endif

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	f003 0310 	and.w	r3, r3, #16
 8008324:	2b00      	cmp	r3, #0
 8008326:	d004      	beq.n	8008332 <HAL_RCCEx_PeriphCLKConfig+0x160>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800832c:	4618      	mov	r0, r3
 800832e:	f7ff fe5e 	bl	8007fee <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	f003 0320 	and.w	r3, r3, #32
 800833a:	2b00      	cmp	r3, #0
 800833c:	d004      	beq.n	8008348 <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008342:	4618      	mov	r0, r3
 8008344:	f7ff fe53 	bl	8007fee <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	f003 0304 	and.w	r3, r3, #4
 8008350:	2b00      	cmp	r3, #0
 8008352:	d004      	beq.n	800835e <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	6a1b      	ldr	r3, [r3, #32]
 8008358:	4618      	mov	r0, r3
 800835a:	f7ff fe2b 	bl	8007fb4 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	f003 0308 	and.w	r3, r3, #8
 8008366:	2b00      	cmp	r3, #0
 8008368:	d004      	beq.n	8008374 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800836e:	4618      	mov	r0, r3
 8008370:	f7ff fe20 	bl	8007fb4 <LL_RCC_SetI2CClockSource>
  }
#endif

  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800837c:	2b00      	cmp	r3, #0
 800837e:	d022      	beq.n	80083c6 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008384:	4618      	mov	r0, r3
 8008386:	f7ff fe8e 	bl	80080a6 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800838e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008392:	d107      	bne.n	80083a4 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 8008394:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008398:	68db      	ldr	r3, [r3, #12]
 800839a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800839e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80083a2:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80083a8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80083ac:	d10b      	bne.n	80083c6 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	3304      	adds	r3, #4
 80083b2:	4618      	mov	r0, r3
 80083b4:	f000 f8dd 	bl	8008572 <RCCEx_PLLSAI1_ConfigNQ>
 80083b8:	4603      	mov	r3, r0
 80083ba:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 80083bc:	7ffb      	ldrb	r3, [r7, #31]
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d001      	beq.n	80083c6 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
      {
        /* set overall return value */
        status = ret;
 80083c2:	7ffb      	ldrb	r3, [r7, #31]
 80083c4:	77bb      	strb	r3, [r7, #30]
    }
#endif
  }

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d02b      	beq.n	800842a <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80083da:	d008      	beq.n	80083ee <HAL_RCCEx_PeriphCLKConfig+0x21c>
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083e0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80083e4:	d003      	beq.n	80083ee <HAL_RCCEx_PeriphCLKConfig+0x21c>
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d105      	bne.n	80083fa <HAL_RCCEx_PeriphCLKConfig+0x228>
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083f2:	4618      	mov	r0, r3
 80083f4:	f7ff fe2b 	bl	800804e <LL_RCC_SetRNGClockSource>
 80083f8:	e00a      	b.n	8008410 <HAL_RCCEx_PeriphCLKConfig+0x23e>
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083fe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008402:	60fb      	str	r3, [r7, #12]
 8008404:	2000      	movs	r0, #0
 8008406:	f7ff fe22 	bl	800804e <LL_RCC_SetRNGClockSource>
 800840a:	68f8      	ldr	r0, [r7, #12]
 800840c:	f7ff fe35 	bl	800807a <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008414:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 8008418:	d107      	bne.n	800842a <HAL_RCCEx_PeriphCLKConfig+0x258>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800841a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800841e:	68db      	ldr	r3, [r3, #12]
 8008420:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008424:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008428:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008432:	2b00      	cmp	r3, #0
 8008434:	d022      	beq.n	800847c <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800843a:	4618      	mov	r0, r3
 800843c:	f7ff fe3e 	bl	80080bc <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008444:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008448:	d107      	bne.n	800845a <HAL_RCCEx_PeriphCLKConfig+0x288>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800844a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800844e:	68db      	ldr	r3, [r3, #12]
 8008450:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008454:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008458:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800845e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008462:	d10b      	bne.n	800847c <HAL_RCCEx_PeriphCLKConfig+0x2aa>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	3304      	adds	r3, #4
 8008468:	4618      	mov	r0, r3
 800846a:	f000 f8dd 	bl	8008628 <RCCEx_PLLSAI1_ConfigNR>
 800846e:	4603      	mov	r3, r0
 8008470:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8008472:	7ffb      	ldrb	r3, [r7, #31]
 8008474:	2b00      	cmp	r3, #0
 8008476:	d001      	beq.n	800847c <HAL_RCCEx_PeriphCLKConfig+0x2aa>
      {
        /* set overall return value */
        status = ret;
 8008478:	7ffb      	ldrb	r3, [r7, #31]
 800847a:	77bb      	strb	r3, [r7, #30]
    }
#endif
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008484:	2b00      	cmp	r3, #0
 8008486:	d004      	beq.n	8008492 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800848c:	4618      	mov	r0, r3
 800848e:	f7ff fd27 	bl	8007ee0 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800849a:	2b00      	cmp	r3, #0
 800849c:	d009      	beq.n	80084b2 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80084a2:	4618      	mov	r0, r3
 80084a4:	f7ff fd46 	bl	8007f34 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80084ac:	4618      	mov	r0, r3
 80084ae:	f7ff fd2d 	bl	8007f0c <LL_RCC_SetSMPSClockSource>
  }
#endif

  return status;
 80084b2:	7fbb      	ldrb	r3, [r7, #30]
}
 80084b4:	4618      	mov	r0, r3
 80084b6:	3720      	adds	r7, #32
 80084b8:	46bd      	mov	sp, r7
 80084ba:	bd80      	pop	{r7, pc}

080084bc <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80084bc:	b580      	push	{r7, lr}
 80084be:	b084      	sub	sp, #16
 80084c0:	af00      	add	r7, sp, #0
 80084c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80084c4:	2300      	movs	r3, #0
 80084c6:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80084c8:	f7ff fe62 	bl	8008190 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80084cc:	f7fd f8b6 	bl	800563c <HAL_GetTick>
 80084d0:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80084d2:	e009      	b.n	80084e8 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80084d4:	f7fd f8b2 	bl	800563c <HAL_GetTick>
 80084d8:	4602      	mov	r2, r0
 80084da:	68bb      	ldr	r3, [r7, #8]
 80084dc:	1ad3      	subs	r3, r2, r3
 80084de:	2b02      	cmp	r3, #2
 80084e0:	d902      	bls.n	80084e8 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 80084e2:	2303      	movs	r3, #3
 80084e4:	73fb      	strb	r3, [r7, #15]
      break;
 80084e6:	e004      	b.n	80084f2 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80084e8:	f7ff fe61 	bl	80081ae <LL_RCC_PLLSAI1_IsReady>
 80084ec:	4603      	mov	r3, r0
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d1f0      	bne.n	80084d4 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 80084f2:	7bfb      	ldrb	r3, [r7, #15]
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d137      	bne.n	8008568 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80084f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80084fc:	691b      	ldr	r3, [r3, #16]
 80084fe:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	021b      	lsls	r3, r3, #8
 8008508:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800850c:	4313      	orrs	r3, r2
 800850e:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 8008510:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008514:	691b      	ldr	r3, [r3, #16]
 8008516:	f423 1278 	bic.w	r2, r3, #4063232	; 0x3e0000
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	685b      	ldr	r3, [r3, #4]
 800851e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008522:	4313      	orrs	r3, r2
 8008524:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8008526:	f7ff fe24 	bl	8008172 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800852a:	f7fd f887 	bl	800563c <HAL_GetTick>
 800852e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8008530:	e009      	b.n	8008546 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008532:	f7fd f883 	bl	800563c <HAL_GetTick>
 8008536:	4602      	mov	r2, r0
 8008538:	68bb      	ldr	r3, [r7, #8]
 800853a:	1ad3      	subs	r3, r2, r3
 800853c:	2b02      	cmp	r3, #2
 800853e:	d902      	bls.n	8008546 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 8008540:	2303      	movs	r3, #3
 8008542:	73fb      	strb	r3, [r7, #15]
        break;
 8008544:	e004      	b.n	8008550 <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8008546:	f7ff fe32 	bl	80081ae <LL_RCC_PLLSAI1_IsReady>
 800854a:	4603      	mov	r3, r0
 800854c:	2b01      	cmp	r3, #1
 800854e:	d1f0      	bne.n	8008532 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 8008550:	7bfb      	ldrb	r3, [r7, #15]
 8008552:	2b00      	cmp	r3, #0
 8008554:	d108      	bne.n	8008568 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8008556:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800855a:	691a      	ldr	r2, [r3, #16]
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	691b      	ldr	r3, [r3, #16]
 8008560:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008564:	4313      	orrs	r3, r2
 8008566:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8008568:	7bfb      	ldrb	r3, [r7, #15]
}
 800856a:	4618      	mov	r0, r3
 800856c:	3710      	adds	r7, #16
 800856e:	46bd      	mov	sp, r7
 8008570:	bd80      	pop	{r7, pc}

08008572 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8008572:	b580      	push	{r7, lr}
 8008574:	b084      	sub	sp, #16
 8008576:	af00      	add	r7, sp, #0
 8008578:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800857a:	2300      	movs	r3, #0
 800857c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800857e:	f7ff fe07 	bl	8008190 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008582:	f7fd f85b 	bl	800563c <HAL_GetTick>
 8008586:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8008588:	e009      	b.n	800859e <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800858a:	f7fd f857 	bl	800563c <HAL_GetTick>
 800858e:	4602      	mov	r2, r0
 8008590:	68bb      	ldr	r3, [r7, #8]
 8008592:	1ad3      	subs	r3, r2, r3
 8008594:	2b02      	cmp	r3, #2
 8008596:	d902      	bls.n	800859e <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 8008598:	2303      	movs	r3, #3
 800859a:	73fb      	strb	r3, [r7, #15]
      break;
 800859c:	e004      	b.n	80085a8 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800859e:	f7ff fe06 	bl	80081ae <LL_RCC_PLLSAI1_IsReady>
 80085a2:	4603      	mov	r3, r0
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d1f0      	bne.n	800858a <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 80085a8:	7bfb      	ldrb	r3, [r7, #15]
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d137      	bne.n	800861e <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80085ae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80085b2:	691b      	ldr	r3, [r3, #16]
 80085b4:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	021b      	lsls	r3, r3, #8
 80085be:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80085c2:	4313      	orrs	r3, r2
 80085c4:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 80085c6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80085ca:	691b      	ldr	r3, [r3, #16]
 80085cc:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	689b      	ldr	r3, [r3, #8]
 80085d4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80085d8:	4313      	orrs	r3, r2
 80085da:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80085dc:	f7ff fdc9 	bl	8008172 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80085e0:	f7fd f82c 	bl	800563c <HAL_GetTick>
 80085e4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80085e6:	e009      	b.n	80085fc <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80085e8:	f7fd f828 	bl	800563c <HAL_GetTick>
 80085ec:	4602      	mov	r2, r0
 80085ee:	68bb      	ldr	r3, [r7, #8]
 80085f0:	1ad3      	subs	r3, r2, r3
 80085f2:	2b02      	cmp	r3, #2
 80085f4:	d902      	bls.n	80085fc <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 80085f6:	2303      	movs	r3, #3
 80085f8:	73fb      	strb	r3, [r7, #15]
        break;
 80085fa:	e004      	b.n	8008606 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80085fc:	f7ff fdd7 	bl	80081ae <LL_RCC_PLLSAI1_IsReady>
 8008600:	4603      	mov	r3, r0
 8008602:	2b01      	cmp	r3, #1
 8008604:	d1f0      	bne.n	80085e8 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 8008606:	7bfb      	ldrb	r3, [r7, #15]
 8008608:	2b00      	cmp	r3, #0
 800860a:	d108      	bne.n	800861e <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800860c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008610:	691a      	ldr	r2, [r3, #16]
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	691b      	ldr	r3, [r3, #16]
 8008616:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800861a:	4313      	orrs	r3, r2
 800861c:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800861e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008620:	4618      	mov	r0, r3
 8008622:	3710      	adds	r7, #16
 8008624:	46bd      	mov	sp, r7
 8008626:	bd80      	pop	{r7, pc}

08008628 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8008628:	b580      	push	{r7, lr}
 800862a:	b084      	sub	sp, #16
 800862c:	af00      	add	r7, sp, #0
 800862e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008630:	2300      	movs	r3, #0
 8008632:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8008634:	f7ff fdac 	bl	8008190 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008638:	f7fd f800 	bl	800563c <HAL_GetTick>
 800863c:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800863e:	e009      	b.n	8008654 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008640:	f7fc fffc 	bl	800563c <HAL_GetTick>
 8008644:	4602      	mov	r2, r0
 8008646:	68bb      	ldr	r3, [r7, #8]
 8008648:	1ad3      	subs	r3, r2, r3
 800864a:	2b02      	cmp	r3, #2
 800864c:	d902      	bls.n	8008654 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 800864e:	2303      	movs	r3, #3
 8008650:	73fb      	strb	r3, [r7, #15]
      break;
 8008652:	e004      	b.n	800865e <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8008654:	f7ff fdab 	bl	80081ae <LL_RCC_PLLSAI1_IsReady>
 8008658:	4603      	mov	r3, r0
 800865a:	2b00      	cmp	r3, #0
 800865c:	d1f0      	bne.n	8008640 <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 800865e:	7bfb      	ldrb	r3, [r7, #15]
 8008660:	2b00      	cmp	r3, #0
 8008662:	d137      	bne.n	80086d4 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8008664:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008668:	691b      	ldr	r3, [r3, #16]
 800866a:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	021b      	lsls	r3, r3, #8
 8008674:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008678:	4313      	orrs	r3, r2
 800867a:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 800867c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008680:	691b      	ldr	r3, [r3, #16]
 8008682:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	68db      	ldr	r3, [r3, #12]
 800868a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800868e:	4313      	orrs	r3, r2
 8008690:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8008692:	f7ff fd6e 	bl	8008172 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008696:	f7fc ffd1 	bl	800563c <HAL_GetTick>
 800869a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800869c:	e009      	b.n	80086b2 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800869e:	f7fc ffcd 	bl	800563c <HAL_GetTick>
 80086a2:	4602      	mov	r2, r0
 80086a4:	68bb      	ldr	r3, [r7, #8]
 80086a6:	1ad3      	subs	r3, r2, r3
 80086a8:	2b02      	cmp	r3, #2
 80086aa:	d902      	bls.n	80086b2 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 80086ac:	2303      	movs	r3, #3
 80086ae:	73fb      	strb	r3, [r7, #15]
        break;
 80086b0:	e004      	b.n	80086bc <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80086b2:	f7ff fd7c 	bl	80081ae <LL_RCC_PLLSAI1_IsReady>
 80086b6:	4603      	mov	r3, r0
 80086b8:	2b01      	cmp	r3, #1
 80086ba:	d1f0      	bne.n	800869e <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 80086bc:	7bfb      	ldrb	r3, [r7, #15]
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d108      	bne.n	80086d4 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80086c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80086c6:	691a      	ldr	r2, [r3, #16]
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	691b      	ldr	r3, [r3, #16]
 80086cc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80086d0:	4313      	orrs	r3, r2
 80086d2:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80086d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80086d6:	4618      	mov	r0, r3
 80086d8:	3710      	adds	r7, #16
 80086da:	46bd      	mov	sp, r7
 80086dc:	bd80      	pop	{r7, pc}

080086de <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80086de:	b580      	push	{r7, lr}
 80086e0:	b082      	sub	sp, #8
 80086e2:	af00      	add	r7, sp, #0
 80086e4:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d101      	bne.n	80086f0 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 80086ec:	2301      	movs	r3, #1
 80086ee:	e090      	b.n	8008812 <HAL_RTC_Init+0x134>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80086f6:	b2db      	uxtb	r3, r3
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d106      	bne.n	800870a <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	2200      	movs	r2, #0
 8008700:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8008704:	6878      	ldr	r0, [r7, #4]
 8008706:	f7f9 fa1b 	bl	8001b40 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	2202      	movs	r2, #2
 800870e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	22ca      	movs	r2, #202	; 0xca
 8008718:	625a      	str	r2, [r3, #36]	; 0x24
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	2253      	movs	r2, #83	; 0x53
 8008720:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8008722:	6878      	ldr	r0, [r7, #4]
 8008724:	f000 f89f 	bl	8008866 <RTC_EnterInitMode>
 8008728:	4603      	mov	r3, r0
 800872a:	2b00      	cmp	r3, #0
 800872c:	d009      	beq.n	8008742 <HAL_RTC_Init+0x64>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	22ff      	movs	r2, #255	; 0xff
 8008734:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	2204      	movs	r2, #4
 800873a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    return HAL_ERROR;
 800873e:	2301      	movs	r3, #1
 8008740:	e067      	b.n	8008812 <HAL_RTC_Init+0x134>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	689b      	ldr	r3, [r3, #8]
 8008748:	687a      	ldr	r2, [r7, #4]
 800874a:	6812      	ldr	r2, [r2, #0]
 800874c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008750:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008754:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	6899      	ldr	r1, [r3, #8]
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	685a      	ldr	r2, [r3, #4]
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	691b      	ldr	r3, [r3, #16]
 8008764:	431a      	orrs	r2, r3
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	699b      	ldr	r3, [r3, #24]
 800876a:	431a      	orrs	r2, r3
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	430a      	orrs	r2, r1
 8008772:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	687a      	ldr	r2, [r7, #4]
 800877a:	68d2      	ldr	r2, [r2, #12]
 800877c:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	6919      	ldr	r1, [r3, #16]
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	689b      	ldr	r3, [r3, #8]
 8008788:	041a      	lsls	r2, r3, #16
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	430a      	orrs	r2, r1
 8008790:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	68da      	ldr	r2, [r3, #12]
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80087a0:	60da      	str	r2, [r3, #12]

    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	f022 0203 	bic.w	r2, r2, #3
 80087b0:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	69da      	ldr	r2, [r3, #28]
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	695b      	ldr	r3, [r3, #20]
 80087c0:	431a      	orrs	r2, r3
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	430a      	orrs	r2, r1
 80087c8:	64da      	str	r2, [r3, #76]	; 0x4c

    /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	689b      	ldr	r3, [r3, #8]
 80087d0:	f003 0320 	and.w	r3, r3, #32
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d113      	bne.n	8008800 <HAL_RTC_Init+0x122>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80087d8:	6878      	ldr	r0, [r7, #4]
 80087da:	f000 f81e 	bl	800881a <HAL_RTC_WaitForSynchro>
 80087de:	4603      	mov	r3, r0
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d00d      	beq.n	8008800 <HAL_RTC_Init+0x122>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	22ff      	movs	r2, #255	; 0xff
 80087ea:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	2204      	movs	r2, #4
 80087f0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */ 
        __HAL_UNLOCK(hrtc);
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	2200      	movs	r2, #0
 80087f8:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80087fc:	2301      	movs	r3, #1
 80087fe:	e008      	b.n	8008812 <HAL_RTC_Init+0x134>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	22ff      	movs	r2, #255	; 0xff
 8008806:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	2201      	movs	r2, #1
 800880c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    return HAL_OK;
 8008810:	2300      	movs	r3, #0
  }
}
 8008812:	4618      	mov	r0, r3
 8008814:	3708      	adds	r7, #8
 8008816:	46bd      	mov	sp, r7
 8008818:	bd80      	pop	{r7, pc}

0800881a <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800881a:	b580      	push	{r7, lr}
 800881c:	b084      	sub	sp, #16
 800881e:	af00      	add	r7, sp, #0
 8008820:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	68da      	ldr	r2, [r3, #12]
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008830:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8008832:	f7fc ff03 	bl	800563c <HAL_GetTick>
 8008836:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8008838:	e009      	b.n	800884e <HAL_RTC_WaitForSynchro+0x34>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800883a:	f7fc feff 	bl	800563c <HAL_GetTick>
 800883e:	4602      	mov	r2, r0
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	1ad3      	subs	r3, r2, r3
 8008844:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008848:	d901      	bls.n	800884e <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 800884a:	2303      	movs	r3, #3
 800884c:	e007      	b.n	800885e <HAL_RTC_WaitForSynchro+0x44>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	68db      	ldr	r3, [r3, #12]
 8008854:	f003 0320 	and.w	r3, r3, #32
 8008858:	2b00      	cmp	r3, #0
 800885a:	d0ee      	beq.n	800883a <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 800885c:	2300      	movs	r3, #0
}
 800885e:	4618      	mov	r0, r3
 8008860:	3710      	adds	r7, #16
 8008862:	46bd      	mov	sp, r7
 8008864:	bd80      	pop	{r7, pc}

08008866 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8008866:	b580      	push	{r7, lr}
 8008868:	b084      	sub	sp, #16
 800886a:	af00      	add	r7, sp, #0
 800886c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	68db      	ldr	r3, [r3, #12]
 8008874:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008878:	2b00      	cmp	r3, #0
 800887a:	d119      	bne.n	80088b0 <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	f04f 32ff 	mov.w	r2, #4294967295
 8008884:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8008886:	f7fc fed9 	bl	800563c <HAL_GetTick>
 800888a:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800888c:	e009      	b.n	80088a2 <RTC_EnterInitMode+0x3c>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 800888e:	f7fc fed5 	bl	800563c <HAL_GetTick>
 8008892:	4602      	mov	r2, r0
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	1ad3      	subs	r3, r2, r3
 8008898:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800889c:	d901      	bls.n	80088a2 <RTC_EnterInitMode+0x3c>
      {
        return HAL_TIMEOUT;
 800889e:	2303      	movs	r3, #3
 80088a0:	e007      	b.n	80088b2 <RTC_EnterInitMode+0x4c>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	68db      	ldr	r3, [r3, #12]
 80088a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d0ee      	beq.n	800888e <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 80088b0:	2300      	movs	r3, #0
}
 80088b2:	4618      	mov	r0, r3
 80088b4:	3710      	adds	r7, #16
 80088b6:	46bd      	mov	sp, r7
 80088b8:	bd80      	pop	{r7, pc}
	...

080088bc <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param WakeUpCounter Wake up counter
  * @param WakeUpClock Wake up clock  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 80088bc:	b580      	push	{r7, lr}
 80088be:	b086      	sub	sp, #24
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	60f8      	str	r0, [r7, #12]
 80088c4:	60b9      	str	r1, [r7, #8]
 80088c6:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */ 
  __HAL_LOCK(hrtc);
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	f893 3020 	ldrb.w	r3, [r3, #32]
 80088ce:	2b01      	cmp	r3, #1
 80088d0:	d101      	bne.n	80088d6 <HAL_RTCEx_SetWakeUpTimer_IT+0x1a>
 80088d2:	2302      	movs	r3, #2
 80088d4:	e0a8      	b.n	8008a28 <HAL_RTCEx_SetWakeUpTimer_IT+0x16c>
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	2201      	movs	r2, #1
 80088da:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	2202      	movs	r2, #2
 80088e2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	22ca      	movs	r2, #202	; 0xca
 80088ec:	625a      	str	r2, [r3, #36]	; 0x24
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	2253      	movs	r2, #83	; 0x53
 80088f4:	625a      	str	r2, [r3, #36]	; 0x24

  /*Check RTC WUTWF flag is reset only when wake up timer enabled*/
  if((hrtc->Instance->CR & RTC_CR_WUTE) != 0U){
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	689b      	ldr	r3, [r3, #8]
 80088fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008900:	2b00      	cmp	r3, #0
 8008902:	d020      	beq.n	8008946 <HAL_RTCEx_SetWakeUpTimer_IT+0x8a>
    tickstart = HAL_GetTick();
 8008904:	f7fc fe9a 	bl	800563c <HAL_GetTick>
 8008908:	6178      	str	r0, [r7, #20]
 
   /* Wait till RTC WUTWF flag is reset and if Time out is reached exit */
   while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 1U)
 800890a:	e015      	b.n	8008938 <HAL_RTCEx_SetWakeUpTimer_IT+0x7c>
   {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800890c:	f7fc fe96 	bl	800563c <HAL_GetTick>
 8008910:	4602      	mov	r2, r0
 8008912:	697b      	ldr	r3, [r7, #20]
 8008914:	1ad3      	subs	r3, r2, r3
 8008916:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800891a:	d90d      	bls.n	8008938 <HAL_RTCEx_SetWakeUpTimer_IT+0x7c>
      {
       /* Enable the write protection for RTC registers */
       __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	22ff      	movs	r2, #255	; 0xff
 8008922:	625a      	str	r2, [r3, #36]	; 0x24

       hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	2203      	movs	r2, #3
 8008928:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

       /* Process Unlocked */ 
       __HAL_UNLOCK(hrtc);
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	2200      	movs	r2, #0
 8008930:	f883 2020 	strb.w	r2, [r3, #32]

       return HAL_TIMEOUT;
 8008934:	2303      	movs	r3, #3
 8008936:	e077      	b.n	8008a28 <HAL_RTCEx_SetWakeUpTimer_IT+0x16c>
   while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 1U)
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	68db      	ldr	r3, [r3, #12]
 800893e:	f003 0304 	and.w	r3, r3, #4
 8008942:	2b00      	cmp	r3, #0
 8008944:	d1e2      	bne.n	800890c <HAL_RTCEx_SetWakeUpTimer_IT+0x50>
      }
    }
  }
  /* Disable the Wake-Up timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	689a      	ldr	r2, [r3, #8]
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008954:	609a      	str	r2, [r3, #8]

  /* Clear flag Wake-Up */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	68db      	ldr	r3, [r3, #12]
 800895c:	b2da      	uxtb	r2, r3
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8008966:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8008968:	f7fc fe68 	bl	800563c <HAL_GetTick>
 800896c:	6178      	str	r0, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 800896e:	e015      	b.n	800899c <HAL_RTCEx_SetWakeUpTimer_IT+0xe0>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8008970:	f7fc fe64 	bl	800563c <HAL_GetTick>
 8008974:	4602      	mov	r2, r0
 8008976:	697b      	ldr	r3, [r7, #20]
 8008978:	1ad3      	subs	r3, r2, r3
 800897a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800897e:	d90d      	bls.n	800899c <HAL_RTCEx_SetWakeUpTimer_IT+0xe0>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	22ff      	movs	r2, #255	; 0xff
 8008986:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT; 
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	2203      	movs	r2, #3
 800898c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

      /* Process Unlocked */ 
      __HAL_UNLOCK(hrtc);
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	2200      	movs	r2, #0
 8008994:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_TIMEOUT;
 8008998:	2303      	movs	r3, #3
 800899a:	e045      	b.n	8008a28 <HAL_RTCEx_SetWakeUpTimer_IT+0x16c>
  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	68db      	ldr	r3, [r3, #12]
 80089a2:	f003 0304 	and.w	r3, r3, #4
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d0e2      	beq.n	8008970 <HAL_RTCEx_SetWakeUpTimer_IT+0xb4>
    }
  }

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	68ba      	ldr	r2, [r7, #8]
 80089b0:	615a      	str	r2, [r3, #20]

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	689a      	ldr	r2, [r3, #8]
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	f022 0207 	bic.w	r2, r2, #7
 80089c0:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	6899      	ldr	r1, [r3, #8]
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	687a      	ldr	r2, [r7, #4]
 80089ce:	430a      	orrs	r2, r1
 80089d0:	609a      	str	r2, [r3, #8]

  /* RTC WakeUpTimer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 80089d2:	4b17      	ldr	r3, [pc, #92]	; (8008a30 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 80089d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80089d8:	4a15      	ldr	r2, [pc, #84]	; (8008a30 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 80089da:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80089de:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
  
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 80089e2:	4b13      	ldr	r3, [pc, #76]	; (8008a30 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	4a12      	ldr	r2, [pc, #72]	; (8008a30 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 80089e8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80089ec:	6013      	str	r3, [r2, #0]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc,RTC_IT_WUT);
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	689a      	ldr	r2, [r3, #8]
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80089fc:	609a      	str	r2, [r3, #8]
  
  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	689a      	ldr	r2, [r3, #8]
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008a0c:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	22ff      	movs	r2, #255	; 0xff
 8008a14:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY; 
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	2201      	movs	r2, #1
 8008a1a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	2200      	movs	r2, #0
 8008a22:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8008a26:	2300      	movs	r3, #0
}
 8008a28:	4618      	mov	r0, r3
 8008a2a:	3718      	adds	r7, #24
 8008a2c:	46bd      	mov	sp, r7
 8008a2e:	bd80      	pop	{r7, pc}
 8008a30:	58000800 	.word	0x58000800

08008a34 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @brief  Handle Wake Up Timer interrupt request.
  * @param hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{  
 8008a34:	b580      	push	{r7, lr}
 8008a36:	b082      	sub	sp, #8
 8008a38:	af00      	add	r7, sp, #0
 8008a3a:	6078      	str	r0, [r7, #4]
    /* Get the pending status of the WAKEUPTIMER Interrupt */
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	68db      	ldr	r3, [r3, #12]
 8008a42:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d00b      	beq.n	8008a62 <HAL_RTCEx_WakeUpTimerIRQHandler+0x2e>
    {
      /* WAKEUPTIMER callback */ 
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->WakeUpTimerEventCallback(hrtc);
#else
      HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 8008a4a:	6878      	ldr	r0, [r7, #4]
 8008a4c:	f000 f818 	bl	8008a80 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
      
      /* Clear the WAKEUPTIMER interrupt pending bit */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	68db      	ldr	r3, [r3, #12]
 8008a56:	b2da      	uxtb	r2, r3
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8008a60:	60da      	str	r2, [r3, #12]
    }

  /* Clear the EXTI's line Flag for RTC WakeUpTimer */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 8008a62:	4b06      	ldr	r3, [pc, #24]	; (8008a7c <HAL_RTCEx_WakeUpTimerIRQHandler+0x48>)
 8008a64:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8008a68:	60da      	str	r2, [r3, #12]
 
  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	2201      	movs	r2, #1
 8008a6e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
}
 8008a72:	bf00      	nop
 8008a74:	3708      	adds	r7, #8
 8008a76:	46bd      	mov	sp, r7
 8008a78:	bd80      	pop	{r7, pc}
 8008a7a:	bf00      	nop
 8008a7c:	58000800 	.word	0x58000800

08008a80 <HAL_RTCEx_WakeUpTimerEventCallback>:
  * @brief  Wake Up Timer callback.
  * @param hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 8008a80:	b480      	push	{r7}
 8008a82:	b083      	sub	sp, #12
 8008a84:	af00      	add	r7, sp, #0
 8008a86:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_WakeUpTimerEventCallback could be implemented in the user file
   */
}
 8008a88:	bf00      	nop
 8008a8a:	370c      	adds	r7, #12
 8008a8c:	46bd      	mov	sp, r7
 8008a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a92:	4770      	bx	lr

08008a94 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008a94:	b580      	push	{r7, lr}
 8008a96:	b082      	sub	sp, #8
 8008a98:	af00      	add	r7, sp, #0
 8008a9a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d101      	bne.n	8008aa6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008aa2:	2301      	movs	r3, #1
 8008aa4:	e01d      	b.n	8008ae2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008aac:	b2db      	uxtb	r3, r3
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d106      	bne.n	8008ac0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	2200      	movs	r2, #0
 8008ab6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008aba:	6878      	ldr	r0, [r7, #4]
 8008abc:	f7f9 f85a 	bl	8001b74 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	2202      	movs	r2, #2
 8008ac4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681a      	ldr	r2, [r3, #0]
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	3304      	adds	r3, #4
 8008ad0:	4619      	mov	r1, r3
 8008ad2:	4610      	mov	r0, r2
 8008ad4:	f000 f9a6 	bl	8008e24 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	2201      	movs	r2, #1
 8008adc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008ae0:	2300      	movs	r3, #0
}
 8008ae2:	4618      	mov	r0, r3
 8008ae4:	3708      	adds	r7, #8
 8008ae6:	46bd      	mov	sp, r7
 8008ae8:	bd80      	pop	{r7, pc}
	...

08008aec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008aec:	b480      	push	{r7}
 8008aee:	b085      	sub	sp, #20
 8008af0:	af00      	add	r7, sp, #0
 8008af2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	68da      	ldr	r2, [r3, #12]
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	f042 0201 	orr.w	r2, r2, #1
 8008b02:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	689a      	ldr	r2, [r3, #8]
 8008b0a:	4b0c      	ldr	r3, [pc, #48]	; (8008b3c <HAL_TIM_Base_Start_IT+0x50>)
 8008b0c:	4013      	ands	r3, r2
 8008b0e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	2b06      	cmp	r3, #6
 8008b14:	d00b      	beq.n	8008b2e <HAL_TIM_Base_Start_IT+0x42>
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008b1c:	d007      	beq.n	8008b2e <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	681a      	ldr	r2, [r3, #0]
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	f042 0201 	orr.w	r2, r2, #1
 8008b2c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008b2e:	2300      	movs	r3, #0
}
 8008b30:	4618      	mov	r0, r3
 8008b32:	3714      	adds	r7, #20
 8008b34:	46bd      	mov	sp, r7
 8008b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b3a:	4770      	bx	lr
 8008b3c:	00010007 	.word	0x00010007

08008b40 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8008b40:	b480      	push	{r7}
 8008b42:	b083      	sub	sp, #12
 8008b44:	af00      	add	r7, sp, #0
 8008b46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	68da      	ldr	r2, [r3, #12]
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	f022 0201 	bic.w	r2, r2, #1
 8008b56:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	6a1a      	ldr	r2, [r3, #32]
 8008b5e:	f241 1311 	movw	r3, #4369	; 0x1111
 8008b62:	4013      	ands	r3, r2
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d10f      	bne.n	8008b88 <HAL_TIM_Base_Stop_IT+0x48>
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	6a1a      	ldr	r2, [r3, #32]
 8008b6e:	f240 4344 	movw	r3, #1092	; 0x444
 8008b72:	4013      	ands	r3, r2
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d107      	bne.n	8008b88 <HAL_TIM_Base_Stop_IT+0x48>
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	681a      	ldr	r2, [r3, #0]
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	f022 0201 	bic.w	r2, r2, #1
 8008b86:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008b88:	2300      	movs	r3, #0
}
 8008b8a:	4618      	mov	r0, r3
 8008b8c:	370c      	adds	r7, #12
 8008b8e:	46bd      	mov	sp, r7
 8008b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b94:	4770      	bx	lr

08008b96 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008b96:	b580      	push	{r7, lr}
 8008b98:	b082      	sub	sp, #8
 8008b9a:	af00      	add	r7, sp, #0
 8008b9c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	691b      	ldr	r3, [r3, #16]
 8008ba4:	f003 0302 	and.w	r3, r3, #2
 8008ba8:	2b02      	cmp	r3, #2
 8008baa:	d122      	bne.n	8008bf2 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	68db      	ldr	r3, [r3, #12]
 8008bb2:	f003 0302 	and.w	r3, r3, #2
 8008bb6:	2b02      	cmp	r3, #2
 8008bb8:	d11b      	bne.n	8008bf2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	f06f 0202 	mvn.w	r2, #2
 8008bc2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	2201      	movs	r2, #1
 8008bc8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	699b      	ldr	r3, [r3, #24]
 8008bd0:	f003 0303 	and.w	r3, r3, #3
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d003      	beq.n	8008be0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008bd8:	6878      	ldr	r0, [r7, #4]
 8008bda:	f000 f905 	bl	8008de8 <HAL_TIM_IC_CaptureCallback>
 8008bde:	e005      	b.n	8008bec <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008be0:	6878      	ldr	r0, [r7, #4]
 8008be2:	f000 f8f7 	bl	8008dd4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008be6:	6878      	ldr	r0, [r7, #4]
 8008be8:	f000 f908 	bl	8008dfc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	2200      	movs	r2, #0
 8008bf0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	691b      	ldr	r3, [r3, #16]
 8008bf8:	f003 0304 	and.w	r3, r3, #4
 8008bfc:	2b04      	cmp	r3, #4
 8008bfe:	d122      	bne.n	8008c46 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	68db      	ldr	r3, [r3, #12]
 8008c06:	f003 0304 	and.w	r3, r3, #4
 8008c0a:	2b04      	cmp	r3, #4
 8008c0c:	d11b      	bne.n	8008c46 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	f06f 0204 	mvn.w	r2, #4
 8008c16:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	2202      	movs	r2, #2
 8008c1c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	699b      	ldr	r3, [r3, #24]
 8008c24:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d003      	beq.n	8008c34 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008c2c:	6878      	ldr	r0, [r7, #4]
 8008c2e:	f000 f8db 	bl	8008de8 <HAL_TIM_IC_CaptureCallback>
 8008c32:	e005      	b.n	8008c40 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008c34:	6878      	ldr	r0, [r7, #4]
 8008c36:	f000 f8cd 	bl	8008dd4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008c3a:	6878      	ldr	r0, [r7, #4]
 8008c3c:	f000 f8de 	bl	8008dfc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	2200      	movs	r2, #0
 8008c44:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	691b      	ldr	r3, [r3, #16]
 8008c4c:	f003 0308 	and.w	r3, r3, #8
 8008c50:	2b08      	cmp	r3, #8
 8008c52:	d122      	bne.n	8008c9a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	68db      	ldr	r3, [r3, #12]
 8008c5a:	f003 0308 	and.w	r3, r3, #8
 8008c5e:	2b08      	cmp	r3, #8
 8008c60:	d11b      	bne.n	8008c9a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	f06f 0208 	mvn.w	r2, #8
 8008c6a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	2204      	movs	r2, #4
 8008c70:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	69db      	ldr	r3, [r3, #28]
 8008c78:	f003 0303 	and.w	r3, r3, #3
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d003      	beq.n	8008c88 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008c80:	6878      	ldr	r0, [r7, #4]
 8008c82:	f000 f8b1 	bl	8008de8 <HAL_TIM_IC_CaptureCallback>
 8008c86:	e005      	b.n	8008c94 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008c88:	6878      	ldr	r0, [r7, #4]
 8008c8a:	f000 f8a3 	bl	8008dd4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008c8e:	6878      	ldr	r0, [r7, #4]
 8008c90:	f000 f8b4 	bl	8008dfc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	2200      	movs	r2, #0
 8008c98:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	691b      	ldr	r3, [r3, #16]
 8008ca0:	f003 0310 	and.w	r3, r3, #16
 8008ca4:	2b10      	cmp	r3, #16
 8008ca6:	d122      	bne.n	8008cee <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	68db      	ldr	r3, [r3, #12]
 8008cae:	f003 0310 	and.w	r3, r3, #16
 8008cb2:	2b10      	cmp	r3, #16
 8008cb4:	d11b      	bne.n	8008cee <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	f06f 0210 	mvn.w	r2, #16
 8008cbe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	2208      	movs	r2, #8
 8008cc4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	69db      	ldr	r3, [r3, #28]
 8008ccc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d003      	beq.n	8008cdc <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008cd4:	6878      	ldr	r0, [r7, #4]
 8008cd6:	f000 f887 	bl	8008de8 <HAL_TIM_IC_CaptureCallback>
 8008cda:	e005      	b.n	8008ce8 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008cdc:	6878      	ldr	r0, [r7, #4]
 8008cde:	f000 f879 	bl	8008dd4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ce2:	6878      	ldr	r0, [r7, #4]
 8008ce4:	f000 f88a 	bl	8008dfc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	2200      	movs	r2, #0
 8008cec:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	691b      	ldr	r3, [r3, #16]
 8008cf4:	f003 0301 	and.w	r3, r3, #1
 8008cf8:	2b01      	cmp	r3, #1
 8008cfa:	d10e      	bne.n	8008d1a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	68db      	ldr	r3, [r3, #12]
 8008d02:	f003 0301 	and.w	r3, r3, #1
 8008d06:	2b01      	cmp	r3, #1
 8008d08:	d107      	bne.n	8008d1a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	f06f 0201 	mvn.w	r2, #1
 8008d12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008d14:	6878      	ldr	r0, [r7, #4]
 8008d16:	f7f8 fdef 	bl	80018f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	691b      	ldr	r3, [r3, #16]
 8008d20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008d24:	2b80      	cmp	r3, #128	; 0x80
 8008d26:	d10e      	bne.n	8008d46 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	68db      	ldr	r3, [r3, #12]
 8008d2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008d32:	2b80      	cmp	r3, #128	; 0x80
 8008d34:	d107      	bne.n	8008d46 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008d3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008d40:	6878      	ldr	r0, [r7, #4]
 8008d42:	f000 f8dd 	bl	8008f00 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	691b      	ldr	r3, [r3, #16]
 8008d4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008d50:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008d54:	d10e      	bne.n	8008d74 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	68db      	ldr	r3, [r3, #12]
 8008d5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008d60:	2b80      	cmp	r3, #128	; 0x80
 8008d62:	d107      	bne.n	8008d74 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008d6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008d6e:	6878      	ldr	r0, [r7, #4]
 8008d70:	f000 f8d0 	bl	8008f14 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	691b      	ldr	r3, [r3, #16]
 8008d7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d7e:	2b40      	cmp	r3, #64	; 0x40
 8008d80:	d10e      	bne.n	8008da0 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	68db      	ldr	r3, [r3, #12]
 8008d88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d8c:	2b40      	cmp	r3, #64	; 0x40
 8008d8e:	d107      	bne.n	8008da0 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008d98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008d9a:	6878      	ldr	r0, [r7, #4]
 8008d9c:	f000 f838 	bl	8008e10 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	691b      	ldr	r3, [r3, #16]
 8008da6:	f003 0320 	and.w	r3, r3, #32
 8008daa:	2b20      	cmp	r3, #32
 8008dac:	d10e      	bne.n	8008dcc <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	68db      	ldr	r3, [r3, #12]
 8008db4:	f003 0320 	and.w	r3, r3, #32
 8008db8:	2b20      	cmp	r3, #32
 8008dba:	d107      	bne.n	8008dcc <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	f06f 0220 	mvn.w	r2, #32
 8008dc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008dc6:	6878      	ldr	r0, [r7, #4]
 8008dc8:	f000 f890 	bl	8008eec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008dcc:	bf00      	nop
 8008dce:	3708      	adds	r7, #8
 8008dd0:	46bd      	mov	sp, r7
 8008dd2:	bd80      	pop	{r7, pc}

08008dd4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008dd4:	b480      	push	{r7}
 8008dd6:	b083      	sub	sp, #12
 8008dd8:	af00      	add	r7, sp, #0
 8008dda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008ddc:	bf00      	nop
 8008dde:	370c      	adds	r7, #12
 8008de0:	46bd      	mov	sp, r7
 8008de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de6:	4770      	bx	lr

08008de8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008de8:	b480      	push	{r7}
 8008dea:	b083      	sub	sp, #12
 8008dec:	af00      	add	r7, sp, #0
 8008dee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008df0:	bf00      	nop
 8008df2:	370c      	adds	r7, #12
 8008df4:	46bd      	mov	sp, r7
 8008df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dfa:	4770      	bx	lr

08008dfc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008dfc:	b480      	push	{r7}
 8008dfe:	b083      	sub	sp, #12
 8008e00:	af00      	add	r7, sp, #0
 8008e02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008e04:	bf00      	nop
 8008e06:	370c      	adds	r7, #12
 8008e08:	46bd      	mov	sp, r7
 8008e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e0e:	4770      	bx	lr

08008e10 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008e10:	b480      	push	{r7}
 8008e12:	b083      	sub	sp, #12
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008e18:	bf00      	nop
 8008e1a:	370c      	adds	r7, #12
 8008e1c:	46bd      	mov	sp, r7
 8008e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e22:	4770      	bx	lr

08008e24 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008e24:	b480      	push	{r7}
 8008e26:	b085      	sub	sp, #20
 8008e28:	af00      	add	r7, sp, #0
 8008e2a:	6078      	str	r0, [r7, #4]
 8008e2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	4a2a      	ldr	r2, [pc, #168]	; (8008ee0 <TIM_Base_SetConfig+0xbc>)
 8008e38:	4293      	cmp	r3, r2
 8008e3a:	d003      	beq.n	8008e44 <TIM_Base_SetConfig+0x20>
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e42:	d108      	bne.n	8008e56 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e4a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008e4c:	683b      	ldr	r3, [r7, #0]
 8008e4e:	685b      	ldr	r3, [r3, #4]
 8008e50:	68fa      	ldr	r2, [r7, #12]
 8008e52:	4313      	orrs	r3, r2
 8008e54:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	4a21      	ldr	r2, [pc, #132]	; (8008ee0 <TIM_Base_SetConfig+0xbc>)
 8008e5a:	4293      	cmp	r3, r2
 8008e5c:	d00b      	beq.n	8008e76 <TIM_Base_SetConfig+0x52>
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e64:	d007      	beq.n	8008e76 <TIM_Base_SetConfig+0x52>
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	4a1e      	ldr	r2, [pc, #120]	; (8008ee4 <TIM_Base_SetConfig+0xc0>)
 8008e6a:	4293      	cmp	r3, r2
 8008e6c:	d003      	beq.n	8008e76 <TIM_Base_SetConfig+0x52>
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	4a1d      	ldr	r2, [pc, #116]	; (8008ee8 <TIM_Base_SetConfig+0xc4>)
 8008e72:	4293      	cmp	r3, r2
 8008e74:	d108      	bne.n	8008e88 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008e7c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008e7e:	683b      	ldr	r3, [r7, #0]
 8008e80:	68db      	ldr	r3, [r3, #12]
 8008e82:	68fa      	ldr	r2, [r7, #12]
 8008e84:	4313      	orrs	r3, r2
 8008e86:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008e8e:	683b      	ldr	r3, [r7, #0]
 8008e90:	695b      	ldr	r3, [r3, #20]
 8008e92:	4313      	orrs	r3, r2
 8008e94:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	68fa      	ldr	r2, [r7, #12]
 8008e9a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008e9c:	683b      	ldr	r3, [r7, #0]
 8008e9e:	689a      	ldr	r2, [r3, #8]
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008ea4:	683b      	ldr	r3, [r7, #0]
 8008ea6:	681a      	ldr	r2, [r3, #0]
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	4a0c      	ldr	r2, [pc, #48]	; (8008ee0 <TIM_Base_SetConfig+0xbc>)
 8008eb0:	4293      	cmp	r3, r2
 8008eb2:	d007      	beq.n	8008ec4 <TIM_Base_SetConfig+0xa0>
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	4a0b      	ldr	r2, [pc, #44]	; (8008ee4 <TIM_Base_SetConfig+0xc0>)
 8008eb8:	4293      	cmp	r3, r2
 8008eba:	d003      	beq.n	8008ec4 <TIM_Base_SetConfig+0xa0>
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	4a0a      	ldr	r2, [pc, #40]	; (8008ee8 <TIM_Base_SetConfig+0xc4>)
 8008ec0:	4293      	cmp	r3, r2
 8008ec2:	d103      	bne.n	8008ecc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008ec4:	683b      	ldr	r3, [r7, #0]
 8008ec6:	691a      	ldr	r2, [r3, #16]
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	2201      	movs	r2, #1
 8008ed0:	615a      	str	r2, [r3, #20]
}
 8008ed2:	bf00      	nop
 8008ed4:	3714      	adds	r7, #20
 8008ed6:	46bd      	mov	sp, r7
 8008ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008edc:	4770      	bx	lr
 8008ede:	bf00      	nop
 8008ee0:	40012c00 	.word	0x40012c00
 8008ee4:	40014400 	.word	0x40014400
 8008ee8:	40014800 	.word	0x40014800

08008eec <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008eec:	b480      	push	{r7}
 8008eee:	b083      	sub	sp, #12
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008ef4:	bf00      	nop
 8008ef6:	370c      	adds	r7, #12
 8008ef8:	46bd      	mov	sp, r7
 8008efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008efe:	4770      	bx	lr

08008f00 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008f00:	b480      	push	{r7}
 8008f02:	b083      	sub	sp, #12
 8008f04:	af00      	add	r7, sp, #0
 8008f06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008f08:	bf00      	nop
 8008f0a:	370c      	adds	r7, #12
 8008f0c:	46bd      	mov	sp, r7
 8008f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f12:	4770      	bx	lr

08008f14 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008f14:	b480      	push	{r7}
 8008f16:	b083      	sub	sp, #12
 8008f18:	af00      	add	r7, sp, #0
 8008f1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008f1c:	bf00      	nop
 8008f1e:	370c      	adds	r7, #12
 8008f20:	46bd      	mov	sp, r7
 8008f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f26:	4770      	bx	lr

08008f28 <LL_RCC_GetUSARTClockSource>:
{
 8008f28:	b480      	push	{r7}
 8008f2a:	b083      	sub	sp, #12
 8008f2c:	af00      	add	r7, sp, #0
 8008f2e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 8008f30:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008f34:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	4013      	ands	r3, r2
}
 8008f3c:	4618      	mov	r0, r3
 8008f3e:	370c      	adds	r7, #12
 8008f40:	46bd      	mov	sp, r7
 8008f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f46:	4770      	bx	lr

08008f48 <LL_RCC_GetLPUARTClockSource>:
{
 8008f48:	b480      	push	{r7}
 8008f4a:	b083      	sub	sp, #12
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8008f50:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008f54:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	4013      	ands	r3, r2
}
 8008f5c:	4618      	mov	r0, r3
 8008f5e:	370c      	adds	r7, #12
 8008f60:	46bd      	mov	sp, r7
 8008f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f66:	4770      	bx	lr

08008f68 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008f68:	b580      	push	{r7, lr}
 8008f6a:	b082      	sub	sp, #8
 8008f6c:	af00      	add	r7, sp, #0
 8008f6e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d101      	bne.n	8008f7a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008f76:	2301      	movs	r3, #1
 8008f78:	e042      	b.n	8009000 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d106      	bne.n	8008f92 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	2200      	movs	r2, #0
 8008f88:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008f8c:	6878      	ldr	r0, [r7, #4]
 8008f8e:	f7f8 fe21 	bl	8001bd4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	2224      	movs	r2, #36	; 0x24
 8008f96:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	681a      	ldr	r2, [r3, #0]
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	f022 0201 	bic.w	r2, r2, #1
 8008fa8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008faa:	6878      	ldr	r0, [r7, #4]
 8008fac:	f000 fa4c 	bl	8009448 <UART_SetConfig>
 8008fb0:	4603      	mov	r3, r0
 8008fb2:	2b01      	cmp	r3, #1
 8008fb4:	d101      	bne.n	8008fba <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8008fb6:	2301      	movs	r3, #1
 8008fb8:	e022      	b.n	8009000 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d002      	beq.n	8008fc8 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8008fc2:	6878      	ldr	r0, [r7, #4]
 8008fc4:	f001 faa4 	bl	800a510 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	685a      	ldr	r2, [r3, #4]
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008fd6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	689a      	ldr	r2, [r3, #8]
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008fe6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	681a      	ldr	r2, [r3, #0]
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	f042 0201 	orr.w	r2, r2, #1
 8008ff6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008ff8:	6878      	ldr	r0, [r7, #4]
 8008ffa:	f001 fb2b 	bl	800a654 <UART_CheckIdleState>
 8008ffe:	4603      	mov	r3, r0
}
 8009000:	4618      	mov	r0, r3
 8009002:	3708      	adds	r7, #8
 8009004:	46bd      	mov	sp, r7
 8009006:	bd80      	pop	{r7, pc}

08009008 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009008:	b580      	push	{r7, lr}
 800900a:	b08a      	sub	sp, #40	; 0x28
 800900c:	af02      	add	r7, sp, #8
 800900e:	60f8      	str	r0, [r7, #12]
 8009010:	60b9      	str	r1, [r7, #8]
 8009012:	603b      	str	r3, [r7, #0]
 8009014:	4613      	mov	r3, r2
 8009016:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800901e:	2b20      	cmp	r3, #32
 8009020:	f040 8083 	bne.w	800912a <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8009024:	68bb      	ldr	r3, [r7, #8]
 8009026:	2b00      	cmp	r3, #0
 8009028:	d002      	beq.n	8009030 <HAL_UART_Transmit+0x28>
 800902a:	88fb      	ldrh	r3, [r7, #6]
 800902c:	2b00      	cmp	r3, #0
 800902e:	d101      	bne.n	8009034 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8009030:	2301      	movs	r3, #1
 8009032:	e07b      	b.n	800912c <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800903a:	2b01      	cmp	r3, #1
 800903c:	d101      	bne.n	8009042 <HAL_UART_Transmit+0x3a>
 800903e:	2302      	movs	r3, #2
 8009040:	e074      	b.n	800912c <HAL_UART_Transmit+0x124>
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	2201      	movs	r2, #1
 8009046:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	2200      	movs	r2, #0
 800904e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	2221      	movs	r2, #33	; 0x21
 8009056:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800905a:	f7fc faef 	bl	800563c <HAL_GetTick>
 800905e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	88fa      	ldrh	r2, [r7, #6]
 8009064:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	88fa      	ldrh	r2, [r7, #6]
 800906c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	689b      	ldr	r3, [r3, #8]
 8009074:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009078:	d108      	bne.n	800908c <HAL_UART_Transmit+0x84>
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	691b      	ldr	r3, [r3, #16]
 800907e:	2b00      	cmp	r3, #0
 8009080:	d104      	bne.n	800908c <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8009082:	2300      	movs	r3, #0
 8009084:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8009086:	68bb      	ldr	r3, [r7, #8]
 8009088:	61bb      	str	r3, [r7, #24]
 800908a:	e003      	b.n	8009094 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800908c:	68bb      	ldr	r3, [r7, #8]
 800908e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009090:	2300      	movs	r3, #0
 8009092:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	2200      	movs	r2, #0
 8009098:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    while (huart->TxXferCount > 0U)
 800909c:	e02c      	b.n	80090f8 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800909e:	683b      	ldr	r3, [r7, #0]
 80090a0:	9300      	str	r3, [sp, #0]
 80090a2:	697b      	ldr	r3, [r7, #20]
 80090a4:	2200      	movs	r2, #0
 80090a6:	2180      	movs	r1, #128	; 0x80
 80090a8:	68f8      	ldr	r0, [r7, #12]
 80090aa:	f001 fb1b 	bl	800a6e4 <UART_WaitOnFlagUntilTimeout>
 80090ae:	4603      	mov	r3, r0
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d001      	beq.n	80090b8 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 80090b4:	2303      	movs	r3, #3
 80090b6:	e039      	b.n	800912c <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 80090b8:	69fb      	ldr	r3, [r7, #28]
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d10b      	bne.n	80090d6 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80090be:	69bb      	ldr	r3, [r7, #24]
 80090c0:	881b      	ldrh	r3, [r3, #0]
 80090c2:	461a      	mov	r2, r3
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80090cc:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80090ce:	69bb      	ldr	r3, [r7, #24]
 80090d0:	3302      	adds	r3, #2
 80090d2:	61bb      	str	r3, [r7, #24]
 80090d4:	e007      	b.n	80090e6 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80090d6:	69fb      	ldr	r3, [r7, #28]
 80090d8:	781a      	ldrb	r2, [r3, #0]
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80090e0:	69fb      	ldr	r3, [r7, #28]
 80090e2:	3301      	adds	r3, #1
 80090e4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80090ec:	b29b      	uxth	r3, r3
 80090ee:	3b01      	subs	r3, #1
 80090f0:	b29a      	uxth	r2, r3
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80090fe:	b29b      	uxth	r3, r3
 8009100:	2b00      	cmp	r3, #0
 8009102:	d1cc      	bne.n	800909e <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009104:	683b      	ldr	r3, [r7, #0]
 8009106:	9300      	str	r3, [sp, #0]
 8009108:	697b      	ldr	r3, [r7, #20]
 800910a:	2200      	movs	r2, #0
 800910c:	2140      	movs	r1, #64	; 0x40
 800910e:	68f8      	ldr	r0, [r7, #12]
 8009110:	f001 fae8 	bl	800a6e4 <UART_WaitOnFlagUntilTimeout>
 8009114:	4603      	mov	r3, r0
 8009116:	2b00      	cmp	r3, #0
 8009118:	d001      	beq.n	800911e <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 800911a:	2303      	movs	r3, #3
 800911c:	e006      	b.n	800912c <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	2220      	movs	r2, #32
 8009122:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 8009126:	2300      	movs	r3, #0
 8009128:	e000      	b.n	800912c <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 800912a:	2302      	movs	r3, #2
  }
}
 800912c:	4618      	mov	r0, r3
 800912e:	3720      	adds	r7, #32
 8009130:	46bd      	mov	sp, r7
 8009132:	bd80      	pop	{r7, pc}

08009134 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009134:	b580      	push	{r7, lr}
 8009136:	b088      	sub	sp, #32
 8009138:	af00      	add	r7, sp, #0
 800913a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	69db      	ldr	r3, [r3, #28]
 8009142:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	689b      	ldr	r3, [r3, #8]
 8009152:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009154:	69fa      	ldr	r2, [r7, #28]
 8009156:	f640 030f 	movw	r3, #2063	; 0x80f
 800915a:	4013      	ands	r3, r2
 800915c:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800915e:	693b      	ldr	r3, [r7, #16]
 8009160:	2b00      	cmp	r3, #0
 8009162:	d118      	bne.n	8009196 <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009164:	69fb      	ldr	r3, [r7, #28]
 8009166:	f003 0320 	and.w	r3, r3, #32
 800916a:	2b00      	cmp	r3, #0
 800916c:	d013      	beq.n	8009196 <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800916e:	69bb      	ldr	r3, [r7, #24]
 8009170:	f003 0320 	and.w	r3, r3, #32
 8009174:	2b00      	cmp	r3, #0
 8009176:	d104      	bne.n	8009182 <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009178:	697b      	ldr	r3, [r7, #20]
 800917a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800917e:	2b00      	cmp	r3, #0
 8009180:	d009      	beq.n	8009196 <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009186:	2b00      	cmp	r3, #0
 8009188:	f000 8145 	beq.w	8009416 <HAL_UART_IRQHandler+0x2e2>
      {
        huart->RxISR(huart);
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009190:	6878      	ldr	r0, [r7, #4]
 8009192:	4798      	blx	r3
      }
      return;
 8009194:	e13f      	b.n	8009416 <HAL_UART_IRQHandler+0x2e2>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8009196:	693b      	ldr	r3, [r7, #16]
 8009198:	2b00      	cmp	r3, #0
 800919a:	f000 80e8 	beq.w	800936e <HAL_UART_IRQHandler+0x23a>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800919e:	697a      	ldr	r2, [r7, #20]
 80091a0:	4ba1      	ldr	r3, [pc, #644]	; (8009428 <HAL_UART_IRQHandler+0x2f4>)
 80091a2:	4013      	ands	r3, r2
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d105      	bne.n	80091b4 <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80091a8:	69ba      	ldr	r2, [r7, #24]
 80091aa:	4ba0      	ldr	r3, [pc, #640]	; (800942c <HAL_UART_IRQHandler+0x2f8>)
 80091ac:	4013      	ands	r3, r2
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	f000 80dd 	beq.w	800936e <HAL_UART_IRQHandler+0x23a>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80091b4:	69fb      	ldr	r3, [r7, #28]
 80091b6:	f003 0301 	and.w	r3, r3, #1
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d010      	beq.n	80091e0 <HAL_UART_IRQHandler+0xac>
 80091be:	69bb      	ldr	r3, [r7, #24]
 80091c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d00b      	beq.n	80091e0 <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	2201      	movs	r2, #1
 80091ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80091d6:	f043 0201 	orr.w	r2, r3, #1
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80091e0:	69fb      	ldr	r3, [r7, #28]
 80091e2:	f003 0302 	and.w	r3, r3, #2
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d010      	beq.n	800920c <HAL_UART_IRQHandler+0xd8>
 80091ea:	697b      	ldr	r3, [r7, #20]
 80091ec:	f003 0301 	and.w	r3, r3, #1
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d00b      	beq.n	800920c <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	2202      	movs	r2, #2
 80091fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009202:	f043 0204 	orr.w	r2, r3, #4
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800920c:	69fb      	ldr	r3, [r7, #28]
 800920e:	f003 0304 	and.w	r3, r3, #4
 8009212:	2b00      	cmp	r3, #0
 8009214:	d010      	beq.n	8009238 <HAL_UART_IRQHandler+0x104>
 8009216:	697b      	ldr	r3, [r7, #20]
 8009218:	f003 0301 	and.w	r3, r3, #1
 800921c:	2b00      	cmp	r3, #0
 800921e:	d00b      	beq.n	8009238 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	2204      	movs	r2, #4
 8009226:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800922e:	f043 0202 	orr.w	r2, r3, #2
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009238:	69fb      	ldr	r3, [r7, #28]
 800923a:	f003 0308 	and.w	r3, r3, #8
 800923e:	2b00      	cmp	r3, #0
 8009240:	d015      	beq.n	800926e <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009242:	69bb      	ldr	r3, [r7, #24]
 8009244:	f003 0320 	and.w	r3, r3, #32
 8009248:	2b00      	cmp	r3, #0
 800924a:	d104      	bne.n	8009256 <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800924c:	697a      	ldr	r2, [r7, #20]
 800924e:	4b76      	ldr	r3, [pc, #472]	; (8009428 <HAL_UART_IRQHandler+0x2f4>)
 8009250:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009252:	2b00      	cmp	r3, #0
 8009254:	d00b      	beq.n	800926e <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	2208      	movs	r2, #8
 800925c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009264:	f043 0208 	orr.w	r2, r3, #8
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800926e:	69fb      	ldr	r3, [r7, #28]
 8009270:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009274:	2b00      	cmp	r3, #0
 8009276:	d011      	beq.n	800929c <HAL_UART_IRQHandler+0x168>
 8009278:	69bb      	ldr	r3, [r7, #24]
 800927a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800927e:	2b00      	cmp	r3, #0
 8009280:	d00c      	beq.n	800929c <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800928a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009292:	f043 0220 	orr.w	r2, r3, #32
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	f000 80b9 	beq.w	800941a <HAL_UART_IRQHandler+0x2e6>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80092a8:	69fb      	ldr	r3, [r7, #28]
 80092aa:	f003 0320 	and.w	r3, r3, #32
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d011      	beq.n	80092d6 <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80092b2:	69bb      	ldr	r3, [r7, #24]
 80092b4:	f003 0320 	and.w	r3, r3, #32
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d104      	bne.n	80092c6 <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80092bc:	697b      	ldr	r3, [r7, #20]
 80092be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d007      	beq.n	80092d6 <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d003      	beq.n	80092d6 <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80092d2:	6878      	ldr	r0, [r7, #4]
 80092d4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80092dc:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	689b      	ldr	r3, [r3, #8]
 80092e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092e8:	2b40      	cmp	r3, #64	; 0x40
 80092ea:	d004      	beq.n	80092f6 <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d031      	beq.n	800935a <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80092f6:	6878      	ldr	r0, [r7, #4]
 80092f8:	f001 fa74 	bl	800a7e4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	689b      	ldr	r3, [r3, #8]
 8009302:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009306:	2b40      	cmp	r3, #64	; 0x40
 8009308:	d123      	bne.n	8009352 <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	689a      	ldr	r2, [r3, #8]
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009318:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800931e:	2b00      	cmp	r3, #0
 8009320:	d013      	beq.n	800934a <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009326:	4a42      	ldr	r2, [pc, #264]	; (8009430 <HAL_UART_IRQHandler+0x2fc>)
 8009328:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800932e:	4618      	mov	r0, r3
 8009330:	f7fc fb33 	bl	800599a <HAL_DMA_Abort_IT>
 8009334:	4603      	mov	r3, r0
 8009336:	2b00      	cmp	r3, #0
 8009338:	d017      	beq.n	800936a <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800933e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009340:	687a      	ldr	r2, [r7, #4]
 8009342:	6f92      	ldr	r2, [r2, #120]	; 0x78
 8009344:	4610      	mov	r0, r2
 8009346:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009348:	e00f      	b.n	800936a <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800934a:	6878      	ldr	r0, [r7, #4]
 800934c:	f000 f872 	bl	8009434 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009350:	e00b      	b.n	800936a <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009352:	6878      	ldr	r0, [r7, #4]
 8009354:	f000 f86e 	bl	8009434 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009358:	e007      	b.n	800936a <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800935a:	6878      	ldr	r0, [r7, #4]
 800935c:	f000 f86a 	bl	8009434 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	2200      	movs	r2, #0
 8009364:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      }
    }
    return;
 8009368:	e057      	b.n	800941a <HAL_UART_IRQHandler+0x2e6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800936a:	bf00      	nop
    return;
 800936c:	e055      	b.n	800941a <HAL_UART_IRQHandler+0x2e6>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800936e:	69fb      	ldr	r3, [r7, #28]
 8009370:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009374:	2b00      	cmp	r3, #0
 8009376:	d00d      	beq.n	8009394 <HAL_UART_IRQHandler+0x260>
 8009378:	697b      	ldr	r3, [r7, #20]
 800937a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800937e:	2b00      	cmp	r3, #0
 8009380:	d008      	beq.n	8009394 <HAL_UART_IRQHandler+0x260>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800938a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800938c:	6878      	ldr	r0, [r7, #4]
 800938e:	f001 fa7c 	bl	800a88a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009392:	e045      	b.n	8009420 <HAL_UART_IRQHandler+0x2ec>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8009394:	69fb      	ldr	r3, [r7, #28]
 8009396:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800939a:	2b00      	cmp	r3, #0
 800939c:	d012      	beq.n	80093c4 <HAL_UART_IRQHandler+0x290>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800939e:	69bb      	ldr	r3, [r7, #24]
 80093a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d104      	bne.n	80093b2 <HAL_UART_IRQHandler+0x27e>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80093a8:	697b      	ldr	r3, [r7, #20]
 80093aa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d008      	beq.n	80093c4 <HAL_UART_IRQHandler+0x290>
  {
    if (huart->TxISR != NULL)
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d031      	beq.n	800941e <HAL_UART_IRQHandler+0x2ea>
    {
      huart->TxISR(huart);
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80093be:	6878      	ldr	r0, [r7, #4]
 80093c0:	4798      	blx	r3
    }
    return;
 80093c2:	e02c      	b.n	800941e <HAL_UART_IRQHandler+0x2ea>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80093c4:	69fb      	ldr	r3, [r7, #28]
 80093c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d008      	beq.n	80093e0 <HAL_UART_IRQHandler+0x2ac>
 80093ce:	69bb      	ldr	r3, [r7, #24]
 80093d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d003      	beq.n	80093e0 <HAL_UART_IRQHandler+0x2ac>
  {
    UART_EndTransmit_IT(huart);
 80093d8:	6878      	ldr	r0, [r7, #4]
 80093da:	f001 fa3c 	bl	800a856 <UART_EndTransmit_IT>
    return;
 80093de:	e01f      	b.n	8009420 <HAL_UART_IRQHandler+0x2ec>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80093e0:	69fb      	ldr	r3, [r7, #28]
 80093e2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d008      	beq.n	80093fc <HAL_UART_IRQHandler+0x2c8>
 80093ea:	69bb      	ldr	r3, [r7, #24]
 80093ec:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d003      	beq.n	80093fc <HAL_UART_IRQHandler+0x2c8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80093f4:	6878      	ldr	r0, [r7, #4]
 80093f6:	f001 fa5c 	bl	800a8b2 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80093fa:	e011      	b.n	8009420 <HAL_UART_IRQHandler+0x2ec>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80093fc:	69fb      	ldr	r3, [r7, #28]
 80093fe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009402:	2b00      	cmp	r3, #0
 8009404:	d00c      	beq.n	8009420 <HAL_UART_IRQHandler+0x2ec>
 8009406:	69bb      	ldr	r3, [r7, #24]
 8009408:	2b00      	cmp	r3, #0
 800940a:	da09      	bge.n	8009420 <HAL_UART_IRQHandler+0x2ec>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800940c:	6878      	ldr	r0, [r7, #4]
 800940e:	f001 fa46 	bl	800a89e <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009412:	bf00      	nop
 8009414:	e004      	b.n	8009420 <HAL_UART_IRQHandler+0x2ec>
      return;
 8009416:	bf00      	nop
 8009418:	e002      	b.n	8009420 <HAL_UART_IRQHandler+0x2ec>
    return;
 800941a:	bf00      	nop
 800941c:	e000      	b.n	8009420 <HAL_UART_IRQHandler+0x2ec>
    return;
 800941e:	bf00      	nop
  }
}
 8009420:	3720      	adds	r7, #32
 8009422:	46bd      	mov	sp, r7
 8009424:	bd80      	pop	{r7, pc}
 8009426:	bf00      	nop
 8009428:	10000001 	.word	0x10000001
 800942c:	04000120 	.word	0x04000120
 8009430:	0800a82b 	.word	0x0800a82b

08009434 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009434:	b480      	push	{r7}
 8009436:	b083      	sub	sp, #12
 8009438:	af00      	add	r7, sp, #0
 800943a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800943c:	bf00      	nop
 800943e:	370c      	adds	r7, #12
 8009440:	46bd      	mov	sp, r7
 8009442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009446:	4770      	bx	lr

08009448 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009448:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 800944c:	b08a      	sub	sp, #40	; 0x28
 800944e:	af00      	add	r7, sp, #0
 8009450:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8009452:	2300      	movs	r3, #0
 8009454:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef ret               = HAL_OK;
 8009456:	2300      	movs	r3, #0
 8009458:	76fb      	strb	r3, [r7, #27]
#if defined(LPUART1)
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 800945a:	2300      	movs	r3, #0
 800945c:	617b      	str	r3, [r7, #20]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	689a      	ldr	r2, [r3, #8]
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	691b      	ldr	r3, [r3, #16]
 8009466:	431a      	orrs	r2, r3
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	695b      	ldr	r3, [r3, #20]
 800946c:	431a      	orrs	r2, r3
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	69db      	ldr	r3, [r3, #28]
 8009472:	4313      	orrs	r3, r2
 8009474:	627b      	str	r3, [r7, #36]	; 0x24
  tmpreg |= (uint32_t)huart->FifoMode;
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800947a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800947c:	4313      	orrs	r3, r2
 800947e:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	681a      	ldr	r2, [r3, #0]
 8009486:	4ba4      	ldr	r3, [pc, #656]	; (8009718 <UART_SetConfig+0x2d0>)
 8009488:	4013      	ands	r3, r2
 800948a:	687a      	ldr	r2, [r7, #4]
 800948c:	6812      	ldr	r2, [r2, #0]
 800948e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009490:	430b      	orrs	r3, r1
 8009492:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	685b      	ldr	r3, [r3, #4]
 800949a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	68da      	ldr	r2, [r3, #12]
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	430a      	orrs	r2, r1
 80094a8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	699b      	ldr	r3, [r3, #24]
 80094ae:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	4a99      	ldr	r2, [pc, #612]	; (800971c <UART_SetConfig+0x2d4>)
 80094b6:	4293      	cmp	r3, r2
 80094b8:	d004      	beq.n	80094c4 <UART_SetConfig+0x7c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	6a1b      	ldr	r3, [r3, #32]
 80094be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80094c0:	4313      	orrs	r3, r2
 80094c2:	627b      	str	r3, [r7, #36]	; 0x24
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	689b      	ldr	r3, [r3, #8]
 80094ca:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80094ce:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80094d2:	687a      	ldr	r2, [r7, #4]
 80094d4:	6812      	ldr	r2, [r2, #0]
 80094d6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80094d8:	430b      	orrs	r3, r1
 80094da:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094e2:	f023 010f 	bic.w	r1, r3, #15
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	430a      	orrs	r2, r1
 80094f0:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	4a8a      	ldr	r2, [pc, #552]	; (8009720 <UART_SetConfig+0x2d8>)
 80094f8:	4293      	cmp	r3, r2
 80094fa:	d126      	bne.n	800954a <UART_SetConfig+0x102>
 80094fc:	2003      	movs	r0, #3
 80094fe:	f7ff fd13 	bl	8008f28 <LL_RCC_GetUSARTClockSource>
 8009502:	4603      	mov	r3, r0
 8009504:	2b03      	cmp	r3, #3
 8009506:	d81b      	bhi.n	8009540 <UART_SetConfig+0xf8>
 8009508:	a201      	add	r2, pc, #4	; (adr r2, 8009510 <UART_SetConfig+0xc8>)
 800950a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800950e:	bf00      	nop
 8009510:	08009521 	.word	0x08009521
 8009514:	08009531 	.word	0x08009531
 8009518:	08009529 	.word	0x08009529
 800951c:	08009539 	.word	0x08009539
 8009520:	2301      	movs	r3, #1
 8009522:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009526:	e042      	b.n	80095ae <UART_SetConfig+0x166>
 8009528:	2302      	movs	r3, #2
 800952a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800952e:	e03e      	b.n	80095ae <UART_SetConfig+0x166>
 8009530:	2304      	movs	r3, #4
 8009532:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009536:	e03a      	b.n	80095ae <UART_SetConfig+0x166>
 8009538:	2308      	movs	r3, #8
 800953a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800953e:	e036      	b.n	80095ae <UART_SetConfig+0x166>
 8009540:	2310      	movs	r3, #16
 8009542:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009546:	bf00      	nop
 8009548:	e031      	b.n	80095ae <UART_SetConfig+0x166>
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	4a73      	ldr	r2, [pc, #460]	; (800971c <UART_SetConfig+0x2d4>)
 8009550:	4293      	cmp	r3, r2
 8009552:	d129      	bne.n	80095a8 <UART_SetConfig+0x160>
 8009554:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8009558:	f7ff fcf6 	bl	8008f48 <LL_RCC_GetLPUARTClockSource>
 800955c:	4603      	mov	r3, r0
 800955e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009562:	d014      	beq.n	800958e <UART_SetConfig+0x146>
 8009564:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009568:	d802      	bhi.n	8009570 <UART_SetConfig+0x128>
 800956a:	2b00      	cmp	r3, #0
 800956c:	d007      	beq.n	800957e <UART_SetConfig+0x136>
 800956e:	e016      	b.n	800959e <UART_SetConfig+0x156>
 8009570:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009574:	d007      	beq.n	8009586 <UART_SetConfig+0x13e>
 8009576:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800957a:	d00c      	beq.n	8009596 <UART_SetConfig+0x14e>
 800957c:	e00f      	b.n	800959e <UART_SetConfig+0x156>
 800957e:	2300      	movs	r3, #0
 8009580:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009584:	e013      	b.n	80095ae <UART_SetConfig+0x166>
 8009586:	2302      	movs	r3, #2
 8009588:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800958c:	e00f      	b.n	80095ae <UART_SetConfig+0x166>
 800958e:	2304      	movs	r3, #4
 8009590:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009594:	e00b      	b.n	80095ae <UART_SetConfig+0x166>
 8009596:	2308      	movs	r3, #8
 8009598:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800959c:	e007      	b.n	80095ae <UART_SetConfig+0x166>
 800959e:	2310      	movs	r3, #16
 80095a0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80095a4:	bf00      	nop
 80095a6:	e002      	b.n	80095ae <UART_SetConfig+0x166>
 80095a8:	2310      	movs	r3, #16
 80095aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	4a5a      	ldr	r2, [pc, #360]	; (800971c <UART_SetConfig+0x2d4>)
 80095b4:	4293      	cmp	r3, r2
 80095b6:	f040 8428 	bne.w	8009e0a <UART_SetConfig+0x9c2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80095ba:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80095be:	2b08      	cmp	r3, #8
 80095c0:	f200 8171 	bhi.w	80098a6 <UART_SetConfig+0x45e>
 80095c4:	a201      	add	r2, pc, #4	; (adr r2, 80095cc <UART_SetConfig+0x184>)
 80095c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095ca:	bf00      	nop
 80095cc:	080095f1 	.word	0x080095f1
 80095d0:	080098a7 	.word	0x080098a7
 80095d4:	08009693 	.word	0x08009693
 80095d8:	080098a7 	.word	0x080098a7
 80095dc:	08009757 	.word	0x08009757
 80095e0:	080098a7 	.word	0x080098a7
 80095e4:	080098a7 	.word	0x080098a7
 80095e8:	080098a7 	.word	0x080098a7
 80095ec:	080097f9 	.word	0x080097f9
    {
      case UART_CLOCKSOURCE_PCLK1:
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 80095f0:	f7fe fb6e 	bl	8007cd0 <HAL_RCC_GetPCLK1Freq>
 80095f4:	4602      	mov	r2, r0
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d044      	beq.n	8009688 <UART_SetConfig+0x240>
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009602:	2b01      	cmp	r3, #1
 8009604:	d03e      	beq.n	8009684 <UART_SetConfig+0x23c>
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800960a:	2b02      	cmp	r3, #2
 800960c:	d038      	beq.n	8009680 <UART_SetConfig+0x238>
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009612:	2b03      	cmp	r3, #3
 8009614:	d032      	beq.n	800967c <UART_SetConfig+0x234>
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800961a:	2b04      	cmp	r3, #4
 800961c:	d02c      	beq.n	8009678 <UART_SetConfig+0x230>
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009622:	2b05      	cmp	r3, #5
 8009624:	d026      	beq.n	8009674 <UART_SetConfig+0x22c>
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800962a:	2b06      	cmp	r3, #6
 800962c:	d020      	beq.n	8009670 <UART_SetConfig+0x228>
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009632:	2b07      	cmp	r3, #7
 8009634:	d01a      	beq.n	800966c <UART_SetConfig+0x224>
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800963a:	2b08      	cmp	r3, #8
 800963c:	d014      	beq.n	8009668 <UART_SetConfig+0x220>
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009642:	2b09      	cmp	r3, #9
 8009644:	d00e      	beq.n	8009664 <UART_SetConfig+0x21c>
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800964a:	2b0a      	cmp	r3, #10
 800964c:	d008      	beq.n	8009660 <UART_SetConfig+0x218>
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009652:	2b0b      	cmp	r3, #11
 8009654:	d102      	bne.n	800965c <UART_SetConfig+0x214>
 8009656:	f44f 7380 	mov.w	r3, #256	; 0x100
 800965a:	e016      	b.n	800968a <UART_SetConfig+0x242>
 800965c:	2301      	movs	r3, #1
 800965e:	e014      	b.n	800968a <UART_SetConfig+0x242>
 8009660:	2380      	movs	r3, #128	; 0x80
 8009662:	e012      	b.n	800968a <UART_SetConfig+0x242>
 8009664:	2340      	movs	r3, #64	; 0x40
 8009666:	e010      	b.n	800968a <UART_SetConfig+0x242>
 8009668:	2320      	movs	r3, #32
 800966a:	e00e      	b.n	800968a <UART_SetConfig+0x242>
 800966c:	2310      	movs	r3, #16
 800966e:	e00c      	b.n	800968a <UART_SetConfig+0x242>
 8009670:	230c      	movs	r3, #12
 8009672:	e00a      	b.n	800968a <UART_SetConfig+0x242>
 8009674:	230a      	movs	r3, #10
 8009676:	e008      	b.n	800968a <UART_SetConfig+0x242>
 8009678:	2308      	movs	r3, #8
 800967a:	e006      	b.n	800968a <UART_SetConfig+0x242>
 800967c:	2306      	movs	r3, #6
 800967e:	e004      	b.n	800968a <UART_SetConfig+0x242>
 8009680:	2304      	movs	r3, #4
 8009682:	e002      	b.n	800968a <UART_SetConfig+0x242>
 8009684:	2302      	movs	r3, #2
 8009686:	e000      	b.n	800968a <UART_SetConfig+0x242>
 8009688:	2301      	movs	r3, #1
 800968a:	fbb2 f3f3 	udiv	r3, r2, r3
 800968e:	617b      	str	r3, [r7, #20]
        break;
 8009690:	e10c      	b.n	80098ac <UART_SetConfig+0x464>
      case UART_CLOCKSOURCE_HSI:
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009696:	2b00      	cmp	r3, #0
 8009698:	d05a      	beq.n	8009750 <UART_SetConfig+0x308>
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800969e:	2b01      	cmp	r3, #1
 80096a0:	d054      	beq.n	800974c <UART_SetConfig+0x304>
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096a6:	2b02      	cmp	r3, #2
 80096a8:	d04e      	beq.n	8009748 <UART_SetConfig+0x300>
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096ae:	2b03      	cmp	r3, #3
 80096b0:	d048      	beq.n	8009744 <UART_SetConfig+0x2fc>
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096b6:	2b04      	cmp	r3, #4
 80096b8:	d02c      	beq.n	8009714 <UART_SetConfig+0x2cc>
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096be:	2b05      	cmp	r3, #5
 80096c0:	d026      	beq.n	8009710 <UART_SetConfig+0x2c8>
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096c6:	2b06      	cmp	r3, #6
 80096c8:	d020      	beq.n	800970c <UART_SetConfig+0x2c4>
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096ce:	2b07      	cmp	r3, #7
 80096d0:	d01a      	beq.n	8009708 <UART_SetConfig+0x2c0>
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096d6:	2b08      	cmp	r3, #8
 80096d8:	d014      	beq.n	8009704 <UART_SetConfig+0x2bc>
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096de:	2b09      	cmp	r3, #9
 80096e0:	d00e      	beq.n	8009700 <UART_SetConfig+0x2b8>
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096e6:	2b0a      	cmp	r3, #10
 80096e8:	d008      	beq.n	80096fc <UART_SetConfig+0x2b4>
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096ee:	2b0b      	cmp	r3, #11
 80096f0:	d102      	bne.n	80096f8 <UART_SetConfig+0x2b0>
 80096f2:	f24f 4324 	movw	r3, #62500	; 0xf424
 80096f6:	e02c      	b.n	8009752 <UART_SetConfig+0x30a>
 80096f8:	4b0a      	ldr	r3, [pc, #40]	; (8009724 <UART_SetConfig+0x2dc>)
 80096fa:	e02a      	b.n	8009752 <UART_SetConfig+0x30a>
 80096fc:	4b0a      	ldr	r3, [pc, #40]	; (8009728 <UART_SetConfig+0x2e0>)
 80096fe:	e028      	b.n	8009752 <UART_SetConfig+0x30a>
 8009700:	4b0a      	ldr	r3, [pc, #40]	; (800972c <UART_SetConfig+0x2e4>)
 8009702:	e026      	b.n	8009752 <UART_SetConfig+0x30a>
 8009704:	4b0a      	ldr	r3, [pc, #40]	; (8009730 <UART_SetConfig+0x2e8>)
 8009706:	e024      	b.n	8009752 <UART_SetConfig+0x30a>
 8009708:	4b0a      	ldr	r3, [pc, #40]	; (8009734 <UART_SetConfig+0x2ec>)
 800970a:	e022      	b.n	8009752 <UART_SetConfig+0x30a>
 800970c:	4b0a      	ldr	r3, [pc, #40]	; (8009738 <UART_SetConfig+0x2f0>)
 800970e:	e020      	b.n	8009752 <UART_SetConfig+0x30a>
 8009710:	4b0a      	ldr	r3, [pc, #40]	; (800973c <UART_SetConfig+0x2f4>)
 8009712:	e01e      	b.n	8009752 <UART_SetConfig+0x30a>
 8009714:	4b0a      	ldr	r3, [pc, #40]	; (8009740 <UART_SetConfig+0x2f8>)
 8009716:	e01c      	b.n	8009752 <UART_SetConfig+0x30a>
 8009718:	cfff69f3 	.word	0xcfff69f3
 800971c:	40008000 	.word	0x40008000
 8009720:	40013800 	.word	0x40013800
 8009724:	00f42400 	.word	0x00f42400
 8009728:	0001e848 	.word	0x0001e848
 800972c:	0003d090 	.word	0x0003d090
 8009730:	0007a120 	.word	0x0007a120
 8009734:	000f4240 	.word	0x000f4240
 8009738:	00145855 	.word	0x00145855
 800973c:	00186a00 	.word	0x00186a00
 8009740:	001e8480 	.word	0x001e8480
 8009744:	4ba6      	ldr	r3, [pc, #664]	; (80099e0 <UART_SetConfig+0x598>)
 8009746:	e004      	b.n	8009752 <UART_SetConfig+0x30a>
 8009748:	4ba6      	ldr	r3, [pc, #664]	; (80099e4 <UART_SetConfig+0x59c>)
 800974a:	e002      	b.n	8009752 <UART_SetConfig+0x30a>
 800974c:	4ba6      	ldr	r3, [pc, #664]	; (80099e8 <UART_SetConfig+0x5a0>)
 800974e:	e000      	b.n	8009752 <UART_SetConfig+0x30a>
 8009750:	4ba6      	ldr	r3, [pc, #664]	; (80099ec <UART_SetConfig+0x5a4>)
 8009752:	617b      	str	r3, [r7, #20]
        break;
 8009754:	e0aa      	b.n	80098ac <UART_SetConfig+0x464>
      case UART_CLOCKSOURCE_SYSCLK:
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8009756:	f7fe fa3d 	bl	8007bd4 <HAL_RCC_GetSysClockFreq>
 800975a:	4602      	mov	r2, r0
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009760:	2b00      	cmp	r3, #0
 8009762:	d044      	beq.n	80097ee <UART_SetConfig+0x3a6>
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009768:	2b01      	cmp	r3, #1
 800976a:	d03e      	beq.n	80097ea <UART_SetConfig+0x3a2>
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009770:	2b02      	cmp	r3, #2
 8009772:	d038      	beq.n	80097e6 <UART_SetConfig+0x39e>
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009778:	2b03      	cmp	r3, #3
 800977a:	d032      	beq.n	80097e2 <UART_SetConfig+0x39a>
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009780:	2b04      	cmp	r3, #4
 8009782:	d02c      	beq.n	80097de <UART_SetConfig+0x396>
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009788:	2b05      	cmp	r3, #5
 800978a:	d026      	beq.n	80097da <UART_SetConfig+0x392>
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009790:	2b06      	cmp	r3, #6
 8009792:	d020      	beq.n	80097d6 <UART_SetConfig+0x38e>
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009798:	2b07      	cmp	r3, #7
 800979a:	d01a      	beq.n	80097d2 <UART_SetConfig+0x38a>
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097a0:	2b08      	cmp	r3, #8
 80097a2:	d014      	beq.n	80097ce <UART_SetConfig+0x386>
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097a8:	2b09      	cmp	r3, #9
 80097aa:	d00e      	beq.n	80097ca <UART_SetConfig+0x382>
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097b0:	2b0a      	cmp	r3, #10
 80097b2:	d008      	beq.n	80097c6 <UART_SetConfig+0x37e>
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097b8:	2b0b      	cmp	r3, #11
 80097ba:	d102      	bne.n	80097c2 <UART_SetConfig+0x37a>
 80097bc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80097c0:	e016      	b.n	80097f0 <UART_SetConfig+0x3a8>
 80097c2:	2301      	movs	r3, #1
 80097c4:	e014      	b.n	80097f0 <UART_SetConfig+0x3a8>
 80097c6:	2380      	movs	r3, #128	; 0x80
 80097c8:	e012      	b.n	80097f0 <UART_SetConfig+0x3a8>
 80097ca:	2340      	movs	r3, #64	; 0x40
 80097cc:	e010      	b.n	80097f0 <UART_SetConfig+0x3a8>
 80097ce:	2320      	movs	r3, #32
 80097d0:	e00e      	b.n	80097f0 <UART_SetConfig+0x3a8>
 80097d2:	2310      	movs	r3, #16
 80097d4:	e00c      	b.n	80097f0 <UART_SetConfig+0x3a8>
 80097d6:	230c      	movs	r3, #12
 80097d8:	e00a      	b.n	80097f0 <UART_SetConfig+0x3a8>
 80097da:	230a      	movs	r3, #10
 80097dc:	e008      	b.n	80097f0 <UART_SetConfig+0x3a8>
 80097de:	2308      	movs	r3, #8
 80097e0:	e006      	b.n	80097f0 <UART_SetConfig+0x3a8>
 80097e2:	2306      	movs	r3, #6
 80097e4:	e004      	b.n	80097f0 <UART_SetConfig+0x3a8>
 80097e6:	2304      	movs	r3, #4
 80097e8:	e002      	b.n	80097f0 <UART_SetConfig+0x3a8>
 80097ea:	2302      	movs	r3, #2
 80097ec:	e000      	b.n	80097f0 <UART_SetConfig+0x3a8>
 80097ee:	2301      	movs	r3, #1
 80097f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80097f4:	617b      	str	r3, [r7, #20]
        break;
 80097f6:	e059      	b.n	80098ac <UART_SetConfig+0x464>
      case UART_CLOCKSOURCE_LSE:
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d04e      	beq.n	800989e <UART_SetConfig+0x456>
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009804:	2b01      	cmp	r3, #1
 8009806:	d047      	beq.n	8009898 <UART_SetConfig+0x450>
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800980c:	2b02      	cmp	r3, #2
 800980e:	d040      	beq.n	8009892 <UART_SetConfig+0x44a>
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009814:	2b03      	cmp	r3, #3
 8009816:	d039      	beq.n	800988c <UART_SetConfig+0x444>
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800981c:	2b04      	cmp	r3, #4
 800981e:	d032      	beq.n	8009886 <UART_SetConfig+0x43e>
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009824:	2b05      	cmp	r3, #5
 8009826:	d02b      	beq.n	8009880 <UART_SetConfig+0x438>
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800982c:	2b06      	cmp	r3, #6
 800982e:	d024      	beq.n	800987a <UART_SetConfig+0x432>
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009834:	2b07      	cmp	r3, #7
 8009836:	d01d      	beq.n	8009874 <UART_SetConfig+0x42c>
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800983c:	2b08      	cmp	r3, #8
 800983e:	d016      	beq.n	800986e <UART_SetConfig+0x426>
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009844:	2b09      	cmp	r3, #9
 8009846:	d00f      	beq.n	8009868 <UART_SetConfig+0x420>
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800984c:	2b0a      	cmp	r3, #10
 800984e:	d008      	beq.n	8009862 <UART_SetConfig+0x41a>
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009854:	2b0b      	cmp	r3, #11
 8009856:	d101      	bne.n	800985c <UART_SetConfig+0x414>
 8009858:	2380      	movs	r3, #128	; 0x80
 800985a:	e022      	b.n	80098a2 <UART_SetConfig+0x45a>
 800985c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009860:	e01f      	b.n	80098a2 <UART_SetConfig+0x45a>
 8009862:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009866:	e01c      	b.n	80098a2 <UART_SetConfig+0x45a>
 8009868:	f44f 7300 	mov.w	r3, #512	; 0x200
 800986c:	e019      	b.n	80098a2 <UART_SetConfig+0x45a>
 800986e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009872:	e016      	b.n	80098a2 <UART_SetConfig+0x45a>
 8009874:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009878:	e013      	b.n	80098a2 <UART_SetConfig+0x45a>
 800987a:	f640 23aa 	movw	r3, #2730	; 0xaaa
 800987e:	e010      	b.n	80098a2 <UART_SetConfig+0x45a>
 8009880:	f640 43cc 	movw	r3, #3276	; 0xccc
 8009884:	e00d      	b.n	80098a2 <UART_SetConfig+0x45a>
 8009886:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800988a:	e00a      	b.n	80098a2 <UART_SetConfig+0x45a>
 800988c:	f241 5355 	movw	r3, #5461	; 0x1555
 8009890:	e007      	b.n	80098a2 <UART_SetConfig+0x45a>
 8009892:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009896:	e004      	b.n	80098a2 <UART_SetConfig+0x45a>
 8009898:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800989c:	e001      	b.n	80098a2 <UART_SetConfig+0x45a>
 800989e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80098a2:	617b      	str	r3, [r7, #20]
        break;
 80098a4:	e002      	b.n	80098ac <UART_SetConfig+0x464>
      default:
        ret = HAL_ERROR;
 80098a6:	2301      	movs	r3, #1
 80098a8:	76fb      	strb	r3, [r7, #27]
        break;
 80098aa:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 80098ac:	697b      	ldr	r3, [r7, #20]
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	f000 8604 	beq.w	800a4bc <UART_SetConfig+0x1074>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	685a      	ldr	r2, [r3, #4]
 80098b8:	4613      	mov	r3, r2
 80098ba:	005b      	lsls	r3, r3, #1
 80098bc:	4413      	add	r3, r2
 80098be:	697a      	ldr	r2, [r7, #20]
 80098c0:	429a      	cmp	r2, r3
 80098c2:	d305      	bcc.n	80098d0 <UART_SetConfig+0x488>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	685b      	ldr	r3, [r3, #4]
 80098c8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80098ca:	697a      	ldr	r2, [r7, #20]
 80098cc:	429a      	cmp	r2, r3
 80098ce:	d903      	bls.n	80098d8 <UART_SetConfig+0x490>
      {
        ret = HAL_ERROR;
 80098d0:	2301      	movs	r3, #1
 80098d2:	76fb      	strb	r3, [r7, #27]
 80098d4:	f000 bdf2 	b.w	800a4bc <UART_SetConfig+0x1074>
      }
      else
      {
        switch (clocksource)
 80098d8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80098dc:	2b08      	cmp	r3, #8
 80098de:	f200 8281 	bhi.w	8009de4 <UART_SetConfig+0x99c>
 80098e2:	a201      	add	r2, pc, #4	; (adr r2, 80098e8 <UART_SetConfig+0x4a0>)
 80098e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098e8:	0800990d 	.word	0x0800990d
 80098ec:	08009de5 	.word	0x08009de5
 80098f0:	08009a5d 	.word	0x08009a5d
 80098f4:	08009de5 	.word	0x08009de5
 80098f8:	08009b53 	.word	0x08009b53
 80098fc:	08009de5 	.word	0x08009de5
 8009900:	08009de5 	.word	0x08009de5
 8009904:	08009de5 	.word	0x08009de5
 8009908:	08009c91 	.word	0x08009c91
        {
          case UART_CLOCKSOURCE_PCLK1:
            pclk = HAL_RCC_GetPCLK1Freq();
 800990c:	f7fe f9e0 	bl	8007cd0 <HAL_RCC_GetPCLK1Freq>
 8009910:	6138      	str	r0, [r7, #16]
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009912:	693b      	ldr	r3, [r7, #16]
 8009914:	4618      	mov	r0, r3
 8009916:	f04f 0100 	mov.w	r1, #0
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800991e:	2b00      	cmp	r3, #0
 8009920:	d070      	beq.n	8009a04 <UART_SetConfig+0x5bc>
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009926:	2b01      	cmp	r3, #1
 8009928:	d067      	beq.n	80099fa <UART_SetConfig+0x5b2>
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800992e:	2b02      	cmp	r3, #2
 8009930:	d05e      	beq.n	80099f0 <UART_SetConfig+0x5a8>
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009936:	2b03      	cmp	r3, #3
 8009938:	d04c      	beq.n	80099d4 <UART_SetConfig+0x58c>
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800993e:	2b04      	cmp	r3, #4
 8009940:	d043      	beq.n	80099ca <UART_SetConfig+0x582>
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009946:	2b05      	cmp	r3, #5
 8009948:	d03a      	beq.n	80099c0 <UART_SetConfig+0x578>
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800994e:	2b06      	cmp	r3, #6
 8009950:	d031      	beq.n	80099b6 <UART_SetConfig+0x56e>
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009956:	2b07      	cmp	r3, #7
 8009958:	d028      	beq.n	80099ac <UART_SetConfig+0x564>
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800995e:	2b08      	cmp	r3, #8
 8009960:	d01f      	beq.n	80099a2 <UART_SetConfig+0x55a>
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009966:	2b09      	cmp	r3, #9
 8009968:	d016      	beq.n	8009998 <UART_SetConfig+0x550>
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800996e:	2b0a      	cmp	r3, #10
 8009970:	d00d      	beq.n	800998e <UART_SetConfig+0x546>
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009976:	2b0b      	cmp	r3, #11
 8009978:	d104      	bne.n	8009984 <UART_SetConfig+0x53c>
 800997a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800997e:	f04f 0400 	mov.w	r4, #0
 8009982:	e043      	b.n	8009a0c <UART_SetConfig+0x5c4>
 8009984:	f04f 0301 	mov.w	r3, #1
 8009988:	f04f 0400 	mov.w	r4, #0
 800998c:	e03e      	b.n	8009a0c <UART_SetConfig+0x5c4>
 800998e:	f04f 0380 	mov.w	r3, #128	; 0x80
 8009992:	f04f 0400 	mov.w	r4, #0
 8009996:	e039      	b.n	8009a0c <UART_SetConfig+0x5c4>
 8009998:	f04f 0340 	mov.w	r3, #64	; 0x40
 800999c:	f04f 0400 	mov.w	r4, #0
 80099a0:	e034      	b.n	8009a0c <UART_SetConfig+0x5c4>
 80099a2:	f04f 0320 	mov.w	r3, #32
 80099a6:	f04f 0400 	mov.w	r4, #0
 80099aa:	e02f      	b.n	8009a0c <UART_SetConfig+0x5c4>
 80099ac:	f04f 0310 	mov.w	r3, #16
 80099b0:	f04f 0400 	mov.w	r4, #0
 80099b4:	e02a      	b.n	8009a0c <UART_SetConfig+0x5c4>
 80099b6:	f04f 030c 	mov.w	r3, #12
 80099ba:	f04f 0400 	mov.w	r4, #0
 80099be:	e025      	b.n	8009a0c <UART_SetConfig+0x5c4>
 80099c0:	f04f 030a 	mov.w	r3, #10
 80099c4:	f04f 0400 	mov.w	r4, #0
 80099c8:	e020      	b.n	8009a0c <UART_SetConfig+0x5c4>
 80099ca:	f04f 0308 	mov.w	r3, #8
 80099ce:	f04f 0400 	mov.w	r4, #0
 80099d2:	e01b      	b.n	8009a0c <UART_SetConfig+0x5c4>
 80099d4:	f04f 0306 	mov.w	r3, #6
 80099d8:	f04f 0400 	mov.w	r4, #0
 80099dc:	e016      	b.n	8009a0c <UART_SetConfig+0x5c4>
 80099de:	bf00      	nop
 80099e0:	0028b0aa 	.word	0x0028b0aa
 80099e4:	003d0900 	.word	0x003d0900
 80099e8:	007a1200 	.word	0x007a1200
 80099ec:	00f42400 	.word	0x00f42400
 80099f0:	f04f 0304 	mov.w	r3, #4
 80099f4:	f04f 0400 	mov.w	r4, #0
 80099f8:	e008      	b.n	8009a0c <UART_SetConfig+0x5c4>
 80099fa:	f04f 0302 	mov.w	r3, #2
 80099fe:	f04f 0400 	mov.w	r4, #0
 8009a02:	e003      	b.n	8009a0c <UART_SetConfig+0x5c4>
 8009a04:	f04f 0301 	mov.w	r3, #1
 8009a08:	f04f 0400 	mov.w	r4, #0
 8009a0c:	461a      	mov	r2, r3
 8009a0e:	4623      	mov	r3, r4
 8009a10:	f7f6 fbbe 	bl	8000190 <__aeabi_uldivmod>
 8009a14:	4603      	mov	r3, r0
 8009a16:	460c      	mov	r4, r1
 8009a18:	4619      	mov	r1, r3
 8009a1a:	4622      	mov	r2, r4
 8009a1c:	f04f 0300 	mov.w	r3, #0
 8009a20:	f04f 0400 	mov.w	r4, #0
 8009a24:	0214      	lsls	r4, r2, #8
 8009a26:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8009a2a:	020b      	lsls	r3, r1, #8
 8009a2c:	687a      	ldr	r2, [r7, #4]
 8009a2e:	6852      	ldr	r2, [r2, #4]
 8009a30:	0852      	lsrs	r2, r2, #1
 8009a32:	4611      	mov	r1, r2
 8009a34:	f04f 0200 	mov.w	r2, #0
 8009a38:	eb13 0b01 	adds.w	fp, r3, r1
 8009a3c:	eb44 0c02 	adc.w	ip, r4, r2
 8009a40:	4658      	mov	r0, fp
 8009a42:	4661      	mov	r1, ip
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	685b      	ldr	r3, [r3, #4]
 8009a48:	f04f 0400 	mov.w	r4, #0
 8009a4c:	461a      	mov	r2, r3
 8009a4e:	4623      	mov	r3, r4
 8009a50:	f7f6 fb9e 	bl	8000190 <__aeabi_uldivmod>
 8009a54:	4603      	mov	r3, r0
 8009a56:	460c      	mov	r4, r1
 8009a58:	61fb      	str	r3, [r7, #28]
            break;
 8009a5a:	e1c6      	b.n	8009dea <UART_SetConfig+0x9a2>
          case UART_CLOCKSOURCE_HSI:
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d05b      	beq.n	8009b1c <UART_SetConfig+0x6d4>
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a68:	2b01      	cmp	r3, #1
 8009a6a:	d053      	beq.n	8009b14 <UART_SetConfig+0x6cc>
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a70:	2b02      	cmp	r3, #2
 8009a72:	d04b      	beq.n	8009b0c <UART_SetConfig+0x6c4>
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a78:	2b03      	cmp	r3, #3
 8009a7a:	d043      	beq.n	8009b04 <UART_SetConfig+0x6bc>
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a80:	2b04      	cmp	r3, #4
 8009a82:	d03b      	beq.n	8009afc <UART_SetConfig+0x6b4>
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a88:	2b05      	cmp	r3, #5
 8009a8a:	d033      	beq.n	8009af4 <UART_SetConfig+0x6ac>
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a90:	2b06      	cmp	r3, #6
 8009a92:	d02b      	beq.n	8009aec <UART_SetConfig+0x6a4>
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a98:	2b07      	cmp	r3, #7
 8009a9a:	d023      	beq.n	8009ae4 <UART_SetConfig+0x69c>
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009aa0:	2b08      	cmp	r3, #8
 8009aa2:	d01b      	beq.n	8009adc <UART_SetConfig+0x694>
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009aa8:	2b09      	cmp	r3, #9
 8009aaa:	d013      	beq.n	8009ad4 <UART_SetConfig+0x68c>
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ab0:	2b0a      	cmp	r3, #10
 8009ab2:	d00b      	beq.n	8009acc <UART_SetConfig+0x684>
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ab8:	2b0b      	cmp	r3, #11
 8009aba:	d103      	bne.n	8009ac4 <UART_SetConfig+0x67c>
 8009abc:	4bae      	ldr	r3, [pc, #696]	; (8009d78 <UART_SetConfig+0x930>)
 8009abe:	f04f 0400 	mov.w	r4, #0
 8009ac2:	e02e      	b.n	8009b22 <UART_SetConfig+0x6da>
 8009ac4:	4bad      	ldr	r3, [pc, #692]	; (8009d7c <UART_SetConfig+0x934>)
 8009ac6:	f04f 0400 	mov.w	r4, #0
 8009aca:	e02a      	b.n	8009b22 <UART_SetConfig+0x6da>
 8009acc:	4bac      	ldr	r3, [pc, #688]	; (8009d80 <UART_SetConfig+0x938>)
 8009ace:	f04f 0400 	mov.w	r4, #0
 8009ad2:	e026      	b.n	8009b22 <UART_SetConfig+0x6da>
 8009ad4:	4bab      	ldr	r3, [pc, #684]	; (8009d84 <UART_SetConfig+0x93c>)
 8009ad6:	f04f 0400 	mov.w	r4, #0
 8009ada:	e022      	b.n	8009b22 <UART_SetConfig+0x6da>
 8009adc:	4baa      	ldr	r3, [pc, #680]	; (8009d88 <UART_SetConfig+0x940>)
 8009ade:	f04f 0400 	mov.w	r4, #0
 8009ae2:	e01e      	b.n	8009b22 <UART_SetConfig+0x6da>
 8009ae4:	4ba9      	ldr	r3, [pc, #676]	; (8009d8c <UART_SetConfig+0x944>)
 8009ae6:	f04f 0400 	mov.w	r4, #0
 8009aea:	e01a      	b.n	8009b22 <UART_SetConfig+0x6da>
 8009aec:	a49e      	add	r4, pc, #632	; (adr r4, 8009d68 <UART_SetConfig+0x920>)
 8009aee:	e9d4 3400 	ldrd	r3, r4, [r4]
 8009af2:	e016      	b.n	8009b22 <UART_SetConfig+0x6da>
 8009af4:	4ba6      	ldr	r3, [pc, #664]	; (8009d90 <UART_SetConfig+0x948>)
 8009af6:	f04f 0400 	mov.w	r4, #0
 8009afa:	e012      	b.n	8009b22 <UART_SetConfig+0x6da>
 8009afc:	4ba5      	ldr	r3, [pc, #660]	; (8009d94 <UART_SetConfig+0x94c>)
 8009afe:	f04f 0400 	mov.w	r4, #0
 8009b02:	e00e      	b.n	8009b22 <UART_SetConfig+0x6da>
 8009b04:	a49a      	add	r4, pc, #616	; (adr r4, 8009d70 <UART_SetConfig+0x928>)
 8009b06:	e9d4 3400 	ldrd	r3, r4, [r4]
 8009b0a:	e00a      	b.n	8009b22 <UART_SetConfig+0x6da>
 8009b0c:	4ba2      	ldr	r3, [pc, #648]	; (8009d98 <UART_SetConfig+0x950>)
 8009b0e:	f04f 0400 	mov.w	r4, #0
 8009b12:	e006      	b.n	8009b22 <UART_SetConfig+0x6da>
 8009b14:	4ba1      	ldr	r3, [pc, #644]	; (8009d9c <UART_SetConfig+0x954>)
 8009b16:	f04f 0400 	mov.w	r4, #0
 8009b1a:	e002      	b.n	8009b22 <UART_SetConfig+0x6da>
 8009b1c:	4b97      	ldr	r3, [pc, #604]	; (8009d7c <UART_SetConfig+0x934>)
 8009b1e:	f04f 0400 	mov.w	r4, #0
 8009b22:	687a      	ldr	r2, [r7, #4]
 8009b24:	6852      	ldr	r2, [r2, #4]
 8009b26:	0852      	lsrs	r2, r2, #1
 8009b28:	4611      	mov	r1, r2
 8009b2a:	f04f 0200 	mov.w	r2, #0
 8009b2e:	eb13 0b01 	adds.w	fp, r3, r1
 8009b32:	eb44 0c02 	adc.w	ip, r4, r2
 8009b36:	4658      	mov	r0, fp
 8009b38:	4661      	mov	r1, ip
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	685b      	ldr	r3, [r3, #4]
 8009b3e:	f04f 0400 	mov.w	r4, #0
 8009b42:	461a      	mov	r2, r3
 8009b44:	4623      	mov	r3, r4
 8009b46:	f7f6 fb23 	bl	8000190 <__aeabi_uldivmod>
 8009b4a:	4603      	mov	r3, r0
 8009b4c:	460c      	mov	r4, r1
 8009b4e:	61fb      	str	r3, [r7, #28]
            break;
 8009b50:	e14b      	b.n	8009dea <UART_SetConfig+0x9a2>
          case UART_CLOCKSOURCE_SYSCLK:
            pclk = HAL_RCC_GetSysClockFreq();
 8009b52:	f7fe f83f 	bl	8007bd4 <HAL_RCC_GetSysClockFreq>
 8009b56:	6138      	str	r0, [r7, #16]
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009b58:	693b      	ldr	r3, [r7, #16]
 8009b5a:	4618      	mov	r0, r3
 8009b5c:	f04f 0100 	mov.w	r1, #0
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d067      	beq.n	8009c38 <UART_SetConfig+0x7f0>
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b6c:	2b01      	cmp	r3, #1
 8009b6e:	d05e      	beq.n	8009c2e <UART_SetConfig+0x7e6>
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b74:	2b02      	cmp	r3, #2
 8009b76:	d055      	beq.n	8009c24 <UART_SetConfig+0x7dc>
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b7c:	2b03      	cmp	r3, #3
 8009b7e:	d04c      	beq.n	8009c1a <UART_SetConfig+0x7d2>
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b84:	2b04      	cmp	r3, #4
 8009b86:	d043      	beq.n	8009c10 <UART_SetConfig+0x7c8>
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b8c:	2b05      	cmp	r3, #5
 8009b8e:	d03a      	beq.n	8009c06 <UART_SetConfig+0x7be>
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b94:	2b06      	cmp	r3, #6
 8009b96:	d031      	beq.n	8009bfc <UART_SetConfig+0x7b4>
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b9c:	2b07      	cmp	r3, #7
 8009b9e:	d028      	beq.n	8009bf2 <UART_SetConfig+0x7aa>
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ba4:	2b08      	cmp	r3, #8
 8009ba6:	d01f      	beq.n	8009be8 <UART_SetConfig+0x7a0>
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009bac:	2b09      	cmp	r3, #9
 8009bae:	d016      	beq.n	8009bde <UART_SetConfig+0x796>
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009bb4:	2b0a      	cmp	r3, #10
 8009bb6:	d00d      	beq.n	8009bd4 <UART_SetConfig+0x78c>
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009bbc:	2b0b      	cmp	r3, #11
 8009bbe:	d104      	bne.n	8009bca <UART_SetConfig+0x782>
 8009bc0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009bc4:	f04f 0400 	mov.w	r4, #0
 8009bc8:	e03a      	b.n	8009c40 <UART_SetConfig+0x7f8>
 8009bca:	f04f 0301 	mov.w	r3, #1
 8009bce:	f04f 0400 	mov.w	r4, #0
 8009bd2:	e035      	b.n	8009c40 <UART_SetConfig+0x7f8>
 8009bd4:	f04f 0380 	mov.w	r3, #128	; 0x80
 8009bd8:	f04f 0400 	mov.w	r4, #0
 8009bdc:	e030      	b.n	8009c40 <UART_SetConfig+0x7f8>
 8009bde:	f04f 0340 	mov.w	r3, #64	; 0x40
 8009be2:	f04f 0400 	mov.w	r4, #0
 8009be6:	e02b      	b.n	8009c40 <UART_SetConfig+0x7f8>
 8009be8:	f04f 0320 	mov.w	r3, #32
 8009bec:	f04f 0400 	mov.w	r4, #0
 8009bf0:	e026      	b.n	8009c40 <UART_SetConfig+0x7f8>
 8009bf2:	f04f 0310 	mov.w	r3, #16
 8009bf6:	f04f 0400 	mov.w	r4, #0
 8009bfa:	e021      	b.n	8009c40 <UART_SetConfig+0x7f8>
 8009bfc:	f04f 030c 	mov.w	r3, #12
 8009c00:	f04f 0400 	mov.w	r4, #0
 8009c04:	e01c      	b.n	8009c40 <UART_SetConfig+0x7f8>
 8009c06:	f04f 030a 	mov.w	r3, #10
 8009c0a:	f04f 0400 	mov.w	r4, #0
 8009c0e:	e017      	b.n	8009c40 <UART_SetConfig+0x7f8>
 8009c10:	f04f 0308 	mov.w	r3, #8
 8009c14:	f04f 0400 	mov.w	r4, #0
 8009c18:	e012      	b.n	8009c40 <UART_SetConfig+0x7f8>
 8009c1a:	f04f 0306 	mov.w	r3, #6
 8009c1e:	f04f 0400 	mov.w	r4, #0
 8009c22:	e00d      	b.n	8009c40 <UART_SetConfig+0x7f8>
 8009c24:	f04f 0304 	mov.w	r3, #4
 8009c28:	f04f 0400 	mov.w	r4, #0
 8009c2c:	e008      	b.n	8009c40 <UART_SetConfig+0x7f8>
 8009c2e:	f04f 0302 	mov.w	r3, #2
 8009c32:	f04f 0400 	mov.w	r4, #0
 8009c36:	e003      	b.n	8009c40 <UART_SetConfig+0x7f8>
 8009c38:	f04f 0301 	mov.w	r3, #1
 8009c3c:	f04f 0400 	mov.w	r4, #0
 8009c40:	461a      	mov	r2, r3
 8009c42:	4623      	mov	r3, r4
 8009c44:	f7f6 faa4 	bl	8000190 <__aeabi_uldivmod>
 8009c48:	4603      	mov	r3, r0
 8009c4a:	460c      	mov	r4, r1
 8009c4c:	4619      	mov	r1, r3
 8009c4e:	4622      	mov	r2, r4
 8009c50:	f04f 0300 	mov.w	r3, #0
 8009c54:	f04f 0400 	mov.w	r4, #0
 8009c58:	0214      	lsls	r4, r2, #8
 8009c5a:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8009c5e:	020b      	lsls	r3, r1, #8
 8009c60:	687a      	ldr	r2, [r7, #4]
 8009c62:	6852      	ldr	r2, [r2, #4]
 8009c64:	0852      	lsrs	r2, r2, #1
 8009c66:	4611      	mov	r1, r2
 8009c68:	f04f 0200 	mov.w	r2, #0
 8009c6c:	eb13 0b01 	adds.w	fp, r3, r1
 8009c70:	eb44 0c02 	adc.w	ip, r4, r2
 8009c74:	4658      	mov	r0, fp
 8009c76:	4661      	mov	r1, ip
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	685b      	ldr	r3, [r3, #4]
 8009c7c:	f04f 0400 	mov.w	r4, #0
 8009c80:	461a      	mov	r2, r3
 8009c82:	4623      	mov	r3, r4
 8009c84:	f7f6 fa84 	bl	8000190 <__aeabi_uldivmod>
 8009c88:	4603      	mov	r3, r0
 8009c8a:	460c      	mov	r4, r1
 8009c8c:	61fb      	str	r3, [r7, #28]
            break;
 8009c8e:	e0ac      	b.n	8009dea <UART_SetConfig+0x9a2>
          case UART_CLOCKSOURCE_LSE:
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	f000 8089 	beq.w	8009dac <UART_SetConfig+0x964>
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c9e:	2b01      	cmp	r3, #1
 8009ca0:	d05b      	beq.n	8009d5a <UART_SetConfig+0x912>
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ca6:	2b02      	cmp	r3, #2
 8009ca8:	d052      	beq.n	8009d50 <UART_SetConfig+0x908>
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cae:	2b03      	cmp	r3, #3
 8009cb0:	d04a      	beq.n	8009d48 <UART_SetConfig+0x900>
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cb6:	2b04      	cmp	r3, #4
 8009cb8:	d041      	beq.n	8009d3e <UART_SetConfig+0x8f6>
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cbe:	2b05      	cmp	r3, #5
 8009cc0:	d039      	beq.n	8009d36 <UART_SetConfig+0x8ee>
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cc6:	2b06      	cmp	r3, #6
 8009cc8:	d031      	beq.n	8009d2e <UART_SetConfig+0x8e6>
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cce:	2b07      	cmp	r3, #7
 8009cd0:	d028      	beq.n	8009d24 <UART_SetConfig+0x8dc>
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cd6:	2b08      	cmp	r3, #8
 8009cd8:	d01f      	beq.n	8009d1a <UART_SetConfig+0x8d2>
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cde:	2b09      	cmp	r3, #9
 8009ce0:	d016      	beq.n	8009d10 <UART_SetConfig+0x8c8>
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ce6:	2b0a      	cmp	r3, #10
 8009ce8:	d00d      	beq.n	8009d06 <UART_SetConfig+0x8be>
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cee:	2b0b      	cmp	r3, #11
 8009cf0:	d104      	bne.n	8009cfc <UART_SetConfig+0x8b4>
 8009cf2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009cf6:	f04f 0400 	mov.w	r4, #0
 8009cfa:	e05b      	b.n	8009db4 <UART_SetConfig+0x96c>
 8009cfc:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8009d00:	f04f 0400 	mov.w	r4, #0
 8009d04:	e056      	b.n	8009db4 <UART_SetConfig+0x96c>
 8009d06:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8009d0a:	f04f 0400 	mov.w	r4, #0
 8009d0e:	e051      	b.n	8009db4 <UART_SetConfig+0x96c>
 8009d10:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8009d14:	f04f 0400 	mov.w	r4, #0
 8009d18:	e04c      	b.n	8009db4 <UART_SetConfig+0x96c>
 8009d1a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8009d1e:	f04f 0400 	mov.w	r4, #0
 8009d22:	e047      	b.n	8009db4 <UART_SetConfig+0x96c>
 8009d24:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8009d28:	f04f 0400 	mov.w	r4, #0
 8009d2c:	e042      	b.n	8009db4 <UART_SetConfig+0x96c>
 8009d2e:	4b1c      	ldr	r3, [pc, #112]	; (8009da0 <UART_SetConfig+0x958>)
 8009d30:	f04f 0400 	mov.w	r4, #0
 8009d34:	e03e      	b.n	8009db4 <UART_SetConfig+0x96c>
 8009d36:	4b1b      	ldr	r3, [pc, #108]	; (8009da4 <UART_SetConfig+0x95c>)
 8009d38:	f04f 0400 	mov.w	r4, #0
 8009d3c:	e03a      	b.n	8009db4 <UART_SetConfig+0x96c>
 8009d3e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8009d42:	f04f 0400 	mov.w	r4, #0
 8009d46:	e035      	b.n	8009db4 <UART_SetConfig+0x96c>
 8009d48:	4b17      	ldr	r3, [pc, #92]	; (8009da8 <UART_SetConfig+0x960>)
 8009d4a:	f04f 0400 	mov.w	r4, #0
 8009d4e:	e031      	b.n	8009db4 <UART_SetConfig+0x96c>
 8009d50:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8009d54:	f04f 0400 	mov.w	r4, #0
 8009d58:	e02c      	b.n	8009db4 <UART_SetConfig+0x96c>
 8009d5a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8009d5e:	f04f 0400 	mov.w	r4, #0
 8009d62:	e027      	b.n	8009db4 <UART_SetConfig+0x96c>
 8009d64:	f3af 8000 	nop.w
 8009d68:	14585500 	.word	0x14585500
 8009d6c:	00000000 	.word	0x00000000
 8009d70:	28b0aa00 	.word	0x28b0aa00
 8009d74:	00000000 	.word	0x00000000
 8009d78:	00f42400 	.word	0x00f42400
 8009d7c:	f4240000 	.word	0xf4240000
 8009d80:	01e84800 	.word	0x01e84800
 8009d84:	03d09000 	.word	0x03d09000
 8009d88:	07a12000 	.word	0x07a12000
 8009d8c:	0f424000 	.word	0x0f424000
 8009d90:	186a0000 	.word	0x186a0000
 8009d94:	1e848000 	.word	0x1e848000
 8009d98:	3d090000 	.word	0x3d090000
 8009d9c:	7a120000 	.word	0x7a120000
 8009da0:	000aaa00 	.word	0x000aaa00
 8009da4:	000ccc00 	.word	0x000ccc00
 8009da8:	00155500 	.word	0x00155500
 8009dac:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8009db0:	f04f 0400 	mov.w	r4, #0
 8009db4:	687a      	ldr	r2, [r7, #4]
 8009db6:	6852      	ldr	r2, [r2, #4]
 8009db8:	0852      	lsrs	r2, r2, #1
 8009dba:	4611      	mov	r1, r2
 8009dbc:	f04f 0200 	mov.w	r2, #0
 8009dc0:	eb13 0b01 	adds.w	fp, r3, r1
 8009dc4:	eb44 0c02 	adc.w	ip, r4, r2
 8009dc8:	4658      	mov	r0, fp
 8009dca:	4661      	mov	r1, ip
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	685b      	ldr	r3, [r3, #4]
 8009dd0:	f04f 0400 	mov.w	r4, #0
 8009dd4:	461a      	mov	r2, r3
 8009dd6:	4623      	mov	r3, r4
 8009dd8:	f7f6 f9da 	bl	8000190 <__aeabi_uldivmod>
 8009ddc:	4603      	mov	r3, r0
 8009dde:	460c      	mov	r4, r1
 8009de0:	61fb      	str	r3, [r7, #28]
            break;
 8009de2:	e002      	b.n	8009dea <UART_SetConfig+0x9a2>
          default:
            ret = HAL_ERROR;
 8009de4:	2301      	movs	r3, #1
 8009de6:	76fb      	strb	r3, [r7, #27]
            break;
 8009de8:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009dea:	69fb      	ldr	r3, [r7, #28]
 8009dec:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009df0:	d308      	bcc.n	8009e04 <UART_SetConfig+0x9bc>
 8009df2:	69fb      	ldr	r3, [r7, #28]
 8009df4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009df8:	d204      	bcs.n	8009e04 <UART_SetConfig+0x9bc>
        {
          huart->Instance->BRR = usartdiv;
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	69fa      	ldr	r2, [r7, #28]
 8009e00:	60da      	str	r2, [r3, #12]
 8009e02:	e35b      	b.n	800a4bc <UART_SetConfig+0x1074>
        }
        else
        {
          ret = HAL_ERROR;
 8009e04:	2301      	movs	r3, #1
 8009e06:	76fb      	strb	r3, [r7, #27]
 8009e08:	e358      	b.n	800a4bc <UART_SetConfig+0x1074>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	69db      	ldr	r3, [r3, #28]
 8009e0e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009e12:	f040 81a6 	bne.w	800a162 <UART_SetConfig+0xd1a>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 8009e16:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009e1a:	3b01      	subs	r3, #1
 8009e1c:	2b07      	cmp	r3, #7
 8009e1e:	f200 8180 	bhi.w	800a122 <UART_SetConfig+0xcda>
 8009e22:	a201      	add	r2, pc, #4	; (adr r2, 8009e28 <UART_SetConfig+0x9e0>)
 8009e24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e28:	08009e49 	.word	0x08009e49
 8009e2c:	08009f01 	.word	0x08009f01
 8009e30:	0800a123 	.word	0x0800a123
 8009e34:	08009fa9 	.word	0x08009fa9
 8009e38:	0800a123 	.word	0x0800a123
 8009e3c:	0800a123 	.word	0x0800a123
 8009e40:	0800a123 	.word	0x0800a123
 8009e44:	0800a061 	.word	0x0800a061
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009e48:	f7fd ff58 	bl	8007cfc <HAL_RCC_GetPCLK2Freq>
 8009e4c:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d044      	beq.n	8009ee0 <UART_SetConfig+0xa98>
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e5a:	2b01      	cmp	r3, #1
 8009e5c:	d03e      	beq.n	8009edc <UART_SetConfig+0xa94>
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e62:	2b02      	cmp	r3, #2
 8009e64:	d038      	beq.n	8009ed8 <UART_SetConfig+0xa90>
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e6a:	2b03      	cmp	r3, #3
 8009e6c:	d032      	beq.n	8009ed4 <UART_SetConfig+0xa8c>
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e72:	2b04      	cmp	r3, #4
 8009e74:	d02c      	beq.n	8009ed0 <UART_SetConfig+0xa88>
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e7a:	2b05      	cmp	r3, #5
 8009e7c:	d026      	beq.n	8009ecc <UART_SetConfig+0xa84>
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e82:	2b06      	cmp	r3, #6
 8009e84:	d020      	beq.n	8009ec8 <UART_SetConfig+0xa80>
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e8a:	2b07      	cmp	r3, #7
 8009e8c:	d01a      	beq.n	8009ec4 <UART_SetConfig+0xa7c>
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e92:	2b08      	cmp	r3, #8
 8009e94:	d014      	beq.n	8009ec0 <UART_SetConfig+0xa78>
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e9a:	2b09      	cmp	r3, #9
 8009e9c:	d00e      	beq.n	8009ebc <UART_SetConfig+0xa74>
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ea2:	2b0a      	cmp	r3, #10
 8009ea4:	d008      	beq.n	8009eb8 <UART_SetConfig+0xa70>
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009eaa:	2b0b      	cmp	r3, #11
 8009eac:	d102      	bne.n	8009eb4 <UART_SetConfig+0xa6c>
 8009eae:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009eb2:	e016      	b.n	8009ee2 <UART_SetConfig+0xa9a>
 8009eb4:	2301      	movs	r3, #1
 8009eb6:	e014      	b.n	8009ee2 <UART_SetConfig+0xa9a>
 8009eb8:	2380      	movs	r3, #128	; 0x80
 8009eba:	e012      	b.n	8009ee2 <UART_SetConfig+0xa9a>
 8009ebc:	2340      	movs	r3, #64	; 0x40
 8009ebe:	e010      	b.n	8009ee2 <UART_SetConfig+0xa9a>
 8009ec0:	2320      	movs	r3, #32
 8009ec2:	e00e      	b.n	8009ee2 <UART_SetConfig+0xa9a>
 8009ec4:	2310      	movs	r3, #16
 8009ec6:	e00c      	b.n	8009ee2 <UART_SetConfig+0xa9a>
 8009ec8:	230c      	movs	r3, #12
 8009eca:	e00a      	b.n	8009ee2 <UART_SetConfig+0xa9a>
 8009ecc:	230a      	movs	r3, #10
 8009ece:	e008      	b.n	8009ee2 <UART_SetConfig+0xa9a>
 8009ed0:	2308      	movs	r3, #8
 8009ed2:	e006      	b.n	8009ee2 <UART_SetConfig+0xa9a>
 8009ed4:	2306      	movs	r3, #6
 8009ed6:	e004      	b.n	8009ee2 <UART_SetConfig+0xa9a>
 8009ed8:	2304      	movs	r3, #4
 8009eda:	e002      	b.n	8009ee2 <UART_SetConfig+0xa9a>
 8009edc:	2302      	movs	r3, #2
 8009ede:	e000      	b.n	8009ee2 <UART_SetConfig+0xa9a>
 8009ee0:	2301      	movs	r3, #1
 8009ee2:	693a      	ldr	r2, [r7, #16]
 8009ee4:	fbb2 f3f3 	udiv	r3, r2, r3
 8009ee8:	005a      	lsls	r2, r3, #1
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	685b      	ldr	r3, [r3, #4]
 8009eee:	085b      	lsrs	r3, r3, #1
 8009ef0:	441a      	add	r2, r3
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	685b      	ldr	r3, [r3, #4]
 8009ef6:	fbb2 f3f3 	udiv	r3, r2, r3
 8009efa:	b29b      	uxth	r3, r3
 8009efc:	61fb      	str	r3, [r7, #28]
        break;
 8009efe:	e113      	b.n	800a128 <UART_SetConfig+0xce0>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d043      	beq.n	8009f90 <UART_SetConfig+0xb48>
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f0c:	2b01      	cmp	r3, #1
 8009f0e:	d03d      	beq.n	8009f8c <UART_SetConfig+0xb44>
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f14:	2b02      	cmp	r3, #2
 8009f16:	d037      	beq.n	8009f88 <UART_SetConfig+0xb40>
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f1c:	2b03      	cmp	r3, #3
 8009f1e:	d031      	beq.n	8009f84 <UART_SetConfig+0xb3c>
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f24:	2b04      	cmp	r3, #4
 8009f26:	d02b      	beq.n	8009f80 <UART_SetConfig+0xb38>
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f2c:	2b05      	cmp	r3, #5
 8009f2e:	d025      	beq.n	8009f7c <UART_SetConfig+0xb34>
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f34:	2b06      	cmp	r3, #6
 8009f36:	d01f      	beq.n	8009f78 <UART_SetConfig+0xb30>
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f3c:	2b07      	cmp	r3, #7
 8009f3e:	d019      	beq.n	8009f74 <UART_SetConfig+0xb2c>
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f44:	2b08      	cmp	r3, #8
 8009f46:	d013      	beq.n	8009f70 <UART_SetConfig+0xb28>
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f4c:	2b09      	cmp	r3, #9
 8009f4e:	d00d      	beq.n	8009f6c <UART_SetConfig+0xb24>
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f54:	2b0a      	cmp	r3, #10
 8009f56:	d007      	beq.n	8009f68 <UART_SetConfig+0xb20>
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f5c:	2b0b      	cmp	r3, #11
 8009f5e:	d101      	bne.n	8009f64 <UART_SetConfig+0xb1c>
 8009f60:	4b8c      	ldr	r3, [pc, #560]	; (800a194 <UART_SetConfig+0xd4c>)
 8009f62:	e016      	b.n	8009f92 <UART_SetConfig+0xb4a>
 8009f64:	4b8c      	ldr	r3, [pc, #560]	; (800a198 <UART_SetConfig+0xd50>)
 8009f66:	e014      	b.n	8009f92 <UART_SetConfig+0xb4a>
 8009f68:	4b8c      	ldr	r3, [pc, #560]	; (800a19c <UART_SetConfig+0xd54>)
 8009f6a:	e012      	b.n	8009f92 <UART_SetConfig+0xb4a>
 8009f6c:	4b8c      	ldr	r3, [pc, #560]	; (800a1a0 <UART_SetConfig+0xd58>)
 8009f6e:	e010      	b.n	8009f92 <UART_SetConfig+0xb4a>
 8009f70:	4b8c      	ldr	r3, [pc, #560]	; (800a1a4 <UART_SetConfig+0xd5c>)
 8009f72:	e00e      	b.n	8009f92 <UART_SetConfig+0xb4a>
 8009f74:	4b8c      	ldr	r3, [pc, #560]	; (800a1a8 <UART_SetConfig+0xd60>)
 8009f76:	e00c      	b.n	8009f92 <UART_SetConfig+0xb4a>
 8009f78:	4b8c      	ldr	r3, [pc, #560]	; (800a1ac <UART_SetConfig+0xd64>)
 8009f7a:	e00a      	b.n	8009f92 <UART_SetConfig+0xb4a>
 8009f7c:	4b8c      	ldr	r3, [pc, #560]	; (800a1b0 <UART_SetConfig+0xd68>)
 8009f7e:	e008      	b.n	8009f92 <UART_SetConfig+0xb4a>
 8009f80:	4b8c      	ldr	r3, [pc, #560]	; (800a1b4 <UART_SetConfig+0xd6c>)
 8009f82:	e006      	b.n	8009f92 <UART_SetConfig+0xb4a>
 8009f84:	4b8c      	ldr	r3, [pc, #560]	; (800a1b8 <UART_SetConfig+0xd70>)
 8009f86:	e004      	b.n	8009f92 <UART_SetConfig+0xb4a>
 8009f88:	4b8c      	ldr	r3, [pc, #560]	; (800a1bc <UART_SetConfig+0xd74>)
 8009f8a:	e002      	b.n	8009f92 <UART_SetConfig+0xb4a>
 8009f8c:	4b8c      	ldr	r3, [pc, #560]	; (800a1c0 <UART_SetConfig+0xd78>)
 8009f8e:	e000      	b.n	8009f92 <UART_SetConfig+0xb4a>
 8009f90:	4b81      	ldr	r3, [pc, #516]	; (800a198 <UART_SetConfig+0xd50>)
 8009f92:	687a      	ldr	r2, [r7, #4]
 8009f94:	6852      	ldr	r2, [r2, #4]
 8009f96:	0852      	lsrs	r2, r2, #1
 8009f98:	441a      	add	r2, r3
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	685b      	ldr	r3, [r3, #4]
 8009f9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009fa2:	b29b      	uxth	r3, r3
 8009fa4:	61fb      	str	r3, [r7, #28]
        break;
 8009fa6:	e0bf      	b.n	800a128 <UART_SetConfig+0xce0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009fa8:	f7fd fe14 	bl	8007bd4 <HAL_RCC_GetSysClockFreq>
 8009fac:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	d044      	beq.n	800a040 <UART_SetConfig+0xbf8>
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fba:	2b01      	cmp	r3, #1
 8009fbc:	d03e      	beq.n	800a03c <UART_SetConfig+0xbf4>
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fc2:	2b02      	cmp	r3, #2
 8009fc4:	d038      	beq.n	800a038 <UART_SetConfig+0xbf0>
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fca:	2b03      	cmp	r3, #3
 8009fcc:	d032      	beq.n	800a034 <UART_SetConfig+0xbec>
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fd2:	2b04      	cmp	r3, #4
 8009fd4:	d02c      	beq.n	800a030 <UART_SetConfig+0xbe8>
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fda:	2b05      	cmp	r3, #5
 8009fdc:	d026      	beq.n	800a02c <UART_SetConfig+0xbe4>
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fe2:	2b06      	cmp	r3, #6
 8009fe4:	d020      	beq.n	800a028 <UART_SetConfig+0xbe0>
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fea:	2b07      	cmp	r3, #7
 8009fec:	d01a      	beq.n	800a024 <UART_SetConfig+0xbdc>
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ff2:	2b08      	cmp	r3, #8
 8009ff4:	d014      	beq.n	800a020 <UART_SetConfig+0xbd8>
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ffa:	2b09      	cmp	r3, #9
 8009ffc:	d00e      	beq.n	800a01c <UART_SetConfig+0xbd4>
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a002:	2b0a      	cmp	r3, #10
 800a004:	d008      	beq.n	800a018 <UART_SetConfig+0xbd0>
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a00a:	2b0b      	cmp	r3, #11
 800a00c:	d102      	bne.n	800a014 <UART_SetConfig+0xbcc>
 800a00e:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a012:	e016      	b.n	800a042 <UART_SetConfig+0xbfa>
 800a014:	2301      	movs	r3, #1
 800a016:	e014      	b.n	800a042 <UART_SetConfig+0xbfa>
 800a018:	2380      	movs	r3, #128	; 0x80
 800a01a:	e012      	b.n	800a042 <UART_SetConfig+0xbfa>
 800a01c:	2340      	movs	r3, #64	; 0x40
 800a01e:	e010      	b.n	800a042 <UART_SetConfig+0xbfa>
 800a020:	2320      	movs	r3, #32
 800a022:	e00e      	b.n	800a042 <UART_SetConfig+0xbfa>
 800a024:	2310      	movs	r3, #16
 800a026:	e00c      	b.n	800a042 <UART_SetConfig+0xbfa>
 800a028:	230c      	movs	r3, #12
 800a02a:	e00a      	b.n	800a042 <UART_SetConfig+0xbfa>
 800a02c:	230a      	movs	r3, #10
 800a02e:	e008      	b.n	800a042 <UART_SetConfig+0xbfa>
 800a030:	2308      	movs	r3, #8
 800a032:	e006      	b.n	800a042 <UART_SetConfig+0xbfa>
 800a034:	2306      	movs	r3, #6
 800a036:	e004      	b.n	800a042 <UART_SetConfig+0xbfa>
 800a038:	2304      	movs	r3, #4
 800a03a:	e002      	b.n	800a042 <UART_SetConfig+0xbfa>
 800a03c:	2302      	movs	r3, #2
 800a03e:	e000      	b.n	800a042 <UART_SetConfig+0xbfa>
 800a040:	2301      	movs	r3, #1
 800a042:	693a      	ldr	r2, [r7, #16]
 800a044:	fbb2 f3f3 	udiv	r3, r2, r3
 800a048:	005a      	lsls	r2, r3, #1
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	685b      	ldr	r3, [r3, #4]
 800a04e:	085b      	lsrs	r3, r3, #1
 800a050:	441a      	add	r2, r3
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	685b      	ldr	r3, [r3, #4]
 800a056:	fbb2 f3f3 	udiv	r3, r2, r3
 800a05a:	b29b      	uxth	r3, r3
 800a05c:	61fb      	str	r3, [r7, #28]
        break;
 800a05e:	e063      	b.n	800a128 <UART_SetConfig+0xce0>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a064:	2b00      	cmp	r3, #0
 800a066:	d04f      	beq.n	800a108 <UART_SetConfig+0xcc0>
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a06c:	2b01      	cmp	r3, #1
 800a06e:	d048      	beq.n	800a102 <UART_SetConfig+0xcba>
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a074:	2b02      	cmp	r3, #2
 800a076:	d041      	beq.n	800a0fc <UART_SetConfig+0xcb4>
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a07c:	2b03      	cmp	r3, #3
 800a07e:	d03a      	beq.n	800a0f6 <UART_SetConfig+0xcae>
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a084:	2b04      	cmp	r3, #4
 800a086:	d033      	beq.n	800a0f0 <UART_SetConfig+0xca8>
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a08c:	2b05      	cmp	r3, #5
 800a08e:	d02c      	beq.n	800a0ea <UART_SetConfig+0xca2>
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a094:	2b06      	cmp	r3, #6
 800a096:	d025      	beq.n	800a0e4 <UART_SetConfig+0xc9c>
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a09c:	2b07      	cmp	r3, #7
 800a09e:	d01e      	beq.n	800a0de <UART_SetConfig+0xc96>
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a0a4:	2b08      	cmp	r3, #8
 800a0a6:	d017      	beq.n	800a0d8 <UART_SetConfig+0xc90>
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a0ac:	2b09      	cmp	r3, #9
 800a0ae:	d010      	beq.n	800a0d2 <UART_SetConfig+0xc8a>
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a0b4:	2b0a      	cmp	r3, #10
 800a0b6:	d009      	beq.n	800a0cc <UART_SetConfig+0xc84>
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a0bc:	2b0b      	cmp	r3, #11
 800a0be:	d102      	bne.n	800a0c6 <UART_SetConfig+0xc7e>
 800a0c0:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a0c4:	e022      	b.n	800a10c <UART_SetConfig+0xcc4>
 800a0c6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800a0ca:	e01f      	b.n	800a10c <UART_SetConfig+0xcc4>
 800a0cc:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a0d0:	e01c      	b.n	800a10c <UART_SetConfig+0xcc4>
 800a0d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a0d6:	e019      	b.n	800a10c <UART_SetConfig+0xcc4>
 800a0d8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800a0dc:	e016      	b.n	800a10c <UART_SetConfig+0xcc4>
 800a0de:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a0e2:	e013      	b.n	800a10c <UART_SetConfig+0xcc4>
 800a0e4:	f241 5354 	movw	r3, #5460	; 0x1554
 800a0e8:	e010      	b.n	800a10c <UART_SetConfig+0xcc4>
 800a0ea:	f641 1398 	movw	r3, #6552	; 0x1998
 800a0ee:	e00d      	b.n	800a10c <UART_SetConfig+0xcc4>
 800a0f0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a0f4:	e00a      	b.n	800a10c <UART_SetConfig+0xcc4>
 800a0f6:	f642 23aa 	movw	r3, #10922	; 0x2aaa
 800a0fa:	e007      	b.n	800a10c <UART_SetConfig+0xcc4>
 800a0fc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800a100:	e004      	b.n	800a10c <UART_SetConfig+0xcc4>
 800a102:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a106:	e001      	b.n	800a10c <UART_SetConfig+0xcc4>
 800a108:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800a10c:	687a      	ldr	r2, [r7, #4]
 800a10e:	6852      	ldr	r2, [r2, #4]
 800a110:	0852      	lsrs	r2, r2, #1
 800a112:	441a      	add	r2, r3
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	685b      	ldr	r3, [r3, #4]
 800a118:	fbb2 f3f3 	udiv	r3, r2, r3
 800a11c:	b29b      	uxth	r3, r3
 800a11e:	61fb      	str	r3, [r7, #28]
        break;
 800a120:	e002      	b.n	800a128 <UART_SetConfig+0xce0>
      default:
        ret = HAL_ERROR;
 800a122:	2301      	movs	r3, #1
 800a124:	76fb      	strb	r3, [r7, #27]
        break;
 800a126:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a128:	69fb      	ldr	r3, [r7, #28]
 800a12a:	2b0f      	cmp	r3, #15
 800a12c:	d916      	bls.n	800a15c <UART_SetConfig+0xd14>
 800a12e:	69fb      	ldr	r3, [r7, #28]
 800a130:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a134:	d212      	bcs.n	800a15c <UART_SetConfig+0xd14>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a136:	69fb      	ldr	r3, [r7, #28]
 800a138:	b29b      	uxth	r3, r3
 800a13a:	f023 030f 	bic.w	r3, r3, #15
 800a13e:	81fb      	strh	r3, [r7, #14]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a140:	69fb      	ldr	r3, [r7, #28]
 800a142:	085b      	lsrs	r3, r3, #1
 800a144:	b29b      	uxth	r3, r3
 800a146:	f003 0307 	and.w	r3, r3, #7
 800a14a:	b29a      	uxth	r2, r3
 800a14c:	89fb      	ldrh	r3, [r7, #14]
 800a14e:	4313      	orrs	r3, r2
 800a150:	81fb      	strh	r3, [r7, #14]
      huart->Instance->BRR = brrtemp;
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	89fa      	ldrh	r2, [r7, #14]
 800a158:	60da      	str	r2, [r3, #12]
 800a15a:	e1af      	b.n	800a4bc <UART_SetConfig+0x1074>
    }
    else
    {
      ret = HAL_ERROR;
 800a15c:	2301      	movs	r3, #1
 800a15e:	76fb      	strb	r3, [r7, #27]
 800a160:	e1ac      	b.n	800a4bc <UART_SetConfig+0x1074>
    }
  }
  else
  {
    switch (clocksource)
 800a162:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a166:	3b01      	subs	r3, #1
 800a168:	2b07      	cmp	r3, #7
 800a16a:	f200 8196 	bhi.w	800a49a <UART_SetConfig+0x1052>
 800a16e:	a201      	add	r2, pc, #4	; (adr r2, 800a174 <UART_SetConfig+0xd2c>)
 800a170:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a174:	0800a1c5 	.word	0x0800a1c5
 800a178:	0800a27b 	.word	0x0800a27b
 800a17c:	0800a49b 	.word	0x0800a49b
 800a180:	0800a325 	.word	0x0800a325
 800a184:	0800a49b 	.word	0x0800a49b
 800a188:	0800a49b 	.word	0x0800a49b
 800a18c:	0800a49b 	.word	0x0800a49b
 800a190:	0800a3db 	.word	0x0800a3db
 800a194:	0001e848 	.word	0x0001e848
 800a198:	01e84800 	.word	0x01e84800
 800a19c:	0003d090 	.word	0x0003d090
 800a1a0:	0007a120 	.word	0x0007a120
 800a1a4:	000f4240 	.word	0x000f4240
 800a1a8:	001e8480 	.word	0x001e8480
 800a1ac:	0028b0aa 	.word	0x0028b0aa
 800a1b0:	0030d400 	.word	0x0030d400
 800a1b4:	003d0900 	.word	0x003d0900
 800a1b8:	00516154 	.word	0x00516154
 800a1bc:	007a1200 	.word	0x007a1200
 800a1c0:	00f42400 	.word	0x00f42400
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a1c4:	f7fd fd9a 	bl	8007cfc <HAL_RCC_GetPCLK2Freq>
 800a1c8:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d044      	beq.n	800a25c <UART_SetConfig+0xe14>
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1d6:	2b01      	cmp	r3, #1
 800a1d8:	d03e      	beq.n	800a258 <UART_SetConfig+0xe10>
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1de:	2b02      	cmp	r3, #2
 800a1e0:	d038      	beq.n	800a254 <UART_SetConfig+0xe0c>
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1e6:	2b03      	cmp	r3, #3
 800a1e8:	d032      	beq.n	800a250 <UART_SetConfig+0xe08>
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1ee:	2b04      	cmp	r3, #4
 800a1f0:	d02c      	beq.n	800a24c <UART_SetConfig+0xe04>
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1f6:	2b05      	cmp	r3, #5
 800a1f8:	d026      	beq.n	800a248 <UART_SetConfig+0xe00>
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1fe:	2b06      	cmp	r3, #6
 800a200:	d020      	beq.n	800a244 <UART_SetConfig+0xdfc>
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a206:	2b07      	cmp	r3, #7
 800a208:	d01a      	beq.n	800a240 <UART_SetConfig+0xdf8>
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a20e:	2b08      	cmp	r3, #8
 800a210:	d014      	beq.n	800a23c <UART_SetConfig+0xdf4>
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a216:	2b09      	cmp	r3, #9
 800a218:	d00e      	beq.n	800a238 <UART_SetConfig+0xdf0>
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a21e:	2b0a      	cmp	r3, #10
 800a220:	d008      	beq.n	800a234 <UART_SetConfig+0xdec>
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a226:	2b0b      	cmp	r3, #11
 800a228:	d102      	bne.n	800a230 <UART_SetConfig+0xde8>
 800a22a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a22e:	e016      	b.n	800a25e <UART_SetConfig+0xe16>
 800a230:	2301      	movs	r3, #1
 800a232:	e014      	b.n	800a25e <UART_SetConfig+0xe16>
 800a234:	2380      	movs	r3, #128	; 0x80
 800a236:	e012      	b.n	800a25e <UART_SetConfig+0xe16>
 800a238:	2340      	movs	r3, #64	; 0x40
 800a23a:	e010      	b.n	800a25e <UART_SetConfig+0xe16>
 800a23c:	2320      	movs	r3, #32
 800a23e:	e00e      	b.n	800a25e <UART_SetConfig+0xe16>
 800a240:	2310      	movs	r3, #16
 800a242:	e00c      	b.n	800a25e <UART_SetConfig+0xe16>
 800a244:	230c      	movs	r3, #12
 800a246:	e00a      	b.n	800a25e <UART_SetConfig+0xe16>
 800a248:	230a      	movs	r3, #10
 800a24a:	e008      	b.n	800a25e <UART_SetConfig+0xe16>
 800a24c:	2308      	movs	r3, #8
 800a24e:	e006      	b.n	800a25e <UART_SetConfig+0xe16>
 800a250:	2306      	movs	r3, #6
 800a252:	e004      	b.n	800a25e <UART_SetConfig+0xe16>
 800a254:	2304      	movs	r3, #4
 800a256:	e002      	b.n	800a25e <UART_SetConfig+0xe16>
 800a258:	2302      	movs	r3, #2
 800a25a:	e000      	b.n	800a25e <UART_SetConfig+0xe16>
 800a25c:	2301      	movs	r3, #1
 800a25e:	693a      	ldr	r2, [r7, #16]
 800a260:	fbb2 f2f3 	udiv	r2, r2, r3
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	685b      	ldr	r3, [r3, #4]
 800a268:	085b      	lsrs	r3, r3, #1
 800a26a:	441a      	add	r2, r3
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	685b      	ldr	r3, [r3, #4]
 800a270:	fbb2 f3f3 	udiv	r3, r2, r3
 800a274:	b29b      	uxth	r3, r3
 800a276:	61fb      	str	r3, [r7, #28]
        break;
 800a278:	e112      	b.n	800a4a0 <UART_SetConfig+0x1058>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d044      	beq.n	800a30c <UART_SetConfig+0xec4>
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a286:	2b01      	cmp	r3, #1
 800a288:	d03e      	beq.n	800a308 <UART_SetConfig+0xec0>
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a28e:	2b02      	cmp	r3, #2
 800a290:	d038      	beq.n	800a304 <UART_SetConfig+0xebc>
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a296:	2b03      	cmp	r3, #3
 800a298:	d032      	beq.n	800a300 <UART_SetConfig+0xeb8>
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a29e:	2b04      	cmp	r3, #4
 800a2a0:	d02c      	beq.n	800a2fc <UART_SetConfig+0xeb4>
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a2a6:	2b05      	cmp	r3, #5
 800a2a8:	d026      	beq.n	800a2f8 <UART_SetConfig+0xeb0>
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a2ae:	2b06      	cmp	r3, #6
 800a2b0:	d020      	beq.n	800a2f4 <UART_SetConfig+0xeac>
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a2b6:	2b07      	cmp	r3, #7
 800a2b8:	d01a      	beq.n	800a2f0 <UART_SetConfig+0xea8>
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a2be:	2b08      	cmp	r3, #8
 800a2c0:	d014      	beq.n	800a2ec <UART_SetConfig+0xea4>
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a2c6:	2b09      	cmp	r3, #9
 800a2c8:	d00e      	beq.n	800a2e8 <UART_SetConfig+0xea0>
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a2ce:	2b0a      	cmp	r3, #10
 800a2d0:	d008      	beq.n	800a2e4 <UART_SetConfig+0xe9c>
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a2d6:	2b0b      	cmp	r3, #11
 800a2d8:	d102      	bne.n	800a2e0 <UART_SetConfig+0xe98>
 800a2da:	f24f 4324 	movw	r3, #62500	; 0xf424
 800a2de:	e016      	b.n	800a30e <UART_SetConfig+0xec6>
 800a2e0:	4b80      	ldr	r3, [pc, #512]	; (800a4e4 <UART_SetConfig+0x109c>)
 800a2e2:	e014      	b.n	800a30e <UART_SetConfig+0xec6>
 800a2e4:	4b80      	ldr	r3, [pc, #512]	; (800a4e8 <UART_SetConfig+0x10a0>)
 800a2e6:	e012      	b.n	800a30e <UART_SetConfig+0xec6>
 800a2e8:	4b80      	ldr	r3, [pc, #512]	; (800a4ec <UART_SetConfig+0x10a4>)
 800a2ea:	e010      	b.n	800a30e <UART_SetConfig+0xec6>
 800a2ec:	4b80      	ldr	r3, [pc, #512]	; (800a4f0 <UART_SetConfig+0x10a8>)
 800a2ee:	e00e      	b.n	800a30e <UART_SetConfig+0xec6>
 800a2f0:	4b80      	ldr	r3, [pc, #512]	; (800a4f4 <UART_SetConfig+0x10ac>)
 800a2f2:	e00c      	b.n	800a30e <UART_SetConfig+0xec6>
 800a2f4:	4b80      	ldr	r3, [pc, #512]	; (800a4f8 <UART_SetConfig+0x10b0>)
 800a2f6:	e00a      	b.n	800a30e <UART_SetConfig+0xec6>
 800a2f8:	4b80      	ldr	r3, [pc, #512]	; (800a4fc <UART_SetConfig+0x10b4>)
 800a2fa:	e008      	b.n	800a30e <UART_SetConfig+0xec6>
 800a2fc:	4b80      	ldr	r3, [pc, #512]	; (800a500 <UART_SetConfig+0x10b8>)
 800a2fe:	e006      	b.n	800a30e <UART_SetConfig+0xec6>
 800a300:	4b80      	ldr	r3, [pc, #512]	; (800a504 <UART_SetConfig+0x10bc>)
 800a302:	e004      	b.n	800a30e <UART_SetConfig+0xec6>
 800a304:	4b80      	ldr	r3, [pc, #512]	; (800a508 <UART_SetConfig+0x10c0>)
 800a306:	e002      	b.n	800a30e <UART_SetConfig+0xec6>
 800a308:	4b80      	ldr	r3, [pc, #512]	; (800a50c <UART_SetConfig+0x10c4>)
 800a30a:	e000      	b.n	800a30e <UART_SetConfig+0xec6>
 800a30c:	4b75      	ldr	r3, [pc, #468]	; (800a4e4 <UART_SetConfig+0x109c>)
 800a30e:	687a      	ldr	r2, [r7, #4]
 800a310:	6852      	ldr	r2, [r2, #4]
 800a312:	0852      	lsrs	r2, r2, #1
 800a314:	441a      	add	r2, r3
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	685b      	ldr	r3, [r3, #4]
 800a31a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a31e:	b29b      	uxth	r3, r3
 800a320:	61fb      	str	r3, [r7, #28]
        break;
 800a322:	e0bd      	b.n	800a4a0 <UART_SetConfig+0x1058>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a324:	f7fd fc56 	bl	8007bd4 <HAL_RCC_GetSysClockFreq>
 800a328:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d044      	beq.n	800a3bc <UART_SetConfig+0xf74>
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a336:	2b01      	cmp	r3, #1
 800a338:	d03e      	beq.n	800a3b8 <UART_SetConfig+0xf70>
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a33e:	2b02      	cmp	r3, #2
 800a340:	d038      	beq.n	800a3b4 <UART_SetConfig+0xf6c>
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a346:	2b03      	cmp	r3, #3
 800a348:	d032      	beq.n	800a3b0 <UART_SetConfig+0xf68>
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a34e:	2b04      	cmp	r3, #4
 800a350:	d02c      	beq.n	800a3ac <UART_SetConfig+0xf64>
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a356:	2b05      	cmp	r3, #5
 800a358:	d026      	beq.n	800a3a8 <UART_SetConfig+0xf60>
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a35e:	2b06      	cmp	r3, #6
 800a360:	d020      	beq.n	800a3a4 <UART_SetConfig+0xf5c>
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a366:	2b07      	cmp	r3, #7
 800a368:	d01a      	beq.n	800a3a0 <UART_SetConfig+0xf58>
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a36e:	2b08      	cmp	r3, #8
 800a370:	d014      	beq.n	800a39c <UART_SetConfig+0xf54>
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a376:	2b09      	cmp	r3, #9
 800a378:	d00e      	beq.n	800a398 <UART_SetConfig+0xf50>
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a37e:	2b0a      	cmp	r3, #10
 800a380:	d008      	beq.n	800a394 <UART_SetConfig+0xf4c>
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a386:	2b0b      	cmp	r3, #11
 800a388:	d102      	bne.n	800a390 <UART_SetConfig+0xf48>
 800a38a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a38e:	e016      	b.n	800a3be <UART_SetConfig+0xf76>
 800a390:	2301      	movs	r3, #1
 800a392:	e014      	b.n	800a3be <UART_SetConfig+0xf76>
 800a394:	2380      	movs	r3, #128	; 0x80
 800a396:	e012      	b.n	800a3be <UART_SetConfig+0xf76>
 800a398:	2340      	movs	r3, #64	; 0x40
 800a39a:	e010      	b.n	800a3be <UART_SetConfig+0xf76>
 800a39c:	2320      	movs	r3, #32
 800a39e:	e00e      	b.n	800a3be <UART_SetConfig+0xf76>
 800a3a0:	2310      	movs	r3, #16
 800a3a2:	e00c      	b.n	800a3be <UART_SetConfig+0xf76>
 800a3a4:	230c      	movs	r3, #12
 800a3a6:	e00a      	b.n	800a3be <UART_SetConfig+0xf76>
 800a3a8:	230a      	movs	r3, #10
 800a3aa:	e008      	b.n	800a3be <UART_SetConfig+0xf76>
 800a3ac:	2308      	movs	r3, #8
 800a3ae:	e006      	b.n	800a3be <UART_SetConfig+0xf76>
 800a3b0:	2306      	movs	r3, #6
 800a3b2:	e004      	b.n	800a3be <UART_SetConfig+0xf76>
 800a3b4:	2304      	movs	r3, #4
 800a3b6:	e002      	b.n	800a3be <UART_SetConfig+0xf76>
 800a3b8:	2302      	movs	r3, #2
 800a3ba:	e000      	b.n	800a3be <UART_SetConfig+0xf76>
 800a3bc:	2301      	movs	r3, #1
 800a3be:	693a      	ldr	r2, [r7, #16]
 800a3c0:	fbb2 f2f3 	udiv	r2, r2, r3
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	685b      	ldr	r3, [r3, #4]
 800a3c8:	085b      	lsrs	r3, r3, #1
 800a3ca:	441a      	add	r2, r3
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	685b      	ldr	r3, [r3, #4]
 800a3d0:	fbb2 f3f3 	udiv	r3, r2, r3
 800a3d4:	b29b      	uxth	r3, r3
 800a3d6:	61fb      	str	r3, [r7, #28]
        break;
 800a3d8:	e062      	b.n	800a4a0 <UART_SetConfig+0x1058>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d04e      	beq.n	800a480 <UART_SetConfig+0x1038>
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3e6:	2b01      	cmp	r3, #1
 800a3e8:	d047      	beq.n	800a47a <UART_SetConfig+0x1032>
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3ee:	2b02      	cmp	r3, #2
 800a3f0:	d040      	beq.n	800a474 <UART_SetConfig+0x102c>
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3f6:	2b03      	cmp	r3, #3
 800a3f8:	d039      	beq.n	800a46e <UART_SetConfig+0x1026>
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3fe:	2b04      	cmp	r3, #4
 800a400:	d032      	beq.n	800a468 <UART_SetConfig+0x1020>
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a406:	2b05      	cmp	r3, #5
 800a408:	d02b      	beq.n	800a462 <UART_SetConfig+0x101a>
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a40e:	2b06      	cmp	r3, #6
 800a410:	d024      	beq.n	800a45c <UART_SetConfig+0x1014>
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a416:	2b07      	cmp	r3, #7
 800a418:	d01d      	beq.n	800a456 <UART_SetConfig+0x100e>
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a41e:	2b08      	cmp	r3, #8
 800a420:	d016      	beq.n	800a450 <UART_SetConfig+0x1008>
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a426:	2b09      	cmp	r3, #9
 800a428:	d00f      	beq.n	800a44a <UART_SetConfig+0x1002>
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a42e:	2b0a      	cmp	r3, #10
 800a430:	d008      	beq.n	800a444 <UART_SetConfig+0xffc>
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a436:	2b0b      	cmp	r3, #11
 800a438:	d101      	bne.n	800a43e <UART_SetConfig+0xff6>
 800a43a:	2380      	movs	r3, #128	; 0x80
 800a43c:	e022      	b.n	800a484 <UART_SetConfig+0x103c>
 800a43e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a442:	e01f      	b.n	800a484 <UART_SetConfig+0x103c>
 800a444:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a448:	e01c      	b.n	800a484 <UART_SetConfig+0x103c>
 800a44a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a44e:	e019      	b.n	800a484 <UART_SetConfig+0x103c>
 800a450:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a454:	e016      	b.n	800a484 <UART_SetConfig+0x103c>
 800a456:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800a45a:	e013      	b.n	800a484 <UART_SetConfig+0x103c>
 800a45c:	f640 23aa 	movw	r3, #2730	; 0xaaa
 800a460:	e010      	b.n	800a484 <UART_SetConfig+0x103c>
 800a462:	f640 43cc 	movw	r3, #3276	; 0xccc
 800a466:	e00d      	b.n	800a484 <UART_SetConfig+0x103c>
 800a468:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a46c:	e00a      	b.n	800a484 <UART_SetConfig+0x103c>
 800a46e:	f241 5355 	movw	r3, #5461	; 0x1555
 800a472:	e007      	b.n	800a484 <UART_SetConfig+0x103c>
 800a474:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a478:	e004      	b.n	800a484 <UART_SetConfig+0x103c>
 800a47a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800a47e:	e001      	b.n	800a484 <UART_SetConfig+0x103c>
 800a480:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a484:	687a      	ldr	r2, [r7, #4]
 800a486:	6852      	ldr	r2, [r2, #4]
 800a488:	0852      	lsrs	r2, r2, #1
 800a48a:	441a      	add	r2, r3
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	685b      	ldr	r3, [r3, #4]
 800a490:	fbb2 f3f3 	udiv	r3, r2, r3
 800a494:	b29b      	uxth	r3, r3
 800a496:	61fb      	str	r3, [r7, #28]
        break;
 800a498:	e002      	b.n	800a4a0 <UART_SetConfig+0x1058>
      default:
        ret = HAL_ERROR;
 800a49a:	2301      	movs	r3, #1
 800a49c:	76fb      	strb	r3, [r7, #27]
        break;
 800a49e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a4a0:	69fb      	ldr	r3, [r7, #28]
 800a4a2:	2b0f      	cmp	r3, #15
 800a4a4:	d908      	bls.n	800a4b8 <UART_SetConfig+0x1070>
 800a4a6:	69fb      	ldr	r3, [r7, #28]
 800a4a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a4ac:	d204      	bcs.n	800a4b8 <UART_SetConfig+0x1070>
    {
      huart->Instance->BRR = usartdiv;
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	69fa      	ldr	r2, [r7, #28]
 800a4b4:	60da      	str	r2, [r3, #12]
 800a4b6:	e001      	b.n	800a4bc <UART_SetConfig+0x1074>
    }
    else
    {
      ret = HAL_ERROR;
 800a4b8:	2301      	movs	r3, #1
 800a4ba:	76fb      	strb	r3, [r7, #27]
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	2201      	movs	r2, #1
 800a4c0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	2201      	movs	r2, #1
 800a4c8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	2200      	movs	r2, #0
 800a4d0:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	2200      	movs	r2, #0
 800a4d6:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 800a4d8:	7efb      	ldrb	r3, [r7, #27]
}
 800a4da:	4618      	mov	r0, r3
 800a4dc:	3728      	adds	r7, #40	; 0x28
 800a4de:	46bd      	mov	sp, r7
 800a4e0:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 800a4e4:	00f42400 	.word	0x00f42400
 800a4e8:	0001e848 	.word	0x0001e848
 800a4ec:	0003d090 	.word	0x0003d090
 800a4f0:	0007a120 	.word	0x0007a120
 800a4f4:	000f4240 	.word	0x000f4240
 800a4f8:	00145855 	.word	0x00145855
 800a4fc:	00186a00 	.word	0x00186a00
 800a500:	001e8480 	.word	0x001e8480
 800a504:	0028b0aa 	.word	0x0028b0aa
 800a508:	003d0900 	.word	0x003d0900
 800a50c:	007a1200 	.word	0x007a1200

0800a510 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a510:	b480      	push	{r7}
 800a512:	b083      	sub	sp, #12
 800a514:	af00      	add	r7, sp, #0
 800a516:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a51c:	f003 0301 	and.w	r3, r3, #1
 800a520:	2b00      	cmp	r3, #0
 800a522:	d00a      	beq.n	800a53a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	685b      	ldr	r3, [r3, #4]
 800a52a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	430a      	orrs	r2, r1
 800a538:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a53e:	f003 0302 	and.w	r3, r3, #2
 800a542:	2b00      	cmp	r3, #0
 800a544:	d00a      	beq.n	800a55c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	685b      	ldr	r3, [r3, #4]
 800a54c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	430a      	orrs	r2, r1
 800a55a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a560:	f003 0304 	and.w	r3, r3, #4
 800a564:	2b00      	cmp	r3, #0
 800a566:	d00a      	beq.n	800a57e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	685b      	ldr	r3, [r3, #4]
 800a56e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	430a      	orrs	r2, r1
 800a57c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a582:	f003 0308 	and.w	r3, r3, #8
 800a586:	2b00      	cmp	r3, #0
 800a588:	d00a      	beq.n	800a5a0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	685b      	ldr	r3, [r3, #4]
 800a590:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	430a      	orrs	r2, r1
 800a59e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a5a4:	f003 0310 	and.w	r3, r3, #16
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d00a      	beq.n	800a5c2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	689b      	ldr	r3, [r3, #8]
 800a5b2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	430a      	orrs	r2, r1
 800a5c0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a5c6:	f003 0320 	and.w	r3, r3, #32
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d00a      	beq.n	800a5e4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	689b      	ldr	r3, [r3, #8]
 800a5d4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	430a      	orrs	r2, r1
 800a5e2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a5e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d01a      	beq.n	800a626 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	685b      	ldr	r3, [r3, #4]
 800a5f6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	430a      	orrs	r2, r1
 800a604:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a60a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a60e:	d10a      	bne.n	800a626 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	685b      	ldr	r3, [r3, #4]
 800a616:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	430a      	orrs	r2, r1
 800a624:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a62a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d00a      	beq.n	800a648 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	685b      	ldr	r3, [r3, #4]
 800a638:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	430a      	orrs	r2, r1
 800a646:	605a      	str	r2, [r3, #4]
  }
}
 800a648:	bf00      	nop
 800a64a:	370c      	adds	r7, #12
 800a64c:	46bd      	mov	sp, r7
 800a64e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a652:	4770      	bx	lr

0800a654 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a654:	b580      	push	{r7, lr}
 800a656:	b086      	sub	sp, #24
 800a658:	af02      	add	r7, sp, #8
 800a65a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	2200      	movs	r2, #0
 800a660:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800a664:	f7fa ffea 	bl	800563c <HAL_GetTick>
 800a668:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	f003 0308 	and.w	r3, r3, #8
 800a674:	2b08      	cmp	r3, #8
 800a676:	d10e      	bne.n	800a696 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a678:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a67c:	9300      	str	r3, [sp, #0]
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	2200      	movs	r2, #0
 800a682:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a686:	6878      	ldr	r0, [r7, #4]
 800a688:	f000 f82c 	bl	800a6e4 <UART_WaitOnFlagUntilTimeout>
 800a68c:	4603      	mov	r3, r0
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d001      	beq.n	800a696 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a692:	2303      	movs	r3, #3
 800a694:	e022      	b.n	800a6dc <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	f003 0304 	and.w	r3, r3, #4
 800a6a0:	2b04      	cmp	r3, #4
 800a6a2:	d10e      	bne.n	800a6c2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a6a4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a6a8:	9300      	str	r3, [sp, #0]
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	2200      	movs	r2, #0
 800a6ae:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800a6b2:	6878      	ldr	r0, [r7, #4]
 800a6b4:	f000 f816 	bl	800a6e4 <UART_WaitOnFlagUntilTimeout>
 800a6b8:	4603      	mov	r3, r0
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d001      	beq.n	800a6c2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a6be:	2303      	movs	r3, #3
 800a6c0:	e00c      	b.n	800a6dc <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	2220      	movs	r2, #32
 800a6c6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	2220      	movs	r2, #32
 800a6ce:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	2200      	movs	r2, #0
 800a6d6:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800a6da:	2300      	movs	r3, #0
}
 800a6dc:	4618      	mov	r0, r3
 800a6de:	3710      	adds	r7, #16
 800a6e0:	46bd      	mov	sp, r7
 800a6e2:	bd80      	pop	{r7, pc}

0800a6e4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a6e4:	b580      	push	{r7, lr}
 800a6e6:	b084      	sub	sp, #16
 800a6e8:	af00      	add	r7, sp, #0
 800a6ea:	60f8      	str	r0, [r7, #12]
 800a6ec:	60b9      	str	r1, [r7, #8]
 800a6ee:	603b      	str	r3, [r7, #0]
 800a6f0:	4613      	mov	r3, r2
 800a6f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a6f4:	e062      	b.n	800a7bc <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a6f6:	69bb      	ldr	r3, [r7, #24]
 800a6f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6fc:	d05e      	beq.n	800a7bc <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a6fe:	f7fa ff9d 	bl	800563c <HAL_GetTick>
 800a702:	4602      	mov	r2, r0
 800a704:	683b      	ldr	r3, [r7, #0]
 800a706:	1ad3      	subs	r3, r2, r3
 800a708:	69ba      	ldr	r2, [r7, #24]
 800a70a:	429a      	cmp	r2, r3
 800a70c:	d302      	bcc.n	800a714 <UART_WaitOnFlagUntilTimeout+0x30>
 800a70e:	69bb      	ldr	r3, [r7, #24]
 800a710:	2b00      	cmp	r3, #0
 800a712:	d11d      	bne.n	800a750 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	681a      	ldr	r2, [r3, #0]
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a722:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	689a      	ldr	r2, [r3, #8]
 800a72a:	68fb      	ldr	r3, [r7, #12]
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	f022 0201 	bic.w	r2, r2, #1
 800a732:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	2220      	movs	r2, #32
 800a738:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	2220      	movs	r2, #32
 800a740:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	2200      	movs	r2, #0
 800a748:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 800a74c:	2303      	movs	r3, #3
 800a74e:	e045      	b.n	800a7dc <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	f003 0304 	and.w	r3, r3, #4
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d02e      	beq.n	800a7bc <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	69db      	ldr	r3, [r3, #28]
 800a764:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a768:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a76c:	d126      	bne.n	800a7bc <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a776:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800a778:	68fb      	ldr	r3, [r7, #12]
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	681a      	ldr	r2, [r3, #0]
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a786:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a788:	68fb      	ldr	r3, [r7, #12]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	689a      	ldr	r2, [r3, #8]
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	f022 0201 	bic.w	r2, r2, #1
 800a796:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800a798:	68fb      	ldr	r3, [r7, #12]
 800a79a:	2220      	movs	r2, #32
 800a79c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	2220      	movs	r2, #32
 800a7a4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a7a8:	68fb      	ldr	r3, [r7, #12]
 800a7aa:	2220      	movs	r2, #32
 800a7ac:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	2200      	movs	r2, #0
 800a7b4:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
          
          return HAL_TIMEOUT;
 800a7b8:	2303      	movs	r3, #3
 800a7ba:	e00f      	b.n	800a7dc <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	69da      	ldr	r2, [r3, #28]
 800a7c2:	68bb      	ldr	r3, [r7, #8]
 800a7c4:	4013      	ands	r3, r2
 800a7c6:	68ba      	ldr	r2, [r7, #8]
 800a7c8:	429a      	cmp	r2, r3
 800a7ca:	bf0c      	ite	eq
 800a7cc:	2301      	moveq	r3, #1
 800a7ce:	2300      	movne	r3, #0
 800a7d0:	b2db      	uxtb	r3, r3
 800a7d2:	461a      	mov	r2, r3
 800a7d4:	79fb      	ldrb	r3, [r7, #7]
 800a7d6:	429a      	cmp	r2, r3
 800a7d8:	d08d      	beq.n	800a6f6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a7da:	2300      	movs	r3, #0
}
 800a7dc:	4618      	mov	r0, r3
 800a7de:	3710      	adds	r7, #16
 800a7e0:	46bd      	mov	sp, r7
 800a7e2:	bd80      	pop	{r7, pc}

0800a7e4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a7e4:	b480      	push	{r7}
 800a7e6:	b083      	sub	sp, #12
 800a7e8:	af00      	add	r7, sp, #0
 800a7ea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	681a      	ldr	r2, [r3, #0]
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800a7fa:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	689b      	ldr	r3, [r3, #8]
 800a802:	687a      	ldr	r2, [r7, #4]
 800a804:	6812      	ldr	r2, [r2, #0]
 800a806:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a80a:	f023 0301 	bic.w	r3, r3, #1
 800a80e:	6093      	str	r3, [r2, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	2220      	movs	r2, #32
 800a814:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	2200      	movs	r2, #0
 800a81c:	66da      	str	r2, [r3, #108]	; 0x6c
}
 800a81e:	bf00      	nop
 800a820:	370c      	adds	r7, #12
 800a822:	46bd      	mov	sp, r7
 800a824:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a828:	4770      	bx	lr

0800a82a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a82a:	b580      	push	{r7, lr}
 800a82c:	b084      	sub	sp, #16
 800a82e:	af00      	add	r7, sp, #0
 800a830:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a836:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	2200      	movs	r2, #0
 800a83c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	2200      	movs	r2, #0
 800a844:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a848:	68f8      	ldr	r0, [r7, #12]
 800a84a:	f7fe fdf3 	bl	8009434 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a84e:	bf00      	nop
 800a850:	3710      	adds	r7, #16
 800a852:	46bd      	mov	sp, r7
 800a854:	bd80      	pop	{r7, pc}

0800a856 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a856:	b580      	push	{r7, lr}
 800a858:	b082      	sub	sp, #8
 800a85a:	af00      	add	r7, sp, #0
 800a85c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	681a      	ldr	r2, [r3, #0]
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a86c:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	2220      	movs	r2, #32
 800a872:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	2200      	movs	r2, #0
 800a87a:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a87c:	6878      	ldr	r0, [r7, #4]
 800a87e:	f7f6 fd55 	bl	800132c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a882:	bf00      	nop
 800a884:	3708      	adds	r7, #8
 800a886:	46bd      	mov	sp, r7
 800a888:	bd80      	pop	{r7, pc}

0800a88a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a88a:	b480      	push	{r7}
 800a88c:	b083      	sub	sp, #12
 800a88e:	af00      	add	r7, sp, #0
 800a890:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a892:	bf00      	nop
 800a894:	370c      	adds	r7, #12
 800a896:	46bd      	mov	sp, r7
 800a898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a89c:	4770      	bx	lr

0800a89e <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a89e:	b480      	push	{r7}
 800a8a0:	b083      	sub	sp, #12
 800a8a2:	af00      	add	r7, sp, #0
 800a8a4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a8a6:	bf00      	nop
 800a8a8:	370c      	adds	r7, #12
 800a8aa:	46bd      	mov	sp, r7
 800a8ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b0:	4770      	bx	lr

0800a8b2 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a8b2:	b480      	push	{r7}
 800a8b4:	b083      	sub	sp, #12
 800a8b6:	af00      	add	r7, sp, #0
 800a8b8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a8ba:	bf00      	nop
 800a8bc:	370c      	adds	r7, #12
 800a8be:	46bd      	mov	sp, r7
 800a8c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c4:	4770      	bx	lr

0800a8c6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a8c6:	b480      	push	{r7}
 800a8c8:	b085      	sub	sp, #20
 800a8ca:	af00      	add	r7, sp, #0
 800a8cc:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800a8d4:	2b01      	cmp	r3, #1
 800a8d6:	d101      	bne.n	800a8dc <HAL_UARTEx_DisableFifoMode+0x16>
 800a8d8:	2302      	movs	r3, #2
 800a8da:	e027      	b.n	800a92c <HAL_UARTEx_DisableFifoMode+0x66>
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	2201      	movs	r2, #1
 800a8e0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	2224      	movs	r2, #36	; 0x24
 800a8e8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	681a      	ldr	r2, [r3, #0]
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	f022 0201 	bic.w	r2, r2, #1
 800a902:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a904:	68fb      	ldr	r3, [r7, #12]
 800a906:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800a90a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	2200      	movs	r2, #0
 800a910:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	68fa      	ldr	r2, [r7, #12]
 800a918:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	2220      	movs	r2, #32
 800a91e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	2200      	movs	r2, #0
 800a926:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800a92a:	2300      	movs	r3, #0
}
 800a92c:	4618      	mov	r0, r3
 800a92e:	3714      	adds	r7, #20
 800a930:	46bd      	mov	sp, r7
 800a932:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a936:	4770      	bx	lr

0800a938 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a938:	b580      	push	{r7, lr}
 800a93a:	b084      	sub	sp, #16
 800a93c:	af00      	add	r7, sp, #0
 800a93e:	6078      	str	r0, [r7, #4]
 800a940:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800a948:	2b01      	cmp	r3, #1
 800a94a:	d101      	bne.n	800a950 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a94c:	2302      	movs	r3, #2
 800a94e:	e02d      	b.n	800a9ac <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	2201      	movs	r2, #1
 800a954:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	2224      	movs	r2, #36	; 0x24
 800a95c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	681b      	ldr	r3, [r3, #0]
 800a966:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	681a      	ldr	r2, [r3, #0]
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	681b      	ldr	r3, [r3, #0]
 800a972:	f022 0201 	bic.w	r2, r2, #1
 800a976:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	689b      	ldr	r3, [r3, #8]
 800a97e:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	683a      	ldr	r2, [r7, #0]
 800a988:	430a      	orrs	r2, r1
 800a98a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a98c:	6878      	ldr	r0, [r7, #4]
 800a98e:	f000 f84f 	bl	800aa30 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	68fa      	ldr	r2, [r7, #12]
 800a998:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	2220      	movs	r2, #32
 800a99e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	2200      	movs	r2, #0
 800a9a6:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800a9aa:	2300      	movs	r3, #0
}
 800a9ac:	4618      	mov	r0, r3
 800a9ae:	3710      	adds	r7, #16
 800a9b0:	46bd      	mov	sp, r7
 800a9b2:	bd80      	pop	{r7, pc}

0800a9b4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a9b4:	b580      	push	{r7, lr}
 800a9b6:	b084      	sub	sp, #16
 800a9b8:	af00      	add	r7, sp, #0
 800a9ba:	6078      	str	r0, [r7, #4]
 800a9bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800a9c4:	2b01      	cmp	r3, #1
 800a9c6:	d101      	bne.n	800a9cc <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a9c8:	2302      	movs	r3, #2
 800a9ca:	e02d      	b.n	800aa28 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	2201      	movs	r2, #1
 800a9d0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	2224      	movs	r2, #36	; 0x24
 800a9d8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	681a      	ldr	r2, [r3, #0]
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	f022 0201 	bic.w	r2, r2, #1
 800a9f2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	681b      	ldr	r3, [r3, #0]
 800a9f8:	689b      	ldr	r3, [r3, #8]
 800a9fa:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	683a      	ldr	r2, [r7, #0]
 800aa04:	430a      	orrs	r2, r1
 800aa06:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800aa08:	6878      	ldr	r0, [r7, #4]
 800aa0a:	f000 f811 	bl	800aa30 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	68fa      	ldr	r2, [r7, #12]
 800aa14:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	2220      	movs	r2, #32
 800aa1a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	2200      	movs	r2, #0
 800aa22:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800aa26:	2300      	movs	r3, #0
}
 800aa28:	4618      	mov	r0, r3
 800aa2a:	3710      	adds	r7, #16
 800aa2c:	46bd      	mov	sp, r7
 800aa2e:	bd80      	pop	{r7, pc}

0800aa30 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800aa30:	b480      	push	{r7}
 800aa32:	b089      	sub	sp, #36	; 0x24
 800aa34:	af00      	add	r7, sp, #0
 800aa36:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 800aa38:	4a2f      	ldr	r2, [pc, #188]	; (800aaf8 <UARTEx_SetNbDataToProcess+0xc8>)
 800aa3a:	f107 0314 	add.w	r3, r7, #20
 800aa3e:	e892 0003 	ldmia.w	r2, {r0, r1}
 800aa42:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 800aa46:	4a2d      	ldr	r2, [pc, #180]	; (800aafc <UARTEx_SetNbDataToProcess+0xcc>)
 800aa48:	f107 030c 	add.w	r3, r7, #12
 800aa4c:	e892 0003 	ldmia.w	r2, {r0, r1}
 800aa50:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d108      	bne.n	800aa6e <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	2201      	movs	r2, #1
 800aa60:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	2201      	movs	r2, #1
 800aa68:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800aa6c:	e03d      	b.n	800aaea <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800aa6e:	2308      	movs	r3, #8
 800aa70:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800aa72:	2308      	movs	r3, #8
 800aa74:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	689b      	ldr	r3, [r3, #8]
 800aa7c:	0e5b      	lsrs	r3, r3, #25
 800aa7e:	b2db      	uxtb	r3, r3
 800aa80:	f003 0307 	and.w	r3, r3, #7
 800aa84:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	689b      	ldr	r3, [r3, #8]
 800aa8c:	0f5b      	lsrs	r3, r3, #29
 800aa8e:	b2db      	uxtb	r3, r3
 800aa90:	f003 0307 	and.w	r3, r3, #7
 800aa94:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 800aa96:	7fbb      	ldrb	r3, [r7, #30]
 800aa98:	7f3a      	ldrb	r2, [r7, #28]
 800aa9a:	f107 0120 	add.w	r1, r7, #32
 800aa9e:	440a      	add	r2, r1
 800aaa0:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800aaa4:	fb02 f303 	mul.w	r3, r2, r3
 800aaa8:	7f3a      	ldrb	r2, [r7, #28]
 800aaaa:	f107 0120 	add.w	r1, r7, #32
 800aaae:	440a      	add	r2, r1
 800aab0:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 800aab4:	fb93 f3f2 	sdiv	r3, r3, r2
 800aab8:	b29a      	uxth	r2, r3
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 800aac0:	7ffb      	ldrb	r3, [r7, #31]
 800aac2:	7f7a      	ldrb	r2, [r7, #29]
 800aac4:	f107 0120 	add.w	r1, r7, #32
 800aac8:	440a      	add	r2, r1
 800aaca:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800aace:	fb02 f303 	mul.w	r3, r2, r3
 800aad2:	7f7a      	ldrb	r2, [r7, #29]
 800aad4:	f107 0120 	add.w	r1, r7, #32
 800aad8:	440a      	add	r2, r1
 800aada:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 800aade:	fb93 f3f2 	sdiv	r3, r3, r2
 800aae2:	b29a      	uxth	r2, r3
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800aaea:	bf00      	nop
 800aaec:	3724      	adds	r7, #36	; 0x24
 800aaee:	46bd      	mov	sp, r7
 800aaf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaf4:	4770      	bx	lr
 800aaf6:	bf00      	nop
 800aaf8:	0800ddb0 	.word	0x0800ddb0
 800aafc:	0800ddb8 	.word	0x0800ddb8

0800ab00 <MX_MEMS_Init>:
#include "iks01a2_motion_sensors.h"

extern IKS01A2_MOTION_SENSOR_Axes_t accelero_val;

void MX_MEMS_Init(void)
{
 800ab00:	b580      	push	{r7, lr}
 800ab02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SV */ 
  IKS01A2_MOTION_SENSOR_Init(IKS01A2_LSM6DSL_0, MOTION_ACCELERO);
 800ab04:	2102      	movs	r1, #2
 800ab06:	2000      	movs	r0, #0
 800ab08:	f7fa f9ac 	bl	8004e64 <IKS01A2_MOTION_SENSOR_Init>
  IKS01A2_MOTION_SENSOR_Enable(IKS01A2_LSM6DSL_0, MOTION_ACCELERO);
 800ab0c:	2102      	movs	r1, #2
 800ab0e:	2000      	movs	r0, #0
 800ab10:	f7fa fa9e 	bl	8005050 <IKS01A2_MOTION_SENSOR_Enable>
  /* Initialize the peripherals and the MEMS components */

  /* USER CODE BEGIN MEMS_Init_PostTreatment */
  
  /* USER CODE END MEMS_Init_PostTreatment */
}
 800ab14:	bf00      	nop
 800ab16:	bd80      	pop	{r7, pc}

0800ab18 <MX_MEMS_Process>:
/*
 * LM background task
 */
void MX_MEMS_Process(void)
{
 800ab18:	b580      	push	{r7, lr}
 800ab1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MEMS_Process_PreTreatment */
  IKS01A2_MOTION_SENSOR_GetAxes(IKS01A2_LSM6DSL_0, MOTION_ACCELERO, &accelero_val);
 800ab1c:	4a03      	ldr	r2, [pc, #12]	; (800ab2c <MX_MEMS_Process+0x14>)
 800ab1e:	2102      	movs	r1, #2
 800ab20:	2000      	movs	r0, #0
 800ab22:	f7fa fad7 	bl	80050d4 <IKS01A2_MOTION_SENSOR_GetAxes>
  /* USER CODE END MEMS_Process_PreTreatment */

  /* USER CODE BEGIN MEMS_Process_PostTreatment */
  
  /* USER CODE END MEMS_Process_PostTreatment */
}
 800ab26:	bf00      	nop
 800ab28:	bd80      	pop	{r7, pc}
 800ab2a:	bf00      	nop
 800ab2c:	20000338 	.word	0x20000338

0800ab30 <aci_gap_set_non_discoverable>:
 */

#include "ble_gap_aci.h"

tBleStatus aci_gap_set_non_discoverable(void)
{
 800ab30:	b580      	push	{r7, lr}
 800ab32:	b088      	sub	sp, #32
 800ab34:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800ab36:	2300      	movs	r3, #0
 800ab38:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet(&rq, 0, sizeof(rq));
 800ab3a:	f107 0308 	add.w	r3, r7, #8
 800ab3e:	2218      	movs	r2, #24
 800ab40:	2100      	movs	r1, #0
 800ab42:	4618      	mov	r0, r3
 800ab44:	f000 ff98 	bl	800ba78 <Osal_MemSet>
  rq.ogf = 0x3f;
 800ab48:	233f      	movs	r3, #63	; 0x3f
 800ab4a:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x081;
 800ab4c:	2381      	movs	r3, #129	; 0x81
 800ab4e:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800ab50:	1dfb      	adds	r3, r7, #7
 800ab52:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800ab54:	2301      	movs	r3, #1
 800ab56:	61fb      	str	r3, [r7, #28]
  if (hci_send_req(&rq, FALSE) < 0)
 800ab58:	f107 0308 	add.w	r3, r7, #8
 800ab5c:	2100      	movs	r1, #0
 800ab5e:	4618      	mov	r0, r3
 800ab60:	f001 fb58 	bl	800c214 <hci_send_req>
 800ab64:	4603      	mov	r3, r0
 800ab66:	2b00      	cmp	r3, #0
 800ab68:	da01      	bge.n	800ab6e <aci_gap_set_non_discoverable+0x3e>
    return BLE_STATUS_TIMEOUT;
 800ab6a:	23ff      	movs	r3, #255	; 0xff
 800ab6c:	e005      	b.n	800ab7a <aci_gap_set_non_discoverable+0x4a>
  if (status) 
 800ab6e:	79fb      	ldrb	r3, [r7, #7]
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	d001      	beq.n	800ab78 <aci_gap_set_non_discoverable+0x48>
  {
    return status;
 800ab74:	79fb      	ldrb	r3, [r7, #7]
 800ab76:	e000      	b.n	800ab7a <aci_gap_set_non_discoverable+0x4a>
  }
  return BLE_STATUS_SUCCESS;
 800ab78:	2300      	movs	r3, #0
}
 800ab7a:	4618      	mov	r0, r3
 800ab7c:	3720      	adds	r7, #32
 800ab7e:	46bd      	mov	sp, r7
 800ab80:	bd80      	pop	{r7, pc}

0800ab82 <aci_gap_set_discoverable>:
                                    uint8_t Local_Name[],
                                    uint8_t Service_Uuid_length,
                                    uint8_t Service_Uuid_List[],
                                    uint16_t Slave_Conn_Interval_Min,
                                    uint16_t Slave_Conn_Interval_Max)
{
 800ab82:	b5b0      	push	{r4, r5, r7, lr}
 800ab84:	b0ce      	sub	sp, #312	; 0x138
 800ab86:	af00      	add	r7, sp, #0
 800ab88:	4605      	mov	r5, r0
 800ab8a:	460c      	mov	r4, r1
 800ab8c:	4610      	mov	r0, r2
 800ab8e:	4619      	mov	r1, r3
 800ab90:	1dfb      	adds	r3, r7, #7
 800ab92:	462a      	mov	r2, r5
 800ab94:	701a      	strb	r2, [r3, #0]
 800ab96:	1d3b      	adds	r3, r7, #4
 800ab98:	4622      	mov	r2, r4
 800ab9a:	801a      	strh	r2, [r3, #0]
 800ab9c:	1cbb      	adds	r3, r7, #2
 800ab9e:	4602      	mov	r2, r0
 800aba0:	801a      	strh	r2, [r3, #0]
 800aba2:	1dbb      	adds	r3, r7, #6
 800aba4:	460a      	mov	r2, r1
 800aba6:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
 800aba8:	f107 0310 	add.w	r3, r7, #16
 800abac:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 800abb0:	f897 314c 	ldrb.w	r3, [r7, #332]	; 0x14c
 800abb4:	3308      	adds	r3, #8
 800abb6:	f107 0210 	add.w	r2, r7, #16
 800abba:	4413      	add	r3, r2
 800abbc:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 800abc0:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 800abc4:	f897 3154 	ldrb.w	r3, [r7, #340]	; 0x154
 800abc8:	4413      	add	r3, r2
 800abca:	3309      	adds	r3, #9
 800abcc:	f107 0210 	add.w	r2, r7, #16
 800abd0:	4413      	add	r3, r2
 800abd2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800abd6:	f107 030f 	add.w	r3, r7, #15
 800abda:	2200      	movs	r2, #0
 800abdc:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800abde:	2300      	movs	r3, #0
 800abe0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Advertising_Type = htob(Advertising_Type, 1);
 800abe4:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800abe8:	1dfa      	adds	r2, r7, #7
 800abea:	7812      	ldrb	r2, [r2, #0]
 800abec:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800abee:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800abf2:	3301      	adds	r3, #1
 800abf4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Advertising_Interval_Min = htob(Advertising_Interval_Min, 2);
 800abf8:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800abfc:	1d3a      	adds	r2, r7, #4
 800abfe:	8812      	ldrh	r2, [r2, #0]
 800ac00:	f8a3 2001 	strh.w	r2, [r3, #1]
  index_input += 2;
 800ac04:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ac08:	3302      	adds	r3, #2
 800ac0a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Advertising_Interval_Max = htob(Advertising_Interval_Max, 2);
 800ac0e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800ac12:	1cba      	adds	r2, r7, #2
 800ac14:	8812      	ldrh	r2, [r2, #0]
 800ac16:	f8a3 2003 	strh.w	r2, [r3, #3]
  index_input += 2;
 800ac1a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ac1e:	3302      	adds	r3, #2
 800ac20:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Own_Address_Type = htob(Own_Address_Type, 1);
 800ac24:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800ac28:	1dba      	adds	r2, r7, #6
 800ac2a:	7812      	ldrb	r2, [r2, #0]
 800ac2c:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800ac2e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ac32:	3301      	adds	r3, #1
 800ac34:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Advertising_Filter_Policy = htob(Advertising_Filter_Policy, 1);
 800ac38:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800ac3c:	f897 2148 	ldrb.w	r2, [r7, #328]	; 0x148
 800ac40:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800ac42:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ac46:	3301      	adds	r3, #1
 800ac48:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Local_Name_Length = htob(Local_Name_Length, 1);
 800ac4c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800ac50:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 800ac54:	71da      	strb	r2, [r3, #7]
  index_input += 1;
 800ac56:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ac5a:	3301      	adds	r3, #1
 800ac5c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  /* var_len_data input */
  {
    Osal_MemCpy((void *) &cp0->Local_Name, (const void *) Local_Name, Local_Name_Length);
 800ac60:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800ac64:	3308      	adds	r3, #8
 800ac66:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 800ac6a:	f8d7 1150 	ldr.w	r1, [r7, #336]	; 0x150
 800ac6e:	4618      	mov	r0, r3
 800ac70:	f000 fef2 	bl	800ba58 <Osal_MemCpy>
    index_input += Local_Name_Length;
 800ac74:	f897 314c 	ldrb.w	r3, [r7, #332]	; 0x14c
 800ac78:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 800ac7c:	4413      	add	r3, r2
 800ac7e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp1->Service_Uuid_length = htob(Service_Uuid_length, 1);
 800ac82:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800ac86:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 800ac8a:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800ac8c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ac90:	3301      	adds	r3, #1
 800ac92:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    Osal_MemCpy((void *) &cp1->Service_Uuid_List, (const void *) Service_Uuid_List, Service_Uuid_length);
 800ac96:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800ac9a:	3301      	adds	r3, #1
 800ac9c:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 800aca0:	f8d7 1158 	ldr.w	r1, [r7, #344]	; 0x158
 800aca4:	4618      	mov	r0, r3
 800aca6:	f000 fed7 	bl	800ba58 <Osal_MemCpy>
    index_input += Service_Uuid_length;
 800acaa:	f897 3154 	ldrb.w	r3, [r7, #340]	; 0x154
 800acae:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 800acb2:	4413      	add	r3, r2
 800acb4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp2->Slave_Conn_Interval_Min = htob(Slave_Conn_Interval_Min, 2);
 800acb8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800acbc:	f8b7 215c 	ldrh.w	r2, [r7, #348]	; 0x15c
 800acc0:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 800acc2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800acc6:	3302      	adds	r3, #2
 800acc8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp2->Slave_Conn_Interval_Max = htob(Slave_Conn_Interval_Max, 2);
 800accc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800acd0:	f8b7 2160 	ldrh.w	r2, [r7, #352]	; 0x160
 800acd4:	805a      	strh	r2, [r3, #2]
    }
    index_input += 2;
 800acd6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800acda:	3302      	adds	r3, #2
 800acdc:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  }
  Osal_MemSet(&rq, 0, sizeof(rq));
 800ace0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800ace4:	2218      	movs	r2, #24
 800ace6:	2100      	movs	r1, #0
 800ace8:	4618      	mov	r0, r3
 800acea:	f000 fec5 	bl	800ba78 <Osal_MemSet>
  rq.ogf = 0x3f;
 800acee:	233f      	movs	r3, #63	; 0x3f
 800acf0:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x083;
 800acf4:	2383      	movs	r3, #131	; 0x83
 800acf6:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800acfa:	f107 0310 	add.w	r3, r7, #16
 800acfe:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800ad02:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ad06:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800ad0a:	f107 030f 	add.w	r3, r7, #15
 800ad0e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800ad12:	2301      	movs	r3, #1
 800ad14:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800ad18:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800ad1c:	2100      	movs	r1, #0
 800ad1e:	4618      	mov	r0, r3
 800ad20:	f001 fa78 	bl	800c214 <hci_send_req>
 800ad24:	4603      	mov	r3, r0
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	da01      	bge.n	800ad2e <aci_gap_set_discoverable+0x1ac>
    return BLE_STATUS_TIMEOUT;
 800ad2a:	23ff      	movs	r3, #255	; 0xff
 800ad2c:	e009      	b.n	800ad42 <aci_gap_set_discoverable+0x1c0>
  if (status) 
 800ad2e:	f107 030f 	add.w	r3, r7, #15
 800ad32:	781b      	ldrb	r3, [r3, #0]
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	d003      	beq.n	800ad40 <aci_gap_set_discoverable+0x1be>
  {
    return status;
 800ad38:	f107 030f 	add.w	r3, r7, #15
 800ad3c:	781b      	ldrb	r3, [r3, #0]
 800ad3e:	e000      	b.n	800ad42 <aci_gap_set_discoverable+0x1c0>
  }
  return BLE_STATUS_SUCCESS;
 800ad40:	2300      	movs	r3, #0
}
 800ad42:	4618      	mov	r0, r3
 800ad44:	f507 779c 	add.w	r7, r7, #312	; 0x138
 800ad48:	46bd      	mov	sp, r7
 800ad4a:	bdb0      	pop	{r4, r5, r7, pc}

0800ad4c <aci_gap_set_io_capability>:
  }
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_gap_set_io_capability(uint8_t IO_Capability)
{
 800ad4c:	b580      	push	{r7, lr}
 800ad4e:	b0cc      	sub	sp, #304	; 0x130
 800ad50:	af00      	add	r7, sp, #0
 800ad52:	4602      	mov	r2, r0
 800ad54:	1dfb      	adds	r3, r7, #7
 800ad56:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_io_capability_cp0 *cp0 = (aci_gap_set_io_capability_cp0*)(cmd_buffer);
 800ad58:	f107 0310 	add.w	r3, r7, #16
 800ad5c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800ad60:	f107 030f 	add.w	r3, r7, #15
 800ad64:	2200      	movs	r2, #0
 800ad66:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800ad68:	2300      	movs	r3, #0
 800ad6a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->IO_Capability = htob(IO_Capability, 1);
 800ad6e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ad72:	1dfa      	adds	r2, r7, #7
 800ad74:	7812      	ldrb	r2, [r2, #0]
 800ad76:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800ad78:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ad7c:	3301      	adds	r3, #1
 800ad7e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet(&rq, 0, sizeof(rq));
 800ad82:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800ad86:	2218      	movs	r2, #24
 800ad88:	2100      	movs	r1, #0
 800ad8a:	4618      	mov	r0, r3
 800ad8c:	f000 fe74 	bl	800ba78 <Osal_MemSet>
  rq.ogf = 0x3f;
 800ad90:	233f      	movs	r3, #63	; 0x3f
 800ad92:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x085;
 800ad96:	2385      	movs	r3, #133	; 0x85
 800ad98:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800ad9c:	f107 0310 	add.w	r3, r7, #16
 800ada0:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800ada4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ada8:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800adac:	f107 030f 	add.w	r3, r7, #15
 800adb0:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800adb4:	2301      	movs	r3, #1
 800adb6:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800adba:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800adbe:	2100      	movs	r1, #0
 800adc0:	4618      	mov	r0, r3
 800adc2:	f001 fa27 	bl	800c214 <hci_send_req>
 800adc6:	4603      	mov	r3, r0
 800adc8:	2b00      	cmp	r3, #0
 800adca:	da01      	bge.n	800add0 <aci_gap_set_io_capability+0x84>
    return BLE_STATUS_TIMEOUT;
 800adcc:	23ff      	movs	r3, #255	; 0xff
 800adce:	e009      	b.n	800ade4 <aci_gap_set_io_capability+0x98>
  if (status) 
 800add0:	f107 030f 	add.w	r3, r7, #15
 800add4:	781b      	ldrb	r3, [r3, #0]
 800add6:	2b00      	cmp	r3, #0
 800add8:	d003      	beq.n	800ade2 <aci_gap_set_io_capability+0x96>
  {
    return status;
 800adda:	f107 030f 	add.w	r3, r7, #15
 800adde:	781b      	ldrb	r3, [r3, #0]
 800ade0:	e000      	b.n	800ade4 <aci_gap_set_io_capability+0x98>
  }
  return BLE_STATUS_SUCCESS;
 800ade2:	2300      	movs	r3, #0
}
 800ade4:	4618      	mov	r0, r3
 800ade6:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800adea:	46bd      	mov	sp, r7
 800adec:	bd80      	pop	{r7, pc}

0800adee <aci_gap_set_authentication_requirement>:
                                                  uint8_t Min_Encryption_Key_Size,
                                                  uint8_t Max_Encryption_Key_Size,
                                                  uint8_t Use_Fixed_Pin,
                                                  uint32_t Fixed_Pin,
                                                  uint8_t Identity_Address_Type)
{
 800adee:	b5b0      	push	{r4, r5, r7, lr}
 800adf0:	b0cc      	sub	sp, #304	; 0x130
 800adf2:	af00      	add	r7, sp, #0
 800adf4:	4605      	mov	r5, r0
 800adf6:	460c      	mov	r4, r1
 800adf8:	4610      	mov	r0, r2
 800adfa:	4619      	mov	r1, r3
 800adfc:	1dfb      	adds	r3, r7, #7
 800adfe:	462a      	mov	r2, r5
 800ae00:	701a      	strb	r2, [r3, #0]
 800ae02:	1dbb      	adds	r3, r7, #6
 800ae04:	4622      	mov	r2, r4
 800ae06:	701a      	strb	r2, [r3, #0]
 800ae08:	1d7b      	adds	r3, r7, #5
 800ae0a:	4602      	mov	r2, r0
 800ae0c:	701a      	strb	r2, [r3, #0]
 800ae0e:	1d3b      	adds	r3, r7, #4
 800ae10:	460a      	mov	r2, r1
 800ae12:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_authentication_requirement_cp0 *cp0 = (aci_gap_set_authentication_requirement_cp0*)(cmd_buffer);
 800ae14:	f107 0310 	add.w	r3, r7, #16
 800ae18:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800ae1c:	f107 030f 	add.w	r3, r7, #15
 800ae20:	2200      	movs	r2, #0
 800ae22:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800ae24:	2300      	movs	r3, #0
 800ae26:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Bonding_Mode = htob(Bonding_Mode, 1);
 800ae2a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ae2e:	1dfa      	adds	r2, r7, #7
 800ae30:	7812      	ldrb	r2, [r2, #0]
 800ae32:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800ae34:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ae38:	3301      	adds	r3, #1
 800ae3a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->MITM_Mode = htob(MITM_Mode, 1);
 800ae3e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ae42:	1dba      	adds	r2, r7, #6
 800ae44:	7812      	ldrb	r2, [r2, #0]
 800ae46:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800ae48:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ae4c:	3301      	adds	r3, #1
 800ae4e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->SC_Support = htob(SC_Support, 1);
 800ae52:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ae56:	1d7a      	adds	r2, r7, #5
 800ae58:	7812      	ldrb	r2, [r2, #0]
 800ae5a:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800ae5c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ae60:	3301      	adds	r3, #1
 800ae62:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->KeyPress_Notification_Support = htob(KeyPress_Notification_Support, 1);
 800ae66:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ae6a:	1d3a      	adds	r2, r7, #4
 800ae6c:	7812      	ldrb	r2, [r2, #0]
 800ae6e:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 800ae70:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ae74:	3301      	adds	r3, #1
 800ae76:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Min_Encryption_Key_Size = htob(Min_Encryption_Key_Size, 1);
 800ae7a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ae7e:	f897 2140 	ldrb.w	r2, [r7, #320]	; 0x140
 800ae82:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800ae84:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ae88:	3301      	adds	r3, #1
 800ae8a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Max_Encryption_Key_Size = htob(Max_Encryption_Key_Size, 1);
 800ae8e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ae92:	f897 2144 	ldrb.w	r2, [r7, #324]	; 0x144
 800ae96:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800ae98:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ae9c:	3301      	adds	r3, #1
 800ae9e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Use_Fixed_Pin = htob(Use_Fixed_Pin, 1);
 800aea2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800aea6:	f897 2148 	ldrb.w	r2, [r7, #328]	; 0x148
 800aeaa:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800aeac:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800aeb0:	3301      	adds	r3, #1
 800aeb2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Fixed_Pin = htob(Fixed_Pin, 4);
 800aeb6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800aeba:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 800aebe:	f8c3 2007 	str.w	r2, [r3, #7]
  index_input += 4;
 800aec2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800aec6:	3304      	adds	r3, #4
 800aec8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Identity_Address_Type = htob(Identity_Address_Type, 1);
 800aecc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800aed0:	f897 2150 	ldrb.w	r2, [r7, #336]	; 0x150
 800aed4:	72da      	strb	r2, [r3, #11]
  index_input += 1;
 800aed6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800aeda:	3301      	adds	r3, #1
 800aedc:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet(&rq, 0, sizeof(rq));
 800aee0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800aee4:	2218      	movs	r2, #24
 800aee6:	2100      	movs	r1, #0
 800aee8:	4618      	mov	r0, r3
 800aeea:	f000 fdc5 	bl	800ba78 <Osal_MemSet>
  rq.ogf = 0x3f;
 800aeee:	233f      	movs	r3, #63	; 0x3f
 800aef0:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x086;
 800aef4:	2386      	movs	r3, #134	; 0x86
 800aef6:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800aefa:	f107 0310 	add.w	r3, r7, #16
 800aefe:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800af02:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800af06:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800af0a:	f107 030f 	add.w	r3, r7, #15
 800af0e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800af12:	2301      	movs	r3, #1
 800af14:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800af18:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800af1c:	2100      	movs	r1, #0
 800af1e:	4618      	mov	r0, r3
 800af20:	f001 f978 	bl	800c214 <hci_send_req>
 800af24:	4603      	mov	r3, r0
 800af26:	2b00      	cmp	r3, #0
 800af28:	da01      	bge.n	800af2e <aci_gap_set_authentication_requirement+0x140>
    return BLE_STATUS_TIMEOUT;
 800af2a:	23ff      	movs	r3, #255	; 0xff
 800af2c:	e009      	b.n	800af42 <aci_gap_set_authentication_requirement+0x154>
  if (status) 
 800af2e:	f107 030f 	add.w	r3, r7, #15
 800af32:	781b      	ldrb	r3, [r3, #0]
 800af34:	2b00      	cmp	r3, #0
 800af36:	d003      	beq.n	800af40 <aci_gap_set_authentication_requirement+0x152>
  {
    return status;
 800af38:	f107 030f 	add.w	r3, r7, #15
 800af3c:	781b      	ldrb	r3, [r3, #0]
 800af3e:	e000      	b.n	800af42 <aci_gap_set_authentication_requirement+0x154>
  }
  return BLE_STATUS_SUCCESS;
 800af40:	2300      	movs	r3, #0
}
 800af42:	4618      	mov	r0, r3
 800af44:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800af48:	46bd      	mov	sp, r7
 800af4a:	bdb0      	pop	{r4, r5, r7, pc}

0800af4c <aci_gap_init>:
                        uint8_t privacy_enabled,
                        uint8_t device_name_char_len,
                        uint16_t *Service_Handle,
                        uint16_t *Dev_Name_Char_Handle,
                        uint16_t *Appearance_Char_Handle)
{
 800af4c:	b590      	push	{r4, r7, lr}
 800af4e:	b0cd      	sub	sp, #308	; 0x134
 800af50:	af00      	add	r7, sp, #0
 800af52:	4604      	mov	r4, r0
 800af54:	4608      	mov	r0, r1
 800af56:	4611      	mov	r1, r2
 800af58:	463a      	mov	r2, r7
 800af5a:	6013      	str	r3, [r2, #0]
 800af5c:	1dfb      	adds	r3, r7, #7
 800af5e:	4622      	mov	r2, r4
 800af60:	701a      	strb	r2, [r3, #0]
 800af62:	1dbb      	adds	r3, r7, #6
 800af64:	4602      	mov	r2, r0
 800af66:	701a      	strb	r2, [r3, #0]
 800af68:	1d7b      	adds	r3, r7, #5
 800af6a:	460a      	mov	r2, r1
 800af6c:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 800af6e:	f107 0310 	add.w	r3, r7, #16
 800af72:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  aci_gap_init_rp0 resp;
  Osal_MemSet(&resp, 0, sizeof(resp));
 800af76:	f107 0308 	add.w	r3, r7, #8
 800af7a:	2207      	movs	r2, #7
 800af7c:	2100      	movs	r1, #0
 800af7e:	4618      	mov	r0, r3
 800af80:	f000 fd7a 	bl	800ba78 <Osal_MemSet>
  int index_input = 0;
 800af84:	2300      	movs	r3, #0
 800af86:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Role = htob(Role, 1);
 800af8a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800af8e:	1dfa      	adds	r2, r7, #7
 800af90:	7812      	ldrb	r2, [r2, #0]
 800af92:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800af94:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800af98:	3301      	adds	r3, #1
 800af9a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->privacy_enabled = htob(privacy_enabled, 1);
 800af9e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800afa2:	1dba      	adds	r2, r7, #6
 800afa4:	7812      	ldrb	r2, [r2, #0]
 800afa6:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800afa8:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800afac:	3301      	adds	r3, #1
 800afae:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->device_name_char_len = htob(device_name_char_len, 1);
 800afb2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800afb6:	1d7a      	adds	r2, r7, #5
 800afb8:	7812      	ldrb	r2, [r2, #0]
 800afba:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800afbc:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800afc0:	3301      	adds	r3, #1
 800afc2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet(&rq, 0, sizeof(rq));
 800afc6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800afca:	2218      	movs	r2, #24
 800afcc:	2100      	movs	r1, #0
 800afce:	4618      	mov	r0, r3
 800afd0:	f000 fd52 	bl	800ba78 <Osal_MemSet>
  rq.ogf = 0x3f;
 800afd4:	233f      	movs	r3, #63	; 0x3f
 800afd6:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x08a;
 800afda:	238a      	movs	r3, #138	; 0x8a
 800afdc:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800afe0:	f107 0310 	add.w	r3, r7, #16
 800afe4:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800afe8:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800afec:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &resp;
 800aff0:	f107 0308 	add.w	r3, r7, #8
 800aff4:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = sizeof(resp);
 800aff8:	2307      	movs	r3, #7
 800affa:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800affe:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b002:	2100      	movs	r1, #0
 800b004:	4618      	mov	r0, r3
 800b006:	f001 f905 	bl	800c214 <hci_send_req>
 800b00a:	4603      	mov	r3, r0
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	da01      	bge.n	800b014 <aci_gap_init+0xc8>
    return BLE_STATUS_TIMEOUT;
 800b010:	23ff      	movs	r3, #255	; 0xff
 800b012:	e021      	b.n	800b058 <aci_gap_init+0x10c>
  if (resp.Status) 
 800b014:	f107 0308 	add.w	r3, r7, #8
 800b018:	781b      	ldrb	r3, [r3, #0]
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d003      	beq.n	800b026 <aci_gap_init+0xda>
  {
    return resp.Status;
 800b01e:	f107 0308 	add.w	r3, r7, #8
 800b022:	781b      	ldrb	r3, [r3, #0]
 800b024:	e018      	b.n	800b058 <aci_gap_init+0x10c>
  }
  *Service_Handle = btoh(resp.Service_Handle, 2);
 800b026:	f107 0308 	add.w	r3, r7, #8
 800b02a:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800b02e:	b29a      	uxth	r2, r3
 800b030:	463b      	mov	r3, r7
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = btoh(resp.Dev_Name_Char_Handle, 2);
 800b036:	f107 0308 	add.w	r3, r7, #8
 800b03a:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800b03e:	b29a      	uxth	r2, r3
 800b040:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 800b044:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = btoh(resp.Appearance_Char_Handle, 2);
 800b046:	f107 0308 	add.w	r3, r7, #8
 800b04a:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800b04e:	b29a      	uxth	r2, r3
 800b050:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800b054:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800b056:	2300      	movs	r3, #0
}
 800b058:	4618      	mov	r0, r3
 800b05a:	f507 779a 	add.w	r7, r7, #308	; 0x134
 800b05e:	46bd      	mov	sp, r7
 800b060:	bd90      	pop	{r4, r7, pc}

0800b062 <aci_gap_update_adv_data>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_gap_update_adv_data(uint8_t AdvDataLen,
                                   uint8_t AdvData[])
{
 800b062:	b580      	push	{r7, lr}
 800b064:	b0cc      	sub	sp, #304	; 0x130
 800b066:	af00      	add	r7, sp, #0
 800b068:	4602      	mov	r2, r0
 800b06a:	463b      	mov	r3, r7
 800b06c:	6019      	str	r1, [r3, #0]
 800b06e:	1dfb      	adds	r3, r7, #7
 800b070:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_update_adv_data_cp0 *cp0 = (aci_gap_update_adv_data_cp0*)(cmd_buffer);
 800b072:	f107 0310 	add.w	r3, r7, #16
 800b076:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800b07a:	f107 030f 	add.w	r3, r7, #15
 800b07e:	2200      	movs	r2, #0
 800b080:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800b082:	2300      	movs	r3, #0
 800b084:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->AdvDataLen = htob(AdvDataLen, 1);
 800b088:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b08c:	1dfa      	adds	r2, r7, #7
 800b08e:	7812      	ldrb	r2, [r2, #0]
 800b090:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800b092:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b096:	3301      	adds	r3, #1
 800b098:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemCpy((void *) &cp0->AdvData, (const void *) AdvData, AdvDataLen);
 800b09c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b0a0:	1c58      	adds	r0, r3, #1
 800b0a2:	1dfb      	adds	r3, r7, #7
 800b0a4:	781a      	ldrb	r2, [r3, #0]
 800b0a6:	463b      	mov	r3, r7
 800b0a8:	6819      	ldr	r1, [r3, #0]
 800b0aa:	f000 fcd5 	bl	800ba58 <Osal_MemCpy>
  index_input += AdvDataLen;
 800b0ae:	1dfb      	adds	r3, r7, #7
 800b0b0:	781b      	ldrb	r3, [r3, #0]
 800b0b2:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 800b0b6:	4413      	add	r3, r2
 800b0b8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet(&rq, 0, sizeof(rq));
 800b0bc:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b0c0:	2218      	movs	r2, #24
 800b0c2:	2100      	movs	r1, #0
 800b0c4:	4618      	mov	r0, r3
 800b0c6:	f000 fcd7 	bl	800ba78 <Osal_MemSet>
  rq.ogf = 0x3f;
 800b0ca:	233f      	movs	r3, #63	; 0x3f
 800b0cc:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x08e;
 800b0d0:	238e      	movs	r3, #142	; 0x8e
 800b0d2:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800b0d6:	f107 0310 	add.w	r3, r7, #16
 800b0da:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800b0de:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b0e2:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800b0e6:	f107 030f 	add.w	r3, r7, #15
 800b0ea:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800b0ee:	2301      	movs	r3, #1
 800b0f0:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800b0f4:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b0f8:	2100      	movs	r1, #0
 800b0fa:	4618      	mov	r0, r3
 800b0fc:	f001 f88a 	bl	800c214 <hci_send_req>
 800b100:	4603      	mov	r3, r0
 800b102:	2b00      	cmp	r3, #0
 800b104:	da01      	bge.n	800b10a <aci_gap_update_adv_data+0xa8>
    return BLE_STATUS_TIMEOUT;
 800b106:	23ff      	movs	r3, #255	; 0xff
 800b108:	e009      	b.n	800b11e <aci_gap_update_adv_data+0xbc>
  if (status) 
 800b10a:	f107 030f 	add.w	r3, r7, #15
 800b10e:	781b      	ldrb	r3, [r3, #0]
 800b110:	2b00      	cmp	r3, #0
 800b112:	d003      	beq.n	800b11c <aci_gap_update_adv_data+0xba>
  {
    return status;
 800b114:	f107 030f 	add.w	r3, r7, #15
 800b118:	781b      	ldrb	r3, [r3, #0]
 800b11a:	e000      	b.n	800b11e <aci_gap_update_adv_data+0xbc>
  }
  return BLE_STATUS_SUCCESS;
 800b11c:	2300      	movs	r3, #0
}
 800b11e:	4618      	mov	r0, r3
 800b120:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800b124:	46bd      	mov	sp, r7
 800b126:	bd80      	pop	{r7, pc}

0800b128 <aci_gap_configure_whitelist>:
  }
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_gap_configure_whitelist(void)
{
 800b128:	b580      	push	{r7, lr}
 800b12a:	b088      	sub	sp, #32
 800b12c:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800b12e:	2300      	movs	r3, #0
 800b130:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet(&rq, 0, sizeof(rq));
 800b132:	f107 0308 	add.w	r3, r7, #8
 800b136:	2218      	movs	r2, #24
 800b138:	2100      	movs	r1, #0
 800b13a:	4618      	mov	r0, r3
 800b13c:	f000 fc9c 	bl	800ba78 <Osal_MemSet>
  rq.ogf = 0x3f;
 800b140:	233f      	movs	r3, #63	; 0x3f
 800b142:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x092;
 800b144:	2392      	movs	r3, #146	; 0x92
 800b146:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800b148:	1dfb      	adds	r3, r7, #7
 800b14a:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800b14c:	2301      	movs	r3, #1
 800b14e:	61fb      	str	r3, [r7, #28]
  if (hci_send_req(&rq, FALSE) < 0)
 800b150:	f107 0308 	add.w	r3, r7, #8
 800b154:	2100      	movs	r1, #0
 800b156:	4618      	mov	r0, r3
 800b158:	f001 f85c 	bl	800c214 <hci_send_req>
 800b15c:	4603      	mov	r3, r0
 800b15e:	2b00      	cmp	r3, #0
 800b160:	da01      	bge.n	800b166 <aci_gap_configure_whitelist+0x3e>
    return BLE_STATUS_TIMEOUT;
 800b162:	23ff      	movs	r3, #255	; 0xff
 800b164:	e005      	b.n	800b172 <aci_gap_configure_whitelist+0x4a>
  if (status) 
 800b166:	79fb      	ldrb	r3, [r7, #7]
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d001      	beq.n	800b170 <aci_gap_configure_whitelist+0x48>
  {
    return status;
 800b16c:	79fb      	ldrb	r3, [r7, #7]
 800b16e:	e000      	b.n	800b172 <aci_gap_configure_whitelist+0x4a>
  }
  return BLE_STATUS_SUCCESS;
 800b170:	2300      	movs	r3, #0
}
 800b172:	4618      	mov	r0, r3
 800b174:	3720      	adds	r7, #32
 800b176:	46bd      	mov	sp, r7
 800b178:	bd80      	pop	{r7, pc}

0800b17a <aci_gatt_init>:
 */

#include "ble_gatt_aci.h"

tBleStatus aci_gatt_init(void)
{
 800b17a:	b580      	push	{r7, lr}
 800b17c:	b088      	sub	sp, #32
 800b17e:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800b180:	2300      	movs	r3, #0
 800b182:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet(&rq, 0, sizeof(rq));
 800b184:	f107 0308 	add.w	r3, r7, #8
 800b188:	2218      	movs	r2, #24
 800b18a:	2100      	movs	r1, #0
 800b18c:	4618      	mov	r0, r3
 800b18e:	f000 fc73 	bl	800ba78 <Osal_MemSet>
  rq.ogf = 0x3f;
 800b192:	233f      	movs	r3, #63	; 0x3f
 800b194:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 800b196:	f240 1301 	movw	r3, #257	; 0x101
 800b19a:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800b19c:	1dfb      	adds	r3, r7, #7
 800b19e:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800b1a0:	2301      	movs	r3, #1
 800b1a2:	61fb      	str	r3, [r7, #28]
  if (hci_send_req(&rq, FALSE) < 0)
 800b1a4:	f107 0308 	add.w	r3, r7, #8
 800b1a8:	2100      	movs	r1, #0
 800b1aa:	4618      	mov	r0, r3
 800b1ac:	f001 f832 	bl	800c214 <hci_send_req>
 800b1b0:	4603      	mov	r3, r0
 800b1b2:	2b00      	cmp	r3, #0
 800b1b4:	da01      	bge.n	800b1ba <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 800b1b6:	23ff      	movs	r3, #255	; 0xff
 800b1b8:	e005      	b.n	800b1c6 <aci_gatt_init+0x4c>
  if (status) 
 800b1ba:	79fb      	ldrb	r3, [r7, #7]
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	d001      	beq.n	800b1c4 <aci_gatt_init+0x4a>
  {
    return status;
 800b1c0:	79fb      	ldrb	r3, [r7, #7]
 800b1c2:	e000      	b.n	800b1c6 <aci_gatt_init+0x4c>
  }
  return BLE_STATUS_SUCCESS;
 800b1c4:	2300      	movs	r3, #0
}
 800b1c6:	4618      	mov	r0, r3
 800b1c8:	3720      	adds	r7, #32
 800b1ca:	46bd      	mov	sp, r7
 800b1cc:	bd80      	pop	{r7, pc}

0800b1ce <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service(uint8_t Service_UUID_Type,
                                Service_UUID_t *Service_UUID,
                                uint8_t Service_Type,
                                uint8_t Max_Attribute_Records,
                                uint16_t *Service_Handle)
{
 800b1ce:	b590      	push	{r4, r7, lr}
 800b1d0:	b0cf      	sub	sp, #316	; 0x13c
 800b1d2:	af00      	add	r7, sp, #0
 800b1d4:	4604      	mov	r4, r0
 800b1d6:	4638      	mov	r0, r7
 800b1d8:	6001      	str	r1, [r0, #0]
 800b1da:	4610      	mov	r0, r2
 800b1dc:	4619      	mov	r1, r3
 800b1de:	1dfb      	adds	r3, r7, #7
 800b1e0:	4622      	mov	r2, r4
 800b1e2:	701a      	strb	r2, [r3, #0]
 800b1e4:	1dbb      	adds	r3, r7, #6
 800b1e6:	4602      	mov	r2, r0
 800b1e8:	701a      	strb	r2, [r3, #0]
 800b1ea:	1d7b      	adds	r3, r7, #5
 800b1ec:	460a      	mov	r2, r1
 800b1ee:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
 800b1f0:	f107 0310 	add.w	r3, r7, #16
 800b1f4:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 800b1f8:	1dfb      	adds	r3, r7, #7
 800b1fa:	781b      	ldrb	r3, [r3, #0]
 800b1fc:	2b01      	cmp	r3, #1
 800b1fe:	d007      	beq.n	800b210 <aci_gatt_add_service+0x42>
 800b200:	1dfb      	adds	r3, r7, #7
 800b202:	781b      	ldrb	r3, [r3, #0]
 800b204:	2b02      	cmp	r3, #2
 800b206:	d101      	bne.n	800b20c <aci_gatt_add_service+0x3e>
 800b208:	2311      	movs	r3, #17
 800b20a:	e002      	b.n	800b212 <aci_gatt_add_service+0x44>
 800b20c:	2301      	movs	r3, #1
 800b20e:	e000      	b.n	800b212 <aci_gatt_add_service+0x44>
 800b210:	2303      	movs	r3, #3
 800b212:	f107 0210 	add.w	r2, r7, #16
 800b216:	4413      	add	r3, r2
 800b218:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  aci_gatt_add_service_rp0 resp;
  Osal_MemSet(&resp, 0, sizeof(resp));
 800b21c:	f107 030c 	add.w	r3, r7, #12
 800b220:	2203      	movs	r2, #3
 800b222:	2100      	movs	r1, #0
 800b224:	4618      	mov	r0, r3
 800b226:	f000 fc27 	bl	800ba78 <Osal_MemSet>
  int index_input = 0;
 800b22a:	2300      	movs	r3, #0
 800b22c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Service_UUID_Type = htob(Service_UUID_Type, 1);
 800b230:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800b234:	1dfa      	adds	r2, r7, #7
 800b236:	7812      	ldrb	r2, [r2, #0]
 800b238:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800b23a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b23e:	3301      	adds	r3, #1
 800b240:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  /* var_len_data input */
  {
    uint8_t size;
    switch (Service_UUID_Type) {
 800b244:	1dfb      	adds	r3, r7, #7
 800b246:	781b      	ldrb	r3, [r3, #0]
 800b248:	2b01      	cmp	r3, #1
 800b24a:	d002      	beq.n	800b252 <aci_gatt_add_service+0x84>
 800b24c:	2b02      	cmp	r3, #2
 800b24e:	d004      	beq.n	800b25a <aci_gatt_add_service+0x8c>
 800b250:	e007      	b.n	800b262 <aci_gatt_add_service+0x94>
      case 1: size = 2; break;
 800b252:	2302      	movs	r3, #2
 800b254:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
 800b258:	e005      	b.n	800b266 <aci_gatt_add_service+0x98>
      case 2: size = 16; break;
 800b25a:	2310      	movs	r3, #16
 800b25c:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
 800b260:	e001      	b.n	800b266 <aci_gatt_add_service+0x98>
      default: return BLE_STATUS_ERROR;
 800b262:	2347      	movs	r3, #71	; 0x47
 800b264:	e05d      	b.n	800b322 <aci_gatt_add_service+0x154>
    }
    Osal_MemCpy((void *) &cp0->Service_UUID, (const void *) Service_UUID, size);
 800b266:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800b26a:	1c58      	adds	r0, r3, #1
 800b26c:	f897 2137 	ldrb.w	r2, [r7, #311]	; 0x137
 800b270:	463b      	mov	r3, r7
 800b272:	6819      	ldr	r1, [r3, #0]
 800b274:	f000 fbf0 	bl	800ba58 <Osal_MemCpy>
    index_input += size;
 800b278:	f897 3137 	ldrb.w	r3, [r7, #311]	; 0x137
 800b27c:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 800b280:	4413      	add	r3, r2
 800b282:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp1->Service_Type = htob(Service_Type, 1);
 800b286:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b28a:	1dba      	adds	r2, r7, #6
 800b28c:	7812      	ldrb	r2, [r2, #0]
 800b28e:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800b290:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b294:	3301      	adds	r3, #1
 800b296:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp1->Max_Attribute_Records = htob(Max_Attribute_Records, 1);
 800b29a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b29e:	1d7a      	adds	r2, r7, #5
 800b2a0:	7812      	ldrb	r2, [r2, #0]
 800b2a2:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 800b2a4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b2a8:	3301      	adds	r3, #1
 800b2aa:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  }
  Osal_MemSet(&rq, 0, sizeof(rq));
 800b2ae:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b2b2:	2218      	movs	r2, #24
 800b2b4:	2100      	movs	r1, #0
 800b2b6:	4618      	mov	r0, r3
 800b2b8:	f000 fbde 	bl	800ba78 <Osal_MemSet>
  rq.ogf = 0x3f;
 800b2bc:	233f      	movs	r3, #63	; 0x3f
 800b2be:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x102;
 800b2c2:	f44f 7381 	mov.w	r3, #258	; 0x102
 800b2c6:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800b2ca:	f107 0310 	add.w	r3, r7, #16
 800b2ce:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800b2d2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b2d6:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &resp;
 800b2da:	f107 030c 	add.w	r3, r7, #12
 800b2de:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = sizeof(resp);
 800b2e2:	2303      	movs	r3, #3
 800b2e4:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800b2e8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b2ec:	2100      	movs	r1, #0
 800b2ee:	4618      	mov	r0, r3
 800b2f0:	f000 ff90 	bl	800c214 <hci_send_req>
 800b2f4:	4603      	mov	r3, r0
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	da01      	bge.n	800b2fe <aci_gatt_add_service+0x130>
    return BLE_STATUS_TIMEOUT;
 800b2fa:	23ff      	movs	r3, #255	; 0xff
 800b2fc:	e011      	b.n	800b322 <aci_gatt_add_service+0x154>
  if (resp.Status) 
 800b2fe:	f107 030c 	add.w	r3, r7, #12
 800b302:	781b      	ldrb	r3, [r3, #0]
 800b304:	2b00      	cmp	r3, #0
 800b306:	d003      	beq.n	800b310 <aci_gatt_add_service+0x142>
  {
    return resp.Status;
 800b308:	f107 030c 	add.w	r3, r7, #12
 800b30c:	781b      	ldrb	r3, [r3, #0]
 800b30e:	e008      	b.n	800b322 <aci_gatt_add_service+0x154>
  }
  *Service_Handle = btoh(resp.Service_Handle, 2);
 800b310:	f107 030c 	add.w	r3, r7, #12
 800b314:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800b318:	b29a      	uxth	r2, r3
 800b31a:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 800b31e:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800b320:	2300      	movs	r3, #0
}
 800b322:	4618      	mov	r0, r3
 800b324:	f507 779e 	add.w	r7, r7, #316	; 0x13c
 800b328:	46bd      	mov	sp, r7
 800b32a:	bd90      	pop	{r4, r7, pc}

0800b32c <aci_gatt_add_char>:
                             uint8_t Security_Permissions,
                             uint8_t GATT_Evt_Mask,
                             uint8_t Enc_Key_Size,
                             uint8_t Is_Variable,
                             uint16_t *Char_Handle)
{
 800b32c:	b590      	push	{r4, r7, lr}
 800b32e:	b0d1      	sub	sp, #324	; 0x144
 800b330:	af00      	add	r7, sp, #0
 800b332:	4604      	mov	r4, r0
 800b334:	4608      	mov	r0, r1
 800b336:	f107 0108 	add.w	r1, r7, #8
 800b33a:	600a      	str	r2, [r1, #0]
 800b33c:	4619      	mov	r1, r3
 800b33e:	f107 030e 	add.w	r3, r7, #14
 800b342:	4622      	mov	r2, r4
 800b344:	801a      	strh	r2, [r3, #0]
 800b346:	f107 030d 	add.w	r3, r7, #13
 800b34a:	4602      	mov	r2, r0
 800b34c:	701a      	strb	r2, [r3, #0]
 800b34e:	1dbb      	adds	r3, r7, #6
 800b350:	460a      	mov	r2, r1
 800b352:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
 800b354:	f107 0318 	add.w	r3, r7, #24
 800b358:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 800b35c:	f107 030d 	add.w	r3, r7, #13
 800b360:	781b      	ldrb	r3, [r3, #0]
 800b362:	2b01      	cmp	r3, #1
 800b364:	d008      	beq.n	800b378 <aci_gatt_add_char+0x4c>
 800b366:	f107 030d 	add.w	r3, r7, #13
 800b36a:	781b      	ldrb	r3, [r3, #0]
 800b36c:	2b02      	cmp	r3, #2
 800b36e:	d101      	bne.n	800b374 <aci_gatt_add_char+0x48>
 800b370:	2313      	movs	r3, #19
 800b372:	e002      	b.n	800b37a <aci_gatt_add_char+0x4e>
 800b374:	2303      	movs	r3, #3
 800b376:	e000      	b.n	800b37a <aci_gatt_add_char+0x4e>
 800b378:	2305      	movs	r3, #5
 800b37a:	f107 0218 	add.w	r2, r7, #24
 800b37e:	4413      	add	r3, r2
 800b380:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  aci_gatt_add_char_rp0 resp;
  Osal_MemSet(&resp, 0, sizeof(resp));
 800b384:	f107 0314 	add.w	r3, r7, #20
 800b388:	2203      	movs	r2, #3
 800b38a:	2100      	movs	r1, #0
 800b38c:	4618      	mov	r0, r3
 800b38e:	f000 fb73 	bl	800ba78 <Osal_MemSet>
  int index_input = 0;
 800b392:	2300      	movs	r3, #0
 800b394:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  cp0->Service_Handle = htob(Service_Handle, 2);
 800b398:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800b39c:	f107 020e 	add.w	r2, r7, #14
 800b3a0:	8812      	ldrh	r2, [r2, #0]
 800b3a2:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800b3a4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800b3a8:	3302      	adds	r3, #2
 800b3aa:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  cp0->Char_UUID_Type = htob(Char_UUID_Type, 1);
 800b3ae:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800b3b2:	f107 020d 	add.w	r2, r7, #13
 800b3b6:	7812      	ldrb	r2, [r2, #0]
 800b3b8:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800b3ba:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800b3be:	3301      	adds	r3, #1
 800b3c0:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  /* var_len_data input */
  {
    uint8_t size;
    switch (Char_UUID_Type) {
 800b3c4:	f107 030d 	add.w	r3, r7, #13
 800b3c8:	781b      	ldrb	r3, [r3, #0]
 800b3ca:	2b01      	cmp	r3, #1
 800b3cc:	d002      	beq.n	800b3d4 <aci_gatt_add_char+0xa8>
 800b3ce:	2b02      	cmp	r3, #2
 800b3d0:	d004      	beq.n	800b3dc <aci_gatt_add_char+0xb0>
 800b3d2:	e007      	b.n	800b3e4 <aci_gatt_add_char+0xb8>
      case 1: size = 2; break;
 800b3d4:	2302      	movs	r3, #2
 800b3d6:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
 800b3da:	e005      	b.n	800b3e8 <aci_gatt_add_char+0xbc>
      case 2: size = 16; break;
 800b3dc:	2310      	movs	r3, #16
 800b3de:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
 800b3e2:	e001      	b.n	800b3e8 <aci_gatt_add_char+0xbc>
      default: return BLE_STATUS_ERROR;
 800b3e4:	2347      	movs	r3, #71	; 0x47
 800b3e6:	e086      	b.n	800b4f6 <aci_gatt_add_char+0x1ca>
    }
    Osal_MemCpy((void *) &cp0->Char_UUID, (const void *) Char_UUID, size);
 800b3e8:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800b3ec:	1cd8      	adds	r0, r3, #3
 800b3ee:	f897 213f 	ldrb.w	r2, [r7, #319]	; 0x13f
 800b3f2:	f107 0308 	add.w	r3, r7, #8
 800b3f6:	6819      	ldr	r1, [r3, #0]
 800b3f8:	f000 fb2e 	bl	800ba58 <Osal_MemCpy>
    index_input += size;
 800b3fc:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
 800b400:	f8d7 2130 	ldr.w	r2, [r7, #304]	; 0x130
 800b404:	4413      	add	r3, r2
 800b406:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Char_Value_Length = htob(Char_Value_Length, 2);
 800b40a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800b40e:	1dba      	adds	r2, r7, #6
 800b410:	8812      	ldrh	r2, [r2, #0]
 800b412:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 800b414:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800b418:	3302      	adds	r3, #2
 800b41a:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Char_Properties = htob(Char_Properties, 1);
 800b41e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800b422:	f897 2150 	ldrb.w	r2, [r7, #336]	; 0x150
 800b426:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 800b428:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800b42c:	3301      	adds	r3, #1
 800b42e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Security_Permissions = htob(Security_Permissions, 1);
 800b432:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800b436:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 800b43a:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 800b43c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800b440:	3301      	adds	r3, #1
 800b442:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->GATT_Evt_Mask = htob(GATT_Evt_Mask, 1);
 800b446:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800b44a:	f897 2158 	ldrb.w	r2, [r7, #344]	; 0x158
 800b44e:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 800b450:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800b454:	3301      	adds	r3, #1
 800b456:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Enc_Key_Size = htob(Enc_Key_Size, 1);
 800b45a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800b45e:	f897 215c 	ldrb.w	r2, [r7, #348]	; 0x15c
 800b462:	715a      	strb	r2, [r3, #5]
    }
    index_input += 1;
 800b464:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800b468:	3301      	adds	r3, #1
 800b46a:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Is_Variable = htob(Is_Variable, 1);
 800b46e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800b472:	f897 2160 	ldrb.w	r2, [r7, #352]	; 0x160
 800b476:	719a      	strb	r2, [r3, #6]
    }
    index_input += 1;
 800b478:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800b47c:	3301      	adds	r3, #1
 800b47e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  }
  Osal_MemSet(&rq, 0, sizeof(rq));
 800b482:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800b486:	2218      	movs	r2, #24
 800b488:	2100      	movs	r1, #0
 800b48a:	4618      	mov	r0, r3
 800b48c:	f000 faf4 	bl	800ba78 <Osal_MemSet>
  rq.ogf = 0x3f;
 800b490:	233f      	movs	r3, #63	; 0x3f
 800b492:	f8a7 3118 	strh.w	r3, [r7, #280]	; 0x118
  rq.ocf = 0x104;
 800b496:	f44f 7382 	mov.w	r3, #260	; 0x104
 800b49a:	f8a7 311a 	strh.w	r3, [r7, #282]	; 0x11a
  rq.cparam = cmd_buffer;
 800b49e:	f107 0318 	add.w	r3, r7, #24
 800b4a2:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.clen = index_input;
 800b4a6:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800b4aa:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  rq.rparam = &resp;
 800b4ae:	f107 0314 	add.w	r3, r7, #20
 800b4b2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  rq.rlen = sizeof(resp);
 800b4b6:	2303      	movs	r3, #3
 800b4b8:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if (hci_send_req(&rq, FALSE) < 0)
 800b4bc:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800b4c0:	2100      	movs	r1, #0
 800b4c2:	4618      	mov	r0, r3
 800b4c4:	f000 fea6 	bl	800c214 <hci_send_req>
 800b4c8:	4603      	mov	r3, r0
 800b4ca:	2b00      	cmp	r3, #0
 800b4cc:	da01      	bge.n	800b4d2 <aci_gatt_add_char+0x1a6>
    return BLE_STATUS_TIMEOUT;
 800b4ce:	23ff      	movs	r3, #255	; 0xff
 800b4d0:	e011      	b.n	800b4f6 <aci_gatt_add_char+0x1ca>
  if (resp.Status) 
 800b4d2:	f107 0314 	add.w	r3, r7, #20
 800b4d6:	781b      	ldrb	r3, [r3, #0]
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d003      	beq.n	800b4e4 <aci_gatt_add_char+0x1b8>
  {
    return resp.Status;
 800b4dc:	f107 0314 	add.w	r3, r7, #20
 800b4e0:	781b      	ldrb	r3, [r3, #0]
 800b4e2:	e008      	b.n	800b4f6 <aci_gatt_add_char+0x1ca>
  }
  *Char_Handle = btoh(resp.Char_Handle, 2);
 800b4e4:	f107 0314 	add.w	r3, r7, #20
 800b4e8:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800b4ec:	b29a      	uxth	r2, r3
 800b4ee:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 800b4f2:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800b4f4:	2300      	movs	r3, #0
}
 800b4f6:	4618      	mov	r0, r3
 800b4f8:	f507 77a2 	add.w	r7, r7, #324	; 0x144
 800b4fc:	46bd      	mov	sp, r7
 800b4fe:	bd90      	pop	{r4, r7, pc}

0800b500 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value(uint16_t Service_Handle,
                                      uint16_t Char_Handle,
                                      uint8_t Val_Offset,
                                      uint8_t Char_Value_Length,
                                      uint8_t Char_Value[])
{
 800b500:	b5b0      	push	{r4, r5, r7, lr}
 800b502:	b0cc      	sub	sp, #304	; 0x130
 800b504:	af00      	add	r7, sp, #0
 800b506:	4605      	mov	r5, r0
 800b508:	460c      	mov	r4, r1
 800b50a:	4610      	mov	r0, r2
 800b50c:	4619      	mov	r1, r3
 800b50e:	1dbb      	adds	r3, r7, #6
 800b510:	462a      	mov	r2, r5
 800b512:	801a      	strh	r2, [r3, #0]
 800b514:	1d3b      	adds	r3, r7, #4
 800b516:	4622      	mov	r2, r4
 800b518:	801a      	strh	r2, [r3, #0]
 800b51a:	1cfb      	adds	r3, r7, #3
 800b51c:	4602      	mov	r2, r0
 800b51e:	701a      	strb	r2, [r3, #0]
 800b520:	1cbb      	adds	r3, r7, #2
 800b522:	460a      	mov	r2, r1
 800b524:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
 800b526:	f107 0310 	add.w	r3, r7, #16
 800b52a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800b52e:	f107 030f 	add.w	r3, r7, #15
 800b532:	2200      	movs	r2, #0
 800b534:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800b536:	2300      	movs	r3, #0
 800b538:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Service_Handle = htob(Service_Handle, 2);
 800b53c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b540:	1dba      	adds	r2, r7, #6
 800b542:	8812      	ldrh	r2, [r2, #0]
 800b544:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800b546:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b54a:	3302      	adds	r3, #2
 800b54c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Char_Handle = htob(Char_Handle, 2);
 800b550:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b554:	1d3a      	adds	r2, r7, #4
 800b556:	8812      	ldrh	r2, [r2, #0]
 800b558:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 800b55a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b55e:	3302      	adds	r3, #2
 800b560:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Val_Offset = htob(Val_Offset, 1);
 800b564:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b568:	1cfa      	adds	r2, r7, #3
 800b56a:	7812      	ldrb	r2, [r2, #0]
 800b56c:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800b56e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b572:	3301      	adds	r3, #1
 800b574:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Char_Value_Length = htob(Char_Value_Length, 1);
 800b578:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b57c:	1cba      	adds	r2, r7, #2
 800b57e:	7812      	ldrb	r2, [r2, #0]
 800b580:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800b582:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b586:	3301      	adds	r3, #1
 800b588:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemCpy((void *) &cp0->Char_Value, (const void *) Char_Value, Char_Value_Length);
 800b58c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b590:	1d98      	adds	r0, r3, #6
 800b592:	1cbb      	adds	r3, r7, #2
 800b594:	781b      	ldrb	r3, [r3, #0]
 800b596:	461a      	mov	r2, r3
 800b598:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 800b59c:	f000 fa5c 	bl	800ba58 <Osal_MemCpy>
  index_input += Char_Value_Length;
 800b5a0:	1cbb      	adds	r3, r7, #2
 800b5a2:	781b      	ldrb	r3, [r3, #0]
 800b5a4:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 800b5a8:	4413      	add	r3, r2
 800b5aa:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet(&rq, 0, sizeof(rq));
 800b5ae:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b5b2:	2218      	movs	r2, #24
 800b5b4:	2100      	movs	r1, #0
 800b5b6:	4618      	mov	r0, r3
 800b5b8:	f000 fa5e 	bl	800ba78 <Osal_MemSet>
  rq.ogf = 0x3f;
 800b5bc:	233f      	movs	r3, #63	; 0x3f
 800b5be:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x106;
 800b5c2:	f44f 7383 	mov.w	r3, #262	; 0x106
 800b5c6:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800b5ca:	f107 0310 	add.w	r3, r7, #16
 800b5ce:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800b5d2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b5d6:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800b5da:	f107 030f 	add.w	r3, r7, #15
 800b5de:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800b5e2:	2301      	movs	r3, #1
 800b5e4:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800b5e8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b5ec:	2100      	movs	r1, #0
 800b5ee:	4618      	mov	r0, r3
 800b5f0:	f000 fe10 	bl	800c214 <hci_send_req>
 800b5f4:	4603      	mov	r3, r0
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	da01      	bge.n	800b5fe <aci_gatt_update_char_value+0xfe>
    return BLE_STATUS_TIMEOUT;
 800b5fa:	23ff      	movs	r3, #255	; 0xff
 800b5fc:	e009      	b.n	800b612 <aci_gatt_update_char_value+0x112>
  if (status) 
 800b5fe:	f107 030f 	add.w	r3, r7, #15
 800b602:	781b      	ldrb	r3, [r3, #0]
 800b604:	2b00      	cmp	r3, #0
 800b606:	d003      	beq.n	800b610 <aci_gatt_update_char_value+0x110>
  {
    return status;
 800b608:	f107 030f 	add.w	r3, r7, #15
 800b60c:	781b      	ldrb	r3, [r3, #0]
 800b60e:	e000      	b.n	800b612 <aci_gatt_update_char_value+0x112>
  }
  return BLE_STATUS_SUCCESS;
 800b610:	2300      	movs	r3, #0
}
 800b612:	4618      	mov	r0, r3
 800b614:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800b618:	46bd      	mov	sp, r7
 800b61a:	bdb0      	pop	{r4, r5, r7, pc}

0800b61c <aci_hal_write_config_data>:
}

tBleStatus aci_hal_write_config_data(uint8_t Offset,
                                     uint8_t Length,
                                     uint8_t Value[])
{
 800b61c:	b580      	push	{r7, lr}
 800b61e:	b0cc      	sub	sp, #304	; 0x130
 800b620:	af00      	add	r7, sp, #0
 800b622:	463b      	mov	r3, r7
 800b624:	601a      	str	r2, [r3, #0]
 800b626:	1dfb      	adds	r3, r7, #7
 800b628:	4602      	mov	r2, r0
 800b62a:	701a      	strb	r2, [r3, #0]
 800b62c:	1dbb      	adds	r3, r7, #6
 800b62e:	460a      	mov	r2, r1
 800b630:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 800b632:	f107 0310 	add.w	r3, r7, #16
 800b636:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800b63a:	f107 030f 	add.w	r3, r7, #15
 800b63e:	2200      	movs	r2, #0
 800b640:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800b642:	2300      	movs	r3, #0
 800b644:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Offset = htob(Offset, 1);
 800b648:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b64c:	1dfa      	adds	r2, r7, #7
 800b64e:	7812      	ldrb	r2, [r2, #0]
 800b650:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800b652:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b656:	3301      	adds	r3, #1
 800b658:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Length = htob(Length, 1);
 800b65c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b660:	1dba      	adds	r2, r7, #6
 800b662:	7812      	ldrb	r2, [r2, #0]
 800b664:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800b666:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b66a:	3301      	adds	r3, #1
 800b66c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemCpy((void *) &cp0->Value, (const void *) Value, Length);
 800b670:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b674:	1c98      	adds	r0, r3, #2
 800b676:	1dbb      	adds	r3, r7, #6
 800b678:	781a      	ldrb	r2, [r3, #0]
 800b67a:	463b      	mov	r3, r7
 800b67c:	6819      	ldr	r1, [r3, #0]
 800b67e:	f000 f9eb 	bl	800ba58 <Osal_MemCpy>
  index_input += Length;
 800b682:	1dbb      	adds	r3, r7, #6
 800b684:	781b      	ldrb	r3, [r3, #0]
 800b686:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 800b68a:	4413      	add	r3, r2
 800b68c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet(&rq, 0, sizeof(rq));
 800b690:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b694:	2218      	movs	r2, #24
 800b696:	2100      	movs	r1, #0
 800b698:	4618      	mov	r0, r3
 800b69a:	f000 f9ed 	bl	800ba78 <Osal_MemSet>
  rq.ogf = 0x3f;
 800b69e:	233f      	movs	r3, #63	; 0x3f
 800b6a0:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x00c;
 800b6a4:	230c      	movs	r3, #12
 800b6a6:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800b6aa:	f107 0310 	add.w	r3, r7, #16
 800b6ae:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800b6b2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b6b6:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800b6ba:	f107 030f 	add.w	r3, r7, #15
 800b6be:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800b6c2:	2301      	movs	r3, #1
 800b6c4:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800b6c8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b6cc:	2100      	movs	r1, #0
 800b6ce:	4618      	mov	r0, r3
 800b6d0:	f000 fda0 	bl	800c214 <hci_send_req>
 800b6d4:	4603      	mov	r3, r0
 800b6d6:	2b00      	cmp	r3, #0
 800b6d8:	da01      	bge.n	800b6de <aci_hal_write_config_data+0xc2>
    return BLE_STATUS_TIMEOUT;
 800b6da:	23ff      	movs	r3, #255	; 0xff
 800b6dc:	e009      	b.n	800b6f2 <aci_hal_write_config_data+0xd6>
  if (status) 
 800b6de:	f107 030f 	add.w	r3, r7, #15
 800b6e2:	781b      	ldrb	r3, [r3, #0]
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	d003      	beq.n	800b6f0 <aci_hal_write_config_data+0xd4>
  {
    return status;
 800b6e8:	f107 030f 	add.w	r3, r7, #15
 800b6ec:	781b      	ldrb	r3, [r3, #0]
 800b6ee:	e000      	b.n	800b6f2 <aci_hal_write_config_data+0xd6>
  }
  return BLE_STATUS_SUCCESS;
 800b6f0:	2300      	movs	r3, #0
}
 800b6f2:	4618      	mov	r0, r3
 800b6f4:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800b6f8:	46bd      	mov	sp, r7
 800b6fa:	bd80      	pop	{r7, pc}

0800b6fc <aci_hal_set_tx_power_level>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_tx_power_level(uint8_t En_High_Power,
                                      uint8_t PA_Level)
{
 800b6fc:	b580      	push	{r7, lr}
 800b6fe:	b0cc      	sub	sp, #304	; 0x130
 800b700:	af00      	add	r7, sp, #0
 800b702:	4602      	mov	r2, r0
 800b704:	1dfb      	adds	r3, r7, #7
 800b706:	701a      	strb	r2, [r3, #0]
 800b708:	1dbb      	adds	r3, r7, #6
 800b70a:	460a      	mov	r2, r1
 800b70c:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
 800b70e:	f107 0310 	add.w	r3, r7, #16
 800b712:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800b716:	f107 030f 	add.w	r3, r7, #15
 800b71a:	2200      	movs	r2, #0
 800b71c:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800b71e:	2300      	movs	r3, #0
 800b720:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->En_High_Power = htob(En_High_Power, 1);
 800b724:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b728:	1dfa      	adds	r2, r7, #7
 800b72a:	7812      	ldrb	r2, [r2, #0]
 800b72c:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800b72e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b732:	3301      	adds	r3, #1
 800b734:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->PA_Level = htob(PA_Level, 1);
 800b738:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b73c:	1dba      	adds	r2, r7, #6
 800b73e:	7812      	ldrb	r2, [r2, #0]
 800b740:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800b742:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b746:	3301      	adds	r3, #1
 800b748:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet(&rq, 0, sizeof(rq));
 800b74c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b750:	2218      	movs	r2, #24
 800b752:	2100      	movs	r1, #0
 800b754:	4618      	mov	r0, r3
 800b756:	f000 f98f 	bl	800ba78 <Osal_MemSet>
  rq.ogf = 0x3f;
 800b75a:	233f      	movs	r3, #63	; 0x3f
 800b75c:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x00f;
 800b760:	230f      	movs	r3, #15
 800b762:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800b766:	f107 0310 	add.w	r3, r7, #16
 800b76a:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800b76e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b772:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800b776:	f107 030f 	add.w	r3, r7, #15
 800b77a:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800b77e:	2301      	movs	r3, #1
 800b780:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800b784:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b788:	2100      	movs	r1, #0
 800b78a:	4618      	mov	r0, r3
 800b78c:	f000 fd42 	bl	800c214 <hci_send_req>
 800b790:	4603      	mov	r3, r0
 800b792:	2b00      	cmp	r3, #0
 800b794:	da01      	bge.n	800b79a <aci_hal_set_tx_power_level+0x9e>
    return BLE_STATUS_TIMEOUT;
 800b796:	23ff      	movs	r3, #255	; 0xff
 800b798:	e009      	b.n	800b7ae <aci_hal_set_tx_power_level+0xb2>
  if (status) 
 800b79a:	f107 030f 	add.w	r3, r7, #15
 800b79e:	781b      	ldrb	r3, [r3, #0]
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	d003      	beq.n	800b7ac <aci_hal_set_tx_power_level+0xb0>
  {
    return status;
 800b7a4:	f107 030f 	add.w	r3, r7, #15
 800b7a8:	781b      	ldrb	r3, [r3, #0]
 800b7aa:	e000      	b.n	800b7ae <aci_hal_set_tx_power_level+0xb2>
  }
  return BLE_STATUS_SUCCESS;
 800b7ac:	2300      	movs	r3, #0
}
 800b7ae:	4618      	mov	r0, r3
 800b7b0:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800b7b4:	46bd      	mov	sp, r7
 800b7b6:	bd80      	pop	{r7, pc}

0800b7b8 <aci_hal_set_radio_activity_mask>:
  Osal_MemCpy((void *) Link_Connection_Handle, (const void *) resp.Link_Connection_Handle, 16);
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_radio_activity_mask(uint16_t Radio_Activity_Mask)
{
 800b7b8:	b580      	push	{r7, lr}
 800b7ba:	b0cc      	sub	sp, #304	; 0x130
 800b7bc:	af00      	add	r7, sp, #0
 800b7be:	4602      	mov	r2, r0
 800b7c0:	1dbb      	adds	r3, r7, #6
 800b7c2:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_radio_activity_mask_cp0 *cp0 = (aci_hal_set_radio_activity_mask_cp0*)(cmd_buffer);
 800b7c4:	f107 0310 	add.w	r3, r7, #16
 800b7c8:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800b7cc:	f107 030f 	add.w	r3, r7, #15
 800b7d0:	2200      	movs	r2, #0
 800b7d2:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800b7d4:	2300      	movs	r3, #0
 800b7d6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Radio_Activity_Mask = htob(Radio_Activity_Mask, 2);
 800b7da:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b7de:	1dba      	adds	r2, r7, #6
 800b7e0:	8812      	ldrh	r2, [r2, #0]
 800b7e2:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800b7e4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b7e8:	3302      	adds	r3, #2
 800b7ea:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet(&rq, 0, sizeof(rq));
 800b7ee:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b7f2:	2218      	movs	r2, #24
 800b7f4:	2100      	movs	r1, #0
 800b7f6:	4618      	mov	r0, r3
 800b7f8:	f000 f93e 	bl	800ba78 <Osal_MemSet>
  rq.ogf = 0x3f;
 800b7fc:	233f      	movs	r3, #63	; 0x3f
 800b7fe:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x018;
 800b802:	2318      	movs	r3, #24
 800b804:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800b808:	f107 0310 	add.w	r3, r7, #16
 800b80c:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800b810:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b814:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800b818:	f107 030f 	add.w	r3, r7, #15
 800b81c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800b820:	2301      	movs	r3, #1
 800b822:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800b826:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b82a:	2100      	movs	r1, #0
 800b82c:	4618      	mov	r0, r3
 800b82e:	f000 fcf1 	bl	800c214 <hci_send_req>
 800b832:	4603      	mov	r3, r0
 800b834:	2b00      	cmp	r3, #0
 800b836:	da01      	bge.n	800b83c <aci_hal_set_radio_activity_mask+0x84>
    return BLE_STATUS_TIMEOUT;
 800b838:	23ff      	movs	r3, #255	; 0xff
 800b83a:	e009      	b.n	800b850 <aci_hal_set_radio_activity_mask+0x98>
  if (status) 
 800b83c:	f107 030f 	add.w	r3, r7, #15
 800b840:	781b      	ldrb	r3, [r3, #0]
 800b842:	2b00      	cmp	r3, #0
 800b844:	d003      	beq.n	800b84e <aci_hal_set_radio_activity_mask+0x96>
  {
    return status;
 800b846:	f107 030f 	add.w	r3, r7, #15
 800b84a:	781b      	ldrb	r3, [r3, #0]
 800b84c:	e000      	b.n	800b850 <aci_hal_set_radio_activity_mask+0x98>
  }
  return BLE_STATUS_SUCCESS;
 800b84e:	2300      	movs	r3, #0
}
 800b850:	4618      	mov	r0, r3
 800b852:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800b856:	46bd      	mov	sp, r7
 800b858:	bd80      	pop	{r7, pc}

0800b85a <hci_reset>:
  }
  return BLE_STATUS_SUCCESS;
}

tBleStatus hci_reset(void)
{
 800b85a:	b580      	push	{r7, lr}
 800b85c:	b088      	sub	sp, #32
 800b85e:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800b860:	2300      	movs	r3, #0
 800b862:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet(&rq, 0, sizeof(rq));
 800b864:	f107 0308 	add.w	r3, r7, #8
 800b868:	2218      	movs	r2, #24
 800b86a:	2100      	movs	r1, #0
 800b86c:	4618      	mov	r0, r3
 800b86e:	f000 f903 	bl	800ba78 <Osal_MemSet>
  rq.ogf = 0x03;
 800b872:	2303      	movs	r3, #3
 800b874:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 800b876:	2303      	movs	r3, #3
 800b878:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800b87a:	1dfb      	adds	r3, r7, #7
 800b87c:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800b87e:	2301      	movs	r3, #1
 800b880:	61fb      	str	r3, [r7, #28]
  if (hci_send_req(&rq, FALSE) < 0)
 800b882:	f107 0308 	add.w	r3, r7, #8
 800b886:	2100      	movs	r1, #0
 800b888:	4618      	mov	r0, r3
 800b88a:	f000 fcc3 	bl	800c214 <hci_send_req>
 800b88e:	4603      	mov	r3, r0
 800b890:	2b00      	cmp	r3, #0
 800b892:	da01      	bge.n	800b898 <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 800b894:	23ff      	movs	r3, #255	; 0xff
 800b896:	e005      	b.n	800b8a4 <hci_reset+0x4a>
  if (status) 
 800b898:	79fb      	ldrb	r3, [r7, #7]
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d001      	beq.n	800b8a2 <hci_reset+0x48>
  {
    return status;
 800b89e:	79fb      	ldrb	r3, [r7, #7]
 800b8a0:	e000      	b.n	800b8a4 <hci_reset+0x4a>
  }
  return BLE_STATUS_SUCCESS;
 800b8a2:	2300      	movs	r3, #0
}
 800b8a4:	4618      	mov	r0, r3
 800b8a6:	3720      	adds	r7, #32
 800b8a8:	46bd      	mov	sp, r7
 800b8aa:	bd80      	pop	{r7, pc}

0800b8ac <hci_le_read_phy>:
}

tBleStatus hci_le_read_phy(uint16_t Connection_Handle,
                           uint8_t *TX_PHY,
                           uint8_t *RX_PHY)
{
 800b8ac:	b580      	push	{r7, lr}
 800b8ae:	b0ce      	sub	sp, #312	; 0x138
 800b8b0:	af00      	add	r7, sp, #0
 800b8b2:	f107 0308 	add.w	r3, r7, #8
 800b8b6:	6019      	str	r1, [r3, #0]
 800b8b8:	1d3b      	adds	r3, r7, #4
 800b8ba:	601a      	str	r2, [r3, #0]
 800b8bc:	f107 030e 	add.w	r3, r7, #14
 800b8c0:	4602      	mov	r2, r0
 800b8c2:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_read_phy_cp0 *cp0 = (hci_le_read_phy_cp0*)(cmd_buffer);
 800b8c4:	f107 0318 	add.w	r3, r7, #24
 800b8c8:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  hci_le_read_phy_rp0 resp;
  Osal_MemSet(&resp, 0, sizeof(resp));
 800b8cc:	f107 0310 	add.w	r3, r7, #16
 800b8d0:	2205      	movs	r2, #5
 800b8d2:	2100      	movs	r1, #0
 800b8d4:	4618      	mov	r0, r3
 800b8d6:	f000 f8cf 	bl	800ba78 <Osal_MemSet>
  int index_input = 0;
 800b8da:	2300      	movs	r3, #0
 800b8dc:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  cp0->Connection_Handle = htob(Connection_Handle, 2);
 800b8e0:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800b8e4:	f107 020e 	add.w	r2, r7, #14
 800b8e8:	8812      	ldrh	r2, [r2, #0]
 800b8ea:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800b8ec:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800b8f0:	3302      	adds	r3, #2
 800b8f2:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  Osal_MemSet(&rq, 0, sizeof(rq));
 800b8f6:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800b8fa:	2218      	movs	r2, #24
 800b8fc:	2100      	movs	r1, #0
 800b8fe:	4618      	mov	r0, r3
 800b900:	f000 f8ba 	bl	800ba78 <Osal_MemSet>
  rq.ogf = 0x08;
 800b904:	2308      	movs	r3, #8
 800b906:	f8a7 3118 	strh.w	r3, [r7, #280]	; 0x118
  rq.ocf = 0x030;
 800b90a:	2330      	movs	r3, #48	; 0x30
 800b90c:	f8a7 311a 	strh.w	r3, [r7, #282]	; 0x11a
  rq.cparam = cmd_buffer;
 800b910:	f107 0318 	add.w	r3, r7, #24
 800b914:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.clen = index_input;
 800b918:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800b91c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  rq.rparam = &resp;
 800b920:	f107 0310 	add.w	r3, r7, #16
 800b924:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  rq.rlen = sizeof(resp);
 800b928:	2305      	movs	r3, #5
 800b92a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if (hci_send_req(&rq, FALSE) < 0)
 800b92e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800b932:	2100      	movs	r1, #0
 800b934:	4618      	mov	r0, r3
 800b936:	f000 fc6d 	bl	800c214 <hci_send_req>
 800b93a:	4603      	mov	r3, r0
 800b93c:	2b00      	cmp	r3, #0
 800b93e:	da01      	bge.n	800b944 <hci_le_read_phy+0x98>
    return BLE_STATUS_TIMEOUT;
 800b940:	23ff      	movs	r3, #255	; 0xff
 800b942:	e016      	b.n	800b972 <hci_le_read_phy+0xc6>
  if (resp.Status) 
 800b944:	f107 0310 	add.w	r3, r7, #16
 800b948:	781b      	ldrb	r3, [r3, #0]
 800b94a:	2b00      	cmp	r3, #0
 800b94c:	d003      	beq.n	800b956 <hci_le_read_phy+0xaa>
  {
    return resp.Status;
 800b94e:	f107 0310 	add.w	r3, r7, #16
 800b952:	781b      	ldrb	r3, [r3, #0]
 800b954:	e00d      	b.n	800b972 <hci_le_read_phy+0xc6>
  }
  *TX_PHY = btoh(resp.TX_PHY, 1);
 800b956:	f107 0310 	add.w	r3, r7, #16
 800b95a:	78da      	ldrb	r2, [r3, #3]
 800b95c:	f107 0308 	add.w	r3, r7, #8
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	701a      	strb	r2, [r3, #0]
  *RX_PHY = btoh(resp.RX_PHY, 1);
 800b964:	f107 0310 	add.w	r3, r7, #16
 800b968:	791a      	ldrb	r2, [r3, #4]
 800b96a:	1d3b      	adds	r3, r7, #4
 800b96c:	681b      	ldr	r3, [r3, #0]
 800b96e:	701a      	strb	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800b970:	2300      	movs	r3, #0
}
 800b972:	4618      	mov	r0, r3
 800b974:	f507 779c 	add.w	r7, r7, #312	; 0x138
 800b978:	46bd      	mov	sp, r7
 800b97a:	bd80      	pop	{r7, pc}

0800b97c <hci_le_set_default_phy>:

tBleStatus hci_le_set_default_phy(uint8_t ALL_PHYS,
                                  uint8_t TX_PHYS,
                                  uint8_t RX_PHYS)
{
 800b97c:	b590      	push	{r4, r7, lr}
 800b97e:	b0cd      	sub	sp, #308	; 0x134
 800b980:	af00      	add	r7, sp, #0
 800b982:	4604      	mov	r4, r0
 800b984:	4608      	mov	r0, r1
 800b986:	4611      	mov	r1, r2
 800b988:	1dfb      	adds	r3, r7, #7
 800b98a:	4622      	mov	r2, r4
 800b98c:	701a      	strb	r2, [r3, #0]
 800b98e:	1dbb      	adds	r3, r7, #6
 800b990:	4602      	mov	r2, r0
 800b992:	701a      	strb	r2, [r3, #0]
 800b994:	1d7b      	adds	r3, r7, #5
 800b996:	460a      	mov	r2, r1
 800b998:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_set_default_phy_cp0 *cp0 = (hci_le_set_default_phy_cp0*)(cmd_buffer);
 800b99a:	f107 0310 	add.w	r3, r7, #16
 800b99e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800b9a2:	f107 030f 	add.w	r3, r7, #15
 800b9a6:	2200      	movs	r2, #0
 800b9a8:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800b9aa:	2300      	movs	r3, #0
 800b9ac:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->ALL_PHYS = htob(ALL_PHYS, 1);
 800b9b0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b9b4:	1dfa      	adds	r2, r7, #7
 800b9b6:	7812      	ldrb	r2, [r2, #0]
 800b9b8:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800b9ba:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b9be:	3301      	adds	r3, #1
 800b9c0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->TX_PHYS = htob(TX_PHYS, 1);
 800b9c4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b9c8:	1dba      	adds	r2, r7, #6
 800b9ca:	7812      	ldrb	r2, [r2, #0]
 800b9cc:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800b9ce:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b9d2:	3301      	adds	r3, #1
 800b9d4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->RX_PHYS = htob(RX_PHYS, 1);
 800b9d8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b9dc:	1d7a      	adds	r2, r7, #5
 800b9de:	7812      	ldrb	r2, [r2, #0]
 800b9e0:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800b9e2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b9e6:	3301      	adds	r3, #1
 800b9e8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet(&rq, 0, sizeof(rq));
 800b9ec:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b9f0:	2218      	movs	r2, #24
 800b9f2:	2100      	movs	r1, #0
 800b9f4:	4618      	mov	r0, r3
 800b9f6:	f000 f83f 	bl	800ba78 <Osal_MemSet>
  rq.ogf = 0x08;
 800b9fa:	2308      	movs	r3, #8
 800b9fc:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x031;
 800ba00:	2331      	movs	r3, #49	; 0x31
 800ba02:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800ba06:	f107 0310 	add.w	r3, r7, #16
 800ba0a:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800ba0e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ba12:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800ba16:	f107 030f 	add.w	r3, r7, #15
 800ba1a:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800ba1e:	2301      	movs	r3, #1
 800ba20:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 800ba24:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800ba28:	2100      	movs	r1, #0
 800ba2a:	4618      	mov	r0, r3
 800ba2c:	f000 fbf2 	bl	800c214 <hci_send_req>
 800ba30:	4603      	mov	r3, r0
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	da01      	bge.n	800ba3a <hci_le_set_default_phy+0xbe>
    return BLE_STATUS_TIMEOUT;
 800ba36:	23ff      	movs	r3, #255	; 0xff
 800ba38:	e009      	b.n	800ba4e <hci_le_set_default_phy+0xd2>
  if (status) 
 800ba3a:	f107 030f 	add.w	r3, r7, #15
 800ba3e:	781b      	ldrb	r3, [r3, #0]
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	d003      	beq.n	800ba4c <hci_le_set_default_phy+0xd0>
  {
    return status;
 800ba44:	f107 030f 	add.w	r3, r7, #15
 800ba48:	781b      	ldrb	r3, [r3, #0]
 800ba4a:	e000      	b.n	800ba4e <hci_le_set_default_phy+0xd2>
  }
  return BLE_STATUS_SUCCESS;
 800ba4c:	2300      	movs	r3, #0
}
 800ba4e:	4618      	mov	r0, r3
 800ba50:	f507 779a 	add.w	r7, r7, #308	; 0x134
 800ba54:	46bd      	mov	sp, r7
 800ba56:	bd90      	pop	{r4, r7, pc}

0800ba58 <Osal_MemCpy>:
 * Osal_MemCpy
 * 
 */
 
void* Osal_MemCpy( void *dest, const void *src, unsigned int size )
{
 800ba58:	b580      	push	{r7, lr}
 800ba5a:	b084      	sub	sp, #16
 800ba5c:	af00      	add	r7, sp, #0
 800ba5e:	60f8      	str	r0, [r7, #12]
 800ba60:	60b9      	str	r1, [r7, #8]
 800ba62:	607a      	str	r2, [r7, #4]
  return memcpy( dest, src, size ); 
 800ba64:	687a      	ldr	r2, [r7, #4]
 800ba66:	68b9      	ldr	r1, [r7, #8]
 800ba68:	68f8      	ldr	r0, [r7, #12]
 800ba6a:	f002 f96b 	bl	800dd44 <memcpy>
 800ba6e:	4603      	mov	r3, r0
}
 800ba70:	4618      	mov	r0, r3
 800ba72:	3710      	adds	r7, #16
 800ba74:	46bd      	mov	sp, r7
 800ba76:	bd80      	pop	{r7, pc}

0800ba78 <Osal_MemSet>:
 * Osal_MemSet
 * 
 */
 
void* Osal_MemSet( void *ptr, int value, unsigned int size )
{
 800ba78:	b580      	push	{r7, lr}
 800ba7a:	b084      	sub	sp, #16
 800ba7c:	af00      	add	r7, sp, #0
 800ba7e:	60f8      	str	r0, [r7, #12]
 800ba80:	60b9      	str	r1, [r7, #8]
 800ba82:	607a      	str	r2, [r7, #4]
  return memset( ptr, value, size );
 800ba84:	687a      	ldr	r2, [r7, #4]
 800ba86:	68b9      	ldr	r1, [r7, #8]
 800ba88:	68f8      	ldr	r0, [r7, #12]
 800ba8a:	f002 f966 	bl	800dd5a <memset>
 800ba8e:	4603      	mov	r3, r0
}
 800ba90:	4618      	mov	r0, r3
 800ba92:	3710      	adds	r7, #16
 800ba94:	46bd      	mov	sp, r7
 800ba96:	bd80      	pop	{r7, pc}

0800ba98 <PeerToPeer_Event_Handler>:
 * @brief  Event handler
 * @param  Event: Address of the buffer holding the Event
 * @retval Ack: Return whether the Event has been managed or not
 */
static SVCCTL_EvtAckStatus_t PeerToPeer_Event_Handler(void *Event)
{
 800ba98:	b580      	push	{r7, lr}
 800ba9a:	b08a      	sub	sp, #40	; 0x28
 800ba9c:	af00      	add	r7, sp, #0
 800ba9e:	6078      	str	r0, [r7, #4]
  hci_event_pckt *event_pckt;
  evt_blue_aci *blue_evt;
  aci_gatt_attribute_modified_event_rp0    * attribute_modified;
  P2PS_STM_App_Notification_evt_t Notification;

  return_value = SVCCTL_EvtNotAck;
 800baa0:	2300      	movs	r3, #0
 800baa2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data);
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	3301      	adds	r3, #1
 800baaa:	623b      	str	r3, [r7, #32]

  switch(event_pckt->evt)
 800baac:	6a3b      	ldr	r3, [r7, #32]
 800baae:	781b      	ldrb	r3, [r3, #0]
 800bab0:	2bff      	cmp	r3, #255	; 0xff
 800bab2:	d000      	beq.n	800bab6 <PeerToPeer_Event_Handler+0x1e>
      }
    }
    break; /* HCI_EVT_VENDOR_SPECIFIC */

    default:
      break;
 800bab4:	e04a      	b.n	800bb4c <PeerToPeer_Event_Handler+0xb4>
      blue_evt = (evt_blue_aci*)event_pckt->data;
 800bab6:	6a3b      	ldr	r3, [r7, #32]
 800bab8:	3302      	adds	r3, #2
 800baba:	61fb      	str	r3, [r7, #28]
      switch(blue_evt->ecode)
 800babc:	69fb      	ldr	r3, [r7, #28]
 800babe:	881b      	ldrh	r3, [r3, #0]
 800bac0:	b29b      	uxth	r3, r3
 800bac2:	461a      	mov	r2, r3
 800bac4:	f640 4301 	movw	r3, #3073	; 0xc01
 800bac8:	429a      	cmp	r2, r3
 800baca:	d000      	beq.n	800bace <PeerToPeer_Event_Handler+0x36>
          break;
 800bacc:	e03d      	b.n	800bb4a <PeerToPeer_Event_Handler+0xb2>
          attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blue_evt->data;
 800bace:	69fb      	ldr	r3, [r7, #28]
 800bad0:	3302      	adds	r3, #2
 800bad2:	61bb      	str	r3, [r7, #24]
            if(attribute_modified->Attr_Handle == (aPeerToPeerContext.P2PNotifyServerToClientCharHdle + 2))
 800bad4:	69bb      	ldr	r3, [r7, #24]
 800bad6:	885b      	ldrh	r3, [r3, #2]
 800bad8:	b29b      	uxth	r3, r3
 800bada:	461a      	mov	r2, r3
 800badc:	4b1e      	ldr	r3, [pc, #120]	; (800bb58 <PeerToPeer_Event_Handler+0xc0>)
 800bade:	889b      	ldrh	r3, [r3, #4]
 800bae0:	3302      	adds	r3, #2
 800bae2:	429a      	cmp	r2, r3
 800bae4:	d118      	bne.n	800bb18 <PeerToPeer_Event_Handler+0x80>
              return_value = SVCCTL_EvtAckFlowEnable;
 800bae6:	2301      	movs	r3, #1
 800bae8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
              if(attribute_modified->Attr_Data[0] & COMSVC_Notification)
 800baec:	69bb      	ldr	r3, [r7, #24]
 800baee:	7a1b      	ldrb	r3, [r3, #8]
 800baf0:	f003 0301 	and.w	r3, r3, #1
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d007      	beq.n	800bb08 <PeerToPeer_Event_Handler+0x70>
                Notification.P2P_Evt_Opcode = P2PS_STM__NOTIFY_ENABLED_EVT;
 800baf8:	2300      	movs	r3, #0
 800bafa:	723b      	strb	r3, [r7, #8]
                P2PS_STM_App_Notification(&Notification);
 800bafc:	f107 0308 	add.w	r3, r7, #8
 800bb00:	4618      	mov	r0, r3
 800bb02:	f001 fbd5 	bl	800d2b0 <P2PS_STM_App_Notification>
        break;
 800bb06:	e01f      	b.n	800bb48 <PeerToPeer_Event_Handler+0xb0>
                Notification.P2P_Evt_Opcode = P2PS_STM_NOTIFY_DISABLED_EVT;
 800bb08:	2301      	movs	r3, #1
 800bb0a:	723b      	strb	r3, [r7, #8]
                P2PS_STM_App_Notification(&Notification);
 800bb0c:	f107 0308 	add.w	r3, r7, #8
 800bb10:	4618      	mov	r0, r3
 800bb12:	f001 fbcd 	bl	800d2b0 <P2PS_STM_App_Notification>
        break;
 800bb16:	e017      	b.n	800bb48 <PeerToPeer_Event_Handler+0xb0>
            else if(attribute_modified->Attr_Handle == (aPeerToPeerContext.P2PWriteClientToServerCharHdle + 1))
 800bb18:	69bb      	ldr	r3, [r7, #24]
 800bb1a:	885b      	ldrh	r3, [r3, #2]
 800bb1c:	b29b      	uxth	r3, r3
 800bb1e:	461a      	mov	r2, r3
 800bb20:	4b0d      	ldr	r3, [pc, #52]	; (800bb58 <PeerToPeer_Event_Handler+0xc0>)
 800bb22:	885b      	ldrh	r3, [r3, #2]
 800bb24:	3301      	adds	r3, #1
 800bb26:	429a      	cmp	r2, r3
 800bb28:	d10e      	bne.n	800bb48 <PeerToPeer_Event_Handler+0xb0>
              Notification.P2P_Evt_Opcode = P2PS_STM_WRITE_EVT;
 800bb2a:	2303      	movs	r3, #3
 800bb2c:	723b      	strb	r3, [r7, #8]
              Notification.DataTransfered.Length=attribute_modified->Attr_Data_Length;
 800bb2e:	69bb      	ldr	r3, [r7, #24]
 800bb30:	88db      	ldrh	r3, [r3, #6]
 800bb32:	b29b      	uxth	r3, r3
 800bb34:	b2db      	uxtb	r3, r3
 800bb36:	743b      	strb	r3, [r7, #16]
              Notification.DataTransfered.pPayload=attribute_modified->Attr_Data;
 800bb38:	69bb      	ldr	r3, [r7, #24]
 800bb3a:	3308      	adds	r3, #8
 800bb3c:	60fb      	str	r3, [r7, #12]
              P2PS_STM_App_Notification(&Notification);  
 800bb3e:	f107 0308 	add.w	r3, r7, #8
 800bb42:	4618      	mov	r0, r3
 800bb44:	f001 fbb4 	bl	800d2b0 <P2PS_STM_App_Notification>
        break;
 800bb48:	bf00      	nop
    break; /* HCI_EVT_VENDOR_SPECIFIC */
 800bb4a:	bf00      	nop
  }

  return(return_value);
 800bb4c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}/* end SVCCTL_EvtAckStatus_t */
 800bb50:	4618      	mov	r0, r3
 800bb52:	3728      	adds	r7, #40	; 0x28
 800bb54:	46bd      	mov	sp, r7
 800bb56:	bd80      	pop	{r7, pc}
 800bb58:	20000210 	.word	0x20000210

0800bb5c <P2PS_STM_Init>:
 * @brief  Service initialization
 * @param  None
 * @retval None
 */
void P2PS_STM_Init(void)
{
 800bb5c:	b580      	push	{r7, lr}
 800bb5e:	b08a      	sub	sp, #40	; 0x28
 800bb60:	af06      	add	r7, sp, #24
  Char_UUID_t  uuid16;

  /**
   *	Register the event handler to the BLE controller
   */
  SVCCTL_RegisterSvcHandler(PeerToPeer_Event_Handler);
 800bb62:	484a      	ldr	r0, [pc, #296]	; (800bc8c <P2PS_STM_Init+0x130>)
 800bb64:	f000 f930 	bl	800bdc8 <SVCCTL_RegisterSvcHandler>
     *                                2 for P2P Write characteristic +
     *                                2 for P2P Notify characteristic +
     *                                1 for client char configuration descriptor +
     *                                
     */
    COPY_P2P_SERVICE_UUID(uuid16.Char_UUID_128);
 800bb68:	238f      	movs	r3, #143	; 0x8f
 800bb6a:	703b      	strb	r3, [r7, #0]
 800bb6c:	23e5      	movs	r3, #229	; 0xe5
 800bb6e:	707b      	strb	r3, [r7, #1]
 800bb70:	23b3      	movs	r3, #179	; 0xb3
 800bb72:	70bb      	strb	r3, [r7, #2]
 800bb74:	23d5      	movs	r3, #213	; 0xd5
 800bb76:	70fb      	strb	r3, [r7, #3]
 800bb78:	232e      	movs	r3, #46	; 0x2e
 800bb7a:	713b      	strb	r3, [r7, #4]
 800bb7c:	237f      	movs	r3, #127	; 0x7f
 800bb7e:	717b      	strb	r3, [r7, #5]
 800bb80:	234a      	movs	r3, #74	; 0x4a
 800bb82:	71bb      	strb	r3, [r7, #6]
 800bb84:	2398      	movs	r3, #152	; 0x98
 800bb86:	71fb      	strb	r3, [r7, #7]
 800bb88:	232a      	movs	r3, #42	; 0x2a
 800bb8a:	723b      	strb	r3, [r7, #8]
 800bb8c:	2348      	movs	r3, #72	; 0x48
 800bb8e:	727b      	strb	r3, [r7, #9]
 800bb90:	237a      	movs	r3, #122	; 0x7a
 800bb92:	72bb      	strb	r3, [r7, #10]
 800bb94:	23cc      	movs	r3, #204	; 0xcc
 800bb96:	72fb      	strb	r3, [r7, #11]
 800bb98:	2340      	movs	r3, #64	; 0x40
 800bb9a:	733b      	strb	r3, [r7, #12]
 800bb9c:	23fe      	movs	r3, #254	; 0xfe
 800bb9e:	737b      	strb	r3, [r7, #13]
 800bba0:	2300      	movs	r3, #0
 800bba2:	73bb      	strb	r3, [r7, #14]
 800bba4:	2300      	movs	r3, #0
 800bba6:	73fb      	strb	r3, [r7, #15]
    aci_gatt_add_service(UUID_TYPE_128,
 800bba8:	4639      	mov	r1, r7
 800bbaa:	4b39      	ldr	r3, [pc, #228]	; (800bc90 <P2PS_STM_Init+0x134>)
 800bbac:	9300      	str	r3, [sp, #0]
 800bbae:	2308      	movs	r3, #8
 800bbb0:	2201      	movs	r2, #1
 800bbb2:	2002      	movs	r0, #2
 800bbb4:	f7ff fb0b 	bl	800b1ce <aci_gatt_add_service>
                      &(aPeerToPeerContext.PeerToPeerSvcHdle));

    /**
     *  Add LED Characteristic
     */
    COPY_P2P_WRITE_CHAR_UUID(uuid16.Char_UUID_128);
 800bbb8:	2319      	movs	r3, #25
 800bbba:	703b      	strb	r3, [r7, #0]
 800bbbc:	23ed      	movs	r3, #237	; 0xed
 800bbbe:	707b      	strb	r3, [r7, #1]
 800bbc0:	2382      	movs	r3, #130	; 0x82
 800bbc2:	70bb      	strb	r3, [r7, #2]
 800bbc4:	23ae      	movs	r3, #174	; 0xae
 800bbc6:	70fb      	strb	r3, [r7, #3]
 800bbc8:	23ed      	movs	r3, #237	; 0xed
 800bbca:	713b      	strb	r3, [r7, #4]
 800bbcc:	2321      	movs	r3, #33	; 0x21
 800bbce:	717b      	strb	r3, [r7, #5]
 800bbd0:	234c      	movs	r3, #76	; 0x4c
 800bbd2:	71bb      	strb	r3, [r7, #6]
 800bbd4:	239d      	movs	r3, #157	; 0x9d
 800bbd6:	71fb      	strb	r3, [r7, #7]
 800bbd8:	2341      	movs	r3, #65	; 0x41
 800bbda:	723b      	strb	r3, [r7, #8]
 800bbdc:	2345      	movs	r3, #69	; 0x45
 800bbde:	727b      	strb	r3, [r7, #9]
 800bbe0:	2322      	movs	r3, #34	; 0x22
 800bbe2:	72bb      	strb	r3, [r7, #10]
 800bbe4:	238e      	movs	r3, #142	; 0x8e
 800bbe6:	72fb      	strb	r3, [r7, #11]
 800bbe8:	2341      	movs	r3, #65	; 0x41
 800bbea:	733b      	strb	r3, [r7, #12]
 800bbec:	23fe      	movs	r3, #254	; 0xfe
 800bbee:	737b      	strb	r3, [r7, #13]
 800bbf0:	2300      	movs	r3, #0
 800bbf2:	73bb      	strb	r3, [r7, #14]
 800bbf4:	2300      	movs	r3, #0
 800bbf6:	73fb      	strb	r3, [r7, #15]
    aci_gatt_add_char(aPeerToPeerContext.PeerToPeerSvcHdle,
 800bbf8:	4b25      	ldr	r3, [pc, #148]	; (800bc90 <P2PS_STM_Init+0x134>)
 800bbfa:	8818      	ldrh	r0, [r3, #0]
 800bbfc:	463a      	mov	r2, r7
 800bbfe:	4b25      	ldr	r3, [pc, #148]	; (800bc94 <P2PS_STM_Init+0x138>)
 800bc00:	9305      	str	r3, [sp, #20]
 800bc02:	2301      	movs	r3, #1
 800bc04:	9304      	str	r3, [sp, #16]
 800bc06:	230a      	movs	r3, #10
 800bc08:	9303      	str	r3, [sp, #12]
 800bc0a:	2301      	movs	r3, #1
 800bc0c:	9302      	str	r3, [sp, #8]
 800bc0e:	2300      	movs	r3, #0
 800bc10:	9301      	str	r3, [sp, #4]
 800bc12:	2306      	movs	r3, #6
 800bc14:	9300      	str	r3, [sp, #0]
 800bc16:	2302      	movs	r3, #2
 800bc18:	2102      	movs	r1, #2
 800bc1a:	f7ff fb87 	bl	800b32c <aci_gatt_add_char>
                      &(aPeerToPeerContext.P2PWriteClientToServerCharHdle));

    /**
     *   Add Button Characteristic
     */
    COPY_P2P_NOTIFY_UUID(uuid16.Char_UUID_128);
 800bc1e:	2319      	movs	r3, #25
 800bc20:	703b      	strb	r3, [r7, #0]
 800bc22:	23ed      	movs	r3, #237	; 0xed
 800bc24:	707b      	strb	r3, [r7, #1]
 800bc26:	2382      	movs	r3, #130	; 0x82
 800bc28:	70bb      	strb	r3, [r7, #2]
 800bc2a:	23ae      	movs	r3, #174	; 0xae
 800bc2c:	70fb      	strb	r3, [r7, #3]
 800bc2e:	23ed      	movs	r3, #237	; 0xed
 800bc30:	713b      	strb	r3, [r7, #4]
 800bc32:	2321      	movs	r3, #33	; 0x21
 800bc34:	717b      	strb	r3, [r7, #5]
 800bc36:	234c      	movs	r3, #76	; 0x4c
 800bc38:	71bb      	strb	r3, [r7, #6]
 800bc3a:	239d      	movs	r3, #157	; 0x9d
 800bc3c:	71fb      	strb	r3, [r7, #7]
 800bc3e:	2341      	movs	r3, #65	; 0x41
 800bc40:	723b      	strb	r3, [r7, #8]
 800bc42:	2345      	movs	r3, #69	; 0x45
 800bc44:	727b      	strb	r3, [r7, #9]
 800bc46:	2322      	movs	r3, #34	; 0x22
 800bc48:	72bb      	strb	r3, [r7, #10]
 800bc4a:	238e      	movs	r3, #142	; 0x8e
 800bc4c:	72fb      	strb	r3, [r7, #11]
 800bc4e:	2342      	movs	r3, #66	; 0x42
 800bc50:	733b      	strb	r3, [r7, #12]
 800bc52:	23fe      	movs	r3, #254	; 0xfe
 800bc54:	737b      	strb	r3, [r7, #13]
 800bc56:	2300      	movs	r3, #0
 800bc58:	73bb      	strb	r3, [r7, #14]
 800bc5a:	2300      	movs	r3, #0
 800bc5c:	73fb      	strb	r3, [r7, #15]
    aci_gatt_add_char(aPeerToPeerContext.PeerToPeerSvcHdle,
 800bc5e:	4b0c      	ldr	r3, [pc, #48]	; (800bc90 <P2PS_STM_Init+0x134>)
 800bc60:	8818      	ldrh	r0, [r3, #0]
 800bc62:	463a      	mov	r2, r7
 800bc64:	4b0c      	ldr	r3, [pc, #48]	; (800bc98 <P2PS_STM_Init+0x13c>)
 800bc66:	9305      	str	r3, [sp, #20]
 800bc68:	2301      	movs	r3, #1
 800bc6a:	9304      	str	r3, [sp, #16]
 800bc6c:	230a      	movs	r3, #10
 800bc6e:	9303      	str	r3, [sp, #12]
 800bc70:	2301      	movs	r3, #1
 800bc72:	9302      	str	r3, [sp, #8]
 800bc74:	2300      	movs	r3, #0
 800bc76:	9301      	str	r3, [sp, #4]
 800bc78:	2310      	movs	r3, #16
 800bc7a:	9300      	str	r3, [sp, #0]
 800bc7c:	2302      	movs	r3, #2
 800bc7e:	2102      	movs	r1, #2
 800bc80:	f7ff fb54 	bl	800b32c <aci_gatt_add_char>
                      0,
                      &(aPeerToPeerContext.RebootReqCharHdle));
#endif    

    
  return;
 800bc84:	bf00      	nop
}
 800bc86:	3710      	adds	r7, #16
 800bc88:	46bd      	mov	sp, r7
 800bc8a:	bd80      	pop	{r7, pc}
 800bc8c:	0800ba99 	.word	0x0800ba99
 800bc90:	20000210 	.word	0x20000210
 800bc94:	20000212 	.word	0x20000212
 800bc98:	20000214 	.word	0x20000214

0800bc9c <BLS_Init>:
/* Private functions ----------------------------------------------------------*/
/* Weak functions ----------------------------------------------------------*/
void BVOPUS_STM_Init(void);

__weak void BLS_Init( void )
{
 800bc9c:	b480      	push	{r7}
 800bc9e:	af00      	add	r7, sp, #0
  return;
 800bca0:	bf00      	nop
}
 800bca2:	46bd      	mov	sp, r7
 800bca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bca8:	4770      	bx	lr

0800bcaa <CRS_STM_Init>:
__weak void CRS_STM_Init( void )
{
 800bcaa:	b480      	push	{r7}
 800bcac:	af00      	add	r7, sp, #0
  return;
 800bcae:	bf00      	nop
}
 800bcb0:	46bd      	mov	sp, r7
 800bcb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcb6:	4770      	bx	lr

0800bcb8 <DIS_Init>:
__weak void DIS_Init( void )
{
 800bcb8:	b480      	push	{r7}
 800bcba:	af00      	add	r7, sp, #0
  return;
 800bcbc:	bf00      	nop
}
 800bcbe:	46bd      	mov	sp, r7
 800bcc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcc4:	4770      	bx	lr

0800bcc6 <EDS_STM_Init>:
__weak void EDS_STM_Init( void )
{
 800bcc6:	b480      	push	{r7}
 800bcc8:	af00      	add	r7, sp, #0
  return;
 800bcca:	bf00      	nop
}
 800bccc:	46bd      	mov	sp, r7
 800bcce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcd2:	4770      	bx	lr

0800bcd4 <HIDS_Init>:
__weak void HIDS_Init( void )
{
 800bcd4:	b480      	push	{r7}
 800bcd6:	af00      	add	r7, sp, #0
  return;
 800bcd8:	bf00      	nop
}
 800bcda:	46bd      	mov	sp, r7
 800bcdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bce0:	4770      	bx	lr

0800bce2 <HRS_Init>:
__weak void HRS_Init( void )
{
 800bce2:	b480      	push	{r7}
 800bce4:	af00      	add	r7, sp, #0
  return;
 800bce6:	bf00      	nop
}
 800bce8:	46bd      	mov	sp, r7
 800bcea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcee:	4770      	bx	lr

0800bcf0 <HTS_Init>:
__weak void HTS_Init( void )
{
 800bcf0:	b480      	push	{r7}
 800bcf2:	af00      	add	r7, sp, #0
  return;
 800bcf4:	bf00      	nop
}
 800bcf6:	46bd      	mov	sp, r7
 800bcf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcfc:	4770      	bx	lr

0800bcfe <IAS_Init>:
__weak void IAS_Init( void )
{
 800bcfe:	b480      	push	{r7}
 800bd00:	af00      	add	r7, sp, #0
  return;
 800bd02:	bf00      	nop
}
 800bd04:	46bd      	mov	sp, r7
 800bd06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd0a:	4770      	bx	lr

0800bd0c <LLS_Init>:
__weak void LLS_Init( void )
{
 800bd0c:	b480      	push	{r7}
 800bd0e:	af00      	add	r7, sp, #0
  return;
 800bd10:	bf00      	nop
}
 800bd12:	46bd      	mov	sp, r7
 800bd14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd18:	4770      	bx	lr

0800bd1a <TPS_Init>:
__weak void TPS_Init( void )
{
 800bd1a:	b480      	push	{r7}
 800bd1c:	af00      	add	r7, sp, #0
  return;
 800bd1e:	bf00      	nop
}
 800bd20:	46bd      	mov	sp, r7
 800bd22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd26:	4770      	bx	lr

0800bd28 <MOTENV_STM_Init>:
__weak void MOTENV_STM_Init( void )
{
 800bd28:	b480      	push	{r7}
 800bd2a:	af00      	add	r7, sp, #0
  return;
 800bd2c:	bf00      	nop
}
 800bd2e:	46bd      	mov	sp, r7
 800bd30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd34:	4770      	bx	lr

0800bd36 <OTAS_STM_Init>:
__weak void P2PS_STM_Init( void )
{
  return;
}
__weak void OTAS_STM_Init( void )
{
 800bd36:	b480      	push	{r7}
 800bd38:	af00      	add	r7, sp, #0
  return;
 800bd3a:	bf00      	nop
}
 800bd3c:	46bd      	mov	sp, r7
 800bd3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd42:	4770      	bx	lr

0800bd44 <MESH_Init>:
__weak void MESH_Init( void )
{
 800bd44:	b480      	push	{r7}
 800bd46:	af00      	add	r7, sp, #0
  return;
 800bd48:	bf00      	nop
}
 800bd4a:	46bd      	mov	sp, r7
 800bd4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd50:	4770      	bx	lr

0800bd52 <BVOPUS_STM_Init>:
__weak void BVOPUS_STM_Init( void )
{
 800bd52:	b480      	push	{r7}
 800bd54:	af00      	add	r7, sp, #0
  return;
 800bd56:	bf00      	nop
}
 800bd58:	46bd      	mov	sp, r7
 800bd5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd5e:	4770      	bx	lr

0800bd60 <SVCCTL_Init>:
}

/* Functions Definition ------------------------------------------------------*/

void SVCCTL_Init( void )
{
 800bd60:	b580      	push	{r7, lr}
 800bd62:	af00      	add	r7, sp, #0
 
  /**
   * Initialize the number of registered Handler
   */
  SVCCTL_EvtHandler.NbreOfRegisteredHandler = 0;
 800bd64:	4b04      	ldr	r3, [pc, #16]	; (800bd78 <SVCCTL_Init+0x18>)
 800bd66:	2200      	movs	r2, #0
 800bd68:	771a      	strb	r2, [r3, #28]
  SVCCTL_CltHandler.NbreOfRegisteredHandler = 0;
 800bd6a:	4b04      	ldr	r3, [pc, #16]	; (800bd7c <SVCCTL_Init+0x1c>)
 800bd6c:	2200      	movs	r2, #0
 800bd6e:	701a      	strb	r2, [r3, #0]

  /**
   * Add and Initialize requested services
   */
  SVCCTL_SvcInit();
 800bd70:	f000 f806 	bl	800bd80 <SVCCTL_SvcInit>

  return;
 800bd74:	bf00      	nop
}
 800bd76:	bd80      	pop	{r7, pc}
 800bd78:	20000218 	.word	0x20000218
 800bd7c:	20000238 	.word	0x20000238

0800bd80 <SVCCTL_SvcInit>:

__weak void SVCCTL_SvcInit(void)
{
 800bd80:	b580      	push	{r7, lr}
 800bd82:	af00      	add	r7, sp, #0
  BLS_Init();
 800bd84:	f7ff ff8a 	bl	800bc9c <BLS_Init>

  CRS_STM_Init();
 800bd88:	f7ff ff8f 	bl	800bcaa <CRS_STM_Init>

  DIS_Init();
 800bd8c:	f7ff ff94 	bl	800bcb8 <DIS_Init>

  EDS_STM_Init();
 800bd90:	f7ff ff99 	bl	800bcc6 <EDS_STM_Init>

  HIDS_Init();
 800bd94:	f7ff ff9e 	bl	800bcd4 <HIDS_Init>

  HRS_Init();
 800bd98:	f7ff ffa3 	bl	800bce2 <HRS_Init>

  HTS_Init();
 800bd9c:	f7ff ffa8 	bl	800bcf0 <HTS_Init>

  IAS_Init();
 800bda0:	f7ff ffad 	bl	800bcfe <IAS_Init>

  LLS_Init();
 800bda4:	f7ff ffb2 	bl	800bd0c <LLS_Init>

  TPS_Init();
 800bda8:	f7ff ffb7 	bl	800bd1a <TPS_Init>

  MOTENV_STM_Init();
 800bdac:	f7ff ffbc 	bl	800bd28 <MOTENV_STM_Init>

  P2PS_STM_Init();
 800bdb0:	f7ff fed4 	bl	800bb5c <P2PS_STM_Init>

  OTAS_STM_Init();
 800bdb4:	f7ff ffbf 	bl	800bd36 <OTAS_STM_Init>
  
  BVOPUS_STM_Init();
 800bdb8:	f7ff ffcb 	bl	800bd52 <BVOPUS_STM_Init>

  MESH_Init();
 800bdbc:	f7ff ffc2 	bl	800bd44 <MESH_Init>

  SVCCTL_InitCustomSvc();
 800bdc0:	f000 f8ea 	bl	800bf98 <SVCCTL_InitCustomSvc>
  
  return;
 800bdc4:	bf00      	nop
}
 800bdc6:	bd80      	pop	{r7, pc}

0800bdc8 <SVCCTL_RegisterSvcHandler>:
 * @brief  BLE Controller initialization
 * @param  None
 * @retval None
 */
void SVCCTL_RegisterSvcHandler( SVC_CTL_p_EvtHandler_t pfBLE_SVC_Service_Event_Handler )
{
 800bdc8:	b480      	push	{r7}
 800bdca:	b083      	sub	sp, #12
 800bdcc:	af00      	add	r7, sp, #0
 800bdce:	6078      	str	r0, [r7, #4]
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
  SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[SVCCTL_EvtHandler.NbreOfRegisteredHandler] = pfBLE_SVC_Service_Event_Handler;
 800bdd0:	4b09      	ldr	r3, [pc, #36]	; (800bdf8 <SVCCTL_RegisterSvcHandler+0x30>)
 800bdd2:	7f1b      	ldrb	r3, [r3, #28]
 800bdd4:	4619      	mov	r1, r3
 800bdd6:	4a08      	ldr	r2, [pc, #32]	; (800bdf8 <SVCCTL_RegisterSvcHandler+0x30>)
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
#endif
  SVCCTL_EvtHandler.NbreOfRegisteredHandler++;
 800bdde:	4b06      	ldr	r3, [pc, #24]	; (800bdf8 <SVCCTL_RegisterSvcHandler+0x30>)
 800bde0:	7f1b      	ldrb	r3, [r3, #28]
 800bde2:	3301      	adds	r3, #1
 800bde4:	b2da      	uxtb	r2, r3
 800bde6:	4b04      	ldr	r3, [pc, #16]	; (800bdf8 <SVCCTL_RegisterSvcHandler+0x30>)
 800bde8:	771a      	strb	r2, [r3, #28]

  return;
 800bdea:	bf00      	nop
}
 800bdec:	370c      	adds	r7, #12
 800bdee:	46bd      	mov	sp, r7
 800bdf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdf4:	4770      	bx	lr
 800bdf6:	bf00      	nop
 800bdf8:	20000218 	.word	0x20000218

0800bdfc <SVCCTL_UserEvtRx>:

  return;
}

SVCCTL_UserEvtFlowStatus_t SVCCTL_UserEvtRx( void *pckt )
{
 800bdfc:	b580      	push	{r7, lr}
 800bdfe:	b086      	sub	sp, #24
 800be00:	af00      	add	r7, sp, #0
 800be02:	6078      	str	r0, [r7, #4]
  evt_blue_aci *blue_evt;
  SVCCTL_EvtAckStatus_t event_notification_status;
  SVCCTL_UserEvtFlowStatus_t return_status;
  uint8_t index;

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	3301      	adds	r3, #1
 800be08:	613b      	str	r3, [r7, #16]
  event_notification_status = SVCCTL_EvtNotAck;
 800be0a:	2300      	movs	r3, #0
 800be0c:	75fb      	strb	r3, [r7, #23]

  switch (event_pckt->evt)
 800be0e:	693b      	ldr	r3, [r7, #16]
 800be10:	781b      	ldrb	r3, [r3, #0]
 800be12:	2bff      	cmp	r3, #255	; 0xff
 800be14:	d000      	beq.n	800be18 <SVCCTL_UserEvtRx+0x1c>
      }
    }
      break; /* HCI_EVT_VENDOR_SPECIFIC */

    default:
      break;
 800be16:	e025      	b.n	800be64 <SVCCTL_UserEvtRx+0x68>
      blue_evt = (evt_blue_aci*) event_pckt->data;
 800be18:	693b      	ldr	r3, [r7, #16]
 800be1a:	3302      	adds	r3, #2
 800be1c:	60fb      	str	r3, [r7, #12]
      switch ((blue_evt->ecode) & SVCCTL_EGID_EVT_MASK)
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	881b      	ldrh	r3, [r3, #0]
 800be22:	b29b      	uxth	r3, r3
 800be24:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800be28:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800be2c:	d000      	beq.n	800be30 <SVCCTL_UserEvtRx+0x34>
          break;
 800be2e:	e018      	b.n	800be62 <SVCCTL_UserEvtRx+0x66>
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 800be30:	2300      	movs	r3, #0
 800be32:	757b      	strb	r3, [r7, #21]
 800be34:	e00d      	b.n	800be52 <SVCCTL_UserEvtRx+0x56>
            event_notification_status = SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[index](pckt);
 800be36:	7d7b      	ldrb	r3, [r7, #21]
 800be38:	4a18      	ldr	r2, [pc, #96]	; (800be9c <SVCCTL_UserEvtRx+0xa0>)
 800be3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800be3e:	6878      	ldr	r0, [r7, #4]
 800be40:	4798      	blx	r3
 800be42:	4603      	mov	r3, r0
 800be44:	75fb      	strb	r3, [r7, #23]
            if (event_notification_status != SVCCTL_EvtNotAck)
 800be46:	7dfb      	ldrb	r3, [r7, #23]
 800be48:	2b00      	cmp	r3, #0
 800be4a:	d108      	bne.n	800be5e <SVCCTL_UserEvtRx+0x62>
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 800be4c:	7d7b      	ldrb	r3, [r7, #21]
 800be4e:	3301      	adds	r3, #1
 800be50:	757b      	strb	r3, [r7, #21]
 800be52:	4b12      	ldr	r3, [pc, #72]	; (800be9c <SVCCTL_UserEvtRx+0xa0>)
 800be54:	7f1b      	ldrb	r3, [r3, #28]
 800be56:	7d7a      	ldrb	r2, [r7, #21]
 800be58:	429a      	cmp	r2, r3
 800be5a:	d3ec      	bcc.n	800be36 <SVCCTL_UserEvtRx+0x3a>
          break;
 800be5c:	e000      	b.n	800be60 <SVCCTL_UserEvtRx+0x64>
              break;
 800be5e:	bf00      	nop
          break;
 800be60:	bf00      	nop
      break; /* HCI_EVT_VENDOR_SPECIFIC */
 800be62:	bf00      	nop

  /**
   * When no registered handlers (either Service or Client) has acknowledged the GATT event, it is reported to the application
   * a GAP event is always reported to the applicaiton.
   */
  switch (event_notification_status)
 800be64:	7dfb      	ldrb	r3, [r7, #23]
 800be66:	2b01      	cmp	r3, #1
 800be68:	d009      	beq.n	800be7e <SVCCTL_UserEvtRx+0x82>
 800be6a:	2b02      	cmp	r3, #2
 800be6c:	d00a      	beq.n	800be84 <SVCCTL_UserEvtRx+0x88>
 800be6e:	2b00      	cmp	r3, #0
 800be70:	d10b      	bne.n	800be8a <SVCCTL_UserEvtRx+0x8e>
    case SVCCTL_EvtNotAck:
      /**
       *  The event has NOT been managed.
       *  It shall be passed to the application for processing
       */
      return_status = SVCCTL_App_Notification(pckt);
 800be72:	6878      	ldr	r0, [r7, #4]
 800be74:	f000 ff4e 	bl	800cd14 <SVCCTL_App_Notification>
 800be78:	4603      	mov	r3, r0
 800be7a:	75bb      	strb	r3, [r7, #22]
      break;
 800be7c:	e008      	b.n	800be90 <SVCCTL_UserEvtRx+0x94>

    case SVCCTL_EvtAckFlowEnable:
      return_status = SVCCTL_UserEvtFlowEnable;
 800be7e:	2301      	movs	r3, #1
 800be80:	75bb      	strb	r3, [r7, #22]
      break;
 800be82:	e005      	b.n	800be90 <SVCCTL_UserEvtRx+0x94>

    case SVCCTL_EvtAckFlowDisable:
      return_status = SVCCTL_UserEvtFlowDisable;
 800be84:	2300      	movs	r3, #0
 800be86:	75bb      	strb	r3, [r7, #22]
      break;
 800be88:	e002      	b.n	800be90 <SVCCTL_UserEvtRx+0x94>

    default:
      return_status = SVCCTL_UserEvtFlowEnable;
 800be8a:	2301      	movs	r3, #1
 800be8c:	75bb      	strb	r3, [r7, #22]
      break;
 800be8e:	bf00      	nop
  }

  return (return_status);
 800be90:	7dbb      	ldrb	r3, [r7, #22]
}
 800be92:	4618      	mov	r0, r3
 800be94:	3718      	adds	r7, #24
 800be96:	46bd      	mov	sp, r7
 800be98:	bd80      	pop	{r7, pc}
 800be9a:	bf00      	nop
 800be9c:	20000218 	.word	0x20000218

0800bea0 <Template_Event_Handler>:
 * @brief  Event handler
 * @param  Event: Address of the buffer holding the Event
 * @retval Ack: Return whether the Event has been managed or not
 */
static SVCCTL_EvtAckStatus_t Template_Event_Handler(void *Event)
{
 800bea0:	b580      	push	{r7, lr}
 800bea2:	b08a      	sub	sp, #40	; 0x28
 800bea4:	af00      	add	r7, sp, #0
 800bea6:	6078      	str	r0, [r7, #4]
  hci_event_pckt *event_pckt;
  evt_blue_aci *blue_evt;
  aci_gatt_attribute_modified_event_rp0    * attribute_modified;
  TEMPLATE_STM_App_Notification_evt_t Notification;

  return_value = SVCCTL_EvtNotAck;
 800bea8:	2300      	movs	r3, #0
 800beaa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data);
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	3301      	adds	r3, #1
 800beb2:	623b      	str	r3, [r7, #32]

  switch(event_pckt->evt)
 800beb4:	6a3b      	ldr	r3, [r7, #32]
 800beb6:	781b      	ldrb	r3, [r3, #0]
 800beb8:	2bff      	cmp	r3, #255	; 0xff
 800beba:	d000      	beq.n	800bebe <Template_Event_Handler+0x1e>
      }
    }
    break; /* HCI_EVT_VENDOR_SPECIFIC */

    default:
      break;
 800bebc:	e063      	b.n	800bf86 <Template_Event_Handler+0xe6>
      blue_evt = (evt_blue_aci*)event_pckt->data;
 800bebe:	6a3b      	ldr	r3, [r7, #32]
 800bec0:	3302      	adds	r3, #2
 800bec2:	61fb      	str	r3, [r7, #28]
      switch(blue_evt->ecode)
 800bec4:	69fb      	ldr	r3, [r7, #28]
 800bec6:	881b      	ldrh	r3, [r3, #0]
 800bec8:	b29b      	uxth	r3, r3
 800beca:	461a      	mov	r2, r3
 800becc:	f640 4301 	movw	r3, #3073	; 0xc01
 800bed0:	429a      	cmp	r2, r3
 800bed2:	d000      	beq.n	800bed6 <Template_Event_Handler+0x36>
          break;
 800bed4:	e056      	b.n	800bf84 <Template_Event_Handler+0xe4>
          attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blue_evt->data;
 800bed6:	69fb      	ldr	r3, [r7, #28]
 800bed8:	3302      	adds	r3, #2
 800beda:	61bb      	str	r3, [r7, #24]
            if(attribute_modified->Attr_Handle == (aTemplateContext.TemplateNotifyServerToClientCharHdle + 2))
 800bedc:	69bb      	ldr	r3, [r7, #24]
 800bede:	885b      	ldrh	r3, [r3, #2]
 800bee0:	b29b      	uxth	r3, r3
 800bee2:	461a      	mov	r2, r3
 800bee4:	4b2b      	ldr	r3, [pc, #172]	; (800bf94 <Template_Event_Handler+0xf4>)
 800bee6:	889b      	ldrh	r3, [r3, #4]
 800bee8:	3302      	adds	r3, #2
 800beea:	429a      	cmp	r2, r3
 800beec:	d118      	bne.n	800bf20 <Template_Event_Handler+0x80>
              return_value = SVCCTL_EvtAckFlowEnable;
 800beee:	2301      	movs	r3, #1
 800bef0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
              if(attribute_modified->Attr_Data[0] & COMSVC_Notification)
 800bef4:	69bb      	ldr	r3, [r7, #24]
 800bef6:	7a1b      	ldrb	r3, [r3, #8]
 800bef8:	f003 0301 	and.w	r3, r3, #1
 800befc:	2b00      	cmp	r3, #0
 800befe:	d007      	beq.n	800bf10 <Template_Event_Handler+0x70>
                Notification.Template_Evt_Opcode = TEMPLATE_STM_NOTIFY_ENABLED_EVT;
 800bf00:	2300      	movs	r3, #0
 800bf02:	723b      	strb	r3, [r7, #8]
                TEMPLATE_STM_App_Notification(&Notification);
 800bf04:	f107 0308 	add.w	r3, r7, #8
 800bf08:	4618      	mov	r0, r3
 800bf0a:	f001 fa0d 	bl	800d328 <TEMPLATE_STM_App_Notification>
        break;
 800bf0e:	e038      	b.n	800bf82 <Template_Event_Handler+0xe2>
                Notification.Template_Evt_Opcode = TEMPLATE_STM_NOTIFY_DISABLED_EVT;
 800bf10:	2301      	movs	r3, #1
 800bf12:	723b      	strb	r3, [r7, #8]
                TEMPLATE_STM_App_Notification(&Notification);
 800bf14:	f107 0308 	add.w	r3, r7, #8
 800bf18:	4618      	mov	r0, r3
 800bf1a:	f001 fa05 	bl	800d328 <TEMPLATE_STM_App_Notification>
        break;
 800bf1e:	e030      	b.n	800bf82 <Template_Event_Handler+0xe2>
            else if(attribute_modified->Attr_Handle == (aTemplateContext.TemplateWriteClientToServerCharHdle + 1))
 800bf20:	69bb      	ldr	r3, [r7, #24]
 800bf22:	885b      	ldrh	r3, [r3, #2]
 800bf24:	b29b      	uxth	r3, r3
 800bf26:	461a      	mov	r2, r3
 800bf28:	4b1a      	ldr	r3, [pc, #104]	; (800bf94 <Template_Event_Handler+0xf4>)
 800bf2a:	885b      	ldrh	r3, [r3, #2]
 800bf2c:	3301      	adds	r3, #1
 800bf2e:	429a      	cmp	r2, r3
 800bf30:	d10f      	bne.n	800bf52 <Template_Event_Handler+0xb2>
              Notification.Template_Evt_Opcode = TEMPLATE_STM_WRITE_EVT;
 800bf32:	2303      	movs	r3, #3
 800bf34:	723b      	strb	r3, [r7, #8]
              Notification.DataTransfered.Length=attribute_modified->Attr_Data_Length;
 800bf36:	69bb      	ldr	r3, [r7, #24]
 800bf38:	88db      	ldrh	r3, [r3, #6]
 800bf3a:	b29b      	uxth	r3, r3
 800bf3c:	b2db      	uxtb	r3, r3
 800bf3e:	743b      	strb	r3, [r7, #16]
              Notification.DataTransfered.pPayload=attribute_modified->Attr_Data;
 800bf40:	69bb      	ldr	r3, [r7, #24]
 800bf42:	3308      	adds	r3, #8
 800bf44:	60fb      	str	r3, [r7, #12]
              TEMPLATE_STM_App_Notification(&Notification);  
 800bf46:	f107 0308 	add.w	r3, r7, #8
 800bf4a:	4618      	mov	r0, r3
 800bf4c:	f001 f9ec 	bl	800d328 <TEMPLATE_STM_App_Notification>
        break;
 800bf50:	e017      	b.n	800bf82 <Template_Event_Handler+0xe2>
            else if(attribute_modified->Attr_Handle == (aTemplateContext.RebootReqCharHdle + 1))
 800bf52:	69bb      	ldr	r3, [r7, #24]
 800bf54:	885b      	ldrh	r3, [r3, #2]
 800bf56:	b29b      	uxth	r3, r3
 800bf58:	461a      	mov	r2, r3
 800bf5a:	4b0e      	ldr	r3, [pc, #56]	; (800bf94 <Template_Event_Handler+0xf4>)
 800bf5c:	88db      	ldrh	r3, [r3, #6]
 800bf5e:	3301      	adds	r3, #1
 800bf60:	429a      	cmp	r2, r3
 800bf62:	d10e      	bne.n	800bf82 <Template_Event_Handler+0xe2>
              Notification.Template_Evt_Opcode = TEMPLATE_STM_BOOT_REQUEST_EVT;
 800bf64:	2304      	movs	r3, #4
 800bf66:	723b      	strb	r3, [r7, #8]
              Notification.DataTransfered.Length=attribute_modified->Attr_Data_Length;
 800bf68:	69bb      	ldr	r3, [r7, #24]
 800bf6a:	88db      	ldrh	r3, [r3, #6]
 800bf6c:	b29b      	uxth	r3, r3
 800bf6e:	b2db      	uxtb	r3, r3
 800bf70:	743b      	strb	r3, [r7, #16]
              Notification.DataTransfered.pPayload=attribute_modified->Attr_Data;
 800bf72:	69bb      	ldr	r3, [r7, #24]
 800bf74:	3308      	adds	r3, #8
 800bf76:	60fb      	str	r3, [r7, #12]
              TEMPLATE_STM_App_Notification(&Notification);
 800bf78:	f107 0308 	add.w	r3, r7, #8
 800bf7c:	4618      	mov	r0, r3
 800bf7e:	f001 f9d3 	bl	800d328 <TEMPLATE_STM_App_Notification>
        break;
 800bf82:	bf00      	nop
    break; /* HCI_EVT_VENDOR_SPECIFIC */
 800bf84:	bf00      	nop
  }

  return(return_value);
 800bf86:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}/* end SVCCTL_EvtAckStatus_t */
 800bf8a:	4618      	mov	r0, r3
 800bf8c:	3728      	adds	r7, #40	; 0x28
 800bf8e:	46bd      	mov	sp, r7
 800bf90:	bd80      	pop	{r7, pc}
 800bf92:	bf00      	nop
 800bf94:	2000023c 	.word	0x2000023c

0800bf98 <SVCCTL_InitCustomSvc>:
 * @brief  Service initialization
 * @param  None
 * @retval None
 */
void SVCCTL_InitCustomSvc(void)
{
 800bf98:	b580      	push	{r7, lr}
 800bf9a:	b08a      	sub	sp, #40	; 0x28
 800bf9c:	af06      	add	r7, sp, #24
  Char_UUID_t  uuid16;

  /**
   *	Register the event handler to the BLE controller
   */
  SVCCTL_RegisterSvcHandler(Template_Event_Handler);
 800bf9e:	484a      	ldr	r0, [pc, #296]	; (800c0c8 <SVCCTL_InitCustomSvc+0x130>)
 800bfa0:	f7ff ff12 	bl	800bdc8 <SVCCTL_RegisterSvcHandler>
     *                                2 for Template Notify characteristic +
     *                                1 for client char configuration descriptor +
     *                                
     */

    COPY_TEMPLATE_SERVICE_UUID(uuid16.Char_UUID_128);
 800bfa4:	238f      	movs	r3, #143	; 0x8f
 800bfa6:	703b      	strb	r3, [r7, #0]
 800bfa8:	23e5      	movs	r3, #229	; 0xe5
 800bfaa:	707b      	strb	r3, [r7, #1]
 800bfac:	23b3      	movs	r3, #179	; 0xb3
 800bfae:	70bb      	strb	r3, [r7, #2]
 800bfb0:	23d5      	movs	r3, #213	; 0xd5
 800bfb2:	70fb      	strb	r3, [r7, #3]
 800bfb4:	232e      	movs	r3, #46	; 0x2e
 800bfb6:	713b      	strb	r3, [r7, #4]
 800bfb8:	237f      	movs	r3, #127	; 0x7f
 800bfba:	717b      	strb	r3, [r7, #5]
 800bfbc:	234a      	movs	r3, #74	; 0x4a
 800bfbe:	71bb      	strb	r3, [r7, #6]
 800bfc0:	2398      	movs	r3, #152	; 0x98
 800bfc2:	71fb      	strb	r3, [r7, #7]
 800bfc4:	232a      	movs	r3, #42	; 0x2a
 800bfc6:	723b      	strb	r3, [r7, #8]
 800bfc8:	2348      	movs	r3, #72	; 0x48
 800bfca:	727b      	strb	r3, [r7, #9]
 800bfcc:	237a      	movs	r3, #122	; 0x7a
 800bfce:	72bb      	strb	r3, [r7, #10]
 800bfd0:	23cc      	movs	r3, #204	; 0xcc
 800bfd2:	72fb      	strb	r3, [r7, #11]
 800bfd4:	23bb      	movs	r3, #187	; 0xbb
 800bfd6:	733b      	strb	r3, [r7, #12]
 800bfd8:	23aa      	movs	r3, #170	; 0xaa
 800bfda:	737b      	strb	r3, [r7, #13]
 800bfdc:	2300      	movs	r3, #0
 800bfde:	73bb      	strb	r3, [r7, #14]
 800bfe0:	2300      	movs	r3, #0
 800bfe2:	73fb      	strb	r3, [r7, #15]
    aci_gatt_add_service(UUID_TYPE_128,
 800bfe4:	4639      	mov	r1, r7
 800bfe6:	4b39      	ldr	r3, [pc, #228]	; (800c0cc <SVCCTL_InitCustomSvc+0x134>)
 800bfe8:	9300      	str	r3, [sp, #0]
 800bfea:	2308      	movs	r3, #8
 800bfec:	2201      	movs	r2, #1
 800bfee:	2002      	movs	r0, #2
 800bff0:	f7ff f8ed 	bl	800b1ce <aci_gatt_add_service>
                      &(aTemplateContext.TemplateSvcHdle));

    /**
     *  Add Write Characteristic
     */
    COPY_TEMPLATE_WRITE_CHAR_UUID(uuid16.Char_UUID_128);
 800bff4:	2319      	movs	r3, #25
 800bff6:	703b      	strb	r3, [r7, #0]
 800bff8:	23ed      	movs	r3, #237	; 0xed
 800bffa:	707b      	strb	r3, [r7, #1]
 800bffc:	2382      	movs	r3, #130	; 0x82
 800bffe:	70bb      	strb	r3, [r7, #2]
 800c000:	23ae      	movs	r3, #174	; 0xae
 800c002:	70fb      	strb	r3, [r7, #3]
 800c004:	23ed      	movs	r3, #237	; 0xed
 800c006:	713b      	strb	r3, [r7, #4]
 800c008:	2321      	movs	r3, #33	; 0x21
 800c00a:	717b      	strb	r3, [r7, #5]
 800c00c:	234c      	movs	r3, #76	; 0x4c
 800c00e:	71bb      	strb	r3, [r7, #6]
 800c010:	239d      	movs	r3, #157	; 0x9d
 800c012:	71fb      	strb	r3, [r7, #7]
 800c014:	2341      	movs	r3, #65	; 0x41
 800c016:	723b      	strb	r3, [r7, #8]
 800c018:	2345      	movs	r3, #69	; 0x45
 800c01a:	727b      	strb	r3, [r7, #9]
 800c01c:	2322      	movs	r3, #34	; 0x22
 800c01e:	72bb      	strb	r3, [r7, #10]
 800c020:	238e      	movs	r3, #142	; 0x8e
 800c022:	72fb      	strb	r3, [r7, #11]
 800c024:	23cc      	movs	r3, #204	; 0xcc
 800c026:	733b      	strb	r3, [r7, #12]
 800c028:	23aa      	movs	r3, #170	; 0xaa
 800c02a:	737b      	strb	r3, [r7, #13]
 800c02c:	2300      	movs	r3, #0
 800c02e:	73bb      	strb	r3, [r7, #14]
 800c030:	2300      	movs	r3, #0
 800c032:	73fb      	strb	r3, [r7, #15]
    aci_gatt_add_char(aTemplateContext.TemplateSvcHdle,
 800c034:	4b25      	ldr	r3, [pc, #148]	; (800c0cc <SVCCTL_InitCustomSvc+0x134>)
 800c036:	8818      	ldrh	r0, [r3, #0]
 800c038:	463a      	mov	r2, r7
 800c03a:	4b25      	ldr	r3, [pc, #148]	; (800c0d0 <SVCCTL_InitCustomSvc+0x138>)
 800c03c:	9305      	str	r3, [sp, #20]
 800c03e:	2301      	movs	r3, #1
 800c040:	9304      	str	r3, [sp, #16]
 800c042:	230a      	movs	r3, #10
 800c044:	9303      	str	r3, [sp, #12]
 800c046:	2301      	movs	r3, #1
 800c048:	9302      	str	r3, [sp, #8]
 800c04a:	2300      	movs	r3, #0
 800c04c:	9301      	str	r3, [sp, #4]
 800c04e:	2306      	movs	r3, #6
 800c050:	9300      	str	r3, [sp, #0]
 800c052:	2302      	movs	r3, #2
 800c054:	2102      	movs	r1, #2
 800c056:	f7ff f969 	bl	800b32c <aci_gatt_add_char>
                      &(aTemplateContext.TemplateWriteClientToServerCharHdle));

    /**
     *   Add Notify Characteristic
     */
    COPY_TEMPLATE_NOTIFY_UUID(uuid16.Char_UUID_128);
 800c05a:	2319      	movs	r3, #25
 800c05c:	703b      	strb	r3, [r7, #0]
 800c05e:	23ed      	movs	r3, #237	; 0xed
 800c060:	707b      	strb	r3, [r7, #1]
 800c062:	2382      	movs	r3, #130	; 0x82
 800c064:	70bb      	strb	r3, [r7, #2]
 800c066:	23ae      	movs	r3, #174	; 0xae
 800c068:	70fb      	strb	r3, [r7, #3]
 800c06a:	23ed      	movs	r3, #237	; 0xed
 800c06c:	713b      	strb	r3, [r7, #4]
 800c06e:	2321      	movs	r3, #33	; 0x21
 800c070:	717b      	strb	r3, [r7, #5]
 800c072:	234c      	movs	r3, #76	; 0x4c
 800c074:	71bb      	strb	r3, [r7, #6]
 800c076:	239d      	movs	r3, #157	; 0x9d
 800c078:	71fb      	strb	r3, [r7, #7]
 800c07a:	2341      	movs	r3, #65	; 0x41
 800c07c:	723b      	strb	r3, [r7, #8]
 800c07e:	2345      	movs	r3, #69	; 0x45
 800c080:	727b      	strb	r3, [r7, #9]
 800c082:	2322      	movs	r3, #34	; 0x22
 800c084:	72bb      	strb	r3, [r7, #10]
 800c086:	238e      	movs	r3, #142	; 0x8e
 800c088:	72fb      	strb	r3, [r7, #11]
 800c08a:	23dd      	movs	r3, #221	; 0xdd
 800c08c:	733b      	strb	r3, [r7, #12]
 800c08e:	23aa      	movs	r3, #170	; 0xaa
 800c090:	737b      	strb	r3, [r7, #13]
 800c092:	2300      	movs	r3, #0
 800c094:	73bb      	strb	r3, [r7, #14]
 800c096:	2300      	movs	r3, #0
 800c098:	73fb      	strb	r3, [r7, #15]
    aci_gatt_add_char(aTemplateContext.TemplateSvcHdle,
 800c09a:	4b0c      	ldr	r3, [pc, #48]	; (800c0cc <SVCCTL_InitCustomSvc+0x134>)
 800c09c:	8818      	ldrh	r0, [r3, #0]
 800c09e:	463a      	mov	r2, r7
 800c0a0:	4b0c      	ldr	r3, [pc, #48]	; (800c0d4 <SVCCTL_InitCustomSvc+0x13c>)
 800c0a2:	9305      	str	r3, [sp, #20]
 800c0a4:	2301      	movs	r3, #1
 800c0a6:	9304      	str	r3, [sp, #16]
 800c0a8:	230a      	movs	r3, #10
 800c0aa:	9303      	str	r3, [sp, #12]
 800c0ac:	2301      	movs	r3, #1
 800c0ae:	9302      	str	r3, [sp, #8]
 800c0b0:	2300      	movs	r3, #0
 800c0b2:	9301      	str	r3, [sp, #4]
 800c0b4:	2310      	movs	r3, #16
 800c0b6:	9300      	str	r3, [sp, #0]
 800c0b8:	2302      	movs	r3, #2
 800c0ba:	2102      	movs	r1, #2
 800c0bc:	f7ff f936 	bl	800b32c <aci_gatt_add_char>
                      GATT_NOTIFY_ATTRIBUTE_WRITE,
                      10,
                      0,
                      &(aTemplateContext.RebootReqCharHdle));
#endif  
  return;
 800c0c0:	bf00      	nop
}
 800c0c2:	3710      	adds	r7, #16
 800c0c4:	46bd      	mov	sp, r7
 800c0c6:	bd80      	pop	{r7, pc}
 800c0c8:	0800bea1 	.word	0x0800bea1
 800c0cc:	2000023c 	.word	0x2000023c
 800c0d0:	2000023e 	.word	0x2000023e
 800c0d4:	20000240 	.word	0x20000240

0800c0d8 <TEMPLATE_STM_App_Update_Char>:
 * @param  UUID: UUID of the characteristic
 * @param  Service_Instance: Instance of the service to which the characteristic belongs
 * 
 */
tBleStatus TEMPLATE_STM_App_Update_Char(uint16_t UUID, uint8_t *pPayload) 
{
 800c0d8:	b580      	push	{r7, lr}
 800c0da:	b086      	sub	sp, #24
 800c0dc:	af02      	add	r7, sp, #8
 800c0de:	4603      	mov	r3, r0
 800c0e0:	6039      	str	r1, [r7, #0]
 800c0e2:	80fb      	strh	r3, [r7, #6]
  tBleStatus result = BLE_STATUS_INVALID_PARAMS;
 800c0e4:	2342      	movs	r3, #66	; 0x42
 800c0e6:	73fb      	strb	r3, [r7, #15]
  switch(UUID)
 800c0e8:	88fb      	ldrh	r3, [r7, #6]
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	d000      	beq.n	800c0f0 <TEMPLATE_STM_App_Update_Char+0x18>
                             (uint8_t *)  pPayload);
    
      break;

    default:
      break;
 800c0ee:	e00c      	b.n	800c10a <TEMPLATE_STM_App_Update_Char+0x32>
     result = aci_gatt_update_char_value(aTemplateContext.TemplateSvcHdle,
 800c0f0:	4b08      	ldr	r3, [pc, #32]	; (800c114 <TEMPLATE_STM_App_Update_Char+0x3c>)
 800c0f2:	8818      	ldrh	r0, [r3, #0]
 800c0f4:	4b07      	ldr	r3, [pc, #28]	; (800c114 <TEMPLATE_STM_App_Update_Char+0x3c>)
 800c0f6:	8899      	ldrh	r1, [r3, #4]
 800c0f8:	683b      	ldr	r3, [r7, #0]
 800c0fa:	9300      	str	r3, [sp, #0]
 800c0fc:	2302      	movs	r3, #2
 800c0fe:	2200      	movs	r2, #0
 800c100:	f7ff f9fe 	bl	800b500 <aci_gatt_update_char_value>
 800c104:	4603      	mov	r3, r0
 800c106:	73fb      	strb	r3, [r7, #15]
      break;
 800c108:	bf00      	nop
  }

  return result;
 800c10a:	7bfb      	ldrb	r3, [r7, #15]
}/* end TEMPLATE_STM_Init() */
 800c10c:	4618      	mov	r0, r3
 800c10e:	3710      	adds	r7, #16
 800c110:	46bd      	mov	sp, r7
 800c112:	bd80      	pop	{r7, pc}
 800c114:	2000023c 	.word	0x2000023c

0800c118 <SHCI_C2_BLE_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_BLE_Init( SHCI_C2_Ble_Init_Cmd_Packet_t *pCmdPacket )
{
 800c118:	b580      	push	{r7, lr}
 800c11a:	b088      	sub	sp, #32
 800c11c:	af00      	add	r7, sp, #0
 800c11e:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800c120:	f107 030c 	add.w	r3, r7, #12
 800c124:	61fb      	str	r3, [r7, #28]

 shci_send( SHCI_OPCODE_C2_BLE_INIT,
            sizeof( SHCI_C2_Ble_Init_Cmd_Param_t ),
            (uint8_t*)&pCmdPacket->Param,
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	f103 020c 	add.w	r2, r3, #12
 shci_send( SHCI_OPCODE_C2_BLE_INIT,
 800c12c:	69fb      	ldr	r3, [r7, #28]
 800c12e:	2121      	movs	r1, #33	; 0x21
 800c130:	f64f 4066 	movw	r0, #64614	; 0xfc66
 800c134:	f000 fa00 	bl	800c538 <shci_send>
            p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800c138:	69fb      	ldr	r3, [r7, #28]
 800c13a:	330b      	adds	r3, #11
 800c13c:	78db      	ldrb	r3, [r3, #3]
}
 800c13e:	4618      	mov	r0, r3
 800c140:	3720      	adds	r7, #32
 800c142:	46bd      	mov	sp, r7
 800c144:	bd80      	pop	{r7, pc}
	...

0800c148 <hci_init>:
static void TlEvtReceived(TL_EvtPacket_t *hcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800c148:	b580      	push	{r7, lr}
 800c14a:	b082      	sub	sp, #8
 800c14c:	af00      	add	r7, sp, #0
 800c14e:	6078      	str	r0, [r7, #4]
 800c150:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((HCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800c152:	683b      	ldr	r3, [r7, #0]
 800c154:	685b      	ldr	r3, [r3, #4]
 800c156:	4a08      	ldr	r2, [pc, #32]	; (800c178 <hci_init+0x30>)
 800c158:	6013      	str	r3, [r2, #0]
  hciContext.UserEvtRx = UserEvtRx;
 800c15a:	4a08      	ldr	r2, [pc, #32]	; (800c17c <hci_init+0x34>)
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	61d3      	str	r3, [r2, #28]

  hci_register_io_bus (&hciContext.io);
 800c160:	4806      	ldr	r0, [pc, #24]	; (800c17c <hci_init+0x34>)
 800c162:	f000 f96f 	bl	800c444 <hci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((HCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800c166:	683b      	ldr	r3, [r7, #0]
 800c168:	681b      	ldr	r3, [r3, #0]
 800c16a:	4618      	mov	r0, r3
 800c16c:	f000 f8d0 	bl	800c310 <TlInit>

  return;
 800c170:	bf00      	nop
}
 800c172:	3708      	adds	r7, #8
 800c174:	46bd      	mov	sp, r7
 800c176:	bd80      	pop	{r7, pc}
 800c178:	20000454 	.word	0x20000454
 800c17c:	2000042c 	.word	0x2000042c

0800c180 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 800c180:	b580      	push	{r7, lr}
 800c182:	b084      	sub	sp, #16
 800c184:	af00      	add	r7, sp, #0
  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 800c186:	4820      	ldr	r0, [pc, #128]	; (800c208 <hci_user_evt_proc+0x88>)
 800c188:	f000 fc92 	bl	800cab0 <LST_is_empty>
 800c18c:	4603      	mov	r3, r0
 800c18e:	2b00      	cmp	r3, #0
 800c190:	d128      	bne.n	800c1e4 <hci_user_evt_proc+0x64>
 800c192:	4b1e      	ldr	r3, [pc, #120]	; (800c20c <hci_user_evt_proc+0x8c>)
 800c194:	781b      	ldrb	r3, [r3, #0]
 800c196:	2b00      	cmp	r3, #0
 800c198:	d024      	beq.n	800c1e4 <hci_user_evt_proc+0x64>
  {
    LST_remove_head ( &HciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800c19a:	f107 030c 	add.w	r3, r7, #12
 800c19e:	4619      	mov	r1, r3
 800c1a0:	4819      	ldr	r0, [pc, #100]	; (800c208 <hci_user_evt_proc+0x88>)
 800c1a2:	f000 fd0c 	bl	800cbbe <LST_remove_head>

    UserEventFlow = HCI_TL_UserEventFlow_Enable;
 800c1a6:	4b19      	ldr	r3, [pc, #100]	; (800c20c <hci_user_evt_proc+0x8c>)
 800c1a8:	2201      	movs	r2, #1
 800c1aa:	701a      	strb	r2, [r3, #0]

    if (hciContext.UserEvtRx != NULL)
 800c1ac:	4b18      	ldr	r3, [pc, #96]	; (800c210 <hci_user_evt_proc+0x90>)
 800c1ae:	69db      	ldr	r3, [r3, #28]
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	d009      	beq.n	800c1c8 <hci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 800c1b4:	68fb      	ldr	r3, [r7, #12]
 800c1b6:	60bb      	str	r3, [r7, #8]
      hciContext.UserEvtRx((void *)&UserEvtRxParam);
 800c1b8:	4b15      	ldr	r3, [pc, #84]	; (800c210 <hci_user_evt_proc+0x90>)
 800c1ba:	69db      	ldr	r3, [r3, #28]
 800c1bc:	1d3a      	adds	r2, r7, #4
 800c1be:	4610      	mov	r0, r2
 800c1c0:	4798      	blx	r3
      UserEventFlow = UserEvtRxParam.status;
 800c1c2:	793a      	ldrb	r2, [r7, #4]
 800c1c4:	4b11      	ldr	r3, [pc, #68]	; (800c20c <hci_user_evt_proc+0x8c>)
 800c1c6:	701a      	strb	r2, [r3, #0]
    }

    if(UserEventFlow != HCI_TL_UserEventFlow_Disable)
 800c1c8:	4b10      	ldr	r3, [pc, #64]	; (800c20c <hci_user_evt_proc+0x8c>)
 800c1ca:	781b      	ldrb	r3, [r3, #0]
 800c1cc:	2b00      	cmp	r3, #0
 800c1ce:	d004      	beq.n	800c1da <hci_user_evt_proc+0x5a>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800c1d0:	68fb      	ldr	r3, [r7, #12]
 800c1d2:	4618      	mov	r0, r3
 800c1d4:	f000 fbca 	bl	800c96c <TL_MM_EvtDone>
 800c1d8:	e004      	b.n	800c1e4 <hci_user_evt_proc+0x64>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &HciAsynchEventQueue, (tListNode *)phcievtbuffer );
 800c1da:	68fb      	ldr	r3, [r7, #12]
 800c1dc:	4619      	mov	r1, r3
 800c1de:	480a      	ldr	r0, [pc, #40]	; (800c208 <hci_user_evt_proc+0x88>)
 800c1e0:	f000 fc86 	bl	800caf0 <LST_insert_head>
    }
  }

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 800c1e4:	4808      	ldr	r0, [pc, #32]	; (800c208 <hci_user_evt_proc+0x88>)
 800c1e6:	f000 fc63 	bl	800cab0 <LST_is_empty>
 800c1ea:	4603      	mov	r3, r0
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	d107      	bne.n	800c200 <hci_user_evt_proc+0x80>
 800c1f0:	4b06      	ldr	r3, [pc, #24]	; (800c20c <hci_user_evt_proc+0x8c>)
 800c1f2:	781b      	ldrb	r3, [r3, #0]
 800c1f4:	2b00      	cmp	r3, #0
 800c1f6:	d003      	beq.n	800c200 <hci_user_evt_proc+0x80>
  {
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue);
 800c1f8:	4803      	ldr	r0, [pc, #12]	; (800c208 <hci_user_evt_proc+0x88>)
 800c1fa:	f001 f800 	bl	800d1fe <hci_notify_asynch_evt>
  }


  return;
 800c1fe:	bf00      	nop
 800c200:	bf00      	nop
}
 800c202:	3710      	adds	r7, #16
 800c204:	46bd      	mov	sp, r7
 800c206:	bd80      	pop	{r7, pc}
 800c208:	20000248 	.word	0x20000248
 800c20c:	20000254 	.word	0x20000254
 800c210:	2000042c 	.word	0x2000042c

0800c214 <hci_send_req>:

  return;
}

int hci_send_req(struct hci_request *p_cmd, uint8_t async)
{
 800c214:	b580      	push	{r7, lr}
 800c216:	b088      	sub	sp, #32
 800c218:	af00      	add	r7, sp, #0
 800c21a:	6078      	str	r0, [r7, #4]
 800c21c:	460b      	mov	r3, r1
 800c21e:	70fb      	strb	r3, [r7, #3]
  TL_CsEvt_t    *pcommand_status_event;
  TL_EvtPacket_t *pevtpacket;
  uint8_t hci_cmd_complete_return_parameters_length;
  HCI_TL_CmdStatus_t local_cmd_status;

  NotifyCmdStatus(HCI_TL_CmdBusy);
 800c220:	2000      	movs	r0, #0
 800c222:	f000 f8cb 	bl	800c3bc <NotifyCmdStatus>
  local_cmd_status = HCI_TL_CmdBusy;
 800c226:	2300      	movs	r3, #0
 800c228:	77fb      	strb	r3, [r7, #31]
  opcode = ((p_cmd->ocf) & 0x03ff) | ((p_cmd->ogf) << 10);
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	885b      	ldrh	r3, [r3, #2]
 800c22e:	b21b      	sxth	r3, r3
 800c230:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c234:	b21a      	sxth	r2, r3
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	881b      	ldrh	r3, [r3, #0]
 800c23a:	029b      	lsls	r3, r3, #10
 800c23c:	b21b      	sxth	r3, r3
 800c23e:	4313      	orrs	r3, r2
 800c240:	b21b      	sxth	r3, r3
 800c242:	83bb      	strh	r3, [r7, #28]
  SendCmd(opcode, p_cmd->clen, p_cmd->cparam);
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	68db      	ldr	r3, [r3, #12]
 800c248:	b2d9      	uxtb	r1, r3
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	689a      	ldr	r2, [r3, #8]
 800c24e:	8bbb      	ldrh	r3, [r7, #28]
 800c250:	4618      	mov	r0, r3
 800c252:	f000 f88d 	bl	800c370 <SendCmd>

  while(local_cmd_status == HCI_TL_CmdBusy)
 800c256:	e04e      	b.n	800c2f6 <hci_send_req+0xe2>
  {
    hci_cmd_resp_wait(HCI_TL_DEFAULT_TIMEOUT);
 800c258:	f248 00e8 	movw	r0, #33000	; 0x80e8
 800c25c:	f000 ffe6 	bl	800d22c <hci_cmd_resp_wait>

    /**
     * Process Cmd Event
     */
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 800c260:	e043      	b.n	800c2ea <hci_send_req+0xd6>
    {
      LST_remove_head (&HciCmdEventQueue, (tListNode **)&pevtpacket);
 800c262:	f107 030c 	add.w	r3, r7, #12
 800c266:	4619      	mov	r1, r3
 800c268:	4828      	ldr	r0, [pc, #160]	; (800c30c <hci_send_req+0xf8>)
 800c26a:	f000 fca8 	bl	800cbbe <LST_remove_head>

      if(pevtpacket->evtserial.evt.evtcode == TL_BLEEVT_CS_OPCODE)
 800c26e:	68fb      	ldr	r3, [r7, #12]
 800c270:	7a5b      	ldrb	r3, [r3, #9]
 800c272:	2b0f      	cmp	r3, #15
 800c274:	d114      	bne.n	800c2a0 <hci_send_req+0x8c>
      {
        pcommand_status_event = (TL_CsEvt_t*)pevtpacket->evtserial.evt.payload;
 800c276:	68fb      	ldr	r3, [r7, #12]
 800c278:	330b      	adds	r3, #11
 800c27a:	613b      	str	r3, [r7, #16]
        if(pcommand_status_event->cmdcode == opcode)
 800c27c:	693b      	ldr	r3, [r7, #16]
 800c27e:	885b      	ldrh	r3, [r3, #2]
 800c280:	b29b      	uxth	r3, r3
 800c282:	8bba      	ldrh	r2, [r7, #28]
 800c284:	429a      	cmp	r2, r3
 800c286:	d104      	bne.n	800c292 <hci_send_req+0x7e>
        {
          *(uint8_t *)(p_cmd->rparam) = pcommand_status_event->status;
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	691b      	ldr	r3, [r3, #16]
 800c28c:	693a      	ldr	r2, [r7, #16]
 800c28e:	7812      	ldrb	r2, [r2, #0]
 800c290:	701a      	strb	r2, [r3, #0]
        }

        if(pcommand_status_event->numcmd != 0)
 800c292:	693b      	ldr	r3, [r7, #16]
 800c294:	785b      	ldrb	r3, [r3, #1]
 800c296:	2b00      	cmp	r3, #0
 800c298:	d027      	beq.n	800c2ea <hci_send_req+0xd6>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 800c29a:	2301      	movs	r3, #1
 800c29c:	77fb      	strb	r3, [r7, #31]
 800c29e:	e024      	b.n	800c2ea <hci_send_req+0xd6>
        }
      }
      else
      {
        pcommand_complete_event = (TL_CcEvt_t*)pevtpacket->evtserial.evt.payload;
 800c2a0:	68fb      	ldr	r3, [r7, #12]
 800c2a2:	330b      	adds	r3, #11
 800c2a4:	61bb      	str	r3, [r7, #24]

        if(pcommand_complete_event->cmdcode == opcode)
 800c2a6:	69bb      	ldr	r3, [r7, #24]
 800c2a8:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800c2ac:	b29b      	uxth	r3, r3
 800c2ae:	8bba      	ldrh	r2, [r7, #28]
 800c2b0:	429a      	cmp	r2, r3
 800c2b2:	d114      	bne.n	800c2de <hci_send_req+0xca>
        {
          hci_cmd_complete_return_parameters_length = pevtpacket->evtserial.evt.plen - TL_EVT_HDR_SIZE;
 800c2b4:	68fb      	ldr	r3, [r7, #12]
 800c2b6:	7a9b      	ldrb	r3, [r3, #10]
 800c2b8:	3b03      	subs	r3, #3
 800c2ba:	75fb      	strb	r3, [r7, #23]
          p_cmd->rlen = MIN(hci_cmd_complete_return_parameters_length, p_cmd->rlen);
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	695a      	ldr	r2, [r3, #20]
 800c2c0:	7dfb      	ldrb	r3, [r7, #23]
 800c2c2:	429a      	cmp	r2, r3
 800c2c4:	bfa8      	it	ge
 800c2c6:	461a      	movge	r2, r3
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	615a      	str	r2, [r3, #20]
          memcpy(p_cmd->rparam, pcommand_complete_event->payload, p_cmd->rlen);
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	6918      	ldr	r0, [r3, #16]
 800c2d0:	69bb      	ldr	r3, [r7, #24]
 800c2d2:	1cd9      	adds	r1, r3, #3
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	695b      	ldr	r3, [r3, #20]
 800c2d8:	461a      	mov	r2, r3
 800c2da:	f001 fd33 	bl	800dd44 <memcpy>
        }

        if(pcommand_complete_event->numcmd != 0)
 800c2de:	69bb      	ldr	r3, [r7, #24]
 800c2e0:	781b      	ldrb	r3, [r3, #0]
 800c2e2:	2b00      	cmp	r3, #0
 800c2e4:	d001      	beq.n	800c2ea <hci_send_req+0xd6>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 800c2e6:	2301      	movs	r3, #1
 800c2e8:	77fb      	strb	r3, [r7, #31]
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 800c2ea:	4808      	ldr	r0, [pc, #32]	; (800c30c <hci_send_req+0xf8>)
 800c2ec:	f000 fbe0 	bl	800cab0 <LST_is_empty>
 800c2f0:	4603      	mov	r3, r0
 800c2f2:	2b00      	cmp	r3, #0
 800c2f4:	d0b5      	beq.n	800c262 <hci_send_req+0x4e>
  while(local_cmd_status == HCI_TL_CmdBusy)
 800c2f6:	7ffb      	ldrb	r3, [r7, #31]
 800c2f8:	2b00      	cmp	r3, #0
 800c2fa:	d0ad      	beq.n	800c258 <hci_send_req+0x44>
        }
      }
    }
  }

  NotifyCmdStatus(HCI_TL_CmdAvailable);
 800c2fc:	2001      	movs	r0, #1
 800c2fe:	f000 f85d 	bl	800c3bc <NotifyCmdStatus>

  return 0;
 800c302:	2300      	movs	r3, #0
}
 800c304:	4618      	mov	r0, r3
 800c306:	3720      	adds	r7, #32
 800c308:	46bd      	mov	sp, r7
 800c30a:	bd80      	pop	{r7, pc}
 800c30c:	2000044c 	.word	0x2000044c

0800c310 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 800c310:	b580      	push	{r7, lr}
 800c312:	b086      	sub	sp, #24
 800c314:	af00      	add	r7, sp, #0
 800c316:	6078      	str	r0, [r7, #4]
  TL_BLE_InitConf_t Conf;

  /**
   * Always initialize the command event queue
   */
  LST_init_head (&HciCmdEventQueue);
 800c318:	480f      	ldr	r0, [pc, #60]	; (800c358 <TlInit+0x48>)
 800c31a:	f000 fbb9 	bl	800ca90 <LST_init_head>

  pCmdBuffer = p_cmdbuffer;
 800c31e:	4a0f      	ldr	r2, [pc, #60]	; (800c35c <TlInit+0x4c>)
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	6013      	str	r3, [r2, #0]

  LST_init_head (&HciAsynchEventQueue);
 800c324:	480e      	ldr	r0, [pc, #56]	; (800c360 <TlInit+0x50>)
 800c326:	f000 fbb3 	bl	800ca90 <LST_init_head>

  UserEventFlow = HCI_TL_UserEventFlow_Enable;
 800c32a:	4b0e      	ldr	r3, [pc, #56]	; (800c364 <TlInit+0x54>)
 800c32c:	2201      	movs	r2, #1
 800c32e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (hciContext.io.Init)
 800c330:	4b0d      	ldr	r3, [pc, #52]	; (800c368 <TlInit+0x58>)
 800c332:	681b      	ldr	r3, [r3, #0]
 800c334:	2b00      	cmp	r3, #0
 800c336:	d00a      	beq.n	800c34e <TlInit+0x3e>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	613b      	str	r3, [r7, #16]
    Conf.IoBusEvtCallBack = TlEvtReceived;
 800c33c:	4b0b      	ldr	r3, [pc, #44]	; (800c36c <TlInit+0x5c>)
 800c33e:	60bb      	str	r3, [r7, #8]
    hciContext.io.Init(&Conf);
 800c340:	4b09      	ldr	r3, [pc, #36]	; (800c368 <TlInit+0x58>)
 800c342:	681b      	ldr	r3, [r3, #0]
 800c344:	f107 0208 	add.w	r2, r7, #8
 800c348:	4610      	mov	r0, r2
 800c34a:	4798      	blx	r3
  }

  return;
 800c34c:	bf00      	nop
 800c34e:	bf00      	nop
}
 800c350:	3718      	adds	r7, #24
 800c352:	46bd      	mov	sp, r7
 800c354:	bd80      	pop	{r7, pc}
 800c356:	bf00      	nop
 800c358:	2000044c 	.word	0x2000044c
 800c35c:	20000250 	.word	0x20000250
 800c360:	20000248 	.word	0x20000248
 800c364:	20000254 	.word	0x20000254
 800c368:	2000042c 	.word	0x2000042c
 800c36c:	0800c3fd 	.word	0x0800c3fd

0800c370 <SendCmd>:

static void SendCmd(uint16_t opcode, uint8_t plen, void *param)
{
 800c370:	b580      	push	{r7, lr}
 800c372:	b082      	sub	sp, #8
 800c374:	af00      	add	r7, sp, #0
 800c376:	4603      	mov	r3, r0
 800c378:	603a      	str	r2, [r7, #0]
 800c37a:	80fb      	strh	r3, [r7, #6]
 800c37c:	460b      	mov	r3, r1
 800c37e:	717b      	strb	r3, [r7, #5]
  pCmdBuffer->cmdserial.cmd.cmdcode = opcode;
 800c380:	4b0c      	ldr	r3, [pc, #48]	; (800c3b4 <SendCmd+0x44>)
 800c382:	681b      	ldr	r3, [r3, #0]
 800c384:	88fa      	ldrh	r2, [r7, #6]
 800c386:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = plen;
 800c38a:	4b0a      	ldr	r3, [pc, #40]	; (800c3b4 <SendCmd+0x44>)
 800c38c:	681b      	ldr	r3, [r3, #0]
 800c38e:	797a      	ldrb	r2, [r7, #5]
 800c390:	72da      	strb	r2, [r3, #11]
  memcpy( pCmdBuffer->cmdserial.cmd.payload, param, plen );
 800c392:	4b08      	ldr	r3, [pc, #32]	; (800c3b4 <SendCmd+0x44>)
 800c394:	681b      	ldr	r3, [r3, #0]
 800c396:	330c      	adds	r3, #12
 800c398:	797a      	ldrb	r2, [r7, #5]
 800c39a:	6839      	ldr	r1, [r7, #0]
 800c39c:	4618      	mov	r0, r3
 800c39e:	f001 fcd1 	bl	800dd44 <memcpy>

  hciContext.io.Send(0,0);
 800c3a2:	4b05      	ldr	r3, [pc, #20]	; (800c3b8 <SendCmd+0x48>)
 800c3a4:	691b      	ldr	r3, [r3, #16]
 800c3a6:	2100      	movs	r1, #0
 800c3a8:	2000      	movs	r0, #0
 800c3aa:	4798      	blx	r3

  return;
 800c3ac:	bf00      	nop
}
 800c3ae:	3708      	adds	r7, #8
 800c3b0:	46bd      	mov	sp, r7
 800c3b2:	bd80      	pop	{r7, pc}
 800c3b4:	20000250 	.word	0x20000250
 800c3b8:	2000042c 	.word	0x2000042c

0800c3bc <NotifyCmdStatus>:

static void NotifyCmdStatus(HCI_TL_CmdStatus_t hcicmdstatus)
{
 800c3bc:	b580      	push	{r7, lr}
 800c3be:	b082      	sub	sp, #8
 800c3c0:	af00      	add	r7, sp, #0
 800c3c2:	4603      	mov	r3, r0
 800c3c4:	71fb      	strb	r3, [r7, #7]
  if(hcicmdstatus == HCI_TL_CmdBusy)
 800c3c6:	79fb      	ldrb	r3, [r7, #7]
 800c3c8:	2b00      	cmp	r3, #0
 800c3ca:	d108      	bne.n	800c3de <NotifyCmdStatus+0x22>
  {
    if(StatusNotCallBackFunction != 0)
 800c3cc:	4b0a      	ldr	r3, [pc, #40]	; (800c3f8 <NotifyCmdStatus+0x3c>)
 800c3ce:	681b      	ldr	r3, [r3, #0]
 800c3d0:	2b00      	cmp	r3, #0
 800c3d2:	d00d      	beq.n	800c3f0 <NotifyCmdStatus+0x34>
    {
      StatusNotCallBackFunction(HCI_TL_CmdBusy);
 800c3d4:	4b08      	ldr	r3, [pc, #32]	; (800c3f8 <NotifyCmdStatus+0x3c>)
 800c3d6:	681b      	ldr	r3, [r3, #0]
 800c3d8:	2000      	movs	r0, #0
 800c3da:	4798      	blx	r3
    {
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
    }
  }

  return;
 800c3dc:	e008      	b.n	800c3f0 <NotifyCmdStatus+0x34>
    if(StatusNotCallBackFunction != 0)
 800c3de:	4b06      	ldr	r3, [pc, #24]	; (800c3f8 <NotifyCmdStatus+0x3c>)
 800c3e0:	681b      	ldr	r3, [r3, #0]
 800c3e2:	2b00      	cmp	r3, #0
 800c3e4:	d004      	beq.n	800c3f0 <NotifyCmdStatus+0x34>
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
 800c3e6:	4b04      	ldr	r3, [pc, #16]	; (800c3f8 <NotifyCmdStatus+0x3c>)
 800c3e8:	681b      	ldr	r3, [r3, #0]
 800c3ea:	2001      	movs	r0, #1
 800c3ec:	4798      	blx	r3
  return;
 800c3ee:	bf00      	nop
 800c3f0:	bf00      	nop
}
 800c3f2:	3708      	adds	r7, #8
 800c3f4:	46bd      	mov	sp, r7
 800c3f6:	bd80      	pop	{r7, pc}
 800c3f8:	20000454 	.word	0x20000454

0800c3fc <TlEvtReceived>:

static void TlEvtReceived(TL_EvtPacket_t *hcievt)
{
 800c3fc:	b580      	push	{r7, lr}
 800c3fe:	b082      	sub	sp, #8
 800c400:	af00      	add	r7, sp, #0
 800c402:	6078      	str	r0, [r7, #4]
  if ( ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	7a5b      	ldrb	r3, [r3, #9]
 800c408:	2b0f      	cmp	r3, #15
 800c40a:	d003      	beq.n	800c414 <TlEvtReceived+0x18>
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	7a5b      	ldrb	r3, [r3, #9]
 800c410:	2b0e      	cmp	r3, #14
 800c412:	d107      	bne.n	800c424 <TlEvtReceived+0x28>
  {
    LST_insert_tail(&HciCmdEventQueue, (tListNode *)hcievt);
 800c414:	6879      	ldr	r1, [r7, #4]
 800c416:	4809      	ldr	r0, [pc, #36]	; (800c43c <TlEvtReceived+0x40>)
 800c418:	f000 fb8e 	bl	800cb38 <LST_insert_tail>
    hci_cmd_resp_release(0); /**< Notify the application a full Cmd Event has been received */
 800c41c:	2000      	movs	r0, #0
 800c41e:	f000 fefa 	bl	800d216 <hci_cmd_resp_release>
 800c422:	e006      	b.n	800c432 <TlEvtReceived+0x36>
  }
  else
  {
    LST_insert_tail(&HciAsynchEventQueue, (tListNode *)hcievt);
 800c424:	6879      	ldr	r1, [r7, #4]
 800c426:	4806      	ldr	r0, [pc, #24]	; (800c440 <TlEvtReceived+0x44>)
 800c428:	f000 fb86 	bl	800cb38 <LST_insert_tail>
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800c42c:	4804      	ldr	r0, [pc, #16]	; (800c440 <TlEvtReceived+0x44>)
 800c42e:	f000 fee6 	bl	800d1fe <hci_notify_asynch_evt>
  }

  return;
 800c432:	bf00      	nop
}
 800c434:	3708      	adds	r7, #8
 800c436:	46bd      	mov	sp, r7
 800c438:	bd80      	pop	{r7, pc}
 800c43a:	bf00      	nop
 800c43c:	2000044c 	.word	0x2000044c
 800c440:	20000248 	.word	0x20000248

0800c444 <hci_register_io_bus>:
#include "hci_tl.h"
#include "tl.h"


void hci_register_io_bus(tHciIO* fops)
{
 800c444:	b480      	push	{r7}
 800c446:	b083      	sub	sp, #12
 800c448:	af00      	add	r7, sp, #0
 800c44a:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_BLE_Init;
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	4a05      	ldr	r2, [pc, #20]	; (800c464 <hci_register_io_bus+0x20>)
 800c450:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_BLE_SendCmd;
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	4a04      	ldr	r2, [pc, #16]	; (800c468 <hci_register_io_bus+0x24>)
 800c456:	611a      	str	r2, [r3, #16]

  return;
 800c458:	bf00      	nop
}
 800c45a:	370c      	adds	r7, #12
 800c45c:	46bd      	mov	sp, r7
 800c45e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c462:	4770      	bx	lr
 800c464:	0800c745 	.word	0x0800c745
 800c468:	0800c7ad 	.word	0x0800c7ad

0800c46c <shci_init>:
static void TlUserEvtReceived(TL_EvtPacket_t *shcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void shci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800c46c:	b580      	push	{r7, lr}
 800c46e:	b082      	sub	sp, #8
 800c470:	af00      	add	r7, sp, #0
 800c472:	6078      	str	r0, [r7, #4]
 800c474:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800c476:	683b      	ldr	r3, [r7, #0]
 800c478:	685b      	ldr	r3, [r3, #4]
 800c47a:	4a08      	ldr	r2, [pc, #32]	; (800c49c <shci_init+0x30>)
 800c47c:	6013      	str	r3, [r2, #0]
  shciContext.UserEvtRx = UserEvtRx;
 800c47e:	4a08      	ldr	r2, [pc, #32]	; (800c4a0 <shci_init+0x34>)
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	61d3      	str	r3, [r2, #28]

  shci_register_io_bus (&shciContext.io);
 800c484:	4806      	ldr	r0, [pc, #24]	; (800c4a0 <shci_init+0x34>)
 800c486:	f000 f90d 	bl	800c6a4 <shci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800c48a:	683b      	ldr	r3, [r7, #0]
 800c48c:	681b      	ldr	r3, [r3, #0]
 800c48e:	4618      	mov	r0, r3
 800c490:	f000 f890 	bl	800c5b4 <TlInit>

  return;
 800c494:	bf00      	nop
}
 800c496:	3708      	adds	r7, #8
 800c498:	46bd      	mov	sp, r7
 800c49a:	bd80      	pop	{r7, pc}
 800c49c:	20000478 	.word	0x20000478
 800c4a0:	20000458 	.word	0x20000458

0800c4a4 <shci_user_evt_proc>:

void shci_user_evt_proc(void)
{
 800c4a4:	b580      	push	{r7, lr}
 800c4a6:	b084      	sub	sp, #16
 800c4a8:	af00      	add	r7, sp, #0

  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800c4aa:	4820      	ldr	r0, [pc, #128]	; (800c52c <shci_user_evt_proc+0x88>)
 800c4ac:	f000 fb00 	bl	800cab0 <LST_is_empty>
 800c4b0:	4603      	mov	r3, r0
 800c4b2:	2b00      	cmp	r3, #0
 800c4b4:	d128      	bne.n	800c508 <shci_user_evt_proc+0x64>
 800c4b6:	4b1e      	ldr	r3, [pc, #120]	; (800c530 <shci_user_evt_proc+0x8c>)
 800c4b8:	781b      	ldrb	r3, [r3, #0]
 800c4ba:	2b00      	cmp	r3, #0
 800c4bc:	d024      	beq.n	800c508 <shci_user_evt_proc+0x64>
  {
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800c4be:	f107 030c 	add.w	r3, r7, #12
 800c4c2:	4619      	mov	r1, r3
 800c4c4:	4819      	ldr	r0, [pc, #100]	; (800c52c <shci_user_evt_proc+0x88>)
 800c4c6:	f000 fb7a 	bl	800cbbe <LST_remove_head>

    SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800c4ca:	4b19      	ldr	r3, [pc, #100]	; (800c530 <shci_user_evt_proc+0x8c>)
 800c4cc:	2201      	movs	r2, #1
 800c4ce:	701a      	strb	r2, [r3, #0]

    if (shciContext.UserEvtRx != NULL)
 800c4d0:	4b18      	ldr	r3, [pc, #96]	; (800c534 <shci_user_evt_proc+0x90>)
 800c4d2:	69db      	ldr	r3, [r3, #28]
 800c4d4:	2b00      	cmp	r3, #0
 800c4d6:	d009      	beq.n	800c4ec <shci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 800c4d8:	68fb      	ldr	r3, [r7, #12]
 800c4da:	60bb      	str	r3, [r7, #8]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 800c4dc:	4b15      	ldr	r3, [pc, #84]	; (800c534 <shci_user_evt_proc+0x90>)
 800c4de:	69db      	ldr	r3, [r3, #28]
 800c4e0:	1d3a      	adds	r2, r7, #4
 800c4e2:	4610      	mov	r0, r2
 800c4e4:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 800c4e6:	793a      	ldrb	r2, [r7, #4]
 800c4e8:	4b11      	ldr	r3, [pc, #68]	; (800c530 <shci_user_evt_proc+0x8c>)
 800c4ea:	701a      	strb	r2, [r3, #0]
    }

    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 800c4ec:	4b10      	ldr	r3, [pc, #64]	; (800c530 <shci_user_evt_proc+0x8c>)
 800c4ee:	781b      	ldrb	r3, [r3, #0]
 800c4f0:	2b00      	cmp	r3, #0
 800c4f2:	d004      	beq.n	800c4fe <shci_user_evt_proc+0x5a>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800c4f4:	68fb      	ldr	r3, [r7, #12]
 800c4f6:	4618      	mov	r0, r3
 800c4f8:	f000 fa38 	bl	800c96c <TL_MM_EvtDone>
 800c4fc:	e004      	b.n	800c508 <shci_user_evt_proc+0x64>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 800c4fe:	68fb      	ldr	r3, [r7, #12]
 800c500:	4619      	mov	r1, r3
 800c502:	480a      	ldr	r0, [pc, #40]	; (800c52c <shci_user_evt_proc+0x88>)
 800c504:	f000 faf4 	bl	800caf0 <LST_insert_head>
    }
  }

  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800c508:	4808      	ldr	r0, [pc, #32]	; (800c52c <shci_user_evt_proc+0x88>)
 800c50a:	f000 fad1 	bl	800cab0 <LST_is_empty>
 800c50e:	4603      	mov	r3, r0
 800c510:	2b00      	cmp	r3, #0
 800c512:	d107      	bne.n	800c524 <shci_user_evt_proc+0x80>
 800c514:	4b06      	ldr	r3, [pc, #24]	; (800c530 <shci_user_evt_proc+0x8c>)
 800c516:	781b      	ldrb	r3, [r3, #0]
 800c518:	2b00      	cmp	r3, #0
 800c51a:	d003      	beq.n	800c524 <shci_user_evt_proc+0x80>
  {
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 800c51c:	4803      	ldr	r0, [pc, #12]	; (800c52c <shci_user_evt_proc+0x88>)
 800c51e:	f7f4 f848 	bl	80005b2 <shci_notify_asynch_evt>
  }


  return;
 800c522:	bf00      	nop
 800c524:	bf00      	nop
}
 800c526:	3710      	adds	r7, #16
 800c528:	46bd      	mov	sp, r7
 800c52a:	bd80      	pop	{r7, pc}
 800c52c:	20000258 	.word	0x20000258
 800c530:	20000268 	.word	0x20000268
 800c534:	20000458 	.word	0x20000458

0800c538 <shci_send>:

  return;
}

void shci_send( uint16_t cmd_code, uint8_t len_cmd_payload, uint8_t * p_cmd_payload, TL_EvtPacket_t * p_rsp )
{
 800c538:	b580      	push	{r7, lr}
 800c53a:	b084      	sub	sp, #16
 800c53c:	af00      	add	r7, sp, #0
 800c53e:	60ba      	str	r2, [r7, #8]
 800c540:	607b      	str	r3, [r7, #4]
 800c542:	4603      	mov	r3, r0
 800c544:	81fb      	strh	r3, [r7, #14]
 800c546:	460b      	mov	r3, r1
 800c548:	737b      	strb	r3, [r7, #13]
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 800c54a:	2000      	movs	r0, #0
 800c54c:	f000 f864 	bl	800c618 <Cmd_SetStatus>

  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 800c550:	4b16      	ldr	r3, [pc, #88]	; (800c5ac <shci_send+0x74>)
 800c552:	681b      	ldr	r3, [r3, #0]
 800c554:	89fa      	ldrh	r2, [r7, #14]
 800c556:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 800c55a:	4b14      	ldr	r3, [pc, #80]	; (800c5ac <shci_send+0x74>)
 800c55c:	681b      	ldr	r3, [r3, #0]
 800c55e:	7b7a      	ldrb	r2, [r7, #13]
 800c560:	72da      	strb	r2, [r3, #11]

  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 800c562:	4b12      	ldr	r3, [pc, #72]	; (800c5ac <shci_send+0x74>)
 800c564:	681b      	ldr	r3, [r3, #0]
 800c566:	330c      	adds	r3, #12
 800c568:	7b7a      	ldrb	r2, [r7, #13]
 800c56a:	68b9      	ldr	r1, [r7, #8]
 800c56c:	4618      	mov	r0, r3
 800c56e:	f001 fbe9 	bl	800dd44 <memcpy>

  shciContext.io.Send(0,0);
 800c572:	4b0f      	ldr	r3, [pc, #60]	; (800c5b0 <shci_send+0x78>)
 800c574:	691b      	ldr	r3, [r3, #16]
 800c576:	2100      	movs	r1, #0
 800c578:	2000      	movs	r0, #0
 800c57a:	4798      	blx	r3

  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 800c57c:	f248 00e8 	movw	r0, #33000	; 0x80e8
 800c580:	f7f4 f82e 	bl	80005e0 <shci_cmd_resp_wait>

  /**
   * The command complete of a system command does not have the header
   * It starts immediately with the evtserial field
   */
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	f103 0008 	add.w	r0, r3, #8
 800c58a:	4b08      	ldr	r3, [pc, #32]	; (800c5ac <shci_send+0x74>)
 800c58c:	6819      	ldr	r1, [r3, #0]
 800c58e:	4b07      	ldr	r3, [pc, #28]	; (800c5ac <shci_send+0x74>)
 800c590:	681b      	ldr	r3, [r3, #0]
 800c592:	789b      	ldrb	r3, [r3, #2]
 800c594:	3303      	adds	r3, #3
 800c596:	461a      	mov	r2, r3
 800c598:	f001 fbd4 	bl	800dd44 <memcpy>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800c59c:	2001      	movs	r0, #1
 800c59e:	f000 f83b 	bl	800c618 <Cmd_SetStatus>

  return;
 800c5a2:	bf00      	nop
}
 800c5a4:	3710      	adds	r7, #16
 800c5a6:	46bd      	mov	sp, r7
 800c5a8:	bd80      	pop	{r7, pc}
 800c5aa:	bf00      	nop
 800c5ac:	20000264 	.word	0x20000264
 800c5b0:	20000458 	.word	0x20000458

0800c5b4 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 800c5b4:	b580      	push	{r7, lr}
 800c5b6:	b086      	sub	sp, #24
 800c5b8:	af00      	add	r7, sp, #0
 800c5ba:	6078      	str	r0, [r7, #4]
  TL_SYS_InitConf_t Conf;

  pCmdBuffer = p_cmdbuffer;
 800c5bc:	4a10      	ldr	r2, [pc, #64]	; (800c600 <TlInit+0x4c>)
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	6013      	str	r3, [r2, #0]

  LST_init_head (&SHciAsynchEventQueue);
 800c5c2:	4810      	ldr	r0, [pc, #64]	; (800c604 <TlInit+0x50>)
 800c5c4:	f000 fa64 	bl	800ca90 <LST_init_head>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800c5c8:	2001      	movs	r0, #1
 800c5ca:	f000 f825 	bl	800c618 <Cmd_SetStatus>

  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800c5ce:	4b0e      	ldr	r3, [pc, #56]	; (800c608 <TlInit+0x54>)
 800c5d0:	2201      	movs	r2, #1
 800c5d2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (shciContext.io.Init)
 800c5d4:	4b0d      	ldr	r3, [pc, #52]	; (800c60c <TlInit+0x58>)
 800c5d6:	681b      	ldr	r3, [r3, #0]
 800c5d8:	2b00      	cmp	r3, #0
 800c5da:	d00c      	beq.n	800c5f6 <TlInit+0x42>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	617b      	str	r3, [r7, #20]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 800c5e0:	4b0b      	ldr	r3, [pc, #44]	; (800c610 <TlInit+0x5c>)
 800c5e2:	60fb      	str	r3, [r7, #12]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 800c5e4:	4b0b      	ldr	r3, [pc, #44]	; (800c614 <TlInit+0x60>)
 800c5e6:	613b      	str	r3, [r7, #16]
    shciContext.io.Init(&Conf);
 800c5e8:	4b08      	ldr	r3, [pc, #32]	; (800c60c <TlInit+0x58>)
 800c5ea:	681b      	ldr	r3, [r3, #0]
 800c5ec:	f107 020c 	add.w	r2, r7, #12
 800c5f0:	4610      	mov	r0, r2
 800c5f2:	4798      	blx	r3
  }

  return;
 800c5f4:	bf00      	nop
 800c5f6:	bf00      	nop
}
 800c5f8:	3718      	adds	r7, #24
 800c5fa:	46bd      	mov	sp, r7
 800c5fc:	bd80      	pop	{r7, pc}
 800c5fe:	bf00      	nop
 800c600:	20000264 	.word	0x20000264
 800c604:	20000258 	.word	0x20000258
 800c608:	20000268 	.word	0x20000268
 800c60c:	20000458 	.word	0x20000458
 800c610:	0800c669 	.word	0x0800c669
 800c614:	0800c681 	.word	0x0800c681

0800c618 <Cmd_SetStatus>:

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 800c618:	b580      	push	{r7, lr}
 800c61a:	b082      	sub	sp, #8
 800c61c:	af00      	add	r7, sp, #0
 800c61e:	4603      	mov	r3, r0
 800c620:	71fb      	strb	r3, [r7, #7]
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 800c622:	79fb      	ldrb	r3, [r7, #7]
 800c624:	2b00      	cmp	r3, #0
 800c626:	d10b      	bne.n	800c640 <Cmd_SetStatus+0x28>
  {
    if(StatusNotCallBackFunction != 0)
 800c628:	4b0d      	ldr	r3, [pc, #52]	; (800c660 <Cmd_SetStatus+0x48>)
 800c62a:	681b      	ldr	r3, [r3, #0]
 800c62c:	2b00      	cmp	r3, #0
 800c62e:	d003      	beq.n	800c638 <Cmd_SetStatus+0x20>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 800c630:	4b0b      	ldr	r3, [pc, #44]	; (800c660 <Cmd_SetStatus+0x48>)
 800c632:	681b      	ldr	r3, [r3, #0]
 800c634:	2000      	movs	r0, #0
 800c636:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 800c638:	4b0a      	ldr	r3, [pc, #40]	; (800c664 <Cmd_SetStatus+0x4c>)
 800c63a:	2200      	movs	r2, #0
 800c63c:	701a      	strb	r2, [r3, #0]
    {
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
 800c63e:	e00b      	b.n	800c658 <Cmd_SetStatus+0x40>
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 800c640:	4b08      	ldr	r3, [pc, #32]	; (800c664 <Cmd_SetStatus+0x4c>)
 800c642:	2201      	movs	r2, #1
 800c644:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 800c646:	4b06      	ldr	r3, [pc, #24]	; (800c660 <Cmd_SetStatus+0x48>)
 800c648:	681b      	ldr	r3, [r3, #0]
 800c64a:	2b00      	cmp	r3, #0
 800c64c:	d004      	beq.n	800c658 <Cmd_SetStatus+0x40>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 800c64e:	4b04      	ldr	r3, [pc, #16]	; (800c660 <Cmd_SetStatus+0x48>)
 800c650:	681b      	ldr	r3, [r3, #0]
 800c652:	2001      	movs	r0, #1
 800c654:	4798      	blx	r3
  return;
 800c656:	bf00      	nop
 800c658:	bf00      	nop
}
 800c65a:	3708      	adds	r7, #8
 800c65c:	46bd      	mov	sp, r7
 800c65e:	bd80      	pop	{r7, pc}
 800c660:	20000478 	.word	0x20000478
 800c664:	20000260 	.word	0x20000260

0800c668 <TlCmdEvtReceived>:

static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt)
{
 800c668:	b580      	push	{r7, lr}
 800c66a:	b082      	sub	sp, #8
 800c66c:	af00      	add	r7, sp, #0
 800c66e:	6078      	str	r0, [r7, #4]
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 800c670:	2000      	movs	r0, #0
 800c672:	f7f3 ffaa 	bl	80005ca <shci_cmd_resp_release>

  return;
 800c676:	bf00      	nop
}
 800c678:	3708      	adds	r7, #8
 800c67a:	46bd      	mov	sp, r7
 800c67c:	bd80      	pop	{r7, pc}
	...

0800c680 <TlUserEvtReceived>:

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 800c680:	b580      	push	{r7, lr}
 800c682:	b082      	sub	sp, #8
 800c684:	af00      	add	r7, sp, #0
 800c686:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 800c688:	6879      	ldr	r1, [r7, #4]
 800c68a:	4805      	ldr	r0, [pc, #20]	; (800c6a0 <TlUserEvtReceived+0x20>)
 800c68c:	f000 fa54 	bl	800cb38 <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800c690:	4803      	ldr	r0, [pc, #12]	; (800c6a0 <TlUserEvtReceived+0x20>)
 800c692:	f7f3 ff8e 	bl	80005b2 <shci_notify_asynch_evt>

  return;
 800c696:	bf00      	nop
}
 800c698:	3708      	adds	r7, #8
 800c69a:	46bd      	mov	sp, r7
 800c69c:	bd80      	pop	{r7, pc}
 800c69e:	bf00      	nop
 800c6a0:	20000258 	.word	0x20000258

0800c6a4 <shci_register_io_bus>:
#include "shci_tl.h"
#include "tl.h"


void shci_register_io_bus(tSHciIO* fops)
{
 800c6a4:	b480      	push	{r7}
 800c6a6:	b083      	sub	sp, #12
 800c6a8:	af00      	add	r7, sp, #0
 800c6aa:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	4a05      	ldr	r2, [pc, #20]	; (800c6c4 <shci_register_io_bus+0x20>)
 800c6b0:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_SYS_SendCmd;
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	4a04      	ldr	r2, [pc, #16]	; (800c6c8 <shci_register_io_bus+0x24>)
 800c6b6:	611a      	str	r2, [r3, #16]

  return;
 800c6b8:	bf00      	nop
}
 800c6ba:	370c      	adds	r7, #12
 800c6bc:	46bd      	mov	sp, r7
 800c6be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6c2:	4770      	bx	lr
 800c6c4:	0800c821 	.word	0x0800c821
 800c6c8:	0800c875 	.word	0x0800c875

0800c6cc <TL_Enable>:

/******************************************************************************
 * GENERAL
 ******************************************************************************/
void TL_Enable( void )
{
 800c6cc:	b580      	push	{r7, lr}
 800c6ce:	af00      	add	r7, sp, #0
  HW_IPCC_Enable();
 800c6d0:	f001 f812 	bl	800d6f8 <HW_IPCC_Enable>

  return;
 800c6d4:	bf00      	nop
}
 800c6d6:	bd80      	pop	{r7, pc}

0800c6d8 <TL_Init>:


void TL_Init( void )
{
 800c6d8:	b580      	push	{r7, lr}
 800c6da:	af00      	add	r7, sp, #0
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 800c6dc:	4b0f      	ldr	r3, [pc, #60]	; (800c71c <TL_Init+0x44>)
 800c6de:	4a10      	ldr	r2, [pc, #64]	; (800c720 <TL_Init+0x48>)
 800c6e0:	601a      	str	r2, [r3, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 800c6e2:	4b0e      	ldr	r3, [pc, #56]	; (800c71c <TL_Init+0x44>)
 800c6e4:	4a0f      	ldr	r2, [pc, #60]	; (800c724 <TL_Init+0x4c>)
 800c6e6:	605a      	str	r2, [r3, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 800c6e8:	4b0c      	ldr	r3, [pc, #48]	; (800c71c <TL_Init+0x44>)
 800c6ea:	4a0f      	ldr	r2, [pc, #60]	; (800c728 <TL_Init+0x50>)
 800c6ec:	609a      	str	r2, [r3, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 800c6ee:	4b0b      	ldr	r3, [pc, #44]	; (800c71c <TL_Init+0x44>)
 800c6f0:	4a0e      	ldr	r2, [pc, #56]	; (800c72c <TL_Init+0x54>)
 800c6f2:	621a      	str	r2, [r3, #32]
  TL_RefTable.p_sys_table = &TL_SysTable;
 800c6f4:	4b09      	ldr	r3, [pc, #36]	; (800c71c <TL_Init+0x44>)
 800c6f6:	4a0e      	ldr	r2, [pc, #56]	; (800c730 <TL_Init+0x58>)
 800c6f8:	60da      	str	r2, [r3, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 800c6fa:	4b08      	ldr	r3, [pc, #32]	; (800c71c <TL_Init+0x44>)
 800c6fc:	4a0d      	ldr	r2, [pc, #52]	; (800c734 <TL_Init+0x5c>)
 800c6fe:	611a      	str	r2, [r3, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 800c700:	4b06      	ldr	r3, [pc, #24]	; (800c71c <TL_Init+0x44>)
 800c702:	4a0d      	ldr	r2, [pc, #52]	; (800c738 <TL_Init+0x60>)
 800c704:	615a      	str	r2, [r3, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 800c706:	4b05      	ldr	r3, [pc, #20]	; (800c71c <TL_Init+0x44>)
 800c708:	4a0c      	ldr	r2, [pc, #48]	; (800c73c <TL_Init+0x64>)
 800c70a:	619a      	str	r2, [r3, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 800c70c:	4b03      	ldr	r3, [pc, #12]	; (800c71c <TL_Init+0x44>)
 800c70e:	4a0c      	ldr	r2, [pc, #48]	; (800c740 <TL_Init+0x68>)
 800c710:	61da      	str	r2, [r3, #28]
  HW_IPCC_Init();
 800c712:	f000 fff9 	bl	800d708 <HW_IPCC_Init>

  return;
 800c716:	bf00      	nop
}
 800c718:	bd80      	pop	{r7, pc}
 800c71a:	bf00      	nop
 800c71c:	20030000 	.word	0x20030000
 800c720:	20030024 	.word	0x20030024
 800c724:	20030044 	.word	0x20030044
 800c728:	20030054 	.word	0x20030054
 800c72c:	20030060 	.word	0x20030060
 800c730:	20030068 	.word	0x20030068
 800c734:	20030070 	.word	0x20030070
 800c738:	2003008c 	.word	0x2003008c
 800c73c:	20030090 	.word	0x20030090
 800c740:	2003009c 	.word	0x2003009c

0800c744 <TL_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
int32_t TL_BLE_Init( void* pConf )
{
 800c744:	b580      	push	{r7, lr}
 800c746:	b084      	sub	sp, #16
 800c748:	af00      	add	r7, sp, #0
 800c74a:	6078      	str	r0, [r7, #4]
  MB_BleTable_t  * p_bletable;

  TL_BLE_InitConf_t *pInitHciConf = (TL_BLE_InitConf_t *) pConf;
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	60fb      	str	r3, [r7, #12]

  LST_init_head (&EvtQueue);
 800c750:	4811      	ldr	r0, [pc, #68]	; (800c798 <TL_BLE_Init+0x54>)
 800c752:	f000 f99d 	bl	800ca90 <LST_init_head>

  p_bletable = TL_RefTable.p_ble_table;
 800c756:	4b11      	ldr	r3, [pc, #68]	; (800c79c <TL_BLE_Init+0x58>)
 800c758:	685b      	ldr	r3, [r3, #4]
 800c75a:	60bb      	str	r3, [r7, #8]

  p_bletable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 800c75c:	68fb      	ldr	r3, [r7, #12]
 800c75e:	689a      	ldr	r2, [r3, #8]
 800c760:	68bb      	ldr	r3, [r7, #8]
 800c762:	601a      	str	r2, [r3, #0]
  p_bletable->phci_acl_data_buffer = pInitHciConf->p_AclDataBuffer;
 800c764:	68fb      	ldr	r3, [r7, #12]
 800c766:	68da      	ldr	r2, [r3, #12]
 800c768:	68bb      	ldr	r3, [r7, #8]
 800c76a:	60da      	str	r2, [r3, #12]
  p_bletable->pcs_buffer  = (uint8_t*)CsBuffer;
 800c76c:	68bb      	ldr	r3, [r7, #8]
 800c76e:	4a0c      	ldr	r2, [pc, #48]	; (800c7a0 <TL_BLE_Init+0x5c>)
 800c770:	605a      	str	r2, [r3, #4]
  p_bletable->pevt_queue  = (uint8_t*)&EvtQueue;
 800c772:	68bb      	ldr	r3, [r7, #8]
 800c774:	4a08      	ldr	r2, [pc, #32]	; (800c798 <TL_BLE_Init+0x54>)
 800c776:	609a      	str	r2, [r3, #8]

  HW_IPCC_BLE_Init();
 800c778:	f000 ffdc 	bl	800d734 <HW_IPCC_BLE_Init>

  BLE_IoBusEvtCallBackFunction = pInitHciConf->IoBusEvtCallBack;
 800c77c:	68fb      	ldr	r3, [r7, #12]
 800c77e:	681b      	ldr	r3, [r3, #0]
 800c780:	4a08      	ldr	r2, [pc, #32]	; (800c7a4 <TL_BLE_Init+0x60>)
 800c782:	6013      	str	r3, [r2, #0]
  BLE_IoBusAclDataTxAck = pInitHciConf->IoBusAclDataTxAck;
 800c784:	68fb      	ldr	r3, [r7, #12]
 800c786:	685b      	ldr	r3, [r3, #4]
 800c788:	4a07      	ldr	r2, [pc, #28]	; (800c7a8 <TL_BLE_Init+0x64>)
 800c78a:	6013      	str	r3, [r2, #0]

  return 0;
 800c78c:	2300      	movs	r3, #0
}
 800c78e:	4618      	mov	r0, r3
 800c790:	3710      	adds	r7, #16
 800c792:	46bd      	mov	sp, r7
 800c794:	bd80      	pop	{r7, pc}
 800c796:	bf00      	nop
 800c798:	20030a34 	.word	0x20030a34
 800c79c:	20030000 	.word	0x20030000
 800c7a0:	20030a24 	.word	0x20030a24
 800c7a4:	20000484 	.word	0x20000484
 800c7a8:	20000488 	.word	0x20000488

0800c7ac <TL_BLE_SendCmd>:

int32_t TL_BLE_SendCmd( uint8_t* buffer, uint16_t size )
{
 800c7ac:	b580      	push	{r7, lr}
 800c7ae:	b082      	sub	sp, #8
 800c7b0:	af00      	add	r7, sp, #0
 800c7b2:	6078      	str	r0, [r7, #4]
 800c7b4:	460b      	mov	r3, r1
 800c7b6:	807b      	strh	r3, [r7, #2]
  ((TL_CmdPacket_t*)(TL_RefTable.p_ble_table->pcmd_buffer))->cmdserial.type = TL_BLECMD_PKT_TYPE;
 800c7b8:	4b05      	ldr	r3, [pc, #20]	; (800c7d0 <TL_BLE_SendCmd+0x24>)
 800c7ba:	685b      	ldr	r3, [r3, #4]
 800c7bc:	681b      	ldr	r3, [r3, #0]
 800c7be:	2201      	movs	r2, #1
 800c7c0:	721a      	strb	r2, [r3, #8]

  HW_IPCC_BLE_SendCmd();
 800c7c2:	f000 ffc1 	bl	800d748 <HW_IPCC_BLE_SendCmd>

  return 0;
 800c7c6:	2300      	movs	r3, #0
}
 800c7c8:	4618      	mov	r0, r3
 800c7ca:	3708      	adds	r7, #8
 800c7cc:	46bd      	mov	sp, r7
 800c7ce:	bd80      	pop	{r7, pc}
 800c7d0:	20030000 	.word	0x20030000

0800c7d4 <HW_IPCC_BLE_RxEvtNot>:

void HW_IPCC_BLE_RxEvtNot(void)
{
 800c7d4:	b580      	push	{r7, lr}
 800c7d6:	b082      	sub	sp, #8
 800c7d8:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&EvtQueue) == FALSE)
 800c7da:	e009      	b.n	800c7f0 <HW_IPCC_BLE_RxEvtNot+0x1c>
  {
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 800c7dc:	1d3b      	adds	r3, r7, #4
 800c7de:	4619      	mov	r1, r3
 800c7e0:	4808      	ldr	r0, [pc, #32]	; (800c804 <HW_IPCC_BLE_RxEvtNot+0x30>)
 800c7e2:	f000 f9ec 	bl	800cbbe <LST_remove_head>

    BLE_IoBusEvtCallBackFunction(phcievt);
 800c7e6:	4b08      	ldr	r3, [pc, #32]	; (800c808 <HW_IPCC_BLE_RxEvtNot+0x34>)
 800c7e8:	681b      	ldr	r3, [r3, #0]
 800c7ea:	687a      	ldr	r2, [r7, #4]
 800c7ec:	4610      	mov	r0, r2
 800c7ee:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 800c7f0:	4804      	ldr	r0, [pc, #16]	; (800c804 <HW_IPCC_BLE_RxEvtNot+0x30>)
 800c7f2:	f000 f95d 	bl	800cab0 <LST_is_empty>
 800c7f6:	4603      	mov	r3, r0
 800c7f8:	2b00      	cmp	r3, #0
 800c7fa:	d0ef      	beq.n	800c7dc <HW_IPCC_BLE_RxEvtNot+0x8>
  }

  return;
 800c7fc:	bf00      	nop
}
 800c7fe:	3708      	adds	r7, #8
 800c800:	46bd      	mov	sp, r7
 800c802:	bd80      	pop	{r7, pc}
 800c804:	20030a34 	.word	0x20030a34
 800c808:	20000484 	.word	0x20000484

0800c80c <HW_IPCC_BLE_AclDataAckNot>:

  return 0;
}

void HW_IPCC_BLE_AclDataAckNot(void)
{
 800c80c:	b580      	push	{r7, lr}
 800c80e:	af00      	add	r7, sp, #0
  BLE_IoBusAclDataTxAck( );
 800c810:	4b02      	ldr	r3, [pc, #8]	; (800c81c <HW_IPCC_BLE_AclDataAckNot+0x10>)
 800c812:	681b      	ldr	r3, [r3, #0]
 800c814:	4798      	blx	r3

  return;
 800c816:	bf00      	nop
}
 800c818:	bd80      	pop	{r7, pc}
 800c81a:	bf00      	nop
 800c81c:	20000488 	.word	0x20000488

0800c820 <TL_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
int32_t TL_SYS_Init( void* pConf  )
{
 800c820:	b580      	push	{r7, lr}
 800c822:	b084      	sub	sp, #16
 800c824:	af00      	add	r7, sp, #0
 800c826:	6078      	str	r0, [r7, #4]
  MB_SysTable_t  * p_systable;

  TL_SYS_InitConf_t *pInitHciConf = (TL_SYS_InitConf_t *) pConf;
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	60fb      	str	r3, [r7, #12]

  LST_init_head (&SystemEvtQueue);
 800c82c:	480d      	ldr	r0, [pc, #52]	; (800c864 <TL_SYS_Init+0x44>)
 800c82e:	f000 f92f 	bl	800ca90 <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 800c832:	4b0d      	ldr	r3, [pc, #52]	; (800c868 <TL_SYS_Init+0x48>)
 800c834:	68db      	ldr	r3, [r3, #12]
 800c836:	60bb      	str	r3, [r7, #8]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 800c838:	68fb      	ldr	r3, [r7, #12]
 800c83a:	689a      	ldr	r2, [r3, #8]
 800c83c:	68bb      	ldr	r3, [r7, #8]
 800c83e:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 800c840:	68bb      	ldr	r3, [r7, #8]
 800c842:	4a08      	ldr	r2, [pc, #32]	; (800c864 <TL_SYS_Init+0x44>)
 800c844:	605a      	str	r2, [r3, #4]

  HW_IPCC_SYS_Init();
 800c846:	f000 ffa1 	bl	800d78c <HW_IPCC_SYS_Init>

  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 800c84a:	68fb      	ldr	r3, [r7, #12]
 800c84c:	681b      	ldr	r3, [r3, #0]
 800c84e:	4a07      	ldr	r2, [pc, #28]	; (800c86c <TL_SYS_Init+0x4c>)
 800c850:	6013      	str	r3, [r2, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 800c852:	68fb      	ldr	r3, [r7, #12]
 800c854:	685b      	ldr	r3, [r3, #4]
 800c856:	4a06      	ldr	r2, [pc, #24]	; (800c870 <TL_SYS_Init+0x50>)
 800c858:	6013      	str	r3, [r2, #0]

  return 0;
 800c85a:	2300      	movs	r3, #0
}
 800c85c:	4618      	mov	r0, r3
 800c85e:	3710      	adds	r7, #16
 800c860:	46bd      	mov	sp, r7
 800c862:	bd80      	pop	{r7, pc}
 800c864:	20030a3c 	.word	0x20030a3c
 800c868:	20030000 	.word	0x20030000
 800c86c:	2000048c 	.word	0x2000048c
 800c870:	20000490 	.word	0x20000490

0800c874 <TL_SYS_SendCmd>:

int32_t TL_SYS_SendCmd( uint8_t* buffer, uint16_t size )
{
 800c874:	b580      	push	{r7, lr}
 800c876:	b082      	sub	sp, #8
 800c878:	af00      	add	r7, sp, #0
 800c87a:	6078      	str	r0, [r7, #4]
 800c87c:	460b      	mov	r3, r1
 800c87e:	807b      	strh	r3, [r7, #2]
  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 800c880:	4b05      	ldr	r3, [pc, #20]	; (800c898 <TL_SYS_SendCmd+0x24>)
 800c882:	68db      	ldr	r3, [r3, #12]
 800c884:	681b      	ldr	r3, [r3, #0]
 800c886:	2210      	movs	r2, #16
 800c888:	721a      	strb	r2, [r3, #8]

  HW_IPCC_SYS_SendCmd();
 800c88a:	f000 ff89 	bl	800d7a0 <HW_IPCC_SYS_SendCmd>

  return 0;
 800c88e:	2300      	movs	r3, #0
}
 800c890:	4618      	mov	r0, r3
 800c892:	3708      	adds	r7, #8
 800c894:	46bd      	mov	sp, r7
 800c896:	bd80      	pop	{r7, pc}
 800c898:	20030000 	.word	0x20030000

0800c89c <HW_IPCC_SYS_CmdEvtNot>:

void HW_IPCC_SYS_CmdEvtNot(void)
{
 800c89c:	b580      	push	{r7, lr}
 800c89e:	af00      	add	r7, sp, #0
  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800c8a0:	4b04      	ldr	r3, [pc, #16]	; (800c8b4 <HW_IPCC_SYS_CmdEvtNot+0x18>)
 800c8a2:	681b      	ldr	r3, [r3, #0]
 800c8a4:	4a04      	ldr	r2, [pc, #16]	; (800c8b8 <HW_IPCC_SYS_CmdEvtNot+0x1c>)
 800c8a6:	68d2      	ldr	r2, [r2, #12]
 800c8a8:	6812      	ldr	r2, [r2, #0]
 800c8aa:	4610      	mov	r0, r2
 800c8ac:	4798      	blx	r3

  return;
 800c8ae:	bf00      	nop
}
 800c8b0:	bd80      	pop	{r7, pc}
 800c8b2:	bf00      	nop
 800c8b4:	2000048c 	.word	0x2000048c
 800c8b8:	20030000 	.word	0x20030000

0800c8bc <HW_IPCC_SYS_EvtNot>:

void HW_IPCC_SYS_EvtNot( void )
{
 800c8bc:	b580      	push	{r7, lr}
 800c8be:	b082      	sub	sp, #8
 800c8c0:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *p_evt;

  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800c8c2:	e009      	b.n	800c8d8 <HW_IPCC_SYS_EvtNot+0x1c>
  {
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 800c8c4:	1d3b      	adds	r3, r7, #4
 800c8c6:	4619      	mov	r1, r3
 800c8c8:	4808      	ldr	r0, [pc, #32]	; (800c8ec <HW_IPCC_SYS_EvtNot+0x30>)
 800c8ca:	f000 f978 	bl	800cbbe <LST_remove_head>
    SYS_EVT_IoBusCallBackFunction( p_evt );
 800c8ce:	4b08      	ldr	r3, [pc, #32]	; (800c8f0 <HW_IPCC_SYS_EvtNot+0x34>)
 800c8d0:	681b      	ldr	r3, [r3, #0]
 800c8d2:	687a      	ldr	r2, [r7, #4]
 800c8d4:	4610      	mov	r0, r2
 800c8d6:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800c8d8:	4804      	ldr	r0, [pc, #16]	; (800c8ec <HW_IPCC_SYS_EvtNot+0x30>)
 800c8da:	f000 f8e9 	bl	800cab0 <LST_is_empty>
 800c8de:	4603      	mov	r3, r0
 800c8e0:	2b00      	cmp	r3, #0
 800c8e2:	d0ef      	beq.n	800c8c4 <HW_IPCC_SYS_EvtNot+0x8>
  }

  return;
 800c8e4:	bf00      	nop
}
 800c8e6:	3708      	adds	r7, #8
 800c8e8:	46bd      	mov	sp, r7
 800c8ea:	bd80      	pop	{r7, pc}
 800c8ec:	20030a3c 	.word	0x20030a3c
 800c8f0:	20000490 	.word	0x20000490

0800c8f4 <TL_MM_Init>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void TL_MM_Init( TL_MM_Config_t *p_Config )
{
 800c8f4:	b580      	push	{r7, lr}
 800c8f6:	b082      	sub	sp, #8
 800c8f8:	af00      	add	r7, sp, #0
 800c8fa:	6078      	str	r0, [r7, #4]
  static MB_MemManagerTable_t  * p_mem_manager_table;

  LST_init_head (&FreeBufQueue);
 800c8fc:	4817      	ldr	r0, [pc, #92]	; (800c95c <TL_MM_Init+0x68>)
 800c8fe:	f000 f8c7 	bl	800ca90 <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 800c902:	4817      	ldr	r0, [pc, #92]	; (800c960 <TL_MM_Init+0x6c>)
 800c904:	f000 f8c4 	bl	800ca90 <LST_init_head>

  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 800c908:	4b16      	ldr	r3, [pc, #88]	; (800c964 <TL_MM_Init+0x70>)
 800c90a:	691b      	ldr	r3, [r3, #16]
 800c90c:	4a16      	ldr	r2, [pc, #88]	; (800c968 <TL_MM_Init+0x74>)
 800c90e:	6013      	str	r3, [r2, #0]

  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 800c910:	4b15      	ldr	r3, [pc, #84]	; (800c968 <TL_MM_Init+0x74>)
 800c912:	681b      	ldr	r3, [r3, #0]
 800c914:	687a      	ldr	r2, [r7, #4]
 800c916:	6892      	ldr	r2, [r2, #8]
 800c918:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 800c91a:	4b13      	ldr	r3, [pc, #76]	; (800c968 <TL_MM_Init+0x74>)
 800c91c:	681b      	ldr	r3, [r3, #0]
 800c91e:	687a      	ldr	r2, [r7, #4]
 800c920:	68d2      	ldr	r2, [r2, #12]
 800c922:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 800c924:	4b10      	ldr	r3, [pc, #64]	; (800c968 <TL_MM_Init+0x74>)
 800c926:	681b      	ldr	r3, [r3, #0]
 800c928:	4a0c      	ldr	r2, [pc, #48]	; (800c95c <TL_MM_Init+0x68>)
 800c92a:	611a      	str	r2, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 800c92c:	4b0e      	ldr	r3, [pc, #56]	; (800c968 <TL_MM_Init+0x74>)
 800c92e:	681b      	ldr	r3, [r3, #0]
 800c930:	687a      	ldr	r2, [r7, #4]
 800c932:	6812      	ldr	r2, [r2, #0]
 800c934:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 800c936:	4b0c      	ldr	r3, [pc, #48]	; (800c968 <TL_MM_Init+0x74>)
 800c938:	681b      	ldr	r3, [r3, #0]
 800c93a:	687a      	ldr	r2, [r7, #4]
 800c93c:	6852      	ldr	r2, [r2, #4]
 800c93e:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 800c940:	4b09      	ldr	r3, [pc, #36]	; (800c968 <TL_MM_Init+0x74>)
 800c942:	681b      	ldr	r3, [r3, #0]
 800c944:	687a      	ldr	r2, [r7, #4]
 800c946:	6912      	ldr	r2, [r2, #16]
 800c948:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 800c94a:	4b07      	ldr	r3, [pc, #28]	; (800c968 <TL_MM_Init+0x74>)
 800c94c:	681b      	ldr	r3, [r3, #0]
 800c94e:	687a      	ldr	r2, [r7, #4]
 800c950:	6952      	ldr	r2, [r2, #20]
 800c952:	619a      	str	r2, [r3, #24]

  return;
 800c954:	bf00      	nop
}
 800c956:	3708      	adds	r7, #8
 800c958:	46bd      	mov	sp, r7
 800c95a:	bd80      	pop	{r7, pc}
 800c95c:	200300a8 	.word	0x200300a8
 800c960:	2000047c 	.word	0x2000047c
 800c964:	20030000 	.word	0x20030000
 800c968:	20000494 	.word	0x20000494

0800c96c <TL_MM_EvtDone>:

void TL_MM_EvtDone(TL_EvtPacket_t * phcievt)
{
 800c96c:	b580      	push	{r7, lr}
 800c96e:	b082      	sub	sp, #8
 800c970:	af00      	add	r7, sp, #0
 800c972:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 800c974:	6879      	ldr	r1, [r7, #4]
 800c976:	4805      	ldr	r0, [pc, #20]	; (800c98c <TL_MM_EvtDone+0x20>)
 800c978:	f000 f8de 	bl	800cb38 <LST_insert_tail>

  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 800c97c:	4804      	ldr	r0, [pc, #16]	; (800c990 <TL_MM_EvtDone+0x24>)
 800c97e:	f000 ff35 	bl	800d7ec <HW_IPCC_MM_SendFreeBuf>

  return;
 800c982:	bf00      	nop
}
 800c984:	3708      	adds	r7, #8
 800c986:	46bd      	mov	sp, r7
 800c988:	bd80      	pop	{r7, pc}
 800c98a:	bf00      	nop
 800c98c:	2000047c 	.word	0x2000047c
 800c990:	0800c995 	.word	0x0800c995

0800c994 <SendFreeBuf>:

static void SendFreeBuf( void )
{
 800c994:	b580      	push	{r7, lr}
 800c996:	b082      	sub	sp, #8
 800c998:	af00      	add	r7, sp, #0
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800c99a:	e00c      	b.n	800c9b6 <SendFreeBuf+0x22>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 800c99c:	1d3b      	adds	r3, r7, #4
 800c99e:	4619      	mov	r1, r3
 800c9a0:	480a      	ldr	r0, [pc, #40]	; (800c9cc <SendFreeBuf+0x38>)
 800c9a2:	f000 f90c 	bl	800cbbe <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 800c9a6:	4b0a      	ldr	r3, [pc, #40]	; (800c9d0 <SendFreeBuf+0x3c>)
 800c9a8:	691b      	ldr	r3, [r3, #16]
 800c9aa:	691b      	ldr	r3, [r3, #16]
 800c9ac:	687a      	ldr	r2, [r7, #4]
 800c9ae:	4611      	mov	r1, r2
 800c9b0:	4618      	mov	r0, r3
 800c9b2:	f000 f8c1 	bl	800cb38 <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800c9b6:	4805      	ldr	r0, [pc, #20]	; (800c9cc <SendFreeBuf+0x38>)
 800c9b8:	f000 f87a 	bl	800cab0 <LST_is_empty>
 800c9bc:	4603      	mov	r3, r0
 800c9be:	2b00      	cmp	r3, #0
 800c9c0:	d0ec      	beq.n	800c99c <SendFreeBuf+0x8>
  }

  return;
 800c9c2:	bf00      	nop
}
 800c9c4:	3708      	adds	r7, #8
 800c9c6:	46bd      	mov	sp, r7
 800c9c8:	bd80      	pop	{r7, pc}
 800c9ca:	bf00      	nop
 800c9cc:	2000047c 	.word	0x2000047c
 800c9d0:	20030000 	.word	0x20030000

0800c9d4 <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 800c9d4:	b580      	push	{r7, lr}
 800c9d6:	af00      	add	r7, sp, #0
  LST_init_head (&TracesEvtQueue);
 800c9d8:	4805      	ldr	r0, [pc, #20]	; (800c9f0 <TL_TRACES_Init+0x1c>)
 800c9da:	f000 f859 	bl	800ca90 <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 800c9de:	4b05      	ldr	r3, [pc, #20]	; (800c9f4 <TL_TRACES_Init+0x20>)
 800c9e0:	695b      	ldr	r3, [r3, #20]
 800c9e2:	4a03      	ldr	r2, [pc, #12]	; (800c9f0 <TL_TRACES_Init+0x1c>)
 800c9e4:	601a      	str	r2, [r3, #0]

  HW_IPCC_TRACES_Init();
 800c9e6:	f000 ff37 	bl	800d858 <HW_IPCC_TRACES_Init>

  return;
 800c9ea:	bf00      	nop
}
 800c9ec:	bd80      	pop	{r7, pc}
 800c9ee:	bf00      	nop
 800c9f0:	200300b0 	.word	0x200300b0
 800c9f4:	20030000 	.word	0x20030000

0800c9f8 <HW_IPCC_TRACES_EvtNot>:

void HW_IPCC_TRACES_EvtNot(void)
{
 800c9f8:	b580      	push	{r7, lr}
 800c9fa:	b082      	sub	sp, #8
 800c9fc:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800c9fe:	e008      	b.n	800ca12 <HW_IPCC_TRACES_EvtNot+0x1a>
  {
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 800ca00:	1d3b      	adds	r3, r7, #4
 800ca02:	4619      	mov	r1, r3
 800ca04:	4808      	ldr	r0, [pc, #32]	; (800ca28 <HW_IPCC_TRACES_EvtNot+0x30>)
 800ca06:	f000 f8da 	bl	800cbbe <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 800ca0a:	687b      	ldr	r3, [r7, #4]
 800ca0c:	4618      	mov	r0, r3
 800ca0e:	f000 f80d 	bl	800ca2c <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800ca12:	4805      	ldr	r0, [pc, #20]	; (800ca28 <HW_IPCC_TRACES_EvtNot+0x30>)
 800ca14:	f000 f84c 	bl	800cab0 <LST_is_empty>
 800ca18:	4603      	mov	r3, r0
 800ca1a:	2b00      	cmp	r3, #0
 800ca1c:	d0f0      	beq.n	800ca00 <HW_IPCC_TRACES_EvtNot+0x8>
  }

  return;
 800ca1e:	bf00      	nop
}
 800ca20:	3708      	adds	r7, #8
 800ca22:	46bd      	mov	sp, r7
 800ca24:	bd80      	pop	{r7, pc}
 800ca26:	bf00      	nop
 800ca28:	200300b0 	.word	0x200300b0

0800ca2c <TL_TRACES_EvtReceived>:

__WEAK void TL_TRACES_EvtReceived( TL_EvtPacket_t * hcievt ){};
 800ca2c:	b480      	push	{r7}
 800ca2e:	b083      	sub	sp, #12
 800ca30:	af00      	add	r7, sp, #0
 800ca32:	6078      	str	r0, [r7, #4]
 800ca34:	bf00      	nop
 800ca36:	370c      	adds	r7, #12
 800ca38:	46bd      	mov	sp, r7
 800ca3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca3e:	4770      	bx	lr

0800ca40 <OTP_Read>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

uint8_t * OTP_Read( uint8_t id )
{
 800ca40:	b480      	push	{r7}
 800ca42:	b085      	sub	sp, #20
 800ca44:	af00      	add	r7, sp, #0
 800ca46:	4603      	mov	r3, r0
 800ca48:	71fb      	strb	r3, [r7, #7]
  uint8_t *p_id;

  p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ;
 800ca4a:	4b0f      	ldr	r3, [pc, #60]	; (800ca88 <OTP_Read+0x48>)
 800ca4c:	60fb      	str	r3, [r7, #12]

  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800ca4e:	e002      	b.n	800ca56 <OTP_Read+0x16>
  {
    p_id -= 8 ;
 800ca50:	68fb      	ldr	r3, [r7, #12]
 800ca52:	3b08      	subs	r3, #8
 800ca54:	60fb      	str	r3, [r7, #12]
  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800ca56:	68fb      	ldr	r3, [r7, #12]
 800ca58:	3307      	adds	r3, #7
 800ca5a:	781b      	ldrb	r3, [r3, #0]
 800ca5c:	79fa      	ldrb	r2, [r7, #7]
 800ca5e:	429a      	cmp	r2, r3
 800ca60:	d003      	beq.n	800ca6a <OTP_Read+0x2a>
 800ca62:	68fb      	ldr	r3, [r7, #12]
 800ca64:	4a09      	ldr	r2, [pc, #36]	; (800ca8c <OTP_Read+0x4c>)
 800ca66:	4293      	cmp	r3, r2
 800ca68:	d1f2      	bne.n	800ca50 <OTP_Read+0x10>
  }

  if((*( p_id + 7 )) != id)
 800ca6a:	68fb      	ldr	r3, [r7, #12]
 800ca6c:	3307      	adds	r3, #7
 800ca6e:	781b      	ldrb	r3, [r3, #0]
 800ca70:	79fa      	ldrb	r2, [r7, #7]
 800ca72:	429a      	cmp	r2, r3
 800ca74:	d001      	beq.n	800ca7a <OTP_Read+0x3a>
  {
    p_id = 0 ;
 800ca76:	2300      	movs	r3, #0
 800ca78:	60fb      	str	r3, [r7, #12]
  }

  return p_id ;
 800ca7a:	68fb      	ldr	r3, [r7, #12]
}
 800ca7c:	4618      	mov	r0, r3
 800ca7e:	3714      	adds	r7, #20
 800ca80:	46bd      	mov	sp, r7
 800ca82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca86:	4770      	bx	lr
 800ca88:	1fff73f8 	.word	0x1fff73f8
 800ca8c:	1fff7000 	.word	0x1fff7000

0800ca90 <LST_init_head>:

/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
 800ca90:	b480      	push	{r7}
 800ca92:	b083      	sub	sp, #12
 800ca94:	af00      	add	r7, sp, #0
 800ca96:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	687a      	ldr	r2, [r7, #4]
 800ca9c:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;
 800ca9e:	687b      	ldr	r3, [r7, #4]
 800caa0:	687a      	ldr	r2, [r7, #4]
 800caa2:	605a      	str	r2, [r3, #4]
}
 800caa4:	bf00      	nop
 800caa6:	370c      	adds	r7, #12
 800caa8:	46bd      	mov	sp, r7
 800caaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caae:	4770      	bx	lr

0800cab0 <LST_is_empty>:

uint8_t LST_is_empty (tListNode * listHead)
{
 800cab0:	b480      	push	{r7}
 800cab2:	b087      	sub	sp, #28
 800cab4:	af00      	add	r7, sp, #0
 800cab6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cab8:	f3ef 8310 	mrs	r3, PRIMASK
 800cabc:	60fb      	str	r3, [r7, #12]
  return(result);
 800cabe:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800cac0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800cac2:	b672      	cpsid	i
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	681b      	ldr	r3, [r3, #0]
 800cac8:	687a      	ldr	r2, [r7, #4]
 800caca:	429a      	cmp	r2, r3
 800cacc:	d102      	bne.n	800cad4 <LST_is_empty+0x24>
  {
    return_value = TRUE;
 800cace:	2301      	movs	r3, #1
 800cad0:	75fb      	strb	r3, [r7, #23]
 800cad2:	e001      	b.n	800cad8 <LST_is_empty+0x28>
  }
  else
  {
    return_value = FALSE;
 800cad4:	2300      	movs	r3, #0
 800cad6:	75fb      	strb	r3, [r7, #23]
 800cad8:	693b      	ldr	r3, [r7, #16]
 800cada:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cadc:	68bb      	ldr	r3, [r7, #8]
 800cade:	f383 8810 	msr	PRIMASK, r3
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
 800cae2:	7dfb      	ldrb	r3, [r7, #23]
}
 800cae4:	4618      	mov	r0, r3
 800cae6:	371c      	adds	r7, #28
 800cae8:	46bd      	mov	sp, r7
 800caea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caee:	4770      	bx	lr

0800caf0 <LST_insert_head>:

void LST_insert_head (tListNode * listHead, tListNode * node)
{
 800caf0:	b480      	push	{r7}
 800caf2:	b087      	sub	sp, #28
 800caf4:	af00      	add	r7, sp, #0
 800caf6:	6078      	str	r0, [r7, #4]
 800caf8:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cafa:	f3ef 8310 	mrs	r3, PRIMASK
 800cafe:	60fb      	str	r3, [r7, #12]
  return(result);
 800cb00:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800cb02:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800cb04:	b672      	cpsid	i
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	681a      	ldr	r2, [r3, #0]
 800cb0a:	683b      	ldr	r3, [r7, #0]
 800cb0c:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 800cb0e:	683b      	ldr	r3, [r7, #0]
 800cb10:	687a      	ldr	r2, [r7, #4]
 800cb12:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	683a      	ldr	r2, [r7, #0]
 800cb18:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 800cb1a:	683b      	ldr	r3, [r7, #0]
 800cb1c:	681b      	ldr	r3, [r3, #0]
 800cb1e:	683a      	ldr	r2, [r7, #0]
 800cb20:	605a      	str	r2, [r3, #4]
 800cb22:	697b      	ldr	r3, [r7, #20]
 800cb24:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cb26:	693b      	ldr	r3, [r7, #16]
 800cb28:	f383 8810 	msr	PRIMASK, r3

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800cb2c:	bf00      	nop
 800cb2e:	371c      	adds	r7, #28
 800cb30:	46bd      	mov	sp, r7
 800cb32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb36:	4770      	bx	lr

0800cb38 <LST_insert_tail>:


void LST_insert_tail (tListNode * listHead, tListNode * node)
{
 800cb38:	b480      	push	{r7}
 800cb3a:	b087      	sub	sp, #28
 800cb3c:	af00      	add	r7, sp, #0
 800cb3e:	6078      	str	r0, [r7, #4]
 800cb40:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cb42:	f3ef 8310 	mrs	r3, PRIMASK
 800cb46:	60fb      	str	r3, [r7, #12]
  return(result);
 800cb48:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800cb4a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800cb4c:	b672      	cpsid	i
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 800cb4e:	683b      	ldr	r3, [r7, #0]
 800cb50:	687a      	ldr	r2, [r7, #4]
 800cb52:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	685a      	ldr	r2, [r3, #4]
 800cb58:	683b      	ldr	r3, [r7, #0]
 800cb5a:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	683a      	ldr	r2, [r7, #0]
 800cb60:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 800cb62:	683b      	ldr	r3, [r7, #0]
 800cb64:	685b      	ldr	r3, [r3, #4]
 800cb66:	683a      	ldr	r2, [r7, #0]
 800cb68:	601a      	str	r2, [r3, #0]
 800cb6a:	697b      	ldr	r3, [r7, #20]
 800cb6c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cb6e:	693b      	ldr	r3, [r7, #16]
 800cb70:	f383 8810 	msr	PRIMASK, r3

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800cb74:	bf00      	nop
 800cb76:	371c      	adds	r7, #28
 800cb78:	46bd      	mov	sp, r7
 800cb7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb7e:	4770      	bx	lr

0800cb80 <LST_remove_node>:


void LST_remove_node (tListNode * node)
{
 800cb80:	b480      	push	{r7}
 800cb82:	b087      	sub	sp, #28
 800cb84:	af00      	add	r7, sp, #0
 800cb86:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cb88:	f3ef 8310 	mrs	r3, PRIMASK
 800cb8c:	60fb      	str	r3, [r7, #12]
  return(result);
 800cb8e:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800cb90:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800cb92:	b672      	cpsid	i
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	685b      	ldr	r3, [r3, #4]
 800cb98:	687a      	ldr	r2, [r7, #4]
 800cb9a:	6812      	ldr	r2, [r2, #0]
 800cb9c:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	681b      	ldr	r3, [r3, #0]
 800cba2:	687a      	ldr	r2, [r7, #4]
 800cba4:	6852      	ldr	r2, [r2, #4]
 800cba6:	605a      	str	r2, [r3, #4]
 800cba8:	697b      	ldr	r3, [r7, #20]
 800cbaa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cbac:	693b      	ldr	r3, [r7, #16]
 800cbae:	f383 8810 	msr	PRIMASK, r3

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800cbb2:	bf00      	nop
 800cbb4:	371c      	adds	r7, #28
 800cbb6:	46bd      	mov	sp, r7
 800cbb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbbc:	4770      	bx	lr

0800cbbe <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 800cbbe:	b580      	push	{r7, lr}
 800cbc0:	b086      	sub	sp, #24
 800cbc2:	af00      	add	r7, sp, #0
 800cbc4:	6078      	str	r0, [r7, #4]
 800cbc6:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cbc8:	f3ef 8310 	mrs	r3, PRIMASK
 800cbcc:	60fb      	str	r3, [r7, #12]
  return(result);
 800cbce:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800cbd0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800cbd2:	b672      	cpsid	i
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	681a      	ldr	r2, [r3, #0]
 800cbd8:	683b      	ldr	r3, [r7, #0]
 800cbda:	601a      	str	r2, [r3, #0]
  LST_remove_node (listHead->next);
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	681b      	ldr	r3, [r3, #0]
 800cbe0:	4618      	mov	r0, r3
 800cbe2:	f7ff ffcd 	bl	800cb80 <LST_remove_node>
 800cbe6:	697b      	ldr	r3, [r7, #20]
 800cbe8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cbea:	693b      	ldr	r3, [r7, #16]
 800cbec:	f383 8810 	msr	PRIMASK, r3

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800cbf0:	bf00      	nop
 800cbf2:	3718      	adds	r7, #24
 800cbf4:	46bd      	mov	sp, r7
 800cbf6:	bd80      	pop	{r7, pc}

0800cbf8 <LL_FLASH_GetUDN>:
  * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
  *         802.15.4 64-bit Device Address EUI-64.
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 800cbf8:	b480      	push	{r7}
 800cbfa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_REG(*((uint32_t *)UID64_BASE)));
 800cbfc:	4b03      	ldr	r3, [pc, #12]	; (800cc0c <LL_FLASH_GetUDN+0x14>)
 800cbfe:	681b      	ldr	r3, [r3, #0]
}
 800cc00:	4618      	mov	r0, r3
 800cc02:	46bd      	mov	sp, r7
 800cc04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc08:	4770      	bx	lr
 800cc0a:	bf00      	nop
 800cc0c:	1fff7580 	.word	0x1fff7580

0800cc10 <LL_FLASH_GetDeviceID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the device ID is 0x26
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x26 fo STM32WB55x)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 800cc10:	b480      	push	{r7}
 800cc12:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 800cc14:	4b03      	ldr	r3, [pc, #12]	; (800cc24 <LL_FLASH_GetDeviceID+0x14>)
 800cc16:	681b      	ldr	r3, [r3, #0]
 800cc18:	b2db      	uxtb	r3, r3
}
 800cc1a:	4618      	mov	r0, r3
 800cc1c:	46bd      	mov	sp, r7
 800cc1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc22:	4770      	bx	lr
 800cc24:	1fff7584 	.word	0x1fff7584

0800cc28 <LL_FLASH_GetSTCompanyID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the ST Compagny ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Compagny ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 800cc28:	b480      	push	{r7}
 800cc2a:	af00      	add	r7, sp, #0
  return (uint32_t)(((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U ) & 0x00FFFFFFU);
 800cc2c:	4b03      	ldr	r3, [pc, #12]	; (800cc3c <LL_FLASH_GetSTCompanyID+0x14>)
 800cc2e:	681b      	ldr	r3, [r3, #0]
 800cc30:	0a1b      	lsrs	r3, r3, #8
}
 800cc32:	4618      	mov	r0, r3
 800cc34:	46bd      	mov	sp, r7
 800cc36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc3a:	4770      	bx	lr
 800cc3c:	1fff7584 	.word	0x1fff7584

0800cc40 <APP_BLE_Init>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void APP_BLE_Init( void )
{
 800cc40:	b5b0      	push	{r4, r5, r7, lr}
 800cc42:	b08c      	sub	sp, #48	; 0x30
 800cc44:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APP_BLE_Init_1 */

/* USER CODE END APP_BLE_Init_1 */
  SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet =
 800cc46:	4b29      	ldr	r3, [pc, #164]	; (800ccec <APP_BLE_Init+0xac>)
 800cc48:	463c      	mov	r4, r7
 800cc4a:	461d      	mov	r5, r3
 800cc4c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800cc4e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800cc50:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800cc52:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800cc54:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800cc58:	c407      	stmia	r4!, {r0, r1, r2}
 800cc5a:	7023      	strb	r3, [r4, #0]
  };

  /**
   * Initialize Ble Transport Layer
   */
  Ble_Tl_Init( );
 800cc5c:	f000 f900 	bl	800ce60 <Ble_Tl_Init>

  /**
   * Do not allow standby in the application
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_BLE, UTIL_LPM_DISABLE);
 800cc60:	2101      	movs	r1, #1
 800cc62:	2002      	movs	r0, #2
 800cc64:	f000 fe20 	bl	800d8a8 <UTIL_LPM_SetOffMode>

  /**
   * Register the hci transport layer to handle BLE User Asynchronous Events
   */
  UTIL_SEQ_RegTask( 1<<CFG_TASK_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, hci_user_evt_proc);
 800cc68:	4a21      	ldr	r2, [pc, #132]	; (800ccf0 <APP_BLE_Init+0xb0>)
 800cc6a:	2100      	movs	r1, #0
 800cc6c:	2004      	movs	r0, #4
 800cc6e:	f000 ff25 	bl	800dabc <UTIL_SEQ_RegTask>

  /**
   * Starts the BLE Stack on CPU2
   */
  SHCI_C2_BLE_Init( &ble_init_cmd_packet );
 800cc72:	463b      	mov	r3, r7
 800cc74:	4618      	mov	r0, r3
 800cc76:	f7ff fa4f 	bl	800c118 <SHCI_C2_BLE_Init>

  /**
   * Initialization of HCI & GATT & GAP layer
   */
  Ble_Hci_Gap_Gatt_Init();
 800cc7a:	f000 f907 	bl	800ce8c <Ble_Hci_Gap_Gatt_Init>

  /**
   * Initialization of the BLE Services
   */
  SVCCTL_Init();
 800cc7e:	f7ff f86f 	bl	800bd60 <SVCCTL_Init>

  /**
   * Initialization of the BLE App Context
   */
  BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 800cc82:	4b1c      	ldr	r3, [pc, #112]	; (800ccf4 <APP_BLE_Init+0xb4>)
 800cc84:	2200      	movs	r2, #0
 800cc86:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
  BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;  
 800cc8a:	4b1a      	ldr	r3, [pc, #104]	; (800ccf4 <APP_BLE_Init+0xb4>)
 800cc8c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800cc90:	84da      	strh	r2, [r3, #38]	; 0x26
  /**
   * From here, all initialization are BLE application specific
   */
    UTIL_SEQ_RegTask( 1<<CFG_TASK_ADV_CANCEL_ID, UTIL_SEQ_RFU, Adv_Cancel);
 800cc92:	4a19      	ldr	r2, [pc, #100]	; (800ccf8 <APP_BLE_Init+0xb8>)
 800cc94:	2100      	movs	r1, #0
 800cc96:	2001      	movs	r0, #1
 800cc98:	f000 ff10 	bl	800dabc <UTIL_SEQ_RegTask>
   */
#if(BLE_CFG_OTA_REBOOT_CHAR != 0)  
    manuf_data[sizeof(manuf_data)-8] = CFG_FEATURE_OTA_REBOOT;
#endif
#if(RADIO_ACTIVITY_EVENT != 0)  
  aci_hal_set_radio_activity_mask(0x0006);
 800cc9c:	2006      	movs	r0, #6
 800cc9e:	f7fe fd8b 	bl	800b7b8 <aci_hal_set_radio_activity_mask>
  mutex = 1; 
#endif
  /**
   * Initialize P2P Server Application
   */
  P2PS_APP_Init();
 800cca2:	f000 fb31 	bl	800d308 <P2PS_APP_Init>

  /**
   * Initialize Custom Server Application
   */
  TEMPLATE_APP_Init();
 800cca6:	f000 fb67 	bl	800d378 <TEMPLATE_APP_Init>
  

  /**
   * Create timer to handle the Advertising Stop
   */
  HW_TS_Create(CFG_TIM_PROC_ID_ISR, &(BleApplicationContext.Advertising_mgr_timer_Id), hw_ts_SingleShot, Adv_Cancel_Req);
 800ccaa:	4b14      	ldr	r3, [pc, #80]	; (800ccfc <APP_BLE_Init+0xbc>)
 800ccac:	2200      	movs	r2, #0
 800ccae:	4914      	ldr	r1, [pc, #80]	; (800cd00 <APP_BLE_Init+0xc0>)
 800ccb0:	2000      	movs	r0, #0
 800ccb2:	f7f4 f9a7 	bl	8001004 <HW_TS_Create>
  /**
   * Create timer to handle the Led Switch OFF
   */
  HW_TS_Create(CFG_TIM_PROC_ID_ISR, &(BleApplicationContext.SwitchOffGPIO_timer_Id), hw_ts_SingleShot, Switch_OFF_GPIO);
 800ccb6:	4b13      	ldr	r3, [pc, #76]	; (800cd04 <APP_BLE_Init+0xc4>)
 800ccb8:	2200      	movs	r2, #0
 800ccba:	4913      	ldr	r1, [pc, #76]	; (800cd08 <APP_BLE_Init+0xc8>)
 800ccbc:	2000      	movs	r0, #0
 800ccbe:	f7f4 f9a1 	bl	8001004 <HW_TS_Create>

  /**
   * Make device discoverable
   */
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[0] = NULL;
 800ccc2:	4b0c      	ldr	r3, [pc, #48]	; (800ccf4 <APP_BLE_Init+0xb4>)
 800ccc4:	2200      	movs	r2, #0
 800ccc6:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 0;
 800ccca:	4b0a      	ldr	r3, [pc, #40]	; (800ccf4 <APP_BLE_Init+0xb4>)
 800cccc:	2200      	movs	r2, #0
 800ccce:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  /* Initialize intervals for reconnexion without intervals update */
  AdvIntervalMin = CFG_FAST_CONN_ADV_INTERVAL_MIN;
 800ccd2:	4b0e      	ldr	r3, [pc, #56]	; (800cd0c <APP_BLE_Init+0xcc>)
 800ccd4:	2280      	movs	r2, #128	; 0x80
 800ccd6:	801a      	strh	r2, [r3, #0]
  AdvIntervalMax = CFG_FAST_CONN_ADV_INTERVAL_MAX;
 800ccd8:	4b0d      	ldr	r3, [pc, #52]	; (800cd10 <APP_BLE_Init+0xd0>)
 800ccda:	22a0      	movs	r2, #160	; 0xa0
 800ccdc:	801a      	strh	r2, [r3, #0]

  /**
   * Start to Advertise to be connected by P2P Client
   */
   Adv_Request(APP_BLE_FAST_ADV);
 800ccde:	2001      	movs	r0, #1
 800cce0:	f000 f9ae 	bl	800d040 <Adv_Request>

/* USER CODE BEGIN APP_BLE_Init_2 */

/* USER CODE END APP_BLE_Init_2 */
  return;
 800cce4:	bf00      	nop
}
 800cce6:	3730      	adds	r7, #48	; 0x30
 800cce8:	46bd      	mov	sp, r7
 800ccea:	bdb0      	pop	{r4, r5, r7, pc}
 800ccec:	0800ddc0 	.word	0x0800ddc0
 800ccf0:	0800c181 	.word	0x0800c181
 800ccf4:	2000026c 	.word	0x2000026c
 800ccf8:	0800d1ad 	.word	0x0800d1ad
 800ccfc:	0800d1e1 	.word	0x0800d1e1
 800cd00:	200002fd 	.word	0x200002fd
 800cd04:	0800d1f1 	.word	0x0800d1f1
 800cd08:	200002fe 	.word	0x200002fe
 800cd0c:	20000300 	.word	0x20000300
 800cd10:	20000302 	.word	0x20000302

0800cd14 <SVCCTL_App_Notification>:

SVCCTL_UserEvtFlowStatus_t SVCCTL_App_Notification( void *pckt )
{
 800cd14:	b580      	push	{r7, lr}
 800cd16:	b08a      	sub	sp, #40	; 0x28
 800cd18:	af00      	add	r7, sp, #0
 800cd1a:	6078      	str	r0, [r7, #4]
  hci_event_pckt *event_pckt;
  evt_le_meta_event *meta_evt;
  evt_blue_aci *blue_evt;
  hci_le_phy_update_complete_event_rp0 *evt_le_phy_update_complete; 
  uint8_t TX_PHY, RX_PHY;
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800cd1c:	2342      	movs	r3, #66	; 0x42
 800cd1e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	3301      	adds	r3, #1
 800cd26:	623b      	str	r3, [r7, #32]

  switch (event_pckt->evt)
 800cd28:	6a3b      	ldr	r3, [r7, #32]
 800cd2a:	781b      	ldrb	r3, [r3, #0]
 800cd2c:	2b3e      	cmp	r3, #62	; 0x3e
 800cd2e:	d024      	beq.n	800cd7a <SVCCTL_App_Notification+0x66>
 800cd30:	2bff      	cmp	r3, #255	; 0xff
 800cd32:	d070      	beq.n	800ce16 <SVCCTL_App_Notification+0x102>
 800cd34:	2b05      	cmp	r3, #5
 800cd36:	d000      	beq.n	800cd3a <SVCCTL_App_Notification+0x26>

        default:
        /* USER CODE BEGIN ECODE_DEFAULT*/

        /* USER CODE END ECODE_DEFAULT*/
          break;
 800cd38:	e086      	b.n	800ce48 <SVCCTL_App_Notification+0x134>
      disconnection_complete_event = (hci_disconnection_complete_event_rp0 *) event_pckt->data;
 800cd3a:	6a3b      	ldr	r3, [r7, #32]
 800cd3c:	3302      	adds	r3, #2
 800cd3e:	60fb      	str	r3, [r7, #12]
      if (disconnection_complete_event->Connection_Handle == BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 800cd40:	68fb      	ldr	r3, [r7, #12]
 800cd42:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800cd46:	b29a      	uxth	r2, r3
 800cd48:	4b42      	ldr	r3, [pc, #264]	; (800ce54 <SVCCTL_App_Notification+0x140>)
 800cd4a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800cd4c:	429a      	cmp	r2, r3
 800cd4e:	d106      	bne.n	800cd5e <SVCCTL_App_Notification+0x4a>
        BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0;
 800cd50:	4b40      	ldr	r3, [pc, #256]	; (800ce54 <SVCCTL_App_Notification+0x140>)
 800cd52:	2200      	movs	r2, #0
 800cd54:	84da      	strh	r2, [r3, #38]	; 0x26
        BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 800cd56:	4b3f      	ldr	r3, [pc, #252]	; (800ce54 <SVCCTL_App_Notification+0x140>)
 800cd58:	2200      	movs	r2, #0
 800cd5a:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
      Adv_Request(APP_BLE_FAST_ADV);
 800cd5e:	2001      	movs	r0, #1
 800cd60:	f000 f96e 	bl	800d040 <Adv_Request>
        handleNotification.P2P_Evt_Opcode = PEER_DISCON_HANDLE_EVT;
 800cd64:	4b3c      	ldr	r3, [pc, #240]	; (800ce58 <SVCCTL_App_Notification+0x144>)
 800cd66:	2201      	movs	r2, #1
 800cd68:	701a      	strb	r2, [r3, #0]
        handleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 800cd6a:	4b3a      	ldr	r3, [pc, #232]	; (800ce54 <SVCCTL_App_Notification+0x140>)
 800cd6c:	8cda      	ldrh	r2, [r3, #38]	; 0x26
 800cd6e:	4b3a      	ldr	r3, [pc, #232]	; (800ce58 <SVCCTL_App_Notification+0x144>)
 800cd70:	805a      	strh	r2, [r3, #2]
        P2PS_APP_Notification(&handleNotification);
 800cd72:	4839      	ldr	r0, [pc, #228]	; (800ce58 <SVCCTL_App_Notification+0x144>)
 800cd74:	f000 fab4 	bl	800d2e0 <P2PS_APP_Notification>
    break; /* EVT_DISCONN_COMPLETE */
 800cd78:	e066      	b.n	800ce48 <SVCCTL_App_Notification+0x134>
      meta_evt = (evt_le_meta_event*) event_pckt->data;
 800cd7a:	6a3b      	ldr	r3, [r7, #32]
 800cd7c:	3302      	adds	r3, #2
 800cd7e:	61bb      	str	r3, [r7, #24]
      switch (meta_evt->subevent)
 800cd80:	69bb      	ldr	r3, [r7, #24]
 800cd82:	781b      	ldrb	r3, [r3, #0]
 800cd84:	2b03      	cmp	r3, #3
 800cd86:	d042      	beq.n	800ce0e <SVCCTL_App_Notification+0xfa>
 800cd88:	2b0c      	cmp	r3, #12
 800cd8a:	d002      	beq.n	800cd92 <SVCCTL_App_Notification+0x7e>
 800cd8c:	2b01      	cmp	r3, #1
 800cd8e:	d016      	beq.n	800cdbe <SVCCTL_App_Notification+0xaa>
          break;
 800cd90:	e040      	b.n	800ce14 <SVCCTL_App_Notification+0x100>
          evt_le_phy_update_complete = (hci_le_phy_update_complete_event_rp0*)meta_evt->data;
 800cd92:	69bb      	ldr	r3, [r7, #24]
 800cd94:	3301      	adds	r3, #1
 800cd96:	617b      	str	r3, [r7, #20]
          ret = hci_le_read_phy(BleApplicationContext.BleApplicationContext_legacy.connectionHandle,&TX_PHY,&RX_PHY);
 800cd98:	4b2e      	ldr	r3, [pc, #184]	; (800ce54 <SVCCTL_App_Notification+0x140>)
 800cd9a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800cd9c:	f107 020a 	add.w	r2, r7, #10
 800cda0:	f107 010b 	add.w	r1, r7, #11
 800cda4:	4618      	mov	r0, r3
 800cda6:	f7fe fd81 	bl	800b8ac <hci_le_read_phy>
 800cdaa:	4603      	mov	r3, r0
 800cdac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          if (ret == BLE_STATUS_SUCCESS)
 800cdb0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cdb4:	2b00      	cmp	r3, #0
 800cdb6:	d12c      	bne.n	800ce12 <SVCCTL_App_Notification+0xfe>
            if ((TX_PHY == TX_2M) && (RX_PHY == RX_2M))
 800cdb8:	7afb      	ldrb	r3, [r7, #11]
 800cdba:	2b02      	cmp	r3, #2
          break;
 800cdbc:	e029      	b.n	800ce12 <SVCCTL_App_Notification+0xfe>
          connection_complete_event = (hci_le_connection_complete_event_rp0 *) meta_evt->data;
 800cdbe:	69bb      	ldr	r3, [r7, #24]
 800cdc0:	3301      	adds	r3, #1
 800cdc2:	613b      	str	r3, [r7, #16]
          HW_TS_Stop(BleApplicationContext.Advertising_mgr_timer_Id);
 800cdc4:	4b23      	ldr	r3, [pc, #140]	; (800ce54 <SVCCTL_App_Notification+0x140>)
 800cdc6:	f893 3091 	ldrb.w	r3, [r3, #145]	; 0x91
 800cdca:	4618      	mov	r0, r3
 800cdcc:	f7f4 f990 	bl	80010f0 <HW_TS_Stop>
            if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 800cdd0:	4b20      	ldr	r3, [pc, #128]	; (800ce54 <SVCCTL_App_Notification+0x140>)
 800cdd2:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 800cdd6:	2b04      	cmp	r3, #4
 800cdd8:	d104      	bne.n	800cde4 <SVCCTL_App_Notification+0xd0>
              BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_CLIENT;
 800cdda:	4b1e      	ldr	r3, [pc, #120]	; (800ce54 <SVCCTL_App_Notification+0x140>)
 800cddc:	2206      	movs	r2, #6
 800cdde:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
 800cde2:	e003      	b.n	800cdec <SVCCTL_App_Notification+0xd8>
              BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_SERVER;
 800cde4:	4b1b      	ldr	r3, [pc, #108]	; (800ce54 <SVCCTL_App_Notification+0x140>)
 800cde6:	2205      	movs	r2, #5
 800cde8:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
                connection_complete_event->Connection_Handle;
 800cdec:	693b      	ldr	r3, [r7, #16]
 800cdee:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800cdf2:	b29a      	uxth	r2, r3
            BleApplicationContext.BleApplicationContext_legacy.connectionHandle =
 800cdf4:	4b17      	ldr	r3, [pc, #92]	; (800ce54 <SVCCTL_App_Notification+0x140>)
 800cdf6:	84da      	strh	r2, [r3, #38]	; 0x26
          handleNotification.P2P_Evt_Opcode = PEER_CONN_HANDLE_EVT;
 800cdf8:	4b17      	ldr	r3, [pc, #92]	; (800ce58 <SVCCTL_App_Notification+0x144>)
 800cdfa:	2200      	movs	r2, #0
 800cdfc:	701a      	strb	r2, [r3, #0]
          handleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 800cdfe:	4b15      	ldr	r3, [pc, #84]	; (800ce54 <SVCCTL_App_Notification+0x140>)
 800ce00:	8cda      	ldrh	r2, [r3, #38]	; 0x26
 800ce02:	4b15      	ldr	r3, [pc, #84]	; (800ce58 <SVCCTL_App_Notification+0x144>)
 800ce04:	805a      	strh	r2, [r3, #2]
          P2PS_APP_Notification(&handleNotification);
 800ce06:	4814      	ldr	r0, [pc, #80]	; (800ce58 <SVCCTL_App_Notification+0x144>)
 800ce08:	f000 fa6a 	bl	800d2e0 <P2PS_APP_Notification>
        break; /* HCI_EVT_LE_CONN_COMPLETE */
 800ce0c:	e002      	b.n	800ce14 <SVCCTL_App_Notification+0x100>
          break;
 800ce0e:	bf00      	nop
 800ce10:	e01a      	b.n	800ce48 <SVCCTL_App_Notification+0x134>
          break;
 800ce12:	bf00      	nop
    break; /* HCI_EVT_LE_META_EVENT */
 800ce14:	e018      	b.n	800ce48 <SVCCTL_App_Notification+0x134>
      blue_evt = (evt_blue_aci*) event_pckt->data;
 800ce16:	6a3b      	ldr	r3, [r7, #32]
 800ce18:	3302      	adds	r3, #2
 800ce1a:	61fb      	str	r3, [r7, #28]
      switch (blue_evt->ecode)
 800ce1c:	69fb      	ldr	r3, [r7, #28]
 800ce1e:	881b      	ldrh	r3, [r3, #0]
 800ce20:	b29b      	uxth	r3, r3
 800ce22:	f240 4207 	movw	r2, #1031	; 0x407
 800ce26:	4293      	cmp	r3, r2
 800ce28:	d00a      	beq.n	800ce40 <SVCCTL_App_Notification+0x12c>
 800ce2a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ce2e:	d009      	beq.n	800ce44 <SVCCTL_App_Notification+0x130>
 800ce30:	2b04      	cmp	r3, #4
 800ce32:	d000      	beq.n	800ce36 <SVCCTL_App_Notification+0x122>
      break; /* EVT_VENDOR */
 800ce34:	e007      	b.n	800ce46 <SVCCTL_App_Notification+0x132>
        HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 800ce36:	2101      	movs	r1, #1
 800ce38:	4808      	ldr	r0, [pc, #32]	; (800ce5c <SVCCTL_App_Notification+0x148>)
 800ce3a:	f7f9 f873 	bl	8005f24 <HAL_GPIO_TogglePin>
        break; /* RADIO_ACTIVITY_EVENT */
 800ce3e:	e002      	b.n	800ce46 <SVCCTL_App_Notification+0x132>
        break; /* EVT_BLUE_GAP_PROCEDURE_COMPLETE */
 800ce40:	bf00      	nop
 800ce42:	e000      	b.n	800ce46 <SVCCTL_App_Notification+0x132>
      break;
 800ce44:	bf00      	nop
      break; /* EVT_VENDOR */
 800ce46:	bf00      	nop
  }

  return (SVCCTL_UserEvtFlowEnable);
 800ce48:	2301      	movs	r3, #1
}
 800ce4a:	4618      	mov	r0, r3
 800ce4c:	3728      	adds	r7, #40	; 0x28
 800ce4e:	46bd      	mov	sp, r7
 800ce50:	bd80      	pop	{r7, pc}
 800ce52:	bf00      	nop
 800ce54:	2000026c 	.word	0x2000026c
 800ce58:	200006e0 	.word	0x200006e0
 800ce5c:	48000400 	.word	0x48000400

0800ce60 <Ble_Tl_Init>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Ble_Tl_Init( void )
{
 800ce60:	b580      	push	{r7, lr}
 800ce62:	b082      	sub	sp, #8
 800ce64:	af00      	add	r7, sp, #0
  HCI_TL_HciInitConf_t Hci_Tl_Init_Conf;

  Hci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&BleCmdBuffer;
 800ce66:	4b06      	ldr	r3, [pc, #24]	; (800ce80 <Ble_Tl_Init+0x20>)
 800ce68:	603b      	str	r3, [r7, #0]
  Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 800ce6a:	4b06      	ldr	r3, [pc, #24]	; (800ce84 <Ble_Tl_Init+0x24>)
 800ce6c:	607b      	str	r3, [r7, #4]
  hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 800ce6e:	463b      	mov	r3, r7
 800ce70:	4619      	mov	r1, r3
 800ce72:	4805      	ldr	r0, [pc, #20]	; (800ce88 <Ble_Tl_Init+0x28>)
 800ce74:	f7ff f968 	bl	800c148 <hci_init>

  return;
 800ce78:	bf00      	nop
}
 800ce7a:	3708      	adds	r7, #8
 800ce7c:	46bd      	mov	sp, r7
 800ce7e:	bd80      	pop	{r7, pc}
 800ce80:	200300b8 	.word	0x200300b8
 800ce84:	0800d27b 	.word	0x0800d27b
 800ce88:	0800d243 	.word	0x0800d243

0800ce8c <Ble_Hci_Gap_Gatt_Init>:

 static void Ble_Hci_Gap_Gatt_Init(void){
 800ce8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ce8e:	b091      	sub	sp, #68	; 0x44
 800ce90:	af06      	add	r7, sp, #24
  uint8_t role;
  uint8_t index;
  uint16_t gap_service_handle, gap_dev_name_char_handle, gap_appearance_char_handle;
  const uint8_t *bd_addr;
  uint32_t srd_bd_addr[2];
  uint16_t appearance[1] = { BLE_CFG_GAP_APPEARANCE }; 
 800ce92:	2300      	movs	r3, #0
 800ce94:	80bb      	strh	r3, [r7, #4]

  /**
   * Initialize HCI layer
   */
  /*HCI Reset to synchronise BLE Stack*/
  hci_reset();
 800ce96:	f7fe fce0 	bl	800b85a <hci_reset>

  /**
   * Write the BD Address
   */

  bd_addr = BleGetBdAddress();
 800ce9a:	f000 f943 	bl	800d124 <BleGetBdAddress>
 800ce9e:	6238      	str	r0, [r7, #32]
  aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET,
 800cea0:	6a3a      	ldr	r2, [r7, #32]
 800cea2:	2106      	movs	r1, #6
 800cea4:	2000      	movs	r0, #0
 800cea6:	f7fe fbb9 	bl	800b61c <aci_hal_write_config_data>
                            CONFIG_DATA_PUBADDR_LEN,
                            (uint8_t*) bd_addr);

  /* BLE MAC in ADV Packet */
  manuf_data[ sizeof(manuf_data)-6] = bd_addr[5];
 800ceaa:	6a3b      	ldr	r3, [r7, #32]
 800ceac:	795a      	ldrb	r2, [r3, #5]
 800ceae:	4b5e      	ldr	r3, [pc, #376]	; (800d028 <Ble_Hci_Gap_Gatt_Init+0x19c>)
 800ceb0:	721a      	strb	r2, [r3, #8]
  manuf_data[ sizeof(manuf_data)-5] = bd_addr[4];
 800ceb2:	6a3b      	ldr	r3, [r7, #32]
 800ceb4:	791a      	ldrb	r2, [r3, #4]
 800ceb6:	4b5c      	ldr	r3, [pc, #368]	; (800d028 <Ble_Hci_Gap_Gatt_Init+0x19c>)
 800ceb8:	725a      	strb	r2, [r3, #9]
  manuf_data[ sizeof(manuf_data)-4] = bd_addr[3];
 800ceba:	6a3b      	ldr	r3, [r7, #32]
 800cebc:	78da      	ldrb	r2, [r3, #3]
 800cebe:	4b5a      	ldr	r3, [pc, #360]	; (800d028 <Ble_Hci_Gap_Gatt_Init+0x19c>)
 800cec0:	729a      	strb	r2, [r3, #10]
  manuf_data[ sizeof(manuf_data)-3] = bd_addr[2];
 800cec2:	6a3b      	ldr	r3, [r7, #32]
 800cec4:	789a      	ldrb	r2, [r3, #2]
 800cec6:	4b58      	ldr	r3, [pc, #352]	; (800d028 <Ble_Hci_Gap_Gatt_Init+0x19c>)
 800cec8:	72da      	strb	r2, [r3, #11]
  manuf_data[ sizeof(manuf_data)-2] = bd_addr[1];
 800ceca:	6a3b      	ldr	r3, [r7, #32]
 800cecc:	785a      	ldrb	r2, [r3, #1]
 800cece:	4b56      	ldr	r3, [pc, #344]	; (800d028 <Ble_Hci_Gap_Gatt_Init+0x19c>)
 800ced0:	731a      	strb	r2, [r3, #12]
  manuf_data[ sizeof(manuf_data)-1] = bd_addr[0];
 800ced2:	6a3b      	ldr	r3, [r7, #32]
 800ced4:	781a      	ldrb	r2, [r3, #0]
 800ced6:	4b54      	ldr	r3, [pc, #336]	; (800d028 <Ble_Hci_Gap_Gatt_Init+0x19c>)
 800ced8:	735a      	strb	r2, [r3, #13]
   * Static random Address
   * The two upper bits shall be set to 1
   * The lowest 32bits is read from the UDN to differentiate between devices
   * The RNG may be used to provide a random number on each power on
   */
  srd_bd_addr[1] =  0x0000ED6E;
 800ceda:	f64e 536e 	movw	r3, #60782	; 0xed6e
 800cede:	60fb      	str	r3, [r7, #12]
  srd_bd_addr[0] =  LL_FLASH_GetUDN( );
 800cee0:	f7ff fe8a 	bl	800cbf8 <LL_FLASH_GetUDN>
 800cee4:	4603      	mov	r3, r0
 800cee6:	60bb      	str	r3, [r7, #8]
  aci_hal_write_config_data( CONFIG_DATA_RANDOM_ADDRESS_OFFSET, CONFIG_DATA_RANDOM_ADDRESS_LEN, (uint8_t*)srd_bd_addr );
 800cee8:	f107 0308 	add.w	r3, r7, #8
 800ceec:	461a      	mov	r2, r3
 800ceee:	2106      	movs	r1, #6
 800cef0:	202e      	movs	r0, #46	; 0x2e
 800cef2:	f7fe fb93 	bl	800b61c <aci_hal_write_config_data>

  /**
   * Write Identity root key used to derive LTK and CSRK 
   */
    aci_hal_write_config_data( CONFIG_DATA_IR_OFFSET, CONFIG_DATA_IR_LEN, (uint8_t*)BLE_CFG_IR_VALUE );
 800cef6:	4a4d      	ldr	r2, [pc, #308]	; (800d02c <Ble_Hci_Gap_Gatt_Init+0x1a0>)
 800cef8:	2110      	movs	r1, #16
 800cefa:	2018      	movs	r0, #24
 800cefc:	f7fe fb8e 	bl	800b61c <aci_hal_write_config_data>
    
   /**
   * Write Encryption root key used to derive LTK and CSRK
   */
    aci_hal_write_config_data( CONFIG_DATA_ER_OFFSET, CONFIG_DATA_ER_LEN, (uint8_t*)BLE_CFG_ER_VALUE );
 800cf00:	4a4b      	ldr	r2, [pc, #300]	; (800d030 <Ble_Hci_Gap_Gatt_Init+0x1a4>)
 800cf02:	2110      	movs	r1, #16
 800cf04:	2008      	movs	r0, #8
 800cf06:	f7fe fb89 	bl	800b61c <aci_hal_write_config_data>

  /**
   * Set TX Power to 0dBm.
   */
  aci_hal_set_tx_power_level(1, CFG_TX_POWER);
 800cf0a:	2118      	movs	r1, #24
 800cf0c:	2001      	movs	r0, #1
 800cf0e:	f7fe fbf5 	bl	800b6fc <aci_hal_set_tx_power_level>

  /**
   * Initialize GATT interface
   */
  aci_gatt_init();
 800cf12:	f7fe f932 	bl	800b17a <aci_gatt_init>

  /**
   * Initialize GAP interface
   */
  role = 0;
 800cf16:	2300      	movs	r3, #0
 800cf18:	77fb      	strb	r3, [r7, #31]

#if (BLE_CFG_PERIPHERAL == 1)
  role |= GAP_PERIPHERAL_ROLE;
 800cf1a:	7ffb      	ldrb	r3, [r7, #31]
 800cf1c:	f043 0301 	orr.w	r3, r3, #1
 800cf20:	77fb      	strb	r3, [r7, #31]

#if (BLE_CFG_CENTRAL == 1)
  role |= GAP_CENTRAL_ROLE;
#endif

  if (role > 0)
 800cf22:	7ffb      	ldrb	r3, [r7, #31]
 800cf24:	2b00      	cmp	r3, #0
 800cf26:	d01e      	beq.n	800cf66 <Ble_Hci_Gap_Gatt_Init+0xda>
  {
    const char *name = "STM32WB";
 800cf28:	4b42      	ldr	r3, [pc, #264]	; (800d034 <Ble_Hci_Gap_Gatt_Init+0x1a8>)
 800cf2a:	61bb      	str	r3, [r7, #24]
    aci_gap_init(role, 0,
 800cf2c:	f107 0216 	add.w	r2, r7, #22
 800cf30:	7ff8      	ldrb	r0, [r7, #31]
 800cf32:	f107 0312 	add.w	r3, r7, #18
 800cf36:	9301      	str	r3, [sp, #4]
 800cf38:	f107 0314 	add.w	r3, r7, #20
 800cf3c:	9300      	str	r3, [sp, #0]
 800cf3e:	4613      	mov	r3, r2
 800cf40:	2207      	movs	r2, #7
 800cf42:	2100      	movs	r1, #0
 800cf44:	f7fe f802 	bl	800af4c <aci_gap_init>
                 APPBLE_GAP_DEVICE_NAME_LENGTH,
                 &gap_service_handle, &gap_dev_name_char_handle, &gap_appearance_char_handle);

    if (aci_gatt_update_char_value(gap_service_handle, gap_dev_name_char_handle, 0, strlen(name), (uint8_t *) name))
 800cf48:	8afc      	ldrh	r4, [r7, #22]
 800cf4a:	8abd      	ldrh	r5, [r7, #20]
 800cf4c:	69b8      	ldr	r0, [r7, #24]
 800cf4e:	f7f3 f917 	bl	8000180 <strlen>
 800cf52:	4603      	mov	r3, r0
 800cf54:	b2da      	uxtb	r2, r3
 800cf56:	69bb      	ldr	r3, [r7, #24]
 800cf58:	9300      	str	r3, [sp, #0]
 800cf5a:	4613      	mov	r3, r2
 800cf5c:	2200      	movs	r2, #0
 800cf5e:	4629      	mov	r1, r5
 800cf60:	4620      	mov	r0, r4
 800cf62:	f7fe facd 	bl	800b500 <aci_gatt_update_char_value>
    {
      BLE_DBG_SVCCTL_MSG("Device Name aci_gatt_update_char_value failed.\n");
    }
  }

  if(aci_gatt_update_char_value(gap_service_handle,
 800cf66:	8af8      	ldrh	r0, [r7, #22]
 800cf68:	8a79      	ldrh	r1, [r7, #18]
 800cf6a:	1d3b      	adds	r3, r7, #4
 800cf6c:	9300      	str	r3, [sp, #0]
 800cf6e:	2302      	movs	r3, #2
 800cf70:	2200      	movs	r2, #0
 800cf72:	f7fe fac5 	bl	800b500 <aci_gatt_update_char_value>
    BLE_DBG_SVCCTL_MSG("Appearance aci_gatt_update_char_value failed.\n");
  }
/**
   * Initialize Default PHY
   */
  hci_le_set_default_phy(ALL_PHYS_PREFERENCE,TX_2M_PREFERRED,RX_2M_PREFERRED); 
 800cf76:	2202      	movs	r2, #2
 800cf78:	2102      	movs	r1, #2
 800cf7a:	2000      	movs	r0, #0
 800cf7c:	f7fe fcfe 	bl	800b97c <hci_le_set_default_phy>

  /**
   * Initialize IO capability
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability = CFG_IO_CAPABILITY;
 800cf80:	4b2d      	ldr	r3, [pc, #180]	; (800d038 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 800cf82:	2201      	movs	r2, #1
 800cf84:	701a      	strb	r2, [r3, #0]
  aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability);
 800cf86:	4b2c      	ldr	r3, [pc, #176]	; (800d038 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 800cf88:	781b      	ldrb	r3, [r3, #0]
 800cf8a:	4618      	mov	r0, r3
 800cf8c:	f7fd fede 	bl	800ad4c <aci_gap_set_io_capability>

  /**
   * Initialize authentication
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode = CFG_MITM_PROTECTION;
 800cf90:	4b29      	ldr	r3, [pc, #164]	; (800d038 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 800cf92:	2201      	movs	r2, #1
 800cf94:	705a      	strb	r2, [r3, #1]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.OOB_Data_Present = 0;
 800cf96:	4b28      	ldr	r3, [pc, #160]	; (800d038 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 800cf98:	2200      	movs	r2, #0
 800cf9a:	70da      	strb	r2, [r3, #3]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = 8;
 800cf9c:	4b26      	ldr	r3, [pc, #152]	; (800d038 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 800cf9e:	2208      	movs	r2, #8
 800cfa0:	755a      	strb	r2, [r3, #21]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = 16;
 800cfa2:	4b25      	ldr	r3, [pc, #148]	; (800d038 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 800cfa4:	2210      	movs	r2, #16
 800cfa6:	759a      	strb	r2, [r3, #22]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin = 1;
 800cfa8:	4b23      	ldr	r3, [pc, #140]	; (800d038 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 800cfaa:	2201      	movs	r2, #1
 800cfac:	751a      	strb	r2, [r3, #20]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin = 111111;
 800cfae:	4b22      	ldr	r3, [pc, #136]	; (800d038 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 800cfb0:	4a22      	ldr	r2, [pc, #136]	; (800d03c <Ble_Hci_Gap_Gatt_Init+0x1b0>)
 800cfb2:	619a      	str	r2, [r3, #24]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = 1;
 800cfb4:	4b20      	ldr	r3, [pc, #128]	; (800d038 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 800cfb6:	2201      	movs	r2, #1
 800cfb8:	709a      	strb	r2, [r3, #2]
  for (index = 0; index < 16; index++)
 800cfba:	2300      	movs	r3, #0
 800cfbc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800cfc0:	e00b      	b.n	800cfda <Ble_Hci_Gap_Gatt_Init+0x14e>
  {
    BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.OOB_Data[index] = (uint8_t) index;
 800cfc2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cfc6:	4a1c      	ldr	r2, [pc, #112]	; (800d038 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 800cfc8:	4413      	add	r3, r2
 800cfca:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800cfce:	711a      	strb	r2, [r3, #4]
  for (index = 0; index < 16; index++)
 800cfd0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cfd4:	3301      	adds	r3, #1
 800cfd6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800cfda:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cfde:	2b0f      	cmp	r3, #15
 800cfe0:	d9ef      	bls.n	800cfc2 <Ble_Hci_Gap_Gatt_Init+0x136>
  }

  aci_gap_set_authentication_requirement(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode,
 800cfe2:	4b15      	ldr	r3, [pc, #84]	; (800d038 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 800cfe4:	789d      	ldrb	r5, [r3, #2]
 800cfe6:	4b14      	ldr	r3, [pc, #80]	; (800d038 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 800cfe8:	785e      	ldrb	r6, [r3, #1]
 800cfea:	4b13      	ldr	r3, [pc, #76]	; (800d038 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 800cfec:	7d5b      	ldrb	r3, [r3, #21]
 800cfee:	4a12      	ldr	r2, [pc, #72]	; (800d038 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 800cff0:	7d92      	ldrb	r2, [r2, #22]
 800cff2:	4911      	ldr	r1, [pc, #68]	; (800d038 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 800cff4:	7d09      	ldrb	r1, [r1, #20]
 800cff6:	4810      	ldr	r0, [pc, #64]	; (800d038 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 800cff8:	6980      	ldr	r0, [r0, #24]
 800cffa:	2400      	movs	r4, #0
 800cffc:	9404      	str	r4, [sp, #16]
 800cffe:	9003      	str	r0, [sp, #12]
 800d000:	9102      	str	r1, [sp, #8]
 800d002:	9201      	str	r2, [sp, #4]
 800d004:	9300      	str	r3, [sp, #0]
 800d006:	2300      	movs	r3, #0
 800d008:	2201      	movs	r2, #1
 800d00a:	4631      	mov	r1, r6
 800d00c:	4628      	mov	r0, r5
 800d00e:	f7fd feee 	bl	800adee <aci_gap_set_authentication_requirement>
                                        );

  /**
   * Initialize whitelist
   */
   if (BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode)
 800d012:	4b09      	ldr	r3, [pc, #36]	; (800d038 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 800d014:	789b      	ldrb	r3, [r3, #2]
 800d016:	2b00      	cmp	r3, #0
 800d018:	d001      	beq.n	800d01e <Ble_Hci_Gap_Gatt_Init+0x192>
   {
     aci_gap_configure_whitelist();
 800d01a:	f7fe f885 	bl	800b128 <aci_gap_configure_whitelist>
   }
}
 800d01e:	bf00      	nop
 800d020:	372c      	adds	r7, #44	; 0x2c
 800d022:	46bd      	mov	sp, r7
 800d024:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d026:	bf00      	nop
 800d028:	2000015c 	.word	0x2000015c
 800d02c:	0800dea0 	.word	0x0800dea0
 800d030:	0800deb0 	.word	0x0800deb0
 800d034:	0800ddf0 	.word	0x0800ddf0
 800d038:	2000026c 	.word	0x2000026c
 800d03c:	0001b207 	.word	0x0001b207

0800d040 <Adv_Request>:

static void Adv_Request(APP_BLE_ConnStatus_t New_Status)
{
 800d040:	b580      	push	{r7, lr}
 800d042:	b08c      	sub	sp, #48	; 0x30
 800d044:	af08      	add	r7, sp, #32
 800d046:	4603      	mov	r3, r0
 800d048:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800d04a:	2342      	movs	r3, #66	; 0x42
 800d04c:	72fb      	strb	r3, [r7, #11]
  uint16_t Min_Inter, Max_Inter;
 
  if (New_Status == APP_BLE_FAST_ADV)
 800d04e:	79fb      	ldrb	r3, [r7, #7]
 800d050:	2b01      	cmp	r3, #1
 800d052:	d106      	bne.n	800d062 <Adv_Request+0x22>
  {
    Min_Inter = AdvIntervalMin;
 800d054:	4b2c      	ldr	r3, [pc, #176]	; (800d108 <Adv_Request+0xc8>)
 800d056:	881b      	ldrh	r3, [r3, #0]
 800d058:	81fb      	strh	r3, [r7, #14]
    Max_Inter = AdvIntervalMax;
 800d05a:	4b2c      	ldr	r3, [pc, #176]	; (800d10c <Adv_Request+0xcc>)
 800d05c:	881b      	ldrh	r3, [r3, #0]
 800d05e:	81bb      	strh	r3, [r7, #12]
 800d060:	e005      	b.n	800d06e <Adv_Request+0x2e>
  }
  else
  {
    Min_Inter = CFG_LP_CONN_ADV_INTERVAL_MIN;
 800d062:	f44f 63c8 	mov.w	r3, #1600	; 0x640
 800d066:	81fb      	strh	r3, [r7, #14]
    Max_Inter = CFG_LP_CONN_ADV_INTERVAL_MAX;
 800d068:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 800d06c:	81bb      	strh	r3, [r7, #12]

    /**
     * Stop the timer, it will be restarted for a new shot
     * It does not hurt if the timer was not running
     */
    HW_TS_Stop(BleApplicationContext.Advertising_mgr_timer_Id);
 800d06e:	4b28      	ldr	r3, [pc, #160]	; (800d110 <Adv_Request+0xd0>)
 800d070:	f893 3091 	ldrb.w	r3, [r3, #145]	; 0x91
 800d074:	4618      	mov	r0, r3
 800d076:	f7f4 f83b 	bl	80010f0 <HW_TS_Stop>

    APP_DBG_MSG("First index in %d state \n", BleApplicationContext.Device_Connection_Status);
    if ((New_Status == APP_BLE_LP_ADV)
 800d07a:	79fb      	ldrb	r3, [r7, #7]
 800d07c:	2b02      	cmp	r3, #2
 800d07e:	d10d      	bne.n	800d09c <Adv_Request+0x5c>
        && ((BleApplicationContext.Device_Connection_Status == APP_BLE_FAST_ADV)
 800d080:	4b23      	ldr	r3, [pc, #140]	; (800d110 <Adv_Request+0xd0>)
 800d082:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 800d086:	2b01      	cmp	r3, #1
 800d088:	d004      	beq.n	800d094 <Adv_Request+0x54>
            || (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_ADV)))
 800d08a:	4b21      	ldr	r3, [pc, #132]	; (800d110 <Adv_Request+0xd0>)
 800d08c:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 800d090:	2b02      	cmp	r3, #2
 800d092:	d103      	bne.n	800d09c <Adv_Request+0x5c>
    {
      /* Connection in ADVERTISE mode have to stop the current advertising */
      ret = aci_gap_set_non_discoverable();
 800d094:	f7fd fd4c 	bl	800ab30 <aci_gap_set_non_discoverable>
 800d098:	4603      	mov	r3, r0
 800d09a:	72fb      	strb	r3, [r7, #11]
      {
        APP_DBG_MSG("Stop Advertising Failed , result: %d \n", ret);
      }
    }

    BleApplicationContext.Device_Connection_Status = New_Status;
 800d09c:	4a1c      	ldr	r2, [pc, #112]	; (800d110 <Adv_Request+0xd0>)
 800d09e:	79fb      	ldrb	r3, [r7, #7]
 800d0a0:	f882 3090 	strb.w	r3, [r2, #144]	; 0x90
    /* Start Fast or Low Power Advertising */
    ret = aci_gap_set_discoverable(
 800d0a4:	4b1a      	ldr	r3, [pc, #104]	; (800d110 <Adv_Request+0xd0>)
 800d0a6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d0aa:	89b8      	ldrh	r0, [r7, #12]
 800d0ac:	89f9      	ldrh	r1, [r7, #14]
 800d0ae:	2200      	movs	r2, #0
 800d0b0:	9206      	str	r2, [sp, #24]
 800d0b2:	2200      	movs	r2, #0
 800d0b4:	9205      	str	r2, [sp, #20]
 800d0b6:	4a17      	ldr	r2, [pc, #92]	; (800d114 <Adv_Request+0xd4>)
 800d0b8:	9204      	str	r2, [sp, #16]
 800d0ba:	9303      	str	r3, [sp, #12]
 800d0bc:	4b16      	ldr	r3, [pc, #88]	; (800d118 <Adv_Request+0xd8>)
 800d0be:	9302      	str	r3, [sp, #8]
 800d0c0:	2306      	movs	r3, #6
 800d0c2:	9301      	str	r3, [sp, #4]
 800d0c4:	2300      	movs	r3, #0
 800d0c6:	9300      	str	r3, [sp, #0]
 800d0c8:	2300      	movs	r3, #0
 800d0ca:	4602      	mov	r2, r0
 800d0cc:	2000      	movs	r0, #0
 800d0ce:	f7fd fd58 	bl	800ab82 <aci_gap_set_discoverable>
 800d0d2:	4603      	mov	r3, r0
 800d0d4:	72fb      	strb	r3, [r7, #11]
        BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen,
        BleApplicationContext.BleApplicationContext_legacy.advtServUUID,
        0,
        0);
    /* Update Advertising data */
    ret = aci_gap_update_adv_data(sizeof(manuf_data), (uint8_t*) manuf_data);
 800d0d6:	4911      	ldr	r1, [pc, #68]	; (800d11c <Adv_Request+0xdc>)
 800d0d8:	200e      	movs	r0, #14
 800d0da:	f7fd ffc2 	bl	800b062 <aci_gap_update_adv_data>
 800d0de:	4603      	mov	r3, r0
 800d0e0:	72fb      	strb	r3, [r7, #11]

     if (ret == BLE_STATUS_SUCCESS)
 800d0e2:	7afb      	ldrb	r3, [r7, #11]
 800d0e4:	2b00      	cmp	r3, #0
 800d0e6:	d10a      	bne.n	800d0fe <Adv_Request+0xbe>
    {
      if (New_Status == APP_BLE_FAST_ADV)
 800d0e8:	79fb      	ldrb	r3, [r7, #7]
 800d0ea:	2b01      	cmp	r3, #1
 800d0ec:	d107      	bne.n	800d0fe <Adv_Request+0xbe>
      {
        APP_DBG_MSG("Successfully Start Fast Advertising \n" );
        /* Start Timer to STOP ADV - TIMEOUT */
        HW_TS_Start(BleApplicationContext.Advertising_mgr_timer_Id, INITIAL_ADV_TIMEOUT);
 800d0ee:	4b08      	ldr	r3, [pc, #32]	; (800d110 <Adv_Request+0xd0>)
 800d0f0:	f893 3091 	ldrb.w	r3, [r3, #145]	; 0x91
 800d0f4:	490a      	ldr	r1, [pc, #40]	; (800d120 <Adv_Request+0xe0>)
 800d0f6:	4618      	mov	r0, r3
 800d0f8:	f7f4 f884 	bl	8001204 <HW_TS_Start>
      {
        APP_DBG_MSG("Start Low Power Advertising Failed , result: %d \n", ret);
      }
    }

  return;
 800d0fc:	bf00      	nop
 800d0fe:	bf00      	nop
}
 800d100:	3710      	adds	r7, #16
 800d102:	46bd      	mov	sp, r7
 800d104:	bd80      	pop	{r7, pc}
 800d106:	bf00      	nop
 800d108:	20000300 	.word	0x20000300
 800d10c:	20000302 	.word	0x20000302
 800d110:	2000026c 	.word	0x2000026c
 800d114:	20000295 	.word	0x20000295
 800d118:	0800dec0 	.word	0x0800dec0
 800d11c:	2000015c 	.word	0x2000015c
 800d120:	0001e046 	.word	0x0001e046

0800d124 <BleGetBdAddress>:

const uint8_t* BleGetBdAddress( void )
{
 800d124:	b580      	push	{r7, lr}
 800d126:	b086      	sub	sp, #24
 800d128:	af00      	add	r7, sp, #0
  const uint8_t *bd_addr;
  uint32_t udn;
  uint32_t company_id;
  uint32_t device_id;

  udn = LL_FLASH_GetUDN();
 800d12a:	f7ff fd65 	bl	800cbf8 <LL_FLASH_GetUDN>
 800d12e:	6138      	str	r0, [r7, #16]

  if(udn != 0xFFFFFFFF)
 800d130:	693b      	ldr	r3, [r7, #16]
 800d132:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d136:	d023      	beq.n	800d180 <BleGetBdAddress+0x5c>
  {
    company_id = LL_FLASH_GetSTCompanyID();
 800d138:	f7ff fd76 	bl	800cc28 <LL_FLASH_GetSTCompanyID>
 800d13c:	60b8      	str	r0, [r7, #8]
    device_id = LL_FLASH_GetDeviceID();
 800d13e:	f7ff fd67 	bl	800cc10 <LL_FLASH_GetDeviceID>
 800d142:	6078      	str	r0, [r7, #4]

    bd_addr_udn[0] = (uint8_t)(udn & 0x000000FF);
 800d144:	693b      	ldr	r3, [r7, #16]
 800d146:	b2da      	uxtb	r2, r3
 800d148:	4b16      	ldr	r3, [pc, #88]	; (800d1a4 <BleGetBdAddress+0x80>)
 800d14a:	701a      	strb	r2, [r3, #0]
    bd_addr_udn[1] = (uint8_t)( (udn & 0x0000FF00) >> 8 );
 800d14c:	693b      	ldr	r3, [r7, #16]
 800d14e:	0a1b      	lsrs	r3, r3, #8
 800d150:	b2da      	uxtb	r2, r3
 800d152:	4b14      	ldr	r3, [pc, #80]	; (800d1a4 <BleGetBdAddress+0x80>)
 800d154:	705a      	strb	r2, [r3, #1]
    bd_addr_udn[2] = (uint8_t)( (udn & 0x00FF0000) >> 16 );
 800d156:	693b      	ldr	r3, [r7, #16]
 800d158:	0c1b      	lsrs	r3, r3, #16
 800d15a:	b2da      	uxtb	r2, r3
 800d15c:	4b11      	ldr	r3, [pc, #68]	; (800d1a4 <BleGetBdAddress+0x80>)
 800d15e:	709a      	strb	r2, [r3, #2]
    bd_addr_udn[3] = (uint8_t)device_id;
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	b2da      	uxtb	r2, r3
 800d164:	4b0f      	ldr	r3, [pc, #60]	; (800d1a4 <BleGetBdAddress+0x80>)
 800d166:	70da      	strb	r2, [r3, #3]
    bd_addr_udn[4] = (uint8_t)(company_id & 0x000000FF);;
 800d168:	68bb      	ldr	r3, [r7, #8]
 800d16a:	b2da      	uxtb	r2, r3
 800d16c:	4b0d      	ldr	r3, [pc, #52]	; (800d1a4 <BleGetBdAddress+0x80>)
 800d16e:	711a      	strb	r2, [r3, #4]
    bd_addr_udn[5] = (uint8_t)( (company_id & 0x0000FF00) >> 8 );
 800d170:	68bb      	ldr	r3, [r7, #8]
 800d172:	0a1b      	lsrs	r3, r3, #8
 800d174:	b2da      	uxtb	r2, r3
 800d176:	4b0b      	ldr	r3, [pc, #44]	; (800d1a4 <BleGetBdAddress+0x80>)
 800d178:	715a      	strb	r2, [r3, #5]

    bd_addr = (const uint8_t *)bd_addr_udn;
 800d17a:	4b0a      	ldr	r3, [pc, #40]	; (800d1a4 <BleGetBdAddress+0x80>)
 800d17c:	617b      	str	r3, [r7, #20]
 800d17e:	e00b      	b.n	800d198 <BleGetBdAddress+0x74>
  }
  else
  {
    otp_addr = OTP_Read(0);
 800d180:	2000      	movs	r0, #0
 800d182:	f7ff fc5d 	bl	800ca40 <OTP_Read>
 800d186:	60f8      	str	r0, [r7, #12]
    if(otp_addr)
 800d188:	68fb      	ldr	r3, [r7, #12]
 800d18a:	2b00      	cmp	r3, #0
 800d18c:	d002      	beq.n	800d194 <BleGetBdAddress+0x70>
    {
      bd_addr = ((OTP_ID0_t*)otp_addr)->bd_address;
 800d18e:	68fb      	ldr	r3, [r7, #12]
 800d190:	617b      	str	r3, [r7, #20]
 800d192:	e001      	b.n	800d198 <BleGetBdAddress+0x74>
    }
    else
    {
      bd_addr = M_bd_addr;
 800d194:	4b04      	ldr	r3, [pc, #16]	; (800d1a8 <BleGetBdAddress+0x84>)
 800d196:	617b      	str	r3, [r7, #20]
    }

  }

  return bd_addr;
 800d198:	697b      	ldr	r3, [r7, #20]
}
 800d19a:	4618      	mov	r0, r3
 800d19c:	3718      	adds	r7, #24
 800d19e:	46bd      	mov	sp, r7
 800d1a0:	bd80      	pop	{r7, pc}
 800d1a2:	bf00      	nop
 800d1a4:	20000498 	.word	0x20000498
 800d1a8:	0800de98 	.word	0x0800de98

0800d1ac <Adv_Cancel>:
 *
 *SPECIFIC FUNCTIONS FOR P2P SERVER
 *
 *************************************************************/
static void Adv_Cancel( void )
{
 800d1ac:	b580      	push	{r7, lr}
 800d1ae:	b082      	sub	sp, #8
 800d1b0:	af00      	add	r7, sp, #0
/* USER CODE BEGIN Adv_Cancel_1 */

/* USER CODE END Adv_Cancel_1 */

  if (BleApplicationContext.Device_Connection_Status != APP_BLE_CONNECTED_SERVER)
 800d1b2:	4b0a      	ldr	r3, [pc, #40]	; (800d1dc <Adv_Cancel+0x30>)
 800d1b4:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 800d1b8:	2b05      	cmp	r3, #5
 800d1ba:	d00a      	beq.n	800d1d2 <Adv_Cancel+0x26>

  {

    tBleStatus result = 0x00;
 800d1bc:	2300      	movs	r3, #0
 800d1be:	71fb      	strb	r3, [r7, #7]

    result = aci_gap_set_non_discoverable();
 800d1c0:	f7fd fcb6 	bl	800ab30 <aci_gap_set_non_discoverable>
 800d1c4:	4603      	mov	r3, r0
 800d1c6:	71fb      	strb	r3, [r7, #7]

    BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 800d1c8:	4b04      	ldr	r3, [pc, #16]	; (800d1dc <Adv_Cancel+0x30>)
 800d1ca:	2200      	movs	r2, #0
 800d1cc:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
  }

/* USER CODE BEGIN Adv_Cancel_2 */

/* USER CODE END Adv_Cancel_2 */
  return;
 800d1d0:	bf00      	nop
 800d1d2:	bf00      	nop
}
 800d1d4:	3708      	adds	r7, #8
 800d1d6:	46bd      	mov	sp, r7
 800d1d8:	bd80      	pop	{r7, pc}
 800d1da:	bf00      	nop
 800d1dc:	2000026c 	.word	0x2000026c

0800d1e0 <Adv_Cancel_Req>:

static void Adv_Cancel_Req( void )
{
 800d1e0:	b580      	push	{r7, lr}
 800d1e2:	af00      	add	r7, sp, #0
/* USER CODE BEGIN Adv_Cancel_Req_1 */

/* USER CODE END Adv_Cancel_Req_1 */
  UTIL_SEQ_SetTask(1 << CFG_TASK_ADV_CANCEL_ID, CFG_SCH_PRIO_0);
 800d1e4:	2100      	movs	r1, #0
 800d1e6:	2001      	movs	r0, #1
 800d1e8:	f000 fc88 	bl	800dafc <UTIL_SEQ_SetTask>
/* USER CODE BEGIN Adv_Cancel_Req_2 */

/* USER CODE END Adv_Cancel_Req_2 */
  return;
 800d1ec:	bf00      	nop
}
 800d1ee:	bd80      	pop	{r7, pc}

0800d1f0 <Switch_OFF_GPIO>:

static void Switch_OFF_GPIO(){
 800d1f0:	b480      	push	{r7}
 800d1f2:	af00      	add	r7, sp, #0
/* USER CODE BEGIN Switch_OFF_GPIO */

/* USER CODE END Switch_OFF_GPIO */
}
 800d1f4:	bf00      	nop
 800d1f6:	46bd      	mov	sp, r7
 800d1f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1fc:	4770      	bx	lr

0800d1fe <hci_notify_asynch_evt>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void hci_notify_asynch_evt(void* pdata)
{
 800d1fe:	b580      	push	{r7, lr}
 800d200:	b082      	sub	sp, #8
 800d202:	af00      	add	r7, sp, #0
 800d204:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 800d206:	2100      	movs	r1, #0
 800d208:	2004      	movs	r0, #4
 800d20a:	f000 fc77 	bl	800dafc <UTIL_SEQ_SetTask>
  return;
 800d20e:	bf00      	nop
}
 800d210:	3708      	adds	r7, #8
 800d212:	46bd      	mov	sp, r7
 800d214:	bd80      	pop	{r7, pc}

0800d216 <hci_cmd_resp_release>:

void hci_cmd_resp_release(uint32_t flag)
{
 800d216:	b580      	push	{r7, lr}
 800d218:	b082      	sub	sp, #8
 800d21a:	af00      	add	r7, sp, #0
 800d21c:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 800d21e:	2001      	movs	r0, #1
 800d220:	f000 fcd2 	bl	800dbc8 <UTIL_SEQ_SetEvt>
  return;
 800d224:	bf00      	nop
}
 800d226:	3708      	adds	r7, #8
 800d228:	46bd      	mov	sp, r7
 800d22a:	bd80      	pop	{r7, pc}

0800d22c <hci_cmd_resp_wait>:

void hci_cmd_resp_wait(uint32_t timeout)
{
 800d22c:	b580      	push	{r7, lr}
 800d22e:	b082      	sub	sp, #8
 800d230:	af00      	add	r7, sp, #0
 800d232:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 800d234:	2001      	movs	r0, #1
 800d236:	f000 fce5 	bl	800dc04 <UTIL_SEQ_WaitEvt>
  return;
 800d23a:	bf00      	nop
}
 800d23c:	3708      	adds	r7, #8
 800d23e:	46bd      	mov	sp, r7
 800d240:	bd80      	pop	{r7, pc}

0800d242 <BLE_UserEvtRx>:

static void BLE_UserEvtRx( void * pPayload )
{
 800d242:	b580      	push	{r7, lr}
 800d244:	b084      	sub	sp, #16
 800d246:	af00      	add	r7, sp, #0
 800d248:	6078      	str	r0, [r7, #4]
  SVCCTL_UserEvtFlowStatus_t svctl_return_status;
  tHCI_UserEvtRxParam *pParam;

  pParam = (tHCI_UserEvtRxParam *)pPayload; 
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	60fb      	str	r3, [r7, #12]

  svctl_return_status = SVCCTL_UserEvtRx((void *)&(pParam->pckt->evtserial));
 800d24e:	68fb      	ldr	r3, [r7, #12]
 800d250:	685b      	ldr	r3, [r3, #4]
 800d252:	3308      	adds	r3, #8
 800d254:	4618      	mov	r0, r3
 800d256:	f7fe fdd1 	bl	800bdfc <SVCCTL_UserEvtRx>
 800d25a:	4603      	mov	r3, r0
 800d25c:	72fb      	strb	r3, [r7, #11]
  if (svctl_return_status != SVCCTL_UserEvtFlowDisable)
 800d25e:	7afb      	ldrb	r3, [r7, #11]
 800d260:	2b00      	cmp	r3, #0
 800d262:	d003      	beq.n	800d26c <BLE_UserEvtRx+0x2a>
  {
    pParam->status = HCI_TL_UserEventFlow_Enable;
 800d264:	68fb      	ldr	r3, [r7, #12]
 800d266:	2201      	movs	r2, #1
 800d268:	701a      	strb	r2, [r3, #0]
  }
  else
  {
    pParam->status = HCI_TL_UserEventFlow_Disable;
  }
}
 800d26a:	e002      	b.n	800d272 <BLE_UserEvtRx+0x30>
    pParam->status = HCI_TL_UserEventFlow_Disable;
 800d26c:	68fb      	ldr	r3, [r7, #12]
 800d26e:	2200      	movs	r2, #0
 800d270:	701a      	strb	r2, [r3, #0]
}
 800d272:	bf00      	nop
 800d274:	3710      	adds	r7, #16
 800d276:	46bd      	mov	sp, r7
 800d278:	bd80      	pop	{r7, pc}

0800d27a <BLE_StatusNot>:

static void BLE_StatusNot( HCI_TL_CmdStatus_t status )
{
 800d27a:	b580      	push	{r7, lr}
 800d27c:	b084      	sub	sp, #16
 800d27e:	af00      	add	r7, sp, #0
 800d280:	4603      	mov	r3, r0
 800d282:	71fb      	strb	r3, [r7, #7]
  uint32_t task_id_list;
  switch (status)
 800d284:	79fb      	ldrb	r3, [r7, #7]
 800d286:	2b00      	cmp	r3, #0
 800d288:	d002      	beq.n	800d290 <BLE_StatusNot+0x16>
 800d28a:	2b01      	cmp	r3, #1
 800d28c:	d006      	beq.n	800d29c <BLE_StatusNot+0x22>
      UTIL_SEQ_ResumeTask(task_id_list);

      break;

    default:
      break;
 800d28e:	e00b      	b.n	800d2a8 <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 800d290:	231f      	movs	r3, #31
 800d292:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_PauseTask(task_id_list);
 800d294:	68f8      	ldr	r0, [r7, #12]
 800d296:	f000 fc5b 	bl	800db50 <UTIL_SEQ_PauseTask>
      break;
 800d29a:	e005      	b.n	800d2a8 <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 800d29c:	231f      	movs	r3, #31
 800d29e:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_ResumeTask(task_id_list);
 800d2a0:	68f8      	ldr	r0, [r7, #12]
 800d2a2:	f000 fc73 	bl	800db8c <UTIL_SEQ_ResumeTask>
      break;
 800d2a6:	bf00      	nop
  }
  return;
 800d2a8:	bf00      	nop
}
 800d2aa:	3710      	adds	r7, #16
 800d2ac:	46bd      	mov	sp, r7
 800d2ae:	bd80      	pop	{r7, pc}

0800d2b0 <P2PS_STM_App_Notification>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void P2PS_STM_App_Notification(P2PS_STM_App_Notification_evt_t *pNotification)
{
 800d2b0:	b480      	push	{r7}
 800d2b2:	b083      	sub	sp, #12
 800d2b4:	af00      	add	r7, sp, #0
 800d2b6:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN P2PS_STM_App_Notification_1 */

/* USER CODE END P2PS_STM_App_Notification_1 */
  switch(pNotification->P2P_Evt_Opcode)
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	781b      	ldrb	r3, [r3, #0]
 800d2bc:	2b01      	cmp	r3, #1
 800d2be:	d004      	beq.n	800d2ca <P2PS_STM_App_Notification+0x1a>
 800d2c0:	2b03      	cmp	r3, #3
 800d2c2:	d004      	beq.n	800d2ce <P2PS_STM_App_Notification+0x1e>
 800d2c4:	2b00      	cmp	r3, #0
 800d2c6:	d004      	beq.n	800d2d2 <P2PS_STM_App_Notification+0x22>

    default:
/* USER CODE BEGIN P2PS_STM_App_Notification_default */

/* USER CODE END P2PS_STM_App_Notification_default */
      break;
 800d2c8:	e004      	b.n	800d2d4 <P2PS_STM_App_Notification+0x24>
      break;
 800d2ca:	bf00      	nop
 800d2cc:	e002      	b.n	800d2d4 <P2PS_STM_App_Notification+0x24>
      break;
 800d2ce:	bf00      	nop
 800d2d0:	e000      	b.n	800d2d4 <P2PS_STM_App_Notification+0x24>
      break;
 800d2d2:	bf00      	nop
  }
/* USER CODE BEGIN P2PS_STM_App_Notification_2 */

/* USER CODE END P2PS_STM_App_Notification_2 */
  return;
 800d2d4:	bf00      	nop
}
 800d2d6:	370c      	adds	r7, #12
 800d2d8:	46bd      	mov	sp, r7
 800d2da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2de:	4770      	bx	lr

0800d2e0 <P2PS_APP_Notification>:

void P2PS_APP_Notification(P2PS_APP_ConnHandle_Not_evt_t *pNotification)
{
 800d2e0:	b480      	push	{r7}
 800d2e2:	b083      	sub	sp, #12
 800d2e4:	af00      	add	r7, sp, #0
 800d2e6:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN P2PS_APP_Notification_1 */

/* USER CODE END P2PS_APP_Notification_1 */
  switch(pNotification->P2P_Evt_Opcode)
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	781b      	ldrb	r3, [r3, #0]
 800d2ec:	2b00      	cmp	r3, #0
 800d2ee:	d002      	beq.n	800d2f6 <P2PS_APP_Notification+0x16>
 800d2f0:	2b01      	cmp	r3, #1
 800d2f2:	d002      	beq.n	800d2fa <P2PS_APP_Notification+0x1a>
    
    default:
/* USER CODE BEGIN P2PS_APP_Notification_default */

/* USER CODE END P2PS_APP_Notification_default */
      break;
 800d2f4:	e002      	b.n	800d2fc <P2PS_APP_Notification+0x1c>
    break;
 800d2f6:	bf00      	nop
 800d2f8:	e000      	b.n	800d2fc <P2PS_APP_Notification+0x1c>
    break;
 800d2fa:	bf00      	nop
  }
/* USER CODE BEGIN P2PS_APP_Notification_2 */

/* USER CODE END P2PS_APP_Notification_2 */
  return;
 800d2fc:	bf00      	nop
}
 800d2fe:	370c      	adds	r7, #12
 800d300:	46bd      	mov	sp, r7
 800d302:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d306:	4770      	bx	lr

0800d308 <P2PS_APP_Init>:

void P2PS_APP_Init(void)
{
 800d308:	b480      	push	{r7}
 800d30a:	af00      	add	r7, sp, #0
/* USER CODE BEGIN P2PS_APP_Init */

/* USER CODE END P2PS_APP_Init */
  return;
 800d30c:	bf00      	nop
}
 800d30e:	46bd      	mov	sp, r7
 800d310:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d314:	4770      	bx	lr

0800d316 <TEMPLATE_UpdateParameter_Timer_Callback>:
/* Private functions ---------------------------------------------------------*/
static void TEMPLATE_APP_context_Init(void);
static void TEMPLATE_Send_Notification_Task(void);

static void TEMPLATE_UpdateParameter_Timer_Callback(void)
{
 800d316:	b580      	push	{r7, lr}
 800d318:	af00      	add	r7, sp, #0
UTIL_SEQ_SetTask( 1<<CFG_IdleTask_Update_Temperature, CFG_SCH_PRIO_0);
 800d31a:	2100      	movs	r1, #0
 800d31c:	2010      	movs	r0, #16
 800d31e:	f000 fbed 	bl	800dafc <UTIL_SEQ_SetTask>
}
 800d322:	bf00      	nop
 800d324:	bd80      	pop	{r7, pc}
	...

0800d328 <TEMPLATE_STM_App_Notification>:

/* Public functions ----------------------------------------------------------*/
void TEMPLATE_STM_App_Notification(TEMPLATE_STM_App_Notification_evt_t *pNotification)
{
 800d328:	b580      	push	{r7, lr}
 800d32a:	b082      	sub	sp, #8
 800d32c:	af00      	add	r7, sp, #0
 800d32e:	6078      	str	r0, [r7, #4]
  switch(pNotification->Template_Evt_Opcode)
 800d330:	687b      	ldr	r3, [r7, #4]
 800d332:	781b      	ldrb	r3, [r3, #0]
 800d334:	2b01      	cmp	r3, #1
 800d336:	d00e      	beq.n	800d356 <TEMPLATE_STM_App_Notification+0x2e>
 800d338:	2b03      	cmp	r3, #3
 800d33a:	d015      	beq.n	800d368 <TEMPLATE_STM_App_Notification+0x40>
 800d33c:	2b00      	cmp	r3, #0
 800d33e:	d000      	beq.n	800d342 <TEMPLATE_STM_App_Notification+0x1a>

      break; /* TEMPLATE_STM_BOOT_REQUEST_EVT */
#endif
      
    default:
      break; /* DEFAULT */
 800d340:	e013      	b.n	800d36a <TEMPLATE_STM_App_Notification+0x42>
      TEMPLATE_Server_App_Context.NotificationStatus = 1;
 800d342:	4b0c      	ldr	r3, [pc, #48]	; (800d374 <TEMPLATE_STM_App_Notification+0x4c>)
 800d344:	2201      	movs	r2, #1
 800d346:	701a      	strb	r2, [r3, #0]
HW_TS_Start(TEMPLATE_Server_App_Context.UpdateParameter_timer_Id, PARAMETER_UPDATE_PERIOD);
 800d348:	4b0a      	ldr	r3, [pc, #40]	; (800d374 <TEMPLATE_STM_App_Notification+0x4c>)
 800d34a:	7a1b      	ldrb	r3, [r3, #8]
 800d34c:	21cc      	movs	r1, #204	; 0xcc
 800d34e:	4618      	mov	r0, r3
 800d350:	f7f3 ff58 	bl	8001204 <HW_TS_Start>
      break; /* TEMPLATE_STM_NOTIFY_ENABLED_EVT */
 800d354:	e009      	b.n	800d36a <TEMPLATE_STM_App_Notification+0x42>
      TEMPLATE_Server_App_Context.NotificationStatus = 0;
 800d356:	4b07      	ldr	r3, [pc, #28]	; (800d374 <TEMPLATE_STM_App_Notification+0x4c>)
 800d358:	2200      	movs	r2, #0
 800d35a:	701a      	strb	r2, [r3, #0]
      HW_TS_Stop(TEMPLATE_Server_App_Context.UpdateParameter_timer_Id);
 800d35c:	4b05      	ldr	r3, [pc, #20]	; (800d374 <TEMPLATE_STM_App_Notification+0x4c>)
 800d35e:	7a1b      	ldrb	r3, [r3, #8]
 800d360:	4618      	mov	r0, r3
 800d362:	f7f3 fec5 	bl	80010f0 <HW_TS_Stop>
      break; /* TEMPLATE_STM_NOTIFY_DISABLED_EVT */
 800d366:	e000      	b.n	800d36a <TEMPLATE_STM_App_Notification+0x42>
      break; /* TEMPLATE_STM_WRITE_EVT */
 800d368:	bf00      	nop
  }

  return;
 800d36a:	bf00      	nop
}
 800d36c:	3708      	adds	r7, #8
 800d36e:	46bd      	mov	sp, r7
 800d370:	bd80      	pop	{r7, pc}
 800d372:	bf00      	nop
 800d374:	20000304 	.word	0x20000304

0800d378 <TEMPLATE_APP_Init>:

void TEMPLATE_APP_Init(void)
{
 800d378:	b580      	push	{r7, lr}
 800d37a:	af00      	add	r7, sp, #0
	/* Register task used to update the characteristic (send the notification) */
	  UTIL_SEQ_RegTask(1<<CFG_IdleTask_Update_Temperature, UTIL_SEQ_RFU, TEMPLATE_Send_Notification_Task);
 800d37c:	4a08      	ldr	r2, [pc, #32]	; (800d3a0 <TEMPLATE_APP_Init+0x28>)
 800d37e:	2100      	movs	r1, #0
 800d380:	2010      	movs	r0, #16
 800d382:	f000 fb9b 	bl	800dabc <UTIL_SEQ_RegTask>
  /* Create timer to handle the periodic proprietary temperature sensor data update. */
  HW_TS_Create(CFG_TIM_PROC_ID_ISR,
 800d386:	4b07      	ldr	r3, [pc, #28]	; (800d3a4 <TEMPLATE_APP_Init+0x2c>)
 800d388:	2201      	movs	r2, #1
 800d38a:	4907      	ldr	r1, [pc, #28]	; (800d3a8 <TEMPLATE_APP_Init+0x30>)
 800d38c:	2000      	movs	r0, #0
 800d38e:	f7f3 fe39 	bl	8001004 <HW_TS_Create>
    TEMPLATE_UpdateParameter_Timer_Callback);

  /**
   * Initialize Template application context
   */
  TEMPLATE_Server_App_Context.NotificationStatus=0;
 800d392:	4b06      	ldr	r3, [pc, #24]	; (800d3ac <TEMPLATE_APP_Init+0x34>)
 800d394:	2200      	movs	r2, #0
 800d396:	701a      	strb	r2, [r3, #0]
  TEMPLATE_APP_context_Init();
 800d398:	f000 f80a 	bl	800d3b0 <TEMPLATE_APP_context_Init>
  return;
 800d39c:	bf00      	nop
}
 800d39e:	bd80      	pop	{r7, pc}
 800d3a0:	0800d3d5 	.word	0x0800d3d5
 800d3a4:	0800d317 	.word	0x0800d317
 800d3a8:	2000030c 	.word	0x2000030c
 800d3ac:	20000304 	.word	0x20000304

0800d3b0 <TEMPLATE_APP_context_Init>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void TEMPLATE_APP_context_Init(void)
{
 800d3b0:	b480      	push	{r7}
 800d3b2:	af00      	add	r7, sp, #0
  TEMPLATE_Server_App_Context.Parameter.TimeStamp = 0;
 800d3b4:	4b06      	ldr	r3, [pc, #24]	; (800d3d0 <TEMPLATE_APP_context_Init+0x20>)
 800d3b6:	2200      	movs	r2, #0
 800d3b8:	805a      	strh	r2, [r3, #2]
	TEMPLATE_Server_App_Context.Parameter.Temperature = 0;
 800d3ba:	4b05      	ldr	r3, [pc, #20]	; (800d3d0 <TEMPLATE_APP_context_Init+0x20>)
 800d3bc:	2200      	movs	r2, #0
 800d3be:	809a      	strh	r2, [r3, #4]
	TEMPLATE_Server_App_Context.UpdateParameterStep = PARAMETER_CHANGE_STEP;
 800d3c0:	4b03      	ldr	r3, [pc, #12]	; (800d3d0 <TEMPLATE_APP_context_Init+0x20>)
 800d3c2:	220a      	movs	r2, #10
 800d3c4:	80da      	strh	r2, [r3, #6]
}
 800d3c6:	bf00      	nop
 800d3c8:	46bd      	mov	sp, r7
 800d3ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3ce:	4770      	bx	lr
 800d3d0:	20000304 	.word	0x20000304

0800d3d4 <TEMPLATE_Send_Notification_Task>:

static void TEMPLATE_Send_Notification_Task(void)
{
 800d3d4:	b580      	push	{r7, lr}
 800d3d6:	b082      	sub	sp, #8
 800d3d8:	af00      	add	r7, sp, #0
  uint8_t value[4];
  value[0] = (uint8_t)(TEMPLATE_Server_App_Context.Parameter.TimeStamp & 0x00FF);
 800d3da:	4b21      	ldr	r3, [pc, #132]	; (800d460 <TEMPLATE_Send_Notification_Task+0x8c>)
 800d3dc:	885b      	ldrh	r3, [r3, #2]
 800d3de:	b2db      	uxtb	r3, r3
 800d3e0:	713b      	strb	r3, [r7, #4]
  value[1] = (uint8_t)(TEMPLATE_Server_App_Context.Parameter.TimeStamp >> 8);
 800d3e2:	4b1f      	ldr	r3, [pc, #124]	; (800d460 <TEMPLATE_Send_Notification_Task+0x8c>)
 800d3e4:	885b      	ldrh	r3, [r3, #2]
 800d3e6:	0a1b      	lsrs	r3, r3, #8
 800d3e8:	b29b      	uxth	r3, r3
 800d3ea:	b2db      	uxtb	r3, r3
 800d3ec:	717b      	strb	r3, [r7, #5]
  value[2] = (uint8_t)(TEMPLATE_Server_App_Context.Parameter.Temperature & 0x00FF);
 800d3ee:	4b1c      	ldr	r3, [pc, #112]	; (800d460 <TEMPLATE_Send_Notification_Task+0x8c>)
 800d3f0:	889b      	ldrh	r3, [r3, #4]
 800d3f2:	b2db      	uxtb	r3, r3
 800d3f4:	71bb      	strb	r3, [r7, #6]
  value[3] = (uint8_t)(TEMPLATE_Server_App_Context.Parameter.Temperature >> 8);
 800d3f6:	4b1a      	ldr	r3, [pc, #104]	; (800d460 <TEMPLATE_Send_Notification_Task+0x8c>)
 800d3f8:	889b      	ldrh	r3, [r3, #4]
 800d3fa:	0a1b      	lsrs	r3, r3, #8
 800d3fc:	b29b      	uxth	r3, r3
 800d3fe:	b2db      	uxtb	r3, r3
 800d400:	71fb      	strb	r3, [r7, #7]
  TEMPLATE_Server_App_Context.Parameter.Temperature += TEMPLATE_Server_App_Context.UpdateParameterStep;
 800d402:	4b17      	ldr	r3, [pc, #92]	; (800d460 <TEMPLATE_Send_Notification_Task+0x8c>)
 800d404:	889a      	ldrh	r2, [r3, #4]
 800d406:	4b16      	ldr	r3, [pc, #88]	; (800d460 <TEMPLATE_Send_Notification_Task+0x8c>)
 800d408:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800d40c:	b29b      	uxth	r3, r3
 800d40e:	4413      	add	r3, r2
 800d410:	b29a      	uxth	r2, r3
 800d412:	4b13      	ldr	r3, [pc, #76]	; (800d460 <TEMPLATE_Send_Notification_Task+0x8c>)
 800d414:	809a      	strh	r2, [r3, #4]
  TEMPLATE_Server_App_Context.Parameter.TimeStamp += PARAMETER_CHANGE_STEP;
 800d416:	4b12      	ldr	r3, [pc, #72]	; (800d460 <TEMPLATE_Send_Notification_Task+0x8c>)
 800d418:	885b      	ldrh	r3, [r3, #2]
 800d41a:	330a      	adds	r3, #10
 800d41c:	b29a      	uxth	r2, r3
 800d41e:	4b10      	ldr	r3, [pc, #64]	; (800d460 <TEMPLATE_Send_Notification_Task+0x8c>)
 800d420:	805a      	strh	r2, [r3, #2]
  if (TEMPLATE_Server_App_Context.Parameter.Temperature > PARAMETER_VALUE_MAX_THRESHOLD) {
 800d422:	4b0f      	ldr	r3, [pc, #60]	; (800d460 <TEMPLATE_Send_Notification_Task+0x8c>)
 800d424:	889b      	ldrh	r3, [r3, #4]
 800d426:	f5b3 7faf 	cmp.w	r3, #350	; 0x15e
 800d42a:	d904      	bls.n	800d436 <TEMPLATE_Send_Notification_Task+0x62>
    TEMPLATE_Server_App_Context.UpdateParameterStep = -PARAMETER_CHANGE_STEP;
 800d42c:	4b0c      	ldr	r3, [pc, #48]	; (800d460 <TEMPLATE_Send_Notification_Task+0x8c>)
 800d42e:	f64f 72f6 	movw	r2, #65526	; 0xfff6
 800d432:	80da      	strh	r2, [r3, #6]
 800d434:	e006      	b.n	800d444 <TEMPLATE_Send_Notification_Task+0x70>
  }
  else if (TEMPLATE_Server_App_Context.Parameter.Temperature < PARAMETER_VALUE_MIN_THRESHOLD)
 800d436:	4b0a      	ldr	r3, [pc, #40]	; (800d460 <TEMPLATE_Send_Notification_Task+0x8c>)
 800d438:	889b      	ldrh	r3, [r3, #4]
 800d43a:	2b63      	cmp	r3, #99	; 0x63
 800d43c:	d802      	bhi.n	800d444 <TEMPLATE_Send_Notification_Task+0x70>
  {
    TEMPLATE_Server_App_Context.UpdateParameterStep = +PARAMETER_CHANGE_STEP;
 800d43e:	4b08      	ldr	r3, [pc, #32]	; (800d460 <TEMPLATE_Send_Notification_Task+0x8c>)
 800d440:	220a      	movs	r2, #10
 800d442:	80da      	strh	r2, [r3, #6]
  }

  if(TEMPLATE_Server_App_Context.NotificationStatus)
 800d444:	4b06      	ldr	r3, [pc, #24]	; (800d460 <TEMPLATE_Send_Notification_Task+0x8c>)
 800d446:	781b      	ldrb	r3, [r3, #0]
 800d448:	2b00      	cmp	r3, #0
 800d44a:	d005      	beq.n	800d458 <TEMPLATE_Send_Notification_Task+0x84>
  {
#if(CFG_DEBUG_APP_TRACE != 0)
    APP_DBG_MSG("-- TEMPLATE APPLICATION SERVER : NOTIFY CLIENT WITH NEW PARAMETER VALUE \n ");
    APP_DBG_MSG(" \n\r");
#endif
    TEMPLATE_STM_App_Update_Char(0x0000,(uint8_t *)&value);
 800d44c:	1d3b      	adds	r3, r7, #4
 800d44e:	4619      	mov	r1, r3
 800d450:	2000      	movs	r0, #0
 800d452:	f7fe fe41 	bl	800c0d8 <TEMPLATE_STM_App_Update_Char>
#if(CFG_DEBUG_APP_TRACE != 0)
    APP_DBG_MSG("-- TEMPLATE APPLICATION SERVER : CAN'T INFORM CLIENT - NOTIFICATION DISABLED\n ");
#endif
  }

  return;
 800d456:	bf00      	nop
 800d458:	bf00      	nop
}
 800d45a:	3708      	adds	r7, #8
 800d45c:	46bd      	mov	sp, r7
 800d45e:	bd80      	pop	{r7, pc}
 800d460:	20000304 	.word	0x20000304

0800d464 <LL_PWR_EnableBootC2>:
  * @brief  Boot CPU2 after reset or wakeup from stop or standby modes
  * @rmtoll CR4          C2BOOT        LL_PWR_EnableBootC2
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableBootC2(void)
{
 800d464:	b480      	push	{r7}
 800d466:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 800d468:	4b05      	ldr	r3, [pc, #20]	; (800d480 <LL_PWR_EnableBootC2+0x1c>)
 800d46a:	68db      	ldr	r3, [r3, #12]
 800d46c:	4a04      	ldr	r2, [pc, #16]	; (800d480 <LL_PWR_EnableBootC2+0x1c>)
 800d46e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800d472:	60d3      	str	r3, [r2, #12]
}
 800d474:	bf00      	nop
 800d476:	46bd      	mov	sp, r7
 800d478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d47c:	4770      	bx	lr
 800d47e:	bf00      	nop
 800d480:	58000400 	.word	0x58000400

0800d484 <LL_AHB3_GRP1_EnableClock>:
{
 800d484:	b480      	push	{r7}
 800d486:	b085      	sub	sp, #20
 800d488:	af00      	add	r7, sp, #0
 800d48a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 800d48c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800d490:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800d492:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800d496:	687b      	ldr	r3, [r7, #4]
 800d498:	4313      	orrs	r3, r2
 800d49a:	650b      	str	r3, [r1, #80]	; 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 800d49c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800d4a0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	4013      	ands	r3, r2
 800d4a6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800d4a8:	68fb      	ldr	r3, [r7, #12]
}
 800d4aa:	bf00      	nop
 800d4ac:	3714      	adds	r7, #20
 800d4ae:	46bd      	mov	sp, r7
 800d4b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4b4:	4770      	bx	lr

0800d4b6 <LL_C1_IPCC_EnableIT_TXF>:
  * @rmtoll C1CR          TXFIE         LL_C1_IPCC_EnableIT_TXF
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_TXF(IPCC_TypeDef *IPCCx)
{
 800d4b6:	b480      	push	{r7}
 800d4b8:	b083      	sub	sp, #12
 800d4ba:	af00      	add	r7, sp, #0
 800d4bc:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 800d4be:	687b      	ldr	r3, [r7, #4]
 800d4c0:	681b      	ldr	r3, [r3, #0]
 800d4c2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800d4c6:	687b      	ldr	r3, [r7, #4]
 800d4c8:	601a      	str	r2, [r3, #0]
}
 800d4ca:	bf00      	nop
 800d4cc:	370c      	adds	r7, #12
 800d4ce:	46bd      	mov	sp, r7
 800d4d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4d4:	4770      	bx	lr

0800d4d6 <LL_C1_IPCC_EnableIT_RXO>:
  * @rmtoll C1CR          RXOIE         LL_C1_IPCC_EnableIT_RXO
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_RXO(IPCC_TypeDef *IPCCx)
{
 800d4d6:	b480      	push	{r7}
 800d4d8:	b083      	sub	sp, #12
 800d4da:	af00      	add	r7, sp, #0
 800d4dc:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	681b      	ldr	r3, [r3, #0]
 800d4e2:	f043 0201 	orr.w	r2, r3, #1
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	601a      	str	r2, [r3, #0]
}
 800d4ea:	bf00      	nop
 800d4ec:	370c      	adds	r7, #12
 800d4ee:	46bd      	mov	sp, r7
 800d4f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4f4:	4770      	bx	lr

0800d4f6 <LL_C1_IPCC_EnableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800d4f6:	b480      	push	{r7}
 800d4f8:	b083      	sub	sp, #12
 800d4fa:	af00      	add	r7, sp, #0
 800d4fc:	6078      	str	r0, [r7, #4]
 800d4fe:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	685a      	ldr	r2, [r3, #4]
 800d504:	683b      	ldr	r3, [r7, #0]
 800d506:	041b      	lsls	r3, r3, #16
 800d508:	43db      	mvns	r3, r3
 800d50a:	401a      	ands	r2, r3
 800d50c:	687b      	ldr	r3, [r7, #4]
 800d50e:	605a      	str	r2, [r3, #4]
}
 800d510:	bf00      	nop
 800d512:	370c      	adds	r7, #12
 800d514:	46bd      	mov	sp, r7
 800d516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d51a:	4770      	bx	lr

0800d51c <LL_C1_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800d51c:	b480      	push	{r7}
 800d51e:	b083      	sub	sp, #12
 800d520:	af00      	add	r7, sp, #0
 800d522:	6078      	str	r0, [r7, #4]
 800d524:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	685a      	ldr	r2, [r3, #4]
 800d52a:	683b      	ldr	r3, [r7, #0]
 800d52c:	041b      	lsls	r3, r3, #16
 800d52e:	431a      	orrs	r2, r3
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	605a      	str	r2, [r3, #4]
}
 800d534:	bf00      	nop
 800d536:	370c      	adds	r7, #12
 800d538:	46bd      	mov	sp, r7
 800d53a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d53e:	4770      	bx	lr

0800d540 <LL_C1_IPCC_EnableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800d540:	b480      	push	{r7}
 800d542:	b083      	sub	sp, #12
 800d544:	af00      	add	r7, sp, #0
 800d546:	6078      	str	r0, [r7, #4]
 800d548:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	685a      	ldr	r2, [r3, #4]
 800d54e:	683b      	ldr	r3, [r7, #0]
 800d550:	43db      	mvns	r3, r3
 800d552:	401a      	ands	r2, r3
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	605a      	str	r2, [r3, #4]
}
 800d558:	bf00      	nop
 800d55a:	370c      	adds	r7, #12
 800d55c:	46bd      	mov	sp, r7
 800d55e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d562:	4770      	bx	lr

0800d564 <LL_C1_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800d564:	b480      	push	{r7}
 800d566:	b083      	sub	sp, #12
 800d568:	af00      	add	r7, sp, #0
 800d56a:	6078      	str	r0, [r7, #4]
 800d56c:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	683a      	ldr	r2, [r7, #0]
 800d572:	609a      	str	r2, [r3, #8]
}
 800d574:	bf00      	nop
 800d576:	370c      	adds	r7, #12
 800d578:	46bd      	mov	sp, r7
 800d57a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d57e:	4770      	bx	lr

0800d580 <LL_C1_IPCC_SetFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_SetFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800d580:	b480      	push	{r7}
 800d582:	b083      	sub	sp, #12
 800d584:	af00      	add	r7, sp, #0
 800d586:	6078      	str	r0, [r7, #4]
 800d588:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 800d58a:	683b      	ldr	r3, [r7, #0]
 800d58c:	041a      	lsls	r2, r3, #16
 800d58e:	687b      	ldr	r3, [r7, #4]
 800d590:	609a      	str	r2, [r3, #8]
}
 800d592:	bf00      	nop
 800d594:	370c      	adds	r7, #12
 800d596:	46bd      	mov	sp, r7
 800d598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d59c:	4770      	bx	lr

0800d59e <LL_C1_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C1_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 800d59e:	b480      	push	{r7}
 800d5a0:	b083      	sub	sp, #12
 800d5a2:	af00      	add	r7, sp, #0
 800d5a4:	6078      	str	r0, [r7, #4]
 800d5a6:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 800d5a8:	687b      	ldr	r3, [r7, #4]
 800d5aa:	68da      	ldr	r2, [r3, #12]
 800d5ac:	683b      	ldr	r3, [r7, #0]
 800d5ae:	4013      	ands	r3, r2
 800d5b0:	683a      	ldr	r2, [r7, #0]
 800d5b2:	429a      	cmp	r2, r3
 800d5b4:	d101      	bne.n	800d5ba <LL_C1_IPCC_IsActiveFlag_CHx+0x1c>
 800d5b6:	2301      	movs	r3, #1
 800d5b8:	e000      	b.n	800d5bc <LL_C1_IPCC_IsActiveFlag_CHx+0x1e>
 800d5ba:	2300      	movs	r3, #0
}
 800d5bc:	4618      	mov	r0, r3
 800d5be:	370c      	adds	r7, #12
 800d5c0:	46bd      	mov	sp, r7
 800d5c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5c6:	4770      	bx	lr

0800d5c8 <LL_C2_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 800d5c8:	b480      	push	{r7}
 800d5ca:	b083      	sub	sp, #12
 800d5cc:	af00      	add	r7, sp, #0
 800d5ce:	6078      	str	r0, [r7, #4]
 800d5d0:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	69da      	ldr	r2, [r3, #28]
 800d5d6:	683b      	ldr	r3, [r7, #0]
 800d5d8:	4013      	ands	r3, r2
 800d5da:	683a      	ldr	r2, [r7, #0]
 800d5dc:	429a      	cmp	r2, r3
 800d5de:	d101      	bne.n	800d5e4 <LL_C2_IPCC_IsActiveFlag_CHx+0x1c>
 800d5e0:	2301      	movs	r3, #1
 800d5e2:	e000      	b.n	800d5e6 <LL_C2_IPCC_IsActiveFlag_CHx+0x1e>
 800d5e4:	2300      	movs	r3, #0
}
 800d5e6:	4618      	mov	r0, r3
 800d5e8:	370c      	adds	r7, #12
 800d5ea:	46bd      	mov	sp, r7
 800d5ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5f0:	4770      	bx	lr
	...

0800d5f4 <HW_IPCC_Rx_Handler>:

/******************************************************************************
 * INTERRUPT HANDLER
 ******************************************************************************/
void HW_IPCC_Rx_Handler( void )
{
 800d5f4:	b580      	push	{r7, lr}
 800d5f6:	af00      	add	r7, sp, #0
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 800d5f8:	2102      	movs	r1, #2
 800d5fa:	4819      	ldr	r0, [pc, #100]	; (800d660 <HW_IPCC_Rx_Handler+0x6c>)
 800d5fc:	f7ff ffe4 	bl	800d5c8 <LL_C2_IPCC_IsActiveFlag_CHx>
 800d600:	4603      	mov	r3, r0
 800d602:	2b00      	cmp	r3, #0
 800d604:	d009      	beq.n	800d61a <HW_IPCC_Rx_Handler+0x26>
 800d606:	4b16      	ldr	r3, [pc, #88]	; (800d660 <HW_IPCC_Rx_Handler+0x6c>)
 800d608:	685b      	ldr	r3, [r3, #4]
 800d60a:	43db      	mvns	r3, r3
 800d60c:	f003 0302 	and.w	r3, r3, #2
 800d610:	2b00      	cmp	r3, #0
 800d612:	d002      	beq.n	800d61a <HW_IPCC_Rx_Handler+0x26>
  {
      HW_IPCC_SYS_EvtHandler();
 800d614:	f000 f8de 	bl	800d7d4 <HW_IPCC_SYS_EvtHandler>
 800d618:	e01f      	b.n	800d65a <HW_IPCC_Rx_Handler+0x66>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_THREAD_CLI_NOTIFICATION_ACK_CHANNEL ))
  {
      HW_IPCC_ZIGBEE_CliNotifEvtHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 800d61a:	2101      	movs	r1, #1
 800d61c:	4810      	ldr	r0, [pc, #64]	; (800d660 <HW_IPCC_Rx_Handler+0x6c>)
 800d61e:	f7ff ffd3 	bl	800d5c8 <LL_C2_IPCC_IsActiveFlag_CHx>
 800d622:	4603      	mov	r3, r0
 800d624:	2b00      	cmp	r3, #0
 800d626:	d008      	beq.n	800d63a <HW_IPCC_Rx_Handler+0x46>
 800d628:	4b0d      	ldr	r3, [pc, #52]	; (800d660 <HW_IPCC_Rx_Handler+0x6c>)
 800d62a:	685b      	ldr	r3, [r3, #4]
 800d62c:	f003 0301 	and.w	r3, r3, #1
 800d630:	2b00      	cmp	r3, #0
 800d632:	d102      	bne.n	800d63a <HW_IPCC_Rx_Handler+0x46>
  {
    HW_IPCC_BLE_EvtHandler();
 800d634:	f000 f892 	bl	800d75c <HW_IPCC_BLE_EvtHandler>
 800d638:	e00f      	b.n	800d65a <HW_IPCC_Rx_Handler+0x66>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 800d63a:	2108      	movs	r1, #8
 800d63c:	4808      	ldr	r0, [pc, #32]	; (800d660 <HW_IPCC_Rx_Handler+0x6c>)
 800d63e:	f7ff ffc3 	bl	800d5c8 <LL_C2_IPCC_IsActiveFlag_CHx>
 800d642:	4603      	mov	r3, r0
 800d644:	2b00      	cmp	r3, #0
 800d646:	d009      	beq.n	800d65c <HW_IPCC_Rx_Handler+0x68>
 800d648:	4b05      	ldr	r3, [pc, #20]	; (800d660 <HW_IPCC_Rx_Handler+0x6c>)
 800d64a:	685b      	ldr	r3, [r3, #4]
 800d64c:	43db      	mvns	r3, r3
 800d64e:	f003 0308 	and.w	r3, r3, #8
 800d652:	2b00      	cmp	r3, #0
 800d654:	d002      	beq.n	800d65c <HW_IPCC_Rx_Handler+0x68>
  {
    HW_IPCC_TRACES_EvtHandler();
 800d656:	f000 f909 	bl	800d86c <HW_IPCC_TRACES_EvtHandler>
  }

  return;
 800d65a:	bf00      	nop
 800d65c:	bf00      	nop
}
 800d65e:	bd80      	pop	{r7, pc}
 800d660:	58000c00 	.word	0x58000c00

0800d664 <HW_IPCC_Tx_Handler>:

void HW_IPCC_Tx_Handler( void )
{
 800d664:	b580      	push	{r7, lr}
 800d666:	af00      	add	r7, sp, #0
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 800d668:	2102      	movs	r1, #2
 800d66a:	4822      	ldr	r0, [pc, #136]	; (800d6f4 <HW_IPCC_Tx_Handler+0x90>)
 800d66c:	f7ff ff97 	bl	800d59e <LL_C1_IPCC_IsActiveFlag_CHx>
 800d670:	4603      	mov	r3, r0
 800d672:	2b00      	cmp	r3, #0
 800d674:	d109      	bne.n	800d68a <HW_IPCC_Tx_Handler+0x26>
 800d676:	4b1f      	ldr	r3, [pc, #124]	; (800d6f4 <HW_IPCC_Tx_Handler+0x90>)
 800d678:	685b      	ldr	r3, [r3, #4]
 800d67a:	43db      	mvns	r3, r3
 800d67c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d680:	2b00      	cmp	r3, #0
 800d682:	d002      	beq.n	800d68a <HW_IPCC_Tx_Handler+0x26>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 800d684:	f000 f89a 	bl	800d7bc <HW_IPCC_SYS_CmdEvtHandler>
 800d688:	e031      	b.n	800d6ee <HW_IPCC_Tx_Handler+0x8a>
  if (HW_IPCC_TX_PENDING( HW_IPCC_THREAD_OT_CMD_RSP_CHANNEL ))
  {
      HW_IPCC_ZIGBEE_CmdEvtHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 800d68a:	2102      	movs	r1, #2
 800d68c:	4819      	ldr	r0, [pc, #100]	; (800d6f4 <HW_IPCC_Tx_Handler+0x90>)
 800d68e:	f7ff ff86 	bl	800d59e <LL_C1_IPCC_IsActiveFlag_CHx>
 800d692:	4603      	mov	r3, r0
 800d694:	2b00      	cmp	r3, #0
 800d696:	d109      	bne.n	800d6ac <HW_IPCC_Tx_Handler+0x48>
 800d698:	4b16      	ldr	r3, [pc, #88]	; (800d6f4 <HW_IPCC_Tx_Handler+0x90>)
 800d69a:	685b      	ldr	r3, [r3, #4]
 800d69c:	43db      	mvns	r3, r3
 800d69e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d6a2:	2b00      	cmp	r3, #0
 800d6a4:	d002      	beq.n	800d6ac <HW_IPCC_Tx_Handler+0x48>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 800d6a6:	f000 f889 	bl	800d7bc <HW_IPCC_SYS_CmdEvtHandler>
 800d6aa:	e020      	b.n	800d6ee <HW_IPCC_Tx_Handler+0x8a>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 800d6ac:	2108      	movs	r1, #8
 800d6ae:	4811      	ldr	r0, [pc, #68]	; (800d6f4 <HW_IPCC_Tx_Handler+0x90>)
 800d6b0:	f7ff ff75 	bl	800d59e <LL_C1_IPCC_IsActiveFlag_CHx>
 800d6b4:	4603      	mov	r3, r0
 800d6b6:	2b00      	cmp	r3, #0
 800d6b8:	d109      	bne.n	800d6ce <HW_IPCC_Tx_Handler+0x6a>
 800d6ba:	4b0e      	ldr	r3, [pc, #56]	; (800d6f4 <HW_IPCC_Tx_Handler+0x90>)
 800d6bc:	685b      	ldr	r3, [r3, #4]
 800d6be:	43db      	mvns	r3, r3
 800d6c0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800d6c4:	2b00      	cmp	r3, #0
 800d6c6:	d002      	beq.n	800d6ce <HW_IPCC_Tx_Handler+0x6a>
  {
    HW_IPCC_MM_FreeBufHandler();
 800d6c8:	f000 f8b2 	bl	800d830 <HW_IPCC_MM_FreeBufHandler>
 800d6cc:	e00f      	b.n	800d6ee <HW_IPCC_Tx_Handler+0x8a>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 800d6ce:	2120      	movs	r1, #32
 800d6d0:	4808      	ldr	r0, [pc, #32]	; (800d6f4 <HW_IPCC_Tx_Handler+0x90>)
 800d6d2:	f7ff ff64 	bl	800d59e <LL_C1_IPCC_IsActiveFlag_CHx>
 800d6d6:	4603      	mov	r3, r0
 800d6d8:	2b00      	cmp	r3, #0
 800d6da:	d109      	bne.n	800d6f0 <HW_IPCC_Tx_Handler+0x8c>
 800d6dc:	4b05      	ldr	r3, [pc, #20]	; (800d6f4 <HW_IPCC_Tx_Handler+0x90>)
 800d6de:	685b      	ldr	r3, [r3, #4]
 800d6e0:	43db      	mvns	r3, r3
 800d6e2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800d6e6:	2b00      	cmp	r3, #0
 800d6e8:	d002      	beq.n	800d6f0 <HW_IPCC_Tx_Handler+0x8c>
  {
    HW_IPCC_BLE_AclDataEvtHandler();
 800d6ea:	f000 f843 	bl	800d774 <HW_IPCC_BLE_AclDataEvtHandler>
  }

  return;
 800d6ee:	bf00      	nop
 800d6f0:	bf00      	nop
}
 800d6f2:	bd80      	pop	{r7, pc}
 800d6f4:	58000c00 	.word	0x58000c00

0800d6f8 <HW_IPCC_Enable>:
/******************************************************************************
 * GENERAL
 ******************************************************************************/
void HW_IPCC_Enable( void )
{
 800d6f8:	b580      	push	{r7, lr}
 800d6fa:	af00      	add	r7, sp, #0
   * When the CPU2 receives that command, it waits for its event input to be set to restart the CPU2 firmware.
   * This is required because once C2BOOT has been set once, a clear/set on C2BOOT has no effect.
   * When SHCI_C2_Reinit( ) is not called, generating an event to the CPU2 does not have any effect
   * So, by default, the application shall both set the event flag and set the C2BOOT bit.
   */
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 800d6fc:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 800d6fe:	bf20      	wfe
  LL_PWR_EnableBootC2( );
 800d700:	f7ff feb0 	bl	800d464 <LL_PWR_EnableBootC2>

  return;
 800d704:	bf00      	nop
}
 800d706:	bd80      	pop	{r7, pc}

0800d708 <HW_IPCC_Init>:

void HW_IPCC_Init( void )
{
 800d708:	b580      	push	{r7, lr}
 800d70a:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC );
 800d70c:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800d710:	f7ff feb8 	bl	800d484 <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_EnableIT_RXO( IPCC );
 800d714:	4806      	ldr	r0, [pc, #24]	; (800d730 <HW_IPCC_Init+0x28>)
 800d716:	f7ff fede 	bl	800d4d6 <LL_C1_IPCC_EnableIT_RXO>
  LL_C1_IPCC_EnableIT_TXF( IPCC );
 800d71a:	4805      	ldr	r0, [pc, #20]	; (800d730 <HW_IPCC_Init+0x28>)
 800d71c:	f7ff fecb 	bl	800d4b6 <LL_C1_IPCC_EnableIT_TXF>

  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 800d720:	202c      	movs	r0, #44	; 0x2c
 800d722:	f7f8 f8f6 	bl	8005912 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 800d726:	202d      	movs	r0, #45	; 0x2d
 800d728:	f7f8 f8f3 	bl	8005912 <HAL_NVIC_EnableIRQ>

  return;
 800d72c:	bf00      	nop
}
 800d72e:	bd80      	pop	{r7, pc}
 800d730:	58000c00 	.word	0x58000c00

0800d734 <HW_IPCC_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
void HW_IPCC_BLE_Init( void )
{
 800d734:	b580      	push	{r7, lr}
 800d736:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 800d738:	2101      	movs	r1, #1
 800d73a:	4802      	ldr	r0, [pc, #8]	; (800d744 <HW_IPCC_BLE_Init+0x10>)
 800d73c:	f7ff ff00 	bl	800d540 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 800d740:	bf00      	nop
}
 800d742:	bd80      	pop	{r7, pc}
 800d744:	58000c00 	.word	0x58000c00

0800d748 <HW_IPCC_BLE_SendCmd>:

void HW_IPCC_BLE_SendCmd( void )
{
 800d748:	b580      	push	{r7, lr}
 800d74a:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_BLE_CMD_CHANNEL );
 800d74c:	2101      	movs	r1, #1
 800d74e:	4802      	ldr	r0, [pc, #8]	; (800d758 <HW_IPCC_BLE_SendCmd+0x10>)
 800d750:	f7ff ff16 	bl	800d580 <LL_C1_IPCC_SetFlag_CHx>

  return;
 800d754:	bf00      	nop
}
 800d756:	bd80      	pop	{r7, pc}
 800d758:	58000c00 	.word	0x58000c00

0800d75c <HW_IPCC_BLE_EvtHandler>:

static void HW_IPCC_BLE_EvtHandler( void )
{
 800d75c:	b580      	push	{r7, lr}
 800d75e:	af00      	add	r7, sp, #0
  HW_IPCC_BLE_RxEvtNot();
 800d760:	f7ff f838 	bl	800c7d4 <HW_IPCC_BLE_RxEvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 800d764:	2101      	movs	r1, #1
 800d766:	4802      	ldr	r0, [pc, #8]	; (800d770 <HW_IPCC_BLE_EvtHandler+0x14>)
 800d768:	f7ff fefc 	bl	800d564 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800d76c:	bf00      	nop
}
 800d76e:	bd80      	pop	{r7, pc}
 800d770:	58000c00 	.word	0x58000c00

0800d774 <HW_IPCC_BLE_AclDataEvtHandler>:

  return;
}

static void HW_IPCC_BLE_AclDataEvtHandler( void )
{
 800d774:	b580      	push	{r7, lr}
 800d776:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL );
 800d778:	2120      	movs	r1, #32
 800d77a:	4803      	ldr	r0, [pc, #12]	; (800d788 <HW_IPCC_BLE_AclDataEvtHandler+0x14>)
 800d77c:	f7ff fece 	bl	800d51c <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_BLE_AclDataAckNot();
 800d780:	f7ff f844 	bl	800c80c <HW_IPCC_BLE_AclDataAckNot>

  return;
 800d784:	bf00      	nop
}
 800d786:	bd80      	pop	{r7, pc}
 800d788:	58000c00 	.word	0x58000c00

0800d78c <HW_IPCC_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
void HW_IPCC_SYS_Init( void )
{
 800d78c:	b580      	push	{r7, lr}
 800d78e:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 800d790:	2102      	movs	r1, #2
 800d792:	4802      	ldr	r0, [pc, #8]	; (800d79c <HW_IPCC_SYS_Init+0x10>)
 800d794:	f7ff fed4 	bl	800d540 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 800d798:	bf00      	nop
}
 800d79a:	bd80      	pop	{r7, pc}
 800d79c:	58000c00 	.word	0x58000c00

0800d7a0 <HW_IPCC_SYS_SendCmd>:

void HW_IPCC_SYS_SendCmd( void )
{
 800d7a0:	b580      	push	{r7, lr}
 800d7a2:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800d7a4:	2102      	movs	r1, #2
 800d7a6:	4804      	ldr	r0, [pc, #16]	; (800d7b8 <HW_IPCC_SYS_SendCmd+0x18>)
 800d7a8:	f7ff feea 	bl	800d580 <LL_C1_IPCC_SetFlag_CHx>
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800d7ac:	2102      	movs	r1, #2
 800d7ae:	4802      	ldr	r0, [pc, #8]	; (800d7b8 <HW_IPCC_SYS_SendCmd+0x18>)
 800d7b0:	f7ff fea1 	bl	800d4f6 <LL_C1_IPCC_EnableTransmitChannel>

  return;
 800d7b4:	bf00      	nop
}
 800d7b6:	bd80      	pop	{r7, pc}
 800d7b8:	58000c00 	.word	0x58000c00

0800d7bc <HW_IPCC_SYS_CmdEvtHandler>:

static void HW_IPCC_SYS_CmdEvtHandler( void )
{
 800d7bc:	b580      	push	{r7, lr}
 800d7be:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800d7c0:	2102      	movs	r1, #2
 800d7c2:	4803      	ldr	r0, [pc, #12]	; (800d7d0 <HW_IPCC_SYS_CmdEvtHandler+0x14>)
 800d7c4:	f7ff feaa 	bl	800d51c <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_SYS_CmdEvtNot();
 800d7c8:	f7ff f868 	bl	800c89c <HW_IPCC_SYS_CmdEvtNot>

  return;
 800d7cc:	bf00      	nop
}
 800d7ce:	bd80      	pop	{r7, pc}
 800d7d0:	58000c00 	.word	0x58000c00

0800d7d4 <HW_IPCC_SYS_EvtHandler>:

static void HW_IPCC_SYS_EvtHandler( void )
{
 800d7d4:	b580      	push	{r7, lr}
 800d7d6:	af00      	add	r7, sp, #0
  HW_IPCC_SYS_EvtNot();
 800d7d8:	f7ff f870 	bl	800c8bc <HW_IPCC_SYS_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 800d7dc:	2102      	movs	r1, #2
 800d7de:	4802      	ldr	r0, [pc, #8]	; (800d7e8 <HW_IPCC_SYS_EvtHandler+0x14>)
 800d7e0:	f7ff fec0 	bl	800d564 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800d7e4:	bf00      	nop
}
 800d7e6:	bd80      	pop	{r7, pc}
 800d7e8:	58000c00 	.word	0x58000c00

0800d7ec <HW_IPCC_MM_SendFreeBuf>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) )
{
 800d7ec:	b580      	push	{r7, lr}
 800d7ee:	b082      	sub	sp, #8
 800d7f0:	af00      	add	r7, sp, #0
 800d7f2:	6078      	str	r0, [r7, #4]
  if ( LL_C1_IPCC_IsActiveFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ) )
 800d7f4:	2108      	movs	r1, #8
 800d7f6:	480c      	ldr	r0, [pc, #48]	; (800d828 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 800d7f8:	f7ff fed1 	bl	800d59e <LL_C1_IPCC_IsActiveFlag_CHx>
 800d7fc:	4603      	mov	r3, r0
 800d7fe:	2b00      	cmp	r3, #0
 800d800:	d007      	beq.n	800d812 <HW_IPCC_MM_SendFreeBuf+0x26>
  {
    FreeBufCb = cb;
 800d802:	4a0a      	ldr	r2, [pc, #40]	; (800d82c <HW_IPCC_MM_SendFreeBuf+0x40>)
 800d804:	687b      	ldr	r3, [r7, #4]
 800d806:	6013      	str	r3, [r2, #0]
    LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800d808:	2108      	movs	r1, #8
 800d80a:	4807      	ldr	r0, [pc, #28]	; (800d828 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 800d80c:	f7ff fe73 	bl	800d4f6 <LL_C1_IPCC_EnableTransmitChannel>
    cb();

    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
  }

  return;
 800d810:	e006      	b.n	800d820 <HW_IPCC_MM_SendFreeBuf+0x34>
    cb();
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	4798      	blx	r3
    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800d816:	2108      	movs	r1, #8
 800d818:	4803      	ldr	r0, [pc, #12]	; (800d828 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 800d81a:	f7ff feb1 	bl	800d580 <LL_C1_IPCC_SetFlag_CHx>
  return;
 800d81e:	bf00      	nop
}
 800d820:	3708      	adds	r7, #8
 800d822:	46bd      	mov	sp, r7
 800d824:	bd80      	pop	{r7, pc}
 800d826:	bf00      	nop
 800d828:	58000c00 	.word	0x58000c00
 800d82c:	200004a0 	.word	0x200004a0

0800d830 <HW_IPCC_MM_FreeBufHandler>:

static void HW_IPCC_MM_FreeBufHandler( void )
{
 800d830:	b580      	push	{r7, lr}
 800d832:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800d834:	2108      	movs	r1, #8
 800d836:	4806      	ldr	r0, [pc, #24]	; (800d850 <HW_IPCC_MM_FreeBufHandler+0x20>)
 800d838:	f7ff fe70 	bl	800d51c <LL_C1_IPCC_DisableTransmitChannel>

  FreeBufCb();
 800d83c:	4b05      	ldr	r3, [pc, #20]	; (800d854 <HW_IPCC_MM_FreeBufHandler+0x24>)
 800d83e:	681b      	ldr	r3, [r3, #0]
 800d840:	4798      	blx	r3

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800d842:	2108      	movs	r1, #8
 800d844:	4802      	ldr	r0, [pc, #8]	; (800d850 <HW_IPCC_MM_FreeBufHandler+0x20>)
 800d846:	f7ff fe9b 	bl	800d580 <LL_C1_IPCC_SetFlag_CHx>

  return;
 800d84a:	bf00      	nop
}
 800d84c:	bd80      	pop	{r7, pc}
 800d84e:	bf00      	nop
 800d850:	58000c00 	.word	0x58000c00
 800d854:	200004a0 	.word	0x200004a0

0800d858 <HW_IPCC_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void HW_IPCC_TRACES_Init( void )
{
 800d858:	b580      	push	{r7, lr}
 800d85a:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );
 800d85c:	2108      	movs	r1, #8
 800d85e:	4802      	ldr	r0, [pc, #8]	; (800d868 <HW_IPCC_TRACES_Init+0x10>)
 800d860:	f7ff fe6e 	bl	800d540 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 800d864:	bf00      	nop
}
 800d866:	bd80      	pop	{r7, pc}
 800d868:	58000c00 	.word	0x58000c00

0800d86c <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 800d86c:	b580      	push	{r7, lr}
 800d86e:	af00      	add	r7, sp, #0
  HW_IPCC_TRACES_EvtNot();
 800d870:	f7ff f8c2 	bl	800c9f8 <HW_IPCC_TRACES_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );
 800d874:	2108      	movs	r1, #8
 800d876:	4802      	ldr	r0, [pc, #8]	; (800d880 <HW_IPCC_TRACES_EvtHandler+0x14>)
 800d878:	f7ff fe74 	bl	800d564 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800d87c:	bf00      	nop
}
 800d87e:	bd80      	pop	{r7, pc}
 800d880:	58000c00 	.word	0x58000c00

0800d884 <UTIL_LPM_Init>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

void UTIL_LPM_Init( void )
{
 800d884:	b480      	push	{r7}
 800d886:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 800d888:	4b05      	ldr	r3, [pc, #20]	; (800d8a0 <UTIL_LPM_Init+0x1c>)
 800d88a:	2200      	movs	r2, #0
 800d88c:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 800d88e:	4b05      	ldr	r3, [pc, #20]	; (800d8a4 <UTIL_LPM_Init+0x20>)
 800d890:	2200      	movs	r2, #0
 800d892:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 800d894:	bf00      	nop
 800d896:	46bd      	mov	sp, r7
 800d898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d89c:	4770      	bx	lr
 800d89e:	bf00      	nop
 800d8a0:	200004a4 	.word	0x200004a4
 800d8a4:	200004a8 	.word	0x200004a8

0800d8a8 <UTIL_LPM_SetOffMode>:
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 800d8a8:	b480      	push	{r7}
 800d8aa:	b087      	sub	sp, #28
 800d8ac:	af00      	add	r7, sp, #0
 800d8ae:	6078      	str	r0, [r7, #4]
 800d8b0:	460b      	mov	r3, r1
 800d8b2:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d8b4:	f3ef 8310 	mrs	r3, PRIMASK
 800d8b8:	613b      	str	r3, [r7, #16]
  return(result);
 800d8ba:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 800d8bc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800d8be:	b672      	cpsid	i
  
  switch(state)
 800d8c0:	78fb      	ldrb	r3, [r7, #3]
 800d8c2:	2b00      	cmp	r3, #0
 800d8c4:	d009      	beq.n	800d8da <UTIL_LPM_SetOffMode+0x32>
 800d8c6:	2b01      	cmp	r3, #1
 800d8c8:	d000      	beq.n	800d8cc <UTIL_LPM_SetOffMode+0x24>
    {
      OffModeDisable &= ( ~lpm_id_bm );
      break;
    }
    default:
      break;
 800d8ca:	e00e      	b.n	800d8ea <UTIL_LPM_SetOffMode+0x42>
      OffModeDisable |= lpm_id_bm;
 800d8cc:	4b0c      	ldr	r3, [pc, #48]	; (800d900 <UTIL_LPM_SetOffMode+0x58>)
 800d8ce:	681a      	ldr	r2, [r3, #0]
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	4313      	orrs	r3, r2
 800d8d4:	4a0a      	ldr	r2, [pc, #40]	; (800d900 <UTIL_LPM_SetOffMode+0x58>)
 800d8d6:	6013      	str	r3, [r2, #0]
      break;
 800d8d8:	e007      	b.n	800d8ea <UTIL_LPM_SetOffMode+0x42>
      OffModeDisable &= ( ~lpm_id_bm );
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	43da      	mvns	r2, r3
 800d8de:	4b08      	ldr	r3, [pc, #32]	; (800d900 <UTIL_LPM_SetOffMode+0x58>)
 800d8e0:	681b      	ldr	r3, [r3, #0]
 800d8e2:	4013      	ands	r3, r2
 800d8e4:	4a06      	ldr	r2, [pc, #24]	; (800d900 <UTIL_LPM_SetOffMode+0x58>)
 800d8e6:	6013      	str	r3, [r2, #0]
      break;
 800d8e8:	bf00      	nop
 800d8ea:	697b      	ldr	r3, [r7, #20]
 800d8ec:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d8ee:	68fb      	ldr	r3, [r7, #12]
 800d8f0:	f383 8810 	msr	PRIMASK, r3
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 800d8f4:	bf00      	nop
 800d8f6:	371c      	adds	r7, #28
 800d8f8:	46bd      	mov	sp, r7
 800d8fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8fe:	4770      	bx	lr
 800d900:	200004a8 	.word	0x200004a8

0800d904 <UTIL_SEQ_Run>:
 * This function can be nested.
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t mask_bm )
{
 800d904:	b580      	push	{r7, lr}
 800d906:	b08c      	sub	sp, #48	; 0x30
 800d908:	af00      	add	r7, sp, #0
 800d90a:	6078      	str	r0, [r7, #4]
  /**
   *  When this function is nested, the mask to be applied cannot be larger than the first call
   *  The mask is always getting smaller and smaller
   *  A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 800d90c:	4b63      	ldr	r3, [pc, #396]	; (800da9c <UTIL_SEQ_Run+0x198>)
 800d90e:	681b      	ldr	r3, [r3, #0]
 800d910:	62bb      	str	r3, [r7, #40]	; 0x28
  SuperMask &= mask_bm;
 800d912:	4b62      	ldr	r3, [pc, #392]	; (800da9c <UTIL_SEQ_Run+0x198>)
 800d914:	681a      	ldr	r2, [r3, #0]
 800d916:	687b      	ldr	r3, [r7, #4]
 800d918:	4013      	ands	r3, r2
 800d91a:	4a60      	ldr	r2, [pc, #384]	; (800da9c <UTIL_SEQ_Run+0x198>)
 800d91c:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  while( (TaskSet & TaskMask & SuperMask) && (!(EvtSet & EvtWaited)) )
 800d91e:	e082      	b.n	800da26 <UTIL_SEQ_Run+0x122>
  {
    counter = 0;
 800d920:	2300      	movs	r3, #0
 800d922:	62fb      	str	r3, [r7, #44]	; 0x2c
    /**
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while(!(TaskPrio[counter].priority & TaskMask & SuperMask))
 800d924:	e002      	b.n	800d92c <UTIL_SEQ_Run+0x28>
    {
      counter++;
 800d926:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d928:	3301      	adds	r3, #1
 800d92a:	62fb      	str	r3, [r7, #44]	; 0x2c
    while(!(TaskPrio[counter].priority & TaskMask & SuperMask))
 800d92c:	4a5c      	ldr	r2, [pc, #368]	; (800daa0 <UTIL_SEQ_Run+0x19c>)
 800d92e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d930:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800d934:	4b5b      	ldr	r3, [pc, #364]	; (800daa4 <UTIL_SEQ_Run+0x1a0>)
 800d936:	681b      	ldr	r3, [r3, #0]
 800d938:	401a      	ands	r2, r3
 800d93a:	4b58      	ldr	r3, [pc, #352]	; (800da9c <UTIL_SEQ_Run+0x198>)
 800d93c:	681b      	ldr	r3, [r3, #0]
 800d93e:	4013      	ands	r3, r2
 800d940:	2b00      	cmp	r3, #0
 800d942:	d0f0      	beq.n	800d926 <UTIL_SEQ_Run+0x22>
    }

    current_task_set = TaskPrio[counter].priority & TaskMask & SuperMask;
 800d944:	4a56      	ldr	r2, [pc, #344]	; (800daa0 <UTIL_SEQ_Run+0x19c>)
 800d946:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d948:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800d94c:	4b55      	ldr	r3, [pc, #340]	; (800daa4 <UTIL_SEQ_Run+0x1a0>)
 800d94e:	681b      	ldr	r3, [r3, #0]
 800d950:	401a      	ands	r2, r3
 800d952:	4b52      	ldr	r3, [pc, #328]	; (800da9c <UTIL_SEQ_Run+0x198>)
 800d954:	681b      	ldr	r3, [r3, #0]
 800d956:	4013      	ands	r3, r2
 800d958:	627b      	str	r3, [r7, #36]	; 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reinitialize in case all pending tasks haven been executed at least once
     */
    if (!(TaskPrio[counter].round_robin & current_task_set))
 800d95a:	4a51      	ldr	r2, [pc, #324]	; (800daa0 <UTIL_SEQ_Run+0x19c>)
 800d95c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d95e:	00db      	lsls	r3, r3, #3
 800d960:	4413      	add	r3, r2
 800d962:	685a      	ldr	r2, [r3, #4]
 800d964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d966:	4013      	ands	r3, r2
 800d968:	2b00      	cmp	r3, #0
 800d96a:	d106      	bne.n	800d97a <UTIL_SEQ_Run+0x76>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 800d96c:	4a4c      	ldr	r2, [pc, #304]	; (800daa0 <UTIL_SEQ_Run+0x19c>)
 800d96e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d970:	00db      	lsls	r3, r3, #3
 800d972:	4413      	add	r3, r2
 800d974:	f04f 32ff 	mov.w	r2, #4294967295
 800d978:	605a      	str	r2, [r3, #4]

    /** Read the flag index of the task to be executed
	 *  Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 *  before task execution.
	 */
    CurrentTaskIdx = bit_position(current_task_set & TaskPrio[counter].round_robin);
 800d97a:	4a49      	ldr	r2, [pc, #292]	; (800daa0 <UTIL_SEQ_Run+0x19c>)
 800d97c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d97e:	00db      	lsls	r3, r3, #3
 800d980:	4413      	add	r3, r2
 800d982:	685a      	ldr	r2, [r3, #4]
 800d984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d986:	4013      	ands	r3, r2
 800d988:	4618      	mov	r0, r3
 800d98a:	f000 f97d 	bl	800dc88 <bit_position>
 800d98e:	4602      	mov	r2, r0
 800d990:	4b45      	ldr	r3, [pc, #276]	; (800daa8 <UTIL_SEQ_Run+0x1a4>)
 800d992:	601a      	str	r2, [r3, #0]

    /** remove from the roun_robin mask the task that has been selected to be executed */
    TaskPrio[counter].round_robin &= ~(1 << (CurrentTaskIdx));
 800d994:	4a42      	ldr	r2, [pc, #264]	; (800daa0 <UTIL_SEQ_Run+0x19c>)
 800d996:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d998:	00db      	lsls	r3, r3, #3
 800d99a:	4413      	add	r3, r2
 800d99c:	685b      	ldr	r3, [r3, #4]
 800d99e:	4a42      	ldr	r2, [pc, #264]	; (800daa8 <UTIL_SEQ_Run+0x1a4>)
 800d9a0:	6812      	ldr	r2, [r2, #0]
 800d9a2:	2101      	movs	r1, #1
 800d9a4:	fa01 f202 	lsl.w	r2, r1, r2
 800d9a8:	43d2      	mvns	r2, r2
 800d9aa:	401a      	ands	r2, r3
 800d9ac:	493c      	ldr	r1, [pc, #240]	; (800daa0 <UTIL_SEQ_Run+0x19c>)
 800d9ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d9b0:	00db      	lsls	r3, r3, #3
 800d9b2:	440b      	add	r3, r1
 800d9b4:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d9b6:	f3ef 8310 	mrs	r3, PRIMASK
 800d9ba:	61bb      	str	r3, [r7, #24]
  return(result);
 800d9bc:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800d9be:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 800d9c0:	b672      	cpsid	i
    /** remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1 << (CurrentTaskIdx));
 800d9c2:	4b39      	ldr	r3, [pc, #228]	; (800daa8 <UTIL_SEQ_Run+0x1a4>)
 800d9c4:	681b      	ldr	r3, [r3, #0]
 800d9c6:	2201      	movs	r2, #1
 800d9c8:	fa02 f303 	lsl.w	r3, r2, r3
 800d9cc:	43db      	mvns	r3, r3
 800d9ce:	461a      	mov	r2, r3
 800d9d0:	4b36      	ldr	r3, [pc, #216]	; (800daac <UTIL_SEQ_Run+0x1a8>)
 800d9d2:	681b      	ldr	r3, [r3, #0]
 800d9d4:	4013      	ands	r3, r2
 800d9d6:	4a35      	ldr	r2, [pc, #212]	; (800daac <UTIL_SEQ_Run+0x1a8>)
 800d9d8:	6013      	str	r3, [r2, #0]
    /** remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter; counter--)
 800d9da:	2302      	movs	r3, #2
 800d9dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d9de:	e014      	b.n	800da0a <UTIL_SEQ_Run+0x106>
    {
      TaskPrio[counter - 1].priority &= ~(1 << (CurrentTaskIdx));
 800d9e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d9e2:	3b01      	subs	r3, #1
 800d9e4:	4a2e      	ldr	r2, [pc, #184]	; (800daa0 <UTIL_SEQ_Run+0x19c>)
 800d9e6:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800d9ea:	4b2f      	ldr	r3, [pc, #188]	; (800daa8 <UTIL_SEQ_Run+0x1a4>)
 800d9ec:	681b      	ldr	r3, [r3, #0]
 800d9ee:	2101      	movs	r1, #1
 800d9f0:	fa01 f303 	lsl.w	r3, r1, r3
 800d9f4:	43db      	mvns	r3, r3
 800d9f6:	4619      	mov	r1, r3
 800d9f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d9fa:	3b01      	subs	r3, #1
 800d9fc:	400a      	ands	r2, r1
 800d9fe:	4928      	ldr	r1, [pc, #160]	; (800daa0 <UTIL_SEQ_Run+0x19c>)
 800da00:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter; counter--)
 800da04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800da06:	3b01      	subs	r3, #1
 800da08:	62fb      	str	r3, [r7, #44]	; 0x2c
 800da0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800da0c:	2b00      	cmp	r3, #0
 800da0e:	d1e7      	bne.n	800d9e0 <UTIL_SEQ_Run+0xdc>
 800da10:	6a3b      	ldr	r3, [r7, #32]
 800da12:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800da14:	697b      	ldr	r3, [r7, #20]
 800da16:	f383 8810 	msr	PRIMASK, r3
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );
    /** Execute the task */
    TaskCb[CurrentTaskIdx]( );
 800da1a:	4b23      	ldr	r3, [pc, #140]	; (800daa8 <UTIL_SEQ_Run+0x1a4>)
 800da1c:	681b      	ldr	r3, [r3, #0]
 800da1e:	4a24      	ldr	r2, [pc, #144]	; (800dab0 <UTIL_SEQ_Run+0x1ac>)
 800da20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800da24:	4798      	blx	r3
  while( (TaskSet & TaskMask & SuperMask) && (!(EvtSet & EvtWaited)) )
 800da26:	4b21      	ldr	r3, [pc, #132]	; (800daac <UTIL_SEQ_Run+0x1a8>)
 800da28:	681a      	ldr	r2, [r3, #0]
 800da2a:	4b1e      	ldr	r3, [pc, #120]	; (800daa4 <UTIL_SEQ_Run+0x1a0>)
 800da2c:	681b      	ldr	r3, [r3, #0]
 800da2e:	401a      	ands	r2, r3
 800da30:	4b1a      	ldr	r3, [pc, #104]	; (800da9c <UTIL_SEQ_Run+0x198>)
 800da32:	681b      	ldr	r3, [r3, #0]
 800da34:	4013      	ands	r3, r2
 800da36:	2b00      	cmp	r3, #0
 800da38:	d007      	beq.n	800da4a <UTIL_SEQ_Run+0x146>
 800da3a:	4b1e      	ldr	r3, [pc, #120]	; (800dab4 <UTIL_SEQ_Run+0x1b0>)
 800da3c:	681a      	ldr	r2, [r3, #0]
 800da3e:	4b1e      	ldr	r3, [pc, #120]	; (800dab8 <UTIL_SEQ_Run+0x1b4>)
 800da40:	681b      	ldr	r3, [r3, #0]
 800da42:	4013      	ands	r3, r2
 800da44:	2b00      	cmp	r3, #0
 800da46:	f43f af6b 	beq.w	800d920 <UTIL_SEQ_Run+0x1c>
  }

  UTIL_SEQ_PreIdle( );
 800da4a:	f000 f90f 	bl	800dc6c <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800da4e:	f3ef 8310 	mrs	r3, PRIMASK
 800da52:	613b      	str	r3, [r7, #16]
  return(result);
 800da54:	693b      	ldr	r3, [r7, #16]
  
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800da56:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800da58:	b672      	cpsid	i
  if (!((TaskSet & TaskMask & SuperMask) || (EvtSet & EvtWaited)))
 800da5a:	4b14      	ldr	r3, [pc, #80]	; (800daac <UTIL_SEQ_Run+0x1a8>)
 800da5c:	681a      	ldr	r2, [r3, #0]
 800da5e:	4b11      	ldr	r3, [pc, #68]	; (800daa4 <UTIL_SEQ_Run+0x1a0>)
 800da60:	681b      	ldr	r3, [r3, #0]
 800da62:	401a      	ands	r2, r3
 800da64:	4b0d      	ldr	r3, [pc, #52]	; (800da9c <UTIL_SEQ_Run+0x198>)
 800da66:	681b      	ldr	r3, [r3, #0]
 800da68:	4013      	ands	r3, r2
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	d108      	bne.n	800da80 <UTIL_SEQ_Run+0x17c>
 800da6e:	4b11      	ldr	r3, [pc, #68]	; (800dab4 <UTIL_SEQ_Run+0x1b0>)
 800da70:	681a      	ldr	r2, [r3, #0]
 800da72:	4b11      	ldr	r3, [pc, #68]	; (800dab8 <UTIL_SEQ_Run+0x1b4>)
 800da74:	681b      	ldr	r3, [r3, #0]
 800da76:	4013      	ands	r3, r2
 800da78:	2b00      	cmp	r3, #0
 800da7a:	d101      	bne.n	800da80 <UTIL_SEQ_Run+0x17c>
  {
    UTIL_SEQ_Idle( );
 800da7c:	f7f2 fd85 	bl	800058a <UTIL_SEQ_Idle>
 800da80:	69fb      	ldr	r3, [r7, #28]
 800da82:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800da84:	68fb      	ldr	r3, [r7, #12]
 800da86:	f383 8810 	msr	PRIMASK, r3
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION( );
  
  UTIL_SEQ_PostIdle( );
 800da8a:	f000 f8f6 	bl	800dc7a <UTIL_SEQ_PostIdle>

  /** restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 800da8e:	4a03      	ldr	r2, [pc, #12]	; (800da9c <UTIL_SEQ_Run+0x198>)
 800da90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da92:	6013      	str	r3, [r2, #0]

  return;
 800da94:	bf00      	nop
}
 800da96:	3730      	adds	r7, #48	; 0x30
 800da98:	46bd      	mov	sp, r7
 800da9a:	bd80      	pop	{r7, pc}
 800da9c:	20000170 	.word	0x20000170
 800daa0:	2000053c 	.word	0x2000053c
 800daa4:	2000016c 	.word	0x2000016c
 800daa8:	200004b8 	.word	0x200004b8
 800daac:	200004ac 	.word	0x200004ac
 800dab0:	200004bc 	.word	0x200004bc
 800dab4:	200004b0 	.word	0x200004b0
 800dab8:	200004b4 	.word	0x200004b4

0800dabc <UTIL_SEQ_RegTask>:

/**
 *  this function can be nested
 */
void UTIL_SEQ_RegTask( UTIL_SEQ_bm_t task_id_bm , uint32_t flags, void (*task)( void ) )
{
 800dabc:	b580      	push	{r7, lr}
 800dabe:	b088      	sub	sp, #32
 800dac0:	af00      	add	r7, sp, #0
 800dac2:	60f8      	str	r0, [r7, #12]
 800dac4:	60b9      	str	r1, [r7, #8]
 800dac6:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dac8:	f3ef 8310 	mrs	r3, PRIMASK
 800dacc:	617b      	str	r3, [r7, #20]
  return(result);
 800dace:	697b      	ldr	r3, [r7, #20]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800dad0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800dad2:	b672      	cpsid	i

  TaskCb[bit_position(task_id_bm)] = task;
 800dad4:	68f8      	ldr	r0, [r7, #12]
 800dad6:	f000 f8d7 	bl	800dc88 <bit_position>
 800dada:	4601      	mov	r1, r0
 800dadc:	4a06      	ldr	r2, [pc, #24]	; (800daf8 <UTIL_SEQ_RegTask+0x3c>)
 800dade:	687b      	ldr	r3, [r7, #4]
 800dae0:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800dae4:	69fb      	ldr	r3, [r7, #28]
 800dae6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dae8:	69bb      	ldr	r3, [r7, #24]
 800daea:	f383 8810 	msr	PRIMASK, r3

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800daee:	bf00      	nop
}
 800daf0:	3720      	adds	r7, #32
 800daf2:	46bd      	mov	sp, r7
 800daf4:	bd80      	pop	{r7, pc}
 800daf6:	bf00      	nop
 800daf8:	200004bc 	.word	0x200004bc

0800dafc <UTIL_SEQ_SetTask>:

/**
 *  this function can be nested
 */
void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t task_id_bm , uint32_t task_prio )
{
 800dafc:	b480      	push	{r7}
 800dafe:	b087      	sub	sp, #28
 800db00:	af00      	add	r7, sp, #0
 800db02:	6078      	str	r0, [r7, #4]
 800db04:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800db06:	f3ef 8310 	mrs	r3, PRIMASK
 800db0a:	60fb      	str	r3, [r7, #12]
  return(result);
 800db0c:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800db0e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800db10:	b672      	cpsid	i

  TaskSet |= task_id_bm;
 800db12:	4b0d      	ldr	r3, [pc, #52]	; (800db48 <UTIL_SEQ_SetTask+0x4c>)
 800db14:	681a      	ldr	r2, [r3, #0]
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	4313      	orrs	r3, r2
 800db1a:	4a0b      	ldr	r2, [pc, #44]	; (800db48 <UTIL_SEQ_SetTask+0x4c>)
 800db1c:	6013      	str	r3, [r2, #0]
  TaskPrio[task_prio].priority |= task_id_bm;
 800db1e:	4a0b      	ldr	r2, [pc, #44]	; (800db4c <UTIL_SEQ_SetTask+0x50>)
 800db20:	683b      	ldr	r3, [r7, #0]
 800db22:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	431a      	orrs	r2, r3
 800db2a:	4908      	ldr	r1, [pc, #32]	; (800db4c <UTIL_SEQ_SetTask+0x50>)
 800db2c:	683b      	ldr	r3, [r7, #0]
 800db2e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 800db32:	697b      	ldr	r3, [r7, #20]
 800db34:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800db36:	693b      	ldr	r3, [r7, #16]
 800db38:	f383 8810 	msr	PRIMASK, r3

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800db3c:	bf00      	nop
}
 800db3e:	371c      	adds	r7, #28
 800db40:	46bd      	mov	sp, r7
 800db42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db46:	4770      	bx	lr
 800db48:	200004ac 	.word	0x200004ac
 800db4c:	2000053c 	.word	0x2000053c

0800db50 <UTIL_SEQ_PauseTask>:

/**
 *  this function can be nested
 */
void UTIL_SEQ_PauseTask( UTIL_SEQ_bm_t task_id_bm )
{
 800db50:	b480      	push	{r7}
 800db52:	b087      	sub	sp, #28
 800db54:	af00      	add	r7, sp, #0
 800db56:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800db58:	f3ef 8310 	mrs	r3, PRIMASK
 800db5c:	60fb      	str	r3, [r7, #12]
  return(result);
 800db5e:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800db60:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800db62:	b672      	cpsid	i

  TaskMask &= (~task_id_bm);
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	43da      	mvns	r2, r3
 800db68:	4b07      	ldr	r3, [pc, #28]	; (800db88 <UTIL_SEQ_PauseTask+0x38>)
 800db6a:	681b      	ldr	r3, [r3, #0]
 800db6c:	4013      	ands	r3, r2
 800db6e:	4a06      	ldr	r2, [pc, #24]	; (800db88 <UTIL_SEQ_PauseTask+0x38>)
 800db70:	6013      	str	r3, [r2, #0]
 800db72:	697b      	ldr	r3, [r7, #20]
 800db74:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800db76:	693b      	ldr	r3, [r7, #16]
 800db78:	f383 8810 	msr	PRIMASK, r3

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800db7c:	bf00      	nop
}
 800db7e:	371c      	adds	r7, #28
 800db80:	46bd      	mov	sp, r7
 800db82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db86:	4770      	bx	lr
 800db88:	2000016c 	.word	0x2000016c

0800db8c <UTIL_SEQ_ResumeTask>:

/**
 *  this function can be nested
 */
void UTIL_SEQ_ResumeTask( UTIL_SEQ_bm_t task_id_bm )
{
 800db8c:	b480      	push	{r7}
 800db8e:	b087      	sub	sp, #28
 800db90:	af00      	add	r7, sp, #0
 800db92:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800db94:	f3ef 8310 	mrs	r3, PRIMASK
 800db98:	60fb      	str	r3, [r7, #12]
  return(result);
 800db9a:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800db9c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800db9e:	b672      	cpsid	i

  TaskMask |= task_id_bm;
 800dba0:	4b08      	ldr	r3, [pc, #32]	; (800dbc4 <UTIL_SEQ_ResumeTask+0x38>)
 800dba2:	681a      	ldr	r2, [r3, #0]
 800dba4:	687b      	ldr	r3, [r7, #4]
 800dba6:	4313      	orrs	r3, r2
 800dba8:	4a06      	ldr	r2, [pc, #24]	; (800dbc4 <UTIL_SEQ_ResumeTask+0x38>)
 800dbaa:	6013      	str	r3, [r2, #0]
 800dbac:	697b      	ldr	r3, [r7, #20]
 800dbae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dbb0:	693b      	ldr	r3, [r7, #16]
 800dbb2:	f383 8810 	msr	PRIMASK, r3

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800dbb6:	bf00      	nop
}
 800dbb8:	371c      	adds	r7, #28
 800dbba:	46bd      	mov	sp, r7
 800dbbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbc0:	4770      	bx	lr
 800dbc2:	bf00      	nop
 800dbc4:	2000016c 	.word	0x2000016c

0800dbc8 <UTIL_SEQ_SetEvt>:

/**
 *  this function can be nested
 */
void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t evt_id_bm )
{
 800dbc8:	b480      	push	{r7}
 800dbca:	b087      	sub	sp, #28
 800dbcc:	af00      	add	r7, sp, #0
 800dbce:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dbd0:	f3ef 8310 	mrs	r3, PRIMASK
 800dbd4:	60fb      	str	r3, [r7, #12]
  return(result);
 800dbd6:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800dbd8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800dbda:	b672      	cpsid	i

  EvtSet |= evt_id_bm;
 800dbdc:	4b08      	ldr	r3, [pc, #32]	; (800dc00 <UTIL_SEQ_SetEvt+0x38>)
 800dbde:	681a      	ldr	r2, [r3, #0]
 800dbe0:	687b      	ldr	r3, [r7, #4]
 800dbe2:	4313      	orrs	r3, r2
 800dbe4:	4a06      	ldr	r2, [pc, #24]	; (800dc00 <UTIL_SEQ_SetEvt+0x38>)
 800dbe6:	6013      	str	r3, [r2, #0]
 800dbe8:	697b      	ldr	r3, [r7, #20]
 800dbea:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dbec:	693b      	ldr	r3, [r7, #16]
 800dbee:	f383 8810 	msr	PRIMASK, r3

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800dbf2:	bf00      	nop
}
 800dbf4:	371c      	adds	r7, #28
 800dbf6:	46bd      	mov	sp, r7
 800dbf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbfc:	4770      	bx	lr
 800dbfe:	bf00      	nop
 800dc00:	200004b0 	.word	0x200004b0

0800dc04 <UTIL_SEQ_WaitEvt>:

/**
 *  this function can be nested
 */
void UTIL_SEQ_WaitEvt( UTIL_SEQ_bm_t evt_id_bm )
{
 800dc04:	b580      	push	{r7, lr}
 800dc06:	b084      	sub	sp, #16
 800dc08:	af00      	add	r7, sp, #0
 800dc0a:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_bm_t current_task_id_bm;

  /** store in local the current_task_id_bm as the global variable CurrentTaskIdx
   *  may be overwritten in case there are nested call of UTIL_SEQ_Run()
   */
  current_task_id_bm = (1 << CurrentTaskIdx);
 800dc0c:	4b14      	ldr	r3, [pc, #80]	; (800dc60 <UTIL_SEQ_WaitEvt+0x5c>)
 800dc0e:	681b      	ldr	r3, [r3, #0]
 800dc10:	2201      	movs	r2, #1
 800dc12:	fa02 f303 	lsl.w	r3, r2, r3
 800dc16:	60fb      	str	r3, [r7, #12]

  /** backup the event id that was currently waited */
  event_waited_id_backup = EvtWaited;
 800dc18:	4b12      	ldr	r3, [pc, #72]	; (800dc64 <UTIL_SEQ_WaitEvt+0x60>)
 800dc1a:	681b      	ldr	r3, [r3, #0]
 800dc1c:	60bb      	str	r3, [r7, #8]
  EvtWaited = evt_id_bm;
 800dc1e:	4a11      	ldr	r2, [pc, #68]	; (800dc64 <UTIL_SEQ_WaitEvt+0x60>)
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	6013      	str	r3, [r2, #0]
   *  the while loop below.
   *  The system is waiting only for the last waited event.
   *  When it will go out, it will wait again fro the previous one.
   *  It case it occurs while waiting for the second one, the while loop will exit immediately
   */
  while((EvtSet & EvtWaited) == 0)
 800dc24:	e005      	b.n	800dc32 <UTIL_SEQ_WaitEvt+0x2e>
  {
    UTIL_SEQ_EvtIdle(current_task_id_bm, EvtWaited);
 800dc26:	4b0f      	ldr	r3, [pc, #60]	; (800dc64 <UTIL_SEQ_WaitEvt+0x60>)
 800dc28:	681b      	ldr	r3, [r3, #0]
 800dc2a:	4619      	mov	r1, r3
 800dc2c:	68f8      	ldr	r0, [r7, #12]
 800dc2e:	f7f2 fcb3 	bl	8000598 <UTIL_SEQ_EvtIdle>
  while((EvtSet & EvtWaited) == 0)
 800dc32:	4b0d      	ldr	r3, [pc, #52]	; (800dc68 <UTIL_SEQ_WaitEvt+0x64>)
 800dc34:	681a      	ldr	r2, [r3, #0]
 800dc36:	4b0b      	ldr	r3, [pc, #44]	; (800dc64 <UTIL_SEQ_WaitEvt+0x60>)
 800dc38:	681b      	ldr	r3, [r3, #0]
 800dc3a:	4013      	ands	r3, r2
 800dc3c:	2b00      	cmp	r3, #0
 800dc3e:	d0f2      	beq.n	800dc26 <UTIL_SEQ_WaitEvt+0x22>
  }
  EvtSet &= (~EvtWaited);
 800dc40:	4b08      	ldr	r3, [pc, #32]	; (800dc64 <UTIL_SEQ_WaitEvt+0x60>)
 800dc42:	681b      	ldr	r3, [r3, #0]
 800dc44:	43da      	mvns	r2, r3
 800dc46:	4b08      	ldr	r3, [pc, #32]	; (800dc68 <UTIL_SEQ_WaitEvt+0x64>)
 800dc48:	681b      	ldr	r3, [r3, #0]
 800dc4a:	4013      	ands	r3, r2
 800dc4c:	4a06      	ldr	r2, [pc, #24]	; (800dc68 <UTIL_SEQ_WaitEvt+0x64>)
 800dc4e:	6013      	str	r3, [r2, #0]
  EvtWaited = event_waited_id_backup;
 800dc50:	4a04      	ldr	r2, [pc, #16]	; (800dc64 <UTIL_SEQ_WaitEvt+0x60>)
 800dc52:	68bb      	ldr	r3, [r7, #8]
 800dc54:	6013      	str	r3, [r2, #0]

  return;
 800dc56:	bf00      	nop
}
 800dc58:	3710      	adds	r7, #16
 800dc5a:	46bd      	mov	sp, r7
 800dc5c:	bd80      	pop	{r7, pc}
 800dc5e:	bf00      	nop
 800dc60:	200004b8 	.word	0x200004b8
 800dc64:	200004b4 	.word	0x200004b4
 800dc68:	200004b0 	.word	0x200004b0

0800dc6c <UTIL_SEQ_PreIdle>:
   */
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 800dc6c:	b480      	push	{r7}
 800dc6e:	af00      	add	r7, sp, #0
  /**
   * Unless specified by the application, there is nothing to be done
   */
  return;
 800dc70:	bf00      	nop
}
 800dc72:	46bd      	mov	sp, r7
 800dc74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc78:	4770      	bx	lr

0800dc7a <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 800dc7a:	b480      	push	{r7}
 800dc7c:	af00      	add	r7, sp, #0
  /**
   * Unless specified by the application, there is nothing to be done
   */
  return;
 800dc7e:	bf00      	nop
}
 800dc80:	46bd      	mov	sp, r7
 800dc82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc86:	4770      	bx	lr

0800dc88 <bit_position>:

#if( __CORTEX_M == 0)
static const uint8_t clz_table_4bit[16] = { 4, 3, 2, 2, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0 };	
static uint32_t bit_position(uint32_t value)
{
 800dc88:	b480      	push	{r7}
 800dc8a:	b085      	sub	sp, #20
 800dc8c:	af00      	add	r7, sp, #0
 800dc8e:	6078      	str	r0, [r7, #4]

  uint32_t n = 0;
 800dc90:	2300      	movs	r3, #0
 800dc92:	60fb      	str	r3, [r7, #12]

  if ((value & 0xFFFF0000) == 0)  { n  = 16; value <<= 16;  }
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	0c1b      	lsrs	r3, r3, #16
 800dc98:	041b      	lsls	r3, r3, #16
 800dc9a:	2b00      	cmp	r3, #0
 800dc9c:	d104      	bne.n	800dca8 <bit_position+0x20>
 800dc9e:	2310      	movs	r3, #16
 800dca0:	60fb      	str	r3, [r7, #12]
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	041b      	lsls	r3, r3, #16
 800dca6:	607b      	str	r3, [r7, #4]
  if ((value & 0xFF000000) == 0)  { n +=  8; value <<=  8;  }
 800dca8:	687b      	ldr	r3, [r7, #4]
 800dcaa:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800dcae:	2b00      	cmp	r3, #0
 800dcb0:	d105      	bne.n	800dcbe <bit_position+0x36>
 800dcb2:	68fb      	ldr	r3, [r7, #12]
 800dcb4:	3308      	adds	r3, #8
 800dcb6:	60fb      	str	r3, [r7, #12]
 800dcb8:	687b      	ldr	r3, [r7, #4]
 800dcba:	021b      	lsls	r3, r3, #8
 800dcbc:	607b      	str	r3, [r7, #4]
  if ((value & 0xF0000000) == 0)  { n +=  4; value <<=  4;  }
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800dcc4:	2b00      	cmp	r3, #0
 800dcc6:	d105      	bne.n	800dcd4 <bit_position+0x4c>
 800dcc8:	68fb      	ldr	r3, [r7, #12]
 800dcca:	3304      	adds	r3, #4
 800dccc:	60fb      	str	r3, [r7, #12]
 800dcce:	687b      	ldr	r3, [r7, #4]
 800dcd0:	011b      	lsls	r3, r3, #4
 800dcd2:	607b      	str	r3, [r7, #4]

  n += (uint32_t)clz_table_4bit[value >> (32-4)];
 800dcd4:	687b      	ldr	r3, [r7, #4]
 800dcd6:	0f1b      	lsrs	r3, r3, #28
 800dcd8:	4a07      	ldr	r2, [pc, #28]	; (800dcf8 <bit_position+0x70>)
 800dcda:	5cd3      	ldrb	r3, [r2, r3]
 800dcdc:	461a      	mov	r2, r3
 800dcde:	68fb      	ldr	r3, [r7, #12]
 800dce0:	4413      	add	r3, r2
 800dce2:	60fb      	str	r3, [r7, #12]

  return (31-n);
 800dce4:	68fb      	ldr	r3, [r7, #12]
 800dce6:	f1c3 031f 	rsb	r3, r3, #31
}
 800dcea:	4618      	mov	r0, r3
 800dcec:	3714      	adds	r7, #20
 800dcee:	46bd      	mov	sp, r7
 800dcf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcf4:	4770      	bx	lr
 800dcf6:	bf00      	nop
 800dcf8:	0800dec8 	.word	0x0800dec8

0800dcfc <__libc_init_array>:
 800dcfc:	b570      	push	{r4, r5, r6, lr}
 800dcfe:	4e0d      	ldr	r6, [pc, #52]	; (800dd34 <__libc_init_array+0x38>)
 800dd00:	4c0d      	ldr	r4, [pc, #52]	; (800dd38 <__libc_init_array+0x3c>)
 800dd02:	1ba4      	subs	r4, r4, r6
 800dd04:	10a4      	asrs	r4, r4, #2
 800dd06:	2500      	movs	r5, #0
 800dd08:	42a5      	cmp	r5, r4
 800dd0a:	d109      	bne.n	800dd20 <__libc_init_array+0x24>
 800dd0c:	4e0b      	ldr	r6, [pc, #44]	; (800dd3c <__libc_init_array+0x40>)
 800dd0e:	4c0c      	ldr	r4, [pc, #48]	; (800dd40 <__libc_init_array+0x44>)
 800dd10:	f000 f82c 	bl	800dd6c <_init>
 800dd14:	1ba4      	subs	r4, r4, r6
 800dd16:	10a4      	asrs	r4, r4, #2
 800dd18:	2500      	movs	r5, #0
 800dd1a:	42a5      	cmp	r5, r4
 800dd1c:	d105      	bne.n	800dd2a <__libc_init_array+0x2e>
 800dd1e:	bd70      	pop	{r4, r5, r6, pc}
 800dd20:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800dd24:	4798      	blx	r3
 800dd26:	3501      	adds	r5, #1
 800dd28:	e7ee      	b.n	800dd08 <__libc_init_array+0xc>
 800dd2a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800dd2e:	4798      	blx	r3
 800dd30:	3501      	adds	r5, #1
 800dd32:	e7f2      	b.n	800dd1a <__libc_init_array+0x1e>
 800dd34:	0800dee0 	.word	0x0800dee0
 800dd38:	0800dee0 	.word	0x0800dee0
 800dd3c:	0800dee0 	.word	0x0800dee0
 800dd40:	0800dee4 	.word	0x0800dee4

0800dd44 <memcpy>:
 800dd44:	b510      	push	{r4, lr}
 800dd46:	1e43      	subs	r3, r0, #1
 800dd48:	440a      	add	r2, r1
 800dd4a:	4291      	cmp	r1, r2
 800dd4c:	d100      	bne.n	800dd50 <memcpy+0xc>
 800dd4e:	bd10      	pop	{r4, pc}
 800dd50:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dd54:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dd58:	e7f7      	b.n	800dd4a <memcpy+0x6>

0800dd5a <memset>:
 800dd5a:	4402      	add	r2, r0
 800dd5c:	4603      	mov	r3, r0
 800dd5e:	4293      	cmp	r3, r2
 800dd60:	d100      	bne.n	800dd64 <memset+0xa>
 800dd62:	4770      	bx	lr
 800dd64:	f803 1b01 	strb.w	r1, [r3], #1
 800dd68:	e7f9      	b.n	800dd5e <memset+0x4>
	...

0800dd6c <_init>:
 800dd6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd6e:	bf00      	nop
 800dd70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dd72:	bc08      	pop	{r3}
 800dd74:	469e      	mov	lr, r3
 800dd76:	4770      	bx	lr

0800dd78 <_fini>:
 800dd78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd7a:	bf00      	nop
 800dd7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dd7e:	bc08      	pop	{r3}
 800dd80:	469e      	mov	lr, r3
 800dd82:	4770      	bx	lr
