{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652665581356 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652665581356 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 15 20:46:20 2022 " "Processing started: Sun May 15 20:46:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652665581356 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1652665581356 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta WiFi_Network_Time -c WiFi_Network_Time " "Command: quartus_sta WiFi_Network_Time -c WiFi_Network_Time" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1652665581356 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1652665581885 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1652665588764 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1652665588764 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652665588819 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652665588819 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "The Timing Analyzer is analyzing 12 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1652665590912 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "YPHP7743 " "Entity YPHP7743" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical VVYU6267_0\] " "set_disable_timing \[get_cells -hierarchical VVYU6267_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652665592143 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_0\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652665592143 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_1\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652665592143 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_2\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652665592143 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_3\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652665592143 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_4\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652665592143 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_5\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652665592143 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_6\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652665592143 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_7\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652665592143 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BVXN3148_0\] " "set_disable_timing \[get_cells -hierarchical BVXN3148_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652665592143 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1652665592143 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652665592143 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652665592143 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652665592143 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652665592143 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652665592143 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652665592143 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652665592143 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652665592143 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652665592143 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652665592143 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652665592143 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652665592143 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652665592143 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652665592143 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652665592143 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652665592143 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652665592143 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652665592143 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652665592143 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652665592143 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652665592143 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652665592143 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652665592143 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652665592143 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652665592143 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652665592143 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1652665592143 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652665592143 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1652665592143 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652665592143 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1652665592143 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652665592143 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652665592143 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652665592143 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1652665592143 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1652665592143 ""}
{ "Info" "ISTA_SDC_FOUND" "RFS_WiFi/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'RFS_WiFi/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1652665592877 ""}
{ "Info" "ISTA_SDC_FOUND" "RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'RFS_WiFi/synthesis/submodules/RFS_WiFi_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1652665592965 ""}
{ "Info" "ISTA_SDC_FOUND" "WiFi_Network_Time.sdc " "Reading SDC File: 'WiFi_Network_Time.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1652665592981 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1652665592981 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1652665593002 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 15 -duty_cycle 50.00 -name \{pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 15 -duty_cycle 50.00 -name \{pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1652665593002 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1652665593002 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 4 -multiply_by 25 -duty_cycle 50.00 -name \{pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 4 -multiply_by 25 -duty_cycle 50.00 -name \{pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1652665593002 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 204 -duty_cycle 50.00 -name \{pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 204 -duty_cycle 50.00 -name \{pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1652665593002 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652665593002 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1652665593003 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_HS " "Node: painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|V_Cont\[10\] painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_HS " "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|V_Cont\[10\] is being clocked by painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652665593227 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652665593227 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|VGA_Controller:u1|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_PIXEL_CLK " "Node: MIPI_PIXEL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component\|altsyncram_kmj1:auto_generated\|ram_block1a215~porta_address_reg6 MIPI_PIXEL_CLK " "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component\|altsyncram_kmj1:auto_generated\|ram_block1a215~porta_address_reg6 is being clocked by MIPI_PIXEL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652665593228 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652665593228 "|WiFi_Network_Time|MIPI_PIXEL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Node: painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|ST\[3\] painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|ST\[3\] is being clocked by painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652665593228 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652665593228 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Node: painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE is being clocked by painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652665593228 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652665593228 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_VS " "Node: painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_VS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_VS " "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY is being clocked by painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_VS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652665593228 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652665593228 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|VGA_Controller:u1|oVGA_VS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Node: painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_PTR:wpt\|DELY\[1\] painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_PTR:wpt\|DELY\[1\] is being clocked by painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652665593228 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652665593228 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " "Node: painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~9 painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " "Latch painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~9 is being clocked by painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652665593228 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652665593228 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|V_C"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Node: painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|HDMI_I2C_WRITE_WDATA:wrd\|CNT\[3\] painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|HDMI_I2C_WRITE_WDATA:wrd\|CNT\[3\] is being clocked by painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652665593228 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652665593228 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS " "Node: painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|GO_F painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS " "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|GO_F is being clocked by painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652665593228 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652665593228 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|MS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY " "Node: painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1 painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY " "Latch painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1 is being clocked by painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652665593228 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652665593228 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|I2C_DELAY:i2c|READY"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk " "Node: painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|SIN_Cont\[2\] painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk " "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|SIN_Cont\[2\] is being clocked by painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652665593228 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652665593228 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|HDMI_TX_AD7513:hdmi|AUDIO_IF:u_AVG|lrclk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652665593328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652665593328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652665593328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652665593328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652665593328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652665593328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652665593328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_gen2_0\|cpu\|the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|the_RFS_WiFi_nios2_gen2_0_cpu_nios2_ocimem\|RFS_WiFi_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_nios2_ocimem:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_ocimem\|RFS_WiFi_nios2_gen2_0_cpu_ociram_sp_ram_module:RFS_WiFi_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_s471:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_gen2_0\|cpu\|the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|the_RFS_WiFi_nios2_gen2_0_cpu_nios2_ocimem\|RFS_WiFi_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_nios2_ocimem:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_ocimem\|RFS_WiFi_nios2_gen2_0_cpu_ociram_sp_ram_module:RFS_WiFi_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_s471:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652665593328 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1652665593328 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652665594405 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1652665594455 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1652665594502 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.110 " "Worst-case setup slack is 2.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665596119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665596119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110               0.000 FPGA_CLK1_50  " "    2.110               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665596119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.223               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.223               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665596119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.588               0.000 altera_reserved_tck  " "    9.588               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665596119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  649.009               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  649.009               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665596119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652665596119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665596506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665596506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 FPGA_CLK1_50  " "    0.341               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665596506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.368               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665596506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 altera_reserved_tck  " "    0.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665596506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.619               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.619               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665596506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652665596506 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652665596564 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652665596564 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.321 " "Worst-case recovery slack is -5.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665596564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665596564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.321             -94.554 pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.321             -94.554 pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665596564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.104               0.000 FPGA_CLK1_50  " "   10.104               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665596564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.248               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   13.248               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665596564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.204               0.000 altera_reserved_tck  " "   17.204               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665596564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652665596564 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.719 " "Worst-case removal slack is 0.719" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665596680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665596680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.719               0.000 FPGA_CLK1_50  " "    0.719               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665596680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.971               0.000 altera_reserved_tck  " "    0.971               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665596680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.468               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.468               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665596680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.597               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.597               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665596680 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652665596680 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.600 " "Worst-case minimum pulse width slack is 1.600" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665596696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665596696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.600               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.600               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665596696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665596696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.811               0.000 FPGA_CLK1_50  " "    8.811               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665596696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.730               0.000 FPGA_CLK2_50  " "    9.730               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665596696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.553               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.553               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665596696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.789               0.000 altera_reserved_tck  " "   18.789               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665596696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  325.417               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  325.417               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665596696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652665596696 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652665598502 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652665598502 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 12 " "Number of Synchronizer Chains Found: 12" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652665598502 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652665598502 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652665598502 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.288 ns " "Worst Case Available Settling Time: 18.288 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652665598502 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652665598502 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652665598502 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652665598502 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652665598502 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652665598502 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652665598502 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1652665598586 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1652665598855 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1652665623586 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_HS " "Node: painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|V_Cont\[10\] painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_HS " "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|V_Cont\[10\] is being clocked by painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652665626100 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652665626100 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|VGA_Controller:u1|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_PIXEL_CLK " "Node: MIPI_PIXEL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component\|altsyncram_kmj1:auto_generated\|ram_block1a215~porta_address_reg6 MIPI_PIXEL_CLK " "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component\|altsyncram_kmj1:auto_generated\|ram_block1a215~porta_address_reg6 is being clocked by MIPI_PIXEL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652665626101 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652665626101 "|WiFi_Network_Time|MIPI_PIXEL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Node: painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|ST\[3\] painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|ST\[3\] is being clocked by painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652665626101 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652665626101 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Node: painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE is being clocked by painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652665626101 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652665626101 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_VS " "Node: painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_VS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_VS " "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY is being clocked by painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_VS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652665626101 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652665626101 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|VGA_Controller:u1|oVGA_VS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Node: painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_PTR:wpt\|DELY\[1\] painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_PTR:wpt\|DELY\[1\] is being clocked by painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652665626101 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652665626101 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " "Node: painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~9 painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " "Latch painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~9 is being clocked by painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652665626101 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652665626101 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|V_C"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Node: painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|HDMI_I2C_WRITE_WDATA:wrd\|CNT\[3\] painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|HDMI_I2C_WRITE_WDATA:wrd\|CNT\[3\] is being clocked by painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652665626101 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652665626101 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS " "Node: painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|GO_F painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS " "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|GO_F is being clocked by painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652665626101 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652665626101 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|MS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY " "Node: painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1 painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY " "Latch painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1 is being clocked by painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652665626101 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652665626101 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|I2C_DELAY:i2c|READY"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk " "Node: painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|SIN_Cont\[2\] painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk " "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|SIN_Cont\[2\] is being clocked by painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652665626102 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652665626102 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|HDMI_TX_AD7513:hdmi|AUDIO_IF:u_AVG|lrclk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652665626218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652665626218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652665626218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652665626218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652665626218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652665626218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652665626218 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_gen2_0\|cpu\|the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|the_RFS_WiFi_nios2_gen2_0_cpu_nios2_ocimem\|RFS_WiFi_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_nios2_ocimem:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_ocimem\|RFS_WiFi_nios2_gen2_0_cpu_ociram_sp_ram_module:RFS_WiFi_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_s471:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_gen2_0\|cpu\|the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|the_RFS_WiFi_nios2_gen2_0_cpu_nios2_ocimem\|RFS_WiFi_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_nios2_ocimem:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_ocimem\|RFS_WiFi_nios2_gen2_0_cpu_ociram_sp_ram_module:RFS_WiFi_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_s471:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652665626218 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1652665626218 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652665626832 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.096 " "Worst-case setup slack is 2.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665627776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665627776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.096               0.000 FPGA_CLK1_50  " "    2.096               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665627776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.444               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.444               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665627776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.721               0.000 altera_reserved_tck  " "    9.721               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665627776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  648.914               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  648.914               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665627776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652665627776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.321 " "Worst-case hold slack is 0.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665628256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665628256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 FPGA_CLK1_50  " "    0.321               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665628257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.346               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665628257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429               0.000 altera_reserved_tck  " "    0.429               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665628257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.699               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665628257 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652665628256 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652665628439 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652665628439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.824 " "Worst-case recovery slack is -4.824" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665628439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665628439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.824             -85.880 pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.824             -85.880 pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665628439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.641               0.000 FPGA_CLK1_50  " "   10.641               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665628439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.839               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   13.839               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665628439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.404               0.000 altera_reserved_tck  " "   17.404               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665628439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652665628439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.639 " "Worst-case removal slack is 0.639" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665628568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665628568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.639               0.000 FPGA_CLK1_50  " "    0.639               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665628568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.923               0.000 altera_reserved_tck  " "    0.923               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665628568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.260               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.260               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665628568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.277               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.277               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665628568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652665628568 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.600 " "Worst-case minimum pulse width slack is 1.600" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665628606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665628606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.600               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.600               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665628606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665628606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.809               0.000 FPGA_CLK1_50  " "    8.809               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665628606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.754               0.000 FPGA_CLK2_50  " "    9.754               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665628606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.536               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.536               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665628606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.797               0.000 altera_reserved_tck  " "   18.797               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665628606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  325.432               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  325.432               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665628606 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652665628606 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652665629920 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652665629920 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 12 " "Number of Synchronizer Chains Found: 12" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652665629920 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652665629920 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652665629920 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.300 ns " "Worst Case Available Settling Time: 18.300 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652665629920 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652665629920 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652665629920 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652665629920 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652665629920 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652665629920 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652665629920 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1652665629952 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1652665630440 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1652665657395 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_HS " "Node: painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|V_Cont\[10\] painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_HS " "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|V_Cont\[10\] is being clocked by painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652665659884 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652665659884 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|VGA_Controller:u1|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_PIXEL_CLK " "Node: MIPI_PIXEL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component\|altsyncram_kmj1:auto_generated\|ram_block1a215~porta_address_reg6 MIPI_PIXEL_CLK " "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component\|altsyncram_kmj1:auto_generated\|ram_block1a215~porta_address_reg6 is being clocked by MIPI_PIXEL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652665659884 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652665659884 "|WiFi_Network_Time|MIPI_PIXEL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Node: painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|ST\[3\] painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|ST\[3\] is being clocked by painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652665659885 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652665659885 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Node: painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE is being clocked by painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652665659885 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652665659885 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_VS " "Node: painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_VS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_VS " "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY is being clocked by painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_VS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652665659885 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652665659885 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|VGA_Controller:u1|oVGA_VS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Node: painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_PTR:wpt\|DELY\[1\] painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_PTR:wpt\|DELY\[1\] is being clocked by painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652665659885 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652665659885 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " "Node: painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~9 painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " "Latch painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~9 is being clocked by painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652665659885 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652665659885 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|V_C"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Node: painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|HDMI_I2C_WRITE_WDATA:wrd\|CNT\[3\] painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|HDMI_I2C_WRITE_WDATA:wrd\|CNT\[3\] is being clocked by painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652665659886 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652665659886 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS " "Node: painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|GO_F painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS " "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|GO_F is being clocked by painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652665659887 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652665659887 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|MS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY " "Node: painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1 painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY " "Latch painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1 is being clocked by painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652665659887 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652665659887 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|I2C_DELAY:i2c|READY"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk " "Node: painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|SIN_Cont\[2\] painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk " "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|SIN_Cont\[2\] is being clocked by painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652665659887 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652665659887 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|HDMI_TX_AD7513:hdmi|AUDIO_IF:u_AVG|lrclk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652665660003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652665660003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652665660003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652665660003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652665660003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652665660003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652665660003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_gen2_0\|cpu\|the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|the_RFS_WiFi_nios2_gen2_0_cpu_nios2_ocimem\|RFS_WiFi_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_nios2_ocimem:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_ocimem\|RFS_WiFi_nios2_gen2_0_cpu_ociram_sp_ram_module:RFS_WiFi_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_s471:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_gen2_0\|cpu\|the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|the_RFS_WiFi_nios2_gen2_0_cpu_nios2_ocimem\|RFS_WiFi_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_nios2_ocimem:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_ocimem\|RFS_WiFi_nios2_gen2_0_cpu_ociram_sp_ram_module:RFS_WiFi_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_s471:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652665660003 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1652665660003 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652665660887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.619 " "Worst-case setup slack is 7.619" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665661343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665661343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.619               0.000 FPGA_CLK1_50  " "    7.619               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665661343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.817               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.817               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665661343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.295               0.000 altera_reserved_tck  " "   12.295               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665661343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  651.114               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  651.114               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665661343 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652665661343 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.158 " "Worst-case hold slack is 0.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665661771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665661771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 altera_reserved_tck  " "    0.158               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665661771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 FPGA_CLK1_50  " "    0.178               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665661771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.189               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665661771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.402               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665661771 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652665661771 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652665661836 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652665661836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.298 " "Worst-case recovery slack is -3.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665661839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665661839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.298             -59.216 pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.298             -59.216 pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665661839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.496               0.000 FPGA_CLK1_50  " "   13.496               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665661839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.030               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   15.030               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665661839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.925               0.000 altera_reserved_tck  " "   18.925               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665661839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652665661839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.333 " "Worst-case removal slack is 0.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665661921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665661921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 FPGA_CLK1_50  " "    0.333               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665661921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 altera_reserved_tck  " "    0.344               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665661921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.119               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.119               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665661921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.426               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.426               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665661921 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652665661921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.600 " "Worst-case minimum pulse width slack is 1.600" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665661962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665661962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.600               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.600               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665661962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665661962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.489               0.000 FPGA_CLK1_50  " "    8.489               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665661962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.347               0.000 FPGA_CLK2_50  " "    9.347               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665661962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.725               0.000 altera_reserved_tck  " "   18.725               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665661962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.880               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.880               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665661962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  325.926               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  325.926               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665661962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652665661962 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652665663238 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652665663238 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 12 " "Number of Synchronizer Chains Found: 12" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652665663238 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652665663238 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652665663238 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.046 ns " "Worst Case Available Settling Time: 19.046 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652665663238 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652665663238 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652665663238 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 8.0" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652665663238 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652665663238 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652665663238 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652665663238 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1652665663261 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_HS " "Node: painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|V_Cont\[10\] painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_HS " "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|V_Cont\[10\] is being clocked by painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652665664735 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652665664735 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|VGA_Controller:u1|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_PIXEL_CLK " "Node: MIPI_PIXEL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component\|altsyncram_kmj1:auto_generated\|ram_block1a215~porta_address_reg6 MIPI_PIXEL_CLK " "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|ON_CHIP_FRAM:fra\|FRAM_BUFF:GG\|altsyncram:altsyncram_component\|altsyncram_kmj1:auto_generated\|ram_block1a215~porta_address_reg6 is being clocked by MIPI_PIXEL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652665664735 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652665664735 "|WiFi_Network_Time|MIPI_PIXEL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Node: painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|ST\[3\] painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|ST\[3\] is being clocked by painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652665664735 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652665664735 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Node: painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE is being clocked by painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652665664735 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652665664735 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_VS " "Node: painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_VS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_VS " "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY is being clocked by painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|VGA_Controller:u1\|oVGA_VS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652665664735 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652665664735 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|VGA_Controller:u1|oVGA_VS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Node: painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_PTR:wpt\|DELY\[1\] painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_PTR:wpt\|DELY\[1\] is being clocked by painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652665664735 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652665664735 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " "Node: painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~9 painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " "Latch painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~9 is being clocked by painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652665664735 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652665664735 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|V_C"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Node: painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|HDMI_I2C_WRITE_WDATA:wrd\|CNT\[3\] painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|HDMI_I2C_WRITE_WDATA:wrd\|CNT\[3\] is being clocked by painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652665664735 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652665664735 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|HDMI_TX_AD7513:hdmi|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS " "Node: painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|GO_F painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS " "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|GO_F is being clocked by painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652665664735 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652665664735 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|MS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY " "Node: painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1 painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY " "Latch painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1 is being clocked by painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652665664735 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652665664735 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|FOCUS_ADJ:adl|I2C_DELAY:i2c|READY"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk " "Node: painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|SIN_Cont\[2\] painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk " "Register painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|SIN_Cont\[2\] is being clocked by painting_top:pt\|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST\|HDMI_TX_AD7513:hdmi\|AUDIO_IF:u_AVG\|lrclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652665664735 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652665664735 "|WiFi_Network_Time|painting_top:pt|DE10_NANO_D8M_RTL:DE10_NANO_D8M_RTL_INST|HDMI_TX_AD7513:hdmi|AUDIO_IF:u_AVG|lrclk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652665664847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652665664847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652665664847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652665664847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652665664847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652665664847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652665664847 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_gen2_0\|cpu\|the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|the_RFS_WiFi_nios2_gen2_0_cpu_nios2_ocimem\|RFS_WiFi_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_nios2_ocimem:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_ocimem\|RFS_WiFi_nios2_gen2_0_cpu_ociram_sp_ram_module:RFS_WiFi_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_s471:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_gen2_0\|cpu\|the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|the_RFS_WiFi_nios2_gen2_0_cpu_nios2_ocimem\|RFS_WiFi_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: RFS_WiFi:u0\|RFS_WiFi_nios2_gen2_0:nios2_gen2_0\|RFS_WiFi_nios2_gen2_0_cpu:cpu\|RFS_WiFi_nios2_gen2_0_cpu_nios2_oci:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_oci\|RFS_WiFi_nios2_gen2_0_cpu_nios2_ocimem:the_RFS_WiFi_nios2_gen2_0_cpu_nios2_ocimem\|RFS_WiFi_nios2_gen2_0_cpu_ociram_sp_ram_module:RFS_WiFi_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_s471:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652665664847 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1652665664847 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652665665473 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.072 " "Worst-case setup slack is 8.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665665864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665665864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.072               0.000 FPGA_CLK1_50  " "    8.072               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665665864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.163               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   12.163               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665665864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.676               0.000 altera_reserved_tck  " "   12.676               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665665864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  651.281               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  651.281               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665665864 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652665665864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.117 " "Worst-case hold slack is 0.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665666262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665666262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 altera_reserved_tck  " "    0.117               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665666262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 FPGA_CLK1_50  " "    0.152               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665666262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.166               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665666262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.383               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665666262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652665666262 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652665666315 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652665666315 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.355 " "Worst-case recovery slack is -2.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665666318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665666318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.355             -42.348 pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -2.355             -42.348 pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665666318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.748               0.000 FPGA_CLK1_50  " "   14.748               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665666318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.220               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   16.220               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665666318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.250               0.000 altera_reserved_tck  " "   19.250               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665666318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652665666318 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.250 " "Worst-case removal slack is 0.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665666401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665666401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 FPGA_CLK1_50  " "    0.250               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665666401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 altera_reserved_tck  " "    0.283               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665666401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.606               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.606               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665666401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.881               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.881               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665666401 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652665666401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.600 " "Worst-case minimum pulse width slack is 1.600" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665666429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665666429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.600               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.600               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665666429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665666429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.416               0.000 FPGA_CLK1_50  " "    8.416               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665666429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.274               0.000 FPGA_CLK2_50  " "    9.274               0.000 FPGA_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665666429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.731               0.000 altera_reserved_tck  " "   18.731               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665666429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.885               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.885               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll2\|video_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665666429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  325.935               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  325.935               0.000 pt\|DE10_NANO_D8M_RTL_INST\|pll1\|audio_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652665666429 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652665666429 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652665667627 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652665667627 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 12 " "Number of Synchronizer Chains Found: 12" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652665667627 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652665667627 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652665667627 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.152 ns " "Worst Case Available Settling Time: 19.152 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652665667627 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652665667627 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652665667627 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652665667627 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652665667627 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652665667627 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652665667627 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1652665670277 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1652665670293 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 51 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5941 " "Peak virtual memory: 5941 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652665670925 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 15 20:47:50 2022 " "Processing ended: Sun May 15 20:47:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652665670925 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:30 " "Elapsed time: 00:01:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652665670925 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:58 " "Total CPU time (on all processors): 00:02:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652665670925 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1652665670925 ""}
