# UVM-Verification-of-SPI-Slave-with-Single-Port-RAM-
A SystemVerilog/UVM verification environment for a SPI Slave peripheral interfaced with a Single Port RAM.
