// Seed: 3752756664
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = id_4;
  tri0 [-1 : 1] id_13 = 1;
  wand [ 1 : 1] id_14 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd25
) (
    output tri0 _id_0,
    input wor id_1,
    output supply0 id_2,
    output supply1 id_3,
    output supply0 id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  wire id_7;
  assign {1'd0, id_1} = 1;
  logic [id_0 : {  1  , "" /  1  ,  (  -1  )  }] id_8;
  assign id_2 = -1;
  assign id_2 = id_8;
  id_9 :
  assert property (@(id_8) id_7 / -1)
  else begin : LABEL_0
    fork
      $clog2(81);
      ;
    join_none
  end
endmodule
