*design* DebussyLib (btIdent Verdi_R-2020.12-SP2)
Command arguments:
    +define+verilog
    -sv
    -f run.f
        ../../rtl/F_A.v
        ../../rtl/full_adder_16bit.v
        ../../rtl/top.v
        ../tb/testbench.v

Highest level modules:
testbench

Total	0 error(s),   0 warning(s)
