{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 13 09:28:20 2019 " "Info: Processing started: Sat Apr 13 09:28:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SmallProgram -c SmallProgram --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SmallProgram -c SmallProgram --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CK " "Info: Assuming node \"CK\" is an undefined clock" {  } { { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 272 0 168 288 "CK" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR2 " "Info: Assuming node \"CPR2\" is an undefined clock" {  } { { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 536 0 168 552 "CPR2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR0 " "Info: Assuming node \"CPR0\" is an undefined clock" {  } { { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 424 0 168 440 "CPR0" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR1 " "Info: Assuming node \"CPR1\" is an undefined clock" {  } { { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 480 0 168 496 "CPR1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst12 " "Info: Detected gated clock \"inst12\" as buffer" {  } { { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 456 312 376 504 "inst12" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst11 " "Info: Detected gated clock \"inst11\" as buffer" {  } { { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 400 312 376 448 "inst11" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst13 " "Info: Detected gated clock \"inst13\" as buffer" {  } { { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 512 312 376 560 "inst13" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CK register TheOne8:inst6\|inst7 register TheOne8:inst8\|inst 164.23 MHz 6.089 ns Internal " "Info: Clock \"CK\" has Internal fmax of 164.23 MHz between source register \"TheOne8:inst6\|inst7\" and destination register \"TheOne8:inst8\|inst\" (period= 6.089 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.309 ns + Longest register register " "Info: + Longest register to register delay is 6.309 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TheOne8:inst6\|inst7 1 REG LCFF_X24_Y4_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y4_N9; Fanout = 2; REG Node = 'TheOne8:inst6\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { TheOne8:inst6|inst7 } "NODE_NAME" } } { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/mulingyu/TheOne8/TheOne8.bdf" { { 760 368 432 840 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.153 ns) + CELL(0.206 ns) 1.359 ns ALU:inst\|74181:inst\|46~51 2 COMB LCCOMB_X24_Y3_N10 2 " "Info: 2: + IC(1.153 ns) + CELL(0.206 ns) = 1.359 ns; Loc. = LCCOMB_X24_Y3_N10; Fanout = 2; COMB Node = 'ALU:inst\|74181:inst\|46~51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.359 ns" { TheOne8:inst6|inst7 ALU:inst|74181:inst|46~51 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.053 ns) + CELL(0.202 ns) 2.614 ns ALU:inst\|74181:inst\|75~307 3 COMB LCCOMB_X24_Y2_N0 2 " "Info: 3: + IC(1.053 ns) + CELL(0.202 ns) = 2.614 ns; Loc. = LCCOMB_X24_Y2_N0; Fanout = 2; COMB Node = 'ALU:inst\|74181:inst\|75~307'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { ALU:inst|74181:inst|46~51 ALU:inst|74181:inst|75~307 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 3.185 ns ALU:inst\|74181:inst\|75~308 4 COMB LCCOMB_X24_Y2_N2 3 " "Info: 4: + IC(0.365 ns) + CELL(0.206 ns) = 3.185 ns; Loc. = LCCOMB_X24_Y2_N2; Fanout = 3; COMB Node = 'ALU:inst\|74181:inst\|75~308'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { ALU:inst|74181:inst|75~307 ALU:inst|74181:inst|75~308 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.206 ns) 3.761 ns ALU:inst\|74182:inst2\|31~85 5 COMB LCCOMB_X24_Y2_N28 3 " "Info: 5: + IC(0.370 ns) + CELL(0.206 ns) = 3.761 ns; Loc. = LCCOMB_X24_Y2_N28; Fanout = 3; COMB Node = 'ALU:inst\|74182:inst2\|31~85'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { ALU:inst|74181:inst|75~308 ALU:inst|74182:inst2|31~85 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.206 ns) 4.354 ns ALU:inst\|74181:inst1\|75~107 6 COMB LCCOMB_X24_Y2_N22 2 " "Info: 6: + IC(0.387 ns) + CELL(0.206 ns) = 4.354 ns; Loc. = LCCOMB_X24_Y2_N22; Fanout = 2; COMB Node = 'ALU:inst\|74181:inst1\|75~107'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.593 ns" { ALU:inst|74182:inst2|31~85 ALU:inst|74181:inst1|75~107 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.084 ns) + CELL(0.206 ns) 5.644 ns ALU:inst\|74181:inst1\|77~157 7 COMB LCCOMB_X24_Y3_N28 1 " "Info: 7: + IC(1.084 ns) + CELL(0.206 ns) = 5.644 ns; Loc. = LCCOMB_X24_Y3_N28; Fanout = 1; COMB Node = 'ALU:inst\|74181:inst1\|77~157'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { ALU:inst|74181:inst1|75~107 ALU:inst|74181:inst1|77~157 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.206 ns) 6.201 ns ALU:inst\|74181:inst1\|77~160 8 COMB LCCOMB_X24_Y3_N24 1 " "Info: 8: + IC(0.351 ns) + CELL(0.206 ns) = 6.201 ns; Loc. = LCCOMB_X24_Y3_N24; Fanout = 1; COMB Node = 'ALU:inst\|74181:inst1\|77~160'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { ALU:inst|74181:inst1|77~157 ALU:inst|74181:inst1|77~160 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.309 ns TheOne8:inst8\|inst 9 REG LCFF_X24_Y3_N25 1 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 6.309 ns; Loc. = LCFF_X24_Y3_N25; Fanout = 1; REG Node = 'TheOne8:inst8\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst|74181:inst1|77~160 TheOne8:inst8|inst } "NODE_NAME" } } { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/mulingyu/TheOne8/TheOne8.bdf" { { 88 368 432 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.546 ns ( 24.50 % ) " "Info: Total cell delay = 1.546 ns ( 24.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.763 ns ( 75.50 % ) " "Info: Total interconnect delay = 4.763 ns ( 75.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.309 ns" { TheOne8:inst6|inst7 ALU:inst|74181:inst|46~51 ALU:inst|74181:inst|75~307 ALU:inst|74181:inst|75~308 ALU:inst|74182:inst2|31~85 ALU:inst|74181:inst1|75~107 ALU:inst|74181:inst1|77~157 ALU:inst|74181:inst1|77~160 TheOne8:inst8|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.309 ns" { TheOne8:inst6|inst7 {} ALU:inst|74181:inst|46~51 {} ALU:inst|74181:inst|75~307 {} ALU:inst|74181:inst|75~308 {} ALU:inst|74182:inst2|31~85 {} ALU:inst|74181:inst1|75~107 {} ALU:inst|74181:inst1|77~157 {} ALU:inst|74181:inst1|77~160 {} TheOne8:inst8|inst {} } { 0.000ns 1.153ns 1.053ns 0.365ns 0.370ns 0.387ns 1.084ns 0.351ns 0.000ns } { 0.000ns 0.206ns 0.202ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.484 ns - Smallest " "Info: - Smallest clock skew is 0.484 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK destination 7.829 ns + Shortest register " "Info: + Shortest clock path from clock \"CK\" to destination register is 7.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 272 0 168 288 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.447 ns) + CELL(0.370 ns) 2.967 ns inst13 2 COMB LCCOMB_X33_Y4_N8 1 " "Info: 2: + IC(1.447 ns) + CELL(0.370 ns) = 2.967 ns; Loc. = LCCOMB_X33_Y4_N8; Fanout = 1; COMB Node = 'inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.817 ns" { CK inst13 } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 512 312 376 560 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.275 ns) + CELL(0.000 ns) 6.242 ns inst13~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(3.275 ns) + CELL(0.000 ns) = 6.242 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.275 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 512 312 376 560 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.666 ns) 7.829 ns TheOne8:inst8\|inst 4 REG LCFF_X24_Y3_N25 1 " "Info: 4: + IC(0.921 ns) + CELL(0.666 ns) = 7.829 ns; Loc. = LCFF_X24_Y3_N25; Fanout = 1; REG Node = 'TheOne8:inst8\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { inst13~clkctrl TheOne8:inst8|inst } "NODE_NAME" } } { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/mulingyu/TheOne8/TheOne8.bdf" { { 88 368 432 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.186 ns ( 27.92 % ) " "Info: Total cell delay = 2.186 ns ( 27.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.643 ns ( 72.08 % ) " "Info: Total interconnect delay = 5.643 ns ( 72.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.829 ns" { CK inst13 inst13~clkctrl TheOne8:inst8|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.829 ns" { CK {} CK~combout {} inst13 {} inst13~clkctrl {} TheOne8:inst8|inst {} } { 0.000ns 0.000ns 1.447ns 3.275ns 0.921ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK source 7.345 ns - Longest register " "Info: - Longest clock path from clock \"CK\" to source register is 7.345 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 272 0 168 288 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.443 ns) + CELL(0.370 ns) 2.963 ns inst12 2 COMB LCCOMB_X33_Y4_N20 1 " "Info: 2: + IC(1.443 ns) + CELL(0.370 ns) = 2.963 ns; Loc. = LCCOMB_X33_Y4_N20; Fanout = 1; COMB Node = 'inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.813 ns" { CK inst12 } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 456 312 376 504 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.799 ns) + CELL(0.000 ns) 5.762 ns inst12~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(2.799 ns) + CELL(0.000 ns) = 5.762 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst12~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.799 ns" { inst12 inst12~clkctrl } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 456 312 376 504 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.666 ns) 7.345 ns TheOne8:inst6\|inst7 4 REG LCFF_X24_Y4_N9 2 " "Info: 4: + IC(0.917 ns) + CELL(0.666 ns) = 7.345 ns; Loc. = LCFF_X24_Y4_N9; Fanout = 2; REG Node = 'TheOne8:inst6\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { inst12~clkctrl TheOne8:inst6|inst7 } "NODE_NAME" } } { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/mulingyu/TheOne8/TheOne8.bdf" { { 760 368 432 840 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.186 ns ( 29.76 % ) " "Info: Total cell delay = 2.186 ns ( 29.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.159 ns ( 70.24 % ) " "Info: Total interconnect delay = 5.159 ns ( 70.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.345 ns" { CK inst12 inst12~clkctrl TheOne8:inst6|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.345 ns" { CK {} CK~combout {} inst12 {} inst12~clkctrl {} TheOne8:inst6|inst7 {} } { 0.000ns 0.000ns 1.443ns 2.799ns 0.917ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.829 ns" { CK inst13 inst13~clkctrl TheOne8:inst8|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.829 ns" { CK {} CK~combout {} inst13 {} inst13~clkctrl {} TheOne8:inst8|inst {} } { 0.000ns 0.000ns 1.447ns 3.275ns 0.921ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.345 ns" { CK inst12 inst12~clkctrl TheOne8:inst6|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.345 ns" { CK {} CK~combout {} inst12 {} inst12~clkctrl {} TheOne8:inst6|inst7 {} } { 0.000ns 0.000ns 1.443ns 2.799ns 0.917ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/mulingyu/TheOne8/TheOne8.bdf" { { 760 368 432 840 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/mulingyu/TheOne8/TheOne8.bdf" { { 88 368 432 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.309 ns" { TheOne8:inst6|inst7 ALU:inst|74181:inst|46~51 ALU:inst|74181:inst|75~307 ALU:inst|74181:inst|75~308 ALU:inst|74182:inst2|31~85 ALU:inst|74181:inst1|75~107 ALU:inst|74181:inst1|77~157 ALU:inst|74181:inst1|77~160 TheOne8:inst8|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.309 ns" { TheOne8:inst6|inst7 {} ALU:inst|74181:inst|46~51 {} ALU:inst|74181:inst|75~307 {} ALU:inst|74181:inst|75~308 {} ALU:inst|74182:inst2|31~85 {} ALU:inst|74181:inst1|75~107 {} ALU:inst|74181:inst1|77~157 {} ALU:inst|74181:inst1|77~160 {} TheOne8:inst8|inst {} } { 0.000ns 1.153ns 1.053ns 0.365ns 0.370ns 0.387ns 1.084ns 0.351ns 0.000ns } { 0.000ns 0.206ns 0.202ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.829 ns" { CK inst13 inst13~clkctrl TheOne8:inst8|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.829 ns" { CK {} CK~combout {} inst13 {} inst13~clkctrl {} TheOne8:inst8|inst {} } { 0.000ns 0.000ns 1.447ns 3.275ns 0.921ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.345 ns" { CK inst12 inst12~clkctrl TheOne8:inst6|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.345 ns" { CK {} CK~combout {} inst12 {} inst12~clkctrl {} TheOne8:inst6|inst7 {} } { 0.000ns 0.000ns 1.443ns 2.799ns 0.917ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPR2 " "Info: No valid register-to-register data paths exist for clock \"CPR2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPR0 " "Info: No valid register-to-register data paths exist for clock \"CPR0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPR1 " "Info: No valid register-to-register data paths exist for clock \"CPR1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CK 3 " "Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock \"CK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "TheOne8:inst7\|inst5 TheOne8:inst8\|inst5 CK 484 ps " "Info: Found hold time violation between source  pin or register \"TheOne8:inst7\|inst5\" and destination pin or register \"TheOne8:inst8\|inst5\" for clock \"CK\" (Hold time is 484 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.735 ns + Largest " "Info: + Largest clock skew is 1.735 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK destination 7.829 ns + Longest register " "Info: + Longest clock path from clock \"CK\" to destination register is 7.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 272 0 168 288 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.447 ns) + CELL(0.370 ns) 2.967 ns inst13 2 COMB LCCOMB_X33_Y4_N8 1 " "Info: 2: + IC(1.447 ns) + CELL(0.370 ns) = 2.967 ns; Loc. = LCCOMB_X33_Y4_N8; Fanout = 1; COMB Node = 'inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.817 ns" { CK inst13 } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 512 312 376 560 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.275 ns) + CELL(0.000 ns) 6.242 ns inst13~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(3.275 ns) + CELL(0.000 ns) = 6.242 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.275 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 512 312 376 560 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.666 ns) 7.829 ns TheOne8:inst8\|inst5 4 REG LCFF_X24_Y3_N9 1 " "Info: 4: + IC(0.921 ns) + CELL(0.666 ns) = 7.829 ns; Loc. = LCFF_X24_Y3_N9; Fanout = 1; REG Node = 'TheOne8:inst8\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { inst13~clkctrl TheOne8:inst8|inst5 } "NODE_NAME" } } { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/mulingyu/TheOne8/TheOne8.bdf" { { 568 368 432 648 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.186 ns ( 27.92 % ) " "Info: Total cell delay = 2.186 ns ( 27.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.643 ns ( 72.08 % ) " "Info: Total interconnect delay = 5.643 ns ( 72.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.829 ns" { CK inst13 inst13~clkctrl TheOne8:inst8|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.829 ns" { CK {} CK~combout {} inst13 {} inst13~clkctrl {} TheOne8:inst8|inst5 {} } { 0.000ns 0.000ns 1.447ns 3.275ns 0.921ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK source 6.094 ns - Shortest register " "Info: - Shortest clock path from clock \"CK\" to source register is 6.094 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 272 0 168 288 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.370 ns) 2.968 ns inst11 2 COMB LCCOMB_X33_Y4_N2 1 " "Info: 2: + IC(1.448 ns) + CELL(0.370 ns) = 2.968 ns; Loc. = LCCOMB_X33_Y4_N2; Fanout = 1; COMB Node = 'inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.818 ns" { CK inst11 } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 400 312 376 448 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.539 ns) + CELL(0.000 ns) 4.507 ns inst11~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(1.539 ns) + CELL(0.000 ns) = 4.507 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst11~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { inst11 inst11~clkctrl } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 400 312 376 448 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.666 ns) 6.094 ns TheOne8:inst7\|inst5 4 REG LCFF_X24_Y3_N15 2 " "Info: 4: + IC(0.921 ns) + CELL(0.666 ns) = 6.094 ns; Loc. = LCFF_X24_Y3_N15; Fanout = 2; REG Node = 'TheOne8:inst7\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { inst11~clkctrl TheOne8:inst7|inst5 } "NODE_NAME" } } { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/mulingyu/TheOne8/TheOne8.bdf" { { 568 368 432 648 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.186 ns ( 35.87 % ) " "Info: Total cell delay = 2.186 ns ( 35.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.908 ns ( 64.13 % ) " "Info: Total interconnect delay = 3.908 ns ( 64.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.094 ns" { CK inst11 inst11~clkctrl TheOne8:inst7|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.094 ns" { CK {} CK~combout {} inst11 {} inst11~clkctrl {} TheOne8:inst7|inst5 {} } { 0.000ns 0.000ns 1.448ns 1.539ns 0.921ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.829 ns" { CK inst13 inst13~clkctrl TheOne8:inst8|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.829 ns" { CK {} CK~combout {} inst13 {} inst13~clkctrl {} TheOne8:inst8|inst5 {} } { 0.000ns 0.000ns 1.447ns 3.275ns 0.921ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.094 ns" { CK inst11 inst11~clkctrl TheOne8:inst7|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.094 ns" { CK {} CK~combout {} inst11 {} inst11~clkctrl {} TheOne8:inst7|inst5 {} } { 0.000ns 0.000ns 1.448ns 1.539ns 0.921ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/mulingyu/TheOne8/TheOne8.bdf" { { 568 368 432 648 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.253 ns - Shortest register register " "Info: - Shortest register to register delay is 1.253 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TheOne8:inst7\|inst5 1 REG LCFF_X24_Y3_N15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y3_N15; Fanout = 2; REG Node = 'TheOne8:inst7\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { TheOne8:inst7|inst5 } "NODE_NAME" } } { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/mulingyu/TheOne8/TheOne8.bdf" { { 568 368 432 648 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns ALU:inst\|74181:inst\|48~51 2 COMB LCCOMB_X24_Y3_N14 3 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X24_Y3_N14; Fanout = 3; COMB Node = 'ALU:inst\|74181:inst\|48~51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { TheOne8:inst7|inst5 ALU:inst|74181:inst|48~51 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 496 504 568 536 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.370 ns) 1.145 ns ALU:inst\|74181:inst\|82 3 COMB LCCOMB_X24_Y3_N8 1 " "Info: 3: + IC(0.382 ns) + CELL(0.370 ns) = 1.145 ns; Loc. = LCCOMB_X24_Y3_N8; Fanout = 1; COMB Node = 'ALU:inst\|74181:inst\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.752 ns" { ALU:inst|74181:inst|48~51 ALU:inst|74181:inst|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.253 ns TheOne8:inst8\|inst5 4 REG LCFF_X24_Y3_N9 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.253 ns; Loc. = LCFF_X24_Y3_N9; Fanout = 1; REG Node = 'TheOne8:inst8\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst|74181:inst|82 TheOne8:inst8|inst5 } "NODE_NAME" } } { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/mulingyu/TheOne8/TheOne8.bdf" { { 568 368 432 648 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.871 ns ( 69.51 % ) " "Info: Total cell delay = 0.871 ns ( 69.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.382 ns ( 30.49 % ) " "Info: Total interconnect delay = 0.382 ns ( 30.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.253 ns" { TheOne8:inst7|inst5 ALU:inst|74181:inst|48~51 ALU:inst|74181:inst|82 TheOne8:inst8|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.253 ns" { TheOne8:inst7|inst5 {} ALU:inst|74181:inst|48~51 {} ALU:inst|74181:inst|82 {} TheOne8:inst8|inst5 {} } { 0.000ns 0.000ns 0.382ns 0.000ns } { 0.000ns 0.393ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/mulingyu/TheOne8/TheOne8.bdf" { { 568 368 432 648 "inst5" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.829 ns" { CK inst13 inst13~clkctrl TheOne8:inst8|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.829 ns" { CK {} CK~combout {} inst13 {} inst13~clkctrl {} TheOne8:inst8|inst5 {} } { 0.000ns 0.000ns 1.447ns 3.275ns 0.921ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.094 ns" { CK inst11 inst11~clkctrl TheOne8:inst7|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.094 ns" { CK {} CK~combout {} inst11 {} inst11~clkctrl {} TheOne8:inst7|inst5 {} } { 0.000ns 0.000ns 1.448ns 1.539ns 0.921ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.253 ns" { TheOne8:inst7|inst5 ALU:inst|74181:inst|48~51 ALU:inst|74181:inst|82 TheOne8:inst8|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.253 ns" { TheOne8:inst7|inst5 {} ALU:inst|74181:inst|48~51 {} ALU:inst|74181:inst|82 {} TheOne8:inst8|inst5 {} } { 0.000ns 0.000ns 0.382ns 0.000ns } { 0.000ns 0.393ns 0.370ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "TheOne8:inst8\|inst S0 CK 5.538 ns register " "Info: tsu for register \"TheOne8:inst8\|inst\" (data pin = \"S0\", clock pin = \"CK\") is 5.538 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.407 ns + Longest pin register " "Info: + Longest pin to register delay is 13.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns S0 1 PIN PIN_84 8 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_84; Fanout = 8; PIN Node = 'S0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { S0 } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 1104 8 176 1120 "S0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.183 ns) + CELL(0.651 ns) 7.798 ns ALU:inst\|74181:inst\|45~17 2 COMB LCCOMB_X24_Y4_N12 4 " "Info: 2: + IC(6.183 ns) + CELL(0.651 ns) = 7.798 ns; Loc. = LCCOMB_X24_Y4_N12; Fanout = 4; COMB Node = 'ALU:inst\|74181:inst\|45~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.834 ns" { S0 ALU:inst|74181:inst|45~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.624 ns) 9.461 ns ALU:inst\|74182:inst2\|31~84 3 COMB LCCOMB_X24_Y3_N30 1 " "Info: 3: + IC(1.039 ns) + CELL(0.624 ns) = 9.461 ns; Loc. = LCCOMB_X24_Y3_N30; Fanout = 1; COMB Node = 'ALU:inst\|74182:inst2\|31~84'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.663 ns" { ALU:inst|74181:inst|45~17 ALU:inst|74182:inst2|31~84 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.319 ns) 10.859 ns ALU:inst\|74182:inst2\|31~85 4 COMB LCCOMB_X24_Y2_N28 3 " "Info: 4: + IC(1.079 ns) + CELL(0.319 ns) = 10.859 ns; Loc. = LCCOMB_X24_Y2_N28; Fanout = 3; COMB Node = 'ALU:inst\|74182:inst2\|31~85'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.398 ns" { ALU:inst|74182:inst2|31~84 ALU:inst|74182:inst2|31~85 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.206 ns) 11.452 ns ALU:inst\|74181:inst1\|75~107 5 COMB LCCOMB_X24_Y2_N22 2 " "Info: 5: + IC(0.387 ns) + CELL(0.206 ns) = 11.452 ns; Loc. = LCCOMB_X24_Y2_N22; Fanout = 2; COMB Node = 'ALU:inst\|74181:inst1\|75~107'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.593 ns" { ALU:inst|74182:inst2|31~85 ALU:inst|74181:inst1|75~107 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.084 ns) + CELL(0.206 ns) 12.742 ns ALU:inst\|74181:inst1\|77~157 6 COMB LCCOMB_X24_Y3_N28 1 " "Info: 6: + IC(1.084 ns) + CELL(0.206 ns) = 12.742 ns; Loc. = LCCOMB_X24_Y3_N28; Fanout = 1; COMB Node = 'ALU:inst\|74181:inst1\|77~157'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { ALU:inst|74181:inst1|75~107 ALU:inst|74181:inst1|77~157 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.206 ns) 13.299 ns ALU:inst\|74181:inst1\|77~160 7 COMB LCCOMB_X24_Y3_N24 1 " "Info: 7: + IC(0.351 ns) + CELL(0.206 ns) = 13.299 ns; Loc. = LCCOMB_X24_Y3_N24; Fanout = 1; COMB Node = 'ALU:inst\|74181:inst1\|77~160'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { ALU:inst|74181:inst1|77~157 ALU:inst|74181:inst1|77~160 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 13.407 ns TheOne8:inst8\|inst 8 REG LCFF_X24_Y3_N25 1 " "Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 13.407 ns; Loc. = LCFF_X24_Y3_N25; Fanout = 1; REG Node = 'TheOne8:inst8\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst|74181:inst1|77~160 TheOne8:inst8|inst } "NODE_NAME" } } { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/mulingyu/TheOne8/TheOne8.bdf" { { 88 368 432 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.284 ns ( 24.49 % ) " "Info: Total cell delay = 3.284 ns ( 24.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.123 ns ( 75.51 % ) " "Info: Total interconnect delay = 10.123 ns ( 75.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.407 ns" { S0 ALU:inst|74181:inst|45~17 ALU:inst|74182:inst2|31~84 ALU:inst|74182:inst2|31~85 ALU:inst|74181:inst1|75~107 ALU:inst|74181:inst1|77~157 ALU:inst|74181:inst1|77~160 TheOne8:inst8|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.407 ns" { S0 {} S0~combout {} ALU:inst|74181:inst|45~17 {} ALU:inst|74182:inst2|31~84 {} ALU:inst|74182:inst2|31~85 {} ALU:inst|74181:inst1|75~107 {} ALU:inst|74181:inst1|77~157 {} ALU:inst|74181:inst1|77~160 {} TheOne8:inst8|inst {} } { 0.000ns 0.000ns 6.183ns 1.039ns 1.079ns 0.387ns 1.084ns 0.351ns 0.000ns } { 0.000ns 0.964ns 0.651ns 0.624ns 0.319ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/mulingyu/TheOne8/TheOne8.bdf" { { 88 368 432 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK destination 7.829 ns - Shortest register " "Info: - Shortest clock path from clock \"CK\" to destination register is 7.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 272 0 168 288 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.447 ns) + CELL(0.370 ns) 2.967 ns inst13 2 COMB LCCOMB_X33_Y4_N8 1 " "Info: 2: + IC(1.447 ns) + CELL(0.370 ns) = 2.967 ns; Loc. = LCCOMB_X33_Y4_N8; Fanout = 1; COMB Node = 'inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.817 ns" { CK inst13 } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 512 312 376 560 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.275 ns) + CELL(0.000 ns) 6.242 ns inst13~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(3.275 ns) + CELL(0.000 ns) = 6.242 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.275 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 512 312 376 560 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.666 ns) 7.829 ns TheOne8:inst8\|inst 4 REG LCFF_X24_Y3_N25 1 " "Info: 4: + IC(0.921 ns) + CELL(0.666 ns) = 7.829 ns; Loc. = LCFF_X24_Y3_N25; Fanout = 1; REG Node = 'TheOne8:inst8\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { inst13~clkctrl TheOne8:inst8|inst } "NODE_NAME" } } { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/mulingyu/TheOne8/TheOne8.bdf" { { 88 368 432 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.186 ns ( 27.92 % ) " "Info: Total cell delay = 2.186 ns ( 27.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.643 ns ( 72.08 % ) " "Info: Total interconnect delay = 5.643 ns ( 72.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.829 ns" { CK inst13 inst13~clkctrl TheOne8:inst8|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.829 ns" { CK {} CK~combout {} inst13 {} inst13~clkctrl {} TheOne8:inst8|inst {} } { 0.000ns 0.000ns 1.447ns 3.275ns 0.921ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.407 ns" { S0 ALU:inst|74181:inst|45~17 ALU:inst|74182:inst2|31~84 ALU:inst|74182:inst2|31~85 ALU:inst|74181:inst1|75~107 ALU:inst|74181:inst1|77~157 ALU:inst|74181:inst1|77~160 TheOne8:inst8|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.407 ns" { S0 {} S0~combout {} ALU:inst|74181:inst|45~17 {} ALU:inst|74182:inst2|31~84 {} ALU:inst|74182:inst2|31~85 {} ALU:inst|74181:inst1|75~107 {} ALU:inst|74181:inst1|77~157 {} ALU:inst|74181:inst1|77~160 {} TheOne8:inst8|inst {} } { 0.000ns 0.000ns 6.183ns 1.039ns 1.079ns 0.387ns 1.084ns 0.351ns 0.000ns } { 0.000ns 0.964ns 0.651ns 0.624ns 0.319ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.829 ns" { CK inst13 inst13~clkctrl TheOne8:inst8|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.829 ns" { CK {} CK~combout {} inst13 {} inst13~clkctrl {} TheOne8:inst8|inst {} } { 0.000ns 0.000ns 1.447ns 3.275ns 0.921ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CPR2 B0 TheOne8:inst8\|inst7 15.509 ns register " "Info: tco from clock \"CPR2\" to destination pin \"B0\" through register \"TheOne8:inst8\|inst7\" is 15.509 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPR2 source 8.201 ns + Longest register " "Info: + Longest clock path from clock \"CPR2\" to source register is 8.201 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns CPR2 1 CLK PIN_96 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 1; CLK Node = 'CPR2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPR2 } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 536 0 168 552 "CPR2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.732 ns) + CELL(0.623 ns) 3.339 ns inst13 2 COMB LCCOMB_X33_Y4_N8 1 " "Info: 2: + IC(1.732 ns) + CELL(0.623 ns) = 3.339 ns; Loc. = LCCOMB_X33_Y4_N8; Fanout = 1; COMB Node = 'inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.355 ns" { CPR2 inst13 } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 512 312 376 560 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.275 ns) + CELL(0.000 ns) 6.614 ns inst13~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(3.275 ns) + CELL(0.000 ns) = 6.614 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.275 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 512 312 376 560 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.666 ns) 8.201 ns TheOne8:inst8\|inst7 4 REG LCFF_X24_Y2_N9 1 " "Info: 4: + IC(0.921 ns) + CELL(0.666 ns) = 8.201 ns; Loc. = LCFF_X24_Y2_N9; Fanout = 1; REG Node = 'TheOne8:inst8\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { inst13~clkctrl TheOne8:inst8|inst7 } "NODE_NAME" } } { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/mulingyu/TheOne8/TheOne8.bdf" { { 760 368 432 840 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.273 ns ( 27.72 % ) " "Info: Total cell delay = 2.273 ns ( 27.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.928 ns ( 72.28 % ) " "Info: Total interconnect delay = 5.928 ns ( 72.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.201 ns" { CPR2 inst13 inst13~clkctrl TheOne8:inst8|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.201 ns" { CPR2 {} CPR2~combout {} inst13 {} inst13~clkctrl {} TheOne8:inst8|inst7 {} } { 0.000ns 0.000ns 1.732ns 3.275ns 0.921ns } { 0.000ns 0.984ns 0.623ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/mulingyu/TheOne8/TheOne8.bdf" { { 760 368 432 840 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.004 ns + Longest register pin " "Info: + Longest register to pin delay is 7.004 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TheOne8:inst8\|inst7 1 REG LCFF_X24_Y2_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y2_N9; Fanout = 1; REG Node = 'TheOne8:inst8\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { TheOne8:inst8|inst7 } "NODE_NAME" } } { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/mulingyu/TheOne8/TheOne8.bdf" { { 760 368 432 840 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.908 ns) + CELL(3.096 ns) 7.004 ns B0 2 PIN PIN_34 0 " "Info: 2: + IC(3.908 ns) + CELL(3.096 ns) = 7.004 ns; Loc. = PIN_34; Fanout = 0; PIN Node = 'B0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.004 ns" { TheOne8:inst8|inst7 B0 } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 624 1264 1440 640 "B0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.096 ns ( 44.20 % ) " "Info: Total cell delay = 3.096 ns ( 44.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.908 ns ( 55.80 % ) " "Info: Total interconnect delay = 3.908 ns ( 55.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.004 ns" { TheOne8:inst8|inst7 B0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.004 ns" { TheOne8:inst8|inst7 {} B0 {} } { 0.000ns 3.908ns } { 0.000ns 3.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.201 ns" { CPR2 inst13 inst13~clkctrl TheOne8:inst8|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.201 ns" { CPR2 {} CPR2~combout {} inst13 {} inst13~clkctrl {} TheOne8:inst8|inst7 {} } { 0.000ns 0.000ns 1.732ns 3.275ns 0.921ns } { 0.000ns 0.984ns 0.623ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.004 ns" { TheOne8:inst8|inst7 B0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.004 ns" { TheOne8:inst8|inst7 {} B0 {} } { 0.000ns 3.908ns } { 0.000ns 3.096ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "CK RD 6.946 ns Longest " "Info: Longest tpd from source pin \"CK\" to destination pin \"RD\" is 6.946 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 272 0 168 288 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(3.296 ns) 6.946 ns RD 2 PIN PIN_60 0 " "Info: 2: + IC(2.500 ns) + CELL(3.296 ns) = 6.946 ns; Loc. = PIN_60; Fanout = 0; PIN Node = 'RD'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.796 ns" { CK RD } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { -24 792 968 -8 "RD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.446 ns ( 64.01 % ) " "Info: Total cell delay = 4.446 ns ( 64.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 35.99 % ) " "Info: Total interconnect delay = 2.500 ns ( 35.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.946 ns" { CK RD } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.946 ns" { CK {} CK~combout {} RD {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 1.150ns 3.296ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "TheOne8:inst8\|inst7 S3 CPR2 1.329 ns register " "Info: th for register \"TheOne8:inst8\|inst7\" (data pin = \"S3\", clock pin = \"CPR2\") is 1.329 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPR2 destination 8.201 ns + Longest register " "Info: + Longest clock path from clock \"CPR2\" to destination register is 8.201 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns CPR2 1 CLK PIN_96 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 1; CLK Node = 'CPR2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPR2 } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 536 0 168 552 "CPR2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.732 ns) + CELL(0.623 ns) 3.339 ns inst13 2 COMB LCCOMB_X33_Y4_N8 1 " "Info: 2: + IC(1.732 ns) + CELL(0.623 ns) = 3.339 ns; Loc. = LCCOMB_X33_Y4_N8; Fanout = 1; COMB Node = 'inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.355 ns" { CPR2 inst13 } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 512 312 376 560 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.275 ns) + CELL(0.000 ns) 6.614 ns inst13~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(3.275 ns) + CELL(0.000 ns) = 6.614 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.275 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 512 312 376 560 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.666 ns) 8.201 ns TheOne8:inst8\|inst7 4 REG LCFF_X24_Y2_N9 1 " "Info: 4: + IC(0.921 ns) + CELL(0.666 ns) = 8.201 ns; Loc. = LCFF_X24_Y2_N9; Fanout = 1; REG Node = 'TheOne8:inst8\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { inst13~clkctrl TheOne8:inst8|inst7 } "NODE_NAME" } } { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/mulingyu/TheOne8/TheOne8.bdf" { { 760 368 432 840 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.273 ns ( 27.72 % ) " "Info: Total cell delay = 2.273 ns ( 27.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.928 ns ( 72.28 % ) " "Info: Total interconnect delay = 5.928 ns ( 72.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.201 ns" { CPR2 inst13 inst13~clkctrl TheOne8:inst8|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.201 ns" { CPR2 {} CPR2~combout {} inst13 {} inst13~clkctrl {} TheOne8:inst8|inst7 {} } { 0.000ns 0.000ns 1.732ns 3.275ns 0.921ns } { 0.000ns 0.984ns 0.623ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/mulingyu/TheOne8/TheOne8.bdf" { { 760 368 432 840 "inst7" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.178 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns S3 1 PIN PIN_88 8 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_88; Fanout = 8; PIN Node = 'S3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { S3 } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/mulingyu/SmallProgram/SmallProgram.bdf" { { 1152 8 176 1168 "S3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.726 ns) + CELL(0.370 ns) 7.070 ns ALU:inst\|74181:inst\|80~85 2 COMB LCCOMB_X24_Y2_N8 1 " "Info: 2: + IC(5.726 ns) + CELL(0.370 ns) = 7.070 ns; Loc. = LCCOMB_X24_Y2_N8; Fanout = 1; COMB Node = 'ALU:inst\|74181:inst\|80~85'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.096 ns" { S3 ALU:inst|74181:inst|80~85 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.178 ns TheOne8:inst8\|inst7 3 REG LCFF_X24_Y2_N9 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.178 ns; Loc. = LCFF_X24_Y2_N9; Fanout = 1; REG Node = 'TheOne8:inst8\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst|74181:inst|80~85 TheOne8:inst8|inst7 } "NODE_NAME" } } { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/mulingyu/TheOne8/TheOne8.bdf" { { 760 368 432 840 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.452 ns ( 20.23 % ) " "Info: Total cell delay = 1.452 ns ( 20.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.726 ns ( 79.77 % ) " "Info: Total interconnect delay = 5.726 ns ( 79.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.178 ns" { S3 ALU:inst|74181:inst|80~85 TheOne8:inst8|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.178 ns" { S3 {} S3~combout {} ALU:inst|74181:inst|80~85 {} TheOne8:inst8|inst7 {} } { 0.000ns 0.000ns 5.726ns 0.000ns } { 0.000ns 0.974ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.201 ns" { CPR2 inst13 inst13~clkctrl TheOne8:inst8|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.201 ns" { CPR2 {} CPR2~combout {} inst13 {} inst13~clkctrl {} TheOne8:inst8|inst7 {} } { 0.000ns 0.000ns 1.732ns 3.275ns 0.921ns } { 0.000ns 0.984ns 0.623ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.178 ns" { S3 ALU:inst|74181:inst|80~85 TheOne8:inst8|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.178 ns" { S3 {} S3~combout {} ALU:inst|74181:inst|80~85 {} TheOne8:inst8|inst7 {} } { 0.000ns 0.000ns 5.726ns 0.000ns } { 0.000ns 0.974ns 0.370ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "157 " "Info: Peak virtual memory: 157 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 13 09:28:21 2019 " "Info: Processing ended: Sat Apr 13 09:28:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
