Info: Generated by version: 22.4 build 94
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/wisig321/Videos/G1/ip/qsys_top/emif_calbus_0.ip --block-symbol-file --output-directory=/home/wisig321/Videos/G1/ip/qsys_top/emif_calbus_0 --family=Agilex --part=AGFB014R24B2E2V
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/wisig321/Videos/G1/ip/qsys_top/emif_calbus_0.ip --synthesis=VERILOG --output-directory=/home/wisig321/Videos/G1/ip/qsys_top/emif_calbus_0 --family=Agilex --part=AGFB014R24B2E2V
Info: emif_calbus_0: "Transforming system: emif_calbus_0"
Info: emif_calbus_0: "Naming system components in system: emif_calbus_0"
Info: emif_calbus_0: "Processing generation queue"
Info: emif_calbus_0: "Generating: emif_calbus_0"
Info: emif_calbus_0: "Generating: emif_calbus_0_altera_emif_cal_262_nkkelhq"
Info: emif_calbus_0: "Generating: emif_calbus_0_altera_emif_cal_iossm_262_xlix7da"
Info: emif_calbus_0: Done "emif_calbus_0" with 3 modules, 11 files
Info: Finished: Create HDL design files for synthesis
