Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Sep 12 15:41:55 2019
| Host         : Danielitoh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wave_Selector_timing_summary_routed.rpt -pb Wave_Selector_timing_summary_routed.pb -rpx Wave_Selector_timing_summary_routed.rpx -warn_on_violation
| Design       : Wave_Selector
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 26 register/latch pins with no clock driven by root clock pin: clk_sel[0] (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: clk_sel[1] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[12]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[13]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[14]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[15]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[16]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[17]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[18]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[19]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[20]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[21]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[22]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[23]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[24]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[25]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[26]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[27]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[12]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[13]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[14]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[15]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[16]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[17]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[18]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[19]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[20]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[21]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[22]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[23]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[24]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[25]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[26]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[27]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[12]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[13]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[14]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[15]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[16]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[17]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[18]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[19]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[20]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[21]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[22]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[23]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[24]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[25]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[26]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[27]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[12]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[13]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[14]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[15]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[16]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[17]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[18]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[19]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[20]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[21]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[22]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[23]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[24]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[25]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[26]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[27]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[12]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[13]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[14]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[15]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[16]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[17]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[18]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[19]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[20]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[21]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[22]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[23]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[24]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[25]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[26]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[27]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[12]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[13]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[14]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[15]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[16]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[17]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[18]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[19]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[20]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[21]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[22]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[23]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[24]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[25]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[26]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[27]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[12]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[13]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[14]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[15]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[16]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[17]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[18]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[19]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[20]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[21]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[22]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[23]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[24]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[25]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[26]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[27]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[12]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[13]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[14]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[15]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[16]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[17]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[18]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[19]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[20]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[21]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[22]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[23]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[24]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[25]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[26]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[27]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line40/nolabel_line30/u1/slow_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 68 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.966        0.000                      0                  736        0.261        0.000                      0                  736        4.500        0.000                       0                   373  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.966        0.000                      0                  736        0.261        0.000                      0                  736        4.500        0.000                       0                   373  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.966ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.966ns  (required time - arrival time)
  Source:                 nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.570ns  (logic 1.076ns (19.317%)  route 4.494ns (80.683%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.625     5.146    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/CLK
    SLICE_X0Y20          FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]/Q
                         net (fo=2, routed)           1.568     7.170    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]
    SLICE_X2Y20          LUT6 (Prop_lut6_I0_O)        0.124     7.294 f  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_8__11/O
                         net (fo=1, routed)           0.417     7.711    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_8__11_n_0
    SLICE_X2Y21          LUT6 (Prop_lut6_I1_O)        0.124     7.835 r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_6__11/O
                         net (fo=1, routed)           0.417     8.253    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_6__11_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I2_O)        0.124     8.377 f  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_5__8/O
                         net (fo=1, routed)           0.417     8.794    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_5__8_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I3_O)        0.124     8.918 f  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_3__10/O
                         net (fo=1, routed)           0.417     9.336    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_3__10_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I5_O)        0.124     9.460 r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_1__10/O
                         net (fo=28, routed)          1.256    10.716    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_1__10_n_0
    SLICE_X0Y20          FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.508    14.849    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/CLK
    SLICE_X0Y20          FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[4]/C
                         clock pessimism              0.297    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X0Y20          FDRE (Setup_fdre_C_R)       -0.429    14.682    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                         -10.716    
  -------------------------------------------------------------------
                         slack                                  3.966    

Slack (MET) :             3.966ns  (required time - arrival time)
  Source:                 nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.570ns  (logic 1.076ns (19.317%)  route 4.494ns (80.683%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.625     5.146    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/CLK
    SLICE_X0Y20          FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]/Q
                         net (fo=2, routed)           1.568     7.170    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]
    SLICE_X2Y20          LUT6 (Prop_lut6_I0_O)        0.124     7.294 f  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_8__11/O
                         net (fo=1, routed)           0.417     7.711    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_8__11_n_0
    SLICE_X2Y21          LUT6 (Prop_lut6_I1_O)        0.124     7.835 r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_6__11/O
                         net (fo=1, routed)           0.417     8.253    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_6__11_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I2_O)        0.124     8.377 f  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_5__8/O
                         net (fo=1, routed)           0.417     8.794    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_5__8_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I3_O)        0.124     8.918 f  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_3__10/O
                         net (fo=1, routed)           0.417     9.336    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_3__10_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I5_O)        0.124     9.460 r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_1__10/O
                         net (fo=28, routed)          1.256    10.716    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_1__10_n_0
    SLICE_X0Y20          FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.508    14.849    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/CLK
    SLICE_X0Y20          FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]/C
                         clock pessimism              0.297    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X0Y20          FDRE (Setup_fdre_C_R)       -0.429    14.682    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                         -10.716    
  -------------------------------------------------------------------
                         slack                                  3.966    

Slack (MET) :             3.966ns  (required time - arrival time)
  Source:                 nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.570ns  (logic 1.076ns (19.317%)  route 4.494ns (80.683%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.625     5.146    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/CLK
    SLICE_X0Y20          FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]/Q
                         net (fo=2, routed)           1.568     7.170    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]
    SLICE_X2Y20          LUT6 (Prop_lut6_I0_O)        0.124     7.294 f  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_8__11/O
                         net (fo=1, routed)           0.417     7.711    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_8__11_n_0
    SLICE_X2Y21          LUT6 (Prop_lut6_I1_O)        0.124     7.835 r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_6__11/O
                         net (fo=1, routed)           0.417     8.253    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_6__11_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I2_O)        0.124     8.377 f  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_5__8/O
                         net (fo=1, routed)           0.417     8.794    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_5__8_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I3_O)        0.124     8.918 f  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_3__10/O
                         net (fo=1, routed)           0.417     9.336    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_3__10_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I5_O)        0.124     9.460 r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_1__10/O
                         net (fo=28, routed)          1.256    10.716    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_1__10_n_0
    SLICE_X0Y20          FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.508    14.849    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/CLK
    SLICE_X0Y20          FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[6]/C
                         clock pessimism              0.297    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X0Y20          FDRE (Setup_fdre_C_R)       -0.429    14.682    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                         -10.716    
  -------------------------------------------------------------------
                         slack                                  3.966    

Slack (MET) :             3.966ns  (required time - arrival time)
  Source:                 nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.570ns  (logic 1.076ns (19.317%)  route 4.494ns (80.683%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.625     5.146    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/CLK
    SLICE_X0Y20          FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]/Q
                         net (fo=2, routed)           1.568     7.170    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]
    SLICE_X2Y20          LUT6 (Prop_lut6_I0_O)        0.124     7.294 f  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_8__11/O
                         net (fo=1, routed)           0.417     7.711    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_8__11_n_0
    SLICE_X2Y21          LUT6 (Prop_lut6_I1_O)        0.124     7.835 r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_6__11/O
                         net (fo=1, routed)           0.417     8.253    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_6__11_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I2_O)        0.124     8.377 f  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_5__8/O
                         net (fo=1, routed)           0.417     8.794    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_5__8_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I3_O)        0.124     8.918 f  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_3__10/O
                         net (fo=1, routed)           0.417     9.336    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_3__10_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I5_O)        0.124     9.460 r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_1__10/O
                         net (fo=28, routed)          1.256    10.716    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_1__10_n_0
    SLICE_X0Y20          FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.508    14.849    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/CLK
    SLICE_X0Y20          FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[7]/C
                         clock pessimism              0.297    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X0Y20          FDRE (Setup_fdre_C_R)       -0.429    14.682    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                         -10.716    
  -------------------------------------------------------------------
                         slack                                  3.966    

Slack (MET) :             3.967ns  (required time - arrival time)
  Source:                 nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.541ns  (logic 1.076ns (19.418%)  route 4.465ns (80.582%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.625     5.146    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/CLK
    SLICE_X0Y20          FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]/Q
                         net (fo=2, routed)           1.568     7.170    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]
    SLICE_X2Y20          LUT6 (Prop_lut6_I0_O)        0.124     7.294 f  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_8__11/O
                         net (fo=1, routed)           0.417     7.711    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_8__11_n_0
    SLICE_X2Y21          LUT6 (Prop_lut6_I1_O)        0.124     7.835 r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_6__11/O
                         net (fo=1, routed)           0.417     8.253    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_6__11_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I2_O)        0.124     8.377 f  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_5__8/O
                         net (fo=1, routed)           0.417     8.794    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_5__8_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I3_O)        0.124     8.918 f  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_3__10/O
                         net (fo=1, routed)           0.417     9.336    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_3__10_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I5_O)        0.124     9.460 r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_1__10/O
                         net (fo=28, routed)          1.228    10.688    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_1__10_n_0
    SLICE_X0Y23          FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.504    14.845    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/CLK
    SLICE_X0Y23          FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[16]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y23          FDRE (Setup_fdre_C_R)       -0.429    14.655    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -10.688    
  -------------------------------------------------------------------
                         slack                                  3.967    

Slack (MET) :             3.967ns  (required time - arrival time)
  Source:                 nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.541ns  (logic 1.076ns (19.418%)  route 4.465ns (80.582%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.625     5.146    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/CLK
    SLICE_X0Y20          FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]/Q
                         net (fo=2, routed)           1.568     7.170    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]
    SLICE_X2Y20          LUT6 (Prop_lut6_I0_O)        0.124     7.294 f  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_8__11/O
                         net (fo=1, routed)           0.417     7.711    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_8__11_n_0
    SLICE_X2Y21          LUT6 (Prop_lut6_I1_O)        0.124     7.835 r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_6__11/O
                         net (fo=1, routed)           0.417     8.253    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_6__11_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I2_O)        0.124     8.377 f  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_5__8/O
                         net (fo=1, routed)           0.417     8.794    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_5__8_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I3_O)        0.124     8.918 f  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_3__10/O
                         net (fo=1, routed)           0.417     9.336    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_3__10_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I5_O)        0.124     9.460 r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_1__10/O
                         net (fo=28, routed)          1.228    10.688    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_1__10_n_0
    SLICE_X0Y23          FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.504    14.845    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/CLK
    SLICE_X0Y23          FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[17]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y23          FDRE (Setup_fdre_C_R)       -0.429    14.655    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -10.688    
  -------------------------------------------------------------------
                         slack                                  3.967    

Slack (MET) :             3.967ns  (required time - arrival time)
  Source:                 nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.541ns  (logic 1.076ns (19.418%)  route 4.465ns (80.582%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.625     5.146    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/CLK
    SLICE_X0Y20          FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]/Q
                         net (fo=2, routed)           1.568     7.170    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]
    SLICE_X2Y20          LUT6 (Prop_lut6_I0_O)        0.124     7.294 f  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_8__11/O
                         net (fo=1, routed)           0.417     7.711    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_8__11_n_0
    SLICE_X2Y21          LUT6 (Prop_lut6_I1_O)        0.124     7.835 r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_6__11/O
                         net (fo=1, routed)           0.417     8.253    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_6__11_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I2_O)        0.124     8.377 f  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_5__8/O
                         net (fo=1, routed)           0.417     8.794    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_5__8_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I3_O)        0.124     8.918 f  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_3__10/O
                         net (fo=1, routed)           0.417     9.336    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_3__10_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I5_O)        0.124     9.460 r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_1__10/O
                         net (fo=28, routed)          1.228    10.688    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_1__10_n_0
    SLICE_X0Y23          FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.504    14.845    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/CLK
    SLICE_X0Y23          FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[18]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y23          FDRE (Setup_fdre_C_R)       -0.429    14.655    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -10.688    
  -------------------------------------------------------------------
                         slack                                  3.967    

Slack (MET) :             3.967ns  (required time - arrival time)
  Source:                 nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.541ns  (logic 1.076ns (19.418%)  route 4.465ns (80.582%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.625     5.146    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/CLK
    SLICE_X0Y20          FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]/Q
                         net (fo=2, routed)           1.568     7.170    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]
    SLICE_X2Y20          LUT6 (Prop_lut6_I0_O)        0.124     7.294 f  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_8__11/O
                         net (fo=1, routed)           0.417     7.711    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_8__11_n_0
    SLICE_X2Y21          LUT6 (Prop_lut6_I1_O)        0.124     7.835 r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_6__11/O
                         net (fo=1, routed)           0.417     8.253    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_6__11_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I2_O)        0.124     8.377 f  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_5__8/O
                         net (fo=1, routed)           0.417     8.794    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_5__8_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I3_O)        0.124     8.918 f  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_3__10/O
                         net (fo=1, routed)           0.417     9.336    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_3__10_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I5_O)        0.124     9.460 r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_1__10/O
                         net (fo=28, routed)          1.228    10.688    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_1__10_n_0
    SLICE_X0Y23          FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.504    14.845    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/CLK
    SLICE_X0Y23          FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[19]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y23          FDRE (Setup_fdre_C_R)       -0.429    14.655    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -10.688    
  -------------------------------------------------------------------
                         slack                                  3.967    

Slack (MET) :             4.094ns  (required time - arrival time)
  Source:                 nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.419ns  (logic 1.076ns (19.857%)  route 4.343ns (80.143%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.625     5.146    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/CLK
    SLICE_X0Y20          FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]/Q
                         net (fo=2, routed)           1.568     7.170    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]
    SLICE_X2Y20          LUT6 (Prop_lut6_I0_O)        0.124     7.294 f  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_8__11/O
                         net (fo=1, routed)           0.417     7.711    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_8__11_n_0
    SLICE_X2Y21          LUT6 (Prop_lut6_I1_O)        0.124     7.835 r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_6__11/O
                         net (fo=1, routed)           0.417     8.253    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_6__11_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I2_O)        0.124     8.377 f  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_5__8/O
                         net (fo=1, routed)           0.417     8.794    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_5__8_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I3_O)        0.124     8.918 f  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_3__10/O
                         net (fo=1, routed)           0.417     9.336    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_3__10_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I5_O)        0.124     9.460 r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_1__10/O
                         net (fo=28, routed)          1.105    10.565    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_1__10_n_0
    SLICE_X0Y19          FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.508    14.849    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/CLK
    SLICE_X0Y19          FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[0]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y19          FDRE (Setup_fdre_C_R)       -0.429    14.659    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -10.565    
  -------------------------------------------------------------------
                         slack                                  4.094    

Slack (MET) :             4.094ns  (required time - arrival time)
  Source:                 nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.419ns  (logic 1.076ns (19.857%)  route 4.343ns (80.143%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.625     5.146    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/CLK
    SLICE_X0Y20          FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]/Q
                         net (fo=2, routed)           1.568     7.170    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[5]
    SLICE_X2Y20          LUT6 (Prop_lut6_I0_O)        0.124     7.294 f  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_8__11/O
                         net (fo=1, routed)           0.417     7.711    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_8__11_n_0
    SLICE_X2Y21          LUT6 (Prop_lut6_I1_O)        0.124     7.835 r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_6__11/O
                         net (fo=1, routed)           0.417     8.253    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_6__11_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I2_O)        0.124     8.377 f  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_5__8/O
                         net (fo=1, routed)           0.417     8.794    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_5__8_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I3_O)        0.124     8.918 f  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_3__10/O
                         net (fo=1, routed)           0.417     9.336    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_3__10_n_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I5_O)        0.124     9.460 r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_1__10/O
                         net (fo=28, routed)          1.105    10.565    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter[0]_i_1__10_n_0
    SLICE_X0Y19          FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.508    14.849    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/CLK
    SLICE_X0Y19          FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[1]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y19          FDRE (Setup_fdre_C_R)       -0.429    14.659    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -10.565    
  -------------------------------------------------------------------
                         slack                                  4.094    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.554     1.437    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/CLK
    SLICE_X11Y26         FDRE                                         r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[11]/Q
                         net (fo=2, routed)           0.117     1.695    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[11]
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.803    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[8]_i_1__1_n_4
    SLICE_X11Y26         FDRE                                         r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.821     1.948    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/CLK
    SLICE_X11Y26         FDRE                                         r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[11]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X11Y26         FDRE (Hold_fdre_C_D)         0.105     1.542    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.558     1.441    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/CLK
    SLICE_X11Y30         FDRE                                         r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[27]/Q
                         net (fo=2, routed)           0.117     1.699    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[27]
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[24]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.807    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[24]_i_1__1_n_4
    SLICE_X11Y30         FDRE                                         r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.826     1.953    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/CLK
    SLICE_X11Y30         FDRE                                         r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[27]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X11Y30         FDRE (Hold_fdre_C_D)         0.105     1.546    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.583     1.466    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/CLK
    SLICE_X3Y26          FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[15]/Q
                         net (fo=3, routed)           0.117     1.724    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[15]
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[12]_i_1__9/O[3]
                         net (fo=1, routed)           0.000     1.832    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[12]_i_1__9_n_4
    SLICE_X3Y26          FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.851     1.978    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/CLK
    SLICE_X3Y26          FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[15]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.105     1.571    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.583     1.466    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/CLK
    SLICE_X7Y28          FDRE                                         r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[27]/Q
                         net (fo=3, routed)           0.118     1.725    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[27]
    SLICE_X7Y28          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.833    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[24]_i_1__0_n_4
    SLICE_X7Y28          FDRE                                         r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.852     1.979    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/CLK
    SLICE_X7Y28          FDRE                                         r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[27]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X7Y28          FDRE (Hold_fdre_C_D)         0.105     1.571    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.589     1.472    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/CLK
    SLICE_X1Y32          FDRE                                         r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[19]/Q
                         net (fo=3, routed)           0.118     1.731    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[19]
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[16]_i_1__7/O[3]
                         net (fo=1, routed)           0.000     1.839    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[16]_i_1__7_n_4
    SLICE_X1Y32          FDRE                                         r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.858     1.985    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/CLK
    SLICE_X1Y32          FDRE                                         r  nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[19]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X1Y32          FDRE (Hold_fdre_C_D)         0.105     1.577    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 nolabel_line40/nolabel_line30/u1/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line40/nolabel_line30/u1/slow_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.209ns (57.087%)  route 0.157ns (42.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.587     1.470    nolabel_line40/nolabel_line30/u1/CLK
    SLICE_X6Y32          FDRE                                         r  nolabel_line40/nolabel_line30/u1/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  nolabel_line40/nolabel_line30/u1/counter_reg[17]/Q
                         net (fo=3, routed)           0.157     1.791    nolabel_line40/nolabel_line30/u1/counter_reg[17]
    SLICE_X7Y32          LUT6 (Prop_lut6_I5_O)        0.045     1.836 r  nolabel_line40/nolabel_line30/u1/slow_clk_i_1/O
                         net (fo=1, routed)           0.000     1.836    nolabel_line40/nolabel_line30/u1/slow_clk_i_1_n_0
    SLICE_X7Y32          FDRE                                         r  nolabel_line40/nolabel_line30/u1/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.856     1.983    nolabel_line40/nolabel_line30/u1/CLK
    SLICE_X7Y32          FDRE                                         r  nolabel_line40/nolabel_line30/u1/slow_clk_reg/C
                         clock pessimism             -0.500     1.483    
    SLICE_X7Y32          FDRE (Hold_fdre_C_D)         0.091     1.574    nolabel_line40/nolabel_line30/u1/slow_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.558     1.441    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/CLK
    SLICE_X9Y19          FDRE                                         r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141     1.582 r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.701    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[3]
    SLICE_X9Y19          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[0]_i_2__2/O[3]
                         net (fo=1, routed)           0.000     1.809    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[0]_i_2__2_n_4
    SLICE_X9Y19          FDRE                                         r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.826     1.953    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/CLK
    SLICE_X9Y19          FDRE                                         r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[3]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X9Y19          FDRE (Hold_fdre_C_D)         0.105     1.546    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.557     1.440    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/CLK
    SLICE_X9Y20          FDRE                                         r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.700    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[7]
    SLICE_X9Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[4]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.808    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[4]_i_1__2_n_4
    SLICE_X9Y20          FDRE                                         r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.825     1.952    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/CLK
    SLICE_X9Y20          FDRE                                         r  nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[7]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X9Y20          FDRE (Hold_fdre_C_D)         0.105     1.545    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.582     1.465    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/CLK
    SLICE_X3Y25          FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.725    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[11]
    SLICE_X3Y25          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[8]_i_1__9/O[3]
                         net (fo=1, routed)           0.000     1.833    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[8]_i_1__9_n_4
    SLICE_X3Y25          FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.850     1.977    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/CLK
    SLICE_X3Y25          FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[11]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X3Y25          FDRE (Hold_fdre_C_D)         0.105     1.570    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.583     1.466    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/CLK
    SLICE_X3Y23          FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.726    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[3]
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[0]_i_2__9/O[3]
                         net (fo=1, routed)           0.000     1.834    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[0]_i_2__9_n_4
    SLICE_X3Y23          FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.851     1.978    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/CLK
    SLICE_X3Y23          FDRE                                         r  nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[3]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X3Y23          FDRE (Hold_fdre_C_D)         0.105     1.571    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y24   nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y19    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y18    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y27    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y28    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y28    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y20    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y20    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y24   nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y18    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y28    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y20    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y20    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y20    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y24   nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y19    nolabel_line37/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line28/counter_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27    nolabel_line38/nolabel_line31/nolabel_line31/nolabel_line30/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y24    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y24    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y25    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y25    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line29/counter_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y22    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y22    nolabel_line39/nolabel_line31/nolabel_line31/nolabel_line31/counter_reg[9]/C



