
Loading design for application trce from file forthcpu_impl1.ncd.
Design name: mcu
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.17.
Performance Hardware Data Status:   Final          Version 37.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454
Wed Nov 15 19:12:23 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o ForthCPU_impl1.twr -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_impl1.ncd ForthCPU_impl1.prf 
Design file:     forthcpu_impl1.ncd
Preference file: forthcpu_impl1.prf
Device,speed:    LCMXO3L-6900C,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 34.905ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/interruptStateMachineInst/STATE_fast[1]  (from PIN_CLK_X1_c +)
   Destination:    DP8KC      Port           coreInst/registerFileInst/regs/registers_0_0_1(ASIC)  (to PIN_CLK_X1_c +)

   Delay:              48.626ns  (26.7% logic, 73.3% route), 28 logic levels.

 Constraint Details:

     48.626ns physical path delay coreInst/interruptStateMachineInst/SLICE_343 to coreInst/registerFileInst/regs/registers_0_0_1 meets
     83.333ns delay constraint less
     -0.153ns skew and
     -0.045ns DATA_SET requirement (totaling 83.531ns) by 34.905ns

 Physical Path Details:

      Data path coreInst/interruptStateMachineInst/SLICE_343 to coreInst/registerFileInst/regs/registers_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C21B.CLK to     R14C21B.Q1 coreInst/interruptStateMachineInst/SLICE_343 (from PIN_CLK_X1_c)
ROUTE         3     1.824     R14C21B.Q1 to     R12C20D.D0 coreInst/STATE_fast[1]
CTOF_DEL    ---     0.452     R12C20D.D0 to     R12C20D.F0 coreInst/SLICE_1066
ROUTE         5     1.207     R12C20D.F0 to     R11C19B.B1 coreInst/N_306
CTOOFX_DEL  ---     0.661     R11C19B.B1 to   R11C19B.OFX0 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNIRDK32[1]/SLICE_527
ROUTE         1     0.000   R11C19B.OFX0 to    R11C19A.FXA coreInst/CC_SIGN
FXTOOFX_DE  ---     0.223    R11C19A.FXA to   R11C19A.OFX1 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNIN9K32[0]/SLICE_528
ROUTE         3     0.703   R11C19A.OFX1 to     R11C20A.C0 coreInst/jumpGroupDecoderInst/N_12
CTOF_DEL    ---     0.452     R11C20A.C0 to     R11C20A.F0 coreInst/SLICE_1060
ROUTE         1     0.544     R11C20A.F0 to     R11C20D.D1 coreInst/CC_1_RNIDF1A
CTOF_DEL    ---     0.452     R11C20D.D1 to     R11C20D.F1 coreInst/instructionPhaseDecoderInst/SLICE_1000
ROUTE        19     3.403     R11C20D.F1 to     R16C17C.C1 coreInst/ALUB_SRCX[0]
CTOF_DEL    ---     0.452     R16C17C.C1 to     R16C17C.F1 coreInst/fullALUInst/muxB/SLICE_970
ROUTE         2     0.862     R16C17C.F1 to     R16C17C.A0 coreInst/fullALUInst/N_12
CTOF_DEL    ---     0.452     R16C17C.A0 to     R16C17C.F0 coreInst/fullALUInst/muxB/SLICE_970
ROUTE         5     1.722     R16C17C.F0 to     R16C12C.B0 coreInst/N_44
C0TOFCO_DE  ---     0.905     R16C12C.B0 to    R16C12C.FCO coreInst/fullALUInst/aluInst/SLICE_75
ROUTE         1     0.000    R16C12C.FCO to    R16C12D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_12
FCITOFCO_D  ---     0.146    R16C12D.FCI to    R16C12D.FCO coreInst/fullALUInst/aluInst/SLICE_74
ROUTE         1     0.000    R16C12D.FCO to    R16C13A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_14
FCITOF0_DE  ---     0.517    R16C13A.FCI to     R16C13A.F0 coreInst/fullALUInst/aluInst/SLICE_73
ROUTE         1     1.292     R16C13A.F0 to     R16C10A.D1 coreInst/fullALUInst/aluInst/un47_RESULT[15]
CTOF_DEL    ---     0.452     R16C10A.D1 to     R16C10A.F1 coreInst/fullALUInst/aluInst/SLICE_1206
ROUTE         1     0.610     R16C10A.F1 to     R16C10A.B0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_6
CTOF_DEL    ---     0.452     R16C10A.B0 to     R16C10A.F0 coreInst/fullALUInst/aluInst/SLICE_1206
ROUTE         1     0.544     R16C10A.F0 to     R16C10D.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_9
CTOF_DEL    ---     0.452     R16C10D.D1 to     R16C10D.F1 coreInst/fullALUInst/aluInst/SLICE_1122
ROUTE        16     2.184     R16C10D.F1 to      R11C8A.B0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452      R11C8A.B0 to      R11C8A.F0 coreInst/fullALUInst/aluInst/SLICE_1152
ROUTE         1     1.734      R11C8A.F0 to     R10C15A.B0 coreInst/fullALUInst/aluInst/un53_RESULT[14]
CTOF_DEL    ---     0.452     R10C15A.B0 to     R10C15A.F0 coreInst/fullALUInst/aluInst/SLICE_1120
ROUTE         1     1.180     R10C15A.F0 to      R9C13B.B0 coreInst/fullALUInst/aluInst/N_201
CTOOFX_DEL  ---     0.661      R9C13B.B0 to    R9C13B.OFX0 coreInst/fullALUInst/aluInst/RESULT_12_0_d[14]/SLICE_546
ROUTE         1     0.000    R9C13B.OFX0 to     R9C13A.FXA coreInst/fullALUInst/aluInst/RESULT_12_0_d[14]
FXTOOFX_DE  ---     0.223     R9C13A.FXA to    R9C13A.OFX1 coreInst/fullALUInst/aluInst/RESULT_13[14]/SLICE_547
ROUTE         1     1.734    R9C13A.OFX1 to     R10C17B.B0 coreInst/fullALUInst/aluInst/RESULT_d[14]
CTOF_DEL    ---     0.452     R10C17B.B0 to     R10C17B.F0 coreInst/fullALUInst/aluInst/SLICE_1113
ROUTE         2     1.304     R10C17B.F0 to     R16C17D.D0 coreInst/RESULT_d_0[14]
CTOF_DEL    ---     0.452     R16C17D.D0 to     R16C17D.F0 coreInst/busControllerInst/SLICE_965
ROUTE         4     0.919     R16C17D.F0 to     R17C17A.B1 ADDR_BUF_3_d_RNIPE9I[14]
CTOF_DEL    ---     0.452     R17C17A.B1 to     R17C17A.F1 SLICE_1035
ROUTE        10     2.601     R17C17A.F1 to     R17C22B.A0 ADDR_BUF[14]
CTOF_DEL    ---     0.452     R17C22B.A0 to     R17C22B.F0 mcuResourcesInst/memoryMapperInst/SLICE_1245
ROUTE         1     0.610     R17C22B.F0 to     R17C22A.B1 mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_m4_i_a2_1
CTOF_DEL    ---     0.452     R17C22A.B1 to     R17C22A.F1 mcuResourcesInst/memoryMapperInst/SLICE_1038
ROUTE        21     2.755     R17C22A.F1 to     R18C24D.B1 mcuResourcesInst.memoryMapperInst.GPIO_MAP
CTOF_DEL    ---     0.452     R18C24D.B1 to     R18C24D.F1 mcuResourcesInst/SLICE_1044
ROUTE         1     0.610     R18C24D.F1 to     R18C25A.B1 mcuResourcesInst/memoryMapperInst/CPU_DIN_0_N_2L1_N_6L11
CTOF_DEL    ---     0.452     R18C25A.B1 to     R18C25A.F1 mcuResourcesInst/memoryMapperInst/SLICE_1022
ROUTE         1     1.508     R18C25A.F1 to     R15C22D.C1 mcuResourcesInst/memoryMapperInst/CPU_DIN_0_N_2L1
CTOF_DEL    ---     0.452     R15C22D.C1 to     R15C22D.F1 SLICE_312
ROUTE         6     3.905     R15C22D.F1 to     R16C21D.A0 CPU_DIN[9]
CTOF_DEL    ---     0.452     R16C21D.A0 to     R16C21D.F0 coreInst/registerFileInst/SLICE_1294
ROUTE         1     0.851     R16C21D.F0 to     R15C21C.A1 coreInst/registerFileInst/DIN_BYTE[1]
CTOOFX_DEL  ---     0.661     R15C21C.A1 to   R15C21C.OFX0 coreInst/registerFileInst/DINA_3[1]/SLICE_513
ROUTE         1     1.026   R15C21C.OFX0 to *R_R13C21.DIA1 coreInst/registerFileInst/DINA[1] (to PIN_CLK_X1_c)
                  --------
                   48.626   (26.7% logic, 73.3% route), 28 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/interruptStateMachineInst/SLICE_343:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       205     2.351       C8.PADDI to    R14C21B.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/registerFileInst/regs/registers_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       205     2.504       C8.PADDI to *R_R13C21.CLKA PIN_CLK_X1_c
                  --------
                    2.504   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.905ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/interruptStateMachineInst/STATE_fast[1]  (from PIN_CLK_X1_c +)
   Destination:    DP8KC      Port           coreInst/registerFileInst/regs/registers_0_0_1(ASIC)  (to PIN_CLK_X1_c +)

   Delay:              48.626ns  (26.7% logic, 73.3% route), 28 logic levels.

 Constraint Details:

     48.626ns physical path delay coreInst/interruptStateMachineInst/SLICE_343 to coreInst/registerFileInst/regs/registers_0_0_1 meets
     83.333ns delay constraint less
     -0.153ns skew and
     -0.045ns DATA_SET requirement (totaling 83.531ns) by 34.905ns

 Physical Path Details:

      Data path coreInst/interruptStateMachineInst/SLICE_343 to coreInst/registerFileInst/regs/registers_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C21B.CLK to     R14C21B.Q1 coreInst/interruptStateMachineInst/SLICE_343 (from PIN_CLK_X1_c)
ROUTE         3     1.824     R14C21B.Q1 to     R12C20D.D0 coreInst/STATE_fast[1]
CTOF_DEL    ---     0.452     R12C20D.D0 to     R12C20D.F0 coreInst/SLICE_1066
ROUTE         5     1.207     R12C20D.F0 to     R11C19B.B0 coreInst/N_306
CTOOFX_DEL  ---     0.661     R11C19B.B0 to   R11C19B.OFX0 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNIRDK32[1]/SLICE_527
ROUTE         1     0.000   R11C19B.OFX0 to    R11C19A.FXA coreInst/CC_SIGN
FXTOOFX_DE  ---     0.223    R11C19A.FXA to   R11C19A.OFX1 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNIN9K32[0]/SLICE_528
ROUTE         3     0.703   R11C19A.OFX1 to     R11C20A.C0 coreInst/jumpGroupDecoderInst/N_12
CTOF_DEL    ---     0.452     R11C20A.C0 to     R11C20A.F0 coreInst/SLICE_1060
ROUTE         1     0.544     R11C20A.F0 to     R11C20D.D1 coreInst/CC_1_RNIDF1A
CTOF_DEL    ---     0.452     R11C20D.D1 to     R11C20D.F1 coreInst/instructionPhaseDecoderInst/SLICE_1000
ROUTE        19     3.403     R11C20D.F1 to     R16C17C.C1 coreInst/ALUB_SRCX[0]
CTOF_DEL    ---     0.452     R16C17C.C1 to     R16C17C.F1 coreInst/fullALUInst/muxB/SLICE_970
ROUTE         2     0.862     R16C17C.F1 to     R16C17C.A0 coreInst/fullALUInst/N_12
CTOF_DEL    ---     0.452     R16C17C.A0 to     R16C17C.F0 coreInst/fullALUInst/muxB/SLICE_970
ROUTE         5     1.722     R16C17C.F0 to     R16C12C.B0 coreInst/N_44
C0TOFCO_DE  ---     0.905     R16C12C.B0 to    R16C12C.FCO coreInst/fullALUInst/aluInst/SLICE_75
ROUTE         1     0.000    R16C12C.FCO to    R16C12D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_12
FCITOFCO_D  ---     0.146    R16C12D.FCI to    R16C12D.FCO coreInst/fullALUInst/aluInst/SLICE_74
ROUTE         1     0.000    R16C12D.FCO to    R16C13A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_14
FCITOF0_DE  ---     0.517    R16C13A.FCI to     R16C13A.F0 coreInst/fullALUInst/aluInst/SLICE_73
ROUTE         1     1.292     R16C13A.F0 to     R16C10A.D1 coreInst/fullALUInst/aluInst/un47_RESULT[15]
CTOF_DEL    ---     0.452     R16C10A.D1 to     R16C10A.F1 coreInst/fullALUInst/aluInst/SLICE_1206
ROUTE         1     0.610     R16C10A.F1 to     R16C10A.B0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_6
CTOF_DEL    ---     0.452     R16C10A.B0 to     R16C10A.F0 coreInst/fullALUInst/aluInst/SLICE_1206
ROUTE         1     0.544     R16C10A.F0 to     R16C10D.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_9
CTOF_DEL    ---     0.452     R16C10D.D1 to     R16C10D.F1 coreInst/fullALUInst/aluInst/SLICE_1122
ROUTE        16     2.184     R16C10D.F1 to      R11C8A.B0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452      R11C8A.B0 to      R11C8A.F0 coreInst/fullALUInst/aluInst/SLICE_1152
ROUTE         1     1.734      R11C8A.F0 to     R10C15A.B0 coreInst/fullALUInst/aluInst/un53_RESULT[14]
CTOF_DEL    ---     0.452     R10C15A.B0 to     R10C15A.F0 coreInst/fullALUInst/aluInst/SLICE_1120
ROUTE         1     1.180     R10C15A.F0 to      R9C13B.B0 coreInst/fullALUInst/aluInst/N_201
CTOOFX_DEL  ---     0.661      R9C13B.B0 to    R9C13B.OFX0 coreInst/fullALUInst/aluInst/RESULT_12_0_d[14]/SLICE_546
ROUTE         1     0.000    R9C13B.OFX0 to     R9C13A.FXA coreInst/fullALUInst/aluInst/RESULT_12_0_d[14]
FXTOOFX_DE  ---     0.223     R9C13A.FXA to    R9C13A.OFX1 coreInst/fullALUInst/aluInst/RESULT_13[14]/SLICE_547
ROUTE         1     1.734    R9C13A.OFX1 to     R10C17B.B0 coreInst/fullALUInst/aluInst/RESULT_d[14]
CTOF_DEL    ---     0.452     R10C17B.B0 to     R10C17B.F0 coreInst/fullALUInst/aluInst/SLICE_1113
ROUTE         2     1.304     R10C17B.F0 to     R16C17D.D0 coreInst/RESULT_d_0[14]
CTOF_DEL    ---     0.452     R16C17D.D0 to     R16C17D.F0 coreInst/busControllerInst/SLICE_965
ROUTE         4     0.919     R16C17D.F0 to     R17C17A.B1 ADDR_BUF_3_d_RNIPE9I[14]
CTOF_DEL    ---     0.452     R17C17A.B1 to     R17C17A.F1 SLICE_1035
ROUTE        10     2.601     R17C17A.F1 to     R17C22B.A0 ADDR_BUF[14]
CTOF_DEL    ---     0.452     R17C22B.A0 to     R17C22B.F0 mcuResourcesInst/memoryMapperInst/SLICE_1245
ROUTE         1     0.610     R17C22B.F0 to     R17C22A.B1 mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_m4_i_a2_1
CTOF_DEL    ---     0.452     R17C22A.B1 to     R17C22A.F1 mcuResourcesInst/memoryMapperInst/SLICE_1038
ROUTE        21     2.755     R17C22A.F1 to     R18C24D.B1 mcuResourcesInst.memoryMapperInst.GPIO_MAP
CTOF_DEL    ---     0.452     R18C24D.B1 to     R18C24D.F1 mcuResourcesInst/SLICE_1044
ROUTE         1     0.610     R18C24D.F1 to     R18C25A.B1 mcuResourcesInst/memoryMapperInst/CPU_DIN_0_N_2L1_N_6L11
CTOF_DEL    ---     0.452     R18C25A.B1 to     R18C25A.F1 mcuResourcesInst/memoryMapperInst/SLICE_1022
ROUTE         1     1.508     R18C25A.F1 to     R15C22D.C1 mcuResourcesInst/memoryMapperInst/CPU_DIN_0_N_2L1
CTOF_DEL    ---     0.452     R15C22D.C1 to     R15C22D.F1 SLICE_312
ROUTE         6     3.905     R15C22D.F1 to     R16C21D.A0 CPU_DIN[9]
CTOF_DEL    ---     0.452     R16C21D.A0 to     R16C21D.F0 coreInst/registerFileInst/SLICE_1294
ROUTE         1     0.851     R16C21D.F0 to     R15C21C.A1 coreInst/registerFileInst/DIN_BYTE[1]
CTOOFX_DEL  ---     0.661     R15C21C.A1 to   R15C21C.OFX0 coreInst/registerFileInst/DINA_3[1]/SLICE_513
ROUTE         1     1.026   R15C21C.OFX0 to *R_R13C21.DIA1 coreInst/registerFileInst/DINA[1] (to PIN_CLK_X1_c)
                  --------
                   48.626   (26.7% logic, 73.3% route), 28 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/interruptStateMachineInst/SLICE_343:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       205     2.351       C8.PADDI to    R14C21B.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/registerFileInst/regs/registers_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       205     2.504       C8.PADDI to *R_R13C21.CLKA PIN_CLK_X1_c
                  --------
                    2.504   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.923ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/interruptStateMachineInst/STATE_fast[7]  (from PIN_CLK_X1_c +)
   Destination:    DP8KC      Port           coreInst/registerFileInst/regs/registers_0_0_1(ASIC)  (to PIN_CLK_X1_c +)

   Delay:              48.608ns  (26.7% logic, 73.3% route), 28 logic levels.

 Constraint Details:

     48.608ns physical path delay coreInst/interruptStateMachineInst/SLICE_344 to coreInst/registerFileInst/regs/registers_0_0_1 meets
     83.333ns delay constraint less
     -0.153ns skew and
     -0.045ns DATA_SET requirement (totaling 83.531ns) by 34.923ns

 Physical Path Details:

      Data path coreInst/interruptStateMachineInst/SLICE_344 to coreInst/registerFileInst/regs/registers_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C23D.CLK to     R12C23D.Q1 coreInst/interruptStateMachineInst/SLICE_344 (from PIN_CLK_X1_c)
ROUTE         3     1.516     R12C23D.Q1 to     R14C27C.D1 coreInst/STATE_fast[7]
CTOF_DEL    ---     0.452     R14C27C.D1 to     R14C27C.F1 SLICE_951
ROUTE         4     1.497     R14C27C.F1 to     R11C19B.D1 coreInst/N_308
CTOOFX_DEL  ---     0.661     R11C19B.D1 to   R11C19B.OFX0 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNIRDK32[1]/SLICE_527
ROUTE         1     0.000   R11C19B.OFX0 to    R11C19A.FXA coreInst/CC_SIGN
FXTOOFX_DE  ---     0.223    R11C19A.FXA to   R11C19A.OFX1 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNIN9K32[0]/SLICE_528
ROUTE         3     0.703   R11C19A.OFX1 to     R11C20A.C0 coreInst/jumpGroupDecoderInst/N_12
CTOF_DEL    ---     0.452     R11C20A.C0 to     R11C20A.F0 coreInst/SLICE_1060
ROUTE         1     0.544     R11C20A.F0 to     R11C20D.D1 coreInst/CC_1_RNIDF1A
CTOF_DEL    ---     0.452     R11C20D.D1 to     R11C20D.F1 coreInst/instructionPhaseDecoderInst/SLICE_1000
ROUTE        19     3.403     R11C20D.F1 to     R16C17C.C1 coreInst/ALUB_SRCX[0]
CTOF_DEL    ---     0.452     R16C17C.C1 to     R16C17C.F1 coreInst/fullALUInst/muxB/SLICE_970
ROUTE         2     0.862     R16C17C.F1 to     R16C17C.A0 coreInst/fullALUInst/N_12
CTOF_DEL    ---     0.452     R16C17C.A0 to     R16C17C.F0 coreInst/fullALUInst/muxB/SLICE_970
ROUTE         5     1.722     R16C17C.F0 to     R16C12C.B0 coreInst/N_44
C0TOFCO_DE  ---     0.905     R16C12C.B0 to    R16C12C.FCO coreInst/fullALUInst/aluInst/SLICE_75
ROUTE         1     0.000    R16C12C.FCO to    R16C12D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_12
FCITOFCO_D  ---     0.146    R16C12D.FCI to    R16C12D.FCO coreInst/fullALUInst/aluInst/SLICE_74
ROUTE         1     0.000    R16C12D.FCO to    R16C13A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_14
FCITOF0_DE  ---     0.517    R16C13A.FCI to     R16C13A.F0 coreInst/fullALUInst/aluInst/SLICE_73
ROUTE         1     1.292     R16C13A.F0 to     R16C10A.D1 coreInst/fullALUInst/aluInst/un47_RESULT[15]
CTOF_DEL    ---     0.452     R16C10A.D1 to     R16C10A.F1 coreInst/fullALUInst/aluInst/SLICE_1206
ROUTE         1     0.610     R16C10A.F1 to     R16C10A.B0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_6
CTOF_DEL    ---     0.452     R16C10A.B0 to     R16C10A.F0 coreInst/fullALUInst/aluInst/SLICE_1206
ROUTE         1     0.544     R16C10A.F0 to     R16C10D.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_9
CTOF_DEL    ---     0.452     R16C10D.D1 to     R16C10D.F1 coreInst/fullALUInst/aluInst/SLICE_1122
ROUTE        16     2.184     R16C10D.F1 to      R11C8A.B0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452      R11C8A.B0 to      R11C8A.F0 coreInst/fullALUInst/aluInst/SLICE_1152
ROUTE         1     1.734      R11C8A.F0 to     R10C15A.B0 coreInst/fullALUInst/aluInst/un53_RESULT[14]
CTOF_DEL    ---     0.452     R10C15A.B0 to     R10C15A.F0 coreInst/fullALUInst/aluInst/SLICE_1120
ROUTE         1     1.180     R10C15A.F0 to      R9C13B.B0 coreInst/fullALUInst/aluInst/N_201
CTOOFX_DEL  ---     0.661      R9C13B.B0 to    R9C13B.OFX0 coreInst/fullALUInst/aluInst/RESULT_12_0_d[14]/SLICE_546
ROUTE         1     0.000    R9C13B.OFX0 to     R9C13A.FXA coreInst/fullALUInst/aluInst/RESULT_12_0_d[14]
FXTOOFX_DE  ---     0.223     R9C13A.FXA to    R9C13A.OFX1 coreInst/fullALUInst/aluInst/RESULT_13[14]/SLICE_547
ROUTE         1     1.734    R9C13A.OFX1 to     R10C17B.B0 coreInst/fullALUInst/aluInst/RESULT_d[14]
CTOF_DEL    ---     0.452     R10C17B.B0 to     R10C17B.F0 coreInst/fullALUInst/aluInst/SLICE_1113
ROUTE         2     1.304     R10C17B.F0 to     R16C17D.D0 coreInst/RESULT_d_0[14]
CTOF_DEL    ---     0.452     R16C17D.D0 to     R16C17D.F0 coreInst/busControllerInst/SLICE_965
ROUTE         4     0.919     R16C17D.F0 to     R17C17A.B1 ADDR_BUF_3_d_RNIPE9I[14]
CTOF_DEL    ---     0.452     R17C17A.B1 to     R17C17A.F1 SLICE_1035
ROUTE        10     2.601     R17C17A.F1 to     R17C22B.A0 ADDR_BUF[14]
CTOF_DEL    ---     0.452     R17C22B.A0 to     R17C22B.F0 mcuResourcesInst/memoryMapperInst/SLICE_1245
ROUTE         1     0.610     R17C22B.F0 to     R17C22A.B1 mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_m4_i_a2_1
CTOF_DEL    ---     0.452     R17C22A.B1 to     R17C22A.F1 mcuResourcesInst/memoryMapperInst/SLICE_1038
ROUTE        21     2.755     R17C22A.F1 to     R18C24D.B1 mcuResourcesInst.memoryMapperInst.GPIO_MAP
CTOF_DEL    ---     0.452     R18C24D.B1 to     R18C24D.F1 mcuResourcesInst/SLICE_1044
ROUTE         1     0.610     R18C24D.F1 to     R18C25A.B1 mcuResourcesInst/memoryMapperInst/CPU_DIN_0_N_2L1_N_6L11
CTOF_DEL    ---     0.452     R18C25A.B1 to     R18C25A.F1 mcuResourcesInst/memoryMapperInst/SLICE_1022
ROUTE         1     1.508     R18C25A.F1 to     R15C22D.C1 mcuResourcesInst/memoryMapperInst/CPU_DIN_0_N_2L1
CTOF_DEL    ---     0.452     R15C22D.C1 to     R15C22D.F1 SLICE_312
ROUTE         6     3.905     R15C22D.F1 to     R16C21D.A0 CPU_DIN[9]
CTOF_DEL    ---     0.452     R16C21D.A0 to     R16C21D.F0 coreInst/registerFileInst/SLICE_1294
ROUTE         1     0.851     R16C21D.F0 to     R15C21C.A1 coreInst/registerFileInst/DIN_BYTE[1]
CTOOFX_DEL  ---     0.661     R15C21C.A1 to   R15C21C.OFX0 coreInst/registerFileInst/DINA_3[1]/SLICE_513
ROUTE         1     1.026   R15C21C.OFX0 to *R_R13C21.DIA1 coreInst/registerFileInst/DINA[1] (to PIN_CLK_X1_c)
                  --------
                   48.608   (26.7% logic, 73.3% route), 28 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/interruptStateMachineInst/SLICE_344:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       205     2.351       C8.PADDI to    R12C23D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/registerFileInst/regs/registers_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       205     2.504       C8.PADDI to *R_R13C21.CLKA PIN_CLK_X1_c
                  --------
                    2.504   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.923ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/interruptStateMachineInst/STATE_fast[7]  (from PIN_CLK_X1_c +)
   Destination:    DP8KC      Port           coreInst/registerFileInst/regs/registers_0_0_1(ASIC)  (to PIN_CLK_X1_c +)

   Delay:              48.608ns  (26.7% logic, 73.3% route), 28 logic levels.

 Constraint Details:

     48.608ns physical path delay coreInst/interruptStateMachineInst/SLICE_344 to coreInst/registerFileInst/regs/registers_0_0_1 meets
     83.333ns delay constraint less
     -0.153ns skew and
     -0.045ns DATA_SET requirement (totaling 83.531ns) by 34.923ns

 Physical Path Details:

      Data path coreInst/interruptStateMachineInst/SLICE_344 to coreInst/registerFileInst/regs/registers_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C23D.CLK to     R12C23D.Q1 coreInst/interruptStateMachineInst/SLICE_344 (from PIN_CLK_X1_c)
ROUTE         3     1.516     R12C23D.Q1 to     R14C27C.D1 coreInst/STATE_fast[7]
CTOF_DEL    ---     0.452     R14C27C.D1 to     R14C27C.F1 SLICE_951
ROUTE         4     1.497     R14C27C.F1 to     R11C19A.D1 coreInst/N_308
CTOOFX_DEL  ---     0.661     R11C19A.D1 to   R11C19A.OFX0 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNIN9K32[0]/SLICE_528
ROUTE         1     0.000   R11C19A.OFX0 to    R11C19A.FXB coreInst/CC_PARITY
FXTOOFX_DE  ---     0.223    R11C19A.FXB to   R11C19A.OFX1 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNIN9K32[0]/SLICE_528
ROUTE         3     0.703   R11C19A.OFX1 to     R11C20A.C0 coreInst/jumpGroupDecoderInst/N_12
CTOF_DEL    ---     0.452     R11C20A.C0 to     R11C20A.F0 coreInst/SLICE_1060
ROUTE         1     0.544     R11C20A.F0 to     R11C20D.D1 coreInst/CC_1_RNIDF1A
CTOF_DEL    ---     0.452     R11C20D.D1 to     R11C20D.F1 coreInst/instructionPhaseDecoderInst/SLICE_1000
ROUTE        19     3.403     R11C20D.F1 to     R16C17C.C1 coreInst/ALUB_SRCX[0]
CTOF_DEL    ---     0.452     R16C17C.C1 to     R16C17C.F1 coreInst/fullALUInst/muxB/SLICE_970
ROUTE         2     0.862     R16C17C.F1 to     R16C17C.A0 coreInst/fullALUInst/N_12
CTOF_DEL    ---     0.452     R16C17C.A0 to     R16C17C.F0 coreInst/fullALUInst/muxB/SLICE_970
ROUTE         5     1.722     R16C17C.F0 to     R16C12C.B0 coreInst/N_44
C0TOFCO_DE  ---     0.905     R16C12C.B0 to    R16C12C.FCO coreInst/fullALUInst/aluInst/SLICE_75
ROUTE         1     0.000    R16C12C.FCO to    R16C12D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_12
FCITOFCO_D  ---     0.146    R16C12D.FCI to    R16C12D.FCO coreInst/fullALUInst/aluInst/SLICE_74
ROUTE         1     0.000    R16C12D.FCO to    R16C13A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_14
FCITOF0_DE  ---     0.517    R16C13A.FCI to     R16C13A.F0 coreInst/fullALUInst/aluInst/SLICE_73
ROUTE         1     1.292     R16C13A.F0 to     R16C10A.D1 coreInst/fullALUInst/aluInst/un47_RESULT[15]
CTOF_DEL    ---     0.452     R16C10A.D1 to     R16C10A.F1 coreInst/fullALUInst/aluInst/SLICE_1206
ROUTE         1     0.610     R16C10A.F1 to     R16C10A.B0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_6
CTOF_DEL    ---     0.452     R16C10A.B0 to     R16C10A.F0 coreInst/fullALUInst/aluInst/SLICE_1206
ROUTE         1     0.544     R16C10A.F0 to     R16C10D.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_9
CTOF_DEL    ---     0.452     R16C10D.D1 to     R16C10D.F1 coreInst/fullALUInst/aluInst/SLICE_1122
ROUTE        16     2.184     R16C10D.F1 to      R11C8A.B0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452      R11C8A.B0 to      R11C8A.F0 coreInst/fullALUInst/aluInst/SLICE_1152
ROUTE         1     1.734      R11C8A.F0 to     R10C15A.B0 coreInst/fullALUInst/aluInst/un53_RESULT[14]
CTOF_DEL    ---     0.452     R10C15A.B0 to     R10C15A.F0 coreInst/fullALUInst/aluInst/SLICE_1120
ROUTE         1     1.180     R10C15A.F0 to      R9C13B.B0 coreInst/fullALUInst/aluInst/N_201
CTOOFX_DEL  ---     0.661      R9C13B.B0 to    R9C13B.OFX0 coreInst/fullALUInst/aluInst/RESULT_12_0_d[14]/SLICE_546
ROUTE         1     0.000    R9C13B.OFX0 to     R9C13A.FXA coreInst/fullALUInst/aluInst/RESULT_12_0_d[14]
FXTOOFX_DE  ---     0.223     R9C13A.FXA to    R9C13A.OFX1 coreInst/fullALUInst/aluInst/RESULT_13[14]/SLICE_547
ROUTE         1     1.734    R9C13A.OFX1 to     R10C17B.B0 coreInst/fullALUInst/aluInst/RESULT_d[14]
CTOF_DEL    ---     0.452     R10C17B.B0 to     R10C17B.F0 coreInst/fullALUInst/aluInst/SLICE_1113
ROUTE         2     1.304     R10C17B.F0 to     R16C17D.D0 coreInst/RESULT_d_0[14]
CTOF_DEL    ---     0.452     R16C17D.D0 to     R16C17D.F0 coreInst/busControllerInst/SLICE_965
ROUTE         4     0.919     R16C17D.F0 to     R17C17A.B1 ADDR_BUF_3_d_RNIPE9I[14]
CTOF_DEL    ---     0.452     R17C17A.B1 to     R17C17A.F1 SLICE_1035
ROUTE        10     2.601     R17C17A.F1 to     R17C22B.A0 ADDR_BUF[14]
CTOF_DEL    ---     0.452     R17C22B.A0 to     R17C22B.F0 mcuResourcesInst/memoryMapperInst/SLICE_1245
ROUTE         1     0.610     R17C22B.F0 to     R17C22A.B1 mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_m4_i_a2_1
CTOF_DEL    ---     0.452     R17C22A.B1 to     R17C22A.F1 mcuResourcesInst/memoryMapperInst/SLICE_1038
ROUTE        21     2.755     R17C22A.F1 to     R18C24D.B1 mcuResourcesInst.memoryMapperInst.GPIO_MAP
CTOF_DEL    ---     0.452     R18C24D.B1 to     R18C24D.F1 mcuResourcesInst/SLICE_1044
ROUTE         1     0.610     R18C24D.F1 to     R18C25A.B1 mcuResourcesInst/memoryMapperInst/CPU_DIN_0_N_2L1_N_6L11
CTOF_DEL    ---     0.452     R18C25A.B1 to     R18C25A.F1 mcuResourcesInst/memoryMapperInst/SLICE_1022
ROUTE         1     1.508     R18C25A.F1 to     R15C22D.C1 mcuResourcesInst/memoryMapperInst/CPU_DIN_0_N_2L1
CTOF_DEL    ---     0.452     R15C22D.C1 to     R15C22D.F1 SLICE_312
ROUTE         6     3.905     R15C22D.F1 to     R16C21D.A0 CPU_DIN[9]
CTOF_DEL    ---     0.452     R16C21D.A0 to     R16C21D.F0 coreInst/registerFileInst/SLICE_1294
ROUTE         1     0.851     R16C21D.F0 to     R15C21C.A1 coreInst/registerFileInst/DIN_BYTE[1]
CTOOFX_DEL  ---     0.661     R15C21C.A1 to   R15C21C.OFX0 coreInst/registerFileInst/DINA_3[1]/SLICE_513
ROUTE         1     1.026   R15C21C.OFX0 to *R_R13C21.DIA1 coreInst/registerFileInst/DINA[1] (to PIN_CLK_X1_c)
                  --------
                   48.608   (26.7% logic, 73.3% route), 28 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/interruptStateMachineInst/SLICE_344:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       205     2.351       C8.PADDI to    R12C23D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/registerFileInst/regs/registers_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       205     2.504       C8.PADDI to *R_R13C21.CLKA PIN_CLK_X1_c
                  --------
                    2.504   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.923ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/interruptStateMachineInst/STATE_fast[7]  (from PIN_CLK_X1_c +)
   Destination:    DP8KC      Port           coreInst/registerFileInst/regs/registers_0_0_1(ASIC)  (to PIN_CLK_X1_c +)

   Delay:              48.608ns  (26.7% logic, 73.3% route), 28 logic levels.

 Constraint Details:

     48.608ns physical path delay coreInst/interruptStateMachineInst/SLICE_344 to coreInst/registerFileInst/regs/registers_0_0_1 meets
     83.333ns delay constraint less
     -0.153ns skew and
     -0.045ns DATA_SET requirement (totaling 83.531ns) by 34.923ns

 Physical Path Details:

      Data path coreInst/interruptStateMachineInst/SLICE_344 to coreInst/registerFileInst/regs/registers_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C23D.CLK to     R12C23D.Q1 coreInst/interruptStateMachineInst/SLICE_344 (from PIN_CLK_X1_c)
ROUTE         3     1.516     R12C23D.Q1 to     R14C27C.D1 coreInst/STATE_fast[7]
CTOF_DEL    ---     0.452     R14C27C.D1 to     R14C27C.F1 SLICE_951
ROUTE         4     1.497     R14C27C.F1 to     R11C19B.D0 coreInst/N_308
CTOOFX_DEL  ---     0.661     R11C19B.D0 to   R11C19B.OFX0 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNIRDK32[1]/SLICE_527
ROUTE         1     0.000   R11C19B.OFX0 to    R11C19A.FXA coreInst/CC_SIGN
FXTOOFX_DE  ---     0.223    R11C19A.FXA to   R11C19A.OFX1 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNIN9K32[0]/SLICE_528
ROUTE         3     0.703   R11C19A.OFX1 to     R11C20A.C0 coreInst/jumpGroupDecoderInst/N_12
CTOF_DEL    ---     0.452     R11C20A.C0 to     R11C20A.F0 coreInst/SLICE_1060
ROUTE         1     0.544     R11C20A.F0 to     R11C20D.D1 coreInst/CC_1_RNIDF1A
CTOF_DEL    ---     0.452     R11C20D.D1 to     R11C20D.F1 coreInst/instructionPhaseDecoderInst/SLICE_1000
ROUTE        19     3.403     R11C20D.F1 to     R16C17C.C1 coreInst/ALUB_SRCX[0]
CTOF_DEL    ---     0.452     R16C17C.C1 to     R16C17C.F1 coreInst/fullALUInst/muxB/SLICE_970
ROUTE         2     0.862     R16C17C.F1 to     R16C17C.A0 coreInst/fullALUInst/N_12
CTOF_DEL    ---     0.452     R16C17C.A0 to     R16C17C.F0 coreInst/fullALUInst/muxB/SLICE_970
ROUTE         5     1.722     R16C17C.F0 to     R16C12C.B0 coreInst/N_44
C0TOFCO_DE  ---     0.905     R16C12C.B0 to    R16C12C.FCO coreInst/fullALUInst/aluInst/SLICE_75
ROUTE         1     0.000    R16C12C.FCO to    R16C12D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_12
FCITOFCO_D  ---     0.146    R16C12D.FCI to    R16C12D.FCO coreInst/fullALUInst/aluInst/SLICE_74
ROUTE         1     0.000    R16C12D.FCO to    R16C13A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_14
FCITOF0_DE  ---     0.517    R16C13A.FCI to     R16C13A.F0 coreInst/fullALUInst/aluInst/SLICE_73
ROUTE         1     1.292     R16C13A.F0 to     R16C10A.D1 coreInst/fullALUInst/aluInst/un47_RESULT[15]
CTOF_DEL    ---     0.452     R16C10A.D1 to     R16C10A.F1 coreInst/fullALUInst/aluInst/SLICE_1206
ROUTE         1     0.610     R16C10A.F1 to     R16C10A.B0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_6
CTOF_DEL    ---     0.452     R16C10A.B0 to     R16C10A.F0 coreInst/fullALUInst/aluInst/SLICE_1206
ROUTE         1     0.544     R16C10A.F0 to     R16C10D.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_9
CTOF_DEL    ---     0.452     R16C10D.D1 to     R16C10D.F1 coreInst/fullALUInst/aluInst/SLICE_1122
ROUTE        16     2.184     R16C10D.F1 to      R11C8A.B0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452      R11C8A.B0 to      R11C8A.F0 coreInst/fullALUInst/aluInst/SLICE_1152
ROUTE         1     1.734      R11C8A.F0 to     R10C15A.B0 coreInst/fullALUInst/aluInst/un53_RESULT[14]
CTOF_DEL    ---     0.452     R10C15A.B0 to     R10C15A.F0 coreInst/fullALUInst/aluInst/SLICE_1120
ROUTE         1     1.180     R10C15A.F0 to      R9C13B.B0 coreInst/fullALUInst/aluInst/N_201
CTOOFX_DEL  ---     0.661      R9C13B.B0 to    R9C13B.OFX0 coreInst/fullALUInst/aluInst/RESULT_12_0_d[14]/SLICE_546
ROUTE         1     0.000    R9C13B.OFX0 to     R9C13A.FXA coreInst/fullALUInst/aluInst/RESULT_12_0_d[14]
FXTOOFX_DE  ---     0.223     R9C13A.FXA to    R9C13A.OFX1 coreInst/fullALUInst/aluInst/RESULT_13[14]/SLICE_547
ROUTE         1     1.734    R9C13A.OFX1 to     R10C17B.B0 coreInst/fullALUInst/aluInst/RESULT_d[14]
CTOF_DEL    ---     0.452     R10C17B.B0 to     R10C17B.F0 coreInst/fullALUInst/aluInst/SLICE_1113
ROUTE         2     1.304     R10C17B.F0 to     R16C17D.D0 coreInst/RESULT_d_0[14]
CTOF_DEL    ---     0.452     R16C17D.D0 to     R16C17D.F0 coreInst/busControllerInst/SLICE_965
ROUTE         4     0.919     R16C17D.F0 to     R17C17A.B1 ADDR_BUF_3_d_RNIPE9I[14]
CTOF_DEL    ---     0.452     R17C17A.B1 to     R17C17A.F1 SLICE_1035
ROUTE        10     2.601     R17C17A.F1 to     R17C22B.A0 ADDR_BUF[14]
CTOF_DEL    ---     0.452     R17C22B.A0 to     R17C22B.F0 mcuResourcesInst/memoryMapperInst/SLICE_1245
ROUTE         1     0.610     R17C22B.F0 to     R17C22A.B1 mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_m4_i_a2_1
CTOF_DEL    ---     0.452     R17C22A.B1 to     R17C22A.F1 mcuResourcesInst/memoryMapperInst/SLICE_1038
ROUTE        21     2.755     R17C22A.F1 to     R18C24D.B1 mcuResourcesInst.memoryMapperInst.GPIO_MAP
CTOF_DEL    ---     0.452     R18C24D.B1 to     R18C24D.F1 mcuResourcesInst/SLICE_1044
ROUTE         1     0.610     R18C24D.F1 to     R18C25A.B1 mcuResourcesInst/memoryMapperInst/CPU_DIN_0_N_2L1_N_6L11
CTOF_DEL    ---     0.452     R18C25A.B1 to     R18C25A.F1 mcuResourcesInst/memoryMapperInst/SLICE_1022
ROUTE         1     1.508     R18C25A.F1 to     R15C22D.C1 mcuResourcesInst/memoryMapperInst/CPU_DIN_0_N_2L1
CTOF_DEL    ---     0.452     R15C22D.C1 to     R15C22D.F1 SLICE_312
ROUTE         6     3.905     R15C22D.F1 to     R16C21D.A0 CPU_DIN[9]
CTOF_DEL    ---     0.452     R16C21D.A0 to     R16C21D.F0 coreInst/registerFileInst/SLICE_1294
ROUTE         1     0.851     R16C21D.F0 to     R15C21C.A1 coreInst/registerFileInst/DIN_BYTE[1]
CTOOFX_DEL  ---     0.661     R15C21C.A1 to   R15C21C.OFX0 coreInst/registerFileInst/DINA_3[1]/SLICE_513
ROUTE         1     1.026   R15C21C.OFX0 to *R_R13C21.DIA1 coreInst/registerFileInst/DINA[1] (to PIN_CLK_X1_c)
                  --------
                   48.608   (26.7% logic, 73.3% route), 28 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/interruptStateMachineInst/SLICE_344:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       205     2.351       C8.PADDI to    R12C23D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/registerFileInst/regs/registers_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       205     2.504       C8.PADDI to *R_R13C21.CLKA PIN_CLK_X1_c
                  --------
                    2.504   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.923ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/interruptStateMachineInst/STATE_fast[7]  (from PIN_CLK_X1_c +)
   Destination:    DP8KC      Port           coreInst/registerFileInst/regs/registers_0_0_1(ASIC)  (to PIN_CLK_X1_c +)

   Delay:              48.608ns  (26.7% logic, 73.3% route), 28 logic levels.

 Constraint Details:

     48.608ns physical path delay coreInst/interruptStateMachineInst/SLICE_344 to coreInst/registerFileInst/regs/registers_0_0_1 meets
     83.333ns delay constraint less
     -0.153ns skew and
     -0.045ns DATA_SET requirement (totaling 83.531ns) by 34.923ns

 Physical Path Details:

      Data path coreInst/interruptStateMachineInst/SLICE_344 to coreInst/registerFileInst/regs/registers_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C23D.CLK to     R12C23D.Q1 coreInst/interruptStateMachineInst/SLICE_344 (from PIN_CLK_X1_c)
ROUTE         3     1.516     R12C23D.Q1 to     R14C27C.D1 coreInst/STATE_fast[7]
CTOF_DEL    ---     0.452     R14C27C.D1 to     R14C27C.F1 SLICE_951
ROUTE         4     1.497     R14C27C.F1 to     R11C19A.D0 coreInst/N_308
CTOOFX_DEL  ---     0.661     R11C19A.D0 to   R11C19A.OFX0 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNIN9K32[0]/SLICE_528
ROUTE         1     0.000   R11C19A.OFX0 to    R11C19A.FXB coreInst/CC_PARITY
FXTOOFX_DE  ---     0.223    R11C19A.FXB to   R11C19A.OFX1 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNIN9K32[0]/SLICE_528
ROUTE         3     0.703   R11C19A.OFX1 to     R11C20A.C0 coreInst/jumpGroupDecoderInst/N_12
CTOF_DEL    ---     0.452     R11C20A.C0 to     R11C20A.F0 coreInst/SLICE_1060
ROUTE         1     0.544     R11C20A.F0 to     R11C20D.D1 coreInst/CC_1_RNIDF1A
CTOF_DEL    ---     0.452     R11C20D.D1 to     R11C20D.F1 coreInst/instructionPhaseDecoderInst/SLICE_1000
ROUTE        19     3.403     R11C20D.F1 to     R16C17C.C1 coreInst/ALUB_SRCX[0]
CTOF_DEL    ---     0.452     R16C17C.C1 to     R16C17C.F1 coreInst/fullALUInst/muxB/SLICE_970
ROUTE         2     0.862     R16C17C.F1 to     R16C17C.A0 coreInst/fullALUInst/N_12
CTOF_DEL    ---     0.452     R16C17C.A0 to     R16C17C.F0 coreInst/fullALUInst/muxB/SLICE_970
ROUTE         5     1.722     R16C17C.F0 to     R16C12C.B0 coreInst/N_44
C0TOFCO_DE  ---     0.905     R16C12C.B0 to    R16C12C.FCO coreInst/fullALUInst/aluInst/SLICE_75
ROUTE         1     0.000    R16C12C.FCO to    R16C12D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_12
FCITOFCO_D  ---     0.146    R16C12D.FCI to    R16C12D.FCO coreInst/fullALUInst/aluInst/SLICE_74
ROUTE         1     0.000    R16C12D.FCO to    R16C13A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_14
FCITOF0_DE  ---     0.517    R16C13A.FCI to     R16C13A.F0 coreInst/fullALUInst/aluInst/SLICE_73
ROUTE         1     1.292     R16C13A.F0 to     R16C10A.D1 coreInst/fullALUInst/aluInst/un47_RESULT[15]
CTOF_DEL    ---     0.452     R16C10A.D1 to     R16C10A.F1 coreInst/fullALUInst/aluInst/SLICE_1206
ROUTE         1     0.610     R16C10A.F1 to     R16C10A.B0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_6
CTOF_DEL    ---     0.452     R16C10A.B0 to     R16C10A.F0 coreInst/fullALUInst/aluInst/SLICE_1206
ROUTE         1     0.544     R16C10A.F0 to     R16C10D.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_9
CTOF_DEL    ---     0.452     R16C10D.D1 to     R16C10D.F1 coreInst/fullALUInst/aluInst/SLICE_1122
ROUTE        16     2.184     R16C10D.F1 to      R11C8A.B0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452      R11C8A.B0 to      R11C8A.F0 coreInst/fullALUInst/aluInst/SLICE_1152
ROUTE         1     1.734      R11C8A.F0 to     R10C15A.B0 coreInst/fullALUInst/aluInst/un53_RESULT[14]
CTOF_DEL    ---     0.452     R10C15A.B0 to     R10C15A.F0 coreInst/fullALUInst/aluInst/SLICE_1120
ROUTE         1     1.180     R10C15A.F0 to      R9C13B.B0 coreInst/fullALUInst/aluInst/N_201
CTOOFX_DEL  ---     0.661      R9C13B.B0 to    R9C13B.OFX0 coreInst/fullALUInst/aluInst/RESULT_12_0_d[14]/SLICE_546
ROUTE         1     0.000    R9C13B.OFX0 to     R9C13A.FXA coreInst/fullALUInst/aluInst/RESULT_12_0_d[14]
FXTOOFX_DE  ---     0.223     R9C13A.FXA to    R9C13A.OFX1 coreInst/fullALUInst/aluInst/RESULT_13[14]/SLICE_547
ROUTE         1     1.734    R9C13A.OFX1 to     R10C17B.B0 coreInst/fullALUInst/aluInst/RESULT_d[14]
CTOF_DEL    ---     0.452     R10C17B.B0 to     R10C17B.F0 coreInst/fullALUInst/aluInst/SLICE_1113
ROUTE         2     1.304     R10C17B.F0 to     R16C17D.D0 coreInst/RESULT_d_0[14]
CTOF_DEL    ---     0.452     R16C17D.D0 to     R16C17D.F0 coreInst/busControllerInst/SLICE_965
ROUTE         4     0.919     R16C17D.F0 to     R17C17A.B1 ADDR_BUF_3_d_RNIPE9I[14]
CTOF_DEL    ---     0.452     R17C17A.B1 to     R17C17A.F1 SLICE_1035
ROUTE        10     2.601     R17C17A.F1 to     R17C22B.A0 ADDR_BUF[14]
CTOF_DEL    ---     0.452     R17C22B.A0 to     R17C22B.F0 mcuResourcesInst/memoryMapperInst/SLICE_1245
ROUTE         1     0.610     R17C22B.F0 to     R17C22A.B1 mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_m4_i_a2_1
CTOF_DEL    ---     0.452     R17C22A.B1 to     R17C22A.F1 mcuResourcesInst/memoryMapperInst/SLICE_1038
ROUTE        21     2.755     R17C22A.F1 to     R18C24D.B1 mcuResourcesInst.memoryMapperInst.GPIO_MAP
CTOF_DEL    ---     0.452     R18C24D.B1 to     R18C24D.F1 mcuResourcesInst/SLICE_1044
ROUTE         1     0.610     R18C24D.F1 to     R18C25A.B1 mcuResourcesInst/memoryMapperInst/CPU_DIN_0_N_2L1_N_6L11
CTOF_DEL    ---     0.452     R18C25A.B1 to     R18C25A.F1 mcuResourcesInst/memoryMapperInst/SLICE_1022
ROUTE         1     1.508     R18C25A.F1 to     R15C22D.C1 mcuResourcesInst/memoryMapperInst/CPU_DIN_0_N_2L1
CTOF_DEL    ---     0.452     R15C22D.C1 to     R15C22D.F1 SLICE_312
ROUTE         6     3.905     R15C22D.F1 to     R16C21D.A0 CPU_DIN[9]
CTOF_DEL    ---     0.452     R16C21D.A0 to     R16C21D.F0 coreInst/registerFileInst/SLICE_1294
ROUTE         1     0.851     R16C21D.F0 to     R15C21C.A1 coreInst/registerFileInst/DIN_BYTE[1]
CTOOFX_DEL  ---     0.661     R15C21C.A1 to   R15C21C.OFX0 coreInst/registerFileInst/DINA_3[1]/SLICE_513
ROUTE         1     1.026   R15C21C.OFX0 to *R_R13C21.DIA1 coreInst/registerFileInst/DINA[1] (to PIN_CLK_X1_c)
                  --------
                   48.608   (26.7% logic, 73.3% route), 28 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/interruptStateMachineInst/SLICE_344:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       205     2.351       C8.PADDI to    R12C23D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/registerFileInst/regs/registers_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       205     2.504       C8.PADDI to *R_R13C21.CLKA PIN_CLK_X1_c
                  --------
                    2.504   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 35.022ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/interruptStateMachineInst/STATE_fast[0]  (from PIN_CLK_X1_c +)
   Destination:    DP8KC      Port           coreInst/registerFileInst/regs/registers_0_0_1(ASIC)  (to PIN_CLK_X1_c +)

   Delay:              48.509ns  (26.8% logic, 73.2% route), 28 logic levels.

 Constraint Details:

     48.509ns physical path delay coreInst/interruptStateMachineInst/SLICE_343 to coreInst/registerFileInst/regs/registers_0_0_1 meets
     83.333ns delay constraint less
     -0.153ns skew and
     -0.045ns DATA_SET requirement (totaling 83.531ns) by 35.022ns

 Physical Path Details:

      Data path coreInst/interruptStateMachineInst/SLICE_343 to coreInst/registerFileInst/regs/registers_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C21B.CLK to     R14C21B.Q0 coreInst/interruptStateMachineInst/SLICE_343 (from PIN_CLK_X1_c)
ROUTE         3     1.417     R14C21B.Q0 to     R14C27C.C1 coreInst/STATE_fast[0]
CTOF_DEL    ---     0.452     R14C27C.C1 to     R14C27C.F1 SLICE_951
ROUTE         4     1.497     R14C27C.F1 to     R11C19B.D1 coreInst/N_308
CTOOFX_DEL  ---     0.661     R11C19B.D1 to   R11C19B.OFX0 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNIRDK32[1]/SLICE_527
ROUTE         1     0.000   R11C19B.OFX0 to    R11C19A.FXA coreInst/CC_SIGN
FXTOOFX_DE  ---     0.223    R11C19A.FXA to   R11C19A.OFX1 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNIN9K32[0]/SLICE_528
ROUTE         3     0.703   R11C19A.OFX1 to     R11C20A.C0 coreInst/jumpGroupDecoderInst/N_12
CTOF_DEL    ---     0.452     R11C20A.C0 to     R11C20A.F0 coreInst/SLICE_1060
ROUTE         1     0.544     R11C20A.F0 to     R11C20D.D1 coreInst/CC_1_RNIDF1A
CTOF_DEL    ---     0.452     R11C20D.D1 to     R11C20D.F1 coreInst/instructionPhaseDecoderInst/SLICE_1000
ROUTE        19     3.403     R11C20D.F1 to     R16C17C.C1 coreInst/ALUB_SRCX[0]
CTOF_DEL    ---     0.452     R16C17C.C1 to     R16C17C.F1 coreInst/fullALUInst/muxB/SLICE_970
ROUTE         2     0.862     R16C17C.F1 to     R16C17C.A0 coreInst/fullALUInst/N_12
CTOF_DEL    ---     0.452     R16C17C.A0 to     R16C17C.F0 coreInst/fullALUInst/muxB/SLICE_970
ROUTE         5     1.722     R16C17C.F0 to     R16C12C.B0 coreInst/N_44
C0TOFCO_DE  ---     0.905     R16C12C.B0 to    R16C12C.FCO coreInst/fullALUInst/aluInst/SLICE_75
ROUTE         1     0.000    R16C12C.FCO to    R16C12D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_12
FCITOFCO_D  ---     0.146    R16C12D.FCI to    R16C12D.FCO coreInst/fullALUInst/aluInst/SLICE_74
ROUTE         1     0.000    R16C12D.FCO to    R16C13A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_14
FCITOF0_DE  ---     0.517    R16C13A.FCI to     R16C13A.F0 coreInst/fullALUInst/aluInst/SLICE_73
ROUTE         1     1.292     R16C13A.F0 to     R16C10A.D1 coreInst/fullALUInst/aluInst/un47_RESULT[15]
CTOF_DEL    ---     0.452     R16C10A.D1 to     R16C10A.F1 coreInst/fullALUInst/aluInst/SLICE_1206
ROUTE         1     0.610     R16C10A.F1 to     R16C10A.B0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_6
CTOF_DEL    ---     0.452     R16C10A.B0 to     R16C10A.F0 coreInst/fullALUInst/aluInst/SLICE_1206
ROUTE         1     0.544     R16C10A.F0 to     R16C10D.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_9
CTOF_DEL    ---     0.452     R16C10D.D1 to     R16C10D.F1 coreInst/fullALUInst/aluInst/SLICE_1122
ROUTE        16     2.184     R16C10D.F1 to      R11C8A.B0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452      R11C8A.B0 to      R11C8A.F0 coreInst/fullALUInst/aluInst/SLICE_1152
ROUTE         1     1.734      R11C8A.F0 to     R10C15A.B0 coreInst/fullALUInst/aluInst/un53_RESULT[14]
CTOF_DEL    ---     0.452     R10C15A.B0 to     R10C15A.F0 coreInst/fullALUInst/aluInst/SLICE_1120
ROUTE         1     1.180     R10C15A.F0 to      R9C13B.B0 coreInst/fullALUInst/aluInst/N_201
CTOOFX_DEL  ---     0.661      R9C13B.B0 to    R9C13B.OFX0 coreInst/fullALUInst/aluInst/RESULT_12_0_d[14]/SLICE_546
ROUTE         1     0.000    R9C13B.OFX0 to     R9C13A.FXA coreInst/fullALUInst/aluInst/RESULT_12_0_d[14]
FXTOOFX_DE  ---     0.223     R9C13A.FXA to    R9C13A.OFX1 coreInst/fullALUInst/aluInst/RESULT_13[14]/SLICE_547
ROUTE         1     1.734    R9C13A.OFX1 to     R10C17B.B0 coreInst/fullALUInst/aluInst/RESULT_d[14]
CTOF_DEL    ---     0.452     R10C17B.B0 to     R10C17B.F0 coreInst/fullALUInst/aluInst/SLICE_1113
ROUTE         2     1.304     R10C17B.F0 to     R16C17D.D0 coreInst/RESULT_d_0[14]
CTOF_DEL    ---     0.452     R16C17D.D0 to     R16C17D.F0 coreInst/busControllerInst/SLICE_965
ROUTE         4     0.919     R16C17D.F0 to     R17C17A.B1 ADDR_BUF_3_d_RNIPE9I[14]
CTOF_DEL    ---     0.452     R17C17A.B1 to     R17C17A.F1 SLICE_1035
ROUTE        10     2.601     R17C17A.F1 to     R17C22B.A0 ADDR_BUF[14]
CTOF_DEL    ---     0.452     R17C22B.A0 to     R17C22B.F0 mcuResourcesInst/memoryMapperInst/SLICE_1245
ROUTE         1     0.610     R17C22B.F0 to     R17C22A.B1 mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_m4_i_a2_1
CTOF_DEL    ---     0.452     R17C22A.B1 to     R17C22A.F1 mcuResourcesInst/memoryMapperInst/SLICE_1038
ROUTE        21     2.755     R17C22A.F1 to     R18C24D.B1 mcuResourcesInst.memoryMapperInst.GPIO_MAP
CTOF_DEL    ---     0.452     R18C24D.B1 to     R18C24D.F1 mcuResourcesInst/SLICE_1044
ROUTE         1     0.610     R18C24D.F1 to     R18C25A.B1 mcuResourcesInst/memoryMapperInst/CPU_DIN_0_N_2L1_N_6L11
CTOF_DEL    ---     0.452     R18C25A.B1 to     R18C25A.F1 mcuResourcesInst/memoryMapperInst/SLICE_1022
ROUTE         1     1.508     R18C25A.F1 to     R15C22D.C1 mcuResourcesInst/memoryMapperInst/CPU_DIN_0_N_2L1
CTOF_DEL    ---     0.452     R15C22D.C1 to     R15C22D.F1 SLICE_312
ROUTE         6     3.905     R15C22D.F1 to     R16C21D.A0 CPU_DIN[9]
CTOF_DEL    ---     0.452     R16C21D.A0 to     R16C21D.F0 coreInst/registerFileInst/SLICE_1294
ROUTE         1     0.851     R16C21D.F0 to     R15C21C.A1 coreInst/registerFileInst/DIN_BYTE[1]
CTOOFX_DEL  ---     0.661     R15C21C.A1 to   R15C21C.OFX0 coreInst/registerFileInst/DINA_3[1]/SLICE_513
ROUTE         1     1.026   R15C21C.OFX0 to *R_R13C21.DIA1 coreInst/registerFileInst/DINA[1] (to PIN_CLK_X1_c)
                  --------
                   48.509   (26.8% logic, 73.2% route), 28 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/interruptStateMachineInst/SLICE_343:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       205     2.351       C8.PADDI to    R14C21B.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/registerFileInst/regs/registers_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       205     2.504       C8.PADDI to *R_R13C21.CLKA PIN_CLK_X1_c
                  --------
                    2.504   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 35.022ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/interruptStateMachineInst/STATE_fast[0]  (from PIN_CLK_X1_c +)
   Destination:    DP8KC      Port           coreInst/registerFileInst/regs/registers_0_0_1(ASIC)  (to PIN_CLK_X1_c +)

   Delay:              48.509ns  (26.8% logic, 73.2% route), 28 logic levels.

 Constraint Details:

     48.509ns physical path delay coreInst/interruptStateMachineInst/SLICE_343 to coreInst/registerFileInst/regs/registers_0_0_1 meets
     83.333ns delay constraint less
     -0.153ns skew and
     -0.045ns DATA_SET requirement (totaling 83.531ns) by 35.022ns

 Physical Path Details:

      Data path coreInst/interruptStateMachineInst/SLICE_343 to coreInst/registerFileInst/regs/registers_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C21B.CLK to     R14C21B.Q0 coreInst/interruptStateMachineInst/SLICE_343 (from PIN_CLK_X1_c)
ROUTE         3     1.417     R14C21B.Q0 to     R14C27C.C1 coreInst/STATE_fast[0]
CTOF_DEL    ---     0.452     R14C27C.C1 to     R14C27C.F1 SLICE_951
ROUTE         4     1.497     R14C27C.F1 to     R11C19A.D1 coreInst/N_308
CTOOFX_DEL  ---     0.661     R11C19A.D1 to   R11C19A.OFX0 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNIN9K32[0]/SLICE_528
ROUTE         1     0.000   R11C19A.OFX0 to    R11C19A.FXB coreInst/CC_PARITY
FXTOOFX_DE  ---     0.223    R11C19A.FXB to   R11C19A.OFX1 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNIN9K32[0]/SLICE_528
ROUTE         3     0.703   R11C19A.OFX1 to     R11C20A.C0 coreInst/jumpGroupDecoderInst/N_12
CTOF_DEL    ---     0.452     R11C20A.C0 to     R11C20A.F0 coreInst/SLICE_1060
ROUTE         1     0.544     R11C20A.F0 to     R11C20D.D1 coreInst/CC_1_RNIDF1A
CTOF_DEL    ---     0.452     R11C20D.D1 to     R11C20D.F1 coreInst/instructionPhaseDecoderInst/SLICE_1000
ROUTE        19     3.403     R11C20D.F1 to     R16C17C.C1 coreInst/ALUB_SRCX[0]
CTOF_DEL    ---     0.452     R16C17C.C1 to     R16C17C.F1 coreInst/fullALUInst/muxB/SLICE_970
ROUTE         2     0.862     R16C17C.F1 to     R16C17C.A0 coreInst/fullALUInst/N_12
CTOF_DEL    ---     0.452     R16C17C.A0 to     R16C17C.F0 coreInst/fullALUInst/muxB/SLICE_970
ROUTE         5     1.722     R16C17C.F0 to     R16C12C.B0 coreInst/N_44
C0TOFCO_DE  ---     0.905     R16C12C.B0 to    R16C12C.FCO coreInst/fullALUInst/aluInst/SLICE_75
ROUTE         1     0.000    R16C12C.FCO to    R16C12D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_12
FCITOFCO_D  ---     0.146    R16C12D.FCI to    R16C12D.FCO coreInst/fullALUInst/aluInst/SLICE_74
ROUTE         1     0.000    R16C12D.FCO to    R16C13A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_14
FCITOF0_DE  ---     0.517    R16C13A.FCI to     R16C13A.F0 coreInst/fullALUInst/aluInst/SLICE_73
ROUTE         1     1.292     R16C13A.F0 to     R16C10A.D1 coreInst/fullALUInst/aluInst/un47_RESULT[15]
CTOF_DEL    ---     0.452     R16C10A.D1 to     R16C10A.F1 coreInst/fullALUInst/aluInst/SLICE_1206
ROUTE         1     0.610     R16C10A.F1 to     R16C10A.B0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_6
CTOF_DEL    ---     0.452     R16C10A.B0 to     R16C10A.F0 coreInst/fullALUInst/aluInst/SLICE_1206
ROUTE         1     0.544     R16C10A.F0 to     R16C10D.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_9
CTOF_DEL    ---     0.452     R16C10D.D1 to     R16C10D.F1 coreInst/fullALUInst/aluInst/SLICE_1122
ROUTE        16     2.184     R16C10D.F1 to      R11C8A.B0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452      R11C8A.B0 to      R11C8A.F0 coreInst/fullALUInst/aluInst/SLICE_1152
ROUTE         1     1.734      R11C8A.F0 to     R10C15A.B0 coreInst/fullALUInst/aluInst/un53_RESULT[14]
CTOF_DEL    ---     0.452     R10C15A.B0 to     R10C15A.F0 coreInst/fullALUInst/aluInst/SLICE_1120
ROUTE         1     1.180     R10C15A.F0 to      R9C13B.B0 coreInst/fullALUInst/aluInst/N_201
CTOOFX_DEL  ---     0.661      R9C13B.B0 to    R9C13B.OFX0 coreInst/fullALUInst/aluInst/RESULT_12_0_d[14]/SLICE_546
ROUTE         1     0.000    R9C13B.OFX0 to     R9C13A.FXA coreInst/fullALUInst/aluInst/RESULT_12_0_d[14]
FXTOOFX_DE  ---     0.223     R9C13A.FXA to    R9C13A.OFX1 coreInst/fullALUInst/aluInst/RESULT_13[14]/SLICE_547
ROUTE         1     1.734    R9C13A.OFX1 to     R10C17B.B0 coreInst/fullALUInst/aluInst/RESULT_d[14]
CTOF_DEL    ---     0.452     R10C17B.B0 to     R10C17B.F0 coreInst/fullALUInst/aluInst/SLICE_1113
ROUTE         2     1.304     R10C17B.F0 to     R16C17D.D0 coreInst/RESULT_d_0[14]
CTOF_DEL    ---     0.452     R16C17D.D0 to     R16C17D.F0 coreInst/busControllerInst/SLICE_965
ROUTE         4     0.919     R16C17D.F0 to     R17C17A.B1 ADDR_BUF_3_d_RNIPE9I[14]
CTOF_DEL    ---     0.452     R17C17A.B1 to     R17C17A.F1 SLICE_1035
ROUTE        10     2.601     R17C17A.F1 to     R17C22B.A0 ADDR_BUF[14]
CTOF_DEL    ---     0.452     R17C22B.A0 to     R17C22B.F0 mcuResourcesInst/memoryMapperInst/SLICE_1245
ROUTE         1     0.610     R17C22B.F0 to     R17C22A.B1 mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_m4_i_a2_1
CTOF_DEL    ---     0.452     R17C22A.B1 to     R17C22A.F1 mcuResourcesInst/memoryMapperInst/SLICE_1038
ROUTE        21     2.755     R17C22A.F1 to     R18C24D.B1 mcuResourcesInst.memoryMapperInst.GPIO_MAP
CTOF_DEL    ---     0.452     R18C24D.B1 to     R18C24D.F1 mcuResourcesInst/SLICE_1044
ROUTE         1     0.610     R18C24D.F1 to     R18C25A.B1 mcuResourcesInst/memoryMapperInst/CPU_DIN_0_N_2L1_N_6L11
CTOF_DEL    ---     0.452     R18C25A.B1 to     R18C25A.F1 mcuResourcesInst/memoryMapperInst/SLICE_1022
ROUTE         1     1.508     R18C25A.F1 to     R15C22D.C1 mcuResourcesInst/memoryMapperInst/CPU_DIN_0_N_2L1
CTOF_DEL    ---     0.452     R15C22D.C1 to     R15C22D.F1 SLICE_312
ROUTE         6     3.905     R15C22D.F1 to     R16C21D.A0 CPU_DIN[9]
CTOF_DEL    ---     0.452     R16C21D.A0 to     R16C21D.F0 coreInst/registerFileInst/SLICE_1294
ROUTE         1     0.851     R16C21D.F0 to     R15C21C.A1 coreInst/registerFileInst/DIN_BYTE[1]
CTOOFX_DEL  ---     0.661     R15C21C.A1 to   R15C21C.OFX0 coreInst/registerFileInst/DINA_3[1]/SLICE_513
ROUTE         1     1.026   R15C21C.OFX0 to *R_R13C21.DIA1 coreInst/registerFileInst/DINA[1] (to PIN_CLK_X1_c)
                  --------
                   48.509   (26.8% logic, 73.2% route), 28 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/interruptStateMachineInst/SLICE_343:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       205     2.351       C8.PADDI to    R14C21B.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/registerFileInst/regs/registers_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       205     2.504       C8.PADDI to *R_R13C21.CLKA PIN_CLK_X1_c
                  --------
                    2.504   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 35.022ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/interruptStateMachineInst/STATE_fast[0]  (from PIN_CLK_X1_c +)
   Destination:    DP8KC      Port           coreInst/registerFileInst/regs/registers_0_0_1(ASIC)  (to PIN_CLK_X1_c +)

   Delay:              48.509ns  (26.8% logic, 73.2% route), 28 logic levels.

 Constraint Details:

     48.509ns physical path delay coreInst/interruptStateMachineInst/SLICE_343 to coreInst/registerFileInst/regs/registers_0_0_1 meets
     83.333ns delay constraint less
     -0.153ns skew and
     -0.045ns DATA_SET requirement (totaling 83.531ns) by 35.022ns

 Physical Path Details:

      Data path coreInst/interruptStateMachineInst/SLICE_343 to coreInst/registerFileInst/regs/registers_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C21B.CLK to     R14C21B.Q0 coreInst/interruptStateMachineInst/SLICE_343 (from PIN_CLK_X1_c)
ROUTE         3     1.417     R14C21B.Q0 to     R14C27C.C1 coreInst/STATE_fast[0]
CTOF_DEL    ---     0.452     R14C27C.C1 to     R14C27C.F1 SLICE_951
ROUTE         4     1.497     R14C27C.F1 to     R11C19A.D0 coreInst/N_308
CTOOFX_DEL  ---     0.661     R11C19A.D0 to   R11C19A.OFX0 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNIN9K32[0]/SLICE_528
ROUTE         1     0.000   R11C19A.OFX0 to    R11C19A.FXB coreInst/CC_PARITY
FXTOOFX_DE  ---     0.223    R11C19A.FXB to   R11C19A.OFX1 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNIN9K32[0]/SLICE_528
ROUTE         3     0.703   R11C19A.OFX1 to     R11C20A.C0 coreInst/jumpGroupDecoderInst/N_12
CTOF_DEL    ---     0.452     R11C20A.C0 to     R11C20A.F0 coreInst/SLICE_1060
ROUTE         1     0.544     R11C20A.F0 to     R11C20D.D1 coreInst/CC_1_RNIDF1A
CTOF_DEL    ---     0.452     R11C20D.D1 to     R11C20D.F1 coreInst/instructionPhaseDecoderInst/SLICE_1000
ROUTE        19     3.403     R11C20D.F1 to     R16C17C.C1 coreInst/ALUB_SRCX[0]
CTOF_DEL    ---     0.452     R16C17C.C1 to     R16C17C.F1 coreInst/fullALUInst/muxB/SLICE_970
ROUTE         2     0.862     R16C17C.F1 to     R16C17C.A0 coreInst/fullALUInst/N_12
CTOF_DEL    ---     0.452     R16C17C.A0 to     R16C17C.F0 coreInst/fullALUInst/muxB/SLICE_970
ROUTE         5     1.722     R16C17C.F0 to     R16C12C.B0 coreInst/N_44
C0TOFCO_DE  ---     0.905     R16C12C.B0 to    R16C12C.FCO coreInst/fullALUInst/aluInst/SLICE_75
ROUTE         1     0.000    R16C12C.FCO to    R16C12D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_12
FCITOFCO_D  ---     0.146    R16C12D.FCI to    R16C12D.FCO coreInst/fullALUInst/aluInst/SLICE_74
ROUTE         1     0.000    R16C12D.FCO to    R16C13A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_14
FCITOF0_DE  ---     0.517    R16C13A.FCI to     R16C13A.F0 coreInst/fullALUInst/aluInst/SLICE_73
ROUTE         1     1.292     R16C13A.F0 to     R16C10A.D1 coreInst/fullALUInst/aluInst/un47_RESULT[15]
CTOF_DEL    ---     0.452     R16C10A.D1 to     R16C10A.F1 coreInst/fullALUInst/aluInst/SLICE_1206
ROUTE         1     0.610     R16C10A.F1 to     R16C10A.B0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_6
CTOF_DEL    ---     0.452     R16C10A.B0 to     R16C10A.F0 coreInst/fullALUInst/aluInst/SLICE_1206
ROUTE         1     0.544     R16C10A.F0 to     R16C10D.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_9
CTOF_DEL    ---     0.452     R16C10D.D1 to     R16C10D.F1 coreInst/fullALUInst/aluInst/SLICE_1122
ROUTE        16     2.184     R16C10D.F1 to      R11C8A.B0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452      R11C8A.B0 to      R11C8A.F0 coreInst/fullALUInst/aluInst/SLICE_1152
ROUTE         1     1.734      R11C8A.F0 to     R10C15A.B0 coreInst/fullALUInst/aluInst/un53_RESULT[14]
CTOF_DEL    ---     0.452     R10C15A.B0 to     R10C15A.F0 coreInst/fullALUInst/aluInst/SLICE_1120
ROUTE         1     1.180     R10C15A.F0 to      R9C13B.B0 coreInst/fullALUInst/aluInst/N_201
CTOOFX_DEL  ---     0.661      R9C13B.B0 to    R9C13B.OFX0 coreInst/fullALUInst/aluInst/RESULT_12_0_d[14]/SLICE_546
ROUTE         1     0.000    R9C13B.OFX0 to     R9C13A.FXA coreInst/fullALUInst/aluInst/RESULT_12_0_d[14]
FXTOOFX_DE  ---     0.223     R9C13A.FXA to    R9C13A.OFX1 coreInst/fullALUInst/aluInst/RESULT_13[14]/SLICE_547
ROUTE         1     1.734    R9C13A.OFX1 to     R10C17B.B0 coreInst/fullALUInst/aluInst/RESULT_d[14]
CTOF_DEL    ---     0.452     R10C17B.B0 to     R10C17B.F0 coreInst/fullALUInst/aluInst/SLICE_1113
ROUTE         2     1.304     R10C17B.F0 to     R16C17D.D0 coreInst/RESULT_d_0[14]
CTOF_DEL    ---     0.452     R16C17D.D0 to     R16C17D.F0 coreInst/busControllerInst/SLICE_965
ROUTE         4     0.919     R16C17D.F0 to     R17C17A.B1 ADDR_BUF_3_d_RNIPE9I[14]
CTOF_DEL    ---     0.452     R17C17A.B1 to     R17C17A.F1 SLICE_1035
ROUTE        10     2.601     R17C17A.F1 to     R17C22B.A0 ADDR_BUF[14]
CTOF_DEL    ---     0.452     R17C22B.A0 to     R17C22B.F0 mcuResourcesInst/memoryMapperInst/SLICE_1245
ROUTE         1     0.610     R17C22B.F0 to     R17C22A.B1 mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_m4_i_a2_1
CTOF_DEL    ---     0.452     R17C22A.B1 to     R17C22A.F1 mcuResourcesInst/memoryMapperInst/SLICE_1038
ROUTE        21     2.755     R17C22A.F1 to     R18C24D.B1 mcuResourcesInst.memoryMapperInst.GPIO_MAP
CTOF_DEL    ---     0.452     R18C24D.B1 to     R18C24D.F1 mcuResourcesInst/SLICE_1044
ROUTE         1     0.610     R18C24D.F1 to     R18C25A.B1 mcuResourcesInst/memoryMapperInst/CPU_DIN_0_N_2L1_N_6L11
CTOF_DEL    ---     0.452     R18C25A.B1 to     R18C25A.F1 mcuResourcesInst/memoryMapperInst/SLICE_1022
ROUTE         1     1.508     R18C25A.F1 to     R15C22D.C1 mcuResourcesInst/memoryMapperInst/CPU_DIN_0_N_2L1
CTOF_DEL    ---     0.452     R15C22D.C1 to     R15C22D.F1 SLICE_312
ROUTE         6     3.905     R15C22D.F1 to     R16C21D.A0 CPU_DIN[9]
CTOF_DEL    ---     0.452     R16C21D.A0 to     R16C21D.F0 coreInst/registerFileInst/SLICE_1294
ROUTE         1     0.851     R16C21D.F0 to     R15C21C.A1 coreInst/registerFileInst/DIN_BYTE[1]
CTOOFX_DEL  ---     0.661     R15C21C.A1 to   R15C21C.OFX0 coreInst/registerFileInst/DINA_3[1]/SLICE_513
ROUTE         1     1.026   R15C21C.OFX0 to *R_R13C21.DIA1 coreInst/registerFileInst/DINA[1] (to PIN_CLK_X1_c)
                  --------
                   48.509   (26.8% logic, 73.2% route), 28 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/interruptStateMachineInst/SLICE_343:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       205     2.351       C8.PADDI to    R14C21B.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/registerFileInst/regs/registers_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       205     2.504       C8.PADDI to *R_R13C21.CLKA PIN_CLK_X1_c
                  --------
                    2.504   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 35.022ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/interruptStateMachineInst/STATE_fast[0]  (from PIN_CLK_X1_c +)
   Destination:    DP8KC      Port           coreInst/registerFileInst/regs/registers_0_0_1(ASIC)  (to PIN_CLK_X1_c +)

   Delay:              48.509ns  (26.8% logic, 73.2% route), 28 logic levels.

 Constraint Details:

     48.509ns physical path delay coreInst/interruptStateMachineInst/SLICE_343 to coreInst/registerFileInst/regs/registers_0_0_1 meets
     83.333ns delay constraint less
     -0.153ns skew and
     -0.045ns DATA_SET requirement (totaling 83.531ns) by 35.022ns

 Physical Path Details:

      Data path coreInst/interruptStateMachineInst/SLICE_343 to coreInst/registerFileInst/regs/registers_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C21B.CLK to     R14C21B.Q0 coreInst/interruptStateMachineInst/SLICE_343 (from PIN_CLK_X1_c)
ROUTE         3     1.417     R14C21B.Q0 to     R14C27C.C1 coreInst/STATE_fast[0]
CTOF_DEL    ---     0.452     R14C27C.C1 to     R14C27C.F1 SLICE_951
ROUTE         4     1.497     R14C27C.F1 to     R11C19B.D0 coreInst/N_308
CTOOFX_DEL  ---     0.661     R11C19B.D0 to   R11C19B.OFX0 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNIRDK32[1]/SLICE_527
ROUTE         1     0.000   R11C19B.OFX0 to    R11C19A.FXA coreInst/CC_SIGN
FXTOOFX_DE  ---     0.223    R11C19A.FXA to   R11C19A.OFX1 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNIN9K32[0]/SLICE_528
ROUTE         3     0.703   R11C19A.OFX1 to     R11C20A.C0 coreInst/jumpGroupDecoderInst/N_12
CTOF_DEL    ---     0.452     R11C20A.C0 to     R11C20A.F0 coreInst/SLICE_1060
ROUTE         1     0.544     R11C20A.F0 to     R11C20D.D1 coreInst/CC_1_RNIDF1A
CTOF_DEL    ---     0.452     R11C20D.D1 to     R11C20D.F1 coreInst/instructionPhaseDecoderInst/SLICE_1000
ROUTE        19     3.403     R11C20D.F1 to     R16C17C.C1 coreInst/ALUB_SRCX[0]
CTOF_DEL    ---     0.452     R16C17C.C1 to     R16C17C.F1 coreInst/fullALUInst/muxB/SLICE_970
ROUTE         2     0.862     R16C17C.F1 to     R16C17C.A0 coreInst/fullALUInst/N_12
CTOF_DEL    ---     0.452     R16C17C.A0 to     R16C17C.F0 coreInst/fullALUInst/muxB/SLICE_970
ROUTE         5     1.722     R16C17C.F0 to     R16C12C.B0 coreInst/N_44
C0TOFCO_DE  ---     0.905     R16C12C.B0 to    R16C12C.FCO coreInst/fullALUInst/aluInst/SLICE_75
ROUTE         1     0.000    R16C12C.FCO to    R16C12D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_12
FCITOFCO_D  ---     0.146    R16C12D.FCI to    R16C12D.FCO coreInst/fullALUInst/aluInst/SLICE_74
ROUTE         1     0.000    R16C12D.FCO to    R16C13A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_14
FCITOF0_DE  ---     0.517    R16C13A.FCI to     R16C13A.F0 coreInst/fullALUInst/aluInst/SLICE_73
ROUTE         1     1.292     R16C13A.F0 to     R16C10A.D1 coreInst/fullALUInst/aluInst/un47_RESULT[15]
CTOF_DEL    ---     0.452     R16C10A.D1 to     R16C10A.F1 coreInst/fullALUInst/aluInst/SLICE_1206
ROUTE         1     0.610     R16C10A.F1 to     R16C10A.B0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_6
CTOF_DEL    ---     0.452     R16C10A.B0 to     R16C10A.F0 coreInst/fullALUInst/aluInst/SLICE_1206
ROUTE         1     0.544     R16C10A.F0 to     R16C10D.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_9
CTOF_DEL    ---     0.452     R16C10D.D1 to     R16C10D.F1 coreInst/fullALUInst/aluInst/SLICE_1122
ROUTE        16     2.184     R16C10D.F1 to      R11C8A.B0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452      R11C8A.B0 to      R11C8A.F0 coreInst/fullALUInst/aluInst/SLICE_1152
ROUTE         1     1.734      R11C8A.F0 to     R10C15A.B0 coreInst/fullALUInst/aluInst/un53_RESULT[14]
CTOF_DEL    ---     0.452     R10C15A.B0 to     R10C15A.F0 coreInst/fullALUInst/aluInst/SLICE_1120
ROUTE         1     1.180     R10C15A.F0 to      R9C13B.B0 coreInst/fullALUInst/aluInst/N_201
CTOOFX_DEL  ---     0.661      R9C13B.B0 to    R9C13B.OFX0 coreInst/fullALUInst/aluInst/RESULT_12_0_d[14]/SLICE_546
ROUTE         1     0.000    R9C13B.OFX0 to     R9C13A.FXA coreInst/fullALUInst/aluInst/RESULT_12_0_d[14]
FXTOOFX_DE  ---     0.223     R9C13A.FXA to    R9C13A.OFX1 coreInst/fullALUInst/aluInst/RESULT_13[14]/SLICE_547
ROUTE         1     1.734    R9C13A.OFX1 to     R10C17B.B0 coreInst/fullALUInst/aluInst/RESULT_d[14]
CTOF_DEL    ---     0.452     R10C17B.B0 to     R10C17B.F0 coreInst/fullALUInst/aluInst/SLICE_1113
ROUTE         2     1.304     R10C17B.F0 to     R16C17D.D0 coreInst/RESULT_d_0[14]
CTOF_DEL    ---     0.452     R16C17D.D0 to     R16C17D.F0 coreInst/busControllerInst/SLICE_965
ROUTE         4     0.919     R16C17D.F0 to     R17C17A.B1 ADDR_BUF_3_d_RNIPE9I[14]
CTOF_DEL    ---     0.452     R17C17A.B1 to     R17C17A.F1 SLICE_1035
ROUTE        10     2.601     R17C17A.F1 to     R17C22B.A0 ADDR_BUF[14]
CTOF_DEL    ---     0.452     R17C22B.A0 to     R17C22B.F0 mcuResourcesInst/memoryMapperInst/SLICE_1245
ROUTE         1     0.610     R17C22B.F0 to     R17C22A.B1 mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_m4_i_a2_1
CTOF_DEL    ---     0.452     R17C22A.B1 to     R17C22A.F1 mcuResourcesInst/memoryMapperInst/SLICE_1038
ROUTE        21     2.755     R17C22A.F1 to     R18C24D.B1 mcuResourcesInst.memoryMapperInst.GPIO_MAP
CTOF_DEL    ---     0.452     R18C24D.B1 to     R18C24D.F1 mcuResourcesInst/SLICE_1044
ROUTE         1     0.610     R18C24D.F1 to     R18C25A.B1 mcuResourcesInst/memoryMapperInst/CPU_DIN_0_N_2L1_N_6L11
CTOF_DEL    ---     0.452     R18C25A.B1 to     R18C25A.F1 mcuResourcesInst/memoryMapperInst/SLICE_1022
ROUTE         1     1.508     R18C25A.F1 to     R15C22D.C1 mcuResourcesInst/memoryMapperInst/CPU_DIN_0_N_2L1
CTOF_DEL    ---     0.452     R15C22D.C1 to     R15C22D.F1 SLICE_312
ROUTE         6     3.905     R15C22D.F1 to     R16C21D.A0 CPU_DIN[9]
CTOF_DEL    ---     0.452     R16C21D.A0 to     R16C21D.F0 coreInst/registerFileInst/SLICE_1294
ROUTE         1     0.851     R16C21D.F0 to     R15C21C.A1 coreInst/registerFileInst/DIN_BYTE[1]
CTOOFX_DEL  ---     0.661     R15C21C.A1 to   R15C21C.OFX0 coreInst/registerFileInst/DINA_3[1]/SLICE_513
ROUTE         1     1.026   R15C21C.OFX0 to *R_R13C21.DIA1 coreInst/registerFileInst/DINA[1] (to PIN_CLK_X1_c)
                  --------
                   48.509   (26.8% logic, 73.2% route), 28 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/interruptStateMachineInst/SLICE_343:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       205     2.351       C8.PADDI to    R14C21B.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/registerFileInst/regs/registers_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       205     2.504       C8.PADDI to *R_R13C21.CLKA PIN_CLK_X1_c
                  --------
                    2.504   (0.0% logic, 100.0% route), 0 logic levels.

Report:   20.649MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "PIN_CLK_X1" 12.000000   |             |             |
MHz ;                                   |   12.000 MHz|   20.649 MHz|  28  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: coreInst/registerSequencerInst/un1_FETCH_1_buf   Source: coreInst/SLICE_320.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD
      Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;   Transfers: 34

Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD   Loads: 205
   Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: coreInst/registerSequencerInst/un1_FETCH_1_buf   Source: coreInst/SLICE_320.F1
      Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;   Transfers: 2


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 3 nets, and 10310 connections (97.82% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454
Wed Nov 15 19:12:23 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o ForthCPU_impl1.twr -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_impl1.ncd ForthCPU_impl1.prf 
Design file:     forthcpu_impl1.ncd
Preference file: forthcpu_impl1.prf
Device,speed:    LCMXO3L-6900C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.143ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/DECODE  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/registerSequencerInst/REGA_EN  (to coreInst/registerSequencerInst/un1_FETCH_1_buf +)

   Delay:               2.072ns  (11.3% logic, 88.7% route), 2 logic levels.

 Constraint Details:

      2.072ns physical path delay coreInst/instructionPhaseDecoderInst/SLICE_273 to coreInst/registerSequencerInst/SLICE_337 meets
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.929ns skew requirement (totaling 1.929ns) by 0.143ns

 Physical Path Details:

      Data path coreInst/instructionPhaseDecoderInst/SLICE_273 to coreInst/registerSequencerInst/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C20D.CLK to     R14C20D.Q0 coreInst/instructionPhaseDecoderInst/SLICE_273 (from PIN_CLK_X1_c)
ROUTE        22     0.747     R14C20D.Q0 to     R11C27C.A0 DECODE_c
CTOF_DEL    ---     0.101     R11C27C.A0 to     R11C27C.F0 SLICE_1289
ROUTE         2     1.091     R11C27C.F0 to    R11C23B.LSR coreInst/registerSequencerInst/un1_RESET (to coreInst/registerSequencerInst/un1_FETCH_1_buf)
                  --------
                    2.072   (11.3% logic, 88.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/instructionPhaseDecoderInst/SLICE_273:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       205     0.907       C8.PADDI to    R14C20D.CLK PIN_CLK_X1_c
                  --------
                    1.356   (33.1% logic, 66.9% route), 1 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/registerSequencerInst/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       205     0.907       C8.PADDI to    R16C20B.CLK PIN_CLK_X1_c
REG_DEL     ---     0.154    R16C20B.CLK to     R16C20B.Q0 coreInst/instructionPhaseDecoderInst/SLICE_274
ROUTE        13     1.136     R16C20B.Q0 to     R10C22D.A1 EXECUTE_c
CTOF_DEL    ---     0.177     R10C22D.A1 to     R10C22D.F1 coreInst/SLICE_320
ROUTE         2     0.462     R10C22D.F1 to    R11C23B.CLK coreInst/registerSequencerInst/un1_FETCH_1_buf
                  --------
                    3.285   (23.7% logic, 76.3% route), 3 logic levels.


Passed: The following path meets requirements by 0.143ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/DECODE  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/registerSequencerInst/REGB_EN  (to coreInst/registerSequencerInst/un1_FETCH_1_buf +)

   Delay:               2.072ns  (11.3% logic, 88.7% route), 2 logic levels.

 Constraint Details:

      2.072ns physical path delay coreInst/instructionPhaseDecoderInst/SLICE_273 to coreInst/registerSequencerInst/SLICE_339 meets
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.929ns skew requirement (totaling 1.929ns) by 0.143ns

 Physical Path Details:

      Data path coreInst/instructionPhaseDecoderInst/SLICE_273 to coreInst/registerSequencerInst/SLICE_339:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C20D.CLK to     R14C20D.Q0 coreInst/instructionPhaseDecoderInst/SLICE_273 (from PIN_CLK_X1_c)
ROUTE        22     0.747     R14C20D.Q0 to     R11C27C.A0 DECODE_c
CTOF_DEL    ---     0.101     R11C27C.A0 to     R11C27C.F0 SLICE_1289
ROUTE         2     1.091     R11C27C.F0 to    R11C23C.LSR coreInst/registerSequencerInst/un1_RESET (to coreInst/registerSequencerInst/un1_FETCH_1_buf)
                  --------
                    2.072   (11.3% logic, 88.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/instructionPhaseDecoderInst/SLICE_273:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       205     0.907       C8.PADDI to    R14C20D.CLK PIN_CLK_X1_c
                  --------
                    1.356   (33.1% logic, 66.9% route), 1 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/registerSequencerInst/SLICE_339:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       205     0.907       C8.PADDI to    R16C20B.CLK PIN_CLK_X1_c
REG_DEL     ---     0.154    R16C20B.CLK to     R16C20B.Q0 coreInst/instructionPhaseDecoderInst/SLICE_274
ROUTE        13     1.136     R16C20B.Q0 to     R10C22D.A1 EXECUTE_c
CTOF_DEL    ---     0.177     R10C22D.A1 to     R10C22D.F1 coreInst/SLICE_320
ROUTE         2     0.462     R10C22D.F1 to    R11C23C.CLK coreInst/registerSequencerInst/un1_FETCH_1_buf
                  --------
                    3.285   (23.7% logic, 76.3% route), 3 logic levels.


Passed: The following path meets requirements by 0.158ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/EXECUTE  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/registerSequencerInst/REGA_EN  (to coreInst/registerSequencerInst/un1_FETCH_1_buf +)

   Delay:               2.074ns  (11.0% logic, 89.0% route), 2 logic levels.

 Constraint Details:

      2.074ns physical path delay coreInst/instructionPhaseDecoderInst/SLICE_274 to coreInst/registerSequencerInst/SLICE_337 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.929ns skew requirement (totaling 1.916ns) by 0.158ns

 Physical Path Details:

      Data path coreInst/instructionPhaseDecoderInst/SLICE_274 to coreInst/registerSequencerInst/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C20B.CLK to     R16C20B.Q0 coreInst/instructionPhaseDecoderInst/SLICE_274 (from PIN_CLK_X1_c)
ROUTE        13     1.846     R16C20B.Q0 to     R11C23B.M0 EXECUTE_c
MTOOFX_DEL  ---     0.095     R11C23B.M0 to   R11C23B.OFX0 coreInst/registerSequencerInst/SLICE_337
ROUTE         1     0.000   R11C23B.OFX0 to    R11C23B.DI0 coreInst/registerSequencerInst/REGA_EN_1 (to coreInst/registerSequencerInst/un1_FETCH_1_buf)
                  --------
                    2.074   (11.0% logic, 89.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/instructionPhaseDecoderInst/SLICE_274:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       205     0.907       C8.PADDI to    R16C20B.CLK PIN_CLK_X1_c
                  --------
                    1.356   (33.1% logic, 66.9% route), 1 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/registerSequencerInst/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       205     0.907       C8.PADDI to    R16C20B.CLK PIN_CLK_X1_c
REG_DEL     ---     0.154    R16C20B.CLK to     R16C20B.Q0 coreInst/instructionPhaseDecoderInst/SLICE_274
ROUTE        13     1.136     R16C20B.Q0 to     R10C22D.A1 EXECUTE_c
CTOF_DEL    ---     0.177     R10C22D.A1 to     R10C22D.F1 coreInst/SLICE_320
ROUTE         2     0.462     R10C22D.F1 to    R11C23B.CLK coreInst/registerSequencerInst/un1_FETCH_1_buf
                  --------
                    3.285   (23.7% logic, 76.3% route), 3 logic levels.


Passed: The following path meets requirements by 0.158ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/EXECUTE  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/registerSequencerInst/REGB_EN  (to coreInst/registerSequencerInst/un1_FETCH_1_buf +)

   Delay:               2.074ns  (11.0% logic, 89.0% route), 2 logic levels.

 Constraint Details:

      2.074ns physical path delay coreInst/instructionPhaseDecoderInst/SLICE_274 to coreInst/registerSequencerInst/SLICE_339 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.929ns skew requirement (totaling 1.916ns) by 0.158ns

 Physical Path Details:

      Data path coreInst/instructionPhaseDecoderInst/SLICE_274 to coreInst/registerSequencerInst/SLICE_339:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C20B.CLK to     R16C20B.Q0 coreInst/instructionPhaseDecoderInst/SLICE_274 (from PIN_CLK_X1_c)
ROUTE        13     1.846     R16C20B.Q0 to     R11C23C.M0 EXECUTE_c
MTOOFX_DEL  ---     0.095     R11C23C.M0 to   R11C23C.OFX0 coreInst/registerSequencerInst/SLICE_339
ROUTE         1     0.000   R11C23C.OFX0 to    R11C23C.DI0 coreInst/registerSequencerInst/REGB_EN_1 (to coreInst/registerSequencerInst/un1_FETCH_1_buf)
                  --------
                    2.074   (11.0% logic, 89.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/instructionPhaseDecoderInst/SLICE_274:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       205     0.907       C8.PADDI to    R16C20B.CLK PIN_CLK_X1_c
                  --------
                    1.356   (33.1% logic, 66.9% route), 1 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/registerSequencerInst/SLICE_339:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       205     0.907       C8.PADDI to    R16C20B.CLK PIN_CLK_X1_c
REG_DEL     ---     0.154    R16C20B.CLK to     R16C20B.Q0 coreInst/instructionPhaseDecoderInst/SLICE_274
ROUTE        13     1.136     R16C20B.Q0 to     R10C22D.A1 EXECUTE_c
CTOF_DEL    ---     0.177     R10C22D.A1 to     R10C22D.F1 coreInst/SLICE_320
ROUTE         2     0.462     R10C22D.F1 to    R11C23C.CLK coreInst/registerSequencerInst/un1_FETCH_1_buf
                  --------
                    3.285   (23.7% logic, 76.3% route), 3 logic levels.


Passed: The following path meets requirements by 0.165ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/COMMIT  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/registerSequencerInst/REGA_EN  (to coreInst/registerSequencerInst/un1_FETCH_1_buf +)

   Delay:               2.081ns  (13.9% logic, 86.1% route), 2 logic levels.

 Constraint Details:

      2.081ns physical path delay coreInst/instructionPhaseDecoderInst/SLICE_273 to coreInst/registerSequencerInst/SLICE_337 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.929ns skew requirement (totaling 1.916ns) by 0.165ns

 Physical Path Details:

      Data path coreInst/instructionPhaseDecoderInst/SLICE_273 to coreInst/registerSequencerInst/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C20D.CLK to     R14C20D.Q1 coreInst/instructionPhaseDecoderInst/SLICE_273 (from PIN_CLK_X1_c)
ROUTE        22     1.792     R14C20D.Q1 to     R11C23B.D0 COMMIT_c
CTOOFX_DEL  ---     0.156     R11C23B.D0 to   R11C23B.OFX0 coreInst/registerSequencerInst/SLICE_337
ROUTE         1     0.000   R11C23B.OFX0 to    R11C23B.DI0 coreInst/registerSequencerInst/REGA_EN_1 (to coreInst/registerSequencerInst/un1_FETCH_1_buf)
                  --------
                    2.081   (13.9% logic, 86.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/instructionPhaseDecoderInst/SLICE_273:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       205     0.907       C8.PADDI to    R14C20D.CLK PIN_CLK_X1_c
                  --------
                    1.356   (33.1% logic, 66.9% route), 1 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/registerSequencerInst/SLICE_337:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       205     0.907       C8.PADDI to    R16C20B.CLK PIN_CLK_X1_c
REG_DEL     ---     0.154    R16C20B.CLK to     R16C20B.Q0 coreInst/instructionPhaseDecoderInst/SLICE_274
ROUTE        13     1.136     R16C20B.Q0 to     R10C22D.A1 EXECUTE_c
CTOF_DEL    ---     0.177     R10C22D.A1 to     R10C22D.F1 coreInst/SLICE_320
ROUTE         2     0.462     R10C22D.F1 to    R11C23B.CLK coreInst/registerSequencerInst/un1_FETCH_1_buf
                  --------
                    3.285   (23.7% logic, 76.3% route), 3 logic levels.


Passed: The following path meets requirements by 0.286ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/INSTRUCTION[14]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/registerSequencerInst/REGB_EN  (to coreInst/registerSequencerInst/un1_FETCH_1_buf +)

   Delay:               2.202ns  (17.7% logic, 82.3% route), 3 logic levels.

 Constraint Details:

      2.202ns physical path delay SLICE_313 to coreInst/registerSequencerInst/SLICE_339 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.929ns skew requirement (totaling 1.916ns) by 0.286ns

 Physical Path Details:

      Data path SLICE_313 to coreInst/registerSequencerInst/SLICE_339:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C24A.CLK to     R15C24A.Q0 SLICE_313 (from PIN_CLK_X1_c)
ROUTE        22     1.421     R15C24A.Q0 to     R11C22D.C1 coreInst/INSTRUCTION[14]
CTOF_DEL    ---     0.101     R11C22D.C1 to     R11C22D.F1 coreInst/SLICE_960
ROUTE         4     0.391     R11C22D.F1 to     R11C23C.C1 coreInst/REG_SEQX[1]
CTOOFX_DEL  ---     0.156     R11C23C.C1 to   R11C23C.OFX0 coreInst/registerSequencerInst/SLICE_339
ROUTE         1     0.000   R11C23C.OFX0 to    R11C23C.DI0 coreInst/registerSequencerInst/REGB_EN_1 (to coreInst/registerSequencerInst/un1_FETCH_1_buf)
                  --------
                    2.202   (17.7% logic, 82.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_313:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       205     0.907       C8.PADDI to    R15C24A.CLK PIN_CLK_X1_c
                  --------
                    1.356   (33.1% logic, 66.9% route), 1 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/registerSequencerInst/SLICE_339:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       205     0.907       C8.PADDI to    R16C20B.CLK PIN_CLK_X1_c
REG_DEL     ---     0.154    R16C20B.CLK to     R16C20B.Q0 coreInst/instructionPhaseDecoderInst/SLICE_274
ROUTE        13     1.136     R16C20B.Q0 to     R10C22D.A1 EXECUTE_c
CTOF_DEL    ---     0.177     R10C22D.A1 to     R10C22D.F1 coreInst/SLICE_320
ROUTE         2     0.462     R10C22D.F1 to    R11C23C.CLK coreInst/registerSequencerInst/un1_FETCH_1_buf
                  --------
                    3.285   (23.7% logic, 76.3% route), 3 logic levels.


Passed: The following path meets requirements by 0.291ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/INSTRUCTION[14]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/registerSequencerInst/REGB_EN  (to coreInst/registerSequencerInst/un1_FETCH_1_buf +)

   Delay:               2.207ns  (17.7% logic, 82.3% route), 3 logic levels.

 Constraint Details:

      2.207ns physical path delay SLICE_313 to coreInst/registerSequencerInst/SLICE_339 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.929ns skew requirement (totaling 1.916ns) by 0.291ns

 Physical Path Details:

      Data path SLICE_313 to coreInst/registerSequencerInst/SLICE_339:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C24A.CLK to     R15C24A.Q0 SLICE_313 (from PIN_CLK_X1_c)
ROUTE        22     1.404     R15C24A.Q0 to     R11C23A.D1 coreInst/INSTRUCTION[14]
CTOF_DEL    ---     0.101     R11C23A.D1 to     R11C23A.F1 coreInst/registerSequencerInst/SLICE_340
ROUTE         2     0.413     R11C23A.F1 to     R11C23C.D0 coreInst/registerSequencerInst/N_3
CTOOFX_DEL  ---     0.156     R11C23C.D0 to   R11C23C.OFX0 coreInst/registerSequencerInst/SLICE_339
ROUTE         1     0.000   R11C23C.OFX0 to    R11C23C.DI0 coreInst/registerSequencerInst/REGB_EN_1 (to coreInst/registerSequencerInst/un1_FETCH_1_buf)
                  --------
                    2.207   (17.7% logic, 82.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_313:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       205     0.907       C8.PADDI to    R15C24A.CLK PIN_CLK_X1_c
                  --------
                    1.356   (33.1% logic, 66.9% route), 1 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/registerSequencerInst/SLICE_339:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       205     0.907       C8.PADDI to    R16C20B.CLK PIN_CLK_X1_c
REG_DEL     ---     0.154    R16C20B.CLK to     R16C20B.Q0 coreInst/instructionPhaseDecoderInst/SLICE_274
ROUTE        13     1.136     R16C20B.Q0 to     R10C22D.A1 EXECUTE_c
CTOF_DEL    ---     0.177     R10C22D.A1 to     R10C22D.F1 coreInst/SLICE_320
ROUTE         2     0.462     R10C22D.F1 to    R11C23C.CLK coreInst/registerSequencerInst/un1_FETCH_1_buf
                  --------
                    3.285   (23.7% logic, 76.3% route), 3 logic levels.


Passed: The following path meets requirements by 0.309ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartTxInst/o_TX_Active  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/TX_ACTIVE_R  (to PIN_CLK_X1_c +)

   Delay:               0.290ns  (45.9% logic, 54.1% route), 1 logic levels.

 Constraint Details:

      0.290ns physical path delay mcuResourcesInst/UARTInst/uartTxInst/SLICE_406 to mcuResourcesInst/UARTInst/SLICE_34 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.309ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartTxInst/SLICE_406 to mcuResourcesInst/UARTInst/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C35B.CLK to     R11C35B.Q0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_406 (from PIN_CLK_X1_c)
ROUTE         2     0.157     R11C35B.Q0 to     R11C33B.M0 mcuResourcesInst/UARTInst/TX_ACTIVE (to PIN_CLK_X1_c)
                  --------
                    0.290   (45.9% logic, 54.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_406:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       205     0.907       C8.PADDI to    R11C35B.CLK PIN_CLK_X1_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       205     0.907       C8.PADDI to    R11C33B.CLK PIN_CLK_X1_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.343ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/INSTRUCTION[14]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/registerSequencerInst/REGB_EN  (to coreInst/registerSequencerInst/un1_FETCH_1_buf +)

   Delay:               2.259ns  (17.3% logic, 82.7% route), 3 logic levels.

 Constraint Details:

      2.259ns physical path delay SLICE_313 to coreInst/registerSequencerInst/SLICE_339 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.929ns skew requirement (totaling 1.916ns) by 0.343ns

 Physical Path Details:

      Data path SLICE_313 to coreInst/registerSequencerInst/SLICE_339:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C24A.CLK to     R15C24A.Q0 SLICE_313 (from PIN_CLK_X1_c)
ROUTE        22     1.329     R15C24A.Q0 to     R12C23B.A0 coreInst/INSTRUCTION[14]
CTOF_DEL    ---     0.101     R12C23B.A0 to     R12C23B.F0 coreInst/SLICE_1320
ROUTE         3     0.540     R12C23B.F0 to     R11C23C.A1 coreInst/REG_SEQX[2]
CTOOFX_DEL  ---     0.156     R11C23C.A1 to   R11C23C.OFX0 coreInst/registerSequencerInst/SLICE_339
ROUTE         1     0.000   R11C23C.OFX0 to    R11C23C.DI0 coreInst/registerSequencerInst/REGB_EN_1 (to coreInst/registerSequencerInst/un1_FETCH_1_buf)
                  --------
                    2.259   (17.3% logic, 82.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_313:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       205     0.907       C8.PADDI to    R15C24A.CLK PIN_CLK_X1_c
                  --------
                    1.356   (33.1% logic, 66.9% route), 1 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/registerSequencerInst/SLICE_339:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       205     0.907       C8.PADDI to    R16C20B.CLK PIN_CLK_X1_c
REG_DEL     ---     0.154    R16C20B.CLK to     R16C20B.Q0 coreInst/instructionPhaseDecoderInst/SLICE_274
ROUTE        13     1.136     R16C20B.Q0 to     R10C22D.A1 EXECUTE_c
CTOF_DEL    ---     0.177     R10C22D.A1 to     R10C22D.F1 coreInst/SLICE_320
ROUTE         2     0.462     R10C22D.F1 to    R11C23C.CLK coreInst/registerSequencerInst/un1_FETCH_1_buf
                  --------
                    3.285   (23.7% logic, 76.3% route), 3 logic levels.


Passed: The following path meets requirements by 0.349ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/registerSequencerInst/REGB_WEN  (from PIN_CLK_X1_c +)
   Destination:    DP8KC      Port           coreInst/registerFileInst/regs/registers_0_0_1(ASIC)  (to PIN_CLK_X1_c +)

   Delay:               0.431ns  (30.9% logic, 69.1% route), 1 logic levels.

 Constraint Details:

      0.431ns physical path delay coreInst/registerSequencerInst/SLICE_340 to coreInst/registerFileInst/regs/registers_0_0_1 meets
      0.028ns WE_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.082ns) by 0.349ns

 Physical Path Details:

      Data path coreInst/registerSequencerInst/SLICE_340 to coreInst/registerFileInst/regs/registers_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C23A.CLK to     R11C23A.Q0 coreInst/registerSequencerInst/SLICE_340 (from PIN_CLK_X1_c)
ROUTE         2     0.298     R11C23A.Q0 to EBR_R13C21.WEB coreInst/REGB_WEN (to PIN_CLK_X1_c)
                  --------
                    0.431   (30.9% logic, 69.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/registerSequencerInst/SLICE_340:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       205     0.907       C8.PADDI to    R11C23A.CLK PIN_CLK_X1_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/registerFileInst/regs/registers_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       205     0.961       C8.PADDI to *R_R13C21.CLKB PIN_CLK_X1_c
                  --------
                    0.961   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "PIN_CLK_X1" 12.000000   |             |             |
MHz ;                                   |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: coreInst/registerSequencerInst/un1_FETCH_1_buf   Source: coreInst/SLICE_320.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD
      Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;   Transfers: 34

Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD   Loads: 205
   Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: coreInst/registerSequencerInst/un1_FETCH_1_buf   Source: coreInst/SLICE_320.F1
      Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;   Transfers: 2


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 3 nets, and 10310 connections (97.82% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

