<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
FTCPE_count0: FTCPE port map (count(0),count_T(0),Clock,NOT Reset,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_T(0) <= ((NOT count(0) AND count(11) AND count(12) AND count(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(14) AND count(16) AND count(17) AND count(6) AND count(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(0) AND count(11) AND count(12) AND count(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(14) AND count(16) AND count(17) AND count(8) AND count(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(0) AND count(11) AND count(12) AND count(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(14) AND count(16) AND count(17) AND count(1) AND count(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(0) AND count(11) AND count(12) AND count(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(14) AND count(16) AND count(17) AND count(2) AND count(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(0) AND count(11) AND count(12) AND count(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(14) AND count(16) AND count(17) AND count(3) AND count(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(0) AND count(15) AND count(16) AND count(17) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(0) AND count(10) AND count(11) AND count(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(13) AND count(14) AND count(16) AND count(17) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(0) AND count(11) AND count(12) AND count(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(14) AND count(16) AND count(17) AND count(5) AND count(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(0) AND count(11) AND count(12) AND count(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(14) AND count(16) AND count(17) AND count(7) AND count(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(18)));
</td></tr><tr><td>
FDCPE_count1: FDCPE port map (count(1),count_D(1),Clock,NOT Reset,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_D(1) <= ((count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(4) AND count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(5) AND count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(6) AND count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(7) AND count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(8) AND count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND count(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(0) AND NOT count(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(15) AND count(16) AND count(17) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(10) AND count(11) AND count(12) AND count(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(14) AND count(16) AND count(17) AND count(18)));
</td></tr><tr><td>
FDCPE_count2: FDCPE port map (count(2),count_D(2),Clock,NOT Reset,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_D(2) <= ((count(10) AND count(11) AND count(12) AND count(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(14) AND count(16) AND count(17) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(4) AND count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(5) AND count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(6) AND count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(7) AND count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(8) AND count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(0) AND NOT count(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(1) AND NOT count(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND count(1) AND count(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(15) AND count(16) AND count(17) AND count(18)));
</td></tr><tr><td>
FDCPE_count3: FDCPE port map (count(3),count_D(3),Clock,NOT Reset,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_D(3) <= ((count(15) AND count(16) AND count(17) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(10) AND count(11) AND count(12) AND count(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(14) AND count(16) AND count(17) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(4) AND count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(5) AND count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(6) AND count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(7) AND count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(8) AND count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(0) AND NOT count(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(1) AND NOT count(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(2) AND NOT count(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND count(1) AND count(2) AND count(3)));
</td></tr><tr><td>
FDCPE_count4: FDCPE port map (count(4),count_D(4),Clock,NOT Reset,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_D(4) <= ((EXP15_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(3) AND NOT count(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(15) AND count(16) AND count(17) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND count(1) AND count(2) AND count(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(10) AND count(11) AND count(12) AND count(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(14) AND count(16) AND count(17) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(5) AND count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(0) AND NOT count(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(1) AND NOT count(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(2) AND NOT count(4)));
</td></tr><tr><td>
FDCPE_count5: FDCPE port map (count(5),count_D(5),Clock,NOT Reset,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_D(5) <= ((NOT count(4) AND NOT count(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(15) AND count(16) AND count(17) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND count(1) AND count(2) AND count(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(4) AND count(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(10) AND count(11) AND count(12) AND count(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(14) AND count(16) AND count(17) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(0) AND NOT count(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(1) AND NOT count(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(2) AND NOT count(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(3) AND NOT count(5)));
</td></tr><tr><td>
FDCPE_count6: FDCPE port map (count(6),count_D(6),Clock,NOT Reset,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_D(6) <= ((NOT count(4) AND NOT count(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(5) AND NOT count(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(15) AND count(16) AND count(17) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND count(1) AND count(2) AND count(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(4) AND count(5) AND count(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(10) AND count(11) AND count(12) AND count(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(14) AND count(16) AND count(17) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(0) AND NOT count(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(1) AND NOT count(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(2) AND NOT count(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(3) AND NOT count(6)));
</td></tr><tr><td>
FDCPE_count7: FDCPE port map (count(7),count_D(7),Clock,NOT Reset,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_D(7) <= ((count(10) AND count(11) AND count(12) AND count(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(14) AND count(16) AND count(17) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(4) AND NOT count(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(5) AND NOT count(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(6) AND NOT count(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(15) AND count(16) AND count(17) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND count(1) AND count(2) AND count(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(4) AND count(5) AND count(6) AND count(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(0) AND NOT count(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(1) AND NOT count(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(2) AND NOT count(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(3) AND NOT count(7)));
</td></tr><tr><td>
FTCPE_count8: FTCPE port map (count(8),count_T(8),Clock,NOT Reset,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_T(8) <= ((EXP23_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND NOT count(16) AND count(1) AND count(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(3) AND count(4) AND count(5) AND count(6) AND count(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND count(1) AND count(2) AND count(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(4) AND count(5) AND count(6) AND count(7) AND NOT count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(10) AND count(11) AND count(12) AND count(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(14) AND count(16) AND count(17) AND count(8) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(8) AND count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND NOT count(11) AND NOT count(15) AND count(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(2) AND count(3) AND count(4) AND count(5) AND count(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(15) AND count(16) AND count(17) AND count(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND NOT count(17) AND count(1) AND count(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(3) AND count(4) AND count(5) AND count(6) AND count(7)));
</td></tr><tr><td>
FTCPE_count9: FTCPE port map (count(9),count_T(9),Clock,NOT Reset,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_T(9) <= ((count(4).EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(10) AND count(11) AND count(12) AND count(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(14) AND count(16) AND count(17) AND count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(8) AND count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND count(11) AND count(12) AND count(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(14) AND count(16) AND count(17) AND count(4) AND count(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND NOT count(17) AND count(1) AND count(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(3) AND count(4) AND count(5) AND count(6) AND count(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND count(1) AND count(2) AND count(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(4) AND count(5) AND count(6) AND count(7) AND count(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (togl.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND NOT count(16) AND count(1) AND count(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(3) AND count(4) AND count(5) AND count(6) AND count(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(1) AND count(4) AND count(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(2) AND count(4) AND count(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(3) AND count(4) AND count(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND NOT count(10) AND NOT count(15) AND count(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(2) AND count(3) AND count(4) AND count(5) AND count(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(7) AND count(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(15) AND count(16) AND count(17) AND count(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(5) AND count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(6) AND count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(7) AND count(9) AND count(18)));
</td></tr><tr><td>
FTCPE_count10: FTCPE port map (count(10),count_T(10),Clock,NOT Reset,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_T(10) <= ((count(0) AND NOT count(16) AND count(1) AND count(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(3) AND count(4) AND count(5) AND count(6) AND count(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(8) AND count(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND NOT count(11) AND NOT count(15) AND count(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(2) AND count(3) AND count(4) AND count(5) AND count(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(7) AND count(8) AND count(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND NOT count(12) AND NOT count(15) AND count(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(2) AND count(3) AND count(4) AND count(5) AND count(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(7) AND count(8) AND count(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND NOT count(13) AND NOT count(15) AND count(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(2) AND count(3) AND count(4) AND count(5) AND count(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(7) AND count(8) AND count(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND NOT count(14) AND NOT count(15) AND count(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(2) AND count(3) AND count(4) AND count(5) AND count(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(7) AND count(8) AND count(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(10) AND count(15) AND count(16) AND count(17) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(10) AND count(11) AND count(12) AND count(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(14) AND count(16) AND count(17) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND NOT count(17) AND count(1) AND count(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(3) AND count(4) AND count(5) AND count(6) AND count(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(8) AND count(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND count(1) AND count(2) AND count(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(4) AND count(5) AND count(6) AND count(7) AND count(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(9) AND NOT count(18)));
</td></tr><tr><td>
FTCPE_count11: FTCPE port map (count(11),count_T(11),Clock,NOT Reset,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_T(11) <= ((EXP13_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(5) AND count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(6) AND count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(7) AND count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(8) AND count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND count(11) AND count(12) AND count(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(14) AND count(16) AND count(17) AND count(4) AND count(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(15) AND count(16) AND count(17) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(10) AND count(11) AND count(12) AND count(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(14) AND count(16) AND count(17) AND count(18)));
</td></tr><tr><td>
FTCPE_count12: FTCPE port map (count(12),count_T(12),Clock,NOT Reset,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_T(12) <= ((EXP11_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(5) AND count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(6) AND count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(7) AND count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(8) AND count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND count(11) AND count(12) AND count(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(14) AND count(16) AND count(17) AND count(4) AND count(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(12) AND count(15) AND count(16) AND count(17) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(10) AND count(11) AND count(12) AND count(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(14) AND count(16) AND count(17) AND count(18)));
</td></tr><tr><td>
FTCPE_count13: FTCPE port map (count(13),count_T(13),Clock,NOT Reset,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_T(13) <= ((count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(6) AND count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(8) AND count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND count(11) AND count(12) AND count(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(14) AND count(16) AND count(17) AND count(4) AND count(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(1) AND count(4) AND count(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(2) AND count(4) AND count(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(3) AND count(4) AND count(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND count(10) AND count(11) AND count(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT count(15) AND count(1) AND count(2) AND count(3) AND count(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(5) AND count(6) AND count(7) AND count(8) AND count(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND count(10) AND count(11) AND count(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT count(16) AND count(1) AND count(2) AND count(3) AND count(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(5) AND count(6) AND count(7) AND count(8) AND count(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND count(10) AND count(11) AND count(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT count(17) AND count(1) AND count(2) AND count(3) AND count(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(5) AND count(6) AND count(7) AND count(8) AND count(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND count(10) AND count(11) AND count(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(1) AND count(2) AND count(3) AND count(4) AND count(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(6) AND count(7) AND count(8) AND count(9) AND NOT count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(13) AND count(15) AND count(16) AND count(17) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(10) AND count(11) AND count(12) AND count(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(14) AND count(16) AND count(17) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(5) AND count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(7) AND count(9) AND count(18)));
</td></tr><tr><td>
FTCPE_count14: FTCPE port map (count(14),count_T(14),Clock,NOT Reset,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_T(14) <= ((count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(6) AND count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(8) AND count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND count(11) AND count(12) AND count(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(14) AND count(16) AND count(17) AND count(4) AND count(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(1) AND count(4) AND count(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(2) AND count(4) AND count(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(3) AND count(4) AND count(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND count(10) AND count(11) AND count(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(13) AND NOT count(15) AND count(1) AND count(2) AND count(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(4) AND count(5) AND count(6) AND count(7) AND count(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND count(10) AND count(11) AND count(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(13) AND NOT count(16) AND count(1) AND count(2) AND count(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(4) AND count(5) AND count(6) AND count(7) AND count(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND count(10) AND count(11) AND count(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(13) AND NOT count(17) AND count(1) AND count(2) AND count(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(4) AND count(5) AND count(6) AND count(7) AND count(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND count(10) AND count(11) AND count(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(13) AND count(1) AND count(2) AND count(3) AND count(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(5) AND count(6) AND count(7) AND count(8) AND count(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(14) AND count(15) AND count(16) AND count(17) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(10) AND count(11) AND count(12) AND count(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(14) AND count(16) AND count(17) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(5) AND count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(7) AND count(9) AND count(18)));
</td></tr><tr><td>
FTCPE_count15: FTCPE port map (count(15),count_T(15),Clock,NOT Reset,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_T(15) <= ((count(15) AND count(16) AND count(17) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND count(10) AND count(11) AND count(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(13) AND count(14) AND NOT count(16) AND count(1) AND count(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(3) AND count(4) AND count(5) AND count(6) AND count(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(8) AND count(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND count(10) AND count(11) AND count(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(13) AND count(14) AND NOT count(17) AND count(1) AND count(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(3) AND count(4) AND count(5) AND count(6) AND count(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(8) AND count(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND count(10) AND count(11) AND count(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(13) AND count(14) AND count(1) AND count(2) AND count(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(4) AND count(5) AND count(6) AND count(7) AND count(8) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(9) AND NOT count(18)));
</td></tr><tr><td>
FTCPE_count16: FTCPE port map (count(16),count_T(16),Clock,NOT Reset,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_T(16) <= ((count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(6) AND count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(8) AND count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND count(11) AND count(12) AND count(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(14) AND count(16) AND count(17) AND count(4) AND count(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(1) AND count(4) AND count(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(2) AND count(4) AND count(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(3) AND count(4) AND count(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND count(10) AND count(11) AND count(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(13) AND count(14) AND count(15) AND count(1) AND count(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(3) AND count(4) AND count(5) AND count(6) AND count(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(8) AND count(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(15) AND count(16) AND count(17) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(10) AND count(11) AND count(12) AND count(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(14) AND count(16) AND count(17) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(5) AND count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(7) AND count(9) AND count(18)));
</td></tr><tr><td>
FTCPE_count17: FTCPE port map (count(17),count_T(17),Clock,NOT Reset,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_T(17) <= ((EXP26_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(10) AND count(11) AND count(12) AND count(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(14) AND count(16) AND count(17) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(5) AND count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(6) AND count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(7) AND count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(11) AND count(12) AND count(13) AND count(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(16) AND count(17) AND count(8) AND count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(15) AND count(16) AND count(17) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (count(0) AND count(10) AND count(11) AND count(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(13) AND count(14) AND count(15) AND count(16) AND count(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(2) AND count(3) AND count(4) AND count(5) AND count(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(7) AND count(8) AND count(9)));
</td></tr><tr><td>
FDCPE_count18: FDCPE port map (count(18),count_D(18),Clock,NOT Reset,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;count_D(18) <= ((EXP9_.EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(17) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(11) AND NOT count(15) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(12) AND NOT count(15) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(13) AND NOT count(15) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(14) AND NOT count(15) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT count(16) AND count(18)));
</td></tr><tr><td>
FTCPE_led1: FTCPE port map (led1,led1_T,Clock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;led1_T <= ((count(18).EXP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Reset AND count(11) AND count(12) AND count(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(14) AND count(16) AND count(17) AND count(5) AND count(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Reset AND count(11) AND count(12) AND count(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(14) AND count(16) AND count(17) AND count(6) AND count(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Reset AND count(11) AND count(12) AND count(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(14) AND count(16) AND count(17) AND count(7) AND count(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Reset AND count(11) AND count(12) AND count(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(14) AND count(16) AND count(17) AND count(8) AND count(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Reset AND count(0) AND count(11) AND count(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(13) AND count(14) AND count(16) AND count(17) AND count(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Reset AND count(15) AND count(16) AND count(17) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Reset AND count(10) AND count(11) AND count(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(13) AND count(14) AND count(16) AND count(17) AND count(18)));
</td></tr><tr><td>
FDCPE_led2: FDCPE port map (led2,led2_D,Clock,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;led2_D <= led1
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	 XOR 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;led2_D <= ((Reset AND count(11) AND count(12) AND count(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(14) AND count(16) AND count(17) AND count(7) AND count(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Reset AND count(11) AND count(12) AND count(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(14) AND count(16) AND count(17) AND count(8) AND count(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Reset AND count(0) AND count(11) AND count(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(13) AND count(14) AND count(16) AND count(17) AND count(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Reset AND count(11) AND count(12) AND count(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(14) AND count(16) AND count(17) AND count(1) AND count(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Reset AND count(11) AND count(12) AND count(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(14) AND count(16) AND count(17) AND count(2) AND count(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Reset AND count(11) AND count(12) AND count(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(14) AND count(16) AND count(17) AND count(3) AND count(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(9) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Reset AND count(15) AND count(16) AND count(17) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Reset AND count(10) AND count(11) AND count(12) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(13) AND count(14) AND count(16) AND count(17) AND count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Reset AND count(11) AND count(12) AND count(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(14) AND count(16) AND count(17) AND count(5) AND count(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(18))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (Reset AND count(11) AND count(12) AND count(13) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(14) AND count(16) AND count(17) AND count(6) AND count(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	count(18)));
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
