

================================================================
== Vivado HLS Report for 'Seuil_calc2_do_gen'
================================================================
* Date:           Thu Mar 25 14:10:48 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        HLS_RECEIVER_FIXED_ACC
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.190 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6| 60.000 ns | 60.000 ns |    6|    6|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        5|        5|         5|          1|          1|  inf |    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      3|       -|      -|    -|
|Expression       |        -|      0|       0|    246|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     96|    -|
|Register         |        -|      -|     417|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      3|     417|    342|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      270|    240|  126800|  63400|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |Seuil_calc2_mac_mdEe_U22  |Seuil_calc2_mac_mdEe  | i0 - i1 * i1 |
    |Seuil_calc2_mul_meOg_U23  |Seuil_calc2_mul_meOg  |    i0 * i0   |
    |Seuil_calc2_mul_mfYi_U24  |Seuil_calc2_mul_mfYi  |    i0 * i1   |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |ret_V_5_fu_242_p2          |     *    |      0|  0|  42|           8|           8|
    |add_ln215_1_fu_387_p2      |     +    |      0|  0|  16|           9|           9|
    |add_ln215_2_fu_397_p2      |     +    |      0|  0|  17|          10|          10|
    |add_ln215_3_fu_407_p2      |     +    |      0|  0|  16|           9|           9|
    |add_ln215_4_fu_417_p2      |     +    |      0|  0|  16|           9|           9|
    |add_ln215_5_fu_427_p2      |     +    |      0|  0|  17|          10|          10|
    |add_ln215_fu_377_p2        |     +    |      0|  0|  16|           9|           9|
    |ps_V_fu_437_p2             |     +    |      0|  0|  18|          11|          11|
    |sum_V_fu_454_p2            |     +    |      0|  0|  29|          22|          22|
    |icmp_ln879_fu_470_p2       |   icmp   |      0|  0|  18|          17|           1|
    |icmp_ln895_fu_652_p2       |   icmp   |      0|  0|  18|          27|          27|
    |ap_block_pp0_stage0_01001  |    or    |      0|  0|   2|           1|           1|
    |res_2_V_fu_476_p3          |  select  |      0|  0|  17|           1|           5|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |detect_din                 |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 246|         145|         135|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  15|          3|    1|          3|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4            |   9|          2|    1|          2|
    |ap_phi_mux_p_0108_0_phi_fu_225_p4  |   9|          2|   22|         44|
    |ap_sig_allocacmp_p_0343_0_load     |   9|          2|    8|         16|
    |detect_blk_n                       |   9|          2|    1|          2|
    |e_blk_n                            |   9|          2|    1|          2|
    |p_0108_0_reg_221                   |   9|          2|   22|         44|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  96|         21|   59|        119|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4      |   1|   0|    1|          0|
    |buffer_10_V_fu_124           |   8|   0|    8|          0|
    |buffer_11_V_fu_128           |   8|   0|    8|          0|
    |buffer_12_V_fu_132           |   8|   0|    8|          0|
    |buffer_13_V_fu_136           |   8|   0|    8|          0|
    |buffer_14_V_fu_140           |   8|   0|    8|          0|
    |buffer_15_V_fu_144           |   8|   0|    8|          0|
    |buffer_16_V_fu_148           |   8|   0|    8|          0|
    |buffer_17_V_fu_152           |   8|   0|    8|          0|
    |buffer_18_V_fu_156           |   8|   0|    8|          0|
    |buffer_19_V_fu_160           |   8|   0|    8|          0|
    |buffer_1_V_fu_88             |   8|   0|    8|          0|
    |buffer_20_V_fu_164           |   8|   0|    8|          0|
    |buffer_21_V_fu_168           |   8|   0|    8|          0|
    |buffer_22_V_fu_172           |   8|   0|    8|          0|
    |buffer_23_V_fu_176           |   8|   0|    8|          0|
    |buffer_24_V_fu_180           |   8|   0|    8|          0|
    |buffer_25_V_fu_184           |   8|   0|    8|          0|
    |buffer_26_V_fu_188           |   8|   0|    8|          0|
    |buffer_27_V_fu_192           |   8|   0|    8|          0|
    |buffer_28_V_fu_196           |   8|   0|    8|          0|
    |buffer_29_V_fu_200           |   8|   0|    8|          0|
    |buffer_2_V_fu_92             |   8|   0|    8|          0|
    |buffer_30_V_fu_204           |   8|   0|    8|          0|
    |buffer_3_V_fu_96             |   8|   0|    8|          0|
    |buffer_4_V_fu_100            |   8|   0|    8|          0|
    |buffer_5_V_fu_104            |   8|   0|    8|          0|
    |buffer_6_V_fu_108            |   8|   0|    8|          0|
    |buffer_7_V_fu_112            |   8|   0|    8|          0|
    |buffer_8_V_fu_116            |   8|   0|    8|          0|
    |buffer_9_V_fu_120            |   8|   0|    8|          0|
    |mul_ln895_reg_907            |  27|   0|   27|          0|
    |p_0108_0_reg_221             |  22|   0|   22|          0|
    |p_0343_0_fu_80               |   8|   0|    8|          0|
    |ps_V_reg_887                 |  11|   0|   11|          0|
    |res_2_V_reg_897              |  17|   0|   17|          0|
    |ret_V_6_reg_902              |  22|   0|   22|          0|
    |ret_V_reg_882                |  17|   0|   17|          0|
    |sum_V_reg_892                |  22|   0|   22|          0|
    |val_V_reg_876                |   8|   0|    8|          0|
    |val_V_reg_876_pp0_iter1_reg  |   8|   0|    8|          0|
    |x0_V_fu_84                   |   8|   0|    8|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 417|   0|  417|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+---------------+-----+-----+------------+---------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | Seuil_calc2::do_gen | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | Seuil_calc2::do_gen | return value |
|e_dout         |  in |    8|   ap_fifo  |          e          |    pointer   |
|e_empty_n      |  in |    1|   ap_fifo  |          e          |    pointer   |
|e_read         | out |    1|   ap_fifo  |          e          |    pointer   |
|detect_din     | out |    1|   ap_fifo  |        detect       |    pointer   |
|detect_full_n  |  in |    1|   ap_fifo  |        detect       |    pointer   |
|detect_write   | out |    1|   ap_fifo  |        detect       |    pointer   |
+---------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_0343_0 = alloca i8"   --->   Operation 7 'alloca' 'p_0343_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x0_V = alloca i8"   --->   Operation 8 'alloca' 'x0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%buffer_1_V = alloca i8"   --->   Operation 9 'alloca' 'buffer_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%buffer_2_V = alloca i8"   --->   Operation 10 'alloca' 'buffer_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%buffer_3_V = alloca i8"   --->   Operation 11 'alloca' 'buffer_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%buffer_4_V = alloca i8"   --->   Operation 12 'alloca' 'buffer_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%buffer_5_V = alloca i8"   --->   Operation 13 'alloca' 'buffer_5_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%buffer_6_V = alloca i8"   --->   Operation 14 'alloca' 'buffer_6_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%buffer_7_V = alloca i8"   --->   Operation 15 'alloca' 'buffer_7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%buffer_8_V = alloca i8"   --->   Operation 16 'alloca' 'buffer_8_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%buffer_9_V = alloca i8"   --->   Operation 17 'alloca' 'buffer_9_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%buffer_10_V = alloca i8"   --->   Operation 18 'alloca' 'buffer_10_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%buffer_11_V = alloca i8"   --->   Operation 19 'alloca' 'buffer_11_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%buffer_12_V = alloca i8"   --->   Operation 20 'alloca' 'buffer_12_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%buffer_13_V = alloca i8"   --->   Operation 21 'alloca' 'buffer_13_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%buffer_14_V = alloca i8"   --->   Operation 22 'alloca' 'buffer_14_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%buffer_15_V = alloca i8"   --->   Operation 23 'alloca' 'buffer_15_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%buffer_16_V = alloca i8"   --->   Operation 24 'alloca' 'buffer_16_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%buffer_17_V = alloca i8"   --->   Operation 25 'alloca' 'buffer_17_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%buffer_18_V = alloca i8"   --->   Operation 26 'alloca' 'buffer_18_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%buffer_19_V = alloca i8"   --->   Operation 27 'alloca' 'buffer_19_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%buffer_20_V = alloca i8"   --->   Operation 28 'alloca' 'buffer_20_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%buffer_21_V = alloca i8"   --->   Operation 29 'alloca' 'buffer_21_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%buffer_22_V = alloca i8"   --->   Operation 30 'alloca' 'buffer_22_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%buffer_23_V = alloca i8"   --->   Operation 31 'alloca' 'buffer_23_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%buffer_24_V = alloca i8"   --->   Operation 32 'alloca' 'buffer_24_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%buffer_25_V = alloca i8"   --->   Operation 33 'alloca' 'buffer_25_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%buffer_26_V = alloca i8"   --->   Operation 34 'alloca' 'buffer_26_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%buffer_27_V = alloca i8"   --->   Operation 35 'alloca' 'buffer_27_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%buffer_28_V = alloca i8"   --->   Operation 36 'alloca' 'buffer_28_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%buffer_29_V = alloca i8"   --->   Operation 37 'alloca' 'buffer_29_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%buffer_30_V = alloca i8"   --->   Operation 38 'alloca' 'buffer_30_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clock), !map !257"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !261"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %e), !map !265"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %detect), !map !269"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str67, i32 0, [7 x i8]* @p_str26, [6 x i8]* @p_str27, i32 0, i32 0, i1* %clock) nounwind" [systemc/src/Seuil_calc2.hpp:36]   --->   Operation 43 'specport' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str67, i32 0, [7 x i8]* @p_str26, [6 x i8]* @p_str28, i32 0, i32 0, i1* %reset) nounwind" [systemc/src/Seuil_calc2.hpp:37]   --->   Operation 44 'specport' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %e, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30) nounwind" [systemc/src/Seuil_calc2.hpp:38]   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %detect, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30) nounwind" [systemc/src/Seuil_calc2.hpp:39]   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProcessDef([12 x i8]* @p_str67, i32 2, [7 x i8]* @p_str42) nounwind" [systemc/src/Seuil_calc2.hpp:40]   --->   Operation 47 'specprocessdef' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str44)" [systemc/src/Seuil_calc2.hpp:40]   --->   Operation 48 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str30) nounwind" [systemc/src/Seuil_calc2.hpp:40]   --->   Operation 49 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind" [systemc/src/Seuil_calc2.hpp:40]   --->   Operation 50 'specstatebegin' 'p_ssdm_reset_v' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind" [systemc/src/Seuil_calc2.hpp:48]   --->   Operation 51 'specstateend' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str44, i32 %tmp)" [systemc/src/Seuil_calc2.hpp:48]   --->   Operation 52 'specregionend' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.66ns)   --->   "br label %hls_label_0" [systemc/src/Seuil_calc2.hpp:48]   --->   Operation 53 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 3.90>
ST_2 : Operation 54 [1/1] (3.90ns)   --->   "%val_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %e)" [systemc/src/Seuil_calc2.hpp:57]   --->   Operation 54 'read' 'val_V' <Predicate = true> <Delay = 3.90> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>

State 3 <SV = 2> <Delay = 8.19>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%p_0343_0_load = load i8* %p_0343_0" [systemc/src/Seuil_calc2.hpp:63]   --->   Operation 55 'load' 'p_0343_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%lhs_V_4 = zext i8 %p_0343_0_load to i16" [systemc/src/Seuil_calc2.hpp:63]   --->   Operation 56 'zext' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (3.36ns) (grouped into DSP with root node ret_V)   --->   "%ret_V_4 = mul i16 %lhs_V_4, %lhs_V_4" [systemc/src/Seuil_calc2.hpp:63]   --->   Operation 57 'mul' 'ret_V_4' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%lhs_V_5 = zext i8 %val_V to i16" [systemc/src/Seuil_calc2.hpp:64]   --->   Operation 58 'zext' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (4.37ns)   --->   "%ret_V_5 = mul i16 %lhs_V_5, %lhs_V_5" [systemc/src/Seuil_calc2.hpp:64]   --->   Operation 59 'mul' 'ret_V_5' <Predicate = true> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%lhs_V = zext i16 %ret_V_5 to i17" [systemc/src/Seuil_calc2.hpp:65]   --->   Operation 60 'zext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%rhs_V_2 = zext i16 %ret_V_4 to i17" [systemc/src/Seuil_calc2.hpp:65]   --->   Operation 61 'zext' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (3.82ns) (root node of the DSP)   --->   "%ret_V = sub i17 %lhs_V, %rhs_V_2" [systemc/src/Seuil_calc2.hpp:65]   --->   Operation 62 'sub' 'ret_V' <Predicate = true> <Delay = 3.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 6.35>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%p_0108_0 = phi i22 [ 0, %__ssdm_reset__ ], [ %sum_V, %hls_label_0 ]"   --->   Operation 63 'phi' 'p_0108_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%x0_V_load = load i8* %x0_V" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 64 'load' 'x0_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%buffer_1_V_load = load i8* %buffer_1_V" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 65 'load' 'buffer_1_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%buffer_2_V_load = load i8* %buffer_2_V"   --->   Operation 66 'load' 'buffer_2_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%buffer_3_V_load = load i8* %buffer_3_V"   --->   Operation 67 'load' 'buffer_3_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%buffer_4_V_load = load i8* %buffer_4_V" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 68 'load' 'buffer_4_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%buffer_5_V_load = load i8* %buffer_5_V" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 69 'load' 'buffer_5_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%buffer_6_V_load = load i8* %buffer_6_V"   --->   Operation 70 'load' 'buffer_6_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%buffer_7_V_load = load i8* %buffer_7_V"   --->   Operation 71 'load' 'buffer_7_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%buffer_8_V_load = load i8* %buffer_8_V"   --->   Operation 72 'load' 'buffer_8_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%buffer_9_V_load = load i8* %buffer_9_V"   --->   Operation 73 'load' 'buffer_9_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%buffer_10_V_load = load i8* %buffer_10_V"   --->   Operation 74 'load' 'buffer_10_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%buffer_11_V_load = load i8* %buffer_11_V"   --->   Operation 75 'load' 'buffer_11_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%buffer_12_V_load = load i8* %buffer_12_V"   --->   Operation 76 'load' 'buffer_12_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%buffer_13_V_load = load i8* %buffer_13_V"   --->   Operation 77 'load' 'buffer_13_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%buffer_14_V_load = load i8* %buffer_14_V" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 78 'load' 'buffer_14_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%buffer_15_V_load = load i8* %buffer_15_V" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 79 'load' 'buffer_15_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%buffer_16_V_load = load i8* %buffer_16_V"   --->   Operation 80 'load' 'buffer_16_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%buffer_17_V_load = load i8* %buffer_17_V"   --->   Operation 81 'load' 'buffer_17_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%buffer_18_V_load = load i8* %buffer_18_V" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 82 'load' 'buffer_18_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%buffer_19_V_load = load i8* %buffer_19_V" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 83 'load' 'buffer_19_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%buffer_20_V_load = load i8* %buffer_20_V"   --->   Operation 84 'load' 'buffer_20_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%buffer_21_V_load = load i8* %buffer_21_V"   --->   Operation 85 'load' 'buffer_21_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%buffer_22_V_load = load i8* %buffer_22_V"   --->   Operation 86 'load' 'buffer_22_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%buffer_23_V_load = load i8* %buffer_23_V"   --->   Operation 87 'load' 'buffer_23_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%buffer_24_V_load = load i8* %buffer_24_V"   --->   Operation 88 'load' 'buffer_24_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%buffer_25_V_load = load i8* %buffer_25_V"   --->   Operation 89 'load' 'buffer_25_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%buffer_26_V_load = load i8* %buffer_26_V"   --->   Operation 90 'load' 'buffer_26_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%buffer_27_V_load = load i8* %buffer_27_V"   --->   Operation 91 'load' 'buffer_27_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%buffer_28_V_load = load i8* %buffer_28_V"   --->   Operation 92 'load' 'buffer_28_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%buffer_29_V_load = load i8* %buffer_29_V"   --->   Operation 93 'load' 'buffer_29_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%buffer_30_V_load = load i8* %buffer_30_V"   --->   Operation 94 'load' 'buffer_30_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i8 %x0_V_load to i9" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 95 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i8 %buffer_1_V_load to i9" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 96 'zext' 'zext_ln215_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i8 %buffer_4_V_load to i9" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 97 'zext' 'zext_ln215_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln215_3 = zext i8 %buffer_5_V_load to i9" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 98 'zext' 'zext_ln215_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln215_4 = zext i8 %buffer_14_V_load to i9" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 99 'zext' 'zext_ln215_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln215_5 = zext i8 %buffer_15_V_load to i9" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 100 'zext' 'zext_ln215_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln215_6 = zext i8 %buffer_18_V_load to i9" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 101 'zext' 'zext_ln215_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln215_7 = zext i8 %buffer_19_V_load to i9" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 102 'zext' 'zext_ln215_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (2.11ns)   --->   "%add_ln215 = add i9 %zext_ln215, %zext_ln215_1" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 103 'add' 'add_ln215' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln215_8 = zext i9 %add_ln215 to i10" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 104 'zext' 'zext_ln215_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (2.11ns)   --->   "%add_ln215_1 = add i9 %zext_ln215_3, %zext_ln215_2" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 105 'add' 'add_ln215_1' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln215_9 = zext i9 %add_ln215_1 to i10" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 106 'zext' 'zext_ln215_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (2.11ns)   --->   "%add_ln215_2 = add i10 %zext_ln215_8, %zext_ln215_9" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 107 'add' 'add_ln215_2' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln215_10 = zext i10 %add_ln215_2 to i11" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 108 'zext' 'zext_ln215_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (2.11ns)   --->   "%add_ln215_3 = add i9 %zext_ln215_5, %zext_ln215_4" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 109 'add' 'add_ln215_3' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln215_11 = zext i9 %add_ln215_3 to i10" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 110 'zext' 'zext_ln215_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (2.11ns)   --->   "%add_ln215_4 = add i9 %zext_ln215_7, %zext_ln215_6" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 111 'add' 'add_ln215_4' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln215_12 = zext i9 %add_ln215_4 to i10" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 112 'zext' 'zext_ln215_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (2.11ns)   --->   "%add_ln215_5 = add i10 %zext_ln215_11, %zext_ln215_12" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 113 'add' 'add_ln215_5' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln215_13 = zext i10 %add_ln215_5 to i11" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 114 'zext' 'zext_ln215_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (2.12ns)   --->   "%ps_V = add i11 %zext_ln215_10, %zext_ln215_13" [systemc/src/Seuil_calc2.hpp:60]   --->   Operation 115 'add' 'ps_V' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%shl_ln = call i20 @_ssdm_op_BitConcatenate.i20.i17.i3(i17 %ret_V, i3 0)" [systemc/src/Seuil_calc2.hpp:66]   --->   Operation 116 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i20 %shl_ln to i22" [systemc/src/Seuil_calc2.hpp:66]   --->   Operation 117 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (2.35ns)   --->   "%sum_V = add i22 %p_0108_0, %sext_ln700" [systemc/src/Seuil_calc2.hpp:66]   --->   Operation 118 'add' 'sum_V' <Predicate = true> <Delay = 2.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln = call i17 @_ssdm_op_PartSelect.i17.i22.i32.i32(i22 %sum_V, i32 5, i32 21)" [systemc/src/Seuil_calc2.hpp:69]   --->   Operation 119 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (2.38ns)   --->   "%icmp_ln879 = icmp eq i17 %trunc_ln, 0" [systemc/src/Seuil_calc2.hpp:70]   --->   Operation 120 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 2.38> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (1.31ns)   --->   "%res_2_V = select i1 %icmp_ln879, i17 31, i17 %trunc_ln" [systemc/src/Seuil_calc2.hpp:70]   --->   Operation 121 'select' 'res_2_V' <Predicate = true> <Delay = 1.31> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "store i8 %val_V, i8* %buffer_30_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 122 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "store i8 %buffer_30_V_load, i8* %buffer_29_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 123 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "store i8 %buffer_29_V_load, i8* %buffer_28_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 124 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "store i8 %buffer_28_V_load, i8* %buffer_27_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 125 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "store i8 %buffer_27_V_load, i8* %buffer_26_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 126 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "store i8 %buffer_26_V_load, i8* %buffer_25_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 127 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "store i8 %buffer_25_V_load, i8* %buffer_24_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 128 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "store i8 %buffer_24_V_load, i8* %buffer_23_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 129 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "store i8 %buffer_23_V_load, i8* %buffer_22_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 130 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "store i8 %buffer_22_V_load, i8* %buffer_21_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 131 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "store i8 %buffer_21_V_load, i8* %buffer_20_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 132 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "store i8 %buffer_20_V_load, i8* %buffer_19_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 133 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "store i8 %buffer_19_V_load, i8* %buffer_18_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 134 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "store i8 %buffer_18_V_load, i8* %buffer_17_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 135 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "store i8 %buffer_17_V_load, i8* %buffer_16_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 136 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "store i8 %buffer_16_V_load, i8* %buffer_15_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 137 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "store i8 %buffer_15_V_load, i8* %buffer_14_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 138 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "store i8 %buffer_14_V_load, i8* %buffer_13_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 139 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "store i8 %buffer_13_V_load, i8* %buffer_12_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 140 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "store i8 %buffer_12_V_load, i8* %buffer_11_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 141 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "store i8 %buffer_11_V_load, i8* %buffer_10_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 142 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "store i8 %buffer_10_V_load, i8* %buffer_9_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 143 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "store i8 %buffer_9_V_load, i8* %buffer_8_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 144 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "store i8 %buffer_8_V_load, i8* %buffer_7_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 145 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "store i8 %buffer_7_V_load, i8* %buffer_6_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 146 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "store i8 %buffer_6_V_load, i8* %buffer_5_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 147 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "store i8 %buffer_5_V_load, i8* %buffer_4_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 148 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "store i8 %buffer_4_V_load, i8* %buffer_3_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 149 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "store i8 %buffer_3_V_load, i8* %buffer_2_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 150 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "store i8 %buffer_2_V_load, i8* %buffer_1_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 151 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "store i8 %buffer_1_V_load, i8* %x0_V" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 152 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "store i8 %x0_V_load, i8* %p_0343_0" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 153 'store' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.18>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%lhs_V_6 = zext i11 %ps_V to i22" [systemc/src/Seuil_calc2.hpp:68]   --->   Operation 154 'zext' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (7.18ns) (root node of the DSP)   --->   "%ret_V_6 = mul i22 %lhs_V_6, %lhs_V_6" [systemc/src/Seuil_calc2.hpp:68]   --->   Operation 155 'mul' 'ret_V_6' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln895 = zext i17 %res_2_V to i27" [systemc/src/Seuil_calc2.hpp:72]   --->   Operation 156 'zext' 'zext_ln895' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (7.18ns) (root node of the DSP)   --->   "%mul_ln895 = mul i27 %zext_ln895, 27" [systemc/src/Seuil_calc2.hpp:72]   --->   Operation 157 'mul' 'mul_ln895' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 7.29>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%loop_begin = call i32 (...)* @_ssdm_op_SpecLoopBegin() nounwind"   --->   Operation 158 'specloopbegin' 'loop_begin' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str69)" [systemc/src/Seuil_calc2.hpp:50]   --->   Operation 159 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str30) nounwind" [systemc/src/Seuil_calc2.hpp:51]   --->   Operation 160 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln895_1 = zext i22 %ret_V_6 to i27" [systemc/src/Seuil_calc2.hpp:72]   --->   Operation 161 'zext' 'zext_ln895_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (2.40ns)   --->   "%icmp_ln895 = icmp ult i27 %zext_ln895_1, %mul_ln895" [systemc/src/Seuil_calc2.hpp:72]   --->   Operation 162 'icmp' 'icmp_ln895' <Predicate = true> <Delay = 2.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.41> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [1/1] (0.97ns)   --->   "%condition = xor i1 %icmp_ln895, true" [systemc/src/Seuil_calc2.hpp:72]   --->   Operation 163 'xor' 'condition' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 164 [1/1] (3.90ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i1P(i1* %detect, i1 %condition)" [systemc/src/Seuil_calc2.hpp:73]   --->   Operation 164 'write' <Predicate = true> <Delay = 3.90> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str69, i32 %tmp_2)" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 165 'specregionend' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "br label %hls_label_0" [systemc/src/Seuil_calc2.hpp:77]   --->   Operation 166 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ clock]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ e]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ detect]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_0343_0            (alloca         ) [ 0011111]
x0_V                (alloca         ) [ 0011111]
buffer_1_V          (alloca         ) [ 0011111]
buffer_2_V          (alloca         ) [ 0011111]
buffer_3_V          (alloca         ) [ 0011111]
buffer_4_V          (alloca         ) [ 0011111]
buffer_5_V          (alloca         ) [ 0011111]
buffer_6_V          (alloca         ) [ 0011111]
buffer_7_V          (alloca         ) [ 0011111]
buffer_8_V          (alloca         ) [ 0011111]
buffer_9_V          (alloca         ) [ 0011111]
buffer_10_V         (alloca         ) [ 0011111]
buffer_11_V         (alloca         ) [ 0011111]
buffer_12_V         (alloca         ) [ 0011111]
buffer_13_V         (alloca         ) [ 0011111]
buffer_14_V         (alloca         ) [ 0011111]
buffer_15_V         (alloca         ) [ 0011111]
buffer_16_V         (alloca         ) [ 0011111]
buffer_17_V         (alloca         ) [ 0011111]
buffer_18_V         (alloca         ) [ 0011111]
buffer_19_V         (alloca         ) [ 0011111]
buffer_20_V         (alloca         ) [ 0011111]
buffer_21_V         (alloca         ) [ 0011111]
buffer_22_V         (alloca         ) [ 0011111]
buffer_23_V         (alloca         ) [ 0011111]
buffer_24_V         (alloca         ) [ 0011111]
buffer_25_V         (alloca         ) [ 0011111]
buffer_26_V         (alloca         ) [ 0011111]
buffer_27_V         (alloca         ) [ 0011111]
buffer_28_V         (alloca         ) [ 0011111]
buffer_29_V         (alloca         ) [ 0011111]
buffer_30_V         (alloca         ) [ 0011111]
specbitsmap_ln0     (specbitsmap    ) [ 0000000]
specbitsmap_ln0     (specbitsmap    ) [ 0000000]
specbitsmap_ln0     (specbitsmap    ) [ 0000000]
specbitsmap_ln0     (specbitsmap    ) [ 0000000]
specport_ln36       (specport       ) [ 0000000]
specport_ln37       (specport       ) [ 0000000]
specinterface_ln38  (specinterface  ) [ 0000000]
specinterface_ln39  (specinterface  ) [ 0000000]
specprocessdef_ln40 (specprocessdef ) [ 0000000]
tmp                 (specregionbegin) [ 0000000]
specprotocol_ln40   (specprotocol   ) [ 0000000]
p_ssdm_reset_v      (specstatebegin ) [ 0000000]
empty               (specstateend   ) [ 0000000]
empty_66            (specregionend  ) [ 0000000]
br_ln48             (br             ) [ 0111111]
val_V               (read           ) [ 0011100]
p_0343_0_load       (load           ) [ 0000000]
lhs_V_4             (zext           ) [ 0000000]
ret_V_4             (mul            ) [ 0000000]
lhs_V_5             (zext           ) [ 0000000]
ret_V_5             (mul            ) [ 0000000]
lhs_V               (zext           ) [ 0000000]
rhs_V_2             (zext           ) [ 0000000]
ret_V               (sub            ) [ 0010100]
p_0108_0            (phi            ) [ 0011100]
x0_V_load           (load           ) [ 0000000]
buffer_1_V_load     (load           ) [ 0000000]
buffer_2_V_load     (load           ) [ 0000000]
buffer_3_V_load     (load           ) [ 0000000]
buffer_4_V_load     (load           ) [ 0000000]
buffer_5_V_load     (load           ) [ 0000000]
buffer_6_V_load     (load           ) [ 0000000]
buffer_7_V_load     (load           ) [ 0000000]
buffer_8_V_load     (load           ) [ 0000000]
buffer_9_V_load     (load           ) [ 0000000]
buffer_10_V_load    (load           ) [ 0000000]
buffer_11_V_load    (load           ) [ 0000000]
buffer_12_V_load    (load           ) [ 0000000]
buffer_13_V_load    (load           ) [ 0000000]
buffer_14_V_load    (load           ) [ 0000000]
buffer_15_V_load    (load           ) [ 0000000]
buffer_16_V_load    (load           ) [ 0000000]
buffer_17_V_load    (load           ) [ 0000000]
buffer_18_V_load    (load           ) [ 0000000]
buffer_19_V_load    (load           ) [ 0000000]
buffer_20_V_load    (load           ) [ 0000000]
buffer_21_V_load    (load           ) [ 0000000]
buffer_22_V_load    (load           ) [ 0000000]
buffer_23_V_load    (load           ) [ 0000000]
buffer_24_V_load    (load           ) [ 0000000]
buffer_25_V_load    (load           ) [ 0000000]
buffer_26_V_load    (load           ) [ 0000000]
buffer_27_V_load    (load           ) [ 0000000]
buffer_28_V_load    (load           ) [ 0000000]
buffer_29_V_load    (load           ) [ 0000000]
buffer_30_V_load    (load           ) [ 0000000]
zext_ln215          (zext           ) [ 0000000]
zext_ln215_1        (zext           ) [ 0000000]
zext_ln215_2        (zext           ) [ 0000000]
zext_ln215_3        (zext           ) [ 0000000]
zext_ln215_4        (zext           ) [ 0000000]
zext_ln215_5        (zext           ) [ 0000000]
zext_ln215_6        (zext           ) [ 0000000]
zext_ln215_7        (zext           ) [ 0000000]
add_ln215           (add            ) [ 0000000]
zext_ln215_8        (zext           ) [ 0000000]
add_ln215_1         (add            ) [ 0000000]
zext_ln215_9        (zext           ) [ 0000000]
add_ln215_2         (add            ) [ 0000000]
zext_ln215_10       (zext           ) [ 0000000]
add_ln215_3         (add            ) [ 0000000]
zext_ln215_11       (zext           ) [ 0000000]
add_ln215_4         (add            ) [ 0000000]
zext_ln215_12       (zext           ) [ 0000000]
add_ln215_5         (add            ) [ 0000000]
zext_ln215_13       (zext           ) [ 0000000]
ps_V                (add            ) [ 0010010]
shl_ln              (bitconcatenate ) [ 0000000]
sext_ln700          (sext           ) [ 0000000]
sum_V               (add            ) [ 0111111]
trunc_ln            (partselect     ) [ 0000000]
icmp_ln879          (icmp           ) [ 0000000]
res_2_V             (select         ) [ 0010010]
store_ln77          (store          ) [ 0000000]
store_ln77          (store          ) [ 0000000]
store_ln77          (store          ) [ 0000000]
store_ln77          (store          ) [ 0000000]
store_ln77          (store          ) [ 0000000]
store_ln77          (store          ) [ 0000000]
store_ln77          (store          ) [ 0000000]
store_ln77          (store          ) [ 0000000]
store_ln77          (store          ) [ 0000000]
store_ln77          (store          ) [ 0000000]
store_ln77          (store          ) [ 0000000]
store_ln77          (store          ) [ 0000000]
store_ln77          (store          ) [ 0000000]
store_ln77          (store          ) [ 0000000]
store_ln77          (store          ) [ 0000000]
store_ln77          (store          ) [ 0000000]
store_ln77          (store          ) [ 0000000]
store_ln77          (store          ) [ 0000000]
store_ln77          (store          ) [ 0000000]
store_ln77          (store          ) [ 0000000]
store_ln77          (store          ) [ 0000000]
store_ln77          (store          ) [ 0000000]
store_ln77          (store          ) [ 0000000]
store_ln77          (store          ) [ 0000000]
store_ln77          (store          ) [ 0000000]
store_ln77          (store          ) [ 0000000]
store_ln77          (store          ) [ 0000000]
store_ln77          (store          ) [ 0000000]
store_ln77          (store          ) [ 0000000]
store_ln77          (store          ) [ 0000000]
store_ln77          (store          ) [ 0000000]
store_ln77          (store          ) [ 0000000]
lhs_V_6             (zext           ) [ 0000000]
ret_V_6             (mul            ) [ 0010001]
zext_ln895          (zext           ) [ 0000000]
mul_ln895           (mul            ) [ 0010001]
loop_begin          (specloopbegin  ) [ 0000000]
tmp_2               (specregionbegin) [ 0000000]
specpipeline_ln51   (specpipeline   ) [ 0000000]
zext_ln895_1        (zext           ) [ 0000000]
icmp_ln895          (icmp           ) [ 0000000]
condition           (xor            ) [ 0000000]
write_ln73          (write          ) [ 0000000]
empty_67            (specregionend  ) [ 0000000]
br_ln77             (br             ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="clock">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="clock"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="e">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="detect">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="detect"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str67"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDef"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str42"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str44"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateEnd"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="3"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i17.i3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopBegin"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str69"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="p_0343_0_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0343_0/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="x0_V_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x0_V/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="buffer_1_V_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_1_V/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="buffer_2_V_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_2_V/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="buffer_3_V_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_3_V/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="buffer_4_V_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_4_V/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="buffer_5_V_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_5_V/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="buffer_6_V_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_6_V/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="buffer_7_V_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_7_V/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="buffer_8_V_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_8_V/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="buffer_9_V_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_9_V/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="buffer_10_V_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_10_V/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="buffer_11_V_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_11_V/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="buffer_12_V_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_12_V/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="buffer_13_V_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_13_V/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="buffer_14_V_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_14_V/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="buffer_15_V_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_15_V/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="buffer_16_V_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_16_V/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="buffer_17_V_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_17_V/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="buffer_18_V_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_18_V/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="buffer_19_V_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_19_V/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="buffer_20_V_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_20_V/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="buffer_21_V_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_21_V/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="buffer_22_V_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_22_V/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="buffer_23_V_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_23_V/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="buffer_24_V_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_24_V/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="buffer_25_V_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_25_V/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="buffer_26_V_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_26_V/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="buffer_27_V_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_27_V/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="buffer_28_V_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_28_V/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="buffer_29_V_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_29_V/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="buffer_30_V_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_30_V/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="val_V_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="8" slack="0"/>
<pin id="211" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_V/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="write_ln73_write_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="0" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="1" slack="0"/>
<pin id="218" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln73/6 "/>
</bind>
</comp>

<comp id="221" class="1005" name="p_0108_0_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="22" slack="3"/>
<pin id="223" dir="1" index="1" bw="22" slack="3"/>
</pin_list>
<bind>
<opset="p_0108_0 (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="p_0108_0_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="3"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="22" slack="0"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0108_0/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="p_0343_0_load_load_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="2"/>
<pin id="234" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0343_0_load/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="lhs_V_4_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="0"/>
<pin id="237" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_4/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="lhs_V_5_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="1"/>
<pin id="241" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_5/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="ret_V_5_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="8" slack="0"/>
<pin id="245" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_5/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="lhs_V_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="0"/>
<pin id="250" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="x0_V_load_load_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="3"/>
<pin id="254" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x0_V_load/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="buffer_1_V_load_load_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="3"/>
<pin id="257" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_1_V_load/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="buffer_2_V_load_load_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="3"/>
<pin id="260" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_2_V_load/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="buffer_3_V_load_load_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="3"/>
<pin id="263" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_3_V_load/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="buffer_4_V_load_load_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="3"/>
<pin id="266" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_4_V_load/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="buffer_5_V_load_load_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="3"/>
<pin id="269" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_5_V_load/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="buffer_6_V_load_load_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="3"/>
<pin id="272" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_6_V_load/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="buffer_7_V_load_load_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="3"/>
<pin id="275" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_7_V_load/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="buffer_8_V_load_load_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="3"/>
<pin id="278" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_8_V_load/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="buffer_9_V_load_load_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="3"/>
<pin id="281" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_9_V_load/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="buffer_10_V_load_load_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="3"/>
<pin id="284" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_10_V_load/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="buffer_11_V_load_load_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="3"/>
<pin id="287" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_11_V_load/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="buffer_12_V_load_load_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="3"/>
<pin id="290" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_12_V_load/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="buffer_13_V_load_load_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="8" slack="3"/>
<pin id="293" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_13_V_load/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="buffer_14_V_load_load_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="3"/>
<pin id="296" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_14_V_load/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="buffer_15_V_load_load_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="3"/>
<pin id="299" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_15_V_load/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="buffer_16_V_load_load_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="3"/>
<pin id="302" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_16_V_load/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="buffer_17_V_load_load_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="3"/>
<pin id="305" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_17_V_load/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="buffer_18_V_load_load_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="3"/>
<pin id="308" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_18_V_load/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="buffer_19_V_load_load_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="3"/>
<pin id="311" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_19_V_load/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="buffer_20_V_load_load_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="3"/>
<pin id="314" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_20_V_load/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="buffer_21_V_load_load_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="3"/>
<pin id="317" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_21_V_load/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="buffer_22_V_load_load_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="3"/>
<pin id="320" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_22_V_load/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="buffer_23_V_load_load_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="3"/>
<pin id="323" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_23_V_load/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="buffer_24_V_load_load_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="3"/>
<pin id="326" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_24_V_load/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="buffer_25_V_load_load_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="3"/>
<pin id="329" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_25_V_load/4 "/>
</bind>
</comp>

<comp id="330" class="1004" name="buffer_26_V_load_load_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="3"/>
<pin id="332" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_26_V_load/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="buffer_27_V_load_load_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="3"/>
<pin id="335" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_27_V_load/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="buffer_28_V_load_load_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="3"/>
<pin id="338" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_28_V_load/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="buffer_29_V_load_load_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="3"/>
<pin id="341" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_29_V_load/4 "/>
</bind>
</comp>

<comp id="342" class="1004" name="buffer_30_V_load_load_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="3"/>
<pin id="344" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_30_V_load/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln215_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="0"/>
<pin id="347" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln215_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="0"/>
<pin id="351" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_1/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln215_2_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="0"/>
<pin id="355" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_2/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="zext_ln215_3_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="8" slack="0"/>
<pin id="359" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_3/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="zext_ln215_4_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="0"/>
<pin id="363" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_4/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln215_5_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="0"/>
<pin id="367" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_5/4 "/>
</bind>
</comp>

<comp id="369" class="1004" name="zext_ln215_6_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="0"/>
<pin id="371" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_6/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln215_7_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="0"/>
<pin id="375" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_7/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="add_ln215_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="0"/>
<pin id="379" dir="0" index="1" bw="8" slack="0"/>
<pin id="380" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln215_8_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="9" slack="0"/>
<pin id="385" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_8/4 "/>
</bind>
</comp>

<comp id="387" class="1004" name="add_ln215_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="0"/>
<pin id="389" dir="0" index="1" bw="8" slack="0"/>
<pin id="390" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_1/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln215_9_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="9" slack="0"/>
<pin id="395" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_9/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="add_ln215_2_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="9" slack="0"/>
<pin id="399" dir="0" index="1" bw="9" slack="0"/>
<pin id="400" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_2/4 "/>
</bind>
</comp>

<comp id="403" class="1004" name="zext_ln215_10_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="10" slack="0"/>
<pin id="405" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_10/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="add_ln215_3_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="0"/>
<pin id="409" dir="0" index="1" bw="8" slack="0"/>
<pin id="410" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_3/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln215_11_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="9" slack="0"/>
<pin id="415" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_11/4 "/>
</bind>
</comp>

<comp id="417" class="1004" name="add_ln215_4_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="0"/>
<pin id="419" dir="0" index="1" bw="8" slack="0"/>
<pin id="420" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_4/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln215_12_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="9" slack="0"/>
<pin id="425" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_12/4 "/>
</bind>
</comp>

<comp id="427" class="1004" name="add_ln215_5_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="9" slack="0"/>
<pin id="429" dir="0" index="1" bw="9" slack="0"/>
<pin id="430" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_5/4 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln215_13_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="10" slack="0"/>
<pin id="435" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_13/4 "/>
</bind>
</comp>

<comp id="437" class="1004" name="ps_V_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="10" slack="0"/>
<pin id="439" dir="0" index="1" bw="10" slack="0"/>
<pin id="440" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ps_V/4 "/>
</bind>
</comp>

<comp id="443" class="1004" name="shl_ln_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="20" slack="0"/>
<pin id="445" dir="0" index="1" bw="17" slack="1"/>
<pin id="446" dir="0" index="2" bw="1" slack="0"/>
<pin id="447" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="sext_ln700_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="20" slack="0"/>
<pin id="452" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/4 "/>
</bind>
</comp>

<comp id="454" class="1004" name="sum_V_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="22" slack="0"/>
<pin id="456" dir="0" index="1" bw="20" slack="0"/>
<pin id="457" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_V/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="trunc_ln_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="17" slack="0"/>
<pin id="462" dir="0" index="1" bw="22" slack="0"/>
<pin id="463" dir="0" index="2" bw="4" slack="0"/>
<pin id="464" dir="0" index="3" bw="6" slack="0"/>
<pin id="465" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="470" class="1004" name="icmp_ln879_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="17" slack="0"/>
<pin id="472" dir="0" index="1" bw="17" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/4 "/>
</bind>
</comp>

<comp id="476" class="1004" name="res_2_V_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="17" slack="0"/>
<pin id="479" dir="0" index="2" bw="17" slack="0"/>
<pin id="480" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_2_V/4 "/>
</bind>
</comp>

<comp id="484" class="1004" name="store_ln77_store_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="2"/>
<pin id="486" dir="0" index="1" bw="8" slack="3"/>
<pin id="487" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/4 "/>
</bind>
</comp>

<comp id="488" class="1004" name="store_ln77_store_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="8" slack="0"/>
<pin id="490" dir="0" index="1" bw="8" slack="3"/>
<pin id="491" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/4 "/>
</bind>
</comp>

<comp id="493" class="1004" name="store_ln77_store_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="8" slack="0"/>
<pin id="495" dir="0" index="1" bw="8" slack="3"/>
<pin id="496" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/4 "/>
</bind>
</comp>

<comp id="498" class="1004" name="store_ln77_store_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="8" slack="0"/>
<pin id="500" dir="0" index="1" bw="8" slack="3"/>
<pin id="501" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="store_ln77_store_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="8" slack="0"/>
<pin id="505" dir="0" index="1" bw="8" slack="3"/>
<pin id="506" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="store_ln77_store_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="8" slack="0"/>
<pin id="510" dir="0" index="1" bw="8" slack="3"/>
<pin id="511" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/4 "/>
</bind>
</comp>

<comp id="513" class="1004" name="store_ln77_store_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="0"/>
<pin id="515" dir="0" index="1" bw="8" slack="3"/>
<pin id="516" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/4 "/>
</bind>
</comp>

<comp id="518" class="1004" name="store_ln77_store_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="8" slack="0"/>
<pin id="520" dir="0" index="1" bw="8" slack="3"/>
<pin id="521" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/4 "/>
</bind>
</comp>

<comp id="523" class="1004" name="store_ln77_store_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="8" slack="0"/>
<pin id="525" dir="0" index="1" bw="8" slack="3"/>
<pin id="526" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/4 "/>
</bind>
</comp>

<comp id="528" class="1004" name="store_ln77_store_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="8" slack="0"/>
<pin id="530" dir="0" index="1" bw="8" slack="3"/>
<pin id="531" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/4 "/>
</bind>
</comp>

<comp id="533" class="1004" name="store_ln77_store_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="8" slack="0"/>
<pin id="535" dir="0" index="1" bw="8" slack="3"/>
<pin id="536" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/4 "/>
</bind>
</comp>

<comp id="538" class="1004" name="store_ln77_store_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="8" slack="0"/>
<pin id="540" dir="0" index="1" bw="8" slack="3"/>
<pin id="541" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/4 "/>
</bind>
</comp>

<comp id="543" class="1004" name="store_ln77_store_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="8" slack="0"/>
<pin id="545" dir="0" index="1" bw="8" slack="3"/>
<pin id="546" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/4 "/>
</bind>
</comp>

<comp id="548" class="1004" name="store_ln77_store_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="8" slack="0"/>
<pin id="550" dir="0" index="1" bw="8" slack="3"/>
<pin id="551" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/4 "/>
</bind>
</comp>

<comp id="553" class="1004" name="store_ln77_store_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="8" slack="0"/>
<pin id="555" dir="0" index="1" bw="8" slack="3"/>
<pin id="556" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/4 "/>
</bind>
</comp>

<comp id="558" class="1004" name="store_ln77_store_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="8" slack="0"/>
<pin id="560" dir="0" index="1" bw="8" slack="3"/>
<pin id="561" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/4 "/>
</bind>
</comp>

<comp id="563" class="1004" name="store_ln77_store_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="8" slack="0"/>
<pin id="565" dir="0" index="1" bw="8" slack="3"/>
<pin id="566" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/4 "/>
</bind>
</comp>

<comp id="568" class="1004" name="store_ln77_store_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="8" slack="0"/>
<pin id="570" dir="0" index="1" bw="8" slack="3"/>
<pin id="571" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/4 "/>
</bind>
</comp>

<comp id="573" class="1004" name="store_ln77_store_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="8" slack="0"/>
<pin id="575" dir="0" index="1" bw="8" slack="3"/>
<pin id="576" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/4 "/>
</bind>
</comp>

<comp id="578" class="1004" name="store_ln77_store_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="8" slack="0"/>
<pin id="580" dir="0" index="1" bw="8" slack="3"/>
<pin id="581" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/4 "/>
</bind>
</comp>

<comp id="583" class="1004" name="store_ln77_store_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="8" slack="0"/>
<pin id="585" dir="0" index="1" bw="8" slack="3"/>
<pin id="586" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/4 "/>
</bind>
</comp>

<comp id="588" class="1004" name="store_ln77_store_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="8" slack="0"/>
<pin id="590" dir="0" index="1" bw="8" slack="3"/>
<pin id="591" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/4 "/>
</bind>
</comp>

<comp id="593" class="1004" name="store_ln77_store_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="8" slack="0"/>
<pin id="595" dir="0" index="1" bw="8" slack="3"/>
<pin id="596" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/4 "/>
</bind>
</comp>

<comp id="598" class="1004" name="store_ln77_store_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="8" slack="0"/>
<pin id="600" dir="0" index="1" bw="8" slack="3"/>
<pin id="601" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/4 "/>
</bind>
</comp>

<comp id="603" class="1004" name="store_ln77_store_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="8" slack="0"/>
<pin id="605" dir="0" index="1" bw="8" slack="3"/>
<pin id="606" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/4 "/>
</bind>
</comp>

<comp id="608" class="1004" name="store_ln77_store_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="0"/>
<pin id="610" dir="0" index="1" bw="8" slack="3"/>
<pin id="611" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/4 "/>
</bind>
</comp>

<comp id="613" class="1004" name="store_ln77_store_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="8" slack="0"/>
<pin id="615" dir="0" index="1" bw="8" slack="3"/>
<pin id="616" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/4 "/>
</bind>
</comp>

<comp id="618" class="1004" name="store_ln77_store_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="8" slack="0"/>
<pin id="620" dir="0" index="1" bw="8" slack="3"/>
<pin id="621" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/4 "/>
</bind>
</comp>

<comp id="623" class="1004" name="store_ln77_store_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="8" slack="0"/>
<pin id="625" dir="0" index="1" bw="8" slack="3"/>
<pin id="626" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/4 "/>
</bind>
</comp>

<comp id="628" class="1004" name="store_ln77_store_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="8" slack="0"/>
<pin id="630" dir="0" index="1" bw="8" slack="3"/>
<pin id="631" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/4 "/>
</bind>
</comp>

<comp id="633" class="1004" name="store_ln77_store_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="8" slack="0"/>
<pin id="635" dir="0" index="1" bw="8" slack="3"/>
<pin id="636" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/4 "/>
</bind>
</comp>

<comp id="638" class="1004" name="store_ln77_store_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="8" slack="0"/>
<pin id="640" dir="0" index="1" bw="8" slack="3"/>
<pin id="641" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/4 "/>
</bind>
</comp>

<comp id="643" class="1004" name="lhs_V_6_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="11" slack="1"/>
<pin id="645" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_6/5 "/>
</bind>
</comp>

<comp id="646" class="1004" name="zext_ln895_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="17" slack="1"/>
<pin id="648" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln895/5 "/>
</bind>
</comp>

<comp id="649" class="1004" name="zext_ln895_1_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="22" slack="1"/>
<pin id="651" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln895_1/6 "/>
</bind>
</comp>

<comp id="652" class="1004" name="icmp_ln895_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="23" slack="0"/>
<pin id="654" dir="0" index="1" bw="23" slack="1"/>
<pin id="655" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895/6 "/>
</bind>
</comp>

<comp id="657" class="1004" name="condition_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="0"/>
<pin id="659" dir="0" index="1" bw="1" slack="0"/>
<pin id="660" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="condition/6 "/>
</bind>
</comp>

<comp id="664" class="1007" name="grp_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="8" slack="0"/>
<pin id="666" dir="0" index="1" bw="8" slack="0"/>
<pin id="667" dir="0" index="2" bw="16" slack="0"/>
<pin id="668" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="ret_V_4/3 rhs_V_2/3 ret_V/3 "/>
</bind>
</comp>

<comp id="672" class="1007" name="ret_V_6_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="11" slack="0"/>
<pin id="674" dir="0" index="1" bw="11" slack="0"/>
<pin id="675" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_6/5 "/>
</bind>
</comp>

<comp id="678" class="1007" name="mul_ln895_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="17" slack="0"/>
<pin id="680" dir="0" index="1" bw="27" slack="0"/>
<pin id="681" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln895/5 "/>
</bind>
</comp>

<comp id="684" class="1005" name="p_0343_0_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="8" slack="2"/>
<pin id="686" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_0343_0 "/>
</bind>
</comp>

<comp id="690" class="1005" name="x0_V_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="8" slack="3"/>
<pin id="692" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="x0_V "/>
</bind>
</comp>

<comp id="696" class="1005" name="buffer_1_V_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="8" slack="3"/>
<pin id="698" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="buffer_1_V "/>
</bind>
</comp>

<comp id="702" class="1005" name="buffer_2_V_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="8" slack="3"/>
<pin id="704" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="buffer_2_V "/>
</bind>
</comp>

<comp id="708" class="1005" name="buffer_3_V_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="8" slack="3"/>
<pin id="710" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="buffer_3_V "/>
</bind>
</comp>

<comp id="714" class="1005" name="buffer_4_V_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="8" slack="3"/>
<pin id="716" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="buffer_4_V "/>
</bind>
</comp>

<comp id="720" class="1005" name="buffer_5_V_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="8" slack="3"/>
<pin id="722" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="buffer_5_V "/>
</bind>
</comp>

<comp id="726" class="1005" name="buffer_6_V_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="8" slack="3"/>
<pin id="728" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="buffer_6_V "/>
</bind>
</comp>

<comp id="732" class="1005" name="buffer_7_V_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="8" slack="3"/>
<pin id="734" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="buffer_7_V "/>
</bind>
</comp>

<comp id="738" class="1005" name="buffer_8_V_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="8" slack="3"/>
<pin id="740" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="buffer_8_V "/>
</bind>
</comp>

<comp id="744" class="1005" name="buffer_9_V_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="8" slack="3"/>
<pin id="746" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="buffer_9_V "/>
</bind>
</comp>

<comp id="750" class="1005" name="buffer_10_V_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="8" slack="3"/>
<pin id="752" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="buffer_10_V "/>
</bind>
</comp>

<comp id="756" class="1005" name="buffer_11_V_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="8" slack="3"/>
<pin id="758" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="buffer_11_V "/>
</bind>
</comp>

<comp id="762" class="1005" name="buffer_12_V_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="8" slack="3"/>
<pin id="764" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="buffer_12_V "/>
</bind>
</comp>

<comp id="768" class="1005" name="buffer_13_V_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="8" slack="3"/>
<pin id="770" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="buffer_13_V "/>
</bind>
</comp>

<comp id="774" class="1005" name="buffer_14_V_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="8" slack="3"/>
<pin id="776" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="buffer_14_V "/>
</bind>
</comp>

<comp id="780" class="1005" name="buffer_15_V_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="8" slack="3"/>
<pin id="782" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="buffer_15_V "/>
</bind>
</comp>

<comp id="786" class="1005" name="buffer_16_V_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="8" slack="3"/>
<pin id="788" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="buffer_16_V "/>
</bind>
</comp>

<comp id="792" class="1005" name="buffer_17_V_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="8" slack="3"/>
<pin id="794" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="buffer_17_V "/>
</bind>
</comp>

<comp id="798" class="1005" name="buffer_18_V_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="8" slack="3"/>
<pin id="800" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="buffer_18_V "/>
</bind>
</comp>

<comp id="804" class="1005" name="buffer_19_V_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="8" slack="3"/>
<pin id="806" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="buffer_19_V "/>
</bind>
</comp>

<comp id="810" class="1005" name="buffer_20_V_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="8" slack="3"/>
<pin id="812" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="buffer_20_V "/>
</bind>
</comp>

<comp id="816" class="1005" name="buffer_21_V_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="8" slack="3"/>
<pin id="818" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="buffer_21_V "/>
</bind>
</comp>

<comp id="822" class="1005" name="buffer_22_V_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="8" slack="3"/>
<pin id="824" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="buffer_22_V "/>
</bind>
</comp>

<comp id="828" class="1005" name="buffer_23_V_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="8" slack="3"/>
<pin id="830" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="buffer_23_V "/>
</bind>
</comp>

<comp id="834" class="1005" name="buffer_24_V_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="8" slack="3"/>
<pin id="836" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="buffer_24_V "/>
</bind>
</comp>

<comp id="840" class="1005" name="buffer_25_V_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="8" slack="3"/>
<pin id="842" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="buffer_25_V "/>
</bind>
</comp>

<comp id="846" class="1005" name="buffer_26_V_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="8" slack="3"/>
<pin id="848" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="buffer_26_V "/>
</bind>
</comp>

<comp id="852" class="1005" name="buffer_27_V_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="8" slack="3"/>
<pin id="854" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="buffer_27_V "/>
</bind>
</comp>

<comp id="858" class="1005" name="buffer_28_V_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="8" slack="3"/>
<pin id="860" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="buffer_28_V "/>
</bind>
</comp>

<comp id="864" class="1005" name="buffer_29_V_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="8" slack="3"/>
<pin id="866" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="buffer_29_V "/>
</bind>
</comp>

<comp id="870" class="1005" name="buffer_30_V_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="8" slack="3"/>
<pin id="872" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="buffer_30_V "/>
</bind>
</comp>

<comp id="876" class="1005" name="val_V_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="8" slack="1"/>
<pin id="878" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="val_V "/>
</bind>
</comp>

<comp id="882" class="1005" name="ret_V_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="17" slack="1"/>
<pin id="884" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="887" class="1005" name="ps_V_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="11" slack="1"/>
<pin id="889" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="ps_V "/>
</bind>
</comp>

<comp id="892" class="1005" name="sum_V_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="22" slack="0"/>
<pin id="894" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

<comp id="897" class="1005" name="res_2_V_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="17" slack="1"/>
<pin id="899" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="res_2_V "/>
</bind>
</comp>

<comp id="902" class="1005" name="ret_V_6_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="22" slack="1"/>
<pin id="904" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_6 "/>
</bind>
</comp>

<comp id="907" class="1005" name="mul_ln895_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="27" slack="1"/>
<pin id="909" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln895 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="8" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="8" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="8" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="8" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="8" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="8" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="8" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="8" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="8" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="8" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="8" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="8" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="8" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="8" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="8" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="48" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="4" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="78" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="6" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="50" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="238"><net_src comp="232" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="246"><net_src comp="239" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="239" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="242" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="348"><net_src comp="252" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="255" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="264" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="267" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="294" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="297" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="306" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="309" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="345" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="349" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="377" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="357" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="353" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="396"><net_src comp="387" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="383" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="393" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="406"><net_src comp="397" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="365" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="361" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="416"><net_src comp="407" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="421"><net_src comp="373" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="369" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="417" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="413" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="423" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="436"><net_src comp="427" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="441"><net_src comp="403" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="433" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="448"><net_src comp="52" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="54" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="453"><net_src comp="443" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="458"><net_src comp="225" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="450" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="466"><net_src comp="56" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="454" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="468"><net_src comp="58" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="469"><net_src comp="60" pin="0"/><net_sink comp="460" pin=3"/></net>

<net id="474"><net_src comp="460" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="62" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="481"><net_src comp="470" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="64" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="460" pin="4"/><net_sink comp="476" pin=2"/></net>

<net id="492"><net_src comp="342" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="497"><net_src comp="339" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="502"><net_src comp="336" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="507"><net_src comp="333" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="512"><net_src comp="330" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="517"><net_src comp="327" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="522"><net_src comp="324" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="527"><net_src comp="321" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="532"><net_src comp="318" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="537"><net_src comp="315" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="542"><net_src comp="312" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="547"><net_src comp="309" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="552"><net_src comp="306" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="557"><net_src comp="303" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="562"><net_src comp="300" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="567"><net_src comp="297" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="572"><net_src comp="294" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="577"><net_src comp="291" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="582"><net_src comp="288" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="587"><net_src comp="285" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="592"><net_src comp="282" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="597"><net_src comp="279" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="602"><net_src comp="276" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="607"><net_src comp="273" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="612"><net_src comp="270" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="617"><net_src comp="267" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="622"><net_src comp="264" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="627"><net_src comp="261" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="632"><net_src comp="258" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="637"><net_src comp="255" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="642"><net_src comp="252" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="656"><net_src comp="649" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="661"><net_src comp="652" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="76" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="663"><net_src comp="657" pin="2"/><net_sink comp="214" pin=2"/></net>

<net id="669"><net_src comp="235" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="670"><net_src comp="235" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="671"><net_src comp="248" pin="1"/><net_sink comp="664" pin=2"/></net>

<net id="676"><net_src comp="643" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="643" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="682"><net_src comp="646" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="66" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="687"><net_src comp="80" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="689"><net_src comp="684" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="693"><net_src comp="84" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="695"><net_src comp="690" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="699"><net_src comp="88" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="701"><net_src comp="696" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="705"><net_src comp="92" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="707"><net_src comp="702" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="711"><net_src comp="96" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="713"><net_src comp="708" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="717"><net_src comp="100" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="719"><net_src comp="714" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="723"><net_src comp="104" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="725"><net_src comp="720" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="729"><net_src comp="108" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="731"><net_src comp="726" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="735"><net_src comp="112" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="737"><net_src comp="732" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="741"><net_src comp="116" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="743"><net_src comp="738" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="747"><net_src comp="120" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="749"><net_src comp="744" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="753"><net_src comp="124" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="755"><net_src comp="750" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="759"><net_src comp="128" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="761"><net_src comp="756" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="765"><net_src comp="132" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="767"><net_src comp="762" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="771"><net_src comp="136" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="773"><net_src comp="768" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="777"><net_src comp="140" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="779"><net_src comp="774" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="783"><net_src comp="144" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="785"><net_src comp="780" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="789"><net_src comp="148" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="791"><net_src comp="786" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="795"><net_src comp="152" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="797"><net_src comp="792" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="801"><net_src comp="156" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="803"><net_src comp="798" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="807"><net_src comp="160" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="809"><net_src comp="804" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="813"><net_src comp="164" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="815"><net_src comp="810" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="819"><net_src comp="168" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="821"><net_src comp="816" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="825"><net_src comp="172" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="827"><net_src comp="822" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="831"><net_src comp="176" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="833"><net_src comp="828" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="837"><net_src comp="180" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="839"><net_src comp="834" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="843"><net_src comp="184" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="845"><net_src comp="840" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="849"><net_src comp="188" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="851"><net_src comp="846" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="855"><net_src comp="192" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="857"><net_src comp="852" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="861"><net_src comp="196" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="863"><net_src comp="858" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="867"><net_src comp="200" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="869"><net_src comp="864" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="873"><net_src comp="204" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="875"><net_src comp="870" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="879"><net_src comp="208" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="881"><net_src comp="876" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="885"><net_src comp="664" pin="3"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="890"><net_src comp="437" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="895"><net_src comp="454" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="900"><net_src comp="476" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="905"><net_src comp="672" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="910"><net_src comp="678" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="652" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: detect | {6 }
 - Input state : 
	Port: Seuil_calc2::do_gen : e | {2 }
  - Chain level:
	State 1
		empty : 1
		empty_66 : 1
	State 2
	State 3
		lhs_V_4 : 1
		ret_V_4 : 2
		ret_V_5 : 1
		lhs_V : 2
		rhs_V_2 : 3
		ret_V : 4
	State 4
		zext_ln215 : 1
		zext_ln215_1 : 1
		zext_ln215_2 : 1
		zext_ln215_3 : 1
		zext_ln215_4 : 1
		zext_ln215_5 : 1
		zext_ln215_6 : 1
		zext_ln215_7 : 1
		add_ln215 : 2
		zext_ln215_8 : 3
		add_ln215_1 : 2
		zext_ln215_9 : 3
		add_ln215_2 : 4
		zext_ln215_10 : 5
		add_ln215_3 : 2
		zext_ln215_11 : 3
		add_ln215_4 : 2
		zext_ln215_12 : 3
		add_ln215_5 : 4
		zext_ln215_13 : 5
		ps_V : 6
		sext_ln700 : 1
		sum_V : 2
		trunc_ln : 3
		icmp_ln879 : 4
		res_2_V : 5
		store_ln77 : 1
		store_ln77 : 1
		store_ln77 : 1
		store_ln77 : 1
		store_ln77 : 1
		store_ln77 : 1
		store_ln77 : 1
		store_ln77 : 1
		store_ln77 : 1
		store_ln77 : 1
		store_ln77 : 1
		store_ln77 : 1
		store_ln77 : 1
		store_ln77 : 1
		store_ln77 : 1
		store_ln77 : 1
		store_ln77 : 1
		store_ln77 : 1
		store_ln77 : 1
		store_ln77 : 1
		store_ln77 : 1
		store_ln77 : 1
		store_ln77 : 1
		store_ln77 : 1
		store_ln77 : 1
		store_ln77 : 1
		store_ln77 : 1
		store_ln77 : 1
		store_ln77 : 1
		store_ln77 : 1
		store_ln77 : 1
	State 5
		ret_V_6 : 1
		mul_ln895 : 1
	State 6
		icmp_ln895 : 1
		condition : 2
		write_ln73 : 2
		empty_67 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |     add_ln215_fu_377    |    0    |    0    |    15   |
|          |    add_ln215_1_fu_387   |    0    |    0    |    15   |
|          |    add_ln215_2_fu_397   |    0    |    0    |    16   |
|    add   |    add_ln215_3_fu_407   |    0    |    0    |    15   |
|          |    add_ln215_4_fu_417   |    0    |    0    |    15   |
|          |    add_ln215_5_fu_427   |    0    |    0    |    16   |
|          |       ps_V_fu_437       |    0    |    0    |    17   |
|          |       sum_V_fu_454      |    0    |    0    |    29   |
|----------|-------------------------|---------|---------|---------|
|          |      ret_V_5_fu_242     |    0    |    0    |    42   |
|    mul   |      ret_V_6_fu_672     |    1    |    0    |    0    |
|          |     mul_ln895_fu_678    |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   icmp   |    icmp_ln879_fu_470    |    0    |    0    |    18   |
|          |    icmp_ln895_fu_652    |    0    |    0    |    18   |
|----------|-------------------------|---------|---------|---------|
|  select  |      res_2_V_fu_476     |    0    |    0    |    17   |
|----------|-------------------------|---------|---------|---------|
|    xor   |     condition_fu_657    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|  mulsub  |        grp_fu_664       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |    val_V_read_fu_208    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln73_write_fu_214 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      lhs_V_4_fu_235     |    0    |    0    |    0    |
|          |      lhs_V_5_fu_239     |    0    |    0    |    0    |
|          |       lhs_V_fu_248      |    0    |    0    |    0    |
|          |    zext_ln215_fu_345    |    0    |    0    |    0    |
|          |   zext_ln215_1_fu_349   |    0    |    0    |    0    |
|          |   zext_ln215_2_fu_353   |    0    |    0    |    0    |
|          |   zext_ln215_3_fu_357   |    0    |    0    |    0    |
|          |   zext_ln215_4_fu_361   |    0    |    0    |    0    |
|          |   zext_ln215_5_fu_365   |    0    |    0    |    0    |
|   zext   |   zext_ln215_6_fu_369   |    0    |    0    |    0    |
|          |   zext_ln215_7_fu_373   |    0    |    0    |    0    |
|          |   zext_ln215_8_fu_383   |    0    |    0    |    0    |
|          |   zext_ln215_9_fu_393   |    0    |    0    |    0    |
|          |   zext_ln215_10_fu_403  |    0    |    0    |    0    |
|          |   zext_ln215_11_fu_413  |    0    |    0    |    0    |
|          |   zext_ln215_12_fu_423  |    0    |    0    |    0    |
|          |   zext_ln215_13_fu_433  |    0    |    0    |    0    |
|          |      lhs_V_6_fu_643     |    0    |    0    |    0    |
|          |    zext_ln895_fu_646    |    0    |    0    |    0    |
|          |   zext_ln895_1_fu_649   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|      shl_ln_fu_443      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   sext   |    sext_ln700_fu_450    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|     trunc_ln_fu_460     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    3    |    0    |   235   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|buffer_10_V_reg_750|    8   |
|buffer_11_V_reg_756|    8   |
|buffer_12_V_reg_762|    8   |
|buffer_13_V_reg_768|    8   |
|buffer_14_V_reg_774|    8   |
|buffer_15_V_reg_780|    8   |
|buffer_16_V_reg_786|    8   |
|buffer_17_V_reg_792|    8   |
|buffer_18_V_reg_798|    8   |
|buffer_19_V_reg_804|    8   |
| buffer_1_V_reg_696|    8   |
|buffer_20_V_reg_810|    8   |
|buffer_21_V_reg_816|    8   |
|buffer_22_V_reg_822|    8   |
|buffer_23_V_reg_828|    8   |
|buffer_24_V_reg_834|    8   |
|buffer_25_V_reg_840|    8   |
|buffer_26_V_reg_846|    8   |
|buffer_27_V_reg_852|    8   |
|buffer_28_V_reg_858|    8   |
|buffer_29_V_reg_864|    8   |
| buffer_2_V_reg_702|    8   |
|buffer_30_V_reg_870|    8   |
| buffer_3_V_reg_708|    8   |
| buffer_4_V_reg_714|    8   |
| buffer_5_V_reg_720|    8   |
| buffer_6_V_reg_726|    8   |
| buffer_7_V_reg_732|    8   |
| buffer_8_V_reg_738|    8   |
| buffer_9_V_reg_744|    8   |
| mul_ln895_reg_907 |   27   |
|  p_0108_0_reg_221 |   22   |
|  p_0343_0_reg_684 |    8   |
|    ps_V_reg_887   |   11   |
|  res_2_V_reg_897  |   17   |
|  ret_V_6_reg_902  |   22   |
|   ret_V_reg_882   |   17   |
|   sum_V_reg_892   |   22   |
|   val_V_reg_876   |    8   |
|    x0_V_reg_690   |    8   |
+-------------------+--------+
|       Total       |   402  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    3   |    0   |   235  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   402  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   402  |   235  |
+-----------+--------+--------+--------+
