$date
	Tue Oct 22 12:41:36 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module SE_tb $end
$var wire 32 ! inmExt [31:0] $end
$var reg 25 " inm [24:0] $end
$var reg 2 # src [1:0] $end
$scope module UUT $end
$var wire 25 $ inm [24:0] $end
$var wire 2 % src [1:0] $end
$var reg 32 & inmExt [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#1000
b11111111111111111111100000000000 !
b11111111111111111111100000000000 &
b1000000000000000000000000 "
b1000000000000000000000000 $
#2000
b0 !
b0 &
b1 #
b1 %
b0 "
b0 $
#3000
b1111111111111111111111111111111 !
b1111111111111111111111111111111 &
b1111111111111111111111111 "
b1111111111111111111111111 $
#4000
b0 !
b0 &
b10 #
b10 %
b0 "
b0 $
#5000
b111111111111111111110101011010 !
b111111111111111111110101011010 &
b1010101010101010101010101 "
b1010101010101010101010101 $
#6000
b0 !
b0 &
b11 #
b11 %
b0 "
b0 $
#7000
b111111111111000000000000 !
b111111111111000000000000 &
b1111111111111111111111111 "
b1111111111111111111111111 $
#8000
