synthesis:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Sun Jun 29 01:16:37 2025


Command Line:  C:\lscc\diamond\3.12\ispfpga\bin\nt64\synthesis.exe -f dphy_raw_fifo.synproj -sdc C:/Users/rui/Desktop/win10_crosslink/win10_test_mipi_v2/ip/fifo/dphy_raw_fifo/dphy_raw_fifo.ldc -gui 

Synthesis options:
The -a option is lifmd.
The -s option is 6.
The -t option is CKFBGA80.
The -d option is LIF-MD6000.
Using package CKFBGA80.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : LIFMD

### Device  : LIF-MD6000

### Package : CKFBGA80

### Speed   : 6

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = dphy_raw_fifo.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Use IO Insertion = FALSE
Use IO Reg = FALSE (implied)
WARNING - synthesis: Cannot pack registers into I/Os because use_io_insertion is FALSE.
WARNING - synthesis: Ignoring user setting of use_io_reg. Value is set to FALSE.
Use IO Reg = FALSE
Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/rui/Desktop/win10_crosslink/win10_test_mipi_v2/ip/fifo/dphy_raw_fifo (searchpath added)
Verilog design file = C:/lscc/diamond/3.12/cae_library/synthesis/verilog/lifmd.v
Verilog design file = C:/lscc/diamond/3.12/cae_library/synthesis/verilog/pmi_def.v
Verilog design file = C:/Users/rui/Desktop/win10_crosslink/win10_test_mipi_v2/ip/fifo/dphy_raw_fifo/dphy_raw_fifo.v
NGO file = C:/Users/rui/Desktop/win10_crosslink/win10_test_mipi_v2/ip/fifo/dphy_raw_fifo/dphy_raw_fifo.ngo
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
-sdc option: SDC file input is C:/Users/rui/Desktop/win10_crosslink/win10_test_mipi_v2/ip/fifo/dphy_raw_fifo/dphy_raw_fifo.ldc.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Analyzing Verilog file C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/lifmd.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/diamond/3.12/cae_library/synthesis/verilog/lifmd.v. VERI-1482
Analyzing Verilog file c:/lscc/diamond/3.12/cae_library/synthesis/verilog/pmi_def.v. VERI-1482
Analyzing Verilog file c:/users/rui/desktop/win10_crosslink/win10_test_mipi_v2/ip/fifo/dphy_raw_fifo/dphy_raw_fifo.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/lifmd.v. VERI-1482
Top module name (Verilog): dphy_raw_fifo
INFO - synthesis: c:/users/rui/desktop/win10_crosslink/win10_test_mipi_v2/ip/fifo/dphy_raw_fifo/dphy_raw_fifo.v(8): compiling module dphy_raw_fifo. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/lifmd.v(25): compiling module AND2. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/lifmd.v(357): compiling module INV. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/lifmd.v(640): compiling module OR2. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/lifmd.v(794): compiling module XOR2. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/lifmd.v(694): compiling module ROM16X1A(initval=16'b0110100110010110). VERI-1018
INFO - synthesis: C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/lifmd.v(694): compiling module ROM16X1A(initval=16'b010000010000). VERI-1018
INFO - synthesis: C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/lifmd.v(694): compiling module ROM16X1A(initval=16'b01000000000100). VERI-1018
INFO - synthesis: C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/lifmd.v(694): compiling module ROM16X1A(initval=16'b0101000000). VERI-1018
INFO - synthesis: C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/lifmd.v(694): compiling module ROM16X1A(initval=16'b0100000000000001). VERI-1018
INFO - synthesis: C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/lifmd.v(1094): compiling module PDPW8KE(CSDECODE_W="0b001",RESETMODE="ASYNC"). VERI-1018
INFO - synthesis: C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/lifmd.v(104): compiling module FD1P3BX. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/lifmd.v(113): compiling module FD1P3DX. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/lifmd.v(162): compiling module FD1S3DX. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/lifmd.v(154): compiling module FD1S3BX. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/lifmd.v(70): compiling module CCU2C(INIT0=16'b0110011010101010,INIT1=16'b0110011010101010,INJECT1_0="NO",INJECT1_1="NO"). VERI-1018
INFO - synthesis: C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/lifmd.v(70): compiling module CCU2C(INJECT1_0="NO",INJECT1_1="NO"). VERI-1018
INFO - synthesis: C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/lifmd.v(70): compiling module CCU2C(INIT0=16'b1001100110101010,INIT1=16'b1001100110101010,INJECT1_0="NO",INJECT1_1="NO"). VERI-1018
INFO - synthesis: C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/lifmd.v(741): compiling module VHI. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/lifmd.v(745): compiling module VLO. VERI-1018
WARNING - synthesis: c:/users/rui/desktop/win10_crosslink/win10_test_mipi_v2/ip/fifo/dphy_raw_fifo/dphy_raw_fifo.v(573): input port CIN is not connected on this instance. VDB-1013
WARNING - synthesis: c:/users/rui/desktop/win10_crosslink/win10_test_mipi_v2/ip/fifo/dphy_raw_fifo/dphy_raw_fifo.v(605): input port CIN is not connected on this instance. VDB-1013
WARNING - synthesis: c:/users/rui/desktop/win10_crosslink/win10_test_mipi_v2/ip/fifo/dphy_raw_fifo/dphy_raw_fifo.v(637): input port CIN is not connected on this instance. VDB-1013
WARNING - synthesis: c:/users/rui/desktop/win10_crosslink/win10_test_mipi_v2/ip/fifo/dphy_raw_fifo/dphy_raw_fifo.v(677): input port CIN is not connected on this instance. VDB-1013
WARNING - synthesis: c:/users/rui/desktop/win10_crosslink/win10_test_mipi_v2/ip/fifo/dphy_raw_fifo/dphy_raw_fifo.v(717): input port CIN is not connected on this instance. VDB-1013
WARNING - synthesis: c:/users/rui/desktop/win10_crosslink/win10_test_mipi_v2/ip/fifo/dphy_raw_fifo/dphy_raw_fifo.v(757): input port CIN is not connected on this instance. VDB-1013
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/sn5w00/data/sn5wlib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'sn5w6000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.38.
WARNING - synthesis: There are no design constraints in the file C:/Users/rui/Desktop/win10_crosslink/win10_test_mipi_v2/ip/fifo/dphy_raw_fifo/dphy_raw_fifo.ldc
Top-level module name = dphy_raw_fifo.
WARNING - synthesis: Couldn't bind cell OFE1P3BX to technology library
WARNING - synthesis: Couldn't bind cell OFE1P3DX to technology library
WARNING - synthesis: Couldn't bind cell OFE1P3IX to technology library
WARNING - synthesis: Couldn't bind cell OFE1P3JX to technology library
WARNING - synthesis: Couldn't bind cell ROM16X1 to technology library
WARNING - synthesis: Couldn't bind cell ROM32X1 to technology library
WARNING - synthesis: Couldn't bind cell ROM64X1 to technology library
WARNING - synthesis: Couldn't bind cell ROM128X1 to technology library
WARNING - synthesis: Couldn't bind cell ROM256X1 to technology library
WARNING - synthesis: There are no design constraints in the file C:/Users/rui/Desktop/win10_crosslink/win10_test_mipi_v2/ip/fifo/dphy_raw_fifo/dphy_raw_fifo.ldc
This ldc file was generated by Clarity Designer!

WARNING - synthesis: c:/users/rui/desktop/win10_crosslink/win10_test_mipi_v2/ip/fifo/dphy_raw_fifo/dphy_raw_fifo.v(169): Removing unused instance _6. VDB-5034
WARNING - synthesis: c:/users/rui/desktop/win10_crosslink/win10_test_mipi_v2/ip/fifo/dphy_raw_fifo/dphy_raw_fifo.v(171): Removing unused instance _7. VDB-5034
WARNING - synthesis: c:/users/rui/desktop/win10_crosslink/win10_test_mipi_v2/ip/fifo/dphy_raw_fifo/dphy_raw_fifo.v(173): Removing unused instance _8. VDB-5034
WARNING - synthesis: c:/users/rui/desktop/win10_crosslink/win10_test_mipi_v2/ip/fifo/dphy_raw_fifo/dphy_raw_fifo.v(175): Removing unused instance _9. VDB-5034
WARNING - synthesis: c:/users/rui/desktop/win10_crosslink/win10_test_mipi_v2/ip/fifo/dphy_raw_fifo/dphy_raw_fifo.v(177): Removing unused instance _10. VDB-5034
WARNING - synthesis: c:/users/rui/desktop/win10_crosslink/win10_test_mipi_v2/ip/fifo/dphy_raw_fifo/dphy_raw_fifo.v(179): Removing unused instance _11. VDB-5034
WARNING - synthesis: c:/users/rui/desktop/win10_crosslink/win10_test_mipi_v2/ip/fifo/dphy_raw_fifo/dphy_raw_fifo.v(181): Removing unused instance _12. VDB-5034
WARNING - synthesis: c:/users/rui/desktop/win10_crosslink/win10_test_mipi_v2/ip/fifo/dphy_raw_fifo/dphy_raw_fifo.v(183): Removing unused instance _13. VDB-5034
WARNING - synthesis: c:/users/rui/desktop/win10_crosslink/win10_test_mipi_v2/ip/fifo/dphy_raw_fifo/dphy_raw_fifo.v(185): Removing unused instance _14. VDB-5034
WARNING - synthesis: c:/users/rui/desktop/win10_crosslink/win10_test_mipi_v2/ip/fifo/dphy_raw_fifo/dphy_raw_fifo.v(187): Removing unused instance _15. VDB-5034
WARNING - synthesis: c:/users/rui/desktop/win10_crosslink/win10_test_mipi_v2/ip/fifo/dphy_raw_fifo/dphy_raw_fifo.v(189): Removing unused instance _16. VDB-5034
WARNING - synthesis: c:/users/rui/desktop/win10_crosslink/win10_test_mipi_v2/ip/fifo/dphy_raw_fifo/dphy_raw_fifo.v(191): Removing unused instance _17. VDB-5034
WARNING - synthesis: c:/users/rui/desktop/win10_crosslink/win10_test_mipi_v2/ip/fifo/dphy_raw_fifo/dphy_raw_fifo.v(193): Removing unused instance _18. VDB-5034
WARNING - synthesis: c:/users/rui/desktop/win10_crosslink/win10_test_mipi_v2/ip/fifo/dphy_raw_fifo/dphy_raw_fifo.v(195): Removing unused instance _19. VDB-5034
WARNING - synthesis: c:/users/rui/desktop/win10_crosslink/win10_test_mipi_v2/ip/fifo/dphy_raw_fifo/dphy_raw_fifo.v(197): Removing unused instance _20. VDB-5034
WARNING - synthesis: c:/users/rui/desktop/win10_crosslink/win10_test_mipi_v2/ip/fifo/dphy_raw_fifo/dphy_raw_fifo.v(239): Removing unused instance _21. VDB-5034
WARNING - synthesis: c:/users/rui/desktop/win10_crosslink/win10_test_mipi_v2/ip/fifo/dphy_raw_fifo/dphy_raw_fifo.v(241): Removing unused instance _22. VDB-5034
WARNING - synthesis: c:/users/rui/desktop/win10_crosslink/win10_test_mipi_v2/ip/fifo/dphy_raw_fifo/dphy_raw_fifo.v(283): Removing unused instance _23. VDB-5034
WARNING - synthesis: c:/users/rui/desktop/win10_crosslink/win10_test_mipi_v2/ip/fifo/dphy_raw_fifo/dphy_raw_fifo.v(312): Removing unused instance _24. VDB-5034
######## Missing driver on net n230. Patching with GND.
######## Missing driver on net n229. Patching with GND.
######## Missing driver on net n231. Patching with GND.
######## Missing driver on net n232. Patching with GND.
######## Missing driver on net n233. Patching with GND.
######## Missing driver on net n234. Patching with GND.



Duplicate register/latch removal. FF_62 is a one-to-one match with FF_56.
Duplicate register/latch removal. FF_44 is a one-to-one match with FF_38.
Duplicate register/latch removal. FF_62 is a one-to-one match with FF_56.
Duplicate register/latch removal. FF_44 is a one-to-one match with FF_38.
Duplicate register/latch removal. FF_62 is a one-to-one match with FF_56.
Duplicate register/latch removal. FF_44 is a one-to-one match with FF_38.
Duplicate register/latch removal. FF_62 is a one-to-one match with FF_56.
Duplicate register/latch removal. FF_44 is a one-to-one match with FF_38.
Duplicate register/latch removal. FF_62 is a one-to-one match with FF_56.
Duplicate register/latch removal. FF_44 is a one-to-one match with FF_38.
Duplicate register/latch removal. FF_62 is a one-to-one match with FF_56.
Duplicate register/latch removal. FF_44 is a one-to-one match with FF_38.
Duplicate register/latch removal. FF_62 is a one-to-one match with FF_56.
Duplicate register/latch removal. FF_44 is a one-to-one match with FF_38.
Duplicate register/latch removal. FF_62 is a one-to-one match with FF_56.
Duplicate register/latch removal. FF_44 is a one-to-one match with FF_38.
Duplicate register/latch removal. FF_62 is a one-to-one match with FF_56.
Duplicate register/latch removal. FF_44 is a one-to-one match with FF_38.
Duplicate register/latch removal. FF_62 is a one-to-one match with FF_56.
Duplicate register/latch removal. FF_44 is a one-to-one match with FF_38.
Duplicate register/latch removal. FF_62 is a one-to-one match with FF_56.
Duplicate register/latch removal. FF_44 is a one-to-one match with FF_38.
######## GSR will not be inferred in an NGO flow, unless force_gsr=yes.
Duplicate register/latch removal. FF_62 is a one-to-one match with FF_56.
Duplicate register/latch removal. FF_44 is a one-to-one match with FF_38.
Duplicate register/latch removal. FF_62 is a one-to-one match with FF_56.
Duplicate register/latch removal. FF_44 is a one-to-one match with FF_38.
Duplicate register/latch removal. FF_62 is a one-to-one match with FF_56.
Duplicate register/latch removal. FF_44 is a one-to-one match with FF_38.
Duplicate register/latch removal. FF_62 is a one-to-one match with FF_56.
Duplicate register/latch removal. FF_44 is a one-to-one match with FF_38.
Duplicate register/latch removal. FF_62 is a one-to-one match with FF_56.
Duplicate register/latch removal. FF_44 is a one-to-one match with FF_38.
Duplicate register/latch removal. FF_62 is a one-to-one match with FF_56.
Duplicate register/latch removal. FF_44 is a one-to-one match with FF_38.
Duplicate register/latch removal. FF_62 is a one-to-one match with FF_56.
Duplicate register/latch removal. FF_44 is a one-to-one match with FF_38.
Duplicate register/latch removal. FF_62 is a one-to-one match with FF_56.
Duplicate register/latch removal. FF_44 is a one-to-one match with FF_38.
Duplicate register/latch removal. FF_62 is a one-to-one match with FF_56.
Duplicate register/latch removal. FF_44 is a one-to-one match with FF_38.
WARNING - synthesis: There are no design constraints in the file dphy_raw_fifo_for_lpf.sdc
Writing LPF file C:/Users/rui/Desktop/win10_crosslink/win10_test_mipi_v2/ip/fifo/dphy_raw_fifo/dphy_raw_fifo.lpf.
Results of NGD DRC are available in dphy_raw_fifo_drc.log.
WARNING - synthesis: DRC checking was skipped because the -ngo option was used.
Writing NGD file C:/Users/rui/Desktop/win10_crosslink/win10_test_mipi_v2/ip/fifo/dphy_raw_fifo/dphy_raw_fifo.ngo.

################### Begin Area Report (dphy_raw_fifo)######################
Number of register bits => 74 of 6047 (1 % )
AND2 => 2
CCU2C => 28
FD1P3BX => 2
FD1P3DX => 34
FD1S3BX => 1
FD1S3DX => 37
GSR => 1
INV => 2
OR2 => 1
PDPW8KE => 2
ROM16X1A => 14
XOR2 => 12
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 0
Clock Enable Nets
Number of Clock Enables: 2
Top 2 highest fanout Clock Enables:
  Net : rden_i, loads : 24
  Net : wren_i, loads : 22
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : rRst, loads : 37
  Net : rden_i, loads : 24
  Net : wren_i, loads : 22
  Net : w_gcount_r25, loads : 6
  Net : r_gcount_w25, loads : 6
  Net : wcount_5, loads : 6
  Net : rcount_5, loads : 6
  Net : rcount_1, loads : 5
  Net : rcount_2, loads : 5
  Net : rcount_3, loads : 5
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk501 [get_nets WrClock]               |  200.000 MHz|  201.816 MHz|     7  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk500 [get_nets RdClock]               |  200.000 MHz|  201.816 MHz|     7  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 55.227  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.250  secs
--------------------------------------------------------------
