INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/Tx_top/TX_TOP/TX_TOP.srcs/sources_1/imports/sources_1/new/TX_dataPath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module n_TX_dataPath
WARNING: [VRFC 10-3380] identifier 'reg_out' is used before its declaration [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/Tx_top/TX_TOP/TX_TOP.srcs/sources_1/imports/sources_1/new/TX_dataPath.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/Tx_top/TX_TOP/TX_TOP.srcs/sources_1/imports/new/Tx_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/Tx_top/TX_TOP/TX_TOP.srcs/sources_1/imports/sources_1/new/Tx_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/Tx_top/TX_TOP/TX_TOP.srcs/sources_1/imports/sources_1/imports/new/cBits_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nBits_comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/Tx_top/TX_TOP/TX_TOP.srcs/sources_1/imports/sources_1/imports/new/dFlipFlop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dFlipFlop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/Tx_top/TX_TOP/TX_TOP.srcs/sources_1/imports/sources_1/new/four_to_oneMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_to_oneMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/Tx_top/TX_TOP/TX_TOP.srcs/sources_1/imports/sources_1/imports/new/nBits_up_down_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nBits_up_down_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/Tx_top/TX_TOP/TX_TOP.srcs/sources_1/imports/sources_1/imports/new/n_2x1mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module n_2x1mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/Tx_top/TX_TOP/TX_TOP.srcs/sources_1/imports/sources_1/new/n_shiftRegister.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module n_shiftRegister_oneBit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/cenema/Desktop/Xilinx_Projects/ChipXprt_DSD_pro/DSD_pro/Tx_top/TX_TOP/TX_TOP.srcs/sim_1/new/Tx_top_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_top_sim
