#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27be760 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x27be8f0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x27c8610 .functor NOT 1, L_0x27f2420, C4<0>, C4<0>, C4<0>;
L_0x27f2180 .functor XOR 1, L_0x27f2020, L_0x27f20e0, C4<0>, C4<0>;
L_0x27f2310 .functor XOR 1, L_0x27f2180, L_0x27f2240, C4<0>, C4<0>;
v0x27eeb20_0 .net *"_ivl_10", 0 0, L_0x27f2240;  1 drivers
v0x27eec20_0 .net *"_ivl_12", 0 0, L_0x27f2310;  1 drivers
v0x27eed00_0 .net *"_ivl_2", 0 0, L_0x27f09b0;  1 drivers
v0x27eedc0_0 .net *"_ivl_4", 0 0, L_0x27f2020;  1 drivers
v0x27eeea0_0 .net *"_ivl_6", 0 0, L_0x27f20e0;  1 drivers
v0x27eefd0_0 .net *"_ivl_8", 0 0, L_0x27f2180;  1 drivers
v0x27ef0b0_0 .net "a", 0 0, v0x27ebe40_0;  1 drivers
v0x27ef150_0 .net "b", 0 0, v0x27ebee0_0;  1 drivers
v0x27ef1f0_0 .net "c", 0 0, v0x27ebf80_0;  1 drivers
v0x27ef290_0 .var "clk", 0 0;
v0x27ef330_0 .net "d", 0 0, v0x27ec0c0_0;  1 drivers
v0x27ef3d0_0 .net "q_dut", 0 0, L_0x27f1db0;  1 drivers
v0x27ef470_0 .net "q_ref", 0 0, L_0x27c8680;  1 drivers
v0x27ef510_0 .var/2u "stats1", 159 0;
v0x27ef5b0_0 .var/2u "strobe", 0 0;
v0x27ef650_0 .net "tb_match", 0 0, L_0x27f2420;  1 drivers
v0x27ef710_0 .net "tb_mismatch", 0 0, L_0x27c8610;  1 drivers
v0x27ef7d0_0 .net "wavedrom_enable", 0 0, v0x27ec1b0_0;  1 drivers
v0x27ef870_0 .net "wavedrom_title", 511 0, v0x27ec250_0;  1 drivers
L_0x27f09b0 .concat [ 1 0 0 0], L_0x27c8680;
L_0x27f2020 .concat [ 1 0 0 0], L_0x27c8680;
L_0x27f20e0 .concat [ 1 0 0 0], L_0x27f1db0;
L_0x27f2240 .concat [ 1 0 0 0], L_0x27c8680;
L_0x27f2420 .cmp/eeq 1, L_0x27f09b0, L_0x27f2310;
S_0x27bea80 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x27be8f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x27aaea0 .functor OR 1, v0x27ebe40_0, v0x27ebee0_0, C4<0>, C4<0>;
L_0x27bf1e0 .functor OR 1, v0x27ebf80_0, v0x27ec0c0_0, C4<0>, C4<0>;
L_0x27c8680 .functor AND 1, L_0x27aaea0, L_0x27bf1e0, C4<1>, C4<1>;
v0x27c8880_0 .net *"_ivl_0", 0 0, L_0x27aaea0;  1 drivers
v0x27c8920_0 .net *"_ivl_2", 0 0, L_0x27bf1e0;  1 drivers
v0x27aaff0_0 .net "a", 0 0, v0x27ebe40_0;  alias, 1 drivers
v0x27ab090_0 .net "b", 0 0, v0x27ebee0_0;  alias, 1 drivers
v0x27eb2c0_0 .net "c", 0 0, v0x27ebf80_0;  alias, 1 drivers
v0x27eb3d0_0 .net "d", 0 0, v0x27ec0c0_0;  alias, 1 drivers
v0x27eb490_0 .net "q", 0 0, L_0x27c8680;  alias, 1 drivers
S_0x27eb5f0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x27be8f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x27ebe40_0 .var "a", 0 0;
v0x27ebee0_0 .var "b", 0 0;
v0x27ebf80_0 .var "c", 0 0;
v0x27ec020_0 .net "clk", 0 0, v0x27ef290_0;  1 drivers
v0x27ec0c0_0 .var "d", 0 0;
v0x27ec1b0_0 .var "wavedrom_enable", 0 0;
v0x27ec250_0 .var "wavedrom_title", 511 0;
E_0x27b9700/0 .event negedge, v0x27ec020_0;
E_0x27b9700/1 .event posedge, v0x27ec020_0;
E_0x27b9700 .event/or E_0x27b9700/0, E_0x27b9700/1;
E_0x27b9950 .event posedge, v0x27ec020_0;
E_0x27a39f0 .event negedge, v0x27ec020_0;
S_0x27eb940 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x27eb5f0;
 .timescale -12 -12;
v0x27ebb40_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x27ebc40 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x27eb5f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x27ec3b0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x27be8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x27efba0 .functor NOT 1, v0x27ebe40_0, C4<0>, C4<0>, C4<0>;
L_0x27efc30 .functor NOT 1, v0x27ebee0_0, C4<0>, C4<0>, C4<0>;
L_0x27efcc0 .functor AND 1, L_0x27efba0, L_0x27efc30, C4<1>, C4<1>;
L_0x27efd30 .functor NOT 1, v0x27ebf80_0, C4<0>, C4<0>, C4<0>;
L_0x27efdd0 .functor AND 1, L_0x27efcc0, L_0x27efd30, C4<1>, C4<1>;
L_0x27efee0 .functor AND 1, L_0x27efdd0, v0x27ec0c0_0, C4<1>, C4<1>;
L_0x27effe0 .functor NOT 1, v0x27ebe40_0, C4<0>, C4<0>, C4<0>;
L_0x27f0050 .functor NOT 1, v0x27ebee0_0, C4<0>, C4<0>, C4<0>;
L_0x27f0110 .functor AND 1, L_0x27effe0, L_0x27f0050, C4<1>, C4<1>;
L_0x27f0220 .functor AND 1, L_0x27f0110, v0x27ebf80_0, C4<1>, C4<1>;
L_0x27f0340 .functor NOT 1, v0x27ec0c0_0, C4<0>, C4<0>, C4<0>;
L_0x27f03b0 .functor AND 1, L_0x27f0220, L_0x27f0340, C4<1>, C4<1>;
L_0x27f04e0 .functor OR 1, L_0x27efee0, L_0x27f03b0, C4<0>, C4<0>;
L_0x27f05f0 .functor NOT 1, v0x27ebe40_0, C4<0>, C4<0>, C4<0>;
L_0x27f0470 .functor AND 1, L_0x27f05f0, v0x27ebee0_0, C4<1>, C4<1>;
L_0x27f0730 .functor NOT 1, v0x27ebf80_0, C4<0>, C4<0>, C4<0>;
L_0x27f0830 .functor AND 1, L_0x27f0470, L_0x27f0730, C4<1>, C4<1>;
L_0x27f0940 .functor NOT 1, v0x27ec0c0_0, C4<0>, C4<0>, C4<0>;
L_0x27f0a50 .functor AND 1, L_0x27f0830, L_0x27f0940, C4<1>, C4<1>;
L_0x27f0b60 .functor OR 1, L_0x27f04e0, L_0x27f0a50, C4<0>, C4<0>;
L_0x27f0d20 .functor NOT 1, v0x27ebf80_0, C4<0>, C4<0>, C4<0>;
L_0x27f0ea0 .functor AND 1, v0x27ebee0_0, L_0x27f0d20, C4<1>, C4<1>;
L_0x27f1130 .functor AND 1, L_0x27f0ea0, v0x27ec0c0_0, C4<1>, C4<1>;
L_0x27f1300 .functor OR 1, L_0x27f0b60, L_0x27f1130, C4<0>, C4<0>;
L_0x27f14e0 .functor AND 1, v0x27ebee0_0, v0x27ebf80_0, C4<1>, C4<1>;
L_0x27f1550 .functor NOT 1, v0x27ec0c0_0, C4<0>, C4<0>, C4<0>;
L_0x27f16a0 .functor AND 1, L_0x27f14e0, L_0x27f1550, C4<1>, C4<1>;
L_0x27f17b0 .functor OR 1, L_0x27f1300, L_0x27f16a0, C4<0>, C4<0>;
L_0x27f19b0 .functor AND 1, v0x27ebe40_0, v0x27ebee0_0, C4<1>, C4<1>;
L_0x27f1b30 .functor AND 1, L_0x27f19b0, v0x27ebf80_0, C4<1>, C4<1>;
L_0x27f1cf0 .functor AND 1, L_0x27f1b30, v0x27ec0c0_0, C4<1>, C4<1>;
L_0x27f1db0 .functor OR 1, L_0x27f17b0, L_0x27f1cf0, C4<0>, C4<0>;
v0x27ec6a0_0 .net *"_ivl_0", 0 0, L_0x27efba0;  1 drivers
v0x27ec780_0 .net *"_ivl_10", 0 0, L_0x27efee0;  1 drivers
v0x27ec860_0 .net *"_ivl_12", 0 0, L_0x27effe0;  1 drivers
v0x27ec950_0 .net *"_ivl_14", 0 0, L_0x27f0050;  1 drivers
v0x27eca30_0 .net *"_ivl_16", 0 0, L_0x27f0110;  1 drivers
v0x27ecb60_0 .net *"_ivl_18", 0 0, L_0x27f0220;  1 drivers
v0x27ecc40_0 .net *"_ivl_2", 0 0, L_0x27efc30;  1 drivers
v0x27ecd20_0 .net *"_ivl_20", 0 0, L_0x27f0340;  1 drivers
v0x27ece00_0 .net *"_ivl_22", 0 0, L_0x27f03b0;  1 drivers
v0x27ecee0_0 .net *"_ivl_24", 0 0, L_0x27f04e0;  1 drivers
v0x27ecfc0_0 .net *"_ivl_26", 0 0, L_0x27f05f0;  1 drivers
v0x27ed0a0_0 .net *"_ivl_28", 0 0, L_0x27f0470;  1 drivers
v0x27ed180_0 .net *"_ivl_30", 0 0, L_0x27f0730;  1 drivers
v0x27ed260_0 .net *"_ivl_32", 0 0, L_0x27f0830;  1 drivers
v0x27ed340_0 .net *"_ivl_34", 0 0, L_0x27f0940;  1 drivers
v0x27ed420_0 .net *"_ivl_36", 0 0, L_0x27f0a50;  1 drivers
v0x27ed500_0 .net *"_ivl_38", 0 0, L_0x27f0b60;  1 drivers
v0x27ed5e0_0 .net *"_ivl_4", 0 0, L_0x27efcc0;  1 drivers
v0x27ed6c0_0 .net *"_ivl_40", 0 0, L_0x27f0d20;  1 drivers
v0x27ed7a0_0 .net *"_ivl_42", 0 0, L_0x27f0ea0;  1 drivers
v0x27ed880_0 .net *"_ivl_44", 0 0, L_0x27f1130;  1 drivers
v0x27ed960_0 .net *"_ivl_46", 0 0, L_0x27f1300;  1 drivers
v0x27eda40_0 .net *"_ivl_48", 0 0, L_0x27f14e0;  1 drivers
v0x27edb20_0 .net *"_ivl_50", 0 0, L_0x27f1550;  1 drivers
v0x27edc00_0 .net *"_ivl_52", 0 0, L_0x27f16a0;  1 drivers
v0x27edce0_0 .net *"_ivl_54", 0 0, L_0x27f17b0;  1 drivers
v0x27eddc0_0 .net *"_ivl_56", 0 0, L_0x27f19b0;  1 drivers
v0x27edea0_0 .net *"_ivl_58", 0 0, L_0x27f1b30;  1 drivers
v0x27edf80_0 .net *"_ivl_6", 0 0, L_0x27efd30;  1 drivers
v0x27ee060_0 .net *"_ivl_60", 0 0, L_0x27f1cf0;  1 drivers
v0x27ee140_0 .net *"_ivl_8", 0 0, L_0x27efdd0;  1 drivers
v0x27ee220_0 .net "a", 0 0, v0x27ebe40_0;  alias, 1 drivers
v0x27ee2c0_0 .net "b", 0 0, v0x27ebee0_0;  alias, 1 drivers
v0x27ee5c0_0 .net "c", 0 0, v0x27ebf80_0;  alias, 1 drivers
v0x27ee6b0_0 .net "d", 0 0, v0x27ec0c0_0;  alias, 1 drivers
v0x27ee7a0_0 .net "q", 0 0, L_0x27f1db0;  alias, 1 drivers
S_0x27ee900 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x27be8f0;
 .timescale -12 -12;
E_0x27b94a0 .event anyedge, v0x27ef5b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27ef5b0_0;
    %nor/r;
    %assign/vec4 v0x27ef5b0_0, 0;
    %wait E_0x27b94a0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27eb5f0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27ec0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27ebf80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27ebee0_0, 0;
    %assign/vec4 v0x27ebe40_0, 0;
    %wait E_0x27a39f0;
    %wait E_0x27b9950;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27ec0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27ebf80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27ebee0_0, 0;
    %assign/vec4 v0x27ebe40_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27b9700;
    %load/vec4 v0x27ebe40_0;
    %load/vec4 v0x27ebee0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x27ebf80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x27ec0c0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27ec0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27ebf80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27ebee0_0, 0;
    %assign/vec4 v0x27ebe40_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x27ebc40;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27b9700;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x27ec0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27ebf80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27ebee0_0, 0;
    %assign/vec4 v0x27ebe40_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x27be8f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ef290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27ef5b0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x27be8f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x27ef290_0;
    %inv;
    %store/vec4 v0x27ef290_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x27be8f0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27ec020_0, v0x27ef710_0, v0x27ef0b0_0, v0x27ef150_0, v0x27ef1f0_0, v0x27ef330_0, v0x27ef470_0, v0x27ef3d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x27be8f0;
T_7 ;
    %load/vec4 v0x27ef510_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x27ef510_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27ef510_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x27ef510_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27ef510_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27ef510_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27ef510_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x27be8f0;
T_8 ;
    %wait E_0x27b9700;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27ef510_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ef510_0, 4, 32;
    %load/vec4 v0x27ef650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x27ef510_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ef510_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27ef510_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ef510_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x27ef470_0;
    %load/vec4 v0x27ef470_0;
    %load/vec4 v0x27ef3d0_0;
    %xor;
    %load/vec4 v0x27ef470_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x27ef510_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ef510_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x27ef510_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ef510_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/circuit3/iter1/response2/top_module.sv";
