# Created from LPC865.svd

name: USART
description: LPC84x USARTs
groupName: USART
headerStructName: USART
registers:
  - name: CFG
    description: USART Configuration register. Basic USART configuration settings
      that typically are not changed during operation.
    addressOffset: 0
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 16636925
    fields:
      - name: ENABLE
        description: USART Enable.
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled. The USART is disabled and the internal state machine
              and counters are reset. While Enable = 0, all USART interrupts and DMA
              transfers are disabled. When Enable is set again, CFG and most other
              control bits remain unchanged. When re-enabled, the USART will immediately
              be ready to transmit because the transmitter has been reset and is therefore
              available.
            value: 0
          - name: ENABLED
            description: Enabled. The USART is enabled for operation.
            value: 1
      - name: DATALEN
        description: Selects the data size for the USART.
        bitOffset: 2
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: BIT_7
            description: 7 bit Data length.
            value: 0
          - name: BIT_8
            description: 8 bit Data length.
            value: 1
          - name: BIT_9
            description: 9 bit data length. The 9th bit is commonly used for addressing
              in multidrop mode. See the ADDRDET bit in the CTL register.
            value: 2
      - name: PARITYSEL
        description: Selects what type of parity is used by the USART.
        bitOffset: 4
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: NO_PARITY
            description: No parity.
            value: 0
          - name: EVEN_PARITY
            description: Even parity. Adds a bit to each character such that the number
              of 1s in a transmitted character is even, and the number of 1s in a
              received character is expected to be even.
            value: 2
          - name: ODD_PARITY
            description: Odd parity. Adds a bit to each character such that the number
              of 1s in a transmitted character is odd, and the number of 1s in a received
              character is expected to be odd.
            value: 3
      - name: STOPLEN
        description: Number of stop bits appended to transmitted data. Only a single
          stop bit is required for received data.
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: BIT_1
            description: 1 stop bit.
            value: 0
          - name: BITS_2
            description: 2 stop bits. This setting should only be used for asynchronous
              communication.
            value: 1
      - name: CTSEN
        description: CTS Enable. Determines whether CTS is used for flow control.
          CTS can be from the input pin, or from the USART's own RTS if loopback mode
          is enabled.
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: No flow control. The transmitter does not receive any automatic
              flow control signal.
            value: 0
          - name: ENABLED
            description: Flow control enabled. The transmitter uses the CTS input
              (or RTS output in loopback mode) for flow control purposes.
            value: 1
      - name: SYNCEN
        description: Selects synchronous or asynchronous operation.
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: ASYNCHRONOUS_MODE
            description: Asynchronous mode.
            value: 0
          - name: SYNCHRONOUS_MODE
            description: Synchronous mode.
            value: 1
      - name: CLKPOL
        description: Selects the clock polarity and sampling edge of received data
          in synchronous mode.
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: FALLING_EDGE
            description: Falling edge. Un_RXD is sampled on the falling edge of SCLK.
            value: 0
          - name: RISING_EDGE
            description: Rising edge. Un_RXD is sampled on the rising edge of SCLK.
            value: 1
      - name: SYNCMST
        description: Synchronous mode Master select.
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: SLAVE
            description: Slave. When synchronous mode is enabled, the USART is a slave.
            value: 0
          - name: MASTER
            description: Master. When synchronous mode is enabled, the USART is a
              master.
            value: 1
      - name: LOOP
        description: Selects data loopback mode.
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: NORMAL
            description: Normal operation.
            value: 0
          - name: LOOPBACK
            description: Loopback mode. This provides a mechanism to perform diagnostic
              loopback testing for USART data. Serial data from the transmitter (Un_TXD)
              is connected internally to serial input of the receive (Un_RXD). Un_TXD
              and Un_RTS activity will also appear on external pins if these functions
              are configured to appear on device pins. The receiver RTS signal is
              also looped back to CTS and performs flow control if enabled by CTSEN.
            value: 1
      - name: OETA
        description: Output Enable Turnaround time enable for RS-485 operation.
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled. If selected by OESEL, the Output Enable signal
              deasserted at the end of the last stop bit of a transmission.
            value: 0
          - name: ENABLED
            description: Enabled. If selected by OESEL, the Output Enable signal remains
              asserted for one character time after the end of the last stop bit of
              a transmission. OE will also remain asserted if another transmit begins
              before it is deasserted.
            value: 1
      - name: AUTOADDR
        description: Automatic Address matching enable.
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled. When addressing is enabled by ADDRDET, address
              matching is done by software. This provides the possibility of versatile
              addressing (e.g. respond to more than one address).
            value: 0
          - name: ENABLED
            description: Enabled. When addressing is enabled by ADDRDET, address matching
              is done by hardware, using the value in the ADDR register as the address
              to match.
            value: 1
      - name: OESEL
        description: Output Enable Select.
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: STANDARD
            description: Standard. The RTS signal is used as the standard flow control
              function.
            value: 0
          - name: RS_485
            description: RS-485. The RTS signal configured to provide an output enable
              signal to control an RS-485 transceiver.
            value: 1
      - name: OEPOL
        description: Output Enable Polarity.
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: LOW
            description: Low. If selected by OESEL, the output enable is active low.
            value: 0
          - name: HIGH
            description: High. If selected by OESEL, the output enable is active high.
            value: 1
      - name: RXPOL
        description: Receive data polarity.
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: STANDARD
            description: Standard. The RX signal is used as it arrives from the pin.
              This means that the RX rest value is 1, start bit is 0, data is not
              inverted, and the stop bit is 1.
            value: 0
          - name: INVERTED
            description: Inverted. The RX signal is inverted before being used by
              the USART. This means that the RX rest value is 0, start bit is 1, data
              is inverted, and the stop bit is 0.
            value: 1
      - name: TXPOL
        description: Transmit data polarity.
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: STANDARD
            description: Standard. The TX signal is sent out without change. This
              means that the TX rest value is 1, start bit is 0, data is not inverted,
              and the stop bit is 1.
            value: 0
          - name: INVERTED
            description: Inverted. The TX signal is inverted by the USART before being
              sent out. This means that the TX rest value is 0, start bit is 1, data
              is inverted, and the stop bit is 0.
            value: 1
  - name: CTL
    description: USART Control register. USART control settings that are more likely
      to change during operation.
    addressOffset: 4
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 66374
    fields:
      - name: TXBRKEN
        description: Break Enable.
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: NORMAL
            description: Normal operation.
            value: 0
          - name: CONTINOUS
            description: Continuous break. Continuous break is sent immediately when
              this bit is set, and remains until this bit is cleared. A break may
              be sent without danger of corrupting any currently transmitting character
              if the transmitter is first disabled (TXDIS in CTL is set) and then
              waiting for the transmitter to be disabled (TXDISINT in STAT = 1) before
              writing 1 to TXBRKEN.
            value: 1
      - name: ADDRDET
        description: Enable address detect mode.
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled. The USART presents all incoming data.
            value: 0
          - name: ENABLED
            description: Enabled. The USART receiver ignores incoming data that does
              not have the most significant bit of the data (typically the 9th bit)
              = 1. When the data MSB bit = 1, the receiver treats the incoming data
              normally, generating a received data interrupt. Software can then check
              the data to see if this is an address that should be handled. If it
              is, the ADDRDET bit is cleared by software and further incoming data
              is handled normally.
            value: 1
      - name: TXDIS
        description: Transmit Disable.
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: ENABLED
            description: Not disabled. USART transmitter is not disabled.
            value: 0
          - name: DISABLED
            description: Disabled. USART transmitter is disabled after any character
              currently being transmitted is complete. This feature can be used to
              facilitate software flow control.
            value: 1
      - name: CC
        description: Continuous Clock generation. By default, SCLK is only output
          while data is being transmitted in synchronous mode.
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: CLOCK_ON_CHARACTER
            description: Clock on character. In synchronous mode, SCLK cycles only
              when characters are being sent on Un_TXD or to complete a character
              that is being received.
            value: 0
          - name: CONTINOUS_CLOCK
            description: Continuous clock. SCLK runs continuously in synchronous mode,
              allowing characters to be received on Un_RxD independently from transmission
              on Un_TXD).
            value: 1
      - name: CLRCCONRX
        description: Clear Continuous Clock.
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: NO_EFFECT
            description: No effect. No effect on the CC bit.
            value: 0
          - name: AUTO_CLEAR
            description: Auto-clear. The CC bit is automatically cleared when a complete
              character has been received. This bit is cleared at the same time.
            value: 1
      - name: AUTOBAUD
        description: Autobaud enable.
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled. USART is in normal operating mode.
            value: 0
          - name: ENABLED
            description: Enabled. USART is in autobaud mode. This bit should only
              be set when the USART receiver is idle. The first start bit of RX is
              measured and used the update the BRG register to match the received
              data rate. AUTOBAUD is cleared once this process is complete, or if
              there is an AERR.
            value: 1
      - name: RXIDLETOCFG
        description: RX IDLE time out configuration
        bitOffset: 18
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: id0
            description: 000b - 1 idle character
            value: 0
          - name: id1
            description: 001b - 2 idle characters
            value: 1
          - name: id2
            description: 010b - 4 idle characters
            value: 2
          - name: id3
            description: 011b - 8 idle characters
            value: 3
          - name: id4
            description: 100b - 16 idle characters
            value: 4
          - name: id5
            description: 101b - 32 idle characters
            value: 5
          - name: id6
            description: 110b - 64 idle characters
            value: 6
          - name: id7
            description: 111b - 128 idle characters
            value: 7
  - name: STAT
    description: USART Status register. The complete status value can be read here.
      Writing ones clears some bits in the register. Some bits can be cleared by writing
      a 1 to them.
    addressOffset: 8
    size: 32
    access: read-write
    resetValue: 14
    resetMask: 130431
    fields:
      - name: RXRDY
        description: Receiver Ready flag. When 1, indicates that data is available
          to be read from the receiver buffer. Cleared after a read of the RXDAT or
          RXDATSTAT registers.
        bitOffset: 0
        bitWidth: 1
        access: read-only
      - name: RXIDLE
        description: Receiver Idle. When 0, indicates that the receiver is currently
          in the process of receiving data. When 1, indicates that the receiver is
          not currently in the process of receiving data.
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: TXRDY
        description: Transmitter Ready flag. When 1, this bit indicates that data
          may be written to the transmit buffer. Previous data may still be in the
          process of being transmitted. Cleared when data is written to TXDAT. Set
          when the data is moved from the transmit buffer to the transmit shift register.
        bitOffset: 2
        bitWidth: 1
        access: read-only
      - name: TXIDLE
        description: Transmitter Idle. When 0, indicates that the transmitter is currently
          in the process of sending data.When 1, indicate that the transmitter is
          not currently in the process of sending data.
        bitOffset: 3
        bitWidth: 1
        access: read-only
      - name: CTS
        description: This bit reflects the current state of the CTS signal, regardless
          of the setting of the CTSEN bit in the CFG register. This will be the value
          of the CTS input pin unless loopback mode is enabled.
        bitOffset: 4
        bitWidth: 1
        access: read-only
      - name: DELTACTS
        description: This bit is set when a change in the state is detected for the
          CTS flag above. This bit is cleared by software.
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: TXDISSTAT
        description: Transmitter Disabled Interrupt flag. When 1, this bit indicates
          that the USART transmitter is fully idle after being disabled via the TXDIS
          in the CTL register (TXDIS = 1).
        bitOffset: 6
        bitWidth: 1
        access: read-only
      - name: OVERRUNINT
        description: Overrun Error interrupt flag. This flag is set when a new character
          is received while the receiver buffer is still in use. If this occurs, the
          newly received character in the shift register is lost.
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: RXBRK
        description: Received Break. This bit reflects the current state of the receiver
          break detection logic. It is set when the Un_RXD pin remains low for 16
          bit times. Note that FRAMERRINT will also be set when this condition occurs
          because the stop bit(s) for the character would be missing. RXBRK is cleared
          when the Un_RXD pin goes high.
        bitOffset: 10
        bitWidth: 1
        access: read-only
      - name: DELTARXBRK
        description: This bit is set when a change in the state of receiver break
          detection occurs.Cleared by software.
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: START
        description: This bit is set when a start is detected on the receiver input.
          Its purpose is primarily to allow wake-up from Deep-sleep or Power-down
          mode immediately when a start is detected. Cleared by software.
        bitOffset: 12
        bitWidth: 1
        access: read-write
      - name: FRAMERRINT
        description: Framing Error interrupt flag. This flag is set when a character
          is received with a missing stop bit at the expected location. This could
          be an indication of a baud rate or configuration mismatch with the transmitting
          source.
        bitOffset: 13
        bitWidth: 1
        access: read-write
      - name: PARITYERRINT
        description: Parity Error interrupt flag. This flag is set when a parity error
          is detected in a received character.
        bitOffset: 14
        bitWidth: 1
        access: read-write
      - name: RXNOISEINT
        description: Received Noise interrupt flag. Three samples of received data
          are taken in order to determine the value of each received data bit, except
          in synchronous mode. This acts as a noise filter if one sample disagrees.
          This flag is set when a received data bit contains one disagreeing sample.
          This could indicate line noise, a baud rate or character format mismatch,
          or loss of synchronization during data reception.
        bitOffset: 15
        bitWidth: 1
        access: read-write
      - name: ABERR
        description: Autobaud Error. An autobaud error can occur if the BRG counts
          to its limit before the end of the start bit that is being measured, essentially
          an autobaud time-out.
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: RXIDLETO
        description: RX IDLE Timeout flag. Set when the receiver has been idle for
          a certain period of time as specified by CTRL.RXIDLETOCFG. Writing 1 clears
          this bit and lowers the corresponding interrupt. Once cleared, it cannot
          be set again until after the receiver receives a new character (non-idle).
        bitOffset: 17
        bitWidth: 1
        access: read-write
  - name: INTENSET
    description: Interrupt Enable read and Set register. Contains an individual interrupt
      enable bit for each potential USART interrupt. A complete value may be read
      from this register. Writing a 1 to any implemented bit position causes that
      bit to be set.
    addressOffset: 12
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 129389
    fields:
      - name: RXRDYEN
        description: When 1, enables an interrupt when there is a received character
          available to be read from the RXDAT register.
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: TXRDYEN
        description: When 1, enables an interrupt when the TXDAT register is available
          to take another character to transmit.
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: TXIDLEEN
        description: When 1, enables an interrupt when the transmitter becomes idle
          (TXIDLE = 1).
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: DELTACTSEN
        description: When 1, enables an interrupt when there is a change in the state
          of the CTS input.
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: TXDISEN
        description: When 1, enables an interrupt when the transmitter is fully disabled
          as indicated by the TXDISINT flag in STAT. See description of the TXDISINT
          bit for details.
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: OVERRUNEN
        description: When 1, enables an interrupt when an overrun error occurred.
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: DELTARXBRKEN
        description: When 1, enables an interrupt when a change of state has occurred
          in the detection of a received break condition (break condition asserted
          or deasserted).
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: STARTEN
        description: When 1, enables an interrupt when a received start bit has been
          detected.
        bitOffset: 12
        bitWidth: 1
        access: read-write
      - name: FRAMERREN
        description: When 1, enables an interrupt when a framing error has been detected.
        bitOffset: 13
        bitWidth: 1
        access: read-write
      - name: PARITYERREN
        description: When 1, enables an interrupt when a parity error has been detected.
        bitOffset: 14
        bitWidth: 1
        access: read-write
      - name: RXNOISEEN
        description: When 1, enables an interrupt when noise is detected.
        bitOffset: 15
        bitWidth: 1
        access: read-write
      - name: ABERREN
        description: When 1, enables an interrupt when an autobaud error occurs.
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: RXIDLETOEN
        description: 'RX IDLE timeout interrupt enable. Write 1 to set the bit. Writing
          0 has no effect. 0: RX IDLE time out interrupt is disabled. 1: When STAT.RXIDLETO
          is set, interrupt is asserted.'
        bitOffset: 17
        bitWidth: 1
        access: read-write
  - name: INTENCLR
    description: Interrupt Enable Clear register. Allows clearing any combination
      of bits in the INTENSET register. Writing a 1 to any implemented bit position
      causes the corresponding bit to be cleared.
    addressOffset: 16
    size: 32
    access: write-only
    resetValue: 0
    resetMask: 0
    fields:
      - name: RXRDYCLR
        description: Writing 1 clears the corresponding bit in the INTENSET register.
        bitOffset: 0
        bitWidth: 1
        access: write-only
      - name: TXRDYCLR
        description: Writing 1 clears the corresponding bit in the INTENSET register.
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: TXIDLECLR
        description: Writing 1 clears the corresponding bit in the INTENSET register.
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: DELTACTSCLR
        description: Writing 1 clears the corresponding bit in the INTENSET register.
        bitOffset: 5
        bitWidth: 1
        access: write-only
      - name: TXDISINTCLR
        description: Writing 1 clears the corresponding bit in the INTENSET register.
        bitOffset: 6
        bitWidth: 1
        access: write-only
      - name: OVERRUNCLR
        description: Writing 1 clears the corresponding bit in the INTENSET register.
        bitOffset: 8
        bitWidth: 1
        access: write-only
      - name: DELTARXBRKCLR
        description: Writing 1 clears the corresponding bit in the INTENSET register.
        bitOffset: 11
        bitWidth: 1
        access: write-only
      - name: STARTCLR
        description: Writing 1 clears the corresponding bit in the INTENSET register.
        bitOffset: 12
        bitWidth: 1
        access: write-only
      - name: FRAMERRCLR
        description: Writing 1 clears the corresponding bit in the INTENSET register.
        bitOffset: 13
        bitWidth: 1
        access: write-only
      - name: PARITYERRCLR
        description: Writing 1 clears the corresponding bit in the INTENSET register.
        bitOffset: 14
        bitWidth: 1
        access: write-only
      - name: RXNOISECLR
        description: Writing 1 clears the corresponding bit in the INTENSET register.
        bitOffset: 15
        bitWidth: 1
        access: write-only
      - name: ABERRCLR
        description: Writing 1 clears the corresponding bit in the INTENSET register.
        bitOffset: 16
        bitWidth: 1
        access: write-only
      - name: RXIDLETOEN
        description: Writing 1 to clears INTENSET[RXIDLETOEN]. Writing 0 has no effect.
          The access for this bit is write-only.
        bitOffset: 17
        bitWidth: 1
        access: write-only
  - name: RXDAT
    description: Receiver Data register. Contains the last character received.
    addressOffset: 20
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 0
    fields:
      - name: RXDAT
        description: The USART Receiver Data register contains the next received character.
          The number of bits that are relevant depends on the USART configuration
          settings.
        bitOffset: 0
        bitWidth: 9
        access: read-only
  - name: RXDATSTAT
    description: Receiver Data with Status register. Combines the last character received
      with the current USART receive status. Allows DMA or software to recover incoming
      data and status together.
    addressOffset: 24
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 0
    fields:
      - name: RXDAT
        description: The USART Receiver Data register contains the next received character.
          The number of bits that are relevant depends on the USART configuration
          settings.
        bitOffset: 0
        bitWidth: 9
        access: read-only
      - name: FRAMERR
        description: Framing Error status flag. This bit is valid when there is a
          character to be read in the RXDAT register and reflects the status of that
          character. This bit will set when the character in RXDAT was received with
          a missing stop bit at the expected location. This could be an indication
          of a baud rate or configuration mismatch with the transmitting source.
        bitOffset: 13
        bitWidth: 1
        access: read-only
      - name: PARITYERR
        description: Parity Error status flag. This bit is valid when there is a character
          to be read in the RXDAT register and reflects the status of that character.
          This bit will be set when a parity error is detected in a received character.
        bitOffset: 14
        bitWidth: 1
        access: read-only
      - name: RXNOISE
        description: Received Noise flag.
        bitOffset: 15
        bitWidth: 1
        access: read-only
  - name: TXDAT
    description: Transmit Data register. Data to be transmitted is written here.
    addressOffset: 28
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 511
    fields:
      - name: TXDAT
        description: 'Writing to the USART Transmit Data Register causes the data
          to be transmitted as soon as the transmit shift register is available and
          any conditions for transmitting data are met: CTS low (if CTSEN bit = 1),
          TXDIS bit = 0.'
        bitOffset: 0
        bitWidth: 9
        access: read-write
  - name: BRG
    description: Baud Rate Generator register. 16-bit integer baud rate divisor value.
    addressOffset: 32
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 65535
    fields:
      - name: BRGVAL
        description: This value is used to divide the USART input clock to determine
          the baud rate, based on the input clock from the FRG. 0 = FCLK is used directly
          by the USART function. 1 = FCLK is divided by 2 before use by the USART
          function. 2 = FCLK is divided by 3 before use by the USART function. 0xFFFF
          = FCLK is divided by 65,536 before use by the USART function.
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: INTSTAT
    description: Interrupt status register. Reflects interrupts that are currently
      enabled.
    addressOffset: 36
    size: 32
    access: read-write
    resetValue: 12
    resetMask: 129389
    fields:
      - name: RXRDY
        description: Receiver Ready flag.
        bitOffset: 0
        bitWidth: 1
        access: read-only
      - name: TXRDY
        description: Transmitter Ready flag.
        bitOffset: 2
        bitWidth: 1
        access: read-only
      - name: TXIDLE
        description: Transmitter idle status.
        bitOffset: 3
        bitWidth: 1
        access: read-only
      - name: DELTACTS
        description: This bit is set when a change in the state of the CTS input is
          detected.
        bitOffset: 5
        bitWidth: 1
        access: read-only
      - name: TXDISINT
        description: Transmitter Disabled Interrupt flag.
        bitOffset: 6
        bitWidth: 1
        access: read-only
      - name: OVERRUNINT
        description: Overrun Error interrupt flag.
        bitOffset: 8
        bitWidth: 1
        access: read-only
      - name: DELTARXBRK
        description: This bit is set when a change in the state of receiver break
          detection occurs.
        bitOffset: 11
        bitWidth: 1
        access: read-only
      - name: START
        description: This bit is set when a start is detected on the receiver input.
        bitOffset: 12
        bitWidth: 1
        access: read-only
      - name: FRAMERRINT
        description: Framing Error interrupt flag.
        bitOffset: 13
        bitWidth: 1
        access: read-only
      - name: PARITYERRINT
        description: Parity Error interrupt flag.
        bitOffset: 14
        bitWidth: 1
        access: read-only
      - name: RXNOISEINT
        description: Received Noise interrupt flag.
        bitOffset: 15
        bitWidth: 1
        access: read-only
      - name: ABERR
        description: Autobaud Error flag.
        bitOffset: 16
        bitWidth: 1
        access: read-only
      - name: RXIDLETOINT
        description: RX IDLE timeout interrupt flag. The access of this bit is read-only.
        bitOffset: 17
        bitWidth: 1
        access: read-only
  - name: OSR
    description: Oversample selection register for asynchronous communication.
    addressOffset: 40
    size: 32
    access: read-write
    resetValue: 15
    resetMask: 15
    fields:
      - name: OSRVAL
        description: Oversample Selection Value. 0 to 3 = not supported 0x4 = 5 function
          clocks are used to transmit and receive each data bit. 0x5 = 6 function
          clocks are used to transmit and receive each data bit. 0xF= 16 function
          clocks are used to transmit and receive each data bit.
        bitOffset: 0
        bitWidth: 4
        access: read-write
  - name: ADDR
    description: Address register for automatic address matching.
    addressOffset: 44
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 255
    fields:
      - name: ADDRESS
        description: 8-bit address used with automatic address matching. Used when
          address detection is enabled (ADDRDET in CTL = 1) and automatic address
          matching is enabled (AUTOADDR in CFG = 1).
        bitOffset: 0
        bitWidth: 8
        access: read-write
interrupts:
  - name: USART
addressBlocks:
  - offset: 0
    size: 48
    usage: registers
clocks:
  - name: u_clk
  - name: busclk
parameters:
  - name: rx_req
    bits: 5
    min: 0
    max: 31
    description: DMA receive channel
  - name: tx_req
    bits: 5
    min: 0
    max: 31
    description: DMA receive channel
