<profile>

<section name = "Vitis HLS Report for 'Loop_HConvH_proc8'" level="0">
<item name = "Date">Fri Feb 25 17:19:03 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)</item>
<item name = "Project">Sobel</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.912 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4, 2070605, 40.000 ns, 20.706 ms, 4, 2070605, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- HConvH_HConvW">0, 2070601, 2, 1, 1, 0 ~ 2070601, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 179, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 165, 50, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 108, -</column>
<column name="Register">-, -, 220, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_32ns_32ns_64_2_1_U10">mul_32ns_32ns_64_2_1, 0, 0, 165, 50, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln41_fu_151_p2">+, 0, 0, 71, 64, 1</column>
<column name="row_1_fu_205_p2">+, 0, 0, 12, 11, 1</column>
<column name="sub_ln213_fu_183_p2">-, 0, 0, 15, 1, 8</column>
<column name="ap_block_state4_pp0_stage0_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln41_fu_166_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="icmp_ln42_fu_161_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln51_fu_199_p2">icmp, 0, 0, 11, 10, 1</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="select_ln41_fu_171_p3">select, 0, 0, 11, 1, 11</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">31, 6, 1, 6</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">14, 3, 1, 3</column>
<column name="h_blk_n">9, 2, 1, 2</column>
<column name="hconv_blk_n">9, 2, 1, 2</column>
<column name="in_data_TDATA_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_reg_117">9, 2, 64, 128</column>
<column name="row_reg_128">9, 2, 11, 22</column>
<column name="w_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="bound_reg_232">64, 0, 64, 0</column>
<column name="h_read_reg_211">32, 0, 32, 0</column>
<column name="icmp_ln51_reg_251">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_117">64, 0, 64, 0</column>
<column name="row_reg_128">11, 0, 11, 0</column>
<column name="sub_ln213_reg_246">8, 0, 8, 0</column>
<column name="w_read_reg_216">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_HConvH_proc8, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_HConvH_proc8, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_HConvH_proc8, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_HConvH_proc8, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Loop_HConvH_proc8, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_HConvH_proc8, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_HConvH_proc8, return value</column>
<column name="h_dout">in, 32, ap_fifo, h, pointer</column>
<column name="h_empty_n">in, 1, ap_fifo, h, pointer</column>
<column name="h_read">out, 1, ap_fifo, h, pointer</column>
<column name="w_dout">in, 32, ap_fifo, w, pointer</column>
<column name="w_empty_n">in, 1, ap_fifo, w, pointer</column>
<column name="w_read">out, 1, ap_fifo, w, pointer</column>
<column name="in_data_TDATA">in, 8, axis, in_data_V_data_V, pointer</column>
<column name="in_data_TVALID">in, 1, axis, in_data_V_dest_V, pointer</column>
<column name="in_data_TREADY">out, 1, axis, in_data_V_dest_V, pointer</column>
<column name="in_data_TDEST">in, 1, axis, in_data_V_dest_V, pointer</column>
<column name="in_data_TKEEP">in, 1, axis, in_data_V_keep_V, pointer</column>
<column name="in_data_TSTRB">in, 1, axis, in_data_V_strb_V, pointer</column>
<column name="in_data_TUSER">in, 1, axis, in_data_V_user_V, pointer</column>
<column name="in_data_TLAST">in, 1, axis, in_data_V_last_V, pointer</column>
<column name="in_data_TID">in, 1, axis, in_data_V_id_V, pointer</column>
<column name="hconv_din">out, 8, ap_fifo, hconv, pointer</column>
<column name="hconv_full_n">in, 1, ap_fifo, hconv, pointer</column>
<column name="hconv_write">out, 1, ap_fifo, hconv, pointer</column>
</table>
</item>
</section>
</profile>
