Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Jun  3 19:49:50 2024
| Host         : fasic-beast2.fnal.gov running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command      : report_control_sets -verbose -file cms_pix_28_fw_top_bd_wrapper_control_sets_placed.rpt
| Design       : cms_pix_28_fw_top_bd_wrapper
| Device       : xczu9eg
---------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    35 |
|    Minimum number of control sets                        |    35 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    57 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    35 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             115 |           32 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              34 |           13 |
| Yes          | No                    | No                     |             251 |           38 |
| Yes          | No                    | Yes                    |              13 |            4 |
| Yes          | Yes                   | No                     |              58 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                      Clock Signal                      |                                                                           Enable Signal                                                                           |                                                                 Set/Reset Signal                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                   | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/SR[0]                                                |                2 |              2 |         1.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0            | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                               |                1 |              2 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                   | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                               |                1 |              2 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                           | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                               |                1 |              2 |         2.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                   | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1    |                1 |              4 |         4.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                   | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1] |                1 |              4 |         4.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                   |                                                                                                                                                  |                2 |              5 |         2.50 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/E[1]                          | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                1 |              5 |         5.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                               |                1 |              5 |         5.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0        | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                               |                2 |              5 |         2.50 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                   | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                       |                3 |              5 |         1.67 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                   | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/SR[1]                                                |                1 |              5 |         5.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                   | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                               |                4 |              6 |         1.50 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                   | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                2 |              6 |         3.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                         | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/SEQ/seq_clr                                                                                           |                1 |              6 |         6.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                              | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]         |                2 |              8 |         4.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/E[2]                          | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                2 |              8 |         4.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/E[0]                          | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                3 |              8 |         2.67 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/axi4lite_interface_inst/axi4_slave_inst/axi_awready0                  | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                3 |              9 |         3.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_1[0]          |                                                                                                                                                  |                5 |             11 |         2.20 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                        |                                                                                                                                                  |                6 |             11 |         1.83 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]            |                                                                                                                                                  |                5 |             12 |         2.40 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/fw_top_v_0/inst/fw_top_inst/axi4lite_interface_top_for_pix28_fw_inst/E[0]                                                                  | cms_pix_28_fw_top_bd_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                 |                4 |             13 |         3.25 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                   |                                                                                                                                                  |                2 |             16 |         8.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                          |                                                                                                                                                  |                2 |             16 |         8.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                   |                                                                                                                                                  |                3 |             17 |         5.67 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                             |                                                                                                                                                  |                3 |             17 |         5.67 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                  |                                                                                                                                                  |                3 |             17 |         5.67 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]            |                                                                                                                                                  |                7 |             23 |         3.29 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]             |                                                                                                                                                  |                2 |             24 |        12.00 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                        |                                                                                                                                                  |                7 |             25 |         3.57 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]          |                                                                                                                                                  |                7 |             25 |         3.57 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]          |                                                                                                                                                  |               11 |             39 |         3.55 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | cms_pix_28_fw_top_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                        |                                                                                                                                                  |               11 |             39 |         3.55 |
|  cms_pix_28_fw_top_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                   |                                                                                                                                                  |               30 |            111 |         3.70 |
+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


