//DT_3200_PhyV_0x59_WDBI_0_RDBI_0_DM_1_ODI_0_RTTNOM_0_RTTWR_1_RTTPARK_7_VDQ_0xe_VDQRNG_0x0_VDQCAL_0x0_HDTCTRL_0x4_ODTIMP_60_RK_1_CH_2_RSVD00_0x00_INLINE_ECC_0_X9
//2020-04-16 19:24:57
DDR_INFO("DT_3200_PhyV_0x59_WDBI_0_RDBI_0_DM_1_ODI_0_RTTNOM_0_RTTWR_1_RTTPARK_7_VDQ_0xe_VDQRNG_0x0_VDQCAL_0x0_HDTCTRL_0x4_ODTIMP_60_RK_1_CH_2_RSVD00_0x00_INLINE_ECC_0_X9\n");
//cfg_ddr_clk(3200)DDR_INFO("ddr4_init start");
DDR_INFO("ddr4 init start...");
DDR_INFO("ddrc init start...");
CFG_DDR_CLK(FREQ_DDR_3200);
//DDR_R32(0xf3020080);
//DDR_W32(0xf3020080, 0xdeafdead);
//SET pwrokin_aon 1
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DBG1_OFF, 0x1);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_PWRCTL_OFF, 0x1);
DDR_R32(APB_DDRCTRL_BASE + UMCTL2_REGS_STAT_OFF);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_MSTR_OFF, 0x81040010);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_MRCTRL0_OFF, 0x40009030);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_MRCTRL1_OFF, 0x32345);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_MRCTRL2_OFF, 0xca11542c);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_MSTR2_OFF, 0x1);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_PWRCTL_OFF, 0xa8);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_HWLPCTL_OFF, 0xf10001);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_ECCCFG0_OFF, 0x62293110);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_ECCCFG1_OFF, 0x782);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_ECCCTL_OFF, 0x300);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_ECCPOISONADDR0_OFF, 0x1000cd2);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_ECCPOISONADDR1_OFF, 0x501f675);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_CRCPARCTL0_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_CRCPARCTL1_OFF, 0x1001);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DIMMCTL_OFF, 0x20);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DFIMISC_OFF, 0xc1);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_ADDRMAP0_OFF, 0x1f);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_ADDRMAP1_OFF, 0x3f1905);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_ADDRMAP2_OFF, 0x700);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_ADDRMAP3_OFF, 0x11111100);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_ADDRMAP4_OFF, 0x1f1f);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_ADDRMAP5_OFF, 0x60f0806);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_ADDRMAP6_OFF, 0x1000003);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_ADDRMAP7_OFF, 0xf0f);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_ADDRMAP8_OFF, 0x3f01);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_ADDRMAP9_OFF, 0x30000);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_ADDRMAP10_OFF, 0x1000406);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_ADDRMAP11_OFF, 0xb);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_ODTMAP_OFF, 0x3030);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_SCHED_OFF, 0x77eb8486);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_SCHED1_OFF, 0x3f);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_PERFHPR1_OFF, 0x5600704a);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_PERFLPR1_OFF, 0x49009262);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_PERFWR1_OFF, 0x61004e4b);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DBG0_OFF, 0x40);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DBG1_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DBGCMD_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_SWCTL_OFF, 0x1);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_SWCTLSTATIC_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_OCPARCFG0_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_OCPARCFG1_OFF, 0xa14);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_POISONCFG_OFF, 0x1);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_ADVECCINDEX_OFF, 0x77);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_ECCPOISONPAT0_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_ECCPOISONPAT2_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_REGPARCFG_OFF, 0x3);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_OCCAPCFG_OFF, 0x1);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_OCCAPCFG1_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_MP_PCCFG_OFF, 0x111);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_MP_PCFGR_0_OFF, 0x1529c);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_MP_PCFGW_0_OFF, 0x533b);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_MP_PCTRL_0_OFF, 0x1);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_MP_PCFGQOS0_0_OFF, 0x2100903);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_MP_PCFGQOS1_0_OFF, 0x24400d8);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_MP_PCFGWQOS0_0_OFF, 0x1110200);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_MP_PCFGWQOS1_0_OFF, 0x4c0093);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_MP_SARBASE0_OFF, 0x4e6);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_MP_SARSIZE0_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_MP_SARBASE1_OFF, 0x59c);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_MP_SARSIZE1_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_MP_SARBASE2_OFF, 0xe61);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_MP_SARSIZE2_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_MP_SARBASE3_OFF, 0xed2);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_MP_SARSIZE3_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_MP_SBRCTL_OFF, 0x12041);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_MP_SBRWDATA0_OFF, 0x7c84c92f);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_MP_SBRSTART0_OFF, 0x1b3a8586);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_MP_SBRSTART1_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_MP_SBRRANGE0_OFF, 0x1b3a8be6);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_MP_SBRRANGE1_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_MSTR_OFF, 0x81040010);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_PWRTMG_OFF, 0x60906);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_RFSHCTL0_OFF, 0xd13070);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_RFSHCTL1_OFF, 0x56003a);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_RFSHCTL3_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_RFSHTMG_OFF, 0xc30118);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_RFSHTMG1_OFF, 0x2e0000);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_INIT0_OFF, 0xc0010187);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_INIT1_OFF, 0x9d000d);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_INIT2_OFF, 0x4606);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_INIT3_OFF, 0xc500001);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_INIT4_OFF, 0x280000);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_INIT5_OFF, 0x110058);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_INIT6_OFF, 0x2000443);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_INIT7_OFF, 0x1000);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_RANKCTL_OFF, 0xe225);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DRAMTMG0_OFF, 0x1918361a);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DRAMTMG1_OFF, 0x80624);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DRAMTMG2_OFF, 0xb0e0613);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DRAMTMG3_OFF, 0x10010);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DRAMTMG4_OFF, 0xa04060b);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DRAMTMG5_OFF, 0x80b0504);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DRAMTMG6_OFF, 0xe000d);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DRAMTMG7_OFF, 0xe08);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DRAMTMG8_OFF, 0xb0b2c0b);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DRAMTMG9_OFF, 0x2050f);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DRAMTMG10_OFF, 0x100c07);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DRAMTMG11_OFF, 0x1a0b010f);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DRAMTMG12_OFF, 0xf000010);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DRAMTMG13_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DRAMTMG14_OFF, 0x8a6);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DRAMTMG15_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_ZQCTL0_OFF, 0x31000040);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_ZQCTL1_OFF, 0x70);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_ZQCTL2_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_ODTCFG_OFF, 0x5150400);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DFITMG0_OFF, 0x3978211);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DFITMG1_OFF, 0x60060202);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DFILPCFG0_OFF, 0x3a10100);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DFILPCFG1_OFF, 0xc1);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DFIUPD0_OFF, 0x80400018);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DFIUPD1_OFF, 0x36005a);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DFIUPD2_OFF, 0x80000000);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DFITMG2_OFF, 0x1d17);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DFITMG3_OFF, 0x8);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DBICTL_OFF, 0x1);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DFIPHYMSTR_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_OCPARCFG0_OFF, 0xb03033);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_MP_PCCFG_OFF, 0x0);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_MP_PCFGR_0_OFF, 0x12b7);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_MP_PCFGW_0_OFF, 0x50bb);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_OCCAPCFG_OFF, 0x10001);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_OCCAPCFG1_OFF, 0x10001);
DDR_R32(APB_DDRCTRL_BASE + UMCTL2_REGS_RFSHCTL3_OFF);
DDR_R32(APB_DDRCTRL_BASE + UMCTL2_REGS_PWRCTL_OFF);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_PWRCTL_OFF, 0xa0);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DBG1_OFF, 0x0);
DDR_R32(APB_DDRCTRL_BASE + UMCTL2_REGS_PWRCTL_OFF);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_PWRCTL_OFF, 0xa0);
DDR_R32(APB_DDRCTRL_BASE + UMCTL2_REGS_PWRCTL_OFF);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_PWRCTL_OFF, 0xa0);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_SWCTL_OFF, 0x0);
DDR_POLL_BITS(APB_DDRCTRL_BASE + UMCTL2_REGS_SWSTAT_OFF, 0x1, 0x0, 0x64);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DFIMISC_OFF, 0x81);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DFIMISC_OFF, 0x80);
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DFIMISC_OFF, 0x80);
DDR_INFO("ddrc init end...");
DDR_INFO("ddrc rstn release start...");
CFG_RST(DDR_AXI_RSTN, 0x1);
CFG_RST(DDR_CORE_RSTN, 0x1);
DDR_INFO("ddrc rstn release end...");
DDR_INFO("disable_refresh_powerdown_dfidramclk start...");
DDR_W32(APB_DDRCTRL_BASE + UMCTL2_REGS_DBG1_OFF, 0x0);
DDR_W32_BITS(APB_DDRCTRL_BASE + UMCTL2_REGS_RFSHCTL3_OFF, 0x0, 0x1, 0x1);
DDR_W32_BITS(APB_DDRCTRL_BASE + UMCTL2_REGS_PWRCTL_OFF, 0x2, 0x1, 0x0);
DDR_W32_BITS(APB_DDRCTRL_BASE + UMCTL2_REGS_PWRCTL_OFF, 0x0, 0x1, 0x0);
DDR_W32_BITS(APB_DDRCTRL_BASE + UMCTL2_REGS_PWRCTL_OFF, 0x3, 0x1, 0x0);
DDR_INFO("disable_refresh_powerdown_dfidramclk end...");
DDR_INFO("disable_dfi_init_complete_en start...");
DDR_W32_BITS(APB_DDRCTRL_BASE + UMCTL2_REGS_SWCTL_OFF, 0x0, 0x1, 0x0);
DDR_POLL_BITS(APB_DDRCTRL_BASE + UMCTL2_REGS_SWSTAT_OFF, 0x1, 0x0, 0x3e8);
DDR_W32_BITS(APB_DDRCTRL_BASE + UMCTL2_REGS_DFIMISC_OFF, 0x0, 0x1, 0x0);
DDR_W32_BITS(APB_DDRCTRL_BASE + UMCTL2_REGS_DFIMISC_OFF, 0x8, 0x5, 0x10);
DDR_INFO("disable_dfi_init_complete_en end...");
DDR_INFO("phy_init start...");
DDR_INFO("TYPE: DDR4, 3200, train1d2d");
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE0_TXSLEWRATE_B0_P0_OFF, 0x2f1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE0_TXSLEWRATE_B1_P0_OFF, 0x2f1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE1_TXSLEWRATE_B0_P0_OFF, 0x2f1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE1_TXSLEWRATE_B1_P0_OFF, 0x2f1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE2_TXSLEWRATE_B0_P0_OFF, 0x2f1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE2_TXSLEWRATE_B1_P0_OFF, 0x2f1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE3_TXSLEWRATE_B0_P0_OFF, 0x2f1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE3_TXSLEWRATE_B1_P0_OFF, 0x2f1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_ANIB0_ATXSLEWRATE_OFF, 0x3fb);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_ANIB1_ATXSLEWRATE_OFF, 0x3fb);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_ANIB2_ATXSLEWRATE_OFF, 0x3fb);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_ANIB3_ATXSLEWRATE_OFF, 0x3fb);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_ANIB4_ATXSLEWRATE_OFF, 0xfb);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_ANIB5_ATXSLEWRATE_OFF, 0xfb);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_ANIB6_ATXSLEWRATE_OFF, 0x3fb);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_ANIB7_ATXSLEWRATE_OFF, 0x3fb);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_ANIB8_ATXSLEWRATE_OFF, 0x3fb);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_ANIB9_ATXSLEWRATE_OFF, 0x3fb);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_PLLCTRL2_P0_OFF, 0x19);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_ARDPTRINITVAL_P0_OFF, 0x2);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_DQSPREAMBLECONTROL_P0_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_DBYTEDLLMODECNTRL_OFF, 0x2);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_DLLLOCKPARAM_P0_OFF, 0x212);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_DLLGAINCTL_P0_OFF, 0x61);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_PROCODTTIMECTL_P0_OFF, 0x7);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE0_TXODTDRVSTREN_B0_P0_OFF, 0x18);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE0_TXODTDRVSTREN_B1_P0_OFF, 0x18);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE1_TXODTDRVSTREN_B0_P0_OFF, 0x18);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE1_TXODTDRVSTREN_B1_P0_OFF, 0x18);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE2_TXODTDRVSTREN_B0_P0_OFF, 0x18);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE2_TXODTDRVSTREN_B1_P0_OFF, 0x18);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE3_TXODTDRVSTREN_B0_P0_OFF, 0x18);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE3_TXODTDRVSTREN_B1_P0_OFF, 0x18);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE0_TXIMPEDANCECTRL1_B0_P0_OFF, 0xe3f);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE0_TXIMPEDANCECTRL1_B1_P0_OFF, 0xe3f);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE1_TXIMPEDANCECTRL1_B0_P0_OFF, 0xe3f);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE1_TXIMPEDANCECTRL1_B1_P0_OFF, 0xe3f);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE2_TXIMPEDANCECTRL1_B0_P0_OFF, 0xe3f);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE2_TXIMPEDANCECTRL1_B1_P0_OFF, 0xe3f);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE3_TXIMPEDANCECTRL1_B0_P0_OFF, 0xe3f);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE3_TXIMPEDANCECTRL1_B1_P0_OFF, 0xe3f);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_ANIB0_ATXIMPEDANCE_OFF, 0x7f);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_ANIB1_ATXIMPEDANCE_OFF, 0x7f);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_ANIB2_ATXIMPEDANCE_OFF, 0x7f);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_ANIB3_ATXIMPEDANCE_OFF, 0x7f);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_ANIB4_ATXIMPEDANCE_OFF, 0x7f);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_ANIB5_ATXIMPEDANCE_OFF, 0x7f);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_ANIB6_ATXIMPEDANCE_OFF, 0x7f);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_ANIB7_ATXIMPEDANCE_OFF, 0x7f);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_ANIB8_ATXIMPEDANCE_OFF, 0x7f);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_ANIB9_ATXIMPEDANCE_OFF, 0x7f);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_DFIMODE_OFF, 0x5);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_DFICAMODE_OFF, 0x2);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_CALDRVSTR0_OFF, 0x11);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_CALVREFS_OFF, 0x2);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_CALUCLKINFO_P0_OFF, 0x320);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_CALRATE_OFF, 0x9);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_VREFINGLOBAL_P0_OFF, 0x230);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE0_DQDQSRCVCNTRL_B0_P0_OFF, 0x5b1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE0_DQDQSRCVCNTRL_B1_P0_OFF, 0x5b1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE1_DQDQSRCVCNTRL_B0_P0_OFF, 0x5b1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE1_DQDQSRCVCNTRL_B1_P0_OFF, 0x5b1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE2_DQDQSRCVCNTRL_B0_P0_OFF, 0x5b1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE2_DQDQSRCVCNTRL_B1_P0_OFF, 0x5b1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE3_DQDQSRCVCNTRL_B0_P0_OFF, 0x5b1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE3_DQDQSRCVCNTRL_B1_P0_OFF, 0x5b1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_MEMALERTCONTROL_OFF, 0x7529);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_MEMALERTCONTROL2_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_DFIFREQRATIO_P0_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_TRISTATEMODECA_P0_OFF, 0x4);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_DFIFREQXLAT0_OFF, 0x5555);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_DFIFREQXLAT1_OFF, 0x5555);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_DFIFREQXLAT2_OFF, 0x5555);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_DFIFREQXLAT3_OFF, 0x5555);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_DFIFREQXLAT4_OFF, 0x5555);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_DFIFREQXLAT5_OFF, 0x5555);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_DFIFREQXLAT6_OFF, 0x5555);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_DFIFREQXLAT7_OFF, 0xf000);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE0_DQDQSRCVCNTRL1_OFF, 0x500);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE1_DQDQSRCVCNTRL1_OFF, 0x500);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE2_DQDQSRCVCNTRL1_OFF, 0x500);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DBYTE3_DQDQSRCVCNTRL1_OFF, 0x500);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_MASTERX4CONFIG_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_DMIPINPRESENT_P0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_ACX4ANIBDIS_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_PLLCTRL1_P0_OFF, 0x20);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_PLLTESTMODE_P0_OFF, 0x124);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_MEMRESETL_OFF, 0x2);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x0);
LOAD_DDR_TRAINING_FW(ICCM, DDRPHY_FW_DDR4_1D);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x0);
LOAD_DDR_TRAINING_FW(DCCM, DDRPHY_FW_DDR4_1D);
DDR_INFO("DDR4_DT_3200_TRAIN1D2D: set_msgblock");
DDR_W32(APB_DDRPHY_BASE + 0x54000 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54001 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54002 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54003 * 4, 0xc80);
DDR_W32(APB_DDRPHY_BASE + 0x54004 * 4, 0x2);
DDR_W32(APB_DDRPHY_BASE + 0x54005 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54006 * 4, 0x259);
DDR_W32(APB_DDRPHY_BASE + 0x54007 * 4, 0x2000);
DDR_W32(APB_DDRPHY_BASE + 0x54008 * 4, 0x101);
DDR_W32(APB_DDRPHY_BASE + 0x54009 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5400a * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5400b * 4, 0x31f);
DDR_W32(APB_DDRPHY_BASE + 0x5400c * 4, 0x4);
DDR_W32(APB_DDRPHY_BASE + 0x5400d * 4, 0x100);
DDR_W32(APB_DDRPHY_BASE + 0x5400e * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5400f * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54010 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54011 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54012 * 4, 0x1);
DDR_W32(APB_DDRPHY_BASE + 0x54013 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54014 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54015 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54016 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54017 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54018 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54019 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5401a * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5401b * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5401c * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5401d * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5401e * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5401f * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54020 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54021 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54022 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54023 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54024 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54025 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54026 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54027 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54028 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54029 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5402a * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5402b * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5402c * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5402d * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5402e * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5402f * 4, 0x2050);
DDR_W32(APB_DDRPHY_BASE + 0x54030 * 4, 0x1);
DDR_W32(APB_DDRPHY_BASE + 0x54031 * 4, 0x828);
DDR_W32(APB_DDRPHY_BASE + 0x54032 * 4, 0x400);
DDR_W32(APB_DDRPHY_BASE + 0x54033 * 4, 0x200);
DDR_W32(APB_DDRPHY_BASE + 0x54034 * 4, 0x500);
DDR_W32(APB_DDRPHY_BASE + 0x54035 * 4, 0x100e);
DDR_W32(APB_DDRPHY_BASE + 0x54036 * 4, 0x1);
DDR_W32(APB_DDRPHY_BASE + 0x54037 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54038 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54039 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5403a * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5403b * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5403c * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5403d * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5403e * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5403f * 4, 0x1221);
DDR_W32(APB_DDRPHY_BASE + 0x54040 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54041 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54042 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54043 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54044 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_APBONLY0_MICRORESET_OFF, 0x9);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_APBONLY0_MICRORESET_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_APBONLY0_MICRORESET_OFF, 0x0);
DDRPHY_WAITFWDONE(DDRPHY_FW_DDR4_1D);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_APBONLY0_MICRORESET_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x0);
dwc_ddrphy_phyinit_userCustom_H_readMsgBlock(0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x0);
LOAD_DDR_TRAINING_FW(ICCM, DDRPHY_FW_DDR4_2D);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x0);
LOAD_DDR_TRAINING_FW(DCCM, DDRPHY_FW_DDR4_2D);
DDR_INFO("DDR4_DT_3200_TRAIN1D2D: set_msgblock_2d");
DDR_W32(APB_DDRPHY_BASE + 0x54000 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54001 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54002 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54003 * 4, 0xc80);
DDR_W32(APB_DDRPHY_BASE + 0x54004 * 4, 0x2);
DDR_W32(APB_DDRPHY_BASE + 0x54005 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54006 * 4, 0x259);
DDR_W32(APB_DDRPHY_BASE + 0x54007 * 4, 0x2000);
DDR_W32(APB_DDRPHY_BASE + 0x54008 * 4, 0x101);
DDR_W32(APB_DDRPHY_BASE + 0x54009 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5400a * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5400b * 4, 0x61);
DDR_W32(APB_DDRPHY_BASE + 0x5400c * 4, 0x4);
DDR_W32(APB_DDRPHY_BASE + 0x5400d * 4, 0x100);
DDR_W32(APB_DDRPHY_BASE + 0x5400e * 4, 0x8020);
DDR_W32(APB_DDRPHY_BASE + 0x5400f * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54010 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54011 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54012 * 4, 0x1);
DDR_W32(APB_DDRPHY_BASE + 0x54013 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54014 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54015 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54016 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54017 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54018 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54019 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5401a * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5401b * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5401c * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5401d * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5401e * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5401f * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54020 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54021 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54022 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54023 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54024 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54025 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54026 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54027 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54028 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54029 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5402a * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5402b * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5402c * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5402d * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5402e * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5402f * 4, 0x2050);
DDR_W32(APB_DDRPHY_BASE + 0x54030 * 4, 0x1);
DDR_W32(APB_DDRPHY_BASE + 0x54031 * 4, 0x828);
DDR_W32(APB_DDRPHY_BASE + 0x54032 * 4, 0x400);
DDR_W32(APB_DDRPHY_BASE + 0x54033 * 4, 0x200);
DDR_W32(APB_DDRPHY_BASE + 0x54034 * 4, 0x500);
DDR_W32(APB_DDRPHY_BASE + 0x54035 * 4, 0x100e);
DDR_W32(APB_DDRPHY_BASE + 0x54036 * 4, 0x1);
DDR_W32(APB_DDRPHY_BASE + 0x54037 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54038 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54039 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5403a * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5403b * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5403c * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5403d * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5403e * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x5403f * 4, 0x1221);
DDR_W32(APB_DDRPHY_BASE + 0x54040 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54041 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54042 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54043 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + 0x54044 * 4, 0x0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_APBONLY0_MICRORESET_OFF, 0x9);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_APBONLY0_MICRORESET_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_APBONLY0_MICRORESET_OFF, 0x0);
DDRPHY_WAITFWDONE(DDRPHY_FW_DDR4_2D);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_APBONLY0_MICRORESET_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_PRESEQUENCEREG0B0S0_OFF, 0x10);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_PRESEQUENCEREG0B0S1_OFF, 0x400);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_PRESEQUENCEREG0B0S2_OFF, 0x10e);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_PRESEQUENCEREG0B1S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_PRESEQUENCEREG0B1S1_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_PRESEQUENCEREG0B1S2_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B0S0_OFF, 0xb);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B0S1_OFF, 0x480);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B0S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B1S0_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B1S1_OFF, 0x448);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B1S2_OFF, 0x139);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B2S0_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B2S1_OFF, 0x478);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B2S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B3S0_OFF, 0x2);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B3S1_OFF, 0x10);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B3S2_OFF, 0x139);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B4S0_OFF, 0xb);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B4S1_OFF, 0x7c0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B4S2_OFF, 0x139);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B5S0_OFF, 0x44);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B5S1_OFF, 0x633);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B5S2_OFF, 0x159);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B6S0_OFF, 0x14f);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B6S1_OFF, 0x630);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B6S2_OFF, 0x159);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B7S0_OFF, 0x47);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B7S1_OFF, 0x633);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B7S2_OFF, 0x149);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B8S0_OFF, 0x4f);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B8S1_OFF, 0x633);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B8S2_OFF, 0x179);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B9S0_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B9S1_OFF, 0xe0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B9S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B10S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B10S1_OFF, 0x7c8);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B10S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B11S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B11S1_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B11S2_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B12S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B12S1_OFF, 0x45a);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B12S2_OFF, 0x9);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B13S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B13S1_OFF, 0x448);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B13S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B14S0_OFF, 0x40);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B14S1_OFF, 0x633);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B14S2_OFF, 0x179);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B15S0_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B15S1_OFF, 0x618);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B15S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B16S0_OFF, 0x40c0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B16S1_OFF, 0x633);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B16S2_OFF, 0x149);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B17S0_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B17S1_OFF, 0x4);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B17S2_OFF, 0x48);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B18S0_OFF, 0x4040);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B18S1_OFF, 0x633);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B18S2_OFF, 0x149);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B19S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B19S1_OFF, 0x4);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B19S2_OFF, 0x48);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B20S0_OFF, 0x40);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B20S1_OFF, 0x633);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B20S2_OFF, 0x149);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B21S0_OFF, 0x10);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B21S1_OFF, 0x4);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B21S2_OFF, 0x18);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B22S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B22S1_OFF, 0x4);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B22S2_OFF, 0x78);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B23S0_OFF, 0x549);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B23S1_OFF, 0x633);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B23S2_OFF, 0x159);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B24S0_OFF, 0xd49);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B24S1_OFF, 0x633);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B24S2_OFF, 0x159);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B25S0_OFF, 0x94a);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B25S1_OFF, 0x633);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B25S2_OFF, 0x159);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B26S0_OFF, 0x441);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B26S1_OFF, 0x633);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B26S2_OFF, 0x149);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B27S0_OFF, 0x42);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B27S1_OFF, 0x633);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B27S2_OFF, 0x149);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B28S0_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B28S1_OFF, 0x633);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B28S2_OFF, 0x149);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B29S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B29S1_OFF, 0xe0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B29S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B30S0_OFF, 0xa);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B30S1_OFF, 0x10);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B30S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B31S0_OFF, 0x9);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B31S1_OFF, 0x3c0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B31S2_OFF, 0x149);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B32S0_OFF, 0x9);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B32S1_OFF, 0x3c0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B32S2_OFF, 0x159);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B33S0_OFF, 0x18);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B33S1_OFF, 0x10);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B33S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B34S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B34S1_OFF, 0x3c0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B34S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B35S0_OFF, 0x18);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B35S1_OFF, 0x4);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B35S2_OFF, 0x48);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B36S0_OFF, 0x18);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B36S1_OFF, 0x4);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B36S2_OFF, 0x58);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B37S0_OFF, 0xb);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B37S1_OFF, 0x10);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B37S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B38S0_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B38S1_OFF, 0x10);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B38S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B39S0_OFF, 0x5);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B39S1_OFF, 0x7c0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B39S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B40S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B40S1_OFF, 0x8140);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B40S2_OFF, 0x10c);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B41S0_OFF, 0x10);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B41S1_OFF, 0x8138);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B41S2_OFF, 0x10c);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B42S0_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B42S1_OFF, 0x7c8);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B42S2_OFF, 0x101);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B43S0_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B43S1_OFF, 0x448);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B43S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B44S0_OFF, 0xf);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B44S1_OFF, 0x7c0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B44S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B45S0_OFF, 0x47);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B45S1_OFF, 0x630);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B45S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B46S0_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B46S1_OFF, 0x618);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B46S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B47S0_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B47S1_OFF, 0xe0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B47S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B48S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B48S1_OFF, 0x7c8);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B48S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B49S0_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B49S1_OFF, 0x8140);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B49S2_OFF, 0x10c);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B50S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B50S1_OFF, 0x478);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B50S2_OFF, 0x109);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B51S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B51S1_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B51S2_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B52S0_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B52S1_OFF, 0x4);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B52S2_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B53S0_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B53S1_OFF, 0x7c8);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQUENCEREG0B53S2_OFF, 0x101);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_POSTSEQUENCEREG0B0S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_POSTSEQUENCEREG0B0S1_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_POSTSEQUENCEREG0B0S2_OFF, 0x8);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_POSTSEQUENCEREG0B1S0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_POSTSEQUENCEREG0B1S1_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_POSTSEQUENCEREG0B1S2_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_APBONLY0_SEQUENCEROVERRIDE_OFF, 0x400);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_STARTVECTOR0B0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_STARTVECTOR0B15_OFF, 0x2b);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_SEQ0BDLY0_P0_OFF, 0x64);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_SEQ0BDLY1_P0_OFF, 0xc8);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_SEQ0BDLY2_P0_OFF, 0x7d0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_SEQ0BDLY3_P0_OFF, 0x2c);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQ0BDISABLEFLAG0_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQ0BDISABLEFLAG1_OFF, 0x173);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQ0BDISABLEFLAG2_OFF, 0x60);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQ0BDISABLEFLAG3_OFF, 0x6110);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQ0BDISABLEFLAG4_OFF, 0x2152);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQ0BDISABLEFLAG5_OFF, 0xdfbd);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQ0BDISABLEFLAG6_OFF, 0xffff);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_INITENG0_SEQ0BDISABLEFLAG7_OFF, 0x6152);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_CALZAP_OFF, 0x1);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_MASTER0_CALRATE_OFF, 0x19);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_DRTUB0_UCCLKHCLKENABLES_OFF, 0x0);
DDR_W32(APB_DDRPHY_BASE + DWC_DDRPHYA_APBONLY0_MICROCONTMUXSEL_OFF, 0x1);
DDR_INFO("phy_init end...");
DDR_INFO("dfi_init start...");
DDR_W32_BITS(APB_DDRCTRL_BASE + UMCTL2_REGS_DFIMISC_OFF, 0x5, 0x1, 0x1);
DDR_POLL_BITS(APB_DDRCTRL_BASE + UMCTL2_REGS_DFISTAT_OFF, 0x1, 0x1, 0x3e8);
DDR_W32_BITS(APB_DDRCTRL_BASE + UMCTL2_REGS_DFIMISC_OFF, 0x5, 0x1, 0x0);
DDR_INFO("dfi_init end...");
DDR_INFO("timing_reg_update_after_training_ddr4 start...");
timing_reg_update_after_training_ddr4();
DDR_INFO("timing_reg_update_after_training_ddr4 end...");
DDR_INFO("enable_dfi_init_complete_en_and_disable_selfref_sw start...");
DDR_W32_BITS(APB_DDRCTRL_BASE + UMCTL2_REGS_DFIMISC_OFF, 0x0, 0x1, 0x1);
DDR_W32_BITS(APB_DDRCTRL_BASE + UMCTL2_REGS_PWRCTL_OFF, 0x5, 0x1, 0x0);
DDR_W32_BITS(APB_DDRCTRL_BASE + UMCTL2_REGS_SWCTL_OFF, 0x0, 0x1, 0x1);
DDR_POLL_BITS(APB_DDRCTRL_BASE + UMCTL2_REGS_SWSTAT_OFF, 0x1, 0x1, 0x3e8);
DDR_INFO("enable_dfi_init_complete_en_and_disable_selfref_sw end...");
DDR_INFO("wait_mission_mode start...");
DDR_POLL_BITS(APB_DDRCTRL_BASE + UMCTL2_REGS_STAT_OFF, 0x7, 0x1, 0x3e8);
DDR_INFO("wait_mission_mode end...");
DDR_INFO("set_back_registers_in_step4 start...");
DDR_W32_BITS(APB_DDRCTRL_BASE + UMCTL2_REGS_RFSHCTL3_OFF, 0x0, 0x1, 0x0);
DDR_W32_BITS(APB_DDRCTRL_BASE + UMCTL2_REGS_PWRCTL_OFF, 0x3, 0x1, 0x1);
DDR_W32_BITS(APB_DDRCTRL_BASE + UMCTL2_MP_PCTRL_0_OFF, 0x0, 0x1, 0x1);
DDR_INFO("set_back_registers_in_step4 end...");
DDR_INFO("ddr4 init done.");
DDR_INFO("ddr4_init end");
//WR_RD_DDR_CHECK();
//SYS_TB_CTRL_STOP_SIM:
