// Seed: 3350313249
module module_0 (
    input uwire id_0,
    input tri   id_1
);
  wire id_3;
  pmos (!id_1, 1);
  id_5(
      .id_0(1), .id_1(id_4), .id_2(id_3), .id_3(id_1)
  );
endmodule
module module_1 (
    input tri id_0,
    output tri1 id_1,
    input wor id_2,
    input tri0 id_3,
    input wor id_4,
    input wor id_5,
    input supply1 id_6,
    input tri0 id_7,
    input tri1 id_8,
    output tri0 id_9,
    output uwire id_10,
    input tri1 id_11,
    output wand id_12,
    output supply1 id_13,
    inout tri1 id_14,
    output uwire id_15,
    output supply1 id_16
);
  wire id_18;
  assign id_15 = (1'b0);
  module_0(
      id_4, id_2
  );
endmodule
