Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: Measurement.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Measurement.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Measurement"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : Measurement
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\hoshino_Data\SotsuKen\ISE\measurement_part_git\ipcore_dir\DCM_100M.vhd" into library work
Parsing entity <DCM_100M>.
Parsing architecture <xilinx> of entity <dcm_100m>.
Parsing VHDL file "E:\hoshino_Data\SotsuKen\ISE\measurement_part_git\data_types.vhd" into library work
Parsing package <data_types>.
Parsing package body <data_types>.
Parsing VHDL file "E:\hoshino_Data\SotsuKen\ISE\measurement_part_git\timekeeper.vhd" into library work
Parsing entity <timekeeper>.
Parsing architecture <count_time> of entity <timekeeper>.
Parsing VHDL file "E:\hoshino_Data\SotsuKen\ISE\measurement_part_git\master_counter.vhd" into library work
Parsing entity <master_counter>.
Parsing architecture <count_time> of entity <master_counter>.
Parsing VHDL file "E:\hoshino_Data\SotsuKen\ISE\measurement_part_git\data_fetch.vhd" into library work
Parsing entity <data_fetch>.
Parsing architecture <fetch> of entity <data_fetch>.
Parsing VHDL file "E:\hoshino_Data\SotsuKen\ISE\measurement_part_git\data_decode.vhd" into library work
Parsing entity <data_decode>.
Parsing architecture <decode> of entity <data_decode>.
Parsing VHDL file "E:\hoshino_Data\SotsuKen\ISE\measurement_part_git\SDRAM_wr.vhd" into library work
Parsing entity <SDRAM_wr>.
Parsing architecture <write_sec> of entity <sdram_wr>.
Parsing VHDL file "E:\hoshino_Data\SotsuKen\ISE\measurement_part_git\SDRAM_rd.vhd" into library work
Parsing entity <SDRAM_rd>.
Parsing architecture <read_sec> of entity <sdram_rd>.
Parsing VHDL file "E:\hoshino_Data\SotsuKen\ISE\measurement_part_git\just_measurement.vhd" into library work
Parsing entity <just_measurement>.
Parsing architecture <measure> of entity <just_measurement>.
Parsing VHDL file "E:\hoshino_Data\SotsuKen\ISE\measurement_part_git\counter.vhd" into library work
Parsing entity <counter>.
Parsing architecture <Behavioral> of entity <counter>.
Parsing VHDL file "E:\hoshino_Data\SotsuKen\ISE\integ_100_st_fifocheck\SDRAM_ctrl.vhd" into library work
Parsing entity <SDRAM_ctrl>.
Parsing architecture <Behavioral> of entity <sdram_ctrl>.
Parsing VHDL file "E:\hoshino_Data\SotsuKen\ISE\measurement_part_git\Measurement.vhd" into library work
Parsing entity <Measurement>.
Parsing architecture <connect> of entity <measurement>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Measurement> (architecture <connect>) from library <work>.
WARNING:HDLCompiler:871 - "E:\hoshino_Data\SotsuKen\ISE\measurement_part_git\Measurement.vhd" Line 158: Using initial value "11" for sdr_mask since it is never assigned

Elaborating entity <DCM_100M> (architecture <xilinx>) from library <work>.

Elaborating entity <SDRAM_ctrl> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <SDRAM_wr> (architecture <write_sec>) from library <work>.
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\measurement_part_git\SDRAM_wr.vhd" Line 100: adr_in should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\measurement_part_git\SDRAM_wr.vhd" Line 101: v_data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\measurement_part_git\SDRAM_wr.vhd" Line 121: v_data should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "E:\hoshino_Data\SotsuKen\ISE\measurement_part_git\SDRAM_wr.vhd" Line 124. Case statement is complete. others clause is never selected

Elaborating entity <SDRAM_rd> (architecture <read_sec>) from library <work>.
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\measurement_part_git\SDRAM_rd.vhd" Line 136: sdr_data should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "E:\hoshino_Data\SotsuKen\ISE\measurement_part_git\SDRAM_rd.vhd" Line 145. Case statement is complete. others clause is never selected

Elaborating entity <just_measurement> (architecture <measure>) from library <work>.

Elaborating entity <data_fetch> (architecture <fetch>) from library <work>.
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\measurement_part_git\data_fetch.vhd" Line 163: sdr_fin should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\measurement_part_git\data_fetch.vhd" Line 168: test should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "E:\hoshino_Data\SotsuKen\ISE\measurement_part_git\data_fetch.vhd" Line 197. Case statement is complete. others clause is never selected

Elaborating entity <data_decode> (architecture <decode>) from library <work>.

Elaborating entity <timekeeper> (architecture <count_time>) from library <work>.
WARNING:HDLCompiler:1127 - "E:\hoshino_Data\SotsuKen\ISE\measurement_part_git\timekeeper.vhd" Line 72: Assignment to d_num ignored, since the identifier is never used

Elaborating entity <master_counter> (architecture <count_time>) from library <work>.
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\measurement_part_git\master_counter.vhd" Line 173: preset should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\measurement_part_git\master_counter.vhd" Line 221: dst_1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\measurement_part_git\master_counter.vhd" Line 274: dst_1 should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "E:\hoshino_Data\SotsuKen\ISE\measurement_part_git\master_counter.vhd" Line 126: Assignment to dst_0 ignored, since the identifier is never used
WARNING:HDLCompiler:92 - "E:\hoshino_Data\SotsuKen\ISE\measurement_part_git\just_measurement.vhd" Line 235: led_blink should be on the sensitivity list of the process

Elaborating entity <counter> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:634 - "E:\hoshino_Data\SotsuKen\ISE\measurement_part_git\Measurement.vhd" Line 157: Net <sdr_addr[19]> does not have a driver.
WARNING:HDLCompiler:634 - "E:\hoshino_Data\SotsuKen\ISE\measurement_part_git\Measurement.vhd" Line 176: Net <str_adr[19]> does not have a driver.
WARNING:HDLCompiler:634 - "E:\hoshino_Data\SotsuKen\ISE\measurement_part_git\Measurement.vhd" Line 183: Net <start> does not have a driver.
WARNING:Xst:2972 - "E:\hoshino_Data\SotsuKen\ISE\measurement_part_git\just_measurement.vhd" line 211. All outputs of instance <title> of block <timekeeper> are unconnected in block <just_measurement>. Underlying logic will be removed.
WARNING:Xst:2972 - "E:\hoshino_Data\SotsuKen\ISE\measurement_part_git\Measurement.vhd" line 263. All outputs of instance <count_test> of block <counter> are unconnected in block <Measurement>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Measurement>.
    Related source file is "E:\hoshino_Data\SotsuKen\ISE\measurement_part_git\Measurement.vhd".
INFO:Xst:3210 - "E:\hoshino_Data\SotsuKen\ISE\measurement_part_git\Measurement.vhd" line 223: Output port <sdr_adr> of the instance <write_sec> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\hoshino_Data\SotsuKen\ISE\measurement_part_git\Measurement.vhd" line 232: Output port <sdr_adr> of the instance <read_sec> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\hoshino_Data\SotsuKen\ISE\measurement_part_git\Measurement.vhd" line 232: Output port <fetch_en> of the instance <read_sec> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\hoshino_Data\SotsuKen\ISE\measurement_part_git\Measurement.vhd" line 244: Output port <msr_finish> of the instance <measure> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\hoshino_Data\SotsuKen\ISE\measurement_part_git\Measurement.vhd" line 244: Output port <adc_sig> of the instance <measure> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\hoshino_Data\SotsuKen\ISE\measurement_part_git\Measurement.vhd" line 263: Output port <fin_sig> of the instance <count_test> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <sdr_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <str_adr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <start> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Measurement> synthesized.

Synthesizing Unit <DCM_100M>.
    Related source file is "E:\hoshino_Data\SotsuKen\ISE\measurement_part_git\ipcore_dir\DCM_100M.vhd".
    Summary:
	no macro.
Unit <DCM_100M> synthesized.

Synthesizing Unit <SDRAM_ctrl>.
    Related source file is "E:\hoshino_Data\SotsuKen\ISE\integ_100_st_fifocheck\SDRAM_ctrl.vhd".
        HIGH_BIT = 24
        MHZ = 96
        REFRESH_CYCLES = 4096
        ADDRESS_BITS = 12
    Set property "IOB = TRUE" for signal <p_data_w>.
    Set property "fsm_encoding = user" for signal <statep>.
    Set property "fsm_encoding = user" for signal <staten>.
    Set property "IOB = TRUE" for signal <captured>.
    Set property "IOB = TRUE" for signal <i_DRAM_ADDR>.
    Set property "IOB = TRUE" for signal <i_DRAM_BA>.
    Set property "IOB = TRUE" for signal <i_DRAM_DQM>.
    Set property "IOB = TRUE" for signal <i_DRAM_CS_N>.
    Set property "IOB = TRUE" for signal <i_DRAM_RAS_N>.
    Set property "IOB = TRUE" for signal <i_DRAM_CAS_N>.
    Set property "IOB = TRUE" for signal <i_DRAM_WE_N>.
    Found 1-bit register for signal <r_tristate>.
    Found 9-bit register for signal <statep>.
    Found 12-bit register for signal <r_address>.
    Found 12-bit register for signal <r_act_row>.
    Found 2-bit register for signal <r_bank>.
    Found 32-bit register for signal <r_rf_counter>.
    Found 16-bit register for signal <r_data_out_1>.
    Found 16-bit register for signal <r_data_out_2>.
    Found 16-bit register for signal <r_data_out_3>.
    Found 15-bit register for signal <r_init_counter>.
    Found 2-bit register for signal <r_dq_masks>.
    Found 1-bit register for signal <r_rf_pending>.
    Found 1-bit register for signal <r_rd_pending>.
    Found 1-bit register for signal <r_wr_pending>.
    Found 1-bit register for signal <r_data_out_valid>.
    Found 20-bit register for signal <r_req_addr_q>.
    Found 64-bit register for signal <r_req_data_write>.
    Found 16-bit register for signal <p_data_w>.
    Found 16-bit register for signal <captured>.
    Found finite state machine <FSM_0> for signal <statep>.
    -----------------------------------------------------------------------
    | States             | 27                                             |
    | Transitions        | 81                                             |
    | Inputs             | 12                                             |
    | Outputs            | 10                                             |
    | Clock              | clk1 (rising_edge)                             |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000000000                                      |
    | Encoding           | user                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <r_rf_counter[31]_GND_14_o_add_21_OUT> created at line 381.
    Found 15-bit subtractor for signal <n_init_counter> created at line 286.
    Found 1-bit tristate buffer for signal <sdram_dq<15>> created at line 343
    Found 1-bit tristate buffer for signal <sdram_dq<14>> created at line 343
    Found 1-bit tristate buffer for signal <sdram_dq<13>> created at line 343
    Found 1-bit tristate buffer for signal <sdram_dq<12>> created at line 343
    Found 1-bit tristate buffer for signal <sdram_dq<11>> created at line 343
    Found 1-bit tristate buffer for signal <sdram_dq<10>> created at line 343
    Found 1-bit tristate buffer for signal <sdram_dq<9>> created at line 343
    Found 1-bit tristate buffer for signal <sdram_dq<8>> created at line 343
    Found 1-bit tristate buffer for signal <sdram_dq<7>> created at line 343
    Found 1-bit tristate buffer for signal <sdram_dq<6>> created at line 343
    Found 1-bit tristate buffer for signal <sdram_dq<5>> created at line 343
    Found 1-bit tristate buffer for signal <sdram_dq<4>> created at line 343
    Found 1-bit tristate buffer for signal <sdram_dq<3>> created at line 343
    Found 1-bit tristate buffer for signal <sdram_dq<2>> created at line 343
    Found 1-bit tristate buffer for signal <sdram_dq<1>> created at line 343
    Found 1-bit tristate buffer for signal <sdram_dq<0>> created at line 343
WARNING:Xst:737 - Found 1-bit latch for signal <n_data_w<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_data_w<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_data_w<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_data_w<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_data_w<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_data_w<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_data_w<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_data_w<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_data_w<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_data_w<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_data_w<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_data_w<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_data_w<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_data_w<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_data_w<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_data_w<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 2-bit comparator equal for signal <addr_bank[1]_r_bank[1]_equal_51_o> created at line 462
INFO:Xst:2774 - HDL ADVISOR - IOB property attached to signal r_bank may hinder XST clustering optimizations.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 210 D-type flip-flop(s).
	inferred  16 Latch(s).
	inferred   1 Comparator(s).
	inferred  67 Multiplexer(s).
	inferred  16 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <SDRAM_ctrl> synthesized.

Synthesizing Unit <SDRAM_wr>.
    Related source file is "E:\hoshino_Data\SotsuKen\ISE\measurement_part_git\SDRAM_wr.vhd".
    Found 20-bit register for signal <p_adr>.
    Found 2-bit register for signal <p_state>.
    Found 64-bit register for signal <p_data>.
    Found 1-bit register for signal <p_req>.
    Found 1-bit register for signal <p_pend>.
    Found 1-bit register for signal <p_comp>.
    Found finite state machine <FSM_1> for signal <p_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  87 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <SDRAM_wr> synthesized.

Synthesizing Unit <SDRAM_rd>.
    Related source file is "E:\hoshino_Data\SotsuKen\ISE\measurement_part_git\SDRAM_rd.vhd".
    Found 20-bit register for signal <p_adr>.
    Found 2-bit register for signal <p_state>.
    Found 64-bit register for signal <p_data>.
    Found 1-bit register for signal <p_req>.
    Found 1-bit register for signal <p_pend>.
    Found 1-bit register for signal <p_comp>.
    Found 1-bit register for signal <p_f_en>.
    Found finite state machine <FSM_2> for signal <p_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  88 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <SDRAM_rd> synthesized.

Synthesizing Unit <just_measurement>.
    Related source file is "E:\hoshino_Data\SotsuKen\ISE\measurement_part_git\just_measurement.vhd".
INFO:Xst:3210 - "E:\hoshino_Data\SotsuKen\ISE\measurement_part_git\just_measurement.vhd" line 178: Output port <test_pin> of the instance <fetch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\hoshino_Data\SotsuKen\ISE\measurement_part_git\just_measurement.vhd" line 196: Output port <d_data_out> of the instance <decode> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\hoshino_Data\SotsuKen\ISE\measurement_part_git\just_measurement.vhd" line 211: Output port <output> of the instance <title> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\hoshino_Data\SotsuKen\ISE\measurement_part_git\just_measurement.vhd" line 218: Output port <output_dds> of the instance <count_time> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\hoshino_Data\SotsuKen\ISE\measurement_part_git\just_measurement.vhd" line 218: Output port <output_ad> of the instance <count_time> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <test_dout<63:32>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <adc_sig> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:737 - Found 1-bit latch for signal <led_blink>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Latch(s).
Unit <just_measurement> synthesized.

Synthesizing Unit <data_fetch>.
    Related source file is "E:\hoshino_Data\SotsuKen\ISE\measurement_part_git\data_fetch.vhd".
WARNING:Xst:647 - Input <str_adr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 64-bit register for signal <p_data>.
    Found 20-bit register for signal <p_addr>.
    Found 2-bit register for signal <p_state>.
    Found 2-bit register for signal <p_d_num>.
    Found 1-bit register for signal <p_f_fin>.
    Found 1-bit register for signal <p_d_req>.
    Found 1-bit register for signal <p_f_run>.
    Found 1-bit register for signal <p_start>.
    Found 1-bit register for signal <p_fresh>.
    Found 1-bit register for signal <p_finish>.
    Found finite state machine <FSM_3> for signal <p_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 17                                             |
    | Inputs             | 7                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <p_d_num>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 24                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 20-bit adder for signal <p_addr[19]_GND_119_o_add_6_OUT> created at line 152.
WARNING:Xst:737 - Found 1-bit latch for signal <test>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  90 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred  53 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <data_fetch> synthesized.

Synthesizing Unit <data_decode>.
    Related source file is "E:\hoshino_Data\SotsuKen\ISE\measurement_part_git\data_decode.vhd".
WARNING:Xst:653 - Signal <d_data_out> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit register for signal <c_data_out>.
    Found 4-bit register for signal <p_d_type>.
    Found 2-bit register for signal <p_state>.
    Found 4-bit register for signal <p_sequence>.
    Found 1-bit register for signal <p_d_en>.
    Found 1-bit register for signal <p_d_fin>.
    Found 1-bit register for signal <fresh>.
INFO:Xst:1799 - State cycle_end is never reached in FSM <p_state>.
    Found finite state machine <FSM_5> for signal <p_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 27                                             |
    | Inputs             | 9                                              |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <p_sequence>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 35                                             |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    WARNING:Xst:2404 -  FFs/Latches <p_data<39:32>> (without init value) have a constant value of 0 in block <data_decode>.
    Summary:
	inferred  39 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <data_decode> synthesized.

Synthesizing Unit <master_counter>.
    Related source file is "E:\hoshino_Data\SotsuKen\ISE\measurement_part_git\master_counter.vhd".
    Found 64-bit register for signal <counter>.
    Found 1-bit register for signal <rf_out>.
    Found 1-bit register for signal <dds_set>.
    Found 1-bit register for signal <ad_out>.
    Found 1-bit register for signal <full>.
    Found 1-bit register for signal <p_t_1<31>>.
    Found 1-bit register for signal <p_t_1<30>>.
    Found 1-bit register for signal <p_t_1<29>>.
    Found 1-bit register for signal <p_t_1<28>>.
    Found 1-bit register for signal <p_t_1<27>>.
    Found 1-bit register for signal <p_t_1<26>>.
    Found 1-bit register for signal <p_t_1<25>>.
    Found 1-bit register for signal <p_t_1<24>>.
    Found 1-bit register for signal <p_t_1<23>>.
    Found 1-bit register for signal <p_t_1<22>>.
    Found 1-bit register for signal <p_t_1<21>>.
    Found 1-bit register for signal <p_t_1<20>>.
    Found 1-bit register for signal <p_t_1<19>>.
    Found 1-bit register for signal <p_t_1<18>>.
    Found 1-bit register for signal <p_t_1<17>>.
    Found 1-bit register for signal <p_t_1<16>>.
    Found 1-bit register for signal <p_t_1<15>>.
    Found 1-bit register for signal <p_t_1<14>>.
    Found 1-bit register for signal <p_t_1<13>>.
    Found 1-bit register for signal <p_t_1<12>>.
    Found 1-bit register for signal <p_t_1<11>>.
    Found 1-bit register for signal <p_t_1<10>>.
    Found 1-bit register for signal <p_t_1<9>>.
    Found 1-bit register for signal <p_t_1<8>>.
    Found 1-bit register for signal <p_t_1<7>>.
    Found 1-bit register for signal <p_t_1<6>>.
    Found 1-bit register for signal <p_t_1<5>>.
    Found 1-bit register for signal <p_t_1<4>>.
    Found 1-bit register for signal <p_t_1<3>>.
    Found 1-bit register for signal <p_t_1<2>>.
    Found 1-bit register for signal <p_t_1<1>>.
    Found 1-bit register for signal <p_t_1<0>>.
    Found 1-bit register for signal <p_t_2<31>>.
    Found 1-bit register for signal <p_t_2<30>>.
    Found 1-bit register for signal <p_t_2<29>>.
    Found 1-bit register for signal <p_t_2<28>>.
    Found 1-bit register for signal <p_t_2<27>>.
    Found 1-bit register for signal <p_t_2<26>>.
    Found 1-bit register for signal <p_t_2<25>>.
    Found 1-bit register for signal <p_t_2<24>>.
    Found 1-bit register for signal <p_t_2<23>>.
    Found 1-bit register for signal <p_t_2<22>>.
    Found 1-bit register for signal <p_t_2<21>>.
    Found 1-bit register for signal <p_t_2<20>>.
    Found 1-bit register for signal <p_t_2<19>>.
    Found 1-bit register for signal <p_t_2<18>>.
    Found 1-bit register for signal <p_t_2<17>>.
    Found 1-bit register for signal <p_t_2<16>>.
    Found 1-bit register for signal <p_t_2<15>>.
    Found 1-bit register for signal <p_t_2<14>>.
    Found 1-bit register for signal <p_t_2<13>>.
    Found 1-bit register for signal <p_t_2<12>>.
    Found 1-bit register for signal <p_t_2<11>>.
    Found 1-bit register for signal <p_t_2<10>>.
    Found 1-bit register for signal <p_t_2<9>>.
    Found 1-bit register for signal <p_t_2<8>>.
    Found 1-bit register for signal <p_t_2<7>>.
    Found 1-bit register for signal <p_t_2<6>>.
    Found 1-bit register for signal <p_t_2<5>>.
    Found 1-bit register for signal <p_t_2<4>>.
    Found 1-bit register for signal <p_t_2<3>>.
    Found 1-bit register for signal <p_t_2<2>>.
    Found 1-bit register for signal <p_t_2<1>>.
    Found 1-bit register for signal <p_t_2<0>>.
    Found 1-bit register for signal <p_t_3<31>>.
    Found 1-bit register for signal <p_t_3<30>>.
    Found 1-bit register for signal <p_t_3<29>>.
    Found 1-bit register for signal <p_t_3<28>>.
    Found 1-bit register for signal <p_t_3<27>>.
    Found 1-bit register for signal <p_t_3<26>>.
    Found 1-bit register for signal <p_t_3<25>>.
    Found 1-bit register for signal <p_t_3<24>>.
    Found 1-bit register for signal <p_t_3<23>>.
    Found 1-bit register for signal <p_t_3<22>>.
    Found 1-bit register for signal <p_t_3<21>>.
    Found 1-bit register for signal <p_t_3<20>>.
    Found 1-bit register for signal <p_t_3<19>>.
    Found 1-bit register for signal <p_t_3<18>>.
    Found 1-bit register for signal <p_t_3<17>>.
    Found 1-bit register for signal <p_t_3<16>>.
    Found 1-bit register for signal <p_t_3<15>>.
    Found 1-bit register for signal <p_t_3<14>>.
    Found 1-bit register for signal <p_t_3<13>>.
    Found 1-bit register for signal <p_t_3<12>>.
    Found 1-bit register for signal <p_t_3<11>>.
    Found 1-bit register for signal <p_t_3<10>>.
    Found 1-bit register for signal <p_t_3<9>>.
    Found 1-bit register for signal <p_t_3<8>>.
    Found 1-bit register for signal <p_t_3<7>>.
    Found 1-bit register for signal <p_t_3<6>>.
    Found 1-bit register for signal <p_t_3<5>>.
    Found 1-bit register for signal <p_t_3<4>>.
    Found 1-bit register for signal <p_t_3<3>>.
    Found 1-bit register for signal <p_t_3<2>>.
    Found 1-bit register for signal <p_t_3<1>>.
    Found 1-bit register for signal <p_t_3<0>>.
    Found 1-bit register for signal <p_t_4<31>>.
    Found 1-bit register for signal <p_t_4<30>>.
    Found 1-bit register for signal <p_t_4<29>>.
    Found 1-bit register for signal <p_t_4<28>>.
    Found 1-bit register for signal <p_t_4<27>>.
    Found 1-bit register for signal <p_t_4<26>>.
    Found 1-bit register for signal <p_t_4<25>>.
    Found 1-bit register for signal <p_t_4<24>>.
    Found 1-bit register for signal <p_t_4<23>>.
    Found 1-bit register for signal <p_t_4<22>>.
    Found 1-bit register for signal <p_t_4<21>>.
    Found 1-bit register for signal <p_t_4<20>>.
    Found 1-bit register for signal <p_t_4<19>>.
    Found 1-bit register for signal <p_t_4<18>>.
    Found 1-bit register for signal <p_t_4<17>>.
    Found 1-bit register for signal <p_t_4<16>>.
    Found 1-bit register for signal <p_t_4<15>>.
    Found 1-bit register for signal <p_t_4<14>>.
    Found 1-bit register for signal <p_t_4<13>>.
    Found 1-bit register for signal <p_t_4<12>>.
    Found 1-bit register for signal <p_t_4<11>>.
    Found 1-bit register for signal <p_t_4<10>>.
    Found 1-bit register for signal <p_t_4<9>>.
    Found 1-bit register for signal <p_t_4<8>>.
    Found 1-bit register for signal <p_t_4<7>>.
    Found 1-bit register for signal <p_t_4<6>>.
    Found 1-bit register for signal <p_t_4<5>>.
    Found 1-bit register for signal <p_t_4<4>>.
    Found 1-bit register for signal <p_t_4<3>>.
    Found 1-bit register for signal <p_t_4<2>>.
    Found 1-bit register for signal <p_t_4<1>>.
    Found 1-bit register for signal <p_t_4<0>>.
    Found 1-bit register for signal <p_t_5<31>>.
    Found 1-bit register for signal <p_t_5<30>>.
    Found 1-bit register for signal <p_t_5<29>>.
    Found 1-bit register for signal <p_t_5<28>>.
    Found 1-bit register for signal <p_t_5<27>>.
    Found 1-bit register for signal <p_t_5<26>>.
    Found 1-bit register for signal <p_t_5<25>>.
    Found 1-bit register for signal <p_t_5<24>>.
    Found 1-bit register for signal <p_t_5<23>>.
    Found 1-bit register for signal <p_t_5<22>>.
    Found 1-bit register for signal <p_t_5<21>>.
    Found 1-bit register for signal <p_t_5<20>>.
    Found 1-bit register for signal <p_t_5<19>>.
    Found 1-bit register for signal <p_t_5<18>>.
    Found 1-bit register for signal <p_t_5<17>>.
    Found 1-bit register for signal <p_t_5<16>>.
    Found 1-bit register for signal <p_t_5<15>>.
    Found 1-bit register for signal <p_t_5<14>>.
    Found 1-bit register for signal <p_t_5<13>>.
    Found 1-bit register for signal <p_t_5<12>>.
    Found 1-bit register for signal <p_t_5<11>>.
    Found 1-bit register for signal <p_t_5<10>>.
    Found 1-bit register for signal <p_t_5<9>>.
    Found 1-bit register for signal <p_t_5<8>>.
    Found 1-bit register for signal <p_t_5<7>>.
    Found 1-bit register for signal <p_t_5<6>>.
    Found 1-bit register for signal <p_t_5<5>>.
    Found 1-bit register for signal <p_t_5<4>>.
    Found 1-bit register for signal <p_t_5<3>>.
    Found 1-bit register for signal <p_t_5<2>>.
    Found 1-bit register for signal <p_t_5<1>>.
    Found 1-bit register for signal <p_t_5<0>>.
    Found 1-bit register for signal <p_t_6<31>>.
    Found 1-bit register for signal <p_t_6<30>>.
    Found 1-bit register for signal <p_t_6<29>>.
    Found 1-bit register for signal <p_t_6<28>>.
    Found 1-bit register for signal <p_t_6<27>>.
    Found 1-bit register for signal <p_t_6<26>>.
    Found 1-bit register for signal <p_t_6<25>>.
    Found 1-bit register for signal <p_t_6<24>>.
    Found 1-bit register for signal <p_t_6<23>>.
    Found 1-bit register for signal <p_t_6<22>>.
    Found 1-bit register for signal <p_t_6<21>>.
    Found 1-bit register for signal <p_t_6<20>>.
    Found 1-bit register for signal <p_t_6<19>>.
    Found 1-bit register for signal <p_t_6<18>>.
    Found 1-bit register for signal <p_t_6<17>>.
    Found 1-bit register for signal <p_t_6<16>>.
    Found 1-bit register for signal <p_t_6<15>>.
    Found 1-bit register for signal <p_t_6<14>>.
    Found 1-bit register for signal <p_t_6<13>>.
    Found 1-bit register for signal <p_t_6<12>>.
    Found 1-bit register for signal <p_t_6<11>>.
    Found 1-bit register for signal <p_t_6<10>>.
    Found 1-bit register for signal <p_t_6<9>>.
    Found 1-bit register for signal <p_t_6<8>>.
    Found 1-bit register for signal <p_t_6<7>>.
    Found 1-bit register for signal <p_t_6<6>>.
    Found 1-bit register for signal <p_t_6<5>>.
    Found 1-bit register for signal <p_t_6<4>>.
    Found 1-bit register for signal <p_t_6<3>>.
    Found 1-bit register for signal <p_t_6<2>>.
    Found 1-bit register for signal <p_t_6<1>>.
    Found 1-bit register for signal <p_t_6<0>>.
    Found 1-bit register for signal <p_t_7<31>>.
    Found 1-bit register for signal <p_t_7<30>>.
    Found 1-bit register for signal <p_t_7<29>>.
    Found 1-bit register for signal <p_t_7<28>>.
    Found 1-bit register for signal <p_t_7<27>>.
    Found 1-bit register for signal <p_t_7<26>>.
    Found 1-bit register for signal <p_t_7<25>>.
    Found 1-bit register for signal <p_t_7<24>>.
    Found 1-bit register for signal <p_t_7<23>>.
    Found 1-bit register for signal <p_t_7<22>>.
    Found 1-bit register for signal <p_t_7<21>>.
    Found 1-bit register for signal <p_t_7<20>>.
    Found 1-bit register for signal <p_t_7<19>>.
    Found 1-bit register for signal <p_t_7<18>>.
    Found 1-bit register for signal <p_t_7<17>>.
    Found 1-bit register for signal <p_t_7<16>>.
    Found 1-bit register for signal <p_t_7<15>>.
    Found 1-bit register for signal <p_t_7<14>>.
    Found 1-bit register for signal <p_t_7<13>>.
    Found 1-bit register for signal <p_t_7<12>>.
    Found 1-bit register for signal <p_t_7<11>>.
    Found 1-bit register for signal <p_t_7<10>>.
    Found 1-bit register for signal <p_t_7<9>>.
    Found 1-bit register for signal <p_t_7<8>>.
    Found 1-bit register for signal <p_t_7<7>>.
    Found 1-bit register for signal <p_t_7<6>>.
    Found 1-bit register for signal <p_t_7<5>>.
    Found 1-bit register for signal <p_t_7<4>>.
    Found 1-bit register for signal <p_t_7<3>>.
    Found 1-bit register for signal <p_t_7<2>>.
    Found 1-bit register for signal <p_t_7<1>>.
    Found 1-bit register for signal <p_t_7<0>>.
    Found 1-bit register for signal <p_t_0<31>>.
    Found 1-bit register for signal <p_t_0<30>>.
    Found 1-bit register for signal <p_t_0<29>>.
    Found 1-bit register for signal <p_t_0<28>>.
    Found 1-bit register for signal <p_t_0<27>>.
    Found 1-bit register for signal <p_t_0<26>>.
    Found 1-bit register for signal <p_t_0<25>>.
    Found 1-bit register for signal <p_t_0<24>>.
    Found 1-bit register for signal <p_t_0<23>>.
    Found 1-bit register for signal <p_t_0<22>>.
    Found 1-bit register for signal <p_t_0<21>>.
    Found 1-bit register for signal <p_t_0<20>>.
    Found 1-bit register for signal <p_t_0<19>>.
    Found 1-bit register for signal <p_t_0<18>>.
    Found 1-bit register for signal <p_t_0<17>>.
    Found 1-bit register for signal <p_t_0<16>>.
    Found 1-bit register for signal <p_t_0<15>>.
    Found 1-bit register for signal <p_t_0<14>>.
    Found 1-bit register for signal <p_t_0<13>>.
    Found 1-bit register for signal <p_t_0<12>>.
    Found 1-bit register for signal <p_t_0<11>>.
    Found 1-bit register for signal <p_t_0<10>>.
    Found 1-bit register for signal <p_t_0<9>>.
    Found 1-bit register for signal <p_t_0<8>>.
    Found 1-bit register for signal <p_t_0<7>>.
    Found 1-bit register for signal <p_t_0<6>>.
    Found 1-bit register for signal <p_t_0<5>>.
    Found 1-bit register for signal <p_t_0<4>>.
    Found 1-bit register for signal <p_t_0<3>>.
    Found 1-bit register for signal <p_t_0<2>>.
    Found 1-bit register for signal <p_t_0<1>>.
    Found 1-bit register for signal <p_t_0<0>>.
    Found 64-bit adder for signal <counter[63]_GND_190_o_add_15_OUT> created at line 166.
WARNING:Xst:737 - Found 1-bit latch for signal <preset>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dst_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dst_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dst_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dst_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dst_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dst_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dst_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_1<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_1<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_1<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_1<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_1<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_1<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_1<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_1<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_1<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_1<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_1<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_1<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_1<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_1<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_1<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_1<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_1<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_1<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_1<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_1<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_1<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_1<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_1<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_1<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_1<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_1<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_1<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_1<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_1<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_1<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_1<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_1<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_2<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_2<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_2<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_2<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_2<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_2<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_2<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_2<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_2<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_2<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_2<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_2<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_2<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_2<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_2<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_2<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_2<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_2<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_2<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_2<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_2<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_2<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_2<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_2<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_2<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_2<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_2<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_2<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_2<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_2<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_2<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_2<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_3<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_3<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_3<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_3<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_3<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_3<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_3<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_3<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_3<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_3<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_3<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_3<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_3<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_3<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_3<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_3<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_3<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_3<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_3<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_3<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_3<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_3<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_3<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_3<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_3<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_3<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_3<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_3<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_3<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_3<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_3<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_3<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_4<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_4<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_4<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_4<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_4<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_4<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_4<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_4<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_4<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_4<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_4<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_4<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_4<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_4<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_4<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_4<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_4<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_4<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_4<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_4<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_4<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_4<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_4<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_4<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_4<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_4<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_4<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_4<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_4<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_4<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_4<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_4<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_5<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_5<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_5<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_5<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_5<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_5<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_5<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_5<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_5<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_5<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_5<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_5<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_5<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_5<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_5<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_5<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_5<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_5<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_5<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_5<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_5<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_5<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_5<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_5<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_5<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_5<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_5<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_5<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_5<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_5<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_5<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_5<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_6<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_6<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_6<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_6<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_6<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_6<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_6<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_6<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_6<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_6<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_6<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_6<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_6<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_6<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_6<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_6<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_6<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_6<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_6<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_6<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_6<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_6<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_6<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_6<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_6<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_6<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_6<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_6<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_6<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_6<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_6<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_6<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_7<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_7<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_7<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_7<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_7<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_7<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_7<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_7<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_7<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_7<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_7<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_7<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_7<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_7<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_7<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_7<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_7<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_7<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_7<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_7<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_7<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_7<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_7<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_7<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_7<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_7<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_7<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_7<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_7<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_7<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_7<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_7<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_0<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_0<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_0<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_0<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_0<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_0<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_0<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_0<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_0<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_0<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_0<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_0<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_0<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_0<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_0<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_0<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_0<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_0<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_0<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_0<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_0<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_0<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_0<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_0<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_0<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_0<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_0<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_0<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_0<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_0<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_0<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_t_0<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 64-bit comparator equal for signal <counter[63]_GND_190_o_equal_1_o> created at line 140
    Found 64-bit comparator equal for signal <counter[63]_GND_190_o_equal_3_o> created at line 143
    Found 64-bit comparator equal for signal <counter[63]_GND_190_o_equal_5_o> created at line 146
    Found 64-bit comparator equal for signal <counter[63]_GND_190_o_equal_7_o> created at line 149
    Found 64-bit comparator equal for signal <counter[63]_GND_190_o_equal_9_o> created at line 152
    Found 64-bit comparator equal for signal <counter[63]_GND_190_o_equal_11_o> created at line 155
    Found 64-bit comparator equal for signal <counter[63]_GND_190_o_equal_13_o> created at line 158
    Found 64-bit comparator equal for signal <counter[63]_GND_190_o_equal_14_o> created at line 163
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 324 D-type flip-flop(s).
	inferred 264 Latch(s).
	inferred   8 Comparator(s).
	inferred 115 Multiplexer(s).
Unit <master_counter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 15-bit subtractor                                     : 1
 20-bit adder                                          : 1
 32-bit adder                                          : 1
 64-bit adder                                          : 1
# Registers                                            : 300
 1-bit register                                        : 281
 12-bit register                                       : 1
 15-bit register                                       : 1
 16-bit register                                       : 5
 2-bit register                                        : 1
 20-bit register                                       : 3
 32-bit register                                       : 2
 4-bit register                                        : 1
 64-bit register                                       : 5
# Latches                                              : 282
 1-bit latch                                           : 282
# Comparators                                          : 9
 2-bit comparator equal                                : 1
 64-bit comparator equal                               : 8
# Multiplexers                                         : 241
 1-bit 2-to-1 multiplexer                              : 134
 12-bit 2-to-1 multiplexer                             : 6
 2-bit 2-to-1 multiplexer                              : 3
 20-bit 2-to-1 multiplexer                             : 3
 32-bit 2-to-1 multiplexer                             : 84
 4-bit 2-to-1 multiplexer                              : 3
 64-bit 2-to-1 multiplexer                             : 8
# Tristates                                            : 16
 1-bit tristate buffer                                 : 16
# FSMs                                                 : 7

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <p_data_1> in Unit <write_sec> is equivalent to the following 23 FFs/Latches, which will be removed : <p_data_3> <p_data_9> <p_data_11> <p_data_16> <p_data_18> <p_data_24> <p_data_26> <p_data_32> <p_data_33> <p_data_34> <p_data_35> <p_data_36> <p_data_37> <p_data_38> <p_data_39> <p_data_40> <p_data_41> <p_data_42> <p_data_43> <p_data_44> <p_data_45> <p_data_46> <p_data_47> 
INFO:Xst:2261 - The FF/Latch <p_data_0> in Unit <write_sec> is equivalent to the following 39 FFs/Latches, which will be removed : <p_data_2> <p_data_4> <p_data_5> <p_data_6> <p_data_7> <p_data_8> <p_data_10> <p_data_12> <p_data_13> <p_data_14> <p_data_15> <p_data_17> <p_data_19> <p_data_20> <p_data_21> <p_data_22> <p_data_23> <p_data_25> <p_data_27> <p_data_28> <p_data_29> <p_data_30> <p_data_31> <p_data_48> <p_data_49> <p_data_50> <p_data_51> <p_data_52> <p_data_53> <p_data_54> <p_data_55> <p_data_56> <p_data_57> <p_data_58> <p_data_59> <p_data_60> <p_data_61> <p_data_62> <p_data_63> 
WARNING:Xst:1426 - The value init of the FF/Latch test hinder the constant cleaning in the block fetch.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <r_req_data_write_28> (without init value) has a constant value of 0 in block <ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_req_data_write_29> (without init value) has a constant value of 0 in block <ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_req_data_write_30> (without init value) has a constant value of 0 in block <ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_req_data_write_31> (without init value) has a constant value of 0 in block <ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_req_data_write_48> (without init value) has a constant value of 0 in block <ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_req_data_write_49> (without init value) has a constant value of 0 in block <ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_req_data_write_50> (without init value) has a constant value of 0 in block <ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_req_data_write_51> (without init value) has a constant value of 0 in block <ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_req_data_write_52> (without init value) has a constant value of 0 in block <ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_req_data_write_53> (without init value) has a constant value of 0 in block <ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_req_data_write_54> (without init value) has a constant value of 0 in block <ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_req_data_write_55> (without init value) has a constant value of 0 in block <ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_req_data_write_56> (without init value) has a constant value of 0 in block <ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_req_data_write_57> (without init value) has a constant value of 0 in block <ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_req_data_write_58> (without init value) has a constant value of 0 in block <ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_req_data_write_59> (without init value) has a constant value of 0 in block <ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_req_data_write_60> (without init value) has a constant value of 0 in block <ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_req_data_write_61> (without init value) has a constant value of 0 in block <ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_req_data_write_62> (without init value) has a constant value of 0 in block <ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_req_data_write_63> (without init value) has a constant value of 0 in block <ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <p_data_0> (without init value) has a constant value of 0 in block <write_sec>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_req_data_write_0> (without init value) has a constant value of 0 in block <ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_req_data_write_2> (without init value) has a constant value of 0 in block <ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_req_data_write_4> (without init value) has a constant value of 0 in block <ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_req_data_write_5> (without init value) has a constant value of 0 in block <ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_req_data_write_6> (without init value) has a constant value of 0 in block <ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_req_data_write_7> (without init value) has a constant value of 0 in block <ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_req_data_write_8> (without init value) has a constant value of 0 in block <ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_req_data_write_10> (without init value) has a constant value of 0 in block <ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_req_data_write_12> (without init value) has a constant value of 0 in block <ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_req_data_write_13> (without init value) has a constant value of 0 in block <ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_req_data_write_14> (without init value) has a constant value of 0 in block <ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_req_data_write_15> (without init value) has a constant value of 0 in block <ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_req_data_write_17> (without init value) has a constant value of 0 in block <ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_req_data_write_19> (without init value) has a constant value of 0 in block <ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_req_data_write_20> (without init value) has a constant value of 0 in block <ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_req_data_write_21> (without init value) has a constant value of 0 in block <ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_req_data_write_22> (without init value) has a constant value of 0 in block <ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_req_data_write_23> (without init value) has a constant value of 0 in block <ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_req_data_write_25> (without init value) has a constant value of 0 in block <ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_req_data_write_27> (without init value) has a constant value of 0 in block <ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <p_data<63:48>> (without init value) have a constant value of 0 in block <SDRAM_wr>.

Synthesizing (advanced) Unit <SDRAM_ctrl>.
The following registers are absorbed into counter <r_init_counter>: 1 register on signal <r_init_counter>.
Unit <SDRAM_ctrl> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 20-bit adder                                          : 1
 32-bit adder                                          : 1
 64-bit adder                                          : 1
# Counters                                             : 1
 15-bit down counter                                   : 1
# Registers                                            : 807
 Flip-Flops                                            : 807
# Comparators                                          : 9
 2-bit comparator equal                                : 1
 64-bit comparator equal                               : 8
# Multiplexers                                         : 334
 1-bit 2-to-1 multiplexer                              : 229
 12-bit 2-to-1 multiplexer                             : 6
 2-bit 2-to-1 multiplexer                              : 3
 20-bit 2-to-1 multiplexer                             : 3
 32-bit 2-to-1 multiplexer                             : 83
 4-bit 2-to-1 multiplexer                              : 3
 64-bit 2-to-1 multiplexer                             : 7
# FSMs                                                 : 7

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch test hinder the constant cleaning in the block data_fetch.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <p_data_31> (without init value) has a constant value of 0 in block <SDRAM_wr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_data_30> (without init value) has a constant value of 0 in block <SDRAM_wr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_data_29> (without init value) has a constant value of 0 in block <SDRAM_wr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_data_28> (without init value) has a constant value of 0 in block <SDRAM_wr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_data_27> (without init value) has a constant value of 0 in block <SDRAM_wr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_data_25> (without init value) has a constant value of 0 in block <SDRAM_wr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_data_23> (without init value) has a constant value of 0 in block <SDRAM_wr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_data_22> (without init value) has a constant value of 0 in block <SDRAM_wr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_data_21> (without init value) has a constant value of 0 in block <SDRAM_wr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_data_20> (without init value) has a constant value of 0 in block <SDRAM_wr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_data_19> (without init value) has a constant value of 0 in block <SDRAM_wr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_data_17> (without init value) has a constant value of 0 in block <SDRAM_wr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_data_15> (without init value) has a constant value of 0 in block <SDRAM_wr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_data_14> (without init value) has a constant value of 0 in block <SDRAM_wr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_data_13> (without init value) has a constant value of 0 in block <SDRAM_wr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_data_12> (without init value) has a constant value of 0 in block <SDRAM_wr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_data_10> (without init value) has a constant value of 0 in block <SDRAM_wr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_data_8> (without init value) has a constant value of 0 in block <SDRAM_wr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_data_7> (without init value) has a constant value of 0 in block <SDRAM_wr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_data_6> (without init value) has a constant value of 0 in block <SDRAM_wr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_data_5> (without init value) has a constant value of 0 in block <SDRAM_wr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_data_4> (without init value) has a constant value of 0 in block <SDRAM_wr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_data_2> (without init value) has a constant value of 0 in block <SDRAM_wr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_data_0> (without init value) has a constant value of 0 in block <SDRAM_wr>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <p_data_1> in Unit <SDRAM_wr> is equivalent to the following 23 FFs/Latches, which will be removed : <p_data_3> <p_data_9> <p_data_11> <p_data_16> <p_data_18> <p_data_24> <p_data_26> <p_data_32> <p_data_33> <p_data_34> <p_data_35> <p_data_36> <p_data_37> <p_data_38> <p_data_39> <p_data_40> <p_data_41> <p_data_42> <p_data_43> <p_data_44> <p_data_45> <p_data_46> <p_data_47> 
INFO:Xst:2261 - The FF/Latch <p_adr_0> in Unit <SDRAM_wr> is equivalent to the following 19 FFs/Latches, which will be removed : <p_adr_1> <p_adr_2> <p_adr_3> <p_adr_4> <p_adr_5> <p_adr_6> <p_adr_7> <p_adr_8> <p_adr_9> <p_adr_10> <p_adr_11> <p_adr_12> <p_adr_13> <p_adr_14> <p_adr_15> <p_adr_16> <p_adr_17> <p_adr_18> <p_adr_19> 
WARNING:Xst:1710 - FF/Latch <p_adr_0> (without init value) has a constant value of 0 in block <SDRAM_wr>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <measure/fetch/FSM_4> on signal <p_d_num[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <measure/fetch/FSM_3> on signal <p_state[1:2]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 00
 dt_wait   | 01
 dt_aquire | 10
 prepare   | 11
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <measure/decode/FSM_6> on signal <p_sequence[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <measure/decode/FSM_5> on signal <p_state[1:1]> with sequential encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 0
 count     | 1
 cycle_end | unreached
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <write_sec/FSM_1> on signal <p_state[1:2]> with user encoding.
------------------------
 State      | Encoding
------------------------
 idle       | 00
 sd_request | 01
 cycle_end  | 10
------------------------
Optimizing FSM <ctrl/FSM_0> on signal <statep[1:9]> with user encoding.
------------------------
 State     | Encoding
------------------------
 000000000 | 000000000
 000000111 | 000000111
 000000010 | 000000010
 000000001 | 000000001
 000010111 | 000010111
 010000011 | 010000011
 000100001 | 000100001
 000110111 | 000110111
 001000111 | 001000111
 001010111 | 001010111
 001100111 | 001100111
 001110111 | 001110111
 010010111 | 010010111
 010100111 | 010100111
 010110010 | 010110010
 100010101 | 100010101
 011010100 | 011010100
 011000111 | 011000111
 011100111 | 011100111
 100000111 | 100000111
 111110111 | 111110111
 100100111 | 100100111
 100110111 | 100110111
 101000111 | 101000111
 101010111 | 101010111
 101100111 | 101100111
 011110111 | 011110111
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <read_sec/FSM_2> on signal <p_state[1:2]> with user encoding.
------------------------
 State      | Encoding
------------------------
 idle       | 00
 sd_request | 01
 dt_aquire  | 10
 cycle_end  | 11
------------------------
WARNING:Xst:1710 - FF/Latch <p_d_type_3> (without init value) has a constant value of 0 in block <data_decode>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_address_0> (without init value) has a constant value of 0 in block <SDRAM_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_address_2> (without init value) has a constant value of 0 in block <SDRAM_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_address_3> (without init value) has a constant value of 0 in block <SDRAM_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_address_6> (without init value) has a constant value of 0 in block <SDRAM_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_address_7> (without init value) has a constant value of 0 in block <SDRAM_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_address_8> (without init value) has a constant value of 0 in block <SDRAM_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_address_9> (without init value) has a constant value of 0 in block <SDRAM_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_address_11> (without init value) has a constant value of 0 in block <SDRAM_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    p_t_0_0 in unit <master_counter>
    p_t_3_0 in unit <master_counter>
    p_t_7_0 in unit <master_counter>
    p_t_6_0 in unit <master_counter>
    p_t_5_0 in unit <master_counter>
    p_t_4_0 in unit <master_counter>
    p_t_2_0 in unit <master_counter>
    p_t_1_0 in unit <master_counter>
    full in unit <master_counter>
    p_t_0_2 in unit <master_counter>
    p_t_0_3 in unit <master_counter>
    p_t_0_1 in unit <master_counter>
    p_t_0_4 in unit <master_counter>
    p_t_0_5 in unit <master_counter>
    p_t_0_7 in unit <master_counter>
    p_t_0_8 in unit <master_counter>
    p_t_0_6 in unit <master_counter>
    p_t_0_9 in unit <master_counter>
    p_t_0_10 in unit <master_counter>
    p_t_0_12 in unit <master_counter>
    p_t_0_13 in unit <master_counter>
    p_t_0_11 in unit <master_counter>
    p_t_0_15 in unit <master_counter>
    p_t_0_16 in unit <master_counter>
    p_t_0_14 in unit <master_counter>
    p_t_0_18 in unit <master_counter>
    p_t_0_19 in unit <master_counter>
    p_t_0_17 in unit <master_counter>
    p_t_0_20 in unit <master_counter>
    p_t_0_21 in unit <master_counter>
    p_t_0_23 in unit <master_counter>
    p_t_0_24 in unit <master_counter>
    p_t_0_22 in unit <master_counter>
    p_t_0_25 in unit <master_counter>
    p_t_0_26 in unit <master_counter>
    p_t_0_28 in unit <master_counter>
    p_t_0_29 in unit <master_counter>
    p_t_0_27 in unit <master_counter>
    p_t_0_30 in unit <master_counter>
    p_t_0_31 in unit <master_counter>
    p_t_7_1 in unit <master_counter>
    p_t_7_2 in unit <master_counter>
    p_t_7_3 in unit <master_counter>
    p_t_7_4 in unit <master_counter>
    p_t_7_6 in unit <master_counter>
    p_t_7_7 in unit <master_counter>
    p_t_7_5 in unit <master_counter>
    p_t_7_8 in unit <master_counter>
    p_t_7_9 in unit <master_counter>
    p_t_7_11 in unit <master_counter>
    p_t_7_12 in unit <master_counter>
    p_t_7_10 in unit <master_counter>
    p_t_7_13 in unit <master_counter>
    p_t_7_14 in unit <master_counter>
    p_t_7_16 in unit <master_counter>
    p_t_7_17 in unit <master_counter>
    p_t_7_15 in unit <master_counter>
    p_t_7_18 in unit <master_counter>
    p_t_7_19 in unit <master_counter>
    p_t_7_21 in unit <master_counter>
    p_t_7_22 in unit <master_counter>
    p_t_7_20 in unit <master_counter>
    p_t_7_23 in unit <master_counter>
    p_t_7_24 in unit <master_counter>
    p_t_7_26 in unit <master_counter>
    p_t_7_27 in unit <master_counter>
    p_t_7_25 in unit <master_counter>
    p_t_7_28 in unit <master_counter>
    p_t_7_29 in unit <master_counter>
    p_t_7_31 in unit <master_counter>
    p_t_7_30 in unit <master_counter>
    p_t_6_1 in unit <master_counter>
    p_t_6_2 in unit <master_counter>
    p_t_6_4 in unit <master_counter>
    p_t_6_5 in unit <master_counter>
    p_t_6_3 in unit <master_counter>
    p_t_6_6 in unit <master_counter>
    p_t_6_7 in unit <master_counter>
    p_t_6_9 in unit <master_counter>
    p_t_6_10 in unit <master_counter>
    p_t_6_8 in unit <master_counter>
    p_t_6_11 in unit <master_counter>
    p_t_6_12 in unit <master_counter>
    p_t_6_14 in unit <master_counter>
    p_t_6_15 in unit <master_counter>
    p_t_6_13 in unit <master_counter>
    p_t_6_16 in unit <master_counter>
    p_t_6_17 in unit <master_counter>
    p_t_6_19 in unit <master_counter>
    p_t_6_20 in unit <master_counter>
    p_t_6_18 in unit <master_counter>
    p_t_6_21 in unit <master_counter>
    p_t_6_22 in unit <master_counter>
    p_t_6_24 in unit <master_counter>
    p_t_6_25 in unit <master_counter>
    p_t_6_23 in unit <master_counter>
    p_t_6_26 in unit <master_counter>
    p_t_6_27 in unit <master_counter>
    p_t_6_29 in unit <master_counter>
    p_t_6_30 in unit <master_counter>
    p_t_6_28 in unit <master_counter>
    p_t_5_1 in unit <master_counter>
    p_t_6_31 in unit <master_counter>
    p_t_5_3 in unit <master_counter>
    p_t_5_4 in unit <master_counter>
    p_t_5_2 in unit <master_counter>
    p_t_5_5 in unit <master_counter>
    p_t_5_6 in unit <master_counter>
    p_t_5_8 in unit <master_counter>
    p_t_5_9 in unit <master_counter>
    p_t_5_7 in unit <master_counter>
    p_t_5_10 in unit <master_counter>
    p_t_5_11 in unit <master_counter>
    p_t_5_13 in unit <master_counter>
    p_t_5_14 in unit <master_counter>
    p_t_5_12 in unit <master_counter>
    p_t_5_15 in unit <master_counter>
    p_t_5_16 in unit <master_counter>
    p_t_5_18 in unit <master_counter>
    p_t_5_19 in unit <master_counter>
    p_t_5_17 in unit <master_counter>
    p_t_5_20 in unit <master_counter>
    p_t_5_21 in unit <master_counter>
    p_t_5_23 in unit <master_counter>
    p_t_5_24 in unit <master_counter>
    p_t_5_22 in unit <master_counter>
    p_t_5_25 in unit <master_counter>
    p_t_5_26 in unit <master_counter>
    p_t_5_28 in unit <master_counter>
    p_t_5_29 in unit <master_counter>
    p_t_5_27 in unit <master_counter>
    p_t_5_30 in unit <master_counter>
    p_t_5_31 in unit <master_counter>
    p_t_4_1 in unit <master_counter>
    p_t_4_2 in unit <master_counter>
    p_t_4_3 in unit <master_counter>
    p_t_4_4 in unit <master_counter>
    p_t_4_6 in unit <master_counter>
    p_t_4_7 in unit <master_counter>
    p_t_4_5 in unit <master_counter>
    p_t_4_8 in unit <master_counter>
    p_t_4_9 in unit <master_counter>
    p_t_4_11 in unit <master_counter>
    p_t_4_12 in unit <master_counter>
    p_t_4_10 in unit <master_counter>
    p_t_4_13 in unit <master_counter>
    p_t_4_14 in unit <master_counter>
    p_t_4_16 in unit <master_counter>
    p_t_4_17 in unit <master_counter>
    p_t_4_15 in unit <master_counter>
    p_t_4_18 in unit <master_counter>
    p_t_4_19 in unit <master_counter>
    p_t_4_21 in unit <master_counter>
    p_t_4_22 in unit <master_counter>
    p_t_4_20 in unit <master_counter>
    p_t_4_23 in unit <master_counter>
    p_t_4_24 in unit <master_counter>
    p_t_4_26 in unit <master_counter>
    p_t_4_27 in unit <master_counter>
    p_t_4_25 in unit <master_counter>
    p_t_4_28 in unit <master_counter>
    p_t_4_29 in unit <master_counter>
    p_t_4_31 in unit <master_counter>
    p_t_4_30 in unit <master_counter>
    p_t_3_1 in unit <master_counter>
    p_t_3_2 in unit <master_counter>
    p_t_3_4 in unit <master_counter>
    p_t_3_5 in unit <master_counter>
    p_t_3_3 in unit <master_counter>
    p_t_3_6 in unit <master_counter>
    p_t_3_7 in unit <master_counter>
    p_t_3_9 in unit <master_counter>
    p_t_3_10 in unit <master_counter>
    p_t_3_8 in unit <master_counter>
    p_t_3_11 in unit <master_counter>
    p_t_3_12 in unit <master_counter>
    p_t_3_14 in unit <master_counter>
    p_t_3_15 in unit <master_counter>
    p_t_3_13 in unit <master_counter>
    p_t_3_17 in unit <master_counter>
    p_t_3_18 in unit <master_counter>
    p_t_3_16 in unit <master_counter>
    p_t_3_20 in unit <master_counter>
    p_t_3_21 in unit <master_counter>
    p_t_3_19 in unit <master_counter>
    p_t_3_22 in unit <master_counter>
    p_t_3_23 in unit <master_counter>
    p_t_3_25 in unit <master_counter>
    p_t_3_26 in unit <master_counter>
    p_t_3_24 in unit <master_counter>
    p_t_3_27 in unit <master_counter>
    p_t_3_28 in unit <master_counter>
    p_t_3_30 in unit <master_counter>
    p_t_3_31 in unit <master_counter>
    p_t_3_29 in unit <master_counter>
    p_t_2_1 in unit <master_counter>
    p_t_2_3 in unit <master_counter>
    p_t_2_4 in unit <master_counter>
    p_t_2_2 in unit <master_counter>
    p_t_2_5 in unit <master_counter>
    p_t_2_6 in unit <master_counter>
    p_t_2_8 in unit <master_counter>
    p_t_2_9 in unit <master_counter>
    p_t_2_7 in unit <master_counter>
    p_t_2_10 in unit <master_counter>
    p_t_2_11 in unit <master_counter>
    p_t_2_13 in unit <master_counter>
    p_t_2_14 in unit <master_counter>
    p_t_2_12 in unit <master_counter>
    p_t_2_15 in unit <master_counter>
    p_t_2_16 in unit <master_counter>
    p_t_2_18 in unit <master_counter>
    p_t_2_19 in unit <master_counter>
    p_t_2_17 in unit <master_counter>
    p_t_2_20 in unit <master_counter>
    p_t_2_21 in unit <master_counter>
    p_t_2_23 in unit <master_counter>
    p_t_2_24 in unit <master_counter>
    p_t_2_22 in unit <master_counter>
    p_t_2_26 in unit <master_counter>
    p_t_2_27 in unit <master_counter>
    p_t_2_25 in unit <master_counter>
    p_t_2_29 in unit <master_counter>
    p_t_2_30 in unit <master_counter>
    p_t_2_28 in unit <master_counter>
    p_t_2_31 in unit <master_counter>
    p_t_1_2 in unit <master_counter>
    p_t_1_3 in unit <master_counter>
    p_t_1_1 in unit <master_counter>
    p_t_1_4 in unit <master_counter>
    p_t_1_5 in unit <master_counter>
    p_t_1_7 in unit <master_counter>
    p_t_1_8 in unit <master_counter>
    p_t_1_6 in unit <master_counter>
    p_t_1_9 in unit <master_counter>
    p_t_1_10 in unit <master_counter>
    p_t_1_12 in unit <master_counter>
    p_t_1_13 in unit <master_counter>
    p_t_1_11 in unit <master_counter>
    p_t_1_14 in unit <master_counter>
    p_t_1_15 in unit <master_counter>
    p_t_1_17 in unit <master_counter>
    p_t_1_18 in unit <master_counter>
    p_t_1_16 in unit <master_counter>
    p_t_1_19 in unit <master_counter>
    p_t_1_20 in unit <master_counter>
    p_t_1_22 in unit <master_counter>
    p_t_1_23 in unit <master_counter>
    p_t_1_21 in unit <master_counter>
    p_t_1_24 in unit <master_counter>
    p_t_1_25 in unit <master_counter>
    p_t_1_27 in unit <master_counter>
    p_t_1_28 in unit <master_counter>
    p_t_1_26 in unit <master_counter>
    p_t_1_29 in unit <master_counter>
    p_t_1_30 in unit <master_counter>
    p_t_1_31 in unit <master_counter>


  List of register instances with asynchronous set or reset and opposite initialization value:
    ctrl/r_rf_counter_31 in unit <Measurement>


Optimizing unit <Measurement> ...

Optimizing unit <data_fetch> ...

Optimizing unit <data_decode> ...

Optimizing unit <master_counter> ...

Optimizing unit <SDRAM_wr> ...

Optimizing unit <SDRAM_rd> ...
WARNING:Xst:1710 - FF/Latch <ctrl/r_req_data_write_27> (without init value) has a constant value of 0 in block <Measurement>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl/r_req_data_write_25> (without init value) has a constant value of 0 in block <Measurement>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl/r_req_data_write_23> (without init value) has a constant value of 0 in block <Measurement>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl/r_req_data_write_22> (without init value) has a constant value of 0 in block <Measurement>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl/r_req_data_write_21> (without init value) has a constant value of 0 in block <Measurement>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl/r_req_data_write_20> (without init value) has a constant value of 0 in block <Measurement>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl/r_req_data_write_19> (without init value) has a constant value of 0 in block <Measurement>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl/r_req_data_write_17> (without init value) has a constant value of 0 in block <Measurement>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl/r_req_data_write_15> (without init value) has a constant value of 0 in block <Measurement>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl/r_req_data_write_14> (without init value) has a constant value of 0 in block <Measurement>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl/r_req_data_write_13> (without init value) has a constant value of 0 in block <Measurement>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl/r_req_data_write_12> (without init value) has a constant value of 0 in block <Measurement>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl/r_req_data_write_10> (without init value) has a constant value of 0 in block <Measurement>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl/r_req_data_write_8> (without init value) has a constant value of 0 in block <Measurement>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl/r_req_data_write_7> (without init value) has a constant value of 0 in block <Measurement>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl/r_req_data_write_6> (without init value) has a constant value of 0 in block <Measurement>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl/r_req_data_write_5> (without init value) has a constant value of 0 in block <Measurement>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl/r_req_data_write_4> (without init value) has a constant value of 0 in block <Measurement>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl/r_req_data_write_2> (without init value) has a constant value of 0 in block <Measurement>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl/r_req_data_write_0> (without init value) has a constant value of 0 in block <Measurement>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl/r_req_data_write_63> (without init value) has a constant value of 0 in block <Measurement>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl/r_req_data_write_62> (without init value) has a constant value of 0 in block <Measurement>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl/r_req_data_write_61> (without init value) has a constant value of 0 in block <Measurement>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl/r_req_data_write_60> (without init value) has a constant value of 0 in block <Measurement>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl/r_req_data_write_59> (without init value) has a constant value of 0 in block <Measurement>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl/r_req_data_write_58> (without init value) has a constant value of 0 in block <Measurement>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl/r_req_data_write_57> (without init value) has a constant value of 0 in block <Measurement>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl/r_req_data_write_56> (without init value) has a constant value of 0 in block <Measurement>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl/r_req_data_write_55> (without init value) has a constant value of 0 in block <Measurement>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl/r_req_data_write_54> (without init value) has a constant value of 0 in block <Measurement>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl/r_req_data_write_53> (without init value) has a constant value of 0 in block <Measurement>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl/r_req_data_write_52> (without init value) has a constant value of 0 in block <Measurement>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl/r_req_data_write_51> (without init value) has a constant value of 0 in block <Measurement>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl/r_req_data_write_50> (without init value) has a constant value of 0 in block <Measurement>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl/r_req_data_write_49> (without init value) has a constant value of 0 in block <Measurement>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl/r_req_data_write_48> (without init value) has a constant value of 0 in block <Measurement>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl/r_req_data_write_31> (without init value) has a constant value of 0 in block <Measurement>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl/r_req_data_write_30> (without init value) has a constant value of 0 in block <Measurement>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl/r_req_data_write_29> (without init value) has a constant value of 0 in block <Measurement>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ctrl/r_req_data_write_28> (without init value) has a constant value of 0 in block <Measurement>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <measure/count_time/p_t_0_0> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/ad_out> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/dds_set> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/n_t_0_0> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/n_t_0_1> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/n_t_0_2> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/n_t_0_3> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/n_t_0_4> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/n_t_0_5> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/n_t_0_6> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/n_t_0_7> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/n_t_0_8> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/n_t_0_9> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/n_t_0_10> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/n_t_0_11> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/n_t_0_12> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/n_t_0_13> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/n_t_0_14> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/n_t_0_15> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/n_t_0_16> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/n_t_0_17> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/n_t_0_18> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/n_t_0_19> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/n_t_0_20> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/n_t_0_21> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/n_t_0_22> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/n_t_0_23> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/n_t_0_24> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/n_t_0_25> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/n_t_0_26> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/n_t_0_27> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/n_t_0_28> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/n_t_0_29> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/n_t_0_30> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/n_t_0_31> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/p_t_0_2> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/p_t_0_3> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/p_t_0_1> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/p_t_0_4> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/p_t_0_5> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/p_t_0_7> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/p_t_0_8> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/p_t_0_6> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/p_t_0_9> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/p_t_0_10> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/p_t_0_12> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/p_t_0_13> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/p_t_0_11> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/p_t_0_15> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/p_t_0_16> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/p_t_0_14> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/p_t_0_18> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/p_t_0_19> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/p_t_0_17> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/p_t_0_20> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/p_t_0_21> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/p_t_0_23> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/p_t_0_24> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/p_t_0_22> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/p_t_0_25> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/p_t_0_26> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/p_t_0_28> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/p_t_0_29> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/p_t_0_27> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/p_t_0_30> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <measure/count_time/p_t_0_31> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <read_sec/p_f_en> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <read_sec/p_adr_19> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <read_sec/p_adr_18> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <read_sec/p_adr_17> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <read_sec/p_adr_16> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <read_sec/p_adr_15> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <read_sec/p_adr_14> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <read_sec/p_adr_13> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <read_sec/p_adr_12> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <read_sec/p_adr_11> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <read_sec/p_adr_10> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <read_sec/p_adr_9> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <read_sec/p_adr_8> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <read_sec/p_adr_7> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <read_sec/p_adr_6> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <read_sec/p_adr_5> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <read_sec/p_adr_4> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <read_sec/p_adr_3> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <read_sec/p_adr_2> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <read_sec/p_adr_1> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:2677 - Node <read_sec/p_adr_0> of sequential type is unconnected in block <Measurement>.
WARNING:Xst:1293 - FF/Latch <ctrl/r_rf_counter_30> has a constant value of 0 in block <Measurement>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ctrl/r_rf_counter_29> has a constant value of 0 in block <Measurement>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ctrl/r_rf_counter_28> has a constant value of 0 in block <Measurement>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ctrl/r_rf_counter_27> has a constant value of 0 in block <Measurement>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ctrl/r_rf_counter_26> has a constant value of 0 in block <Measurement>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ctrl/r_rf_counter_25> has a constant value of 0 in block <Measurement>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ctrl/r_rf_counter_24> has a constant value of 0 in block <Measurement>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ctrl/r_rf_counter_23> has a constant value of 0 in block <Measurement>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ctrl/r_rf_counter_22> has a constant value of 0 in block <Measurement>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ctrl/r_rf_counter_21> has a constant value of 0 in block <Measurement>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <write_sec/p_req> in Unit <Measurement> is equivalent to the following FF/Latch, which will be removed : <write_sec/p_state_FSM_FFd1> 
INFO:Xst:2261 - The FF/Latch <ctrl/r_req_data_write_47> in Unit <Measurement> is equivalent to the following 23 FFs/Latches, which will be removed : <ctrl/r_req_data_write_46> <ctrl/r_req_data_write_45> <ctrl/r_req_data_write_44> <ctrl/r_req_data_write_43> <ctrl/r_req_data_write_42> <ctrl/r_req_data_write_41> <ctrl/r_req_data_write_40> <ctrl/r_req_data_write_39> <ctrl/r_req_data_write_38> <ctrl/r_req_data_write_37> <ctrl/r_req_data_write_36> <ctrl/r_req_data_write_35> <ctrl/r_req_data_write_34> <ctrl/r_req_data_write_33> <ctrl/r_req_data_write_32> <ctrl/r_req_data_write_26> <ctrl/r_req_data_write_24> <ctrl/r_req_data_write_18> <ctrl/r_req_data_write_16> <ctrl/r_req_data_write_11> <ctrl/r_req_data_write_9> <ctrl/r_req_data_write_3> <ctrl/r_req_data_write_1> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <ctrl/n_data_w_0> in Unit <Measurement> is equivalent to the following 3 FFs/Latches, which will be removed : <ctrl/n_data_w_2> <ctrl/n_data_w_8> <ctrl/n_data_w_10> 
INFO:Xst:2261 - The FF/Latch <ctrl/n_data_w_1> in Unit <Measurement> is equivalent to the following 3 FFs/Latches, which will be removed : <ctrl/n_data_w_3> <ctrl/n_data_w_9> <ctrl/n_data_w_11> 
INFO:Xst:2261 - The FF/Latch <ctrl/n_data_w_4> in Unit <Measurement> is equivalent to the following 7 FFs/Latches, which will be removed : <ctrl/n_data_w_5> <ctrl/n_data_w_7> <ctrl/n_data_w_6> <ctrl/n_data_w_12> <ctrl/n_data_w_13> <ctrl/n_data_w_14> <ctrl/n_data_w_15> 
Found area constraint ratio of 100 (+ 5) on block Measurement, actual ratio is 30.
WARNING:Xst:1426 - The value init of the FF/Latch ctrl/r_rf_counter_31_LD hinder the constant cleaning in the block Measurement.
   You should achieve better results by setting this init to 0.
Replicating register ctrl/r_address_10 to handle IOB=TRUE attribute
Replicating register ctrl/r_address_5 to handle IOB=TRUE attribute
Replicating register ctrl/r_address_4 to handle IOB=TRUE attribute
Replicating register ctrl/r_address_1 to handle IOB=TRUE attribute
Replicating register ctrl/statep_FSM_FFd8 to handle IOB=TRUE attribute
Replicating register ctrl/statep_FSM_FFd7 to handle IOB=TRUE attribute
Replicating register ctrl/statep_FSM_FFd9 to handle IOB=TRUE attribute


Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 870
 Flip-Flops                                            : 870

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Measurement.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1870
#      GND                         : 1
#      INV                         : 20
#      LUT1                        : 104
#      LUT2                        : 12
#      LUT3                        : 263
#      LUT4                        : 184
#      LUT5                        : 56
#      LUT6                        : 878
#      MUXCY                       : 228
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 121
# FlipFlops/Latches                : 1334
#      FD                          : 2
#      FD_1                        : 16
#      FDC                         : 280
#      FDCE                        : 325
#      FDE                         : 17
#      FDP                         : 230
#      LD                          : 238
#      LDC                         : 225
#      ODDR2                       : 1
# Clock Buffers                    : 8
#      BUFG                        : 8
# IO Buffers                       : 61
#      IBUF                        : 3
#      IBUFG                       : 1
#      IOBUF                       : 16
#      OBUF                        : 41
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:            1293  out of  11440    11%  
 Number of Slice LUTs:                 1517  out of   5720    26%  
    Number used as Logic:              1517  out of   5720    26%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2313
   Number with an unused Flip Flop:    1020  out of   2313    44%  
   Number with an unused LUT:           796  out of   2313    34%  
   Number of fully used LUT-FF pairs:   497  out of   2313    21%  
   Number of unique control sets:       708

IO Utilization: 
 Number of IOs:                          89
 Number of bonded IOBs:                  61  out of    102    59%  
    IOB Flip Flops/Latches:              41

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                8  out of     16    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------------------------+-----------------------------------------+-------+
Clock Signal                                                                                       | Clock buffer(FF name)                   | Load  |
---------------------------------------------------------------------------------------------------+-----------------------------------------+-------+
measure/decode/p_d_fin                                                                             | NONE(measure/led_blink)                 | 1     |
clk                                                                                                | DCM_SP:CLKFX                            | 872   |
ctrl/statep[8]_GND_36_o_Mux_83_o(ctrl/Mmux_statep[8]_GND_36_o_Mux_83_o11:O)                        | NONE(*)(ctrl/n_data_w_0)                | 3     |
measure/fetch/p_start_p_f_run_AND_14_o(measure/fetch/p_start_p_f_run_AND_14_o1:O)                  | NONE(*)(measure/fetch/test)             | 1     |
measure/count_time/dst_1_d_type[3]_MUX_642_o(measure/count_time/Mmux_dst_1_d_type[3]_MUX_642_o11:O)| NONE(*)(measure/count_time/dst_7)       | 1     |
measure/count_time/dst_1_d_type[3]_MUX_624_o(measure/count_time/Mmux_dst_1_d_type[3]_MUX_624_o11:O)| NONE(*)(measure/count_time/dst_5)       | 1     |
measure/count_time/dst_1_d_type[3]_MUX_615_o(measure/count_time/Mmux_dst_1_d_type[3]_MUX_615_o11:O)| NONE(*)(measure/count_time/dst_4)       | 1     |
measure/count_time/dst_1_d_type[3]_MUX_633_o(measure/count_time/Mmux_dst_1_d_type[3]_MUX_633_o11:O)| NONE(*)(measure/count_time/dst_6)       | 1     |
measure/count_time/dst_1_d_type[3]_MUX_597_o(measure/count_time/Mmux_dst_1_d_type[3]_MUX_597_o11:O)| NONE(*)(measure/count_time/dst_2)       | 1     |
measure/count_time/dst_1_d_type[3]_MUX_588_o(measure/count_time/Mmux_dst_1_d_type[3]_MUX_588_o11:O)| NONE(*)(measure/count_time/dst_1)       | 1     |
measure/count_time/dst_1_d_type[3]_MUX_606_o(measure/count_time/Mmux_dst_1_d_type[3]_MUX_606_o11:O)| NONE(*)(measure/count_time/dst_3)       | 1     |
measure/count_time/rst_dst_1_MUX_584_o(measure/count_time/Mmux_rst_dst_1_MUX_584_o12:O)            | NONE(*)(measure/count_time/preset)      | 1     |
measure/count_time/preset_d_fin_AND_348_o(measure/count_time/preset_d_fin_AND_348_o1:O)            | BUFG(*)(measure/count_time/n_t_6_0)     | 32    |
measure/count_time/preset_d_fin_AND_284_o(measure/count_time/preset_d_fin_AND_284_o1:O)            | BUFG(*)(measure/count_time/n_t_5_0)     | 32    |
measure/count_time/preset_d_fin_AND_412_o(measure/count_time/preset_d_fin_AND_412_o1:O)            | BUFG(*)(measure/count_time/n_t_7_0)     | 32    |
measure/count_time/preset_d_fin_AND_220_o(measure/count_time/preset_d_fin_AND_220_o1:O)            | BUFG(*)(measure/count_time/n_t_4_0)     | 32    |
measure/count_time/preset_d_fin_AND_156_o(measure/count_time/preset_d_fin_AND_156_o1:O)            | BUFG(*)(measure/count_time/n_t_3_0)     | 32    |
measure/count_time/preset_d_fin_AND_28_o(measure/count_time/preset_d_fin_AND_28_o1:O)              | BUFG(*)(measure/count_time/n_t_1_0)     | 32    |
measure/count_time/preset_d_fin_AND_92_o(measure/count_time/preset_d_fin_AND_92_o1:O)              | NONE(*)(measure/count_time/n_t_2_0)     | 32    |
WING_B<0>                                                                                          | IBUF                                    | 1     |
measure/count_time/d_fin_d_type[3]_AND_731_o(measure/count_time/d_fin_d_type[3]_AND_731_o1:O)      | NONE(*)(measure/count_time/p_t_3_0_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_987_o(measure/count_time/d_fin_d_type[3]_AND_987_o1:O)      | NONE(*)(measure/count_time/p_t_7_0_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_923_o(measure/count_time/d_fin_d_type[3]_AND_923_o1:O)      | NONE(*)(measure/count_time/p_t_6_0_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_859_o(measure/count_time/d_fin_d_type[3]_AND_859_o1:O)      | NONE(*)(measure/count_time/p_t_5_0_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_795_o(measure/count_time/d_fin_d_type[3]_AND_795_o1:O)      | NONE(*)(measure/count_time/p_t_4_0_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_667_o(measure/count_time/d_fin_d_type[3]_AND_667_o1:O)      | NONE(*)(measure/count_time/p_t_2_0_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_603_o(measure/count_time/d_fin_d_type[3]_AND_603_o1:O)      | NONE(*)(measure/count_time/p_t_1_0_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_985_o(measure/count_time/d_fin_d_type[3]_AND_985_o1:O)      | NONE(*)(measure/count_time/p_t_7_1_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_983_o(measure/count_time/d_fin_d_type[3]_AND_983_o1:O)      | NONE(*)(measure/count_time/p_t_7_2_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_981_o(measure/count_time/d_fin_d_type[3]_AND_981_o1:O)      | NONE(*)(measure/count_time/p_t_7_3_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_979_o(measure/count_time/d_fin_d_type[3]_AND_979_o1:O)      | NONE(*)(measure/count_time/p_t_7_4_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_975_o(measure/count_time/d_fin_d_type[3]_AND_975_o1:O)      | NONE(*)(measure/count_time/p_t_7_6_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_973_o(measure/count_time/d_fin_d_type[3]_AND_973_o1:O)      | NONE(*)(measure/count_time/p_t_7_7_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_977_o(measure/count_time/d_fin_d_type[3]_AND_977_o1:O)      | NONE(*)(measure/count_time/p_t_7_5_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_971_o(measure/count_time/d_fin_d_type[3]_AND_971_o1:O)      | NONE(*)(measure/count_time/p_t_7_8_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_969_o(measure/count_time/d_fin_d_type[3]_AND_969_o1:O)      | NONE(*)(measure/count_time/p_t_7_9_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_965_o(measure/count_time/d_fin_d_type[3]_AND_965_o1:O)      | NONE(*)(measure/count_time/p_t_7_11_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_963_o(measure/count_time/d_fin_d_type[3]_AND_963_o1:O)      | NONE(*)(measure/count_time/p_t_7_12_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_967_o(measure/count_time/d_fin_d_type[3]_AND_967_o1:O)      | NONE(*)(measure/count_time/p_t_7_10_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_961_o(measure/count_time/d_fin_d_type[3]_AND_961_o1:O)      | NONE(*)(measure/count_time/p_t_7_13_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_959_o(measure/count_time/d_fin_d_type[3]_AND_959_o1:O)      | NONE(*)(measure/count_time/p_t_7_14_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_955_o(measure/count_time/d_fin_d_type[3]_AND_955_o1:O)      | NONE(*)(measure/count_time/p_t_7_16_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_953_o(measure/count_time/d_fin_d_type[3]_AND_953_o1:O)      | NONE(*)(measure/count_time/p_t_7_17_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_957_o(measure/count_time/d_fin_d_type[3]_AND_957_o1:O)      | NONE(*)(measure/count_time/p_t_7_15_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_951_o(measure/count_time/d_fin_d_type[3]_AND_951_o1:O)      | NONE(*)(measure/count_time/p_t_7_18_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_949_o(measure/count_time/d_fin_d_type[3]_AND_949_o1:O)      | NONE(*)(measure/count_time/p_t_7_19_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_945_o(measure/count_time/d_fin_d_type[3]_AND_945_o1:O)      | NONE(*)(measure/count_time/p_t_7_21_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_943_o(measure/count_time/d_fin_d_type[3]_AND_943_o1:O)      | NONE(*)(measure/count_time/p_t_7_22_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_947_o(measure/count_time/d_fin_d_type[3]_AND_947_o1:O)      | NONE(*)(measure/count_time/p_t_7_20_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_941_o(measure/count_time/d_fin_d_type[3]_AND_941_o1:O)      | NONE(*)(measure/count_time/p_t_7_23_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_939_o(measure/count_time/d_fin_d_type[3]_AND_939_o1:O)      | NONE(*)(measure/count_time/p_t_7_24_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_935_o(measure/count_time/d_fin_d_type[3]_AND_935_o1:O)      | NONE(*)(measure/count_time/p_t_7_26_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_933_o(measure/count_time/d_fin_d_type[3]_AND_933_o1:O)      | NONE(*)(measure/count_time/p_t_7_27_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_937_o(measure/count_time/d_fin_d_type[3]_AND_937_o1:O)      | NONE(*)(measure/count_time/p_t_7_25_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_931_o(measure/count_time/d_fin_d_type[3]_AND_931_o1:O)      | NONE(*)(measure/count_time/p_t_7_28_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_929_o(measure/count_time/d_fin_d_type[3]_AND_929_o1:O)      | NONE(*)(measure/count_time/p_t_7_29_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_925_o(measure/count_time/d_fin_d_type[3]_AND_925_o1:O)      | NONE(*)(measure/count_time/p_t_7_31_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_927_o(measure/count_time/d_fin_d_type[3]_AND_927_o1:O)      | NONE(*)(measure/count_time/p_t_7_30_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_921_o(measure/count_time/d_fin_d_type[3]_AND_921_o1:O)      | NONE(*)(measure/count_time/p_t_6_1_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_919_o(measure/count_time/d_fin_d_type[3]_AND_919_o1:O)      | NONE(*)(measure/count_time/p_t_6_2_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_915_o(measure/count_time/d_fin_d_type[3]_AND_915_o1:O)      | NONE(*)(measure/count_time/p_t_6_4_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_913_o(measure/count_time/d_fin_d_type[3]_AND_913_o1:O)      | NONE(*)(measure/count_time/p_t_6_5_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_917_o(measure/count_time/d_fin_d_type[3]_AND_917_o1:O)      | NONE(*)(measure/count_time/p_t_6_3_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_911_o(measure/count_time/d_fin_d_type[3]_AND_911_o1:O)      | NONE(*)(measure/count_time/p_t_6_6_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_909_o(measure/count_time/d_fin_d_type[3]_AND_909_o1:O)      | NONE(*)(measure/count_time/p_t_6_7_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_905_o(measure/count_time/d_fin_d_type[3]_AND_905_o1:O)      | NONE(*)(measure/count_time/p_t_6_9_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_903_o(measure/count_time/d_fin_d_type[3]_AND_903_o1:O)      | NONE(*)(measure/count_time/p_t_6_10_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_907_o(measure/count_time/d_fin_d_type[3]_AND_907_o1:O)      | NONE(*)(measure/count_time/p_t_6_8_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_901_o(measure/count_time/d_fin_d_type[3]_AND_901_o1:O)      | NONE(*)(measure/count_time/p_t_6_11_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_899_o(measure/count_time/d_fin_d_type[3]_AND_899_o1:O)      | NONE(*)(measure/count_time/p_t_6_12_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_895_o(measure/count_time/d_fin_d_type[3]_AND_895_o1:O)      | NONE(*)(measure/count_time/p_t_6_14_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_893_o(measure/count_time/d_fin_d_type[3]_AND_893_o1:O)      | NONE(*)(measure/count_time/p_t_6_15_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_897_o(measure/count_time/d_fin_d_type[3]_AND_897_o1:O)      | NONE(*)(measure/count_time/p_t_6_13_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_891_o(measure/count_time/d_fin_d_type[3]_AND_891_o1:O)      | NONE(*)(measure/count_time/p_t_6_16_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_889_o(measure/count_time/d_fin_d_type[3]_AND_889_o1:O)      | NONE(*)(measure/count_time/p_t_6_17_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_885_o(measure/count_time/d_fin_d_type[3]_AND_885_o1:O)      | NONE(*)(measure/count_time/p_t_6_19_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_883_o(measure/count_time/d_fin_d_type[3]_AND_883_o1:O)      | NONE(*)(measure/count_time/p_t_6_20_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_887_o(measure/count_time/d_fin_d_type[3]_AND_887_o1:O)      | NONE(*)(measure/count_time/p_t_6_18_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_881_o(measure/count_time/d_fin_d_type[3]_AND_881_o1:O)      | NONE(*)(measure/count_time/p_t_6_21_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_879_o(measure/count_time/d_fin_d_type[3]_AND_879_o1:O)      | NONE(*)(measure/count_time/p_t_6_22_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_875_o(measure/count_time/d_fin_d_type[3]_AND_875_o1:O)      | NONE(*)(measure/count_time/p_t_6_24_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_873_o(measure/count_time/d_fin_d_type[3]_AND_873_o1:O)      | NONE(*)(measure/count_time/p_t_6_25_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_877_o(measure/count_time/d_fin_d_type[3]_AND_877_o1:O)      | NONE(*)(measure/count_time/p_t_6_23_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_871_o(measure/count_time/d_fin_d_type[3]_AND_871_o1:O)      | NONE(*)(measure/count_time/p_t_6_26_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_869_o(measure/count_time/d_fin_d_type[3]_AND_869_o1:O)      | NONE(*)(measure/count_time/p_t_6_27_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_865_o(measure/count_time/d_fin_d_type[3]_AND_865_o1:O)      | NONE(*)(measure/count_time/p_t_6_29_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_863_o(measure/count_time/d_fin_d_type[3]_AND_863_o1:O)      | NONE(*)(measure/count_time/p_t_6_30_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_867_o(measure/count_time/d_fin_d_type[3]_AND_867_o1:O)      | NONE(*)(measure/count_time/p_t_6_28_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_857_o(measure/count_time/d_fin_d_type[3]_AND_857_o1:O)      | NONE(*)(measure/count_time/p_t_5_1_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_861_o(measure/count_time/d_fin_d_type[3]_AND_861_o1:O)      | NONE(*)(measure/count_time/p_t_6_31_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_853_o(measure/count_time/d_fin_d_type[3]_AND_853_o1:O)      | NONE(*)(measure/count_time/p_t_5_3_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_851_o(measure/count_time/d_fin_d_type[3]_AND_851_o1:O)      | NONE(*)(measure/count_time/p_t_5_4_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_855_o(measure/count_time/d_fin_d_type[3]_AND_855_o1:O)      | NONE(*)(measure/count_time/p_t_5_2_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_849_o(measure/count_time/d_fin_d_type[3]_AND_849_o1:O)      | NONE(*)(measure/count_time/p_t_5_5_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_847_o(measure/count_time/d_fin_d_type[3]_AND_847_o1:O)      | NONE(*)(measure/count_time/p_t_5_6_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_843_o(measure/count_time/d_fin_d_type[3]_AND_843_o1:O)      | NONE(*)(measure/count_time/p_t_5_8_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_841_o(measure/count_time/d_fin_d_type[3]_AND_841_o1:O)      | NONE(*)(measure/count_time/p_t_5_9_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_845_o(measure/count_time/d_fin_d_type[3]_AND_845_o1:O)      | NONE(*)(measure/count_time/p_t_5_7_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_839_o(measure/count_time/d_fin_d_type[3]_AND_839_o1:O)      | NONE(*)(measure/count_time/p_t_5_10_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_837_o(measure/count_time/d_fin_d_type[3]_AND_837_o1:O)      | NONE(*)(measure/count_time/p_t_5_11_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_833_o(measure/count_time/d_fin_d_type[3]_AND_833_o1:O)      | NONE(*)(measure/count_time/p_t_5_13_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_831_o(measure/count_time/d_fin_d_type[3]_AND_831_o1:O)      | NONE(*)(measure/count_time/p_t_5_14_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_835_o(measure/count_time/d_fin_d_type[3]_AND_835_o1:O)      | NONE(*)(measure/count_time/p_t_5_12_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_829_o(measure/count_time/d_fin_d_type[3]_AND_829_o1:O)      | NONE(*)(measure/count_time/p_t_5_15_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_827_o(measure/count_time/d_fin_d_type[3]_AND_827_o1:O)      | NONE(*)(measure/count_time/p_t_5_16_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_823_o(measure/count_time/d_fin_d_type[3]_AND_823_o1:O)      | NONE(*)(measure/count_time/p_t_5_18_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_821_o(measure/count_time/d_fin_d_type[3]_AND_821_o1:O)      | NONE(*)(measure/count_time/p_t_5_19_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_825_o(measure/count_time/d_fin_d_type[3]_AND_825_o1:O)      | NONE(*)(measure/count_time/p_t_5_17_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_819_o(measure/count_time/d_fin_d_type[3]_AND_819_o1:O)      | NONE(*)(measure/count_time/p_t_5_20_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_817_o(measure/count_time/d_fin_d_type[3]_AND_817_o1:O)      | NONE(*)(measure/count_time/p_t_5_21_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_813_o(measure/count_time/d_fin_d_type[3]_AND_813_o1:O)      | NONE(*)(measure/count_time/p_t_5_23_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_811_o(measure/count_time/d_fin_d_type[3]_AND_811_o1:O)      | NONE(*)(measure/count_time/p_t_5_24_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_815_o(measure/count_time/d_fin_d_type[3]_AND_815_o1:O)      | NONE(*)(measure/count_time/p_t_5_22_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_809_o(measure/count_time/d_fin_d_type[3]_AND_809_o1:O)      | NONE(*)(measure/count_time/p_t_5_25_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_807_o(measure/count_time/d_fin_d_type[3]_AND_807_o1:O)      | NONE(*)(measure/count_time/p_t_5_26_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_803_o(measure/count_time/d_fin_d_type[3]_AND_803_o1:O)      | NONE(*)(measure/count_time/p_t_5_28_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_801_o(measure/count_time/d_fin_d_type[3]_AND_801_o1:O)      | NONE(*)(measure/count_time/p_t_5_29_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_805_o(measure/count_time/d_fin_d_type[3]_AND_805_o1:O)      | NONE(*)(measure/count_time/p_t_5_27_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_799_o(measure/count_time/d_fin_d_type[3]_AND_799_o1:O)      | NONE(*)(measure/count_time/p_t_5_30_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_797_o(measure/count_time/d_fin_d_type[3]_AND_797_o1:O)      | NONE(*)(measure/count_time/p_t_5_31_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_793_o(measure/count_time/d_fin_d_type[3]_AND_793_o1:O)      | NONE(*)(measure/count_time/p_t_4_1_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_791_o(measure/count_time/d_fin_d_type[3]_AND_791_o1:O)      | NONE(*)(measure/count_time/p_t_4_2_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_789_o(measure/count_time/d_fin_d_type[3]_AND_789_o1:O)      | NONE(*)(measure/count_time/p_t_4_3_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_787_o(measure/count_time/d_fin_d_type[3]_AND_787_o1:O)      | NONE(*)(measure/count_time/p_t_4_4_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_783_o(measure/count_time/d_fin_d_type[3]_AND_783_o1:O)      | NONE(*)(measure/count_time/p_t_4_6_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_781_o(measure/count_time/d_fin_d_type[3]_AND_781_o1:O)      | NONE(*)(measure/count_time/p_t_4_7_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_785_o(measure/count_time/d_fin_d_type[3]_AND_785_o1:O)      | NONE(*)(measure/count_time/p_t_4_5_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_779_o(measure/count_time/d_fin_d_type[3]_AND_779_o1:O)      | NONE(*)(measure/count_time/p_t_4_8_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_777_o(measure/count_time/d_fin_d_type[3]_AND_777_o1:O)      | NONE(*)(measure/count_time/p_t_4_9_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_773_o(measure/count_time/d_fin_d_type[3]_AND_773_o1:O)      | NONE(*)(measure/count_time/p_t_4_11_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_771_o(measure/count_time/d_fin_d_type[3]_AND_771_o1:O)      | NONE(*)(measure/count_time/p_t_4_12_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_775_o(measure/count_time/d_fin_d_type[3]_AND_775_o1:O)      | NONE(*)(measure/count_time/p_t_4_10_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_769_o(measure/count_time/d_fin_d_type[3]_AND_769_o1:O)      | NONE(*)(measure/count_time/p_t_4_13_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_767_o(measure/count_time/d_fin_d_type[3]_AND_767_o1:O)      | NONE(*)(measure/count_time/p_t_4_14_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_763_o(measure/count_time/d_fin_d_type[3]_AND_763_o1:O)      | NONE(*)(measure/count_time/p_t_4_16_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_761_o(measure/count_time/d_fin_d_type[3]_AND_761_o1:O)      | NONE(*)(measure/count_time/p_t_4_17_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_765_o(measure/count_time/d_fin_d_type[3]_AND_765_o1:O)      | NONE(*)(measure/count_time/p_t_4_15_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_759_o(measure/count_time/d_fin_d_type[3]_AND_759_o1:O)      | NONE(*)(measure/count_time/p_t_4_18_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_757_o(measure/count_time/d_fin_d_type[3]_AND_757_o1:O)      | NONE(*)(measure/count_time/p_t_4_19_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_753_o(measure/count_time/d_fin_d_type[3]_AND_753_o1:O)      | NONE(*)(measure/count_time/p_t_4_21_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_751_o(measure/count_time/d_fin_d_type[3]_AND_751_o1:O)      | NONE(*)(measure/count_time/p_t_4_22_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_755_o(measure/count_time/d_fin_d_type[3]_AND_755_o1:O)      | NONE(*)(measure/count_time/p_t_4_20_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_749_o(measure/count_time/d_fin_d_type[3]_AND_749_o1:O)      | NONE(*)(measure/count_time/p_t_4_23_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_747_o(measure/count_time/d_fin_d_type[3]_AND_747_o1:O)      | NONE(*)(measure/count_time/p_t_4_24_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_743_o(measure/count_time/d_fin_d_type[3]_AND_743_o1:O)      | NONE(*)(measure/count_time/p_t_4_26_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_741_o(measure/count_time/d_fin_d_type[3]_AND_741_o1:O)      | NONE(*)(measure/count_time/p_t_4_27_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_745_o(measure/count_time/d_fin_d_type[3]_AND_745_o1:O)      | NONE(*)(measure/count_time/p_t_4_25_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_739_o(measure/count_time/d_fin_d_type[3]_AND_739_o1:O)      | NONE(*)(measure/count_time/p_t_4_28_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_737_o(measure/count_time/d_fin_d_type[3]_AND_737_o1:O)      | NONE(*)(measure/count_time/p_t_4_29_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_733_o(measure/count_time/d_fin_d_type[3]_AND_733_o1:O)      | NONE(*)(measure/count_time/p_t_4_31_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_735_o(measure/count_time/d_fin_d_type[3]_AND_735_o1:O)      | NONE(*)(measure/count_time/p_t_4_30_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_729_o(measure/count_time/d_fin_d_type[3]_AND_729_o1:O)      | NONE(*)(measure/count_time/p_t_3_1_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_727_o(measure/count_time/d_fin_d_type[3]_AND_727_o1:O)      | NONE(*)(measure/count_time/p_t_3_2_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_723_o(measure/count_time/d_fin_d_type[3]_AND_723_o1:O)      | NONE(*)(measure/count_time/p_t_3_4_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_721_o(measure/count_time/d_fin_d_type[3]_AND_721_o1:O)      | NONE(*)(measure/count_time/p_t_3_5_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_725_o(measure/count_time/d_fin_d_type[3]_AND_725_o1:O)      | NONE(*)(measure/count_time/p_t_3_3_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_719_o(measure/count_time/d_fin_d_type[3]_AND_719_o1:O)      | NONE(*)(measure/count_time/p_t_3_6_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_717_o(measure/count_time/d_fin_d_type[3]_AND_717_o1:O)      | NONE(*)(measure/count_time/p_t_3_7_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_713_o(measure/count_time/d_fin_d_type[3]_AND_713_o1:O)      | NONE(*)(measure/count_time/p_t_3_9_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_711_o(measure/count_time/d_fin_d_type[3]_AND_711_o1:O)      | NONE(*)(measure/count_time/p_t_3_10_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_715_o(measure/count_time/d_fin_d_type[3]_AND_715_o1:O)      | NONE(*)(measure/count_time/p_t_3_8_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_709_o(measure/count_time/d_fin_d_type[3]_AND_709_o1:O)      | NONE(*)(measure/count_time/p_t_3_11_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_707_o(measure/count_time/d_fin_d_type[3]_AND_707_o1:O)      | NONE(*)(measure/count_time/p_t_3_12_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_703_o(measure/count_time/d_fin_d_type[3]_AND_703_o1:O)      | NONE(*)(measure/count_time/p_t_3_14_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_701_o(measure/count_time/d_fin_d_type[3]_AND_701_o1:O)      | NONE(*)(measure/count_time/p_t_3_15_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_705_o(measure/count_time/d_fin_d_type[3]_AND_705_o1:O)      | NONE(*)(measure/count_time/p_t_3_13_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_697_o(measure/count_time/d_fin_d_type[3]_AND_697_o1:O)      | NONE(*)(measure/count_time/p_t_3_17_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_695_o(measure/count_time/d_fin_d_type[3]_AND_695_o1:O)      | NONE(*)(measure/count_time/p_t_3_18_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_699_o(measure/count_time/d_fin_d_type[3]_AND_699_o1:O)      | NONE(*)(measure/count_time/p_t_3_16_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_691_o(measure/count_time/d_fin_d_type[3]_AND_691_o1:O)      | NONE(*)(measure/count_time/p_t_3_20_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_689_o(measure/count_time/d_fin_d_type[3]_AND_689_o1:O)      | NONE(*)(measure/count_time/p_t_3_21_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_693_o(measure/count_time/d_fin_d_type[3]_AND_693_o1:O)      | NONE(*)(measure/count_time/p_t_3_19_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_687_o(measure/count_time/d_fin_d_type[3]_AND_687_o1:O)      | NONE(*)(measure/count_time/p_t_3_22_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_685_o(measure/count_time/d_fin_d_type[3]_AND_685_o1:O)      | NONE(*)(measure/count_time/p_t_3_23_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_681_o(measure/count_time/d_fin_d_type[3]_AND_681_o1:O)      | NONE(*)(measure/count_time/p_t_3_25_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_679_o(measure/count_time/d_fin_d_type[3]_AND_679_o1:O)      | NONE(*)(measure/count_time/p_t_3_26_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_683_o(measure/count_time/d_fin_d_type[3]_AND_683_o1:O)      | NONE(*)(measure/count_time/p_t_3_24_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_677_o(measure/count_time/d_fin_d_type[3]_AND_677_o1:O)      | NONE(*)(measure/count_time/p_t_3_27_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_675_o(measure/count_time/d_fin_d_type[3]_AND_675_o1:O)      | NONE(*)(measure/count_time/p_t_3_28_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_671_o(measure/count_time/d_fin_d_type[3]_AND_671_o1:O)      | NONE(*)(measure/count_time/p_t_3_30_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_669_o(measure/count_time/d_fin_d_type[3]_AND_669_o1:O)      | NONE(*)(measure/count_time/p_t_3_31_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_673_o(measure/count_time/d_fin_d_type[3]_AND_673_o1:O)      | NONE(*)(measure/count_time/p_t_3_29_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_665_o(measure/count_time/d_fin_d_type[3]_AND_665_o1:O)      | NONE(*)(measure/count_time/p_t_2_1_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_661_o(measure/count_time/d_fin_d_type[3]_AND_661_o1:O)      | NONE(*)(measure/count_time/p_t_2_3_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_659_o(measure/count_time/d_fin_d_type[3]_AND_659_o1:O)      | NONE(*)(measure/count_time/p_t_2_4_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_663_o(measure/count_time/d_fin_d_type[3]_AND_663_o1:O)      | NONE(*)(measure/count_time/p_t_2_2_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_657_o(measure/count_time/d_fin_d_type[3]_AND_657_o1:O)      | NONE(*)(measure/count_time/p_t_2_5_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_655_o(measure/count_time/d_fin_d_type[3]_AND_655_o1:O)      | NONE(*)(measure/count_time/p_t_2_6_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_651_o(measure/count_time/d_fin_d_type[3]_AND_651_o1:O)      | NONE(*)(measure/count_time/p_t_2_8_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_649_o(measure/count_time/d_fin_d_type[3]_AND_649_o1:O)      | NONE(*)(measure/count_time/p_t_2_9_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_653_o(measure/count_time/d_fin_d_type[3]_AND_653_o1:O)      | NONE(*)(measure/count_time/p_t_2_7_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_647_o(measure/count_time/d_fin_d_type[3]_AND_647_o1:O)      | NONE(*)(measure/count_time/p_t_2_10_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_645_o(measure/count_time/d_fin_d_type[3]_AND_645_o1:O)      | NONE(*)(measure/count_time/p_t_2_11_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_641_o(measure/count_time/d_fin_d_type[3]_AND_641_o1:O)      | NONE(*)(measure/count_time/p_t_2_13_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_639_o(measure/count_time/d_fin_d_type[3]_AND_639_o1:O)      | NONE(*)(measure/count_time/p_t_2_14_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_643_o(measure/count_time/d_fin_d_type[3]_AND_643_o1:O)      | NONE(*)(measure/count_time/p_t_2_12_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_637_o(measure/count_time/d_fin_d_type[3]_AND_637_o1:O)      | NONE(*)(measure/count_time/p_t_2_15_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_635_o(measure/count_time/d_fin_d_type[3]_AND_635_o1:O)      | NONE(*)(measure/count_time/p_t_2_16_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_631_o(measure/count_time/d_fin_d_type[3]_AND_631_o1:O)      | NONE(*)(measure/count_time/p_t_2_18_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_629_o(measure/count_time/d_fin_d_type[3]_AND_629_o1:O)      | NONE(*)(measure/count_time/p_t_2_19_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_633_o(measure/count_time/d_fin_d_type[3]_AND_633_o1:O)      | NONE(*)(measure/count_time/p_t_2_17_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_627_o(measure/count_time/d_fin_d_type[3]_AND_627_o1:O)      | NONE(*)(measure/count_time/p_t_2_20_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_625_o(measure/count_time/d_fin_d_type[3]_AND_625_o1:O)      | NONE(*)(measure/count_time/p_t_2_21_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_621_o(measure/count_time/d_fin_d_type[3]_AND_621_o1:O)      | NONE(*)(measure/count_time/p_t_2_23_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_619_o(measure/count_time/d_fin_d_type[3]_AND_619_o1:O)      | NONE(*)(measure/count_time/p_t_2_24_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_623_o(measure/count_time/d_fin_d_type[3]_AND_623_o1:O)      | NONE(*)(measure/count_time/p_t_2_22_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_615_o(measure/count_time/d_fin_d_type[3]_AND_615_o1:O)      | NONE(*)(measure/count_time/p_t_2_26_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_613_o(measure/count_time/d_fin_d_type[3]_AND_613_o1:O)      | NONE(*)(measure/count_time/p_t_2_27_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_617_o(measure/count_time/d_fin_d_type[3]_AND_617_o1:O)      | NONE(*)(measure/count_time/p_t_2_25_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_609_o(measure/count_time/d_fin_d_type[3]_AND_609_o1:O)      | NONE(*)(measure/count_time/p_t_2_29_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_607_o(measure/count_time/d_fin_d_type[3]_AND_607_o1:O)      | NONE(*)(measure/count_time/p_t_2_30_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_611_o(measure/count_time/d_fin_d_type[3]_AND_611_o1:O)      | NONE(*)(measure/count_time/p_t_2_28_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_605_o(measure/count_time/d_fin_d_type[3]_AND_605_o1:O)      | NONE(*)(measure/count_time/p_t_2_31_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_599_o(measure/count_time/d_fin_d_type[3]_AND_599_o1:O)      | NONE(*)(measure/count_time/p_t_1_2_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_597_o(measure/count_time/d_fin_d_type[3]_AND_597_o1:O)      | NONE(*)(measure/count_time/p_t_1_3_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_601_o(measure/count_time/d_fin_d_type[3]_AND_601_o1:O)      | NONE(*)(measure/count_time/p_t_1_1_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_595_o(measure/count_time/d_fin_d_type[3]_AND_595_o1:O)      | NONE(*)(measure/count_time/p_t_1_4_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_593_o(measure/count_time/d_fin_d_type[3]_AND_593_o1:O)      | NONE(*)(measure/count_time/p_t_1_5_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_589_o(measure/count_time/d_fin_d_type[3]_AND_589_o1:O)      | NONE(*)(measure/count_time/p_t_1_7_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_587_o(measure/count_time/d_fin_d_type[3]_AND_587_o1:O)      | NONE(*)(measure/count_time/p_t_1_8_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_591_o(measure/count_time/d_fin_d_type[3]_AND_591_o1:O)      | NONE(*)(measure/count_time/p_t_1_6_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_585_o(measure/count_time/d_fin_d_type[3]_AND_585_o1:O)      | NONE(*)(measure/count_time/p_t_1_9_LDC) | 1     |
measure/count_time/d_fin_d_type[3]_AND_583_o(measure/count_time/d_fin_d_type[3]_AND_583_o1:O)      | NONE(*)(measure/count_time/p_t_1_10_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_579_o(measure/count_time/d_fin_d_type[3]_AND_579_o1:O)      | NONE(*)(measure/count_time/p_t_1_12_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_577_o(measure/count_time/d_fin_d_type[3]_AND_577_o1:O)      | NONE(*)(measure/count_time/p_t_1_13_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_581_o(measure/count_time/d_fin_d_type[3]_AND_581_o1:O)      | NONE(*)(measure/count_time/p_t_1_11_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_575_o(measure/count_time/d_fin_d_type[3]_AND_575_o1:O)      | NONE(*)(measure/count_time/p_t_1_14_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_573_o(measure/count_time/d_fin_d_type[3]_AND_573_o1:O)      | NONE(*)(measure/count_time/p_t_1_15_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_569_o(measure/count_time/d_fin_d_type[3]_AND_569_o1:O)      | NONE(*)(measure/count_time/p_t_1_17_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_567_o(measure/count_time/d_fin_d_type[3]_AND_567_o1:O)      | NONE(*)(measure/count_time/p_t_1_18_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_571_o(measure/count_time/d_fin_d_type[3]_AND_571_o1:O)      | NONE(*)(measure/count_time/p_t_1_16_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_565_o(measure/count_time/d_fin_d_type[3]_AND_565_o1:O)      | NONE(*)(measure/count_time/p_t_1_19_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_563_o(measure/count_time/d_fin_d_type[3]_AND_563_o1:O)      | NONE(*)(measure/count_time/p_t_1_20_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_559_o(measure/count_time/d_fin_d_type[3]_AND_559_o1:O)      | NONE(*)(measure/count_time/p_t_1_22_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_557_o(measure/count_time/d_fin_d_type[3]_AND_557_o1:O)      | NONE(*)(measure/count_time/p_t_1_23_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_561_o(measure/count_time/d_fin_d_type[3]_AND_561_o1:O)      | NONE(*)(measure/count_time/p_t_1_21_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_555_o(measure/count_time/d_fin_d_type[3]_AND_555_o1:O)      | NONE(*)(measure/count_time/p_t_1_24_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_553_o(measure/count_time/d_fin_d_type[3]_AND_553_o1:O)      | NONE(*)(measure/count_time/p_t_1_25_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_549_o(measure/count_time/d_fin_d_type[3]_AND_549_o1:O)      | NONE(*)(measure/count_time/p_t_1_27_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_547_o(measure/count_time/d_fin_d_type[3]_AND_547_o1:O)      | NONE(*)(measure/count_time/p_t_1_28_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_551_o(measure/count_time/d_fin_d_type[3]_AND_551_o1:O)      | NONE(*)(measure/count_time/p_t_1_26_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_545_o(measure/count_time/d_fin_d_type[3]_AND_545_o1:O)      | NONE(*)(measure/count_time/p_t_1_29_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_543_o(measure/count_time/d_fin_d_type[3]_AND_543_o1:O)      | NONE(*)(measure/count_time/p_t_1_30_LDC)| 1     |
measure/count_time/d_fin_d_type[3]_AND_541_o(measure/count_time/d_fin_d_type[3]_AND_541_o1:O)      | NONE(*)(measure/count_time/p_t_1_31_LDC)| 1     |
measure/count_time/dst_1_dst_7_AND_20_o(measure/count_time/dst_1_dst_7_AND_20_o:O)                 | NONE(*)(measure/count_time/full_LDC)    | 1     |
---------------------------------------------------------------------------------------------------+-----------------------------------------+-------+
(*) These 242 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 23.771ns (Maximum Frequency: 42.068MHz)
   Minimum input arrival time before clock: 5.895ns
   Maximum output required time after clock: 4.794ns
   Maximum combinational path delay: 5.043ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/decode/p_d_fin'
  Clock period: 2.278ns (frequency: 438.982MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.278ns (Levels of Logic = 1)
  Source:            measure/led_blink (LATCH)
  Destination:       measure/led_blink (LATCH)
  Source Clock:      measure/decode/p_d_fin falling
  Destination Clock: measure/decode/p_d_fin falling

  Data Path: measure/led_blink to measure/led_blink
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.581   0.725  measure/led_blink (measure/led_blink)
     INV:I->O              1   0.255   0.681  measure/led_blink_INV_584_o1_INV_0 (measure/led_blink_INV_584_o)
     LD:D                      0.036          measure/led_blink
    ----------------------------------------
    Total                      2.278ns (0.872ns logic, 1.406ns route)
                                       (38.3% logic, 61.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 23.771ns (frequency: 42.068MHz)
  Total number of paths / destination ports: 472511 / 1546
-------------------------------------------------------------------------
Delay:               7.607ns (Levels of Logic = 20)
  Source:            measure/count_time/p_t_1_2_C_2 (FF)
  Destination:       measure/count_time/p_t_3_0_C_0 (FF)
  Source Clock:      clk rising 3.1X
  Destination Clock: clk rising 3.1X

  Data Path: measure/count_time/p_t_1_2_C_2 to measure/count_time/p_t_3_0_C_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.525   0.834  measure/count_time/p_t_1_2_C_2 (measure/count_time/p_t_1_2_C_2)
     LUT3:I1->O            3   0.250   0.994  measure/count_time/p_t_1_210 (measure/count_time/p_t_1_2)
     LUT6:I3->O            1   0.235   0.000  measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_lut<0> (measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_cy<0> (measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_cy<1> (measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_cy<2> (measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_cy<3> (measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_cy<4> (measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_cy<5> (measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_cy<6> (measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_cy<7> (measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_cy<8> (measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_cy<9> (measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_cy<10> (measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_cy<11> (measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_cy<12> (measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_cy<13> (measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_cy<14> (measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_cy<14>)
     MUXCY:CI->O          79   0.235   2.154  measure/count_time/Mcompar_counter[63]_GND_190_o_equal_1_o_cy<15> (measure/count_time/counter[63]_GND_190_o_equal_1_o)
     LUT4:I2->O           19   0.250   1.261  measure/count_time/Mmux_p_t_0[31]_p_t_0[31]_mux_105_OUT1011 (measure/count_time/Mmux_p_t_0[31]_p_t_0[31]_mux_105_OUT101)
     LUT6:I5->O            2   0.254   0.000  measure/count_time/Mmux_p_t_7[31]_p_t_7[31]_mux_104_OUT21 (measure/count_time/p_t_7[31]_p_t_7[31]_mux_104_OUT<0>)
     FDC:D                     0.074          measure/count_time/p_t_7_0_C_0
    ----------------------------------------
    Total                      7.607ns (2.364ns logic, 5.243ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/rst_dst_1_MUX_584_o'
  Clock period: 3.083ns (frequency: 324.347MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.083ns (Levels of Logic = 1)
  Source:            measure/count_time/preset (LATCH)
  Destination:       measure/count_time/preset (LATCH)
  Source Clock:      measure/count_time/rst_dst_1_MUX_584_o falling
  Destination Clock: measure/count_time/rst_dst_1_MUX_584_o falling

  Data Path: measure/count_time/preset to measure/count_time/preset
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              87   0.581   2.216  measure/count_time/preset (measure/count_time/preset)
     LUT3:I1->O            1   0.250   0.000  measure/count_time/Mmux_rst_dst_1_MUX_584_o111 (measure/count_time/Mmux_rst_dst_1_MUX_584_o11)
     LD:D                      0.036          measure/count_time/preset
    ----------------------------------------
    Total                      3.083ns (0.867ns logic, 2.216ns route)
                                       (28.1% logic, 71.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_731_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_3_0_LDC (LATCH)
  Destination:       measure/count_time/p_t_3_0_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_731_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_731_o falling

  Data Path: measure/count_time/p_t_3_0_LDC to measure/count_time/p_t_3_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_3_0_LDC (measure/count_time/p_t_3_0_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_3_01 (measure/count_time/p_t_3_0)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_732_o1 (measure/count_time/d_fin_d_type[3]_AND_732_o)
     LDC:CLR                   0.459          measure/count_time/p_t_3_0_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_987_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_7_0_LDC (LATCH)
  Destination:       measure/count_time/p_t_7_0_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_987_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_987_o falling

  Data Path: measure/count_time/p_t_7_0_LDC to measure/count_time/p_t_7_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_7_0_LDC (measure/count_time/p_t_7_0_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_7_01 (measure/count_time/p_t_7_0)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_988_o1 (measure/count_time/d_fin_d_type[3]_AND_988_o)
     LDC:CLR                   0.459          measure/count_time/p_t_7_0_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_923_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_6_0_LDC (LATCH)
  Destination:       measure/count_time/p_t_6_0_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_923_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_923_o falling

  Data Path: measure/count_time/p_t_6_0_LDC to measure/count_time/p_t_6_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_6_0_LDC (measure/count_time/p_t_6_0_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_6_01 (measure/count_time/p_t_6_0)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_924_o1 (measure/count_time/d_fin_d_type[3]_AND_924_o)
     LDC:CLR                   0.459          measure/count_time/p_t_6_0_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_859_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_5_0_LDC (LATCH)
  Destination:       measure/count_time/p_t_5_0_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_859_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_859_o falling

  Data Path: measure/count_time/p_t_5_0_LDC to measure/count_time/p_t_5_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_5_0_LDC (measure/count_time/p_t_5_0_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_5_01 (measure/count_time/p_t_5_0)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_860_o1 (measure/count_time/d_fin_d_type[3]_AND_860_o)
     LDC:CLR                   0.459          measure/count_time/p_t_5_0_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_795_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_4_0_LDC (LATCH)
  Destination:       measure/count_time/p_t_4_0_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_795_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_795_o falling

  Data Path: measure/count_time/p_t_4_0_LDC to measure/count_time/p_t_4_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_4_0_LDC (measure/count_time/p_t_4_0_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_4_01 (measure/count_time/p_t_4_0)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_796_o1 (measure/count_time/d_fin_d_type[3]_AND_796_o)
     LDC:CLR                   0.459          measure/count_time/p_t_4_0_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_667_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_2_0_LDC (LATCH)
  Destination:       measure/count_time/p_t_2_0_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_667_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_667_o falling

  Data Path: measure/count_time/p_t_2_0_LDC to measure/count_time/p_t_2_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_2_0_LDC (measure/count_time/p_t_2_0_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_2_01 (measure/count_time/p_t_2_0)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_668_o1 (measure/count_time/d_fin_d_type[3]_AND_668_o)
     LDC:CLR                   0.459          measure/count_time/p_t_2_0_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_603_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_1_0_LDC (LATCH)
  Destination:       measure/count_time/p_t_1_0_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_603_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_603_o falling

  Data Path: measure/count_time/p_t_1_0_LDC to measure/count_time/p_t_1_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_1_0_LDC (measure/count_time/p_t_1_0_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_1_01 (measure/count_time/p_t_1_0)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_604_o1 (measure/count_time/d_fin_d_type[3]_AND_604_o)
     LDC:CLR                   0.459          measure/count_time/p_t_1_0_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_985_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_7_1_LDC (LATCH)
  Destination:       measure/count_time/p_t_7_1_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_985_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_985_o falling

  Data Path: measure/count_time/p_t_7_1_LDC to measure/count_time/p_t_7_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_7_1_LDC (measure/count_time/p_t_7_1_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_7_110 (measure/count_time/p_t_7_1)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_986_o1 (measure/count_time/d_fin_d_type[3]_AND_986_o)
     LDC:CLR                   0.459          measure/count_time/p_t_7_1_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_983_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_7_2_LDC (LATCH)
  Destination:       measure/count_time/p_t_7_2_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_983_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_983_o falling

  Data Path: measure/count_time/p_t_7_2_LDC to measure/count_time/p_t_7_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_7_2_LDC (measure/count_time/p_t_7_2_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_7_210 (measure/count_time/p_t_7_2)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_984_o1 (measure/count_time/d_fin_d_type[3]_AND_984_o)
     LDC:CLR                   0.459          measure/count_time/p_t_7_2_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_981_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_7_3_LDC (LATCH)
  Destination:       measure/count_time/p_t_7_3_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_981_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_981_o falling

  Data Path: measure/count_time/p_t_7_3_LDC to measure/count_time/p_t_7_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_7_3_LDC (measure/count_time/p_t_7_3_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_7_32 (measure/count_time/p_t_7_3)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_982_o1 (measure/count_time/d_fin_d_type[3]_AND_982_o)
     LDC:CLR                   0.459          measure/count_time/p_t_7_3_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_979_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_7_4_LDC (LATCH)
  Destination:       measure/count_time/p_t_7_4_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_979_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_979_o falling

  Data Path: measure/count_time/p_t_7_4_LDC to measure/count_time/p_t_7_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_7_4_LDC (measure/count_time/p_t_7_4_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_7_41 (measure/count_time/p_t_7_4)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_980_o1 (measure/count_time/d_fin_d_type[3]_AND_980_o)
     LDC:CLR                   0.459          measure/count_time/p_t_7_4_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_975_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_7_6_LDC (LATCH)
  Destination:       measure/count_time/p_t_7_6_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_975_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_975_o falling

  Data Path: measure/count_time/p_t_7_6_LDC to measure/count_time/p_t_7_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_7_6_LDC (measure/count_time/p_t_7_6_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_7_61 (measure/count_time/p_t_7_6)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_976_o1 (measure/count_time/d_fin_d_type[3]_AND_976_o)
     LDC:CLR                   0.459          measure/count_time/p_t_7_6_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_973_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_7_7_LDC (LATCH)
  Destination:       measure/count_time/p_t_7_7_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_973_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_973_o falling

  Data Path: measure/count_time/p_t_7_7_LDC to measure/count_time/p_t_7_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_7_7_LDC (measure/count_time/p_t_7_7_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_7_71 (measure/count_time/p_t_7_7)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_974_o1 (measure/count_time/d_fin_d_type[3]_AND_974_o)
     LDC:CLR                   0.459          measure/count_time/p_t_7_7_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_977_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_7_5_LDC (LATCH)
  Destination:       measure/count_time/p_t_7_5_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_977_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_977_o falling

  Data Path: measure/count_time/p_t_7_5_LDC to measure/count_time/p_t_7_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_7_5_LDC (measure/count_time/p_t_7_5_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_7_51 (measure/count_time/p_t_7_5)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_978_o1 (measure/count_time/d_fin_d_type[3]_AND_978_o)
     LDC:CLR                   0.459          measure/count_time/p_t_7_5_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_971_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_7_8_LDC (LATCH)
  Destination:       measure/count_time/p_t_7_8_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_971_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_971_o falling

  Data Path: measure/count_time/p_t_7_8_LDC to measure/count_time/p_t_7_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_7_8_LDC (measure/count_time/p_t_7_8_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_7_81 (measure/count_time/p_t_7_8)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_972_o1 (measure/count_time/d_fin_d_type[3]_AND_972_o)
     LDC:CLR                   0.459          measure/count_time/p_t_7_8_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_969_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_7_9_LDC (LATCH)
  Destination:       measure/count_time/p_t_7_9_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_969_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_969_o falling

  Data Path: measure/count_time/p_t_7_9_LDC to measure/count_time/p_t_7_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_7_9_LDC (measure/count_time/p_t_7_9_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_7_91 (measure/count_time/p_t_7_9)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_970_o1 (measure/count_time/d_fin_d_type[3]_AND_970_o)
     LDC:CLR                   0.459          measure/count_time/p_t_7_9_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_965_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_7_11_LDC (LATCH)
  Destination:       measure/count_time/p_t_7_11_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_965_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_965_o falling

  Data Path: measure/count_time/p_t_7_11_LDC to measure/count_time/p_t_7_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_7_11_LDC (measure/count_time/p_t_7_11_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_7_111 (measure/count_time/p_t_7_11)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_966_o1 (measure/count_time/d_fin_d_type[3]_AND_966_o)
     LDC:CLR                   0.459          measure/count_time/p_t_7_11_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_963_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_7_12_LDC (LATCH)
  Destination:       measure/count_time/p_t_7_12_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_963_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_963_o falling

  Data Path: measure/count_time/p_t_7_12_LDC to measure/count_time/p_t_7_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_7_12_LDC (measure/count_time/p_t_7_12_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_7_121 (measure/count_time/p_t_7_12)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_964_o1 (measure/count_time/d_fin_d_type[3]_AND_964_o)
     LDC:CLR                   0.459          measure/count_time/p_t_7_12_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_967_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_7_10_LDC (LATCH)
  Destination:       measure/count_time/p_t_7_10_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_967_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_967_o falling

  Data Path: measure/count_time/p_t_7_10_LDC to measure/count_time/p_t_7_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_7_10_LDC (measure/count_time/p_t_7_10_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_7_101 (measure/count_time/p_t_7_10)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_968_o1 (measure/count_time/d_fin_d_type[3]_AND_968_o)
     LDC:CLR                   0.459          measure/count_time/p_t_7_10_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_961_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_7_13_LDC (LATCH)
  Destination:       measure/count_time/p_t_7_13_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_961_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_961_o falling

  Data Path: measure/count_time/p_t_7_13_LDC to measure/count_time/p_t_7_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_7_13_LDC (measure/count_time/p_t_7_13_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_7_131 (measure/count_time/p_t_7_13)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_962_o1 (measure/count_time/d_fin_d_type[3]_AND_962_o)
     LDC:CLR                   0.459          measure/count_time/p_t_7_13_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_959_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_7_14_LDC (LATCH)
  Destination:       measure/count_time/p_t_7_14_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_959_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_959_o falling

  Data Path: measure/count_time/p_t_7_14_LDC to measure/count_time/p_t_7_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_7_14_LDC (measure/count_time/p_t_7_14_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_7_141 (measure/count_time/p_t_7_14)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_960_o1 (measure/count_time/d_fin_d_type[3]_AND_960_o)
     LDC:CLR                   0.459          measure/count_time/p_t_7_14_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_955_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_7_16_LDC (LATCH)
  Destination:       measure/count_time/p_t_7_16_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_955_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_955_o falling

  Data Path: measure/count_time/p_t_7_16_LDC to measure/count_time/p_t_7_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_7_16_LDC (measure/count_time/p_t_7_16_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_7_161 (measure/count_time/p_t_7_16)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_956_o1 (measure/count_time/d_fin_d_type[3]_AND_956_o)
     LDC:CLR                   0.459          measure/count_time/p_t_7_16_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_953_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_7_17_LDC (LATCH)
  Destination:       measure/count_time/p_t_7_17_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_953_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_953_o falling

  Data Path: measure/count_time/p_t_7_17_LDC to measure/count_time/p_t_7_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_7_17_LDC (measure/count_time/p_t_7_17_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_7_171 (measure/count_time/p_t_7_17)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_954_o1 (measure/count_time/d_fin_d_type[3]_AND_954_o)
     LDC:CLR                   0.459          measure/count_time/p_t_7_17_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_957_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_7_15_LDC (LATCH)
  Destination:       measure/count_time/p_t_7_15_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_957_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_957_o falling

  Data Path: measure/count_time/p_t_7_15_LDC to measure/count_time/p_t_7_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_7_15_LDC (measure/count_time/p_t_7_15_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_7_151 (measure/count_time/p_t_7_15)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_958_o1 (measure/count_time/d_fin_d_type[3]_AND_958_o)
     LDC:CLR                   0.459          measure/count_time/p_t_7_15_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_951_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_7_18_LDC (LATCH)
  Destination:       measure/count_time/p_t_7_18_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_951_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_951_o falling

  Data Path: measure/count_time/p_t_7_18_LDC to measure/count_time/p_t_7_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_7_18_LDC (measure/count_time/p_t_7_18_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_7_181 (measure/count_time/p_t_7_18)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_952_o1 (measure/count_time/d_fin_d_type[3]_AND_952_o)
     LDC:CLR                   0.459          measure/count_time/p_t_7_18_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_949_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_7_19_LDC (LATCH)
  Destination:       measure/count_time/p_t_7_19_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_949_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_949_o falling

  Data Path: measure/count_time/p_t_7_19_LDC to measure/count_time/p_t_7_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_7_19_LDC (measure/count_time/p_t_7_19_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_7_191 (measure/count_time/p_t_7_19)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_950_o1 (measure/count_time/d_fin_d_type[3]_AND_950_o)
     LDC:CLR                   0.459          measure/count_time/p_t_7_19_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_945_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_7_21_LDC (LATCH)
  Destination:       measure/count_time/p_t_7_21_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_945_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_945_o falling

  Data Path: measure/count_time/p_t_7_21_LDC to measure/count_time/p_t_7_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_7_21_LDC (measure/count_time/p_t_7_21_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_7_211 (measure/count_time/p_t_7_21)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_946_o1 (measure/count_time/d_fin_d_type[3]_AND_946_o)
     LDC:CLR                   0.459          measure/count_time/p_t_7_21_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_943_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_7_22_LDC (LATCH)
  Destination:       measure/count_time/p_t_7_22_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_943_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_943_o falling

  Data Path: measure/count_time/p_t_7_22_LDC to measure/count_time/p_t_7_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_7_22_LDC (measure/count_time/p_t_7_22_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_7_221 (measure/count_time/p_t_7_22)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_944_o1 (measure/count_time/d_fin_d_type[3]_AND_944_o)
     LDC:CLR                   0.459          measure/count_time/p_t_7_22_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_947_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_7_20_LDC (LATCH)
  Destination:       measure/count_time/p_t_7_20_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_947_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_947_o falling

  Data Path: measure/count_time/p_t_7_20_LDC to measure/count_time/p_t_7_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_7_20_LDC (measure/count_time/p_t_7_20_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_7_201 (measure/count_time/p_t_7_20)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_948_o1 (measure/count_time/d_fin_d_type[3]_AND_948_o)
     LDC:CLR                   0.459          measure/count_time/p_t_7_20_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_941_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_7_23_LDC (LATCH)
  Destination:       measure/count_time/p_t_7_23_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_941_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_941_o falling

  Data Path: measure/count_time/p_t_7_23_LDC to measure/count_time/p_t_7_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_7_23_LDC (measure/count_time/p_t_7_23_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_7_231 (measure/count_time/p_t_7_23)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_942_o1 (measure/count_time/d_fin_d_type[3]_AND_942_o)
     LDC:CLR                   0.459          measure/count_time/p_t_7_23_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_939_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_7_24_LDC (LATCH)
  Destination:       measure/count_time/p_t_7_24_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_939_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_939_o falling

  Data Path: measure/count_time/p_t_7_24_LDC to measure/count_time/p_t_7_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_7_24_LDC (measure/count_time/p_t_7_24_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_7_241 (measure/count_time/p_t_7_24)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_940_o1 (measure/count_time/d_fin_d_type[3]_AND_940_o)
     LDC:CLR                   0.459          measure/count_time/p_t_7_24_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_935_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_7_26_LDC (LATCH)
  Destination:       measure/count_time/p_t_7_26_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_935_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_935_o falling

  Data Path: measure/count_time/p_t_7_26_LDC to measure/count_time/p_t_7_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_7_26_LDC (measure/count_time/p_t_7_26_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_7_261 (measure/count_time/p_t_7_26)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_936_o1 (measure/count_time/d_fin_d_type[3]_AND_936_o)
     LDC:CLR                   0.459          measure/count_time/p_t_7_26_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_933_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_7_27_LDC (LATCH)
  Destination:       measure/count_time/p_t_7_27_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_933_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_933_o falling

  Data Path: measure/count_time/p_t_7_27_LDC to measure/count_time/p_t_7_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_7_27_LDC (measure/count_time/p_t_7_27_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_7_271 (measure/count_time/p_t_7_27)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_934_o1 (measure/count_time/d_fin_d_type[3]_AND_934_o)
     LDC:CLR                   0.459          measure/count_time/p_t_7_27_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_937_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_7_25_LDC (LATCH)
  Destination:       measure/count_time/p_t_7_25_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_937_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_937_o falling

  Data Path: measure/count_time/p_t_7_25_LDC to measure/count_time/p_t_7_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_7_25_LDC (measure/count_time/p_t_7_25_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_7_251 (measure/count_time/p_t_7_25)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_938_o1 (measure/count_time/d_fin_d_type[3]_AND_938_o)
     LDC:CLR                   0.459          measure/count_time/p_t_7_25_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_931_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_7_28_LDC (LATCH)
  Destination:       measure/count_time/p_t_7_28_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_931_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_931_o falling

  Data Path: measure/count_time/p_t_7_28_LDC to measure/count_time/p_t_7_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_7_28_LDC (measure/count_time/p_t_7_28_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_7_281 (measure/count_time/p_t_7_28)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_932_o1 (measure/count_time/d_fin_d_type[3]_AND_932_o)
     LDC:CLR                   0.459          measure/count_time/p_t_7_28_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_929_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_7_29_LDC (LATCH)
  Destination:       measure/count_time/p_t_7_29_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_929_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_929_o falling

  Data Path: measure/count_time/p_t_7_29_LDC to measure/count_time/p_t_7_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_7_29_LDC (measure/count_time/p_t_7_29_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_7_291 (measure/count_time/p_t_7_29)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_930_o1 (measure/count_time/d_fin_d_type[3]_AND_930_o)
     LDC:CLR                   0.459          measure/count_time/p_t_7_29_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_925_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_7_31_LDC (LATCH)
  Destination:       measure/count_time/p_t_7_31_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_925_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_925_o falling

  Data Path: measure/count_time/p_t_7_31_LDC to measure/count_time/p_t_7_31_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_7_31_LDC (measure/count_time/p_t_7_31_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_7_311 (measure/count_time/p_t_7_31)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_926_o1 (measure/count_time/d_fin_d_type[3]_AND_926_o)
     LDC:CLR                   0.459          measure/count_time/p_t_7_31_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_927_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_7_30_LDC (LATCH)
  Destination:       measure/count_time/p_t_7_30_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_927_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_927_o falling

  Data Path: measure/count_time/p_t_7_30_LDC to measure/count_time/p_t_7_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_7_30_LDC (measure/count_time/p_t_7_30_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_7_301 (measure/count_time/p_t_7_30)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_928_o1 (measure/count_time/d_fin_d_type[3]_AND_928_o)
     LDC:CLR                   0.459          measure/count_time/p_t_7_30_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_921_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_6_1_LDC (LATCH)
  Destination:       measure/count_time/p_t_6_1_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_921_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_921_o falling

  Data Path: measure/count_time/p_t_6_1_LDC to measure/count_time/p_t_6_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_6_1_LDC (measure/count_time/p_t_6_1_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_6_110 (measure/count_time/p_t_6_1)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_922_o1 (measure/count_time/d_fin_d_type[3]_AND_922_o)
     LDC:CLR                   0.459          measure/count_time/p_t_6_1_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_919_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_6_2_LDC (LATCH)
  Destination:       measure/count_time/p_t_6_2_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_919_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_919_o falling

  Data Path: measure/count_time/p_t_6_2_LDC to measure/count_time/p_t_6_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_6_2_LDC (measure/count_time/p_t_6_2_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_6_210 (measure/count_time/p_t_6_2)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_920_o1 (measure/count_time/d_fin_d_type[3]_AND_920_o)
     LDC:CLR                   0.459          measure/count_time/p_t_6_2_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_915_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_6_4_LDC (LATCH)
  Destination:       measure/count_time/p_t_6_4_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_915_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_915_o falling

  Data Path: measure/count_time/p_t_6_4_LDC to measure/count_time/p_t_6_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_6_4_LDC (measure/count_time/p_t_6_4_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_6_41 (measure/count_time/p_t_6_4)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_916_o1 (measure/count_time/d_fin_d_type[3]_AND_916_o)
     LDC:CLR                   0.459          measure/count_time/p_t_6_4_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_913_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_6_5_LDC (LATCH)
  Destination:       measure/count_time/p_t_6_5_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_913_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_913_o falling

  Data Path: measure/count_time/p_t_6_5_LDC to measure/count_time/p_t_6_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_6_5_LDC (measure/count_time/p_t_6_5_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_6_51 (measure/count_time/p_t_6_5)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_914_o1 (measure/count_time/d_fin_d_type[3]_AND_914_o)
     LDC:CLR                   0.459          measure/count_time/p_t_6_5_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_917_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_6_3_LDC (LATCH)
  Destination:       measure/count_time/p_t_6_3_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_917_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_917_o falling

  Data Path: measure/count_time/p_t_6_3_LDC to measure/count_time/p_t_6_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_6_3_LDC (measure/count_time/p_t_6_3_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_6_32 (measure/count_time/p_t_6_3)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_918_o1 (measure/count_time/d_fin_d_type[3]_AND_918_o)
     LDC:CLR                   0.459          measure/count_time/p_t_6_3_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_911_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_6_6_LDC (LATCH)
  Destination:       measure/count_time/p_t_6_6_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_911_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_911_o falling

  Data Path: measure/count_time/p_t_6_6_LDC to measure/count_time/p_t_6_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_6_6_LDC (measure/count_time/p_t_6_6_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_6_61 (measure/count_time/p_t_6_6)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_912_o1 (measure/count_time/d_fin_d_type[3]_AND_912_o)
     LDC:CLR                   0.459          measure/count_time/p_t_6_6_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_909_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_6_7_LDC (LATCH)
  Destination:       measure/count_time/p_t_6_7_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_909_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_909_o falling

  Data Path: measure/count_time/p_t_6_7_LDC to measure/count_time/p_t_6_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_6_7_LDC (measure/count_time/p_t_6_7_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_6_71 (measure/count_time/p_t_6_7)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_910_o1 (measure/count_time/d_fin_d_type[3]_AND_910_o)
     LDC:CLR                   0.459          measure/count_time/p_t_6_7_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_905_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_6_9_LDC (LATCH)
  Destination:       measure/count_time/p_t_6_9_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_905_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_905_o falling

  Data Path: measure/count_time/p_t_6_9_LDC to measure/count_time/p_t_6_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_6_9_LDC (measure/count_time/p_t_6_9_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_6_91 (measure/count_time/p_t_6_9)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_906_o1 (measure/count_time/d_fin_d_type[3]_AND_906_o)
     LDC:CLR                   0.459          measure/count_time/p_t_6_9_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_903_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_6_10_LDC (LATCH)
  Destination:       measure/count_time/p_t_6_10_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_903_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_903_o falling

  Data Path: measure/count_time/p_t_6_10_LDC to measure/count_time/p_t_6_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_6_10_LDC (measure/count_time/p_t_6_10_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_6_101 (measure/count_time/p_t_6_10)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_904_o1 (measure/count_time/d_fin_d_type[3]_AND_904_o)
     LDC:CLR                   0.459          measure/count_time/p_t_6_10_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_907_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_6_8_LDC (LATCH)
  Destination:       measure/count_time/p_t_6_8_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_907_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_907_o falling

  Data Path: measure/count_time/p_t_6_8_LDC to measure/count_time/p_t_6_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_6_8_LDC (measure/count_time/p_t_6_8_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_6_81 (measure/count_time/p_t_6_8)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_908_o1 (measure/count_time/d_fin_d_type[3]_AND_908_o)
     LDC:CLR                   0.459          measure/count_time/p_t_6_8_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_901_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_6_11_LDC (LATCH)
  Destination:       measure/count_time/p_t_6_11_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_901_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_901_o falling

  Data Path: measure/count_time/p_t_6_11_LDC to measure/count_time/p_t_6_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_6_11_LDC (measure/count_time/p_t_6_11_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_6_111 (measure/count_time/p_t_6_11)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_902_o1 (measure/count_time/d_fin_d_type[3]_AND_902_o)
     LDC:CLR                   0.459          measure/count_time/p_t_6_11_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_899_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_6_12_LDC (LATCH)
  Destination:       measure/count_time/p_t_6_12_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_899_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_899_o falling

  Data Path: measure/count_time/p_t_6_12_LDC to measure/count_time/p_t_6_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_6_12_LDC (measure/count_time/p_t_6_12_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_6_121 (measure/count_time/p_t_6_12)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_900_o1 (measure/count_time/d_fin_d_type[3]_AND_900_o)
     LDC:CLR                   0.459          measure/count_time/p_t_6_12_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_895_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_6_14_LDC (LATCH)
  Destination:       measure/count_time/p_t_6_14_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_895_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_895_o falling

  Data Path: measure/count_time/p_t_6_14_LDC to measure/count_time/p_t_6_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_6_14_LDC (measure/count_time/p_t_6_14_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_6_141 (measure/count_time/p_t_6_14)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_896_o1 (measure/count_time/d_fin_d_type[3]_AND_896_o)
     LDC:CLR                   0.459          measure/count_time/p_t_6_14_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_893_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_6_15_LDC (LATCH)
  Destination:       measure/count_time/p_t_6_15_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_893_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_893_o falling

  Data Path: measure/count_time/p_t_6_15_LDC to measure/count_time/p_t_6_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_6_15_LDC (measure/count_time/p_t_6_15_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_6_151 (measure/count_time/p_t_6_15)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_894_o1 (measure/count_time/d_fin_d_type[3]_AND_894_o)
     LDC:CLR                   0.459          measure/count_time/p_t_6_15_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_897_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_6_13_LDC (LATCH)
  Destination:       measure/count_time/p_t_6_13_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_897_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_897_o falling

  Data Path: measure/count_time/p_t_6_13_LDC to measure/count_time/p_t_6_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_6_13_LDC (measure/count_time/p_t_6_13_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_6_131 (measure/count_time/p_t_6_13)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_898_o1 (measure/count_time/d_fin_d_type[3]_AND_898_o)
     LDC:CLR                   0.459          measure/count_time/p_t_6_13_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_891_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_6_16_LDC (LATCH)
  Destination:       measure/count_time/p_t_6_16_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_891_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_891_o falling

  Data Path: measure/count_time/p_t_6_16_LDC to measure/count_time/p_t_6_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_6_16_LDC (measure/count_time/p_t_6_16_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_6_161 (measure/count_time/p_t_6_16)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_892_o1 (measure/count_time/d_fin_d_type[3]_AND_892_o)
     LDC:CLR                   0.459          measure/count_time/p_t_6_16_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_889_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_6_17_LDC (LATCH)
  Destination:       measure/count_time/p_t_6_17_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_889_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_889_o falling

  Data Path: measure/count_time/p_t_6_17_LDC to measure/count_time/p_t_6_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_6_17_LDC (measure/count_time/p_t_6_17_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_6_171 (measure/count_time/p_t_6_17)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_890_o1 (measure/count_time/d_fin_d_type[3]_AND_890_o)
     LDC:CLR                   0.459          measure/count_time/p_t_6_17_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_885_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_6_19_LDC (LATCH)
  Destination:       measure/count_time/p_t_6_19_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_885_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_885_o falling

  Data Path: measure/count_time/p_t_6_19_LDC to measure/count_time/p_t_6_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_6_19_LDC (measure/count_time/p_t_6_19_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_6_191 (measure/count_time/p_t_6_19)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_886_o1 (measure/count_time/d_fin_d_type[3]_AND_886_o)
     LDC:CLR                   0.459          measure/count_time/p_t_6_19_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_883_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_6_20_LDC (LATCH)
  Destination:       measure/count_time/p_t_6_20_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_883_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_883_o falling

  Data Path: measure/count_time/p_t_6_20_LDC to measure/count_time/p_t_6_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_6_20_LDC (measure/count_time/p_t_6_20_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_6_201 (measure/count_time/p_t_6_20)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_884_o1 (measure/count_time/d_fin_d_type[3]_AND_884_o)
     LDC:CLR                   0.459          measure/count_time/p_t_6_20_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_887_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_6_18_LDC (LATCH)
  Destination:       measure/count_time/p_t_6_18_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_887_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_887_o falling

  Data Path: measure/count_time/p_t_6_18_LDC to measure/count_time/p_t_6_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_6_18_LDC (measure/count_time/p_t_6_18_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_6_181 (measure/count_time/p_t_6_18)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_888_o1 (measure/count_time/d_fin_d_type[3]_AND_888_o)
     LDC:CLR                   0.459          measure/count_time/p_t_6_18_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_881_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_6_21_LDC (LATCH)
  Destination:       measure/count_time/p_t_6_21_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_881_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_881_o falling

  Data Path: measure/count_time/p_t_6_21_LDC to measure/count_time/p_t_6_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_6_21_LDC (measure/count_time/p_t_6_21_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_6_211 (measure/count_time/p_t_6_21)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_882_o1 (measure/count_time/d_fin_d_type[3]_AND_882_o)
     LDC:CLR                   0.459          measure/count_time/p_t_6_21_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_879_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_6_22_LDC (LATCH)
  Destination:       measure/count_time/p_t_6_22_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_879_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_879_o falling

  Data Path: measure/count_time/p_t_6_22_LDC to measure/count_time/p_t_6_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_6_22_LDC (measure/count_time/p_t_6_22_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_6_221 (measure/count_time/p_t_6_22)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_880_o1 (measure/count_time/d_fin_d_type[3]_AND_880_o)
     LDC:CLR                   0.459          measure/count_time/p_t_6_22_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_875_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_6_24_LDC (LATCH)
  Destination:       measure/count_time/p_t_6_24_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_875_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_875_o falling

  Data Path: measure/count_time/p_t_6_24_LDC to measure/count_time/p_t_6_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_6_24_LDC (measure/count_time/p_t_6_24_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_6_241 (measure/count_time/p_t_6_24)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_876_o1 (measure/count_time/d_fin_d_type[3]_AND_876_o)
     LDC:CLR                   0.459          measure/count_time/p_t_6_24_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_873_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_6_25_LDC (LATCH)
  Destination:       measure/count_time/p_t_6_25_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_873_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_873_o falling

  Data Path: measure/count_time/p_t_6_25_LDC to measure/count_time/p_t_6_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_6_25_LDC (measure/count_time/p_t_6_25_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_6_251 (measure/count_time/p_t_6_25)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_874_o1 (measure/count_time/d_fin_d_type[3]_AND_874_o)
     LDC:CLR                   0.459          measure/count_time/p_t_6_25_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_877_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_6_23_LDC (LATCH)
  Destination:       measure/count_time/p_t_6_23_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_877_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_877_o falling

  Data Path: measure/count_time/p_t_6_23_LDC to measure/count_time/p_t_6_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_6_23_LDC (measure/count_time/p_t_6_23_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_6_231 (measure/count_time/p_t_6_23)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_878_o1 (measure/count_time/d_fin_d_type[3]_AND_878_o)
     LDC:CLR                   0.459          measure/count_time/p_t_6_23_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_871_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_6_26_LDC (LATCH)
  Destination:       measure/count_time/p_t_6_26_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_871_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_871_o falling

  Data Path: measure/count_time/p_t_6_26_LDC to measure/count_time/p_t_6_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_6_26_LDC (measure/count_time/p_t_6_26_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_6_261 (measure/count_time/p_t_6_26)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_872_o1 (measure/count_time/d_fin_d_type[3]_AND_872_o)
     LDC:CLR                   0.459          measure/count_time/p_t_6_26_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_869_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_6_27_LDC (LATCH)
  Destination:       measure/count_time/p_t_6_27_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_869_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_869_o falling

  Data Path: measure/count_time/p_t_6_27_LDC to measure/count_time/p_t_6_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_6_27_LDC (measure/count_time/p_t_6_27_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_6_271 (measure/count_time/p_t_6_27)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_870_o1 (measure/count_time/d_fin_d_type[3]_AND_870_o)
     LDC:CLR                   0.459          measure/count_time/p_t_6_27_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_865_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_6_29_LDC (LATCH)
  Destination:       measure/count_time/p_t_6_29_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_865_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_865_o falling

  Data Path: measure/count_time/p_t_6_29_LDC to measure/count_time/p_t_6_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_6_29_LDC (measure/count_time/p_t_6_29_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_6_291 (measure/count_time/p_t_6_29)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_866_o1 (measure/count_time/d_fin_d_type[3]_AND_866_o)
     LDC:CLR                   0.459          measure/count_time/p_t_6_29_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_863_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_6_30_LDC (LATCH)
  Destination:       measure/count_time/p_t_6_30_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_863_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_863_o falling

  Data Path: measure/count_time/p_t_6_30_LDC to measure/count_time/p_t_6_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_6_30_LDC (measure/count_time/p_t_6_30_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_6_301 (measure/count_time/p_t_6_30)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_864_o1 (measure/count_time/d_fin_d_type[3]_AND_864_o)
     LDC:CLR                   0.459          measure/count_time/p_t_6_30_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_867_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_6_28_LDC (LATCH)
  Destination:       measure/count_time/p_t_6_28_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_867_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_867_o falling

  Data Path: measure/count_time/p_t_6_28_LDC to measure/count_time/p_t_6_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_6_28_LDC (measure/count_time/p_t_6_28_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_6_281 (measure/count_time/p_t_6_28)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_868_o1 (measure/count_time/d_fin_d_type[3]_AND_868_o)
     LDC:CLR                   0.459          measure/count_time/p_t_6_28_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_857_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_5_1_LDC (LATCH)
  Destination:       measure/count_time/p_t_5_1_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_857_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_857_o falling

  Data Path: measure/count_time/p_t_5_1_LDC to measure/count_time/p_t_5_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_5_1_LDC (measure/count_time/p_t_5_1_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_5_110 (measure/count_time/p_t_5_1)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_858_o1 (measure/count_time/d_fin_d_type[3]_AND_858_o)
     LDC:CLR                   0.459          measure/count_time/p_t_5_1_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_861_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_6_31_LDC (LATCH)
  Destination:       measure/count_time/p_t_6_31_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_861_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_861_o falling

  Data Path: measure/count_time/p_t_6_31_LDC to measure/count_time/p_t_6_31_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_6_31_LDC (measure/count_time/p_t_6_31_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_6_311 (measure/count_time/p_t_6_31)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_862_o1 (measure/count_time/d_fin_d_type[3]_AND_862_o)
     LDC:CLR                   0.459          measure/count_time/p_t_6_31_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_853_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_5_3_LDC (LATCH)
  Destination:       measure/count_time/p_t_5_3_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_853_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_853_o falling

  Data Path: measure/count_time/p_t_5_3_LDC to measure/count_time/p_t_5_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_5_3_LDC (measure/count_time/p_t_5_3_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_5_32 (measure/count_time/p_t_5_3)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_854_o1 (measure/count_time/d_fin_d_type[3]_AND_854_o)
     LDC:CLR                   0.459          measure/count_time/p_t_5_3_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_851_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_5_4_LDC (LATCH)
  Destination:       measure/count_time/p_t_5_4_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_851_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_851_o falling

  Data Path: measure/count_time/p_t_5_4_LDC to measure/count_time/p_t_5_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_5_4_LDC (measure/count_time/p_t_5_4_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_5_41 (measure/count_time/p_t_5_4)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_852_o1 (measure/count_time/d_fin_d_type[3]_AND_852_o)
     LDC:CLR                   0.459          measure/count_time/p_t_5_4_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_855_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_5_2_LDC (LATCH)
  Destination:       measure/count_time/p_t_5_2_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_855_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_855_o falling

  Data Path: measure/count_time/p_t_5_2_LDC to measure/count_time/p_t_5_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_5_2_LDC (measure/count_time/p_t_5_2_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_5_210 (measure/count_time/p_t_5_2)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_856_o1 (measure/count_time/d_fin_d_type[3]_AND_856_o)
     LDC:CLR                   0.459          measure/count_time/p_t_5_2_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_849_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_5_5_LDC (LATCH)
  Destination:       measure/count_time/p_t_5_5_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_849_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_849_o falling

  Data Path: measure/count_time/p_t_5_5_LDC to measure/count_time/p_t_5_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_5_5_LDC (measure/count_time/p_t_5_5_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_5_51 (measure/count_time/p_t_5_5)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_850_o1 (measure/count_time/d_fin_d_type[3]_AND_850_o)
     LDC:CLR                   0.459          measure/count_time/p_t_5_5_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_847_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_5_6_LDC (LATCH)
  Destination:       measure/count_time/p_t_5_6_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_847_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_847_o falling

  Data Path: measure/count_time/p_t_5_6_LDC to measure/count_time/p_t_5_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_5_6_LDC (measure/count_time/p_t_5_6_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_5_61 (measure/count_time/p_t_5_6)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_848_o1 (measure/count_time/d_fin_d_type[3]_AND_848_o)
     LDC:CLR                   0.459          measure/count_time/p_t_5_6_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_843_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_5_8_LDC (LATCH)
  Destination:       measure/count_time/p_t_5_8_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_843_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_843_o falling

  Data Path: measure/count_time/p_t_5_8_LDC to measure/count_time/p_t_5_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_5_8_LDC (measure/count_time/p_t_5_8_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_5_81 (measure/count_time/p_t_5_8)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_844_o1 (measure/count_time/d_fin_d_type[3]_AND_844_o)
     LDC:CLR                   0.459          measure/count_time/p_t_5_8_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_841_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_5_9_LDC (LATCH)
  Destination:       measure/count_time/p_t_5_9_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_841_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_841_o falling

  Data Path: measure/count_time/p_t_5_9_LDC to measure/count_time/p_t_5_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_5_9_LDC (measure/count_time/p_t_5_9_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_5_91 (measure/count_time/p_t_5_9)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_842_o1 (measure/count_time/d_fin_d_type[3]_AND_842_o)
     LDC:CLR                   0.459          measure/count_time/p_t_5_9_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_845_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_5_7_LDC (LATCH)
  Destination:       measure/count_time/p_t_5_7_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_845_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_845_o falling

  Data Path: measure/count_time/p_t_5_7_LDC to measure/count_time/p_t_5_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_5_7_LDC (measure/count_time/p_t_5_7_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_5_71 (measure/count_time/p_t_5_7)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_846_o1 (measure/count_time/d_fin_d_type[3]_AND_846_o)
     LDC:CLR                   0.459          measure/count_time/p_t_5_7_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_839_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_5_10_LDC (LATCH)
  Destination:       measure/count_time/p_t_5_10_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_839_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_839_o falling

  Data Path: measure/count_time/p_t_5_10_LDC to measure/count_time/p_t_5_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_5_10_LDC (measure/count_time/p_t_5_10_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_5_101 (measure/count_time/p_t_5_10)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_840_o1 (measure/count_time/d_fin_d_type[3]_AND_840_o)
     LDC:CLR                   0.459          measure/count_time/p_t_5_10_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_837_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_5_11_LDC (LATCH)
  Destination:       measure/count_time/p_t_5_11_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_837_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_837_o falling

  Data Path: measure/count_time/p_t_5_11_LDC to measure/count_time/p_t_5_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_5_11_LDC (measure/count_time/p_t_5_11_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_5_111 (measure/count_time/p_t_5_11)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_838_o1 (measure/count_time/d_fin_d_type[3]_AND_838_o)
     LDC:CLR                   0.459          measure/count_time/p_t_5_11_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_833_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_5_13_LDC (LATCH)
  Destination:       measure/count_time/p_t_5_13_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_833_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_833_o falling

  Data Path: measure/count_time/p_t_5_13_LDC to measure/count_time/p_t_5_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_5_13_LDC (measure/count_time/p_t_5_13_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_5_131 (measure/count_time/p_t_5_13)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_834_o1 (measure/count_time/d_fin_d_type[3]_AND_834_o)
     LDC:CLR                   0.459          measure/count_time/p_t_5_13_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_831_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_5_14_LDC (LATCH)
  Destination:       measure/count_time/p_t_5_14_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_831_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_831_o falling

  Data Path: measure/count_time/p_t_5_14_LDC to measure/count_time/p_t_5_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_5_14_LDC (measure/count_time/p_t_5_14_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_5_141 (measure/count_time/p_t_5_14)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_832_o1 (measure/count_time/d_fin_d_type[3]_AND_832_o)
     LDC:CLR                   0.459          measure/count_time/p_t_5_14_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_835_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_5_12_LDC (LATCH)
  Destination:       measure/count_time/p_t_5_12_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_835_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_835_o falling

  Data Path: measure/count_time/p_t_5_12_LDC to measure/count_time/p_t_5_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_5_12_LDC (measure/count_time/p_t_5_12_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_5_121 (measure/count_time/p_t_5_12)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_836_o1 (measure/count_time/d_fin_d_type[3]_AND_836_o)
     LDC:CLR                   0.459          measure/count_time/p_t_5_12_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_829_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_5_15_LDC (LATCH)
  Destination:       measure/count_time/p_t_5_15_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_829_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_829_o falling

  Data Path: measure/count_time/p_t_5_15_LDC to measure/count_time/p_t_5_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_5_15_LDC (measure/count_time/p_t_5_15_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_5_151 (measure/count_time/p_t_5_15)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_830_o1 (measure/count_time/d_fin_d_type[3]_AND_830_o)
     LDC:CLR                   0.459          measure/count_time/p_t_5_15_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_827_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_5_16_LDC (LATCH)
  Destination:       measure/count_time/p_t_5_16_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_827_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_827_o falling

  Data Path: measure/count_time/p_t_5_16_LDC to measure/count_time/p_t_5_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_5_16_LDC (measure/count_time/p_t_5_16_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_5_161 (measure/count_time/p_t_5_16)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_828_o1 (measure/count_time/d_fin_d_type[3]_AND_828_o)
     LDC:CLR                   0.459          measure/count_time/p_t_5_16_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_823_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_5_18_LDC (LATCH)
  Destination:       measure/count_time/p_t_5_18_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_823_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_823_o falling

  Data Path: measure/count_time/p_t_5_18_LDC to measure/count_time/p_t_5_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_5_18_LDC (measure/count_time/p_t_5_18_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_5_181 (measure/count_time/p_t_5_18)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_824_o1 (measure/count_time/d_fin_d_type[3]_AND_824_o)
     LDC:CLR                   0.459          measure/count_time/p_t_5_18_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_821_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_5_19_LDC (LATCH)
  Destination:       measure/count_time/p_t_5_19_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_821_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_821_o falling

  Data Path: measure/count_time/p_t_5_19_LDC to measure/count_time/p_t_5_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_5_19_LDC (measure/count_time/p_t_5_19_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_5_191 (measure/count_time/p_t_5_19)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_822_o1 (measure/count_time/d_fin_d_type[3]_AND_822_o)
     LDC:CLR                   0.459          measure/count_time/p_t_5_19_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_825_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_5_17_LDC (LATCH)
  Destination:       measure/count_time/p_t_5_17_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_825_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_825_o falling

  Data Path: measure/count_time/p_t_5_17_LDC to measure/count_time/p_t_5_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_5_17_LDC (measure/count_time/p_t_5_17_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_5_171 (measure/count_time/p_t_5_17)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_826_o1 (measure/count_time/d_fin_d_type[3]_AND_826_o)
     LDC:CLR                   0.459          measure/count_time/p_t_5_17_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_819_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_5_20_LDC (LATCH)
  Destination:       measure/count_time/p_t_5_20_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_819_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_819_o falling

  Data Path: measure/count_time/p_t_5_20_LDC to measure/count_time/p_t_5_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_5_20_LDC (measure/count_time/p_t_5_20_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_5_201 (measure/count_time/p_t_5_20)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_820_o1 (measure/count_time/d_fin_d_type[3]_AND_820_o)
     LDC:CLR                   0.459          measure/count_time/p_t_5_20_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_817_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_5_21_LDC (LATCH)
  Destination:       measure/count_time/p_t_5_21_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_817_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_817_o falling

  Data Path: measure/count_time/p_t_5_21_LDC to measure/count_time/p_t_5_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_5_21_LDC (measure/count_time/p_t_5_21_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_5_211 (measure/count_time/p_t_5_21)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_818_o1 (measure/count_time/d_fin_d_type[3]_AND_818_o)
     LDC:CLR                   0.459          measure/count_time/p_t_5_21_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_813_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_5_23_LDC (LATCH)
  Destination:       measure/count_time/p_t_5_23_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_813_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_813_o falling

  Data Path: measure/count_time/p_t_5_23_LDC to measure/count_time/p_t_5_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_5_23_LDC (measure/count_time/p_t_5_23_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_5_231 (measure/count_time/p_t_5_23)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_814_o1 (measure/count_time/d_fin_d_type[3]_AND_814_o)
     LDC:CLR                   0.459          measure/count_time/p_t_5_23_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_811_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_5_24_LDC (LATCH)
  Destination:       measure/count_time/p_t_5_24_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_811_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_811_o falling

  Data Path: measure/count_time/p_t_5_24_LDC to measure/count_time/p_t_5_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_5_24_LDC (measure/count_time/p_t_5_24_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_5_241 (measure/count_time/p_t_5_24)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_812_o1 (measure/count_time/d_fin_d_type[3]_AND_812_o)
     LDC:CLR                   0.459          measure/count_time/p_t_5_24_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_815_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_5_22_LDC (LATCH)
  Destination:       measure/count_time/p_t_5_22_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_815_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_815_o falling

  Data Path: measure/count_time/p_t_5_22_LDC to measure/count_time/p_t_5_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_5_22_LDC (measure/count_time/p_t_5_22_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_5_221 (measure/count_time/p_t_5_22)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_816_o1 (measure/count_time/d_fin_d_type[3]_AND_816_o)
     LDC:CLR                   0.459          measure/count_time/p_t_5_22_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_809_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_5_25_LDC (LATCH)
  Destination:       measure/count_time/p_t_5_25_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_809_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_809_o falling

  Data Path: measure/count_time/p_t_5_25_LDC to measure/count_time/p_t_5_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_5_25_LDC (measure/count_time/p_t_5_25_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_5_251 (measure/count_time/p_t_5_25)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_810_o1 (measure/count_time/d_fin_d_type[3]_AND_810_o)
     LDC:CLR                   0.459          measure/count_time/p_t_5_25_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_807_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_5_26_LDC (LATCH)
  Destination:       measure/count_time/p_t_5_26_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_807_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_807_o falling

  Data Path: measure/count_time/p_t_5_26_LDC to measure/count_time/p_t_5_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_5_26_LDC (measure/count_time/p_t_5_26_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_5_261 (measure/count_time/p_t_5_26)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_808_o1 (measure/count_time/d_fin_d_type[3]_AND_808_o)
     LDC:CLR                   0.459          measure/count_time/p_t_5_26_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_803_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_5_28_LDC (LATCH)
  Destination:       measure/count_time/p_t_5_28_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_803_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_803_o falling

  Data Path: measure/count_time/p_t_5_28_LDC to measure/count_time/p_t_5_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_5_28_LDC (measure/count_time/p_t_5_28_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_5_281 (measure/count_time/p_t_5_28)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_804_o1 (measure/count_time/d_fin_d_type[3]_AND_804_o)
     LDC:CLR                   0.459          measure/count_time/p_t_5_28_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_801_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_5_29_LDC (LATCH)
  Destination:       measure/count_time/p_t_5_29_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_801_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_801_o falling

  Data Path: measure/count_time/p_t_5_29_LDC to measure/count_time/p_t_5_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_5_29_LDC (measure/count_time/p_t_5_29_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_5_291 (measure/count_time/p_t_5_29)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_802_o1 (measure/count_time/d_fin_d_type[3]_AND_802_o)
     LDC:CLR                   0.459          measure/count_time/p_t_5_29_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_805_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_5_27_LDC (LATCH)
  Destination:       measure/count_time/p_t_5_27_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_805_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_805_o falling

  Data Path: measure/count_time/p_t_5_27_LDC to measure/count_time/p_t_5_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_5_27_LDC (measure/count_time/p_t_5_27_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_5_271 (measure/count_time/p_t_5_27)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_806_o1 (measure/count_time/d_fin_d_type[3]_AND_806_o)
     LDC:CLR                   0.459          measure/count_time/p_t_5_27_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_799_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_5_30_LDC (LATCH)
  Destination:       measure/count_time/p_t_5_30_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_799_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_799_o falling

  Data Path: measure/count_time/p_t_5_30_LDC to measure/count_time/p_t_5_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_5_30_LDC (measure/count_time/p_t_5_30_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_5_301 (measure/count_time/p_t_5_30)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_800_o1 (measure/count_time/d_fin_d_type[3]_AND_800_o)
     LDC:CLR                   0.459          measure/count_time/p_t_5_30_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_797_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_5_31_LDC (LATCH)
  Destination:       measure/count_time/p_t_5_31_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_797_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_797_o falling

  Data Path: measure/count_time/p_t_5_31_LDC to measure/count_time/p_t_5_31_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_5_31_LDC (measure/count_time/p_t_5_31_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_5_311 (measure/count_time/p_t_5_31)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_798_o1 (measure/count_time/d_fin_d_type[3]_AND_798_o)
     LDC:CLR                   0.459          measure/count_time/p_t_5_31_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_793_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_4_1_LDC (LATCH)
  Destination:       measure/count_time/p_t_4_1_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_793_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_793_o falling

  Data Path: measure/count_time/p_t_4_1_LDC to measure/count_time/p_t_4_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_4_1_LDC (measure/count_time/p_t_4_1_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_4_110 (measure/count_time/p_t_4_1)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_794_o1 (measure/count_time/d_fin_d_type[3]_AND_794_o)
     LDC:CLR                   0.459          measure/count_time/p_t_4_1_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_791_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_4_2_LDC (LATCH)
  Destination:       measure/count_time/p_t_4_2_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_791_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_791_o falling

  Data Path: measure/count_time/p_t_4_2_LDC to measure/count_time/p_t_4_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_4_2_LDC (measure/count_time/p_t_4_2_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_4_210 (measure/count_time/p_t_4_2)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_792_o1 (measure/count_time/d_fin_d_type[3]_AND_792_o)
     LDC:CLR                   0.459          measure/count_time/p_t_4_2_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_789_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_4_3_LDC (LATCH)
  Destination:       measure/count_time/p_t_4_3_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_789_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_789_o falling

  Data Path: measure/count_time/p_t_4_3_LDC to measure/count_time/p_t_4_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_4_3_LDC (measure/count_time/p_t_4_3_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_4_32 (measure/count_time/p_t_4_3)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_790_o1 (measure/count_time/d_fin_d_type[3]_AND_790_o)
     LDC:CLR                   0.459          measure/count_time/p_t_4_3_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_787_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_4_4_LDC (LATCH)
  Destination:       measure/count_time/p_t_4_4_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_787_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_787_o falling

  Data Path: measure/count_time/p_t_4_4_LDC to measure/count_time/p_t_4_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_4_4_LDC (measure/count_time/p_t_4_4_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_4_41 (measure/count_time/p_t_4_4)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_788_o1 (measure/count_time/d_fin_d_type[3]_AND_788_o)
     LDC:CLR                   0.459          measure/count_time/p_t_4_4_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_783_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_4_6_LDC (LATCH)
  Destination:       measure/count_time/p_t_4_6_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_783_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_783_o falling

  Data Path: measure/count_time/p_t_4_6_LDC to measure/count_time/p_t_4_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_4_6_LDC (measure/count_time/p_t_4_6_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_4_61 (measure/count_time/p_t_4_6)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_784_o1 (measure/count_time/d_fin_d_type[3]_AND_784_o)
     LDC:CLR                   0.459          measure/count_time/p_t_4_6_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_781_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_4_7_LDC (LATCH)
  Destination:       measure/count_time/p_t_4_7_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_781_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_781_o falling

  Data Path: measure/count_time/p_t_4_7_LDC to measure/count_time/p_t_4_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_4_7_LDC (measure/count_time/p_t_4_7_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_4_71 (measure/count_time/p_t_4_7)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_782_o1 (measure/count_time/d_fin_d_type[3]_AND_782_o)
     LDC:CLR                   0.459          measure/count_time/p_t_4_7_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_785_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_4_5_LDC (LATCH)
  Destination:       measure/count_time/p_t_4_5_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_785_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_785_o falling

  Data Path: measure/count_time/p_t_4_5_LDC to measure/count_time/p_t_4_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_4_5_LDC (measure/count_time/p_t_4_5_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_4_51 (measure/count_time/p_t_4_5)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_786_o1 (measure/count_time/d_fin_d_type[3]_AND_786_o)
     LDC:CLR                   0.459          measure/count_time/p_t_4_5_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_779_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_4_8_LDC (LATCH)
  Destination:       measure/count_time/p_t_4_8_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_779_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_779_o falling

  Data Path: measure/count_time/p_t_4_8_LDC to measure/count_time/p_t_4_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_4_8_LDC (measure/count_time/p_t_4_8_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_4_81 (measure/count_time/p_t_4_8)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_780_o1 (measure/count_time/d_fin_d_type[3]_AND_780_o)
     LDC:CLR                   0.459          measure/count_time/p_t_4_8_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_777_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_4_9_LDC (LATCH)
  Destination:       measure/count_time/p_t_4_9_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_777_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_777_o falling

  Data Path: measure/count_time/p_t_4_9_LDC to measure/count_time/p_t_4_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_4_9_LDC (measure/count_time/p_t_4_9_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_4_91 (measure/count_time/p_t_4_9)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_778_o1 (measure/count_time/d_fin_d_type[3]_AND_778_o)
     LDC:CLR                   0.459          measure/count_time/p_t_4_9_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_773_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_4_11_LDC (LATCH)
  Destination:       measure/count_time/p_t_4_11_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_773_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_773_o falling

  Data Path: measure/count_time/p_t_4_11_LDC to measure/count_time/p_t_4_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_4_11_LDC (measure/count_time/p_t_4_11_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_4_111 (measure/count_time/p_t_4_11)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_774_o1 (measure/count_time/d_fin_d_type[3]_AND_774_o)
     LDC:CLR                   0.459          measure/count_time/p_t_4_11_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_771_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_4_12_LDC (LATCH)
  Destination:       measure/count_time/p_t_4_12_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_771_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_771_o falling

  Data Path: measure/count_time/p_t_4_12_LDC to measure/count_time/p_t_4_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_4_12_LDC (measure/count_time/p_t_4_12_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_4_121 (measure/count_time/p_t_4_12)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_772_o1 (measure/count_time/d_fin_d_type[3]_AND_772_o)
     LDC:CLR                   0.459          measure/count_time/p_t_4_12_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_775_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_4_10_LDC (LATCH)
  Destination:       measure/count_time/p_t_4_10_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_775_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_775_o falling

  Data Path: measure/count_time/p_t_4_10_LDC to measure/count_time/p_t_4_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_4_10_LDC (measure/count_time/p_t_4_10_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_4_101 (measure/count_time/p_t_4_10)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_776_o1 (measure/count_time/d_fin_d_type[3]_AND_776_o)
     LDC:CLR                   0.459          measure/count_time/p_t_4_10_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_769_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_4_13_LDC (LATCH)
  Destination:       measure/count_time/p_t_4_13_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_769_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_769_o falling

  Data Path: measure/count_time/p_t_4_13_LDC to measure/count_time/p_t_4_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_4_13_LDC (measure/count_time/p_t_4_13_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_4_131 (measure/count_time/p_t_4_13)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_770_o1 (measure/count_time/d_fin_d_type[3]_AND_770_o)
     LDC:CLR                   0.459          measure/count_time/p_t_4_13_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_767_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_4_14_LDC (LATCH)
  Destination:       measure/count_time/p_t_4_14_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_767_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_767_o falling

  Data Path: measure/count_time/p_t_4_14_LDC to measure/count_time/p_t_4_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_4_14_LDC (measure/count_time/p_t_4_14_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_4_141 (measure/count_time/p_t_4_14)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_768_o1 (measure/count_time/d_fin_d_type[3]_AND_768_o)
     LDC:CLR                   0.459          measure/count_time/p_t_4_14_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_763_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_4_16_LDC (LATCH)
  Destination:       measure/count_time/p_t_4_16_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_763_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_763_o falling

  Data Path: measure/count_time/p_t_4_16_LDC to measure/count_time/p_t_4_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_4_16_LDC (measure/count_time/p_t_4_16_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_4_161 (measure/count_time/p_t_4_16)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_764_o1 (measure/count_time/d_fin_d_type[3]_AND_764_o)
     LDC:CLR                   0.459          measure/count_time/p_t_4_16_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_761_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_4_17_LDC (LATCH)
  Destination:       measure/count_time/p_t_4_17_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_761_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_761_o falling

  Data Path: measure/count_time/p_t_4_17_LDC to measure/count_time/p_t_4_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_4_17_LDC (measure/count_time/p_t_4_17_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_4_171 (measure/count_time/p_t_4_17)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_762_o1 (measure/count_time/d_fin_d_type[3]_AND_762_o)
     LDC:CLR                   0.459          measure/count_time/p_t_4_17_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_765_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_4_15_LDC (LATCH)
  Destination:       measure/count_time/p_t_4_15_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_765_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_765_o falling

  Data Path: measure/count_time/p_t_4_15_LDC to measure/count_time/p_t_4_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_4_15_LDC (measure/count_time/p_t_4_15_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_4_151 (measure/count_time/p_t_4_15)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_766_o1 (measure/count_time/d_fin_d_type[3]_AND_766_o)
     LDC:CLR                   0.459          measure/count_time/p_t_4_15_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_759_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_4_18_LDC (LATCH)
  Destination:       measure/count_time/p_t_4_18_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_759_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_759_o falling

  Data Path: measure/count_time/p_t_4_18_LDC to measure/count_time/p_t_4_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_4_18_LDC (measure/count_time/p_t_4_18_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_4_181 (measure/count_time/p_t_4_18)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_760_o1 (measure/count_time/d_fin_d_type[3]_AND_760_o)
     LDC:CLR                   0.459          measure/count_time/p_t_4_18_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_757_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_4_19_LDC (LATCH)
  Destination:       measure/count_time/p_t_4_19_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_757_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_757_o falling

  Data Path: measure/count_time/p_t_4_19_LDC to measure/count_time/p_t_4_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_4_19_LDC (measure/count_time/p_t_4_19_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_4_191 (measure/count_time/p_t_4_19)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_758_o1 (measure/count_time/d_fin_d_type[3]_AND_758_o)
     LDC:CLR                   0.459          measure/count_time/p_t_4_19_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_753_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_4_21_LDC (LATCH)
  Destination:       measure/count_time/p_t_4_21_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_753_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_753_o falling

  Data Path: measure/count_time/p_t_4_21_LDC to measure/count_time/p_t_4_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_4_21_LDC (measure/count_time/p_t_4_21_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_4_211 (measure/count_time/p_t_4_21)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_754_o1 (measure/count_time/d_fin_d_type[3]_AND_754_o)
     LDC:CLR                   0.459          measure/count_time/p_t_4_21_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_751_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_4_22_LDC (LATCH)
  Destination:       measure/count_time/p_t_4_22_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_751_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_751_o falling

  Data Path: measure/count_time/p_t_4_22_LDC to measure/count_time/p_t_4_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_4_22_LDC (measure/count_time/p_t_4_22_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_4_221 (measure/count_time/p_t_4_22)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_752_o1 (measure/count_time/d_fin_d_type[3]_AND_752_o)
     LDC:CLR                   0.459          measure/count_time/p_t_4_22_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_755_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_4_20_LDC (LATCH)
  Destination:       measure/count_time/p_t_4_20_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_755_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_755_o falling

  Data Path: measure/count_time/p_t_4_20_LDC to measure/count_time/p_t_4_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_4_20_LDC (measure/count_time/p_t_4_20_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_4_201 (measure/count_time/p_t_4_20)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_756_o1 (measure/count_time/d_fin_d_type[3]_AND_756_o)
     LDC:CLR                   0.459          measure/count_time/p_t_4_20_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_749_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_4_23_LDC (LATCH)
  Destination:       measure/count_time/p_t_4_23_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_749_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_749_o falling

  Data Path: measure/count_time/p_t_4_23_LDC to measure/count_time/p_t_4_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_4_23_LDC (measure/count_time/p_t_4_23_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_4_231 (measure/count_time/p_t_4_23)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_750_o1 (measure/count_time/d_fin_d_type[3]_AND_750_o)
     LDC:CLR                   0.459          measure/count_time/p_t_4_23_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_747_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_4_24_LDC (LATCH)
  Destination:       measure/count_time/p_t_4_24_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_747_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_747_o falling

  Data Path: measure/count_time/p_t_4_24_LDC to measure/count_time/p_t_4_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_4_24_LDC (measure/count_time/p_t_4_24_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_4_241 (measure/count_time/p_t_4_24)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_748_o1 (measure/count_time/d_fin_d_type[3]_AND_748_o)
     LDC:CLR                   0.459          measure/count_time/p_t_4_24_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_743_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_4_26_LDC (LATCH)
  Destination:       measure/count_time/p_t_4_26_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_743_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_743_o falling

  Data Path: measure/count_time/p_t_4_26_LDC to measure/count_time/p_t_4_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_4_26_LDC (measure/count_time/p_t_4_26_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_4_261 (measure/count_time/p_t_4_26)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_744_o1 (measure/count_time/d_fin_d_type[3]_AND_744_o)
     LDC:CLR                   0.459          measure/count_time/p_t_4_26_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_741_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_4_27_LDC (LATCH)
  Destination:       measure/count_time/p_t_4_27_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_741_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_741_o falling

  Data Path: measure/count_time/p_t_4_27_LDC to measure/count_time/p_t_4_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_4_27_LDC (measure/count_time/p_t_4_27_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_4_271 (measure/count_time/p_t_4_27)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_742_o1 (measure/count_time/d_fin_d_type[3]_AND_742_o)
     LDC:CLR                   0.459          measure/count_time/p_t_4_27_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_745_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_4_25_LDC (LATCH)
  Destination:       measure/count_time/p_t_4_25_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_745_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_745_o falling

  Data Path: measure/count_time/p_t_4_25_LDC to measure/count_time/p_t_4_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_4_25_LDC (measure/count_time/p_t_4_25_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_4_251 (measure/count_time/p_t_4_25)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_746_o1 (measure/count_time/d_fin_d_type[3]_AND_746_o)
     LDC:CLR                   0.459          measure/count_time/p_t_4_25_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_739_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_4_28_LDC (LATCH)
  Destination:       measure/count_time/p_t_4_28_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_739_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_739_o falling

  Data Path: measure/count_time/p_t_4_28_LDC to measure/count_time/p_t_4_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_4_28_LDC (measure/count_time/p_t_4_28_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_4_281 (measure/count_time/p_t_4_28)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_740_o1 (measure/count_time/d_fin_d_type[3]_AND_740_o)
     LDC:CLR                   0.459          measure/count_time/p_t_4_28_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_737_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_4_29_LDC (LATCH)
  Destination:       measure/count_time/p_t_4_29_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_737_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_737_o falling

  Data Path: measure/count_time/p_t_4_29_LDC to measure/count_time/p_t_4_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_4_29_LDC (measure/count_time/p_t_4_29_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_4_291 (measure/count_time/p_t_4_29)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_738_o1 (measure/count_time/d_fin_d_type[3]_AND_738_o)
     LDC:CLR                   0.459          measure/count_time/p_t_4_29_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_733_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_4_31_LDC (LATCH)
  Destination:       measure/count_time/p_t_4_31_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_733_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_733_o falling

  Data Path: measure/count_time/p_t_4_31_LDC to measure/count_time/p_t_4_31_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_4_31_LDC (measure/count_time/p_t_4_31_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_4_311 (measure/count_time/p_t_4_31)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_734_o1 (measure/count_time/d_fin_d_type[3]_AND_734_o)
     LDC:CLR                   0.459          measure/count_time/p_t_4_31_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_735_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_4_30_LDC (LATCH)
  Destination:       measure/count_time/p_t_4_30_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_735_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_735_o falling

  Data Path: measure/count_time/p_t_4_30_LDC to measure/count_time/p_t_4_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_4_30_LDC (measure/count_time/p_t_4_30_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_4_301 (measure/count_time/p_t_4_30)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_736_o1 (measure/count_time/d_fin_d_type[3]_AND_736_o)
     LDC:CLR                   0.459          measure/count_time/p_t_4_30_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_729_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_3_1_LDC (LATCH)
  Destination:       measure/count_time/p_t_3_1_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_729_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_729_o falling

  Data Path: measure/count_time/p_t_3_1_LDC to measure/count_time/p_t_3_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_3_1_LDC (measure/count_time/p_t_3_1_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_3_110 (measure/count_time/p_t_3_1)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_730_o1 (measure/count_time/d_fin_d_type[3]_AND_730_o)
     LDC:CLR                   0.459          measure/count_time/p_t_3_1_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_727_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_3_2_LDC (LATCH)
  Destination:       measure/count_time/p_t_3_2_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_727_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_727_o falling

  Data Path: measure/count_time/p_t_3_2_LDC to measure/count_time/p_t_3_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_3_2_LDC (measure/count_time/p_t_3_2_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_3_210 (measure/count_time/p_t_3_2)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_728_o1 (measure/count_time/d_fin_d_type[3]_AND_728_o)
     LDC:CLR                   0.459          measure/count_time/p_t_3_2_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_723_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_3_4_LDC (LATCH)
  Destination:       measure/count_time/p_t_3_4_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_723_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_723_o falling

  Data Path: measure/count_time/p_t_3_4_LDC to measure/count_time/p_t_3_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_3_4_LDC (measure/count_time/p_t_3_4_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_3_41 (measure/count_time/p_t_3_4)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_724_o1 (measure/count_time/d_fin_d_type[3]_AND_724_o)
     LDC:CLR                   0.459          measure/count_time/p_t_3_4_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_721_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_3_5_LDC (LATCH)
  Destination:       measure/count_time/p_t_3_5_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_721_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_721_o falling

  Data Path: measure/count_time/p_t_3_5_LDC to measure/count_time/p_t_3_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_3_5_LDC (measure/count_time/p_t_3_5_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_3_51 (measure/count_time/p_t_3_5)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_722_o1 (measure/count_time/d_fin_d_type[3]_AND_722_o)
     LDC:CLR                   0.459          measure/count_time/p_t_3_5_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_725_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_3_3_LDC (LATCH)
  Destination:       measure/count_time/p_t_3_3_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_725_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_725_o falling

  Data Path: measure/count_time/p_t_3_3_LDC to measure/count_time/p_t_3_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_3_3_LDC (measure/count_time/p_t_3_3_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_3_32 (measure/count_time/p_t_3_3)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_726_o1 (measure/count_time/d_fin_d_type[3]_AND_726_o)
     LDC:CLR                   0.459          measure/count_time/p_t_3_3_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_719_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_3_6_LDC (LATCH)
  Destination:       measure/count_time/p_t_3_6_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_719_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_719_o falling

  Data Path: measure/count_time/p_t_3_6_LDC to measure/count_time/p_t_3_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_3_6_LDC (measure/count_time/p_t_3_6_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_3_61 (measure/count_time/p_t_3_6)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_720_o1 (measure/count_time/d_fin_d_type[3]_AND_720_o)
     LDC:CLR                   0.459          measure/count_time/p_t_3_6_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_717_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_3_7_LDC (LATCH)
  Destination:       measure/count_time/p_t_3_7_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_717_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_717_o falling

  Data Path: measure/count_time/p_t_3_7_LDC to measure/count_time/p_t_3_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_3_7_LDC (measure/count_time/p_t_3_7_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_3_71 (measure/count_time/p_t_3_7)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_718_o1 (measure/count_time/d_fin_d_type[3]_AND_718_o)
     LDC:CLR                   0.459          measure/count_time/p_t_3_7_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_713_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_3_9_LDC (LATCH)
  Destination:       measure/count_time/p_t_3_9_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_713_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_713_o falling

  Data Path: measure/count_time/p_t_3_9_LDC to measure/count_time/p_t_3_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_3_9_LDC (measure/count_time/p_t_3_9_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_3_91 (measure/count_time/p_t_3_9)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_714_o1 (measure/count_time/d_fin_d_type[3]_AND_714_o)
     LDC:CLR                   0.459          measure/count_time/p_t_3_9_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_711_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_3_10_LDC (LATCH)
  Destination:       measure/count_time/p_t_3_10_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_711_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_711_o falling

  Data Path: measure/count_time/p_t_3_10_LDC to measure/count_time/p_t_3_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_3_10_LDC (measure/count_time/p_t_3_10_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_3_101 (measure/count_time/p_t_3_10)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_712_o1 (measure/count_time/d_fin_d_type[3]_AND_712_o)
     LDC:CLR                   0.459          measure/count_time/p_t_3_10_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_715_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_3_8_LDC (LATCH)
  Destination:       measure/count_time/p_t_3_8_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_715_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_715_o falling

  Data Path: measure/count_time/p_t_3_8_LDC to measure/count_time/p_t_3_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_3_8_LDC (measure/count_time/p_t_3_8_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_3_81 (measure/count_time/p_t_3_8)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_716_o1 (measure/count_time/d_fin_d_type[3]_AND_716_o)
     LDC:CLR                   0.459          measure/count_time/p_t_3_8_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_709_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_3_11_LDC (LATCH)
  Destination:       measure/count_time/p_t_3_11_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_709_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_709_o falling

  Data Path: measure/count_time/p_t_3_11_LDC to measure/count_time/p_t_3_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_3_11_LDC (measure/count_time/p_t_3_11_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_3_111 (measure/count_time/p_t_3_11)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_710_o1 (measure/count_time/d_fin_d_type[3]_AND_710_o)
     LDC:CLR                   0.459          measure/count_time/p_t_3_11_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_707_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_3_12_LDC (LATCH)
  Destination:       measure/count_time/p_t_3_12_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_707_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_707_o falling

  Data Path: measure/count_time/p_t_3_12_LDC to measure/count_time/p_t_3_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_3_12_LDC (measure/count_time/p_t_3_12_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_3_121 (measure/count_time/p_t_3_12)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_708_o1 (measure/count_time/d_fin_d_type[3]_AND_708_o)
     LDC:CLR                   0.459          measure/count_time/p_t_3_12_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_703_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_3_14_LDC (LATCH)
  Destination:       measure/count_time/p_t_3_14_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_703_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_703_o falling

  Data Path: measure/count_time/p_t_3_14_LDC to measure/count_time/p_t_3_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_3_14_LDC (measure/count_time/p_t_3_14_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_3_141 (measure/count_time/p_t_3_14)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_704_o1 (measure/count_time/d_fin_d_type[3]_AND_704_o)
     LDC:CLR                   0.459          measure/count_time/p_t_3_14_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_701_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_3_15_LDC (LATCH)
  Destination:       measure/count_time/p_t_3_15_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_701_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_701_o falling

  Data Path: measure/count_time/p_t_3_15_LDC to measure/count_time/p_t_3_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_3_15_LDC (measure/count_time/p_t_3_15_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_3_151 (measure/count_time/p_t_3_15)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_702_o1 (measure/count_time/d_fin_d_type[3]_AND_702_o)
     LDC:CLR                   0.459          measure/count_time/p_t_3_15_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_705_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_3_13_LDC (LATCH)
  Destination:       measure/count_time/p_t_3_13_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_705_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_705_o falling

  Data Path: measure/count_time/p_t_3_13_LDC to measure/count_time/p_t_3_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_3_13_LDC (measure/count_time/p_t_3_13_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_3_131 (measure/count_time/p_t_3_13)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_706_o1 (measure/count_time/d_fin_d_type[3]_AND_706_o)
     LDC:CLR                   0.459          measure/count_time/p_t_3_13_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_697_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_3_17_LDC (LATCH)
  Destination:       measure/count_time/p_t_3_17_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_697_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_697_o falling

  Data Path: measure/count_time/p_t_3_17_LDC to measure/count_time/p_t_3_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_3_17_LDC (measure/count_time/p_t_3_17_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_3_171 (measure/count_time/p_t_3_17)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_698_o1 (measure/count_time/d_fin_d_type[3]_AND_698_o)
     LDC:CLR                   0.459          measure/count_time/p_t_3_17_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_695_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_3_18_LDC (LATCH)
  Destination:       measure/count_time/p_t_3_18_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_695_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_695_o falling

  Data Path: measure/count_time/p_t_3_18_LDC to measure/count_time/p_t_3_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_3_18_LDC (measure/count_time/p_t_3_18_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_3_181 (measure/count_time/p_t_3_18)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_696_o1 (measure/count_time/d_fin_d_type[3]_AND_696_o)
     LDC:CLR                   0.459          measure/count_time/p_t_3_18_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_699_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_3_16_LDC (LATCH)
  Destination:       measure/count_time/p_t_3_16_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_699_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_699_o falling

  Data Path: measure/count_time/p_t_3_16_LDC to measure/count_time/p_t_3_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_3_16_LDC (measure/count_time/p_t_3_16_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_3_161 (measure/count_time/p_t_3_16)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_700_o1 (measure/count_time/d_fin_d_type[3]_AND_700_o)
     LDC:CLR                   0.459          measure/count_time/p_t_3_16_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_691_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_3_20_LDC (LATCH)
  Destination:       measure/count_time/p_t_3_20_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_691_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_691_o falling

  Data Path: measure/count_time/p_t_3_20_LDC to measure/count_time/p_t_3_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_3_20_LDC (measure/count_time/p_t_3_20_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_3_201 (measure/count_time/p_t_3_20)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_692_o1 (measure/count_time/d_fin_d_type[3]_AND_692_o)
     LDC:CLR                   0.459          measure/count_time/p_t_3_20_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_689_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_3_21_LDC (LATCH)
  Destination:       measure/count_time/p_t_3_21_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_689_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_689_o falling

  Data Path: measure/count_time/p_t_3_21_LDC to measure/count_time/p_t_3_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_3_21_LDC (measure/count_time/p_t_3_21_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_3_211 (measure/count_time/p_t_3_21)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_690_o1 (measure/count_time/d_fin_d_type[3]_AND_690_o)
     LDC:CLR                   0.459          measure/count_time/p_t_3_21_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_693_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_3_19_LDC (LATCH)
  Destination:       measure/count_time/p_t_3_19_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_693_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_693_o falling

  Data Path: measure/count_time/p_t_3_19_LDC to measure/count_time/p_t_3_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_3_19_LDC (measure/count_time/p_t_3_19_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_3_191 (measure/count_time/p_t_3_19)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_694_o1 (measure/count_time/d_fin_d_type[3]_AND_694_o)
     LDC:CLR                   0.459          measure/count_time/p_t_3_19_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_687_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_3_22_LDC (LATCH)
  Destination:       measure/count_time/p_t_3_22_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_687_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_687_o falling

  Data Path: measure/count_time/p_t_3_22_LDC to measure/count_time/p_t_3_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_3_22_LDC (measure/count_time/p_t_3_22_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_3_221 (measure/count_time/p_t_3_22)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_688_o1 (measure/count_time/d_fin_d_type[3]_AND_688_o)
     LDC:CLR                   0.459          measure/count_time/p_t_3_22_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_685_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_3_23_LDC (LATCH)
  Destination:       measure/count_time/p_t_3_23_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_685_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_685_o falling

  Data Path: measure/count_time/p_t_3_23_LDC to measure/count_time/p_t_3_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_3_23_LDC (measure/count_time/p_t_3_23_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_3_231 (measure/count_time/p_t_3_23)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_686_o1 (measure/count_time/d_fin_d_type[3]_AND_686_o)
     LDC:CLR                   0.459          measure/count_time/p_t_3_23_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_681_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_3_25_LDC (LATCH)
  Destination:       measure/count_time/p_t_3_25_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_681_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_681_o falling

  Data Path: measure/count_time/p_t_3_25_LDC to measure/count_time/p_t_3_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_3_25_LDC (measure/count_time/p_t_3_25_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_3_251 (measure/count_time/p_t_3_25)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_682_o1 (measure/count_time/d_fin_d_type[3]_AND_682_o)
     LDC:CLR                   0.459          measure/count_time/p_t_3_25_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_679_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_3_26_LDC (LATCH)
  Destination:       measure/count_time/p_t_3_26_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_679_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_679_o falling

  Data Path: measure/count_time/p_t_3_26_LDC to measure/count_time/p_t_3_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_3_26_LDC (measure/count_time/p_t_3_26_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_3_261 (measure/count_time/p_t_3_26)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_680_o1 (measure/count_time/d_fin_d_type[3]_AND_680_o)
     LDC:CLR                   0.459          measure/count_time/p_t_3_26_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_683_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_3_24_LDC (LATCH)
  Destination:       measure/count_time/p_t_3_24_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_683_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_683_o falling

  Data Path: measure/count_time/p_t_3_24_LDC to measure/count_time/p_t_3_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_3_24_LDC (measure/count_time/p_t_3_24_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_3_241 (measure/count_time/p_t_3_24)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_684_o1 (measure/count_time/d_fin_d_type[3]_AND_684_o)
     LDC:CLR                   0.459          measure/count_time/p_t_3_24_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_677_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_3_27_LDC (LATCH)
  Destination:       measure/count_time/p_t_3_27_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_677_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_677_o falling

  Data Path: measure/count_time/p_t_3_27_LDC to measure/count_time/p_t_3_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_3_27_LDC (measure/count_time/p_t_3_27_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_3_271 (measure/count_time/p_t_3_27)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_678_o1 (measure/count_time/d_fin_d_type[3]_AND_678_o)
     LDC:CLR                   0.459          measure/count_time/p_t_3_27_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_675_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_3_28_LDC (LATCH)
  Destination:       measure/count_time/p_t_3_28_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_675_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_675_o falling

  Data Path: measure/count_time/p_t_3_28_LDC to measure/count_time/p_t_3_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_3_28_LDC (measure/count_time/p_t_3_28_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_3_281 (measure/count_time/p_t_3_28)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_676_o1 (measure/count_time/d_fin_d_type[3]_AND_676_o)
     LDC:CLR                   0.459          measure/count_time/p_t_3_28_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_671_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_3_30_LDC (LATCH)
  Destination:       measure/count_time/p_t_3_30_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_671_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_671_o falling

  Data Path: measure/count_time/p_t_3_30_LDC to measure/count_time/p_t_3_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_3_30_LDC (measure/count_time/p_t_3_30_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_3_301 (measure/count_time/p_t_3_30)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_672_o1 (measure/count_time/d_fin_d_type[3]_AND_672_o)
     LDC:CLR                   0.459          measure/count_time/p_t_3_30_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_669_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_3_31_LDC (LATCH)
  Destination:       measure/count_time/p_t_3_31_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_669_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_669_o falling

  Data Path: measure/count_time/p_t_3_31_LDC to measure/count_time/p_t_3_31_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_3_31_LDC (measure/count_time/p_t_3_31_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_3_311 (measure/count_time/p_t_3_31)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_670_o1 (measure/count_time/d_fin_d_type[3]_AND_670_o)
     LDC:CLR                   0.459          measure/count_time/p_t_3_31_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_673_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_3_29_LDC (LATCH)
  Destination:       measure/count_time/p_t_3_29_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_673_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_673_o falling

  Data Path: measure/count_time/p_t_3_29_LDC to measure/count_time/p_t_3_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_3_29_LDC (measure/count_time/p_t_3_29_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_3_291 (measure/count_time/p_t_3_29)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_674_o1 (measure/count_time/d_fin_d_type[3]_AND_674_o)
     LDC:CLR                   0.459          measure/count_time/p_t_3_29_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_665_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_2_1_LDC (LATCH)
  Destination:       measure/count_time/p_t_2_1_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_665_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_665_o falling

  Data Path: measure/count_time/p_t_2_1_LDC to measure/count_time/p_t_2_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_2_1_LDC (measure/count_time/p_t_2_1_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_2_110 (measure/count_time/p_t_2_1)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_666_o1 (measure/count_time/d_fin_d_type[3]_AND_666_o)
     LDC:CLR                   0.459          measure/count_time/p_t_2_1_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_661_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_2_3_LDC (LATCH)
  Destination:       measure/count_time/p_t_2_3_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_661_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_661_o falling

  Data Path: measure/count_time/p_t_2_3_LDC to measure/count_time/p_t_2_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_2_3_LDC (measure/count_time/p_t_2_3_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_2_32 (measure/count_time/p_t_2_3)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_662_o1 (measure/count_time/d_fin_d_type[3]_AND_662_o)
     LDC:CLR                   0.459          measure/count_time/p_t_2_3_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_659_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_2_4_LDC (LATCH)
  Destination:       measure/count_time/p_t_2_4_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_659_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_659_o falling

  Data Path: measure/count_time/p_t_2_4_LDC to measure/count_time/p_t_2_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_2_4_LDC (measure/count_time/p_t_2_4_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_2_41 (measure/count_time/p_t_2_4)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_660_o1 (measure/count_time/d_fin_d_type[3]_AND_660_o)
     LDC:CLR                   0.459          measure/count_time/p_t_2_4_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_663_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_2_2_LDC (LATCH)
  Destination:       measure/count_time/p_t_2_2_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_663_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_663_o falling

  Data Path: measure/count_time/p_t_2_2_LDC to measure/count_time/p_t_2_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_2_2_LDC (measure/count_time/p_t_2_2_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_2_210 (measure/count_time/p_t_2_2)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_664_o1 (measure/count_time/d_fin_d_type[3]_AND_664_o)
     LDC:CLR                   0.459          measure/count_time/p_t_2_2_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_657_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_2_5_LDC (LATCH)
  Destination:       measure/count_time/p_t_2_5_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_657_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_657_o falling

  Data Path: measure/count_time/p_t_2_5_LDC to measure/count_time/p_t_2_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_2_5_LDC (measure/count_time/p_t_2_5_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_2_51 (measure/count_time/p_t_2_5)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_658_o1 (measure/count_time/d_fin_d_type[3]_AND_658_o)
     LDC:CLR                   0.459          measure/count_time/p_t_2_5_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_655_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_2_6_LDC (LATCH)
  Destination:       measure/count_time/p_t_2_6_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_655_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_655_o falling

  Data Path: measure/count_time/p_t_2_6_LDC to measure/count_time/p_t_2_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_2_6_LDC (measure/count_time/p_t_2_6_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_2_61 (measure/count_time/p_t_2_6)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_656_o1 (measure/count_time/d_fin_d_type[3]_AND_656_o)
     LDC:CLR                   0.459          measure/count_time/p_t_2_6_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_651_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_2_8_LDC (LATCH)
  Destination:       measure/count_time/p_t_2_8_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_651_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_651_o falling

  Data Path: measure/count_time/p_t_2_8_LDC to measure/count_time/p_t_2_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_2_8_LDC (measure/count_time/p_t_2_8_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_2_81 (measure/count_time/p_t_2_8)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_652_o1 (measure/count_time/d_fin_d_type[3]_AND_652_o)
     LDC:CLR                   0.459          measure/count_time/p_t_2_8_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_649_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_2_9_LDC (LATCH)
  Destination:       measure/count_time/p_t_2_9_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_649_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_649_o falling

  Data Path: measure/count_time/p_t_2_9_LDC to measure/count_time/p_t_2_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_2_9_LDC (measure/count_time/p_t_2_9_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_2_91 (measure/count_time/p_t_2_9)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_650_o1 (measure/count_time/d_fin_d_type[3]_AND_650_o)
     LDC:CLR                   0.459          measure/count_time/p_t_2_9_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_653_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_2_7_LDC (LATCH)
  Destination:       measure/count_time/p_t_2_7_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_653_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_653_o falling

  Data Path: measure/count_time/p_t_2_7_LDC to measure/count_time/p_t_2_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_2_7_LDC (measure/count_time/p_t_2_7_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_2_71 (measure/count_time/p_t_2_7)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_654_o1 (measure/count_time/d_fin_d_type[3]_AND_654_o)
     LDC:CLR                   0.459          measure/count_time/p_t_2_7_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_647_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_2_10_LDC (LATCH)
  Destination:       measure/count_time/p_t_2_10_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_647_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_647_o falling

  Data Path: measure/count_time/p_t_2_10_LDC to measure/count_time/p_t_2_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_2_10_LDC (measure/count_time/p_t_2_10_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_2_101 (measure/count_time/p_t_2_10)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_648_o1 (measure/count_time/d_fin_d_type[3]_AND_648_o)
     LDC:CLR                   0.459          measure/count_time/p_t_2_10_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_645_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_2_11_LDC (LATCH)
  Destination:       measure/count_time/p_t_2_11_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_645_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_645_o falling

  Data Path: measure/count_time/p_t_2_11_LDC to measure/count_time/p_t_2_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_2_11_LDC (measure/count_time/p_t_2_11_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_2_111 (measure/count_time/p_t_2_11)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_646_o1 (measure/count_time/d_fin_d_type[3]_AND_646_o)
     LDC:CLR                   0.459          measure/count_time/p_t_2_11_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_641_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_2_13_LDC (LATCH)
  Destination:       measure/count_time/p_t_2_13_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_641_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_641_o falling

  Data Path: measure/count_time/p_t_2_13_LDC to measure/count_time/p_t_2_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_2_13_LDC (measure/count_time/p_t_2_13_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_2_131 (measure/count_time/p_t_2_13)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_642_o1 (measure/count_time/d_fin_d_type[3]_AND_642_o)
     LDC:CLR                   0.459          measure/count_time/p_t_2_13_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_639_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_2_14_LDC (LATCH)
  Destination:       measure/count_time/p_t_2_14_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_639_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_639_o falling

  Data Path: measure/count_time/p_t_2_14_LDC to measure/count_time/p_t_2_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_2_14_LDC (measure/count_time/p_t_2_14_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_2_141 (measure/count_time/p_t_2_14)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_640_o1 (measure/count_time/d_fin_d_type[3]_AND_640_o)
     LDC:CLR                   0.459          measure/count_time/p_t_2_14_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_643_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_2_12_LDC (LATCH)
  Destination:       measure/count_time/p_t_2_12_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_643_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_643_o falling

  Data Path: measure/count_time/p_t_2_12_LDC to measure/count_time/p_t_2_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_2_12_LDC (measure/count_time/p_t_2_12_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_2_121 (measure/count_time/p_t_2_12)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_644_o1 (measure/count_time/d_fin_d_type[3]_AND_644_o)
     LDC:CLR                   0.459          measure/count_time/p_t_2_12_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_637_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_2_15_LDC (LATCH)
  Destination:       measure/count_time/p_t_2_15_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_637_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_637_o falling

  Data Path: measure/count_time/p_t_2_15_LDC to measure/count_time/p_t_2_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_2_15_LDC (measure/count_time/p_t_2_15_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_2_151 (measure/count_time/p_t_2_15)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_638_o1 (measure/count_time/d_fin_d_type[3]_AND_638_o)
     LDC:CLR                   0.459          measure/count_time/p_t_2_15_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_635_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_2_16_LDC (LATCH)
  Destination:       measure/count_time/p_t_2_16_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_635_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_635_o falling

  Data Path: measure/count_time/p_t_2_16_LDC to measure/count_time/p_t_2_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_2_16_LDC (measure/count_time/p_t_2_16_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_2_161 (measure/count_time/p_t_2_16)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_636_o1 (measure/count_time/d_fin_d_type[3]_AND_636_o)
     LDC:CLR                   0.459          measure/count_time/p_t_2_16_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_631_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_2_18_LDC (LATCH)
  Destination:       measure/count_time/p_t_2_18_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_631_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_631_o falling

  Data Path: measure/count_time/p_t_2_18_LDC to measure/count_time/p_t_2_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_2_18_LDC (measure/count_time/p_t_2_18_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_2_181 (measure/count_time/p_t_2_18)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_632_o1 (measure/count_time/d_fin_d_type[3]_AND_632_o)
     LDC:CLR                   0.459          measure/count_time/p_t_2_18_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_629_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_2_19_LDC (LATCH)
  Destination:       measure/count_time/p_t_2_19_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_629_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_629_o falling

  Data Path: measure/count_time/p_t_2_19_LDC to measure/count_time/p_t_2_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_2_19_LDC (measure/count_time/p_t_2_19_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_2_191 (measure/count_time/p_t_2_19)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_630_o1 (measure/count_time/d_fin_d_type[3]_AND_630_o)
     LDC:CLR                   0.459          measure/count_time/p_t_2_19_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_633_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_2_17_LDC (LATCH)
  Destination:       measure/count_time/p_t_2_17_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_633_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_633_o falling

  Data Path: measure/count_time/p_t_2_17_LDC to measure/count_time/p_t_2_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_2_17_LDC (measure/count_time/p_t_2_17_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_2_171 (measure/count_time/p_t_2_17)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_634_o1 (measure/count_time/d_fin_d_type[3]_AND_634_o)
     LDC:CLR                   0.459          measure/count_time/p_t_2_17_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_627_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_2_20_LDC (LATCH)
  Destination:       measure/count_time/p_t_2_20_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_627_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_627_o falling

  Data Path: measure/count_time/p_t_2_20_LDC to measure/count_time/p_t_2_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_2_20_LDC (measure/count_time/p_t_2_20_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_2_201 (measure/count_time/p_t_2_20)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_628_o1 (measure/count_time/d_fin_d_type[3]_AND_628_o)
     LDC:CLR                   0.459          measure/count_time/p_t_2_20_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_625_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_2_21_LDC (LATCH)
  Destination:       measure/count_time/p_t_2_21_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_625_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_625_o falling

  Data Path: measure/count_time/p_t_2_21_LDC to measure/count_time/p_t_2_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_2_21_LDC (measure/count_time/p_t_2_21_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_2_211 (measure/count_time/p_t_2_21)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_626_o1 (measure/count_time/d_fin_d_type[3]_AND_626_o)
     LDC:CLR                   0.459          measure/count_time/p_t_2_21_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_621_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_2_23_LDC (LATCH)
  Destination:       measure/count_time/p_t_2_23_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_621_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_621_o falling

  Data Path: measure/count_time/p_t_2_23_LDC to measure/count_time/p_t_2_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_2_23_LDC (measure/count_time/p_t_2_23_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_2_231 (measure/count_time/p_t_2_23)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_622_o1 (measure/count_time/d_fin_d_type[3]_AND_622_o)
     LDC:CLR                   0.459          measure/count_time/p_t_2_23_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_619_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_2_24_LDC (LATCH)
  Destination:       measure/count_time/p_t_2_24_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_619_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_619_o falling

  Data Path: measure/count_time/p_t_2_24_LDC to measure/count_time/p_t_2_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_2_24_LDC (measure/count_time/p_t_2_24_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_2_241 (measure/count_time/p_t_2_24)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_620_o1 (measure/count_time/d_fin_d_type[3]_AND_620_o)
     LDC:CLR                   0.459          measure/count_time/p_t_2_24_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_623_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_2_22_LDC (LATCH)
  Destination:       measure/count_time/p_t_2_22_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_623_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_623_o falling

  Data Path: measure/count_time/p_t_2_22_LDC to measure/count_time/p_t_2_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_2_22_LDC (measure/count_time/p_t_2_22_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_2_221 (measure/count_time/p_t_2_22)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_624_o1 (measure/count_time/d_fin_d_type[3]_AND_624_o)
     LDC:CLR                   0.459          measure/count_time/p_t_2_22_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_615_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_2_26_LDC (LATCH)
  Destination:       measure/count_time/p_t_2_26_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_615_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_615_o falling

  Data Path: measure/count_time/p_t_2_26_LDC to measure/count_time/p_t_2_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_2_26_LDC (measure/count_time/p_t_2_26_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_2_261 (measure/count_time/p_t_2_26)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_616_o1 (measure/count_time/d_fin_d_type[3]_AND_616_o)
     LDC:CLR                   0.459          measure/count_time/p_t_2_26_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_613_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_2_27_LDC (LATCH)
  Destination:       measure/count_time/p_t_2_27_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_613_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_613_o falling

  Data Path: measure/count_time/p_t_2_27_LDC to measure/count_time/p_t_2_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_2_27_LDC (measure/count_time/p_t_2_27_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_2_271 (measure/count_time/p_t_2_27)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_614_o1 (measure/count_time/d_fin_d_type[3]_AND_614_o)
     LDC:CLR                   0.459          measure/count_time/p_t_2_27_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_617_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_2_25_LDC (LATCH)
  Destination:       measure/count_time/p_t_2_25_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_617_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_617_o falling

  Data Path: measure/count_time/p_t_2_25_LDC to measure/count_time/p_t_2_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_2_25_LDC (measure/count_time/p_t_2_25_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_2_251 (measure/count_time/p_t_2_25)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_618_o1 (measure/count_time/d_fin_d_type[3]_AND_618_o)
     LDC:CLR                   0.459          measure/count_time/p_t_2_25_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_609_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_2_29_LDC (LATCH)
  Destination:       measure/count_time/p_t_2_29_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_609_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_609_o falling

  Data Path: measure/count_time/p_t_2_29_LDC to measure/count_time/p_t_2_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_2_29_LDC (measure/count_time/p_t_2_29_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_2_291 (measure/count_time/p_t_2_29)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_610_o1 (measure/count_time/d_fin_d_type[3]_AND_610_o)
     LDC:CLR                   0.459          measure/count_time/p_t_2_29_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_607_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_2_30_LDC (LATCH)
  Destination:       measure/count_time/p_t_2_30_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_607_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_607_o falling

  Data Path: measure/count_time/p_t_2_30_LDC to measure/count_time/p_t_2_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_2_30_LDC (measure/count_time/p_t_2_30_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_2_301 (measure/count_time/p_t_2_30)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_608_o1 (measure/count_time/d_fin_d_type[3]_AND_608_o)
     LDC:CLR                   0.459          measure/count_time/p_t_2_30_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_611_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_2_28_LDC (LATCH)
  Destination:       measure/count_time/p_t_2_28_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_611_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_611_o falling

  Data Path: measure/count_time/p_t_2_28_LDC to measure/count_time/p_t_2_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_2_28_LDC (measure/count_time/p_t_2_28_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_2_281 (measure/count_time/p_t_2_28)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_612_o1 (measure/count_time/d_fin_d_type[3]_AND_612_o)
     LDC:CLR                   0.459          measure/count_time/p_t_2_28_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_605_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_2_31_LDC (LATCH)
  Destination:       measure/count_time/p_t_2_31_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_605_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_605_o falling

  Data Path: measure/count_time/p_t_2_31_LDC to measure/count_time/p_t_2_31_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_2_31_LDC (measure/count_time/p_t_2_31_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_2_311 (measure/count_time/p_t_2_31)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_606_o1 (measure/count_time/d_fin_d_type[3]_AND_606_o)
     LDC:CLR                   0.459          measure/count_time/p_t_2_31_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_599_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_1_2_LDC (LATCH)
  Destination:       measure/count_time/p_t_1_2_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_599_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_599_o falling

  Data Path: measure/count_time/p_t_1_2_LDC to measure/count_time/p_t_1_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_1_2_LDC (measure/count_time/p_t_1_2_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_1_210 (measure/count_time/p_t_1_2)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_600_o1 (measure/count_time/d_fin_d_type[3]_AND_600_o)
     LDC:CLR                   0.459          measure/count_time/p_t_1_2_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_597_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_1_3_LDC (LATCH)
  Destination:       measure/count_time/p_t_1_3_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_597_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_597_o falling

  Data Path: measure/count_time/p_t_1_3_LDC to measure/count_time/p_t_1_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_1_3_LDC (measure/count_time/p_t_1_3_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_1_32 (measure/count_time/p_t_1_3)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_598_o1 (measure/count_time/d_fin_d_type[3]_AND_598_o)
     LDC:CLR                   0.459          measure/count_time/p_t_1_3_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_601_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_1_1_LDC (LATCH)
  Destination:       measure/count_time/p_t_1_1_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_601_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_601_o falling

  Data Path: measure/count_time/p_t_1_1_LDC to measure/count_time/p_t_1_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_1_1_LDC (measure/count_time/p_t_1_1_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_1_110 (measure/count_time/p_t_1_1)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_602_o1 (measure/count_time/d_fin_d_type[3]_AND_602_o)
     LDC:CLR                   0.459          measure/count_time/p_t_1_1_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_595_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_1_4_LDC (LATCH)
  Destination:       measure/count_time/p_t_1_4_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_595_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_595_o falling

  Data Path: measure/count_time/p_t_1_4_LDC to measure/count_time/p_t_1_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_1_4_LDC (measure/count_time/p_t_1_4_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_1_41 (measure/count_time/p_t_1_4)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_596_o1 (measure/count_time/d_fin_d_type[3]_AND_596_o)
     LDC:CLR                   0.459          measure/count_time/p_t_1_4_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_593_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_1_5_LDC (LATCH)
  Destination:       measure/count_time/p_t_1_5_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_593_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_593_o falling

  Data Path: measure/count_time/p_t_1_5_LDC to measure/count_time/p_t_1_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_1_5_LDC (measure/count_time/p_t_1_5_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_1_51 (measure/count_time/p_t_1_5)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_594_o1 (measure/count_time/d_fin_d_type[3]_AND_594_o)
     LDC:CLR                   0.459          measure/count_time/p_t_1_5_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_589_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_1_7_LDC (LATCH)
  Destination:       measure/count_time/p_t_1_7_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_589_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_589_o falling

  Data Path: measure/count_time/p_t_1_7_LDC to measure/count_time/p_t_1_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_1_7_LDC (measure/count_time/p_t_1_7_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_1_71 (measure/count_time/p_t_1_7)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_590_o1 (measure/count_time/d_fin_d_type[3]_AND_590_o)
     LDC:CLR                   0.459          measure/count_time/p_t_1_7_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_587_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_1_8_LDC (LATCH)
  Destination:       measure/count_time/p_t_1_8_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_587_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_587_o falling

  Data Path: measure/count_time/p_t_1_8_LDC to measure/count_time/p_t_1_8_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_1_8_LDC (measure/count_time/p_t_1_8_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_1_81 (measure/count_time/p_t_1_8)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_588_o1 (measure/count_time/d_fin_d_type[3]_AND_588_o)
     LDC:CLR                   0.459          measure/count_time/p_t_1_8_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_591_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_1_6_LDC (LATCH)
  Destination:       measure/count_time/p_t_1_6_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_591_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_591_o falling

  Data Path: measure/count_time/p_t_1_6_LDC to measure/count_time/p_t_1_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_1_6_LDC (measure/count_time/p_t_1_6_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_1_61 (measure/count_time/p_t_1_6)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_592_o1 (measure/count_time/d_fin_d_type[3]_AND_592_o)
     LDC:CLR                   0.459          measure/count_time/p_t_1_6_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_585_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_1_9_LDC (LATCH)
  Destination:       measure/count_time/p_t_1_9_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_585_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_585_o falling

  Data Path: measure/count_time/p_t_1_9_LDC to measure/count_time/p_t_1_9_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_1_9_LDC (measure/count_time/p_t_1_9_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_1_91 (measure/count_time/p_t_1_9)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_586_o1 (measure/count_time/d_fin_d_type[3]_AND_586_o)
     LDC:CLR                   0.459          measure/count_time/p_t_1_9_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_583_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_1_10_LDC (LATCH)
  Destination:       measure/count_time/p_t_1_10_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_583_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_583_o falling

  Data Path: measure/count_time/p_t_1_10_LDC to measure/count_time/p_t_1_10_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_1_10_LDC (measure/count_time/p_t_1_10_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_1_101 (measure/count_time/p_t_1_10)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_584_o1 (measure/count_time/d_fin_d_type[3]_AND_584_o)
     LDC:CLR                   0.459          measure/count_time/p_t_1_10_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_579_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_1_12_LDC (LATCH)
  Destination:       measure/count_time/p_t_1_12_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_579_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_579_o falling

  Data Path: measure/count_time/p_t_1_12_LDC to measure/count_time/p_t_1_12_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_1_12_LDC (measure/count_time/p_t_1_12_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_1_121 (measure/count_time/p_t_1_12)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_580_o1 (measure/count_time/d_fin_d_type[3]_AND_580_o)
     LDC:CLR                   0.459          measure/count_time/p_t_1_12_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_577_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_1_13_LDC (LATCH)
  Destination:       measure/count_time/p_t_1_13_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_577_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_577_o falling

  Data Path: measure/count_time/p_t_1_13_LDC to measure/count_time/p_t_1_13_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_1_13_LDC (measure/count_time/p_t_1_13_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_1_131 (measure/count_time/p_t_1_13)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_578_o1 (measure/count_time/d_fin_d_type[3]_AND_578_o)
     LDC:CLR                   0.459          measure/count_time/p_t_1_13_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_581_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_1_11_LDC (LATCH)
  Destination:       measure/count_time/p_t_1_11_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_581_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_581_o falling

  Data Path: measure/count_time/p_t_1_11_LDC to measure/count_time/p_t_1_11_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_1_11_LDC (measure/count_time/p_t_1_11_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_1_111 (measure/count_time/p_t_1_11)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_582_o1 (measure/count_time/d_fin_d_type[3]_AND_582_o)
     LDC:CLR                   0.459          measure/count_time/p_t_1_11_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_575_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_1_14_LDC (LATCH)
  Destination:       measure/count_time/p_t_1_14_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_575_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_575_o falling

  Data Path: measure/count_time/p_t_1_14_LDC to measure/count_time/p_t_1_14_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_1_14_LDC (measure/count_time/p_t_1_14_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_1_141 (measure/count_time/p_t_1_14)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_576_o1 (measure/count_time/d_fin_d_type[3]_AND_576_o)
     LDC:CLR                   0.459          measure/count_time/p_t_1_14_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_573_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_1_15_LDC (LATCH)
  Destination:       measure/count_time/p_t_1_15_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_573_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_573_o falling

  Data Path: measure/count_time/p_t_1_15_LDC to measure/count_time/p_t_1_15_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_1_15_LDC (measure/count_time/p_t_1_15_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_1_151 (measure/count_time/p_t_1_15)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_574_o1 (measure/count_time/d_fin_d_type[3]_AND_574_o)
     LDC:CLR                   0.459          measure/count_time/p_t_1_15_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_569_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_1_17_LDC (LATCH)
  Destination:       measure/count_time/p_t_1_17_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_569_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_569_o falling

  Data Path: measure/count_time/p_t_1_17_LDC to measure/count_time/p_t_1_17_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_1_17_LDC (measure/count_time/p_t_1_17_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_1_171 (measure/count_time/p_t_1_17)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_570_o1 (measure/count_time/d_fin_d_type[3]_AND_570_o)
     LDC:CLR                   0.459          measure/count_time/p_t_1_17_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_567_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_1_18_LDC (LATCH)
  Destination:       measure/count_time/p_t_1_18_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_567_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_567_o falling

  Data Path: measure/count_time/p_t_1_18_LDC to measure/count_time/p_t_1_18_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_1_18_LDC (measure/count_time/p_t_1_18_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_1_181 (measure/count_time/p_t_1_18)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_568_o1 (measure/count_time/d_fin_d_type[3]_AND_568_o)
     LDC:CLR                   0.459          measure/count_time/p_t_1_18_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_571_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_1_16_LDC (LATCH)
  Destination:       measure/count_time/p_t_1_16_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_571_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_571_o falling

  Data Path: measure/count_time/p_t_1_16_LDC to measure/count_time/p_t_1_16_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_1_16_LDC (measure/count_time/p_t_1_16_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_1_161 (measure/count_time/p_t_1_16)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_572_o1 (measure/count_time/d_fin_d_type[3]_AND_572_o)
     LDC:CLR                   0.459          measure/count_time/p_t_1_16_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_565_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_1_19_LDC (LATCH)
  Destination:       measure/count_time/p_t_1_19_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_565_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_565_o falling

  Data Path: measure/count_time/p_t_1_19_LDC to measure/count_time/p_t_1_19_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_1_19_LDC (measure/count_time/p_t_1_19_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_1_191 (measure/count_time/p_t_1_19)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_566_o1 (measure/count_time/d_fin_d_type[3]_AND_566_o)
     LDC:CLR                   0.459          measure/count_time/p_t_1_19_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_563_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_1_20_LDC (LATCH)
  Destination:       measure/count_time/p_t_1_20_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_563_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_563_o falling

  Data Path: measure/count_time/p_t_1_20_LDC to measure/count_time/p_t_1_20_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_1_20_LDC (measure/count_time/p_t_1_20_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_1_201 (measure/count_time/p_t_1_20)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_564_o1 (measure/count_time/d_fin_d_type[3]_AND_564_o)
     LDC:CLR                   0.459          measure/count_time/p_t_1_20_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_559_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_1_22_LDC (LATCH)
  Destination:       measure/count_time/p_t_1_22_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_559_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_559_o falling

  Data Path: measure/count_time/p_t_1_22_LDC to measure/count_time/p_t_1_22_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_1_22_LDC (measure/count_time/p_t_1_22_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_1_221 (measure/count_time/p_t_1_22)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_560_o1 (measure/count_time/d_fin_d_type[3]_AND_560_o)
     LDC:CLR                   0.459          measure/count_time/p_t_1_22_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_557_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_1_23_LDC (LATCH)
  Destination:       measure/count_time/p_t_1_23_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_557_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_557_o falling

  Data Path: measure/count_time/p_t_1_23_LDC to measure/count_time/p_t_1_23_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_1_23_LDC (measure/count_time/p_t_1_23_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_1_231 (measure/count_time/p_t_1_23)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_558_o1 (measure/count_time/d_fin_d_type[3]_AND_558_o)
     LDC:CLR                   0.459          measure/count_time/p_t_1_23_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_561_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_1_21_LDC (LATCH)
  Destination:       measure/count_time/p_t_1_21_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_561_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_561_o falling

  Data Path: measure/count_time/p_t_1_21_LDC to measure/count_time/p_t_1_21_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_1_21_LDC (measure/count_time/p_t_1_21_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_1_211 (measure/count_time/p_t_1_21)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_562_o1 (measure/count_time/d_fin_d_type[3]_AND_562_o)
     LDC:CLR                   0.459          measure/count_time/p_t_1_21_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_555_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_1_24_LDC (LATCH)
  Destination:       measure/count_time/p_t_1_24_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_555_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_555_o falling

  Data Path: measure/count_time/p_t_1_24_LDC to measure/count_time/p_t_1_24_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_1_24_LDC (measure/count_time/p_t_1_24_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_1_241 (measure/count_time/p_t_1_24)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_556_o1 (measure/count_time/d_fin_d_type[3]_AND_556_o)
     LDC:CLR                   0.459          measure/count_time/p_t_1_24_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_553_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_1_25_LDC (LATCH)
  Destination:       measure/count_time/p_t_1_25_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_553_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_553_o falling

  Data Path: measure/count_time/p_t_1_25_LDC to measure/count_time/p_t_1_25_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_1_25_LDC (measure/count_time/p_t_1_25_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_1_251 (measure/count_time/p_t_1_25)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_554_o1 (measure/count_time/d_fin_d_type[3]_AND_554_o)
     LDC:CLR                   0.459          measure/count_time/p_t_1_25_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_549_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_1_27_LDC (LATCH)
  Destination:       measure/count_time/p_t_1_27_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_549_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_549_o falling

  Data Path: measure/count_time/p_t_1_27_LDC to measure/count_time/p_t_1_27_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_1_27_LDC (measure/count_time/p_t_1_27_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_1_271 (measure/count_time/p_t_1_27)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_550_o1 (measure/count_time/d_fin_d_type[3]_AND_550_o)
     LDC:CLR                   0.459          measure/count_time/p_t_1_27_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_547_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_1_28_LDC (LATCH)
  Destination:       measure/count_time/p_t_1_28_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_547_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_547_o falling

  Data Path: measure/count_time/p_t_1_28_LDC to measure/count_time/p_t_1_28_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_1_28_LDC (measure/count_time/p_t_1_28_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_1_281 (measure/count_time/p_t_1_28)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_548_o1 (measure/count_time/d_fin_d_type[3]_AND_548_o)
     LDC:CLR                   0.459          measure/count_time/p_t_1_28_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_551_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_1_26_LDC (LATCH)
  Destination:       measure/count_time/p_t_1_26_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_551_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_551_o falling

  Data Path: measure/count_time/p_t_1_26_LDC to measure/count_time/p_t_1_26_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_1_26_LDC (measure/count_time/p_t_1_26_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_1_261 (measure/count_time/p_t_1_26)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_552_o1 (measure/count_time/d_fin_d_type[3]_AND_552_o)
     LDC:CLR                   0.459          measure/count_time/p_t_1_26_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_545_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_1_29_LDC (LATCH)
  Destination:       measure/count_time/p_t_1_29_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_545_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_545_o falling

  Data Path: measure/count_time/p_t_1_29_LDC to measure/count_time/p_t_1_29_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_1_29_LDC (measure/count_time/p_t_1_29_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_1_291 (measure/count_time/p_t_1_29)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_546_o1 (measure/count_time/d_fin_d_type[3]_AND_546_o)
     LDC:CLR                   0.459          measure/count_time/p_t_1_29_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_543_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_1_30_LDC (LATCH)
  Destination:       measure/count_time/p_t_1_30_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_543_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_543_o falling

  Data Path: measure/count_time/p_t_1_30_LDC to measure/count_time/p_t_1_30_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_1_30_LDC (measure/count_time/p_t_1_30_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_1_301 (measure/count_time/p_t_1_30)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_544_o1 (measure/count_time/d_fin_d_type[3]_AND_544_o)
     LDC:CLR                   0.459          measure/count_time/p_t_1_30_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'measure/count_time/d_fin_d_type[3]_AND_541_o'
  Clock period: 4.404ns (frequency: 227.066MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.404ns (Levels of Logic = 2)
  Source:            measure/count_time/p_t_1_31_LDC (LATCH)
  Destination:       measure/count_time/p_t_1_31_LDC (LATCH)
  Source Clock:      measure/count_time/d_fin_d_type[3]_AND_541_o falling
  Destination Clock: measure/count_time/d_fin_d_type[3]_AND_541_o falling

  Data Path: measure/count_time/p_t_1_31_LDC to measure/count_time/p_t_1_31_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.581   0.954  measure/count_time/p_t_1_31_LDC (measure/count_time/p_t_1_31_LDC)
     LUT3:I0->O            3   0.235   1.196  measure/count_time/p_t_1_311 (measure/count_time/p_t_1_31)
     LUT6:I1->O            2   0.254   0.725  measure/count_time/d_fin_d_type[3]_AND_542_o1 (measure/count_time/d_fin_d_type[3]_AND_542_o)
     LDC:CLR                   0.459          measure/count_time/p_t_1_31_LDC
    ----------------------------------------
    Total                      4.404ns (1.529ns logic, 2.875ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 894 / 893
-------------------------------------------------------------------------
Offset:              5.895ns (Levels of Logic = 3)
  Source:            WING_B<0> (PAD)
  Destination:       measure/count_time/p_t_3_0_C_0 (FF)
  Destination Clock: clk rising 3.1X

  Data Path: WING_B<0> to measure/count_time/p_t_3_0_C_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           410   1.328   2.724  WING_B_0_IBUF (WING_B_0_IBUF)
     LUT4:I0->O           19   0.254   1.261  measure/count_time/Mmux_p_t_0[31]_p_t_0[31]_mux_105_OUT1011 (measure/count_time/Mmux_p_t_0[31]_p_t_0[31]_mux_105_OUT101)
     LUT6:I5->O            2   0.254   0.000  measure/count_time/Mmux_p_t_7[31]_p_t_7[31]_mux_104_OUT21 (measure/count_time/p_t_7[31]_p_t_7[31]_mux_104_OUT<0>)
     FDC:D                     0.074          measure/count_time/p_t_7_0_C_0
    ----------------------------------------
    Total                      5.895ns (1.910ns logic, 3.985ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'measure/count_time/dst_1_dst_7_AND_20_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.214ns (Levels of Logic = 2)
  Source:            WING_B<0> (PAD)
  Destination:       measure/count_time/full_LDC (LATCH)
  Destination Clock: measure/count_time/dst_1_dst_7_AND_20_o falling

  Data Path: WING_B<0> to measure/count_time/full_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           410   1.328   2.448  WING_B_0_IBUF (WING_B_0_IBUF)
     LUT2:I1->O            2   0.254   0.725  measure/count_time/rst_dst_1_AND_540_o1 (measure/count_time/rst_dst_1_AND_540_o)
     LDC:CLR                   0.459          measure/count_time/full_LDC
    ----------------------------------------
    Total                      5.214ns (2.041ns logic, 3.173ns route)
                                       (39.1% logic, 60.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 57 / 41
-------------------------------------------------------------------------
Offset:              4.794ns (Levels of Logic = 1)
  Source:            measure/decode/p_data_31 (FF)
  Destination:       WING_A<15> (PAD)
  Source Clock:      clk rising 3.1X

  Data Path: measure/decode/p_data_31 to WING_A<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            23   0.525   1.357  measure/decode/p_data_31 (measure/decode/p_data_31)
     OBUF:I->O                 2.912          WING_A_15_OBUF (WING_A<15>)
    ----------------------------------------
    Total                      4.794ns (3.437ns logic, 1.357ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'measure/decode/p_d_fin'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.218ns (Levels of Logic = 1)
  Source:            measure/led_blink (LATCH)
  Destination:       WING_A<0> (PAD)
  Source Clock:      measure/decode/p_d_fin falling

  Data Path: measure/led_blink to WING_A<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.581   0.725  measure/led_blink (measure/led_blink)
     OBUF:I->O                 2.912          WING_A_0_OBUF (WING_A<0>)
    ----------------------------------------
    Total                      4.218ns (3.493ns logic, 0.725ns route)
                                       (82.8% logic, 17.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.043ns (Levels of Logic = 2)
  Source:            WING_B<2> (PAD)
  Destination:       LED (PAD)

  Data Path: WING_B<2> to LED
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.328   0.803  WING_B_2_IBUF (LED_OBUF)
     OBUF:I->O                 2.912          LED_OBUF (LED)
    ----------------------------------------
    Total                      5.043ns (4.240ns logic, 0.803ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
WING_B<0>                                   |         |    5.309|         |         |
clk                                         |    7.607|    1.402|         |         |
ctrl/statep[8]_GND_36_o_Mux_83_o            |         |    1.598|         |         |
measure/count_time/d_fin_d_type[3]_AND_541_o|         |    7.430|         |         |
measure/count_time/d_fin_d_type[3]_AND_543_o|         |    7.326|         |         |
measure/count_time/d_fin_d_type[3]_AND_545_o|         |    7.559|         |         |
measure/count_time/d_fin_d_type[3]_AND_547_o|         |    7.454|         |         |
measure/count_time/d_fin_d_type[3]_AND_549_o|         |    7.350|         |         |
measure/count_time/d_fin_d_type[3]_AND_551_o|         |    7.582|         |         |
measure/count_time/d_fin_d_type[3]_AND_553_o|         |    7.477|         |         |
measure/count_time/d_fin_d_type[3]_AND_555_o|         |    7.373|         |         |
measure/count_time/d_fin_d_type[3]_AND_557_o|         |    7.605|         |         |
measure/count_time/d_fin_d_type[3]_AND_559_o|         |    7.500|         |         |
measure/count_time/d_fin_d_type[3]_AND_561_o|         |    7.396|         |         |
measure/count_time/d_fin_d_type[3]_AND_563_o|         |    7.628|         |         |
measure/count_time/d_fin_d_type[3]_AND_565_o|         |    7.523|         |         |
measure/count_time/d_fin_d_type[3]_AND_567_o|         |    7.419|         |         |
measure/count_time/d_fin_d_type[3]_AND_569_o|         |    7.652|         |         |
measure/count_time/d_fin_d_type[3]_AND_571_o|         |    7.547|         |         |
measure/count_time/d_fin_d_type[3]_AND_573_o|         |    7.443|         |         |
measure/count_time/d_fin_d_type[3]_AND_575_o|         |    7.675|         |         |
measure/count_time/d_fin_d_type[3]_AND_577_o|         |    7.570|         |         |
measure/count_time/d_fin_d_type[3]_AND_579_o|         |    7.466|         |         |
measure/count_time/d_fin_d_type[3]_AND_581_o|         |    7.698|         |         |
measure/count_time/d_fin_d_type[3]_AND_583_o|         |    7.593|         |         |
measure/count_time/d_fin_d_type[3]_AND_585_o|         |    7.489|         |         |
measure/count_time/d_fin_d_type[3]_AND_587_o|         |    7.721|         |         |
measure/count_time/d_fin_d_type[3]_AND_589_o|         |    7.616|         |         |
measure/count_time/d_fin_d_type[3]_AND_591_o|         |    7.512|         |         |
measure/count_time/d_fin_d_type[3]_AND_593_o|         |    7.745|         |         |
measure/count_time/d_fin_d_type[3]_AND_595_o|         |    7.640|         |         |
measure/count_time/d_fin_d_type[3]_AND_597_o|         |    7.536|         |         |
measure/count_time/d_fin_d_type[3]_AND_599_o|         |    7.768|         |         |
measure/count_time/d_fin_d_type[3]_AND_601_o|         |    7.663|         |         |
measure/count_time/d_fin_d_type[3]_AND_603_o|         |    7.559|         |         |
measure/count_time/d_fin_d_type[3]_AND_605_o|         |    7.326|         |         |
measure/count_time/d_fin_d_type[3]_AND_607_o|         |    7.222|         |         |
measure/count_time/d_fin_d_type[3]_AND_609_o|         |    7.455|         |         |
measure/count_time/d_fin_d_type[3]_AND_611_o|         |    7.350|         |         |
measure/count_time/d_fin_d_type[3]_AND_613_o|         |    7.246|         |         |
measure/count_time/d_fin_d_type[3]_AND_615_o|         |    7.478|         |         |
measure/count_time/d_fin_d_type[3]_AND_617_o|         |    7.373|         |         |
measure/count_time/d_fin_d_type[3]_AND_619_o|         |    7.269|         |         |
measure/count_time/d_fin_d_type[3]_AND_621_o|         |    7.501|         |         |
measure/count_time/d_fin_d_type[3]_AND_623_o|         |    7.396|         |         |
measure/count_time/d_fin_d_type[3]_AND_625_o|         |    7.292|         |         |
measure/count_time/d_fin_d_type[3]_AND_627_o|         |    7.524|         |         |
measure/count_time/d_fin_d_type[3]_AND_629_o|         |    7.419|         |         |
measure/count_time/d_fin_d_type[3]_AND_631_o|         |    7.315|         |         |
measure/count_time/d_fin_d_type[3]_AND_633_o|         |    7.548|         |         |
measure/count_time/d_fin_d_type[3]_AND_635_o|         |    7.443|         |         |
measure/count_time/d_fin_d_type[3]_AND_637_o|         |    7.339|         |         |
measure/count_time/d_fin_d_type[3]_AND_639_o|         |    7.571|         |         |
measure/count_time/d_fin_d_type[3]_AND_641_o|         |    7.466|         |         |
measure/count_time/d_fin_d_type[3]_AND_643_o|         |    7.362|         |         |
measure/count_time/d_fin_d_type[3]_AND_645_o|         |    7.594|         |         |
measure/count_time/d_fin_d_type[3]_AND_647_o|         |    7.489|         |         |
measure/count_time/d_fin_d_type[3]_AND_649_o|         |    7.385|         |         |
measure/count_time/d_fin_d_type[3]_AND_651_o|         |    7.617|         |         |
measure/count_time/d_fin_d_type[3]_AND_653_o|         |    7.512|         |         |
measure/count_time/d_fin_d_type[3]_AND_655_o|         |    7.408|         |         |
measure/count_time/d_fin_d_type[3]_AND_657_o|         |    7.641|         |         |
measure/count_time/d_fin_d_type[3]_AND_659_o|         |    7.536|         |         |
measure/count_time/d_fin_d_type[3]_AND_661_o|         |    7.432|         |         |
measure/count_time/d_fin_d_type[3]_AND_663_o|         |    7.664|         |         |
measure/count_time/d_fin_d_type[3]_AND_665_o|         |    7.559|         |         |
measure/count_time/d_fin_d_type[3]_AND_667_o|         |    7.455|         |         |
measure/count_time/d_fin_d_type[3]_AND_669_o|         |    6.692|         |         |
measure/count_time/d_fin_d_type[3]_AND_671_o|         |    6.588|         |         |
measure/count_time/d_fin_d_type[3]_AND_673_o|         |    6.820|         |         |
measure/count_time/d_fin_d_type[3]_AND_675_o|         |    6.716|         |         |
measure/count_time/d_fin_d_type[3]_AND_677_o|         |    6.612|         |         |
measure/count_time/d_fin_d_type[3]_AND_679_o|         |    6.844|         |         |
measure/count_time/d_fin_d_type[3]_AND_681_o|         |    6.739|         |         |
measure/count_time/d_fin_d_type[3]_AND_683_o|         |    6.635|         |         |
measure/count_time/d_fin_d_type[3]_AND_685_o|         |    6.867|         |         |
measure/count_time/d_fin_d_type[3]_AND_687_o|         |    6.762|         |         |
measure/count_time/d_fin_d_type[3]_AND_689_o|         |    6.658|         |         |
measure/count_time/d_fin_d_type[3]_AND_691_o|         |    6.890|         |         |
measure/count_time/d_fin_d_type[3]_AND_693_o|         |    6.785|         |         |
measure/count_time/d_fin_d_type[3]_AND_695_o|         |    6.681|         |         |
measure/count_time/d_fin_d_type[3]_AND_697_o|         |    6.914|         |         |
measure/count_time/d_fin_d_type[3]_AND_699_o|         |    6.809|         |         |
measure/count_time/d_fin_d_type[3]_AND_701_o|         |    6.705|         |         |
measure/count_time/d_fin_d_type[3]_AND_703_o|         |    6.937|         |         |
measure/count_time/d_fin_d_type[3]_AND_705_o|         |    6.832|         |         |
measure/count_time/d_fin_d_type[3]_AND_707_o|         |    6.728|         |         |
measure/count_time/d_fin_d_type[3]_AND_709_o|         |    6.960|         |         |
measure/count_time/d_fin_d_type[3]_AND_711_o|         |    6.855|         |         |
measure/count_time/d_fin_d_type[3]_AND_713_o|         |    6.751|         |         |
measure/count_time/d_fin_d_type[3]_AND_715_o|         |    6.983|         |         |
measure/count_time/d_fin_d_type[3]_AND_717_o|         |    6.878|         |         |
measure/count_time/d_fin_d_type[3]_AND_719_o|         |    6.774|         |         |
measure/count_time/d_fin_d_type[3]_AND_721_o|         |    7.007|         |         |
measure/count_time/d_fin_d_type[3]_AND_723_o|         |    6.902|         |         |
measure/count_time/d_fin_d_type[3]_AND_725_o|         |    6.798|         |         |
measure/count_time/d_fin_d_type[3]_AND_727_o|         |    7.030|         |         |
measure/count_time/d_fin_d_type[3]_AND_729_o|         |    6.925|         |         |
measure/count_time/d_fin_d_type[3]_AND_731_o|         |    6.821|         |         |
measure/count_time/d_fin_d_type[3]_AND_733_o|         |    6.615|         |         |
measure/count_time/d_fin_d_type[3]_AND_735_o|         |    6.511|         |         |
measure/count_time/d_fin_d_type[3]_AND_737_o|         |    6.744|         |         |
measure/count_time/d_fin_d_type[3]_AND_739_o|         |    6.639|         |         |
measure/count_time/d_fin_d_type[3]_AND_741_o|         |    6.535|         |         |
measure/count_time/d_fin_d_type[3]_AND_743_o|         |    6.767|         |         |
measure/count_time/d_fin_d_type[3]_AND_745_o|         |    6.662|         |         |
measure/count_time/d_fin_d_type[3]_AND_747_o|         |    6.558|         |         |
measure/count_time/d_fin_d_type[3]_AND_749_o|         |    6.790|         |         |
measure/count_time/d_fin_d_type[3]_AND_751_o|         |    6.685|         |         |
measure/count_time/d_fin_d_type[3]_AND_753_o|         |    6.581|         |         |
measure/count_time/d_fin_d_type[3]_AND_755_o|         |    6.813|         |         |
measure/count_time/d_fin_d_type[3]_AND_757_o|         |    6.708|         |         |
measure/count_time/d_fin_d_type[3]_AND_759_o|         |    6.604|         |         |
measure/count_time/d_fin_d_type[3]_AND_761_o|         |    6.837|         |         |
measure/count_time/d_fin_d_type[3]_AND_763_o|         |    6.732|         |         |
measure/count_time/d_fin_d_type[3]_AND_765_o|         |    6.628|         |         |
measure/count_time/d_fin_d_type[3]_AND_767_o|         |    6.860|         |         |
measure/count_time/d_fin_d_type[3]_AND_769_o|         |    6.755|         |         |
measure/count_time/d_fin_d_type[3]_AND_771_o|         |    6.651|         |         |
measure/count_time/d_fin_d_type[3]_AND_773_o|         |    6.883|         |         |
measure/count_time/d_fin_d_type[3]_AND_775_o|         |    6.778|         |         |
measure/count_time/d_fin_d_type[3]_AND_777_o|         |    6.674|         |         |
measure/count_time/d_fin_d_type[3]_AND_779_o|         |    6.906|         |         |
measure/count_time/d_fin_d_type[3]_AND_781_o|         |    6.801|         |         |
measure/count_time/d_fin_d_type[3]_AND_783_o|         |    6.697|         |         |
measure/count_time/d_fin_d_type[3]_AND_785_o|         |    6.930|         |         |
measure/count_time/d_fin_d_type[3]_AND_787_o|         |    6.825|         |         |
measure/count_time/d_fin_d_type[3]_AND_789_o|         |    6.721|         |         |
measure/count_time/d_fin_d_type[3]_AND_791_o|         |    6.953|         |         |
measure/count_time/d_fin_d_type[3]_AND_793_o|         |    6.848|         |         |
measure/count_time/d_fin_d_type[3]_AND_795_o|         |    6.744|         |         |
measure/count_time/d_fin_d_type[3]_AND_797_o|         |    6.797|         |         |
measure/count_time/d_fin_d_type[3]_AND_799_o|         |    6.693|         |         |
measure/count_time/d_fin_d_type[3]_AND_801_o|         |    6.926|         |         |
measure/count_time/d_fin_d_type[3]_AND_803_o|         |    6.821|         |         |
measure/count_time/d_fin_d_type[3]_AND_805_o|         |    6.717|         |         |
measure/count_time/d_fin_d_type[3]_AND_807_o|         |    6.949|         |         |
measure/count_time/d_fin_d_type[3]_AND_809_o|         |    6.844|         |         |
measure/count_time/d_fin_d_type[3]_AND_811_o|         |    6.740|         |         |
measure/count_time/d_fin_d_type[3]_AND_813_o|         |    6.972|         |         |
measure/count_time/d_fin_d_type[3]_AND_815_o|         |    6.867|         |         |
measure/count_time/d_fin_d_type[3]_AND_817_o|         |    6.763|         |         |
measure/count_time/d_fin_d_type[3]_AND_819_o|         |    6.995|         |         |
measure/count_time/d_fin_d_type[3]_AND_821_o|         |    6.890|         |         |
measure/count_time/d_fin_d_type[3]_AND_823_o|         |    6.786|         |         |
measure/count_time/d_fin_d_type[3]_AND_825_o|         |    7.019|         |         |
measure/count_time/d_fin_d_type[3]_AND_827_o|         |    6.914|         |         |
measure/count_time/d_fin_d_type[3]_AND_829_o|         |    6.810|         |         |
measure/count_time/d_fin_d_type[3]_AND_831_o|         |    7.042|         |         |
measure/count_time/d_fin_d_type[3]_AND_833_o|         |    6.937|         |         |
measure/count_time/d_fin_d_type[3]_AND_835_o|         |    6.833|         |         |
measure/count_time/d_fin_d_type[3]_AND_837_o|         |    7.065|         |         |
measure/count_time/d_fin_d_type[3]_AND_839_o|         |    6.960|         |         |
measure/count_time/d_fin_d_type[3]_AND_841_o|         |    6.856|         |         |
measure/count_time/d_fin_d_type[3]_AND_843_o|         |    7.088|         |         |
measure/count_time/d_fin_d_type[3]_AND_845_o|         |    6.983|         |         |
measure/count_time/d_fin_d_type[3]_AND_847_o|         |    6.879|         |         |
measure/count_time/d_fin_d_type[3]_AND_849_o|         |    7.112|         |         |
measure/count_time/d_fin_d_type[3]_AND_851_o|         |    7.007|         |         |
measure/count_time/d_fin_d_type[3]_AND_853_o|         |    6.903|         |         |
measure/count_time/d_fin_d_type[3]_AND_855_o|         |    7.135|         |         |
measure/count_time/d_fin_d_type[3]_AND_857_o|         |    7.030|         |         |
measure/count_time/d_fin_d_type[3]_AND_859_o|         |    6.926|         |         |
measure/count_time/d_fin_d_type[3]_AND_861_o|         |    6.990|         |         |
measure/count_time/d_fin_d_type[3]_AND_863_o|         |    6.886|         |         |
measure/count_time/d_fin_d_type[3]_AND_865_o|         |    7.119|         |         |
measure/count_time/d_fin_d_type[3]_AND_867_o|         |    7.014|         |         |
measure/count_time/d_fin_d_type[3]_AND_869_o|         |    6.910|         |         |
measure/count_time/d_fin_d_type[3]_AND_871_o|         |    7.142|         |         |
measure/count_time/d_fin_d_type[3]_AND_873_o|         |    7.037|         |         |
measure/count_time/d_fin_d_type[3]_AND_875_o|         |    6.933|         |         |
measure/count_time/d_fin_d_type[3]_AND_877_o|         |    7.165|         |         |
measure/count_time/d_fin_d_type[3]_AND_879_o|         |    7.060|         |         |
measure/count_time/d_fin_d_type[3]_AND_881_o|         |    6.956|         |         |
measure/count_time/d_fin_d_type[3]_AND_883_o|         |    7.188|         |         |
measure/count_time/d_fin_d_type[3]_AND_885_o|         |    7.083|         |         |
measure/count_time/d_fin_d_type[3]_AND_887_o|         |    6.979|         |         |
measure/count_time/d_fin_d_type[3]_AND_889_o|         |    7.212|         |         |
measure/count_time/d_fin_d_type[3]_AND_891_o|         |    7.107|         |         |
measure/count_time/d_fin_d_type[3]_AND_893_o|         |    7.003|         |         |
measure/count_time/d_fin_d_type[3]_AND_895_o|         |    7.235|         |         |
measure/count_time/d_fin_d_type[3]_AND_897_o|         |    7.130|         |         |
measure/count_time/d_fin_d_type[3]_AND_899_o|         |    7.026|         |         |
measure/count_time/d_fin_d_type[3]_AND_901_o|         |    7.258|         |         |
measure/count_time/d_fin_d_type[3]_AND_903_o|         |    7.153|         |         |
measure/count_time/d_fin_d_type[3]_AND_905_o|         |    7.049|         |         |
measure/count_time/d_fin_d_type[3]_AND_907_o|         |    7.281|         |         |
measure/count_time/d_fin_d_type[3]_AND_909_o|         |    7.176|         |         |
measure/count_time/d_fin_d_type[3]_AND_911_o|         |    7.072|         |         |
measure/count_time/d_fin_d_type[3]_AND_913_o|         |    7.305|         |         |
measure/count_time/d_fin_d_type[3]_AND_915_o|         |    7.200|         |         |
measure/count_time/d_fin_d_type[3]_AND_917_o|         |    7.096|         |         |
measure/count_time/d_fin_d_type[3]_AND_919_o|         |    7.328|         |         |
measure/count_time/d_fin_d_type[3]_AND_921_o|         |    7.223|         |         |
measure/count_time/d_fin_d_type[3]_AND_923_o|         |    7.119|         |         |
measure/count_time/d_fin_d_type[3]_AND_925_o|         |    6.836|         |         |
measure/count_time/d_fin_d_type[3]_AND_927_o|         |    6.732|         |         |
measure/count_time/d_fin_d_type[3]_AND_929_o|         |    6.964|         |         |
measure/count_time/d_fin_d_type[3]_AND_931_o|         |    6.860|         |         |
measure/count_time/d_fin_d_type[3]_AND_933_o|         |    6.756|         |         |
measure/count_time/d_fin_d_type[3]_AND_935_o|         |    6.988|         |         |
measure/count_time/d_fin_d_type[3]_AND_937_o|         |    6.883|         |         |
measure/count_time/d_fin_d_type[3]_AND_939_o|         |    6.779|         |         |
measure/count_time/d_fin_d_type[3]_AND_941_o|         |    7.011|         |         |
measure/count_time/d_fin_d_type[3]_AND_943_o|         |    6.906|         |         |
measure/count_time/d_fin_d_type[3]_AND_945_o|         |    6.802|         |         |
measure/count_time/d_fin_d_type[3]_AND_947_o|         |    7.034|         |         |
measure/count_time/d_fin_d_type[3]_AND_949_o|         |    6.929|         |         |
measure/count_time/d_fin_d_type[3]_AND_951_o|         |    6.825|         |         |
measure/count_time/d_fin_d_type[3]_AND_953_o|         |    7.058|         |         |
measure/count_time/d_fin_d_type[3]_AND_955_o|         |    6.953|         |         |
measure/count_time/d_fin_d_type[3]_AND_957_o|         |    6.849|         |         |
measure/count_time/d_fin_d_type[3]_AND_959_o|         |    7.081|         |         |
measure/count_time/d_fin_d_type[3]_AND_961_o|         |    6.976|         |         |
measure/count_time/d_fin_d_type[3]_AND_963_o|         |    6.872|         |         |
measure/count_time/d_fin_d_type[3]_AND_965_o|         |    7.104|         |         |
measure/count_time/d_fin_d_type[3]_AND_967_o|         |    6.999|         |         |
measure/count_time/d_fin_d_type[3]_AND_969_o|         |    6.895|         |         |
measure/count_time/d_fin_d_type[3]_AND_971_o|         |    7.127|         |         |
measure/count_time/d_fin_d_type[3]_AND_973_o|         |    7.022|         |         |
measure/count_time/d_fin_d_type[3]_AND_975_o|         |    6.918|         |         |
measure/count_time/d_fin_d_type[3]_AND_977_o|         |    7.151|         |         |
measure/count_time/d_fin_d_type[3]_AND_979_o|         |    7.046|         |         |
measure/count_time/d_fin_d_type[3]_AND_981_o|         |    6.942|         |         |
measure/count_time/d_fin_d_type[3]_AND_983_o|         |    7.174|         |         |
measure/count_time/d_fin_d_type[3]_AND_985_o|         |    7.069|         |         |
measure/count_time/d_fin_d_type[3]_AND_987_o|         |    6.965|         |         |
measure/count_time/dst_1_d_type[3]_MUX_588_o|         |    5.064|         |         |
measure/count_time/dst_1_d_type[3]_MUX_597_o|         |    5.168|         |         |
measure/count_time/dst_1_d_type[3]_MUX_606_o|         |    4.232|         |         |
measure/count_time/dst_1_d_type[3]_MUX_615_o|         |    4.337|         |         |
measure/count_time/dst_1_d_type[3]_MUX_624_o|         |    4.404|         |         |
measure/count_time/dst_1_d_type[3]_MUX_633_o|         |    4.558|         |         |
measure/count_time/dst_1_d_type[3]_MUX_642_o|         |    4.583|         |         |
measure/count_time/dst_1_dst_7_AND_20_o     |         |    3.681|         |         |
measure/count_time/preset_d_fin_AND_156_o   |         |    2.046|         |         |
measure/count_time/preset_d_fin_AND_220_o   |         |    2.046|         |         |
measure/count_time/preset_d_fin_AND_284_o   |         |    2.046|         |         |
measure/count_time/preset_d_fin_AND_28_o    |         |    2.046|         |         |
measure/count_time/preset_d_fin_AND_348_o   |         |    2.046|         |         |
measure/count_time/preset_d_fin_AND_412_o   |         |    2.046|         |         |
measure/count_time/preset_d_fin_AND_92_o    |         |    2.046|         |         |
measure/count_time/rst_dst_1_MUX_584_o      |         |    4.741|         |         |
measure/fetch/p_start_p_f_run_AND_14_o      |         |    4.183|         |         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ctrl/statep[8]_GND_36_o_Mux_83_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.678|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_541_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_541_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_543_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_543_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_545_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_545_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_547_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_547_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_549_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_549_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_551_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_551_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_553_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_553_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_555_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_555_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_557_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_557_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_559_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_559_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_561_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_561_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_563_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_563_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_565_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_565_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_567_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_567_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_569_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_569_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_571_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_571_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_573_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_573_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_575_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_575_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_577_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_577_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_579_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_579_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_581_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_581_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_583_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_583_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_585_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_585_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_587_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_587_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_589_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_589_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_591_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_591_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_593_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_593_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_595_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_595_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_597_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_597_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_599_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_599_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_601_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_601_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_603_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_603_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_605_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_605_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_607_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_607_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_609_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_609_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_611_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_611_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_613_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_613_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_615_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_615_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_617_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_617_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_619_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_619_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_621_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_621_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_623_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_623_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_625_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_625_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_627_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_627_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_629_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_629_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_631_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_631_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_633_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_633_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_635_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_635_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_637_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_637_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_639_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_639_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_641_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_641_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_643_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_643_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_645_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_645_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_647_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_647_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_649_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_649_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_651_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_651_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_653_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_653_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_655_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_655_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_657_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_657_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_659_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_659_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_661_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_661_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_663_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_663_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_665_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_665_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_667_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_667_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_669_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_669_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_671_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_671_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_673_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_673_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_675_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_675_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_677_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_677_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_679_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_679_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_681_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_681_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_683_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_683_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_685_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_685_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_687_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_687_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_689_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_689_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_691_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_691_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_693_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_693_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_695_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_695_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_697_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_697_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_699_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_699_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_701_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_701_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_703_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_703_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_705_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_705_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_707_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_707_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_709_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_709_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_711_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_711_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_713_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_713_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_715_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_715_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_717_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_717_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_719_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_719_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_721_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_721_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_723_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_723_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_725_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_725_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_727_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_727_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_729_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_729_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_731_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_731_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_733_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_733_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_735_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_735_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_737_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_737_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_739_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_739_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_741_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_741_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_743_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_743_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_745_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_745_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_747_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_747_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_749_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_749_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_751_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_751_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_753_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_753_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_755_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_755_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_757_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_757_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_759_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_759_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_761_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_761_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_763_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_763_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_765_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_765_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_767_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_767_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_769_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_769_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_771_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_771_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_773_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_773_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_775_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_775_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_777_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_777_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_779_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_779_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_781_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_781_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_783_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_783_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_785_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_785_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_787_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_787_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_789_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_789_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_791_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_791_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_793_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_793_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_795_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_795_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_797_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_797_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_799_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_799_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_801_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_801_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_803_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_803_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_805_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_805_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_807_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_807_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_809_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_809_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_811_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_811_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_813_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_813_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_815_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_815_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_817_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_817_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_819_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_819_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_821_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_821_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_823_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_823_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_825_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_825_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_827_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_827_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_829_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_829_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_831_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_831_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_833_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_833_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_835_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_835_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_837_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_837_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_839_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_839_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_841_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_841_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_843_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_843_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_845_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_845_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_847_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_847_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_849_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_849_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_851_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_851_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_853_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_853_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_855_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_855_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_857_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_857_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_859_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_859_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_861_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_861_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_863_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_863_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_865_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_865_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_867_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_867_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_869_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_869_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_871_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_871_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_873_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_873_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_875_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_875_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_877_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_877_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_879_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_879_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_881_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_881_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_883_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_883_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_885_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_885_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_887_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_887_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_889_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_889_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_891_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_891_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_893_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_893_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_895_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_895_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_897_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_897_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_899_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_899_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_901_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_901_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_903_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_903_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_905_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_905_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_907_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_907_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_909_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_909_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_911_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_911_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_913_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_913_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_915_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_915_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_917_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_917_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_919_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_919_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_921_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_921_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_923_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_923_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_925_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_925_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_927_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_927_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_929_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_929_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_931_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_931_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_933_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_933_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_935_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_935_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_937_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_937_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_939_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_939_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_941_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_941_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_943_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_943_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_945_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_945_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_947_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_947_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_949_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_949_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_951_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_951_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_953_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_953_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_955_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_955_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_957_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_957_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_959_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_959_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_961_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_961_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_963_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_963_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_965_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_965_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_967_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_967_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_969_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_969_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_971_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_971_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_973_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_973_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_975_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_975_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_977_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_977_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_979_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_979_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_981_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_981_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_983_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_983_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_985_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_985_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/d_fin_d_type[3]_AND_987_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    4.872|         |
measure/count_time/d_fin_d_type[3]_AND_987_o|         |         |    4.404|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/dst_1_d_type[3]_MUX_588_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    3.545|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/dst_1_d_type[3]_MUX_597_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    3.545|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/dst_1_d_type[3]_MUX_606_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    3.545|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/dst_1_d_type[3]_MUX_615_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    3.545|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/dst_1_d_type[3]_MUX_624_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    3.545|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/dst_1_d_type[3]_MUX_633_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    3.545|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/dst_1_d_type[3]_MUX_642_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    3.545|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/dst_1_dst_7_AND_20_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
measure/count_time/dst_1_d_type[3]_MUX_588_o|         |         |    5.064|         |
measure/count_time/dst_1_d_type[3]_MUX_597_o|         |         |    5.168|         |
measure/count_time/dst_1_d_type[3]_MUX_606_o|         |         |    4.232|         |
measure/count_time/dst_1_d_type[3]_MUX_615_o|         |         |    4.337|         |
measure/count_time/dst_1_d_type[3]_MUX_624_o|         |         |    4.404|         |
measure/count_time/dst_1_d_type[3]_MUX_633_o|         |         |    4.558|         |
measure/count_time/dst_1_d_type[3]_MUX_642_o|         |         |    4.583|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/preset_d_fin_AND_156_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.918|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/preset_d_fin_AND_220_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.918|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/preset_d_fin_AND_284_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.918|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/preset_d_fin_AND_28_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.918|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/preset_d_fin_AND_348_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.918|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/preset_d_fin_AND_412_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.918|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/preset_d_fin_AND_92_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.918|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/count_time/rst_dst_1_MUX_584_o
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk                                         |         |         |    3.478|         |
measure/count_time/dst_1_d_type[3]_MUX_588_o|         |         |    3.812|         |
measure/count_time/dst_1_d_type[3]_MUX_597_o|         |         |    3.916|         |
measure/count_time/dst_1_d_type[3]_MUX_606_o|         |         |    2.980|         |
measure/count_time/dst_1_d_type[3]_MUX_615_o|         |         |    3.085|         |
measure/count_time/dst_1_d_type[3]_MUX_624_o|         |         |    3.152|         |
measure/count_time/dst_1_d_type[3]_MUX_633_o|         |         |    3.306|         |
measure/count_time/dst_1_d_type[3]_MUX_642_o|         |         |    3.331|         |
measure/count_time/rst_dst_1_MUX_584_o      |         |         |    3.083|         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock measure/decode/p_d_fin
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
measure/decode/p_d_fin|         |         |    2.278|         |
----------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 25.00 secs
Total CPU time to Xst completion: 25.65 secs
 
--> 

Total memory usage is 4565252 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  525 (   0 filtered)
Number of infos    :   23 (   0 filtered)

