module three_to_one_mux ( input [1:0] selector , input [31:0] X0 , input [31:0] X1 , input [31:0] X2 , input [31:0] X3 , output reg[31:0] Out );

always@(selector,X3,X2,X1,X0) 
begin 
  case(selector) 
      2'b00: 
        Out = X0; 
      2'b01: 
        Out = X1; 
      2'b10: 
        Out = X2; 
      2'b11: 
        Out = X3; 
  endcase 
end 
endmodule 
