// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_C_IO_L2_in_boundary_x1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fifo_C_C_IO_L2_in_7_x124_dout,
        fifo_C_C_IO_L2_in_7_x124_empty_n,
        fifo_C_C_IO_L2_in_7_x124_read,
        fifo_C_PE_0_7_x1136_din,
        fifo_C_PE_0_7_x1136_full_n,
        fifo_C_PE_0_7_x1136_write
);

parameter    ap_ST_fsm_state1 = 22'd1;
parameter    ap_ST_fsm_state2 = 22'd2;
parameter    ap_ST_fsm_state3 = 22'd4;
parameter    ap_ST_fsm_state4 = 22'd8;
parameter    ap_ST_fsm_state5 = 22'd16;
parameter    ap_ST_fsm_state6 = 22'd32;
parameter    ap_ST_fsm_state7 = 22'd64;
parameter    ap_ST_fsm_state8 = 22'd128;
parameter    ap_ST_fsm_pp0_stage0 = 22'd256;
parameter    ap_ST_fsm_state11 = 22'd512;
parameter    ap_ST_fsm_state12 = 22'd1024;
parameter    ap_ST_fsm_state13 = 22'd2048;
parameter    ap_ST_fsm_state14 = 22'd4096;
parameter    ap_ST_fsm_state15 = 22'd8192;
parameter    ap_ST_fsm_state16 = 22'd16384;
parameter    ap_ST_fsm_pp1_stage0 = 22'd32768;
parameter    ap_ST_fsm_state19 = 22'd65536;
parameter    ap_ST_fsm_state20 = 22'd131072;
parameter    ap_ST_fsm_state21 = 22'd262144;
parameter    ap_ST_fsm_state22 = 22'd524288;
parameter    ap_ST_fsm_pp2_stage0 = 22'd1048576;
parameter    ap_ST_fsm_state25 = 22'd2097152;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [511:0] fifo_C_C_IO_L2_in_7_x124_dout;
input   fifo_C_C_IO_L2_in_7_x124_empty_n;
output   fifo_C_C_IO_L2_in_7_x124_read;
output  [255:0] fifo_C_PE_0_7_x1136_din;
input   fifo_C_PE_0_7_x1136_full_n;
output   fifo_C_PE_0_7_x1136_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_C_C_IO_L2_in_7_x124_read;
reg[255:0] fifo_C_PE_0_7_x1136_din;
reg fifo_C_PE_0_7_x1136_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [21:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_C_C_IO_L2_in_7_x124_blk_n;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state14;
reg    fifo_C_PE_0_7_x1136_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln878_5_reg_1989;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] icmp_ln878_3_reg_2069;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter1;
wire    ap_block_pp2_stage0;
reg   [0:0] icmp_ln878_reg_2156;
reg   [5:0] indvar_flatten_reg_453;
reg   [1:0] n_V_2_reg_464;
reg   [511:0] p_Val2_s_reg_475;
reg   [5:0] indvar_flatten77_reg_506;
reg   [1:0] n_V_1_reg_517;
reg   [511:0] p_Val2_3_reg_528;
reg   [5:0] indvar_flatten163_reg_594;
reg   [1:0] n_V_reg_605;
reg   [511:0] p_Val2_4_reg_616;
wire   [511:0] local_C_ping_V_q0;
reg   [511:0] reg_625;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state22;
wire   [4:0] add_ln890_195_fu_631_p2;
reg   [4:0] add_ln890_195_reg_1809;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln890299_fu_643_p2;
reg   [0:0] icmp_ln890299_reg_1817;
wire   [0:0] icmp_ln890_fu_637_p2;
wire   [2:0] select_ln18881_fu_649_p3;
reg   [2:0] select_ln18881_reg_1822;
wire   [0:0] or_ln18881_fu_657_p2;
reg   [0:0] or_ln18881_reg_1827;
wire   [0:0] and_ln18881_fu_669_p2;
reg   [0:0] and_ln18881_reg_1831;
wire   [0:0] icmp_ln886_fu_689_p2;
reg   [0:0] icmp_ln886_reg_1835;
wire   [3:0] add_ln691_1135_fu_695_p2;
reg   [3:0] add_ln691_1135_reg_1851;
wire    ap_CS_fsm_state3;
wire   [6:0] tmp_392_cast_fu_705_p3;
reg   [6:0] tmp_392_cast_reg_1856;
wire   [4:0] add_ln691_1136_fu_719_p2;
reg   [4:0] add_ln691_1136_reg_1864;
wire    ap_CS_fsm_state4;
reg   [6:0] local_C_pong_V_addr_reg_1869;
wire   [16:0] add_ln18915_fu_745_p2;
reg   [16:0] add_ln18915_reg_1877;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln890_1171_fu_761_p2;
reg   [0:0] icmp_ln890_1171_reg_1885;
wire   [0:0] icmp_ln18915_fu_755_p2;
wire   [0:0] or_ln18921_fu_803_p2;
reg   [0:0] or_ln18921_reg_1890;
wire   [3:0] select_ln18922_fu_859_p3;
reg   [3:0] select_ln18922_reg_1895;
wire   [0:0] select_ln18922_1_fu_871_p3;
reg   [0:0] select_ln18922_1_reg_1901;
wire   [5:0] select_ln890_388_fu_879_p3;
reg   [5:0] select_ln890_388_reg_1906;
wire   [3:0] select_ln18922_2_fu_915_p3;
reg   [3:0] select_ln18922_2_reg_1911;
wire   [16:0] add_ln18975_fu_923_p2;
reg   [16:0] add_ln18975_reg_1916;
wire   [0:0] icmp_ln890_1168_fu_939_p2;
reg   [0:0] icmp_ln890_1168_reg_1924;
wire   [0:0] icmp_ln18975_fu_933_p2;
wire   [0:0] or_ln18981_fu_981_p2;
reg   [0:0] or_ln18981_reg_1929;
wire   [3:0] select_ln18982_fu_1037_p3;
reg   [3:0] select_ln18982_reg_1934;
wire   [0:0] select_ln18982_1_fu_1049_p3;
reg   [0:0] select_ln18982_1_reg_1940;
wire   [5:0] select_ln890_387_fu_1057_p3;
reg   [5:0] select_ln890_387_reg_1945;
wire   [3:0] select_ln18982_2_fu_1093_p3;
reg   [3:0] select_ln18982_2_reg_1950;
wire   [0:0] arb_fu_1107_p2;
wire   [2:0] add_ln691_1139_fu_1112_p2;
wire    ap_CS_fsm_state7;
wire   [5:0] add_ln890_201_fu_1126_p2;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state9_pp0_stage0_iter0;
reg    ap_block_state10_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln890_1175_fu_1132_p2;
reg   [0:0] icmp_ln890_1175_reg_1975;
wire   [511:0] zext_ln1497_2_fu_1200_p1;
wire   [1:0] add_ln691_1143_fu_1204_p2;
reg   [1:0] add_ln691_1143_reg_1984;
wire   [0:0] icmp_ln878_5_fu_1210_p2;
wire   [255:0] select_ln18938_fu_1216_p3;
reg   [255:0] select_ln18938_reg_1993;
wire   [3:0] add_ln691_1142_fu_1233_p2;
wire    ap_CS_fsm_state11;
wire   [9:0] select_ln890_391_fu_1244_p3;
wire   [10:0] select_ln890_392_fu_1257_p3;
wire   [3:0] add_ln691_1133_fu_1264_p2;
reg   [3:0] add_ln691_1133_reg_2013;
wire    ap_CS_fsm_state12;
wire   [6:0] tmp_391_cast_fu_1274_p3;
reg   [6:0] tmp_391_cast_reg_2018;
wire   [4:0] add_ln691_1134_fu_1288_p2;
reg   [4:0] add_ln691_1134_reg_2026;
wire    ap_CS_fsm_state13;
reg   [6:0] local_C_ping_V_addr_1_reg_2031;
wire    ap_CS_fsm_state15;
wire   [511:0] local_C_pong_V_q0;
reg   [511:0] in_data_V_3_reg_2044;
wire    ap_CS_fsm_state16;
wire   [5:0] add_ln890_200_fu_1323_p2;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_state17_pp1_stage0_iter0;
reg    ap_block_state18_pp1_stage0_iter1;
reg    ap_block_pp1_stage0_11001;
wire   [0:0] icmp_ln890_1174_fu_1329_p2;
reg   [0:0] icmp_ln890_1174_reg_2055;
wire   [511:0] zext_ln1497_1_fu_1396_p1;
wire   [1:0] add_ln691_1141_fu_1400_p2;
reg   [1:0] add_ln691_1141_reg_2064;
wire   [0:0] icmp_ln878_3_fu_1406_p2;
wire   [255:0] select_ln18998_fu_1412_p3;
reg   [255:0] select_ln18998_reg_2073;
wire   [3:0] add_ln691_1140_fu_1429_p2;
wire    ap_CS_fsm_state19;
wire   [9:0] select_ln890_389_fu_1440_p3;
wire   [10:0] select_ln890_390_fu_1453_p3;
wire   [16:0] add_ln19019_fu_1460_p2;
reg   [16:0] add_ln19019_reg_2093;
wire    ap_CS_fsm_state20;
wire   [0:0] icmp_ln890_1160_fu_1476_p2;
reg   [0:0] icmp_ln890_1160_reg_2101;
wire   [0:0] icmp_ln19019_fu_1470_p2;
wire   [0:0] or_ln19025_fu_1518_p2;
reg   [0:0] or_ln19025_reg_2106;
wire   [3:0] select_ln19026_fu_1574_p3;
reg   [3:0] select_ln19026_reg_2111;
wire   [0:0] select_ln19026_1_fu_1586_p3;
reg   [0:0] select_ln19026_1_reg_2117;
wire   [5:0] select_ln890_fu_1594_p3;
reg   [5:0] select_ln890_reg_2122;
wire   [3:0] select_ln19026_2_fu_1630_p3;
reg   [3:0] select_ln19026_2_reg_2127;
wire    ap_CS_fsm_state21;
wire   [5:0] add_ln890_194_fu_1647_p2;
reg    ap_enable_reg_pp2_iter0;
wire    ap_block_state23_pp2_stage0_iter0;
reg    ap_block_state24_pp2_stage0_iter1;
reg    ap_block_pp2_stage0_11001;
wire   [0:0] icmp_ln890_1163_fu_1653_p2;
reg   [0:0] icmp_ln890_1163_reg_2142;
wire   [511:0] zext_ln1497_fu_1721_p1;
wire   [1:0] add_ln691_1132_fu_1725_p2;
reg   [1:0] add_ln691_1132_reg_2151;
wire   [0:0] icmp_ln878_fu_1731_p2;
wire   [255:0] select_ln19042_fu_1737_p3;
reg   [255:0] select_ln19042_reg_2160;
wire   [3:0] add_ln691_1131_fu_1754_p2;
wire    ap_CS_fsm_state25;
wire   [9:0] select_ln890_385_fu_1765_p3;
wire   [10:0] select_ln890_386_fu_1778_p3;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state9;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state17;
reg    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state23;
reg   [6:0] local_C_ping_V_address0;
reg    local_C_ping_V_ce0;
reg    local_C_ping_V_ce1;
reg    local_C_ping_V_we1;
wire   [6:0] local_C_pong_V_address0;
reg    local_C_pong_V_ce0;
reg    local_C_pong_V_ce1;
reg    local_C_pong_V_we1;
reg   [4:0] indvar_flatten151_reg_270;
reg    ap_block_state1;
reg   [2:0] c1_V_reg_281;
reg   [0:0] intra_trans_en_reg_292;
reg   [0:0] arb_1_reg_305;
reg   [3:0] c4_V_15_reg_317;
wire   [0:0] icmp_ln890_1167_fu_739_p2;
reg   [4:0] c5_V_63_reg_328;
wire   [0:0] icmp_ln890_1165_fu_713_p2;
reg   [16:0] indvar_flatten65_reg_339;
reg   [10:0] indvar_flatten31_reg_350;
reg   [9:0] indvar_flatten7_reg_362;
reg   [5:0] c6_V_128_reg_374;
reg   [3:0] c7_V_66_reg_385;
reg   [16:0] indvar_flatten143_reg_396;
wire   [0:0] icmp_ln890_1164_fu_1282_p2;
reg   [10:0] indvar_flatten109_reg_407;
reg   [9:0] indvar_flatten85_reg_419;
reg   [5:0] c6_V_127_reg_431;
reg   [3:0] c7_V_65_reg_442;
reg   [1:0] ap_phi_mux_n_V_2_phi_fu_468_p4;
reg   [3:0] c4_V_reg_484;
wire   [0:0] icmp_ln890_1166_fu_1308_p2;
reg   [4:0] c5_V_reg_495;
reg   [1:0] ap_phi_mux_n_V_1_phi_fu_521_p4;
reg   [16:0] indvar_flatten229_reg_537;
reg   [10:0] indvar_flatten195_reg_548;
reg   [9:0] indvar_flatten171_reg_560;
reg   [5:0] c6_V_reg_572;
reg   [3:0] c7_V_reg_583;
reg   [1:0] ap_phi_mux_n_V_phi_fu_609_p4;
wire   [63:0] zext_ln18903_1_fu_734_p1;
wire   [63:0] tmp_8_fu_1117_p4;
wire   [63:0] zext_ln18963_1_fu_1303_p1;
wire   [63:0] tmp_7_fu_1314_p4;
wire   [63:0] tmp_s_fu_1638_p4;
reg   [255:0] data_split_V_1_fu_172;
wire   [255:0] data_split_V_1_20_fu_1182_p3;
reg   [255:0] data_split_V_1_3_fu_176;
wire   [255:0] data_split_V_1_19_fu_1174_p3;
reg   [255:0] data_split_V_1_6_fu_180;
wire   [255:0] data_split_V_1_17_fu_1378_p3;
reg   [255:0] data_split_V_1_9_fu_184;
wire   [255:0] data_split_V_1_16_fu_1370_p3;
reg   [255:0] data_split_V_1_10_fu_196;
wire   [255:0] data_split_V_1_14_fu_1703_p3;
reg   [255:0] data_split_V_1_11_fu_200;
wire   [255:0] data_split_V_1_13_fu_1695_p3;
reg    ap_block_pp0_stage0_01001;
reg    ap_block_pp1_stage0_01001;
reg    ap_block_pp2_stage0_01001;
wire   [0:0] xor_ln18881_fu_663_p2;
wire   [5:0] p_shl_fu_675_p3;
wire   [5:0] add_i_i720_cast_fu_683_p2;
wire   [2:0] trunc_ln18903_fu_701_p1;
wire   [6:0] zext_ln18903_fu_725_p1;
wire   [6:0] add_ln18903_fu_729_p2;
wire   [0:0] empty_fu_751_p1;
wire   [0:0] xor_ln18915_fu_767_p2;
wire   [0:0] icmp_ln890_1172_fu_779_p2;
wire   [0:0] icmp_ln890_1173_fu_791_p2;
wire   [0:0] and_ln18915_2_fu_797_p2;
wire   [0:0] xor_ln18921_fu_817_p2;
wire   [0:0] and_ln18915_fu_773_p2;
wire   [0:0] or_ln18921_1_fu_823_p2;
wire   [0:0] and_ln18915_1_fu_785_p2;
wire   [5:0] select_ln18921_fu_809_p3;
wire   [0:0] and_ln18921_1_fu_835_p2;
wire   [0:0] or_ln18922_fu_847_p2;
wire   [0:0] or_ln18922_1_fu_853_p2;
wire   [5:0] add_ln691_1138_fu_841_p2;
wire   [0:0] empty_2437_fu_867_p1;
wire   [0:0] and_ln18921_fu_829_p2;
wire   [3:0] tmp_346_fu_897_p4;
wire   [3:0] tmp_345_fu_887_p4;
wire   [3:0] select_ln18921_1_fu_907_p3;
wire   [0:0] empty_2438_fu_929_p1;
wire   [0:0] xor_ln18975_fu_945_p2;
wire   [0:0] icmp_ln890_1169_fu_957_p2;
wire   [0:0] icmp_ln890_1170_fu_969_p2;
wire   [0:0] and_ln18975_2_fu_975_p2;
wire   [0:0] xor_ln18981_fu_995_p2;
wire   [0:0] and_ln18975_fu_951_p2;
wire   [0:0] or_ln18981_1_fu_1001_p2;
wire   [0:0] and_ln18975_1_fu_963_p2;
wire   [5:0] select_ln18981_fu_987_p3;
wire   [0:0] and_ln18981_1_fu_1013_p2;
wire   [0:0] or_ln18982_fu_1025_p2;
wire   [0:0] or_ln18982_1_fu_1031_p2;
wire   [5:0] add_ln691_1137_fu_1019_p2;
wire   [0:0] empty_2439_fu_1045_p1;
wire   [0:0] and_ln18981_fu_1007_p2;
wire   [3:0] tmp_344_fu_1075_p4;
wire   [3:0] tmp_343_fu_1065_p4;
wire   [3:0] select_ln18981_1_fu_1085_p3;
wire   [0:0] xor_ln19008_fu_1101_p2;
wire   [0:0] icmp_ln878_4_fu_1144_p2;
wire   [511:0] select_ln18926_1_fu_1158_p3;
wire   [1:0] select_ln18926_fu_1150_p3;
wire   [0:0] trunc_ln18934_fu_1170_p1;
wire   [255:0] data_split_V_0_fu_1166_p1;
wire   [255:0] r_fu_1190_p4;
wire   [9:0] add_ln890_198_fu_1238_p2;
wire   [10:0] add_ln890_199_fu_1251_p2;
wire   [2:0] trunc_ln18963_fu_1270_p1;
wire   [6:0] zext_ln18963_fu_1294_p1;
wire   [6:0] add_ln18963_fu_1298_p2;
wire   [0:0] icmp_ln878_2_fu_1341_p2;
wire   [511:0] select_ln18986_1_fu_1355_p3;
wire   [1:0] select_ln18986_fu_1347_p3;
wire   [0:0] trunc_ln18994_fu_1366_p1;
wire   [255:0] data_split_V_0_65_fu_1362_p1;
wire   [255:0] r_3_fu_1386_p4;
wire   [9:0] add_ln890_196_fu_1434_p2;
wire   [10:0] add_ln890_197_fu_1447_p2;
wire   [0:0] empty_2440_fu_1466_p1;
wire   [0:0] xor_ln19019_fu_1482_p2;
wire   [0:0] icmp_ln890_1161_fu_1494_p2;
wire   [0:0] icmp_ln890_1162_fu_1506_p2;
wire   [0:0] and_ln19019_2_fu_1512_p2;
wire   [0:0] xor_ln19025_fu_1532_p2;
wire   [0:0] and_ln19019_fu_1488_p2;
wire   [0:0] or_ln19025_1_fu_1538_p2;
wire   [0:0] and_ln19019_1_fu_1500_p2;
wire   [5:0] select_ln19025_fu_1524_p3;
wire   [0:0] and_ln19025_1_fu_1550_p2;
wire   [0:0] or_ln19026_fu_1562_p2;
wire   [0:0] or_ln19026_1_fu_1568_p2;
wire   [5:0] add_ln691_fu_1556_p2;
wire   [0:0] empty_2441_fu_1582_p1;
wire   [0:0] and_ln19025_fu_1544_p2;
wire   [3:0] tmp_340_fu_1612_p4;
wire   [3:0] tmp_fu_1602_p4;
wire   [3:0] select_ln19025_1_fu_1622_p3;
wire   [0:0] icmp_ln878301_fu_1665_p2;
wire   [511:0] select_ln19030_1_fu_1679_p3;
wire   [1:0] select_ln19030_fu_1671_p3;
wire   [0:0] trunc_ln19038_fu_1691_p1;
wire   [255:0] data_split_V_0_66_fu_1687_p1;
wire   [255:0] r_4_fu_1711_p4;
wire   [9:0] add_ln890_fu_1759_p2;
wire   [10:0] add_ln890_193_fu_1772_p2;
reg   [21:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 22'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
end

top_C_IO_L2_in_0_x0_local_C_ping_V #(
    .DataWidth( 512 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
local_C_ping_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_C_ping_V_address0),
    .ce0(local_C_ping_V_ce0),
    .q0(local_C_ping_V_q0),
    .address1(local_C_ping_V_addr_1_reg_2031),
    .ce1(local_C_ping_V_ce1),
    .we1(local_C_ping_V_we1),
    .d1(fifo_C_C_IO_L2_in_7_x124_dout)
);

top_C_IO_L2_in_0_x0_local_C_ping_V #(
    .DataWidth( 512 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
local_C_pong_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_C_pong_V_address0),
    .ce0(local_C_pong_V_ce0),
    .q0(local_C_pong_V_q0),
    .address1(local_C_pong_V_addr_reg_1869),
    .ce1(local_C_pong_V_ce1),
    .we1(local_C_pong_V_we1),
    .d1(fifo_C_C_IO_L2_in_7_x124_dout)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln19019_fu_1470_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state9))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state9))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state9);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_condition_pp1_exit_iter0_state17))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state16)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state17))) begin
            ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state17);
        end else if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if ((1'b1 == ap_CS_fsm_state16)) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state23) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state22)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state23))) begin
            ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state23);
        end else if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end else if ((1'b1 == ap_CS_fsm_state22)) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (((or_ln18881_reg_1827 == 1'd0) | ((1'd1 == and_ln18881_reg_1831) & (icmp_ln18975_fu_933_p2 == 1'd1))) | ((icmp_ln18915_fu_755_p2 == 1'd1) & (1'd0 == and_ln18881_reg_1831))))) begin
        arb_1_reg_305 <= arb_fu_1107_p2;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        arb_1_reg_305 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (((or_ln18881_reg_1827 == 1'd0) | ((1'd1 == and_ln18881_reg_1831) & (icmp_ln18975_fu_933_p2 == 1'd1))) | ((icmp_ln18915_fu_755_p2 == 1'd1) & (1'd0 == and_ln18881_reg_1831))))) begin
        c1_V_reg_281 <= add_ln691_1139_fu_1112_p2;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        c1_V_reg_281 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln886_fu_689_p2 == 1'd0) & (1'd0 == and_ln18881_fu_669_p2) & (icmp_ln890_fu_637_p2 == 1'd0))) begin
        c4_V_15_reg_317 <= 4'd0;
    end else if (((icmp_ln890_1167_fu_739_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        c4_V_15_reg_317 <= add_ln691_1135_reg_1851;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln18881_fu_669_p2) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln886_fu_689_p2 == 1'd0) & (icmp_ln890_fu_637_p2 == 1'd0))) begin
        c4_V_reg_484 <= 4'd0;
    end else if (((icmp_ln890_1166_fu_1308_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
        c4_V_reg_484 <= add_ln691_1133_reg_2013;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1165_fu_713_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln886_reg_1835 == 1'd0))) begin
        c5_V_63_reg_328 <= 5'd0;
    end else if (((fifo_C_C_IO_L2_in_7_x124_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        c5_V_63_reg_328 <= add_ln691_1136_reg_1864;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_1164_fu_1282_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12) & (icmp_ln886_reg_1835 == 1'd0))) begin
        c5_V_reg_495 <= 5'd0;
    end else if (((fifo_C_C_IO_L2_in_7_x124_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
        c5_V_reg_495 <= add_ln691_1134_reg_2026;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (((icmp_ln890_1164_fu_1282_p2 == 1'd1) & (or_ln18881_reg_1827 == 1'd1)) | ((icmp_ln886_reg_1835 == 1'd1) & (or_ln18881_reg_1827 == 1'd1))))) begin
        c6_V_127_reg_431 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        c6_V_127_reg_431 <= select_ln890_387_reg_1945;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (((icmp_ln886_reg_1835 == 1'd1) & (or_ln18881_reg_1827 == 1'd1)) | ((icmp_ln890_1165_fu_713_p2 == 1'd1) & (or_ln18881_reg_1827 == 1'd1))))) begin
        c6_V_128_reg_374 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        c6_V_128_reg_374 <= select_ln890_388_reg_1906;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_637_p2 == 1'd1))) begin
        c6_V_reg_572 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        c6_V_reg_572 <= select_ln890_reg_2122;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (((icmp_ln890_1164_fu_1282_p2 == 1'd1) & (or_ln18881_reg_1827 == 1'd1)) | ((icmp_ln886_reg_1835 == 1'd1) & (or_ln18881_reg_1827 == 1'd1))))) begin
        c7_V_65_reg_442 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        c7_V_65_reg_442 <= add_ln691_1140_fu_1429_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (((icmp_ln886_reg_1835 == 1'd1) & (or_ln18881_reg_1827 == 1'd1)) | ((icmp_ln890_1165_fu_713_p2 == 1'd1) & (or_ln18881_reg_1827 == 1'd1))))) begin
        c7_V_66_reg_385 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        c7_V_66_reg_385 <= add_ln691_1142_fu_1233_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_637_p2 == 1'd1))) begin
        c7_V_reg_583 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        c7_V_reg_583 <= add_ln691_1131_fu_1754_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (((icmp_ln890_1164_fu_1282_p2 == 1'd1) & (or_ln18881_reg_1827 == 1'd1)) | ((icmp_ln886_reg_1835 == 1'd1) & (or_ln18881_reg_1827 == 1'd1))))) begin
        indvar_flatten109_reg_407 <= 11'd0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        indvar_flatten109_reg_407 <= select_ln890_390_fu_1453_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (((icmp_ln890_1164_fu_1282_p2 == 1'd1) & (or_ln18881_reg_1827 == 1'd1)) | ((icmp_ln886_reg_1835 == 1'd1) & (or_ln18881_reg_1827 == 1'd1))))) begin
        indvar_flatten143_reg_396 <= 17'd0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        indvar_flatten143_reg_396 <= add_ln18975_reg_1916;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (((or_ln18881_reg_1827 == 1'd0) | ((1'd1 == and_ln18881_reg_1831) & (icmp_ln18975_fu_933_p2 == 1'd1))) | ((icmp_ln18915_fu_755_p2 == 1'd1) & (1'd0 == and_ln18881_reg_1831))))) begin
        indvar_flatten151_reg_270 <= add_ln890_195_reg_1809;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten151_reg_270 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln890_1163_fu_1653_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        indvar_flatten163_reg_594 <= add_ln890_194_fu_1647_p2;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        indvar_flatten163_reg_594 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_637_p2 == 1'd1))) begin
        indvar_flatten171_reg_560 <= 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        indvar_flatten171_reg_560 <= select_ln890_385_fu_1765_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_637_p2 == 1'd1))) begin
        indvar_flatten195_reg_548 <= 11'd0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        indvar_flatten195_reg_548 <= select_ln890_386_fu_1778_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_637_p2 == 1'd1))) begin
        indvar_flatten229_reg_537 <= 17'd0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        indvar_flatten229_reg_537 <= add_ln19019_reg_2093;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (((icmp_ln886_reg_1835 == 1'd1) & (or_ln18881_reg_1827 == 1'd1)) | ((icmp_ln890_1165_fu_713_p2 == 1'd1) & (or_ln18881_reg_1827 == 1'd1))))) begin
        indvar_flatten31_reg_350 <= 11'd0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        indvar_flatten31_reg_350 <= select_ln890_392_fu_1257_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (((icmp_ln886_reg_1835 == 1'd1) & (or_ln18881_reg_1827 == 1'd1)) | ((icmp_ln890_1165_fu_713_p2 == 1'd1) & (or_ln18881_reg_1827 == 1'd1))))) begin
        indvar_flatten65_reg_339 <= 17'd0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        indvar_flatten65_reg_339 <= add_ln18915_reg_1877;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln890_1174_fu_1329_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        indvar_flatten77_reg_506 <= add_ln890_200_fu_1323_p2;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        indvar_flatten77_reg_506 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (((icmp_ln886_reg_1835 == 1'd1) & (or_ln18881_reg_1827 == 1'd1)) | ((icmp_ln890_1165_fu_713_p2 == 1'd1) & (or_ln18881_reg_1827 == 1'd1))))) begin
        indvar_flatten7_reg_362 <= 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        indvar_flatten7_reg_362 <= select_ln890_391_fu_1244_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (((icmp_ln890_1164_fu_1282_p2 == 1'd1) & (or_ln18881_reg_1827 == 1'd1)) | ((icmp_ln886_reg_1835 == 1'd1) & (or_ln18881_reg_1827 == 1'd1))))) begin
        indvar_flatten85_reg_419 <= 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        indvar_flatten85_reg_419 <= select_ln890_389_fu_1440_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln890_1175_fu_1132_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_453 <= add_ln890_201_fu_1126_p2;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        indvar_flatten_reg_453 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (((or_ln18881_reg_1827 == 1'd0) | ((1'd1 == and_ln18881_reg_1831) & (icmp_ln18975_fu_933_p2 == 1'd1))) | ((icmp_ln18915_fu_755_p2 == 1'd1) & (1'd0 == and_ln18881_reg_1831))))) begin
        intra_trans_en_reg_292 <= 1'd1;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        intra_trans_en_reg_292 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln890_1174_reg_2055 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        n_V_1_reg_517 <= add_ln691_1141_reg_2064;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        n_V_1_reg_517 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln890_1175_reg_1975 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        n_V_2_reg_464 <= add_ln691_1143_reg_1984;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        n_V_2_reg_464 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln890_1163_reg_2142 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        n_V_reg_605 <= add_ln691_1132_reg_2151;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        n_V_reg_605 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln890_1174_fu_1329_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        p_Val2_3_reg_528 <= zext_ln1497_1_fu_1396_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        p_Val2_3_reg_528 <= local_C_pong_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln890_1163_fu_1653_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        p_Val2_4_reg_616 <= zext_ln1497_fu_1721_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        p_Val2_4_reg_616 <= local_C_ping_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln890_1175_fu_1132_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_s_reg_475 <= zext_ln1497_2_fu_1200_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_Val2_s_reg_475 <= local_C_ping_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (or_ln18881_reg_1827 == 1'd1) & (1'd0 == and_ln18881_reg_1831))) begin
        add_ln18915_reg_1877 <= add_ln18915_fu_745_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln18881_reg_1831) & (1'b1 == ap_CS_fsm_state6) & (or_ln18881_reg_1827 == 1'd1))) begin
        add_ln18975_reg_1916 <= add_ln18975_fu_923_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        add_ln19019_reg_2093 <= add_ln19019_fu_1460_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln890_1163_fu_1653_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        add_ln691_1132_reg_2151 <= add_ln691_1132_fu_1725_p2;
        data_split_V_1_10_fu_196 <= data_split_V_1_14_fu_1703_p3;
        data_split_V_1_11_fu_200 <= data_split_V_1_13_fu_1695_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln886_reg_1835 == 1'd0))) begin
        add_ln691_1133_reg_2013 <= add_ln691_1133_fu_1264_p2;
        tmp_391_cast_reg_2018[6 : 4] <= tmp_391_cast_fu_1274_p3[6 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        add_ln691_1134_reg_2026 <= add_ln691_1134_fu_1288_p2;
        local_C_ping_V_addr_1_reg_2031 <= zext_ln18963_1_fu_1303_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln886_reg_1835 == 1'd0))) begin
        add_ln691_1135_reg_1851 <= add_ln691_1135_fu_695_p2;
        tmp_392_cast_reg_1856[6 : 4] <= tmp_392_cast_fu_705_p3[6 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln691_1136_reg_1864 <= add_ln691_1136_fu_719_p2;
        local_C_pong_V_addr_reg_1869 <= zext_ln18903_1_fu_734_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln890_1174_fu_1329_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        add_ln691_1141_reg_2064 <= add_ln691_1141_fu_1400_p2;
        data_split_V_1_6_fu_180 <= data_split_V_1_17_fu_1378_p3;
        data_split_V_1_9_fu_184 <= data_split_V_1_16_fu_1370_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln890_1175_fu_1132_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln691_1143_reg_1984 <= add_ln691_1143_fu_1204_p2;
        data_split_V_1_3_fu_176 <= data_split_V_1_19_fu_1174_p3;
        data_split_V_1_fu_172 <= data_split_V_1_20_fu_1182_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln890_195_reg_1809 <= add_ln890_195_fu_631_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_637_p2 == 1'd0))) begin
        and_ln18881_reg_1831 <= and_ln18881_fu_669_p2;
        icmp_ln886_reg_1835 <= icmp_ln886_fu_689_p2;
        icmp_ln890299_reg_1817 <= icmp_ln890299_fu_643_p2;
        or_ln18881_reg_1827 <= or_ln18881_fu_657_p2;
        select_ln18881_reg_1822 <= select_ln18881_fu_649_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln890_1174_fu_1329_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln878_3_reg_2069 <= icmp_ln878_3_fu_1406_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln890_1175_fu_1132_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln878_5_reg_1989 <= icmp_ln878_5_fu_1210_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln890_1163_fu_1653_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        icmp_ln878_reg_2156 <= icmp_ln878_fu_1731_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln19019_fu_1470_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        icmp_ln890_1160_reg_2101 <= icmp_ln890_1160_fu_1476_p2;
        or_ln19025_reg_2106 <= or_ln19025_fu_1518_p2;
        select_ln19026_1_reg_2117 <= select_ln19026_1_fu_1586_p3;
        select_ln19026_2_reg_2127 <= select_ln19026_2_fu_1630_p3;
        select_ln19026_reg_2111 <= select_ln19026_fu_1574_p3;
        select_ln890_reg_2122 <= select_ln890_fu_1594_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        icmp_ln890_1163_reg_2142 <= icmp_ln890_1163_fu_1653_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln18881_reg_1831) & (icmp_ln18975_fu_933_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (or_ln18881_reg_1827 == 1'd1))) begin
        icmp_ln890_1168_reg_1924 <= icmp_ln890_1168_fu_939_p2;
        or_ln18981_reg_1929 <= or_ln18981_fu_981_p2;
        select_ln18982_1_reg_1940 <= select_ln18982_1_fu_1049_p3;
        select_ln18982_2_reg_1950 <= select_ln18982_2_fu_1093_p3;
        select_ln18982_reg_1934 <= select_ln18982_fu_1037_p3;
        select_ln890_387_reg_1945 <= select_ln890_387_fu_1057_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln18915_fu_755_p2 == 1'd0) & (or_ln18881_reg_1827 == 1'd1) & (1'd0 == and_ln18881_reg_1831))) begin
        icmp_ln890_1171_reg_1885 <= icmp_ln890_1171_fu_761_p2;
        or_ln18921_reg_1890 <= or_ln18921_fu_803_p2;
        select_ln18922_1_reg_1901 <= select_ln18922_1_fu_871_p3;
        select_ln18922_2_reg_1911 <= select_ln18922_2_fu_915_p3;
        select_ln18922_reg_1895 <= select_ln18922_fu_859_p3;
        select_ln890_388_reg_1906 <= select_ln890_388_fu_879_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln890_1174_reg_2055 <= icmp_ln890_1174_fu_1329_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln890_1175_reg_1975 <= icmp_ln890_1175_fu_1132_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        in_data_V_3_reg_2044 <= local_C_pong_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state8))) begin
        reg_625 <= local_C_ping_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln878_5_fu_1210_p2 == 1'd1) & (icmp_ln890_1175_fu_1132_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln18938_reg_1993 <= select_ln18938_fu_1216_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln878_3_fu_1406_p2 == 1'd1) & (icmp_ln890_1174_fu_1329_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        select_ln18998_reg_2073 <= select_ln18998_fu_1412_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln878_fu_1731_p2 == 1'd1) & (icmp_ln890_1163_fu_1653_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        select_ln19042_reg_2160 <= select_ln19042_fu_1737_p3;
    end
end

always @ (*) begin
    if ((icmp_ln890_1175_fu_1132_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state9 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state9 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln890_1174_fu_1329_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state17 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state17 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln890_1163_fu_1653_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state23 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state23 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln19019_fu_1470_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (icmp_ln890_1174_reg_2055 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_n_V_1_phi_fu_521_p4 = add_ln691_1141_reg_2064;
    end else begin
        ap_phi_mux_n_V_1_phi_fu_521_p4 = n_V_1_reg_517;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln890_1175_reg_1975 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_n_V_2_phi_fu_468_p4 = add_ln691_1143_reg_1984;
    end else begin
        ap_phi_mux_n_V_2_phi_fu_468_p4 = n_V_2_reg_464;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln890_1163_reg_2142 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        ap_phi_mux_n_V_phi_fu_609_p4 = add_ln691_1132_reg_2151;
    end else begin
        ap_phi_mux_n_V_phi_fu_609_p4 = n_V_reg_605;
    end
end

always @ (*) begin
    if (((icmp_ln19019_fu_1470_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state5))) begin
        fifo_C_C_IO_L2_in_7_x124_blk_n = fifo_C_C_IO_L2_in_7_x124_empty_n;
    end else begin
        fifo_C_C_IO_L2_in_7_x124_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((fifo_C_C_IO_L2_in_7_x124_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((fifo_C_C_IO_L2_in_7_x124_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state5)))) begin
        fifo_C_C_IO_L2_in_7_x124_read = 1'b1;
    end else begin
        fifo_C_C_IO_L2_in_7_x124_read = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln878_3_reg_2069 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln878_5_reg_1989 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln878_reg_2156 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1)))) begin
        fifo_C_PE_0_7_x1136_blk_n = fifo_C_PE_0_7_x1136_full_n;
    end else begin
        fifo_C_PE_0_7_x1136_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_01001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln878_reg_2156 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        fifo_C_PE_0_7_x1136_din = select_ln19042_reg_2160;
    end else if (((icmp_ln878_3_reg_2069 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_01001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        fifo_C_PE_0_7_x1136_din = select_ln18998_reg_2073;
    end else if (((icmp_ln878_5_reg_1989 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_C_PE_0_7_x1136_din = select_ln18938_reg_1993;
    end else begin
        fifo_C_PE_0_7_x1136_din = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln878_3_reg_2069 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln878_5_reg_1989 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln878_reg_2156 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1)))) begin
        fifo_C_PE_0_7_x1136_write = 1'b1;
    end else begin
        fifo_C_PE_0_7_x1136_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        local_C_ping_V_address0 = tmp_s_fu_1638_p4;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        local_C_ping_V_address0 = tmp_8_fu_1117_p4;
    end else begin
        local_C_ping_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state7))) begin
        local_C_ping_V_ce0 = 1'b1;
    end else begin
        local_C_ping_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((fifo_C_C_IO_L2_in_7_x124_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
        local_C_ping_V_ce1 = 1'b1;
    end else begin
        local_C_ping_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((fifo_C_C_IO_L2_in_7_x124_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
        local_C_ping_V_we1 = 1'b1;
    end else begin
        local_C_ping_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        local_C_pong_V_ce0 = 1'b1;
    end else begin
        local_C_pong_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((fifo_C_C_IO_L2_in_7_x124_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        local_C_pong_V_ce1 = 1'b1;
    end else begin
        local_C_pong_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((fifo_C_C_IO_L2_in_7_x124_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        local_C_pong_V_we1 = 1'b1;
    end else begin
        local_C_pong_V_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_637_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else if (((1'd1 == and_ln18881_fu_669_p2) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_637_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & ((icmp_ln890_1165_fu_713_p2 == 1'd1) | (icmp_ln886_reg_1835 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln890_1167_fu_739_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((fifo_C_C_IO_L2_in_7_x124_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (((or_ln18881_reg_1827 == 1'd0) | ((1'd1 == and_ln18881_reg_1831) & (icmp_ln18975_fu_933_p2 == 1'd1))) | ((icmp_ln18915_fu_755_p2 == 1'd1) & (1'd0 == and_ln18881_reg_1831))))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if (((1'd1 == and_ln18881_reg_1831) & (icmp_ln18975_fu_933_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (or_ln18881_reg_1827 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln890_1175_fu_1132_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln890_1175_fu_1132_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & ((icmp_ln890_1164_fu_1282_p2 == 1'd1) | (icmp_ln886_reg_1835 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((icmp_ln890_1166_fu_1308_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((fifo_C_C_IO_L2_in_7_x124_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln890_1174_fu_1329_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln890_1174_fu_1329_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state20 : begin
            if (((icmp_ln19019_fu_1470_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if (~((1'b0 == ap_block_pp2_stage0_subdone) & (icmp_ln890_1163_fu_1653_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((1'b0 == ap_block_pp2_stage0_subdone) & (icmp_ln890_1163_fu_1653_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_i_i720_cast_fu_683_p2 = ($signed(6'd41) - $signed(p_shl_fu_675_p3));

assign add_ln18903_fu_729_p2 = (tmp_392_cast_reg_1856 + zext_ln18903_fu_725_p1);

assign add_ln18915_fu_745_p2 = (indvar_flatten65_reg_339 + 17'd1);

assign add_ln18963_fu_1298_p2 = (tmp_391_cast_reg_2018 + zext_ln18963_fu_1294_p1);

assign add_ln18975_fu_923_p2 = (indvar_flatten143_reg_396 + 17'd1);

assign add_ln19019_fu_1460_p2 = (indvar_flatten229_reg_537 + 17'd1);

assign add_ln691_1131_fu_1754_p2 = (select_ln19026_reg_2111 + 4'd1);

assign add_ln691_1132_fu_1725_p2 = (select_ln19030_fu_1671_p3 + 2'd1);

assign add_ln691_1133_fu_1264_p2 = (c4_V_reg_484 + 4'd1);

assign add_ln691_1134_fu_1288_p2 = (c5_V_reg_495 + 5'd1);

assign add_ln691_1135_fu_695_p2 = (c4_V_15_reg_317 + 4'd1);

assign add_ln691_1136_fu_719_p2 = (c5_V_63_reg_328 + 5'd1);

assign add_ln691_1137_fu_1019_p2 = (select_ln18981_fu_987_p3 + 6'd1);

assign add_ln691_1138_fu_841_p2 = (select_ln18921_fu_809_p3 + 6'd1);

assign add_ln691_1139_fu_1112_p2 = (select_ln18881_reg_1822 + 3'd1);

assign add_ln691_1140_fu_1429_p2 = (select_ln18982_reg_1934 + 4'd1);

assign add_ln691_1141_fu_1400_p2 = (select_ln18986_fu_1347_p3 + 2'd1);

assign add_ln691_1142_fu_1233_p2 = (select_ln18922_reg_1895 + 4'd1);

assign add_ln691_1143_fu_1204_p2 = (select_ln18926_fu_1150_p3 + 2'd1);

assign add_ln691_fu_1556_p2 = (select_ln19025_fu_1524_p3 + 6'd1);

assign add_ln890_193_fu_1772_p2 = (indvar_flatten195_reg_548 + 11'd1);

assign add_ln890_194_fu_1647_p2 = (indvar_flatten163_reg_594 + 6'd1);

assign add_ln890_195_fu_631_p2 = (indvar_flatten151_reg_270 + 5'd1);

assign add_ln890_196_fu_1434_p2 = (indvar_flatten85_reg_419 + 10'd1);

assign add_ln890_197_fu_1447_p2 = (indvar_flatten109_reg_407 + 11'd1);

assign add_ln890_198_fu_1238_p2 = (indvar_flatten7_reg_362 + 10'd1);

assign add_ln890_199_fu_1251_p2 = (indvar_flatten31_reg_350 + 11'd1);

assign add_ln890_200_fu_1323_p2 = (indvar_flatten77_reg_506 + 6'd1);

assign add_ln890_201_fu_1126_p2 = (indvar_flatten_reg_453 + 6'd1);

assign add_ln890_fu_1759_p2 = (indvar_flatten171_reg_560 + 10'd1);

assign and_ln18881_fu_669_p2 = (xor_ln18881_fu_663_p2 & arb_1_reg_305);

assign and_ln18915_1_fu_785_p2 = (xor_ln18915_fu_767_p2 & icmp_ln890_1172_fu_779_p2);

assign and_ln18915_2_fu_797_p2 = (xor_ln18915_fu_767_p2 & icmp_ln890_1173_fu_791_p2);

assign and_ln18915_fu_773_p2 = (xor_ln18915_fu_767_p2 & empty_fu_751_p1);

assign and_ln18921_1_fu_835_p2 = (or_ln18921_1_fu_823_p2 & and_ln18915_1_fu_785_p2);

assign and_ln18921_fu_829_p2 = (or_ln18921_1_fu_823_p2 & and_ln18915_fu_773_p2);

assign and_ln18975_1_fu_963_p2 = (xor_ln18975_fu_945_p2 & icmp_ln890_1169_fu_957_p2);

assign and_ln18975_2_fu_975_p2 = (xor_ln18975_fu_945_p2 & icmp_ln890_1170_fu_969_p2);

assign and_ln18975_fu_951_p2 = (xor_ln18975_fu_945_p2 & empty_2438_fu_929_p1);

assign and_ln18981_1_fu_1013_p2 = (or_ln18981_1_fu_1001_p2 & and_ln18975_1_fu_963_p2);

assign and_ln18981_fu_1007_p2 = (or_ln18981_1_fu_1001_p2 & and_ln18975_fu_951_p2);

assign and_ln19019_1_fu_1500_p2 = (xor_ln19019_fu_1482_p2 & icmp_ln890_1161_fu_1494_p2);

assign and_ln19019_2_fu_1512_p2 = (xor_ln19019_fu_1482_p2 & icmp_ln890_1162_fu_1506_p2);

assign and_ln19019_fu_1488_p2 = (xor_ln19019_fu_1482_p2 & empty_2440_fu_1466_p1);

assign and_ln19025_1_fu_1550_p2 = (or_ln19025_1_fu_1538_p2 & and_ln19019_1_fu_1500_p2);

assign and_ln19025_fu_1544_p2 = (or_ln19025_1_fu_1538_p2 & and_ln19019_fu_1488_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((icmp_ln878_5_reg_1989 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (fifo_C_PE_0_7_x1136_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((icmp_ln878_5_reg_1989 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (fifo_C_PE_0_7_x1136_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((icmp_ln878_5_reg_1989 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (fifo_C_PE_0_7_x1136_full_n == 1'b0));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = ((icmp_ln878_3_reg_2069 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (fifo_C_PE_0_7_x1136_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((icmp_ln878_3_reg_2069 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (fifo_C_PE_0_7_x1136_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((icmp_ln878_3_reg_2069 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (fifo_C_PE_0_7_x1136_full_n == 1'b0));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_01001 = ((fifo_C_PE_0_7_x1136_full_n == 1'b0) & (icmp_ln878_reg_2156 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage0_11001 = ((fifo_C_PE_0_7_x1136_full_n == 1'b0) & (icmp_ln878_reg_2156 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = ((fifo_C_PE_0_7_x1136_full_n == 1'b0) & (icmp_ln878_reg_2156 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state10_pp0_stage0_iter1 = ((icmp_ln878_5_reg_1989 == 1'd1) & (fifo_C_PE_0_7_x1136_full_n == 1'b0));
end

assign ap_block_state17_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state18_pp1_stage0_iter1 = ((icmp_ln878_3_reg_2069 == 1'd1) & (fifo_C_PE_0_7_x1136_full_n == 1'b0));
end

assign ap_block_state23_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state24_pp2_stage0_iter1 = ((fifo_C_PE_0_7_x1136_full_n == 1'b0) & (icmp_ln878_reg_2156 == 1'd1));
end

assign ap_block_state9_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign arb_fu_1107_p2 = (xor_ln19008_fu_1101_p2 | icmp_ln890299_reg_1817);

assign data_split_V_0_65_fu_1362_p1 = select_ln18986_1_fu_1355_p3[255:0];

assign data_split_V_0_66_fu_1687_p1 = select_ln19030_1_fu_1679_p3[255:0];

assign data_split_V_0_fu_1166_p1 = select_ln18926_1_fu_1158_p3[255:0];

assign data_split_V_1_13_fu_1695_p3 = ((trunc_ln19038_fu_1691_p1[0:0] == 1'b1) ? data_split_V_0_66_fu_1687_p1 : data_split_V_1_11_fu_200);

assign data_split_V_1_14_fu_1703_p3 = ((trunc_ln19038_fu_1691_p1[0:0] == 1'b1) ? data_split_V_1_10_fu_196 : data_split_V_0_66_fu_1687_p1);

assign data_split_V_1_16_fu_1370_p3 = ((trunc_ln18994_fu_1366_p1[0:0] == 1'b1) ? data_split_V_0_65_fu_1362_p1 : data_split_V_1_9_fu_184);

assign data_split_V_1_17_fu_1378_p3 = ((trunc_ln18994_fu_1366_p1[0:0] == 1'b1) ? data_split_V_1_6_fu_180 : data_split_V_0_65_fu_1362_p1);

assign data_split_V_1_19_fu_1174_p3 = ((trunc_ln18934_fu_1170_p1[0:0] == 1'b1) ? data_split_V_0_fu_1166_p1 : data_split_V_1_3_fu_176);

assign data_split_V_1_20_fu_1182_p3 = ((trunc_ln18934_fu_1170_p1[0:0] == 1'b1) ? data_split_V_1_fu_172 : data_split_V_0_fu_1166_p1);

assign empty_2437_fu_867_p1 = add_ln691_1138_fu_841_p2[0:0];

assign empty_2438_fu_929_p1 = c6_V_127_reg_431[0:0];

assign empty_2439_fu_1045_p1 = add_ln691_1137_fu_1019_p2[0:0];

assign empty_2440_fu_1466_p1 = c6_V_reg_572[0:0];

assign empty_2441_fu_1582_p1 = add_ln691_fu_1556_p2[0:0];

assign empty_fu_751_p1 = c6_V_128_reg_374[0:0];

assign icmp_ln18915_fu_755_p2 = ((indvar_flatten65_reg_339 == 17'd65536) ? 1'b1 : 1'b0);

assign icmp_ln18975_fu_933_p2 = ((indvar_flatten143_reg_396 == 17'd65536) ? 1'b1 : 1'b0);

assign icmp_ln19019_fu_1470_p2 = ((indvar_flatten229_reg_537 == 17'd65536) ? 1'b1 : 1'b0);

assign icmp_ln878301_fu_1665_p2 = ((ap_phi_mux_n_V_phi_fu_609_p4 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln878_2_fu_1341_p2 = ((ap_phi_mux_n_V_1_phi_fu_521_p4 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln878_3_fu_1406_p2 = ((add_ln691_1141_fu_1400_p2 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln878_4_fu_1144_p2 = ((ap_phi_mux_n_V_2_phi_fu_468_p4 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln878_5_fu_1210_p2 = ((add_ln691_1143_fu_1204_p2 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_1731_p2 = ((add_ln691_1132_fu_1725_p2 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln886_fu_689_p2 = ((add_i_i720_cast_fu_683_p2 < 6'd7) ? 1'b1 : 1'b0);

assign icmp_ln890299_fu_643_p2 = ((c1_V_reg_281 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln890_1160_fu_1476_p2 = ((indvar_flatten195_reg_548 == 11'd512) ? 1'b1 : 1'b0);

assign icmp_ln890_1161_fu_1494_p2 = ((c7_V_reg_583 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1162_fu_1506_p2 = ((indvar_flatten171_reg_560 == 10'd256) ? 1'b1 : 1'b0);

assign icmp_ln890_1163_fu_1653_p2 = ((indvar_flatten163_reg_594 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1164_fu_1282_p2 = ((c4_V_reg_484 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1165_fu_713_p2 = ((c4_V_15_reg_317 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1166_fu_1308_p2 = ((c5_V_reg_495 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1167_fu_739_p2 = ((c5_V_63_reg_328 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_1168_fu_939_p2 = ((indvar_flatten109_reg_407 == 11'd512) ? 1'b1 : 1'b0);

assign icmp_ln890_1169_fu_957_p2 = ((c7_V_65_reg_442 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1170_fu_969_p2 = ((indvar_flatten85_reg_419 == 10'd256) ? 1'b1 : 1'b0);

assign icmp_ln890_1171_fu_761_p2 = ((indvar_flatten31_reg_350 == 11'd512) ? 1'b1 : 1'b0);

assign icmp_ln890_1172_fu_779_p2 = ((c7_V_66_reg_385 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_1173_fu_791_p2 = ((indvar_flatten7_reg_362 == 10'd256) ? 1'b1 : 1'b0);

assign icmp_ln890_1174_fu_1329_p2 = ((indvar_flatten77_reg_506 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_1175_fu_1132_p2 = ((indvar_flatten_reg_453 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_637_p2 = ((indvar_flatten151_reg_270 == 5'd24) ? 1'b1 : 1'b0);

assign local_C_pong_V_address0 = tmp_7_fu_1314_p4;

assign or_ln18881_fu_657_p2 = (intra_trans_en_reg_292 | icmp_ln890299_fu_643_p2);

assign or_ln18921_1_fu_823_p2 = (xor_ln18921_fu_817_p2 | icmp_ln890_1171_fu_761_p2);

assign or_ln18921_fu_803_p2 = (icmp_ln890_1171_fu_761_p2 | and_ln18915_2_fu_797_p2);

assign or_ln18922_1_fu_853_p2 = (or_ln18922_fu_847_p2 | icmp_ln890_1171_fu_761_p2);

assign or_ln18922_fu_847_p2 = (and_ln18921_1_fu_835_p2 | and_ln18915_2_fu_797_p2);

assign or_ln18981_1_fu_1001_p2 = (xor_ln18981_fu_995_p2 | icmp_ln890_1168_fu_939_p2);

assign or_ln18981_fu_981_p2 = (icmp_ln890_1168_fu_939_p2 | and_ln18975_2_fu_975_p2);

assign or_ln18982_1_fu_1031_p2 = (or_ln18982_fu_1025_p2 | icmp_ln890_1168_fu_939_p2);

assign or_ln18982_fu_1025_p2 = (and_ln18981_1_fu_1013_p2 | and_ln18975_2_fu_975_p2);

assign or_ln19025_1_fu_1538_p2 = (xor_ln19025_fu_1532_p2 | icmp_ln890_1160_fu_1476_p2);

assign or_ln19025_fu_1518_p2 = (icmp_ln890_1160_fu_1476_p2 | and_ln19019_2_fu_1512_p2);

assign or_ln19026_1_fu_1568_p2 = (or_ln19026_fu_1562_p2 | icmp_ln890_1160_fu_1476_p2);

assign or_ln19026_fu_1562_p2 = (and_ln19025_1_fu_1550_p2 | and_ln19019_2_fu_1512_p2);

assign p_shl_fu_675_p3 = {{select_ln18881_fu_649_p3}, {3'd0}};

assign r_3_fu_1386_p4 = {{select_ln18986_1_fu_1355_p3[511:256]}};

assign r_4_fu_1711_p4 = {{select_ln19030_1_fu_1679_p3[511:256]}};

assign r_fu_1190_p4 = {{select_ln18926_1_fu_1158_p3[511:256]}};

assign select_ln18881_fu_649_p3 = ((icmp_ln890299_fu_643_p2[0:0] == 1'b1) ? 3'd0 : c1_V_reg_281);

assign select_ln18921_1_fu_907_p3 = ((or_ln18921_fu_803_p2[0:0] == 1'b1) ? 4'd0 : tmp_346_fu_897_p4);

assign select_ln18921_fu_809_p3 = ((or_ln18921_fu_803_p2[0:0] == 1'b1) ? 6'd0 : c6_V_128_reg_374);

assign select_ln18922_1_fu_871_p3 = ((and_ln18921_1_fu_835_p2[0:0] == 1'b1) ? empty_2437_fu_867_p1 : and_ln18921_fu_829_p2);

assign select_ln18922_2_fu_915_p3 = ((and_ln18921_1_fu_835_p2[0:0] == 1'b1) ? tmp_345_fu_887_p4 : select_ln18921_1_fu_907_p3);

assign select_ln18922_fu_859_p3 = ((or_ln18922_1_fu_853_p2[0:0] == 1'b1) ? 4'd0 : c7_V_66_reg_385);

assign select_ln18926_1_fu_1158_p3 = ((icmp_ln878_4_fu_1144_p2[0:0] == 1'b1) ? reg_625 : p_Val2_s_reg_475);

assign select_ln18926_fu_1150_p3 = ((icmp_ln878_4_fu_1144_p2[0:0] == 1'b1) ? 2'd0 : ap_phi_mux_n_V_2_phi_fu_468_p4);

assign select_ln18938_fu_1216_p3 = ((select_ln18922_1_reg_1901[0:0] == 1'b1) ? data_split_V_1_19_fu_1174_p3 : data_split_V_1_20_fu_1182_p3);

assign select_ln18981_1_fu_1085_p3 = ((or_ln18981_fu_981_p2[0:0] == 1'b1) ? 4'd0 : tmp_344_fu_1075_p4);

assign select_ln18981_fu_987_p3 = ((or_ln18981_fu_981_p2[0:0] == 1'b1) ? 6'd0 : c6_V_127_reg_431);

assign select_ln18982_1_fu_1049_p3 = ((and_ln18981_1_fu_1013_p2[0:0] == 1'b1) ? empty_2439_fu_1045_p1 : and_ln18981_fu_1007_p2);

assign select_ln18982_2_fu_1093_p3 = ((and_ln18981_1_fu_1013_p2[0:0] == 1'b1) ? tmp_343_fu_1065_p4 : select_ln18981_1_fu_1085_p3);

assign select_ln18982_fu_1037_p3 = ((or_ln18982_1_fu_1031_p2[0:0] == 1'b1) ? 4'd0 : c7_V_65_reg_442);

assign select_ln18986_1_fu_1355_p3 = ((icmp_ln878_2_fu_1341_p2[0:0] == 1'b1) ? in_data_V_3_reg_2044 : p_Val2_3_reg_528);

assign select_ln18986_fu_1347_p3 = ((icmp_ln878_2_fu_1341_p2[0:0] == 1'b1) ? 2'd0 : ap_phi_mux_n_V_1_phi_fu_521_p4);

assign select_ln18998_fu_1412_p3 = ((select_ln18982_1_reg_1940[0:0] == 1'b1) ? data_split_V_1_16_fu_1370_p3 : data_split_V_1_17_fu_1378_p3);

assign select_ln19025_1_fu_1622_p3 = ((or_ln19025_fu_1518_p2[0:0] == 1'b1) ? 4'd0 : tmp_340_fu_1612_p4);

assign select_ln19025_fu_1524_p3 = ((or_ln19025_fu_1518_p2[0:0] == 1'b1) ? 6'd0 : c6_V_reg_572);

assign select_ln19026_1_fu_1586_p3 = ((and_ln19025_1_fu_1550_p2[0:0] == 1'b1) ? empty_2441_fu_1582_p1 : and_ln19025_fu_1544_p2);

assign select_ln19026_2_fu_1630_p3 = ((and_ln19025_1_fu_1550_p2[0:0] == 1'b1) ? tmp_fu_1602_p4 : select_ln19025_1_fu_1622_p3);

assign select_ln19026_fu_1574_p3 = ((or_ln19026_1_fu_1568_p2[0:0] == 1'b1) ? 4'd0 : c7_V_reg_583);

assign select_ln19030_1_fu_1679_p3 = ((icmp_ln878301_fu_1665_p2[0:0] == 1'b1) ? reg_625 : p_Val2_4_reg_616);

assign select_ln19030_fu_1671_p3 = ((icmp_ln878301_fu_1665_p2[0:0] == 1'b1) ? 2'd0 : ap_phi_mux_n_V_phi_fu_609_p4);

assign select_ln19042_fu_1737_p3 = ((select_ln19026_1_reg_2117[0:0] == 1'b1) ? data_split_V_1_13_fu_1695_p3 : data_split_V_1_14_fu_1703_p3);

assign select_ln890_385_fu_1765_p3 = ((or_ln19025_reg_2106[0:0] == 1'b1) ? 10'd1 : add_ln890_fu_1759_p2);

assign select_ln890_386_fu_1778_p3 = ((icmp_ln890_1160_reg_2101[0:0] == 1'b1) ? 11'd1 : add_ln890_193_fu_1772_p2);

assign select_ln890_387_fu_1057_p3 = ((and_ln18981_1_fu_1013_p2[0:0] == 1'b1) ? add_ln691_1137_fu_1019_p2 : select_ln18981_fu_987_p3);

assign select_ln890_388_fu_879_p3 = ((and_ln18921_1_fu_835_p2[0:0] == 1'b1) ? add_ln691_1138_fu_841_p2 : select_ln18921_fu_809_p3);

assign select_ln890_389_fu_1440_p3 = ((or_ln18981_reg_1929[0:0] == 1'b1) ? 10'd1 : add_ln890_196_fu_1434_p2);

assign select_ln890_390_fu_1453_p3 = ((icmp_ln890_1168_reg_1924[0:0] == 1'b1) ? 11'd1 : add_ln890_197_fu_1447_p2);

assign select_ln890_391_fu_1244_p3 = ((or_ln18921_reg_1890[0:0] == 1'b1) ? 10'd1 : add_ln890_198_fu_1238_p2);

assign select_ln890_392_fu_1257_p3 = ((icmp_ln890_1171_reg_1885[0:0] == 1'b1) ? 11'd1 : add_ln890_199_fu_1251_p2);

assign select_ln890_fu_1594_p3 = ((and_ln19025_1_fu_1550_p2[0:0] == 1'b1) ? add_ln691_fu_1556_p2 : select_ln19025_fu_1524_p3);

assign tmp_340_fu_1612_p4 = {{c6_V_reg_572[4:1]}};

assign tmp_343_fu_1065_p4 = {{add_ln691_1137_fu_1019_p2[4:1]}};

assign tmp_344_fu_1075_p4 = {{c6_V_127_reg_431[4:1]}};

assign tmp_345_fu_887_p4 = {{add_ln691_1138_fu_841_p2[4:1]}};

assign tmp_346_fu_897_p4 = {{c6_V_128_reg_374[4:1]}};

assign tmp_391_cast_fu_1274_p3 = {{trunc_ln18963_fu_1270_p1}, {4'd0}};

assign tmp_392_cast_fu_705_p3 = {{trunc_ln18903_fu_701_p1}, {4'd0}};

assign tmp_7_fu_1314_p4 = {{{{56'd0}, {select_ln18982_reg_1934}}}, {select_ln18982_2_reg_1950}};

assign tmp_8_fu_1117_p4 = {{{{56'd0}, {select_ln18922_reg_1895}}}, {select_ln18922_2_reg_1911}};

assign tmp_fu_1602_p4 = {{add_ln691_fu_1556_p2[4:1]}};

assign tmp_s_fu_1638_p4 = {{{{56'd0}, {select_ln19026_reg_2111}}}, {select_ln19026_2_reg_2127}};

assign trunc_ln18903_fu_701_p1 = c4_V_15_reg_317[2:0];

assign trunc_ln18934_fu_1170_p1 = select_ln18926_fu_1150_p3[0:0];

assign trunc_ln18963_fu_1270_p1 = c4_V_reg_484[2:0];

assign trunc_ln18994_fu_1366_p1 = select_ln18986_fu_1347_p3[0:0];

assign trunc_ln19038_fu_1691_p1 = select_ln19030_fu_1671_p3[0:0];

assign xor_ln18881_fu_663_p2 = (icmp_ln890299_fu_643_p2 ^ 1'd1);

assign xor_ln18915_fu_767_p2 = (icmp_ln890_1171_fu_761_p2 ^ 1'd1);

assign xor_ln18921_fu_817_p2 = (icmp_ln890_1173_fu_791_p2 ^ 1'd1);

assign xor_ln18975_fu_945_p2 = (icmp_ln890_1168_fu_939_p2 ^ 1'd1);

assign xor_ln18981_fu_995_p2 = (icmp_ln890_1170_fu_969_p2 ^ 1'd1);

assign xor_ln19008_fu_1101_p2 = (arb_1_reg_305 ^ 1'd1);

assign xor_ln19019_fu_1482_p2 = (icmp_ln890_1160_fu_1476_p2 ^ 1'd1);

assign xor_ln19025_fu_1532_p2 = (icmp_ln890_1162_fu_1506_p2 ^ 1'd1);

assign zext_ln1497_1_fu_1396_p1 = r_3_fu_1386_p4;

assign zext_ln1497_2_fu_1200_p1 = r_fu_1190_p4;

assign zext_ln1497_fu_1721_p1 = r_4_fu_1711_p4;

assign zext_ln18903_1_fu_734_p1 = add_ln18903_fu_729_p2;

assign zext_ln18903_fu_725_p1 = c5_V_63_reg_328;

assign zext_ln18963_1_fu_1303_p1 = add_ln18963_fu_1298_p2;

assign zext_ln18963_fu_1294_p1 = c5_V_reg_495;

always @ (posedge ap_clk) begin
    tmp_392_cast_reg_1856[3:0] <= 4'b0000;
    tmp_391_cast_reg_2018[3:0] <= 4'b0000;
end

endmodule //top_C_IO_L2_in_boundary_x1
