// Seed: 1528303323
module module_0;
  wire id_1;
endmodule
module module_1 #(
    parameter id_10 = 32'd8,
    parameter id_11 = 32'd58
) (
    output wor   id_0,
    input  tri   id_1,
    output tri   id_2,
    input  tri1  id_3,
    input  tri0  id_4,
    input  tri1  id_5,
    input  wire  id_6,
    input  tri   id_7,
    input  uwire id_8,
    input  tri1  id_9,
    input  wor   _id_10,
    input  tri   _id_11,
    input  tri1  id_12,
    input  uwire id_13 [-1 : id_11]
);
  wire id_15[id_10 : 1], id_16, id_17, id_18;
  assign id_17 = id_13;
  module_0 modCall_1 ();
  wire id_19;
endmodule
