# Active SVF file /home/IC/Final_System/Synthesis/SYS_TOP.svf
#-----------------------------------------------------------------------------
# This file is automatically generated by Design Compiler
# Filename  : /home/IC/Final_System/Synthesis/SYS_TOP.svf
# Timestamp : Thu Sep 21 06:38:12 2023
# DC Version: K-2015.06 (built May 28, 2015)
#-----------------------------------------------------------------------------

guide


guide_environment \
  { { dc_product_version K-2015.06 } \
    { dc_product_build_date { May 28, 2015 } } \
    { bus_dimension_separator_style ][ } \
    { bus_extraction_style %s\[%d:%d\] } \
    { bus_multiple_separator_style , } \
    { bus_naming_style %s[%d] } \
    { bus_range_separator_style : } \
    { dc_allow_rtl_pg false } \
    { hdlin_allow_4state_parameters TRUE } \
    { hdlin_enable_hier_naming FALSE } \
    { hdlin_enable_upf_compatible_naming FALSE } \
    { hdlin_generate_naming_style %s_%d } \
    { hdlin_generate_separator_style _ } \
    { hdlin_infer_enumerated_types FALSE } \
    { hdlin_optimize_enum_types FALSE } \
    { hdlin_preserve_sequential none } \
    { hdlin_sverilog_std 2012 } \
    { hdlin_sv_packages enable } \
    { hdlin_sv_union_member_naming FALSE } \
    { hdlin_vhdl_std 2008 } \
    { hdlin_vrlg_std 2005 } \
    { hdlin_while_loop_iterations 4096 } \
    { link_portname_allow_period_to_match_underscore false } \
    { port_complement_naming_style %s_BAR } \
    { simplified_verification_mode FALSE } \
    { template_naming_style %s_%p } \
    { template_parameter_style %s%d } \
    { template_separator_style _ } \
    { upf_iso_filter_elements_with_applies_to ENABLE } \
    { upf_isols_allow_instances_in_elements true } \
    { link_library { * scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db } } \
    { target_library { scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db } } \
    { search_path { . /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/Final_System/RTL/ALU /home/IC/Final_System/RTL/ASYNC_FIFO /home/IC/Final_System/RTL/Clock_Divider /home/IC/Final_System/RTL/Clock_Gating /home/IC/Final_System/RTL/DATA_SYNC /home/IC/Final_System/RTL/RegFile /home/IC/Final_System/RTL/PULSE_GEN /home/IC/Final_System/RTL/RST_SYNC /home/IC/Final_System/RTL/SYS_CTRL /home/IC/Final_System/RTL/CLKDIV_MUX /home/IC/Final_System/RTL/INV /home/IC/Final_System/RTL/UART/UART_RX /home/IC/Final_System/RTL/UART/UART_TX /home/IC/Final_System/RTL/UART/UART_TOP /home/IC/Final_System/RTL/Top } } \
    { synopsys_root /opt/Synopsys/Synplify2015 } \
    { cwd /home/IC/Final_System/Synthesis } \
    { analyze { -format verilog -library WORK ALU.v } } \
    { analyze { -format verilog -library WORK DF_SYNC.v } } \
    { analyze { -format verilog -library WORK FIFO_MEM.v } } \
    { analyze { -format verilog -library WORK FIFO_RD.v } } \
    { analyze { -format verilog -library WORK FIFO_WR.v } } \
    { analyze { -format verilog -library WORK ASYNC_FIFO.v } } \
    { analyze { -format verilog -library WORK CLKDIV_MUX.v } } \
    { analyze { -format verilog -library WORK ClkDiv.v } } \
    { analyze { -format verilog -library WORK CLK_GATE.v } } \
    { analyze { -format verilog -library WORK DATA_SYNC.v } } \
    { analyze { -format verilog -library WORK REGFILE.v } } \
    { analyze { -format verilog -library WORK PULSE_GEN.v } } \
    { analyze { -format verilog -library WORK RST_SYNC.v } } \
    { analyze { -format verilog -library WORK SYS_CTRL.v } } \
    { analyze { -format verilog -library WORK INV.v } } \
    { analyze { -format verilog -library WORK data_sampling.v } } \
    { analyze { -format verilog -library WORK deserializer.v } } \
    { analyze { -format verilog -library WORK edge_bit_counter.v } } \
    { analyze { -format verilog -library WORK Parity_Check.v } } \
    { analyze { -format verilog -library WORK Stop_Check.v } } \
    { analyze { -format verilog -library WORK Start_Check.v } } \
    { analyze { -format verilog -library WORK UART_RX.v } } \
    { analyze { -format verilog -library WORK UART_RX_FSM.v } } \
    { analyze { -format verilog -library WORK UART_TX_MUX.v } } \
    { analyze { -format verilog -library WORK Parity_Calc.v } } \
    { analyze { -format verilog -library WORK Serializer.v } } \
    { analyze { -format verilog -library WORK UART_TX.v } } \
    { analyze { -format verilog -library WORK UART_TX_FSM.v } } \
    { analyze { -format verilog -library WORK UART.v } } \
    { analyze { -format verilog -library WORK SYS_TOP.v } } } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { RST_SYNC_1 } \
  -linked { RST_SYNC } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Final_System/RTL/RST_SYNC/RST_SYNC.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { TX_ClkDiv } \
  -linked { ClkDiv } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Final_System/RTL/Clock_Divider/ClkDiv.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { RX_CLKDIV_MUX } \
  -linked { CLKDIV_MUX } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { ALU_CLK_GATE } \
  -linked { CLK_GATE } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { BUSY_PULSE_GEN } \
  -linked { PULSE_GEN } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { U0_DATA_SYNC } \
  -linked { DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { EMPTY_INV } \
  -linked { INV } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { U0_UART } \
  -linked { UART } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { U0_ASYNC_FIFO } \
  -linked { ASYNC_FIFO } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { U0_SYS_CTRL } \
  -linked { SYS_CTRL } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Final_System/RTL/SYS_CTRL/SYS_CTRL.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { U0_REGFILE } \
  -linked { REGFILE } 

guide_instance_map \
  -design { SYS_TOP } \
  -instance { U0_ALU } \
  -linked { ALU } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Final_System/RTL/ALU/ALU.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART } \
  -instance { U0_UART_TX } \
  -linked { UART_TX } 

guide_instance_map \
  -design { UART } \
  -instance { U0_UART_RX } \
  -linked { UART_RX } 

guide_instance_map \
  -design { ASYNC_FIFO } \
  -instance { U0_FIFO_MEM } \
  -linked { FIFO_MEM_PTR_WD4_DATA_WD8_FIFO_DP8 } 

guide_instance_map \
  -design { ASYNC_FIFO } \
  -instance { RD_WR_DF_SYNC } \
  -linked { DF_SYNC_PTR_WD4 } 

guide_instance_map \
  -design { ASYNC_FIFO } \
  -instance { U0_FIFO_WR } \
  -linked { FIFO_WR_PTR_WD4 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Final_System/RTL/ASYNC_FIFO/FIFO_WR.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { ASYNC_FIFO } \
  -instance { U0_FIFO_RD } \
  -linked { FIFO_RD_PTR_WD4 } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Final_System/RTL/ASYNC_FIFO/FIFO_RD.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_TX } \
  -instance { UART_FSM_Instance } \
  -linked { UART_FSM } 

guide_instance_map \
  -design { UART_TX } \
  -instance { Serializer_Instance } \
  -linked { Serializer } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Final_System/RTL/UART/UART_TX/Serializer.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_TX } \
  -instance { Parity_Calc_Instance } \
  -linked { Parity_Calc } 

guide_instance_map \
  -design { UART_TX } \
  -instance { UART_MUX_Instance } \
  -linked { UART_MUX } 

guide_instance_map \
  -design { UART_RX } \
  -instance { UART_RX_FSM_Instance } \
  -linked { UART_RX_FSM } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Final_System/RTL/UART/UART_RX/UART_RX_FSM.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_RX } \
  -instance { edge_bit_counter_Instance } \
  -linked { edge_bit_counter } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Final_System/RTL/UART/UART_RX/edge_bit_counter.v 12.309 } 

guide_replace \
  -origin { Presto_cm } \
  -type { svfReplacePrestoCellMerging } \
  -design { edge_bit_counter } \
  -input { 6 IN0 } \
  -input { 1 IN1 } \
  -output { 6 OUT0_out } \
  -output { 6 OUT1_out } \
  -pre_resource { { 6 } sub_34 = SUB { { IN0 ZERO 6 } { IN1 ZERO 6 } } } \
  -pre_resource { { 6 } sub_28 = SUB { { IN0 ZERO 6 } { IN1 ZERO 6 } } } \
  -pre_assign { OUT0_out = { sub_34 ZERO 6 } } \
  -pre_assign { OUT1_out = { sub_28 ZERO 6 } } \
  -post_resource { { 6 } sub_28 = SUB { { IN0 ZERO 6 } { IN1 ZERO 6 } } } \
  -post_assign { OUT0_out = { sub_28 ZERO 6 } } \
  -post_assign { OUT1_out = { sub_28 ZERO 6 } } 

guide_replace \
  -origin { Presto_cm } \
  -type { svfReplacePrestoCellMerging } \
  -design { edge_bit_counter } \
  -input { 6 IN0 } \
  -input { 1 IN1 } \
  -output { 6 OUT0_out } \
  -output { 6 OUT1_out } \
  -pre_resource { { 6 } sub_40 = SUB { { IN0 ZERO 6 } { IN1 ZERO 6 } } } \
  -pre_resource { { 6 } sub_28 = SUB { { IN0 ZERO 6 } { IN1 ZERO 6 } } } \
  -pre_assign { OUT0_out = { sub_40 ZERO 6 } } \
  -pre_assign { OUT1_out = { sub_28 ZERO 6 } } \
  -post_resource { { 6 } sub_28 = SUB { { IN0 ZERO 6 } { IN1 ZERO 6 } } } \
  -post_assign { OUT0_out = { sub_28 ZERO 6 } } \
  -post_assign { OUT1_out = { sub_28 ZERO 6 } } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_RX } \
  -instance { data_sampling_Instance } \
  -linked { data_sampling } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Final_System/RTL/UART/UART_RX/data_sampling.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_RX } \
  -instance { deserializer_Instance } \
  -linked { deserializer } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { /home/IC/Final_System/RTL/UART/UART_RX/deserializer.v 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_instance_map \
  -design { UART_RX } \
  -instance { Start_Check_Instance } \
  -linked { Start_Check } 

guide_instance_map \
  -design { UART_RX } \
  -instance { Parity_Check_Instance } \
  -linked { Parity_Check } 

guide_instance_map \
  -design { UART_RX } \
  -instance { Stop_Check_Instance } \
  -linked { Stop_Check } 

guide_environment \
  { { elaborate { -library WORK SYS_TOP } } \
    { current_design SYS_TOP } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { U0_ASYNC_FIFO/RD_WR_DF_SYNC DF_SYNC_PTR_WD4_0 } \
    { U0_ASYNC_FIFO/WR_RD_DF_SYNC DF_SYNC_PTR_WD4_0 } \
    { TX_ClkDiv ClkDiv_0 } \
    { RX_ClkDiv ClkDiv_0 } \
    { RST_SYNC_1 RST_SYNC_0 } \
    { RST_SYNC_2 RST_SYNC_0 } \
    { RST_SYNC_3 RST_SYNC_0 } } 

guide_transformation \
  -design { ALU } \
  -type { share } \
  -input { 8 src1 } \
  -input { 8 src2 } \
  -output { 1 src6 } \
  -output { 1 src5 } \
  -output { 1 src4 } \
  -pre_resource { { 1 } eq_73 = EQ { { src1 } { src2 } } } \
  -pre_resource { { 1 } gt_79 = UGT { { src1 } { src2 } } } \
  -pre_resource { { 1 } lt_85 = ULT { { src1 } { src2 } } } \
  -pre_assign { src6 = { eq_73.out.1 } } \
  -pre_assign { src5 = { gt_79.out.1 } } \
  -pre_assign { src4 = { lt_85.out.1 } } \
  -post_resource { { 1 0 1 0 1 0 } r69 = CMP6 { { src1 } { src2 } { 0 } } } \
  -post_assign { src6 = { r69.out.5 } } \
  -post_assign { src5 = { r69.out.3 } } \
  -post_assign { src4 = { r69.out.1 } } 

guide_transformation \
  -design { ALU } \
  -type { map } \
  -input { 8 src1 } \
  -input { 8 src2 } \
  -output { 9 src3 } \
  -pre_resource { { 9 } add_43 = UADD { { src1 ZERO 9 } { src2 ZERO 9 } } } \
  -pre_assign { src3 = { add_43.out.1 } } \
  -post_resource { { 9 } add_43 = ADD { { src1 ZERO 9 } { src2 ZERO 9 } } } \
  -post_assign { src3 = { add_43.out.1 } } 

guide_transformation \
  -design { ALU } \
  -type { map } \
  -input { 8 src1 } \
  -input { 8 src2 } \
  -output { 9 src9 } \
  -pre_resource { { 9 } sub_46 = USUB { { src1 ZERO 9 } { src2 ZERO 9 } } } \
  -pre_assign { src9 = { sub_46.out.1 } } \
  -post_resource { { 9 } sub_46 = SUB { { src1 ZERO 9 } { src2 ZERO 9 } } } \
  -post_assign { src9 = { sub_46.out.1 } } 

guide_transformation \
  -design { ALU } \
  -type { map } \
  -input { 8 src1 } \
  -input { 8 src2 } \
  -output { 16 src8 } \
  -pre_resource { { 16 } mult_49 = MULT_TC { { src1 } { src2 } { 0 } } } \
  -pre_assign { src8 = { mult_49.out.1 } } \
  -post_resource { { 16 } mult_49 = MULT_TC { { src1 } { src2 } { 0 } } } \
  -post_assign { src8 = { mult_49.out.1 } } 

guide_transformation \
  -design { ALU } \
  -type { map } \
  -input { 8 src1 } \
  -input { 8 src2 } \
  -output { 8 src7 } \
  -pre_resource { { 8 } div_52 = UDIV { { src1 } { src2 } } } \
  -pre_assign { src7 = { div_52.out.1 } } \
  -post_resource { { 8 } div_52 = UDIV { { src1 } { src2 } } } \
  -post_assign { src7 = { div_52.out.1 } } 

guide_transformation \
  -design { FIFO_RD_PTR_WD4 } \
  -type { map } \
  -input { 4 src82 } \
  -output { 4 src84 } \
  -pre_resource { { 4 } add_28 = UADD { { src82 } { `b0001 } } } \
  -pre_assign { src84 = { add_28.out.1 } } \
  -post_resource { { 4 } add_28 = ADD { { src82 } { `b0001 } } } \
  -post_assign { src84 = { add_28.out.1 } } 

guide_transformation \
  -design { FIFO_RD_PTR_WD4 } \
  -type { map } \
  -input { 4 src79 } \
  -input { 4 src80 } \
  -output { 1 src81 } \
  -pre_resource { { 1 } eq_57 = EQ { { src79 } { src80 } } } \
  -pre_assign { src81 = { eq_57.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_57 = CMP6 { { src79 } { src80 } { 0 } } } \
  -post_assign { src81 = { eq_57.out.5 } } 

guide_transformation \
  -design { FIFO_WR_PTR_WD4 } \
  -type { map } \
  -input { 4 src107 } \
  -output { 4 src109 } \
  -pre_resource { { 4 } add_29 = UADD { { src107 } { `b0001 } } } \
  -pre_assign { src109 = { add_29.out.1 } } \
  -post_resource { { 4 } add_29 = ADD { { src107 } { `b0001 } } } \
  -post_assign { src109 = { add_29.out.1 } } 

guide_transformation \
  -design { FIFO_WR_PTR_WD4 } \
  -type { map } \
  -input { 2 src101 } \
  -input { 2 src102 } \
  -output { 1 src103 } \
  -pre_resource { { 1 } ne_58 = NEQ { { src101 } { src102 } } } \
  -pre_assign { src103 = { ne_58.out.1 } } \
  -post_resource { { 0 0 0 0 0 1 } ne_58 = CMP6 { { src101 } { src102 } { 0 } } } \
  -post_assign { src103 = { ne_58.out.6 } } 

guide_transformation \
  -design { FIFO_WR_PTR_WD4 } \
  -type { map } \
  -input { 2 src104 } \
  -input { 2 src105 } \
  -output { 1 src106 } \
  -pre_resource { { 1 } eq_58 = EQ { { src104 } { src105 } } } \
  -pre_assign { src106 = { eq_58.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_58 = CMP6 { { src104 } { src105 } { 0 } } } \
  -post_assign { src106 = { eq_58.out.5 } } 

guide_transformation \
  -design { deserializer } \
  -type { map } \
  -input { 4 src136 } \
  -output { 4 src138 } \
  -pre_resource { { 4 } sub_28 = USUB { { src136 } { `b0001 } } } \
  -pre_assign { src138 = { sub_28.out.1 } } \
  -post_resource { { 4 } sub_28 = SUB { { src136 } { `b0001 } } } \
  -post_assign { src138 = { sub_28.out.1 } } 

guide_transformation \
  -design { deserializer } \
  -type { map } \
  -input { 3 src139 } \
  -input { 4 src138 } \
  -output { 1 src140 } \
  -pre_resource { { 1 } eq_28 = EQ { { src139 ZERO 4 } { src138 } } } \
  -pre_assign { src140 = { eq_28.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_28 = CMP6 { { src139 ZERO 4 } { src138 } { 0 } } } \
  -post_assign { src140 = { eq_28.out.5 } } 

guide_transformation \
  -design { deserializer } \
  -type { map } \
  -input { 3 src139 } \
  -output { 3 src141 } \
  -pre_resource { { 3 } add_31 = UADD { { src139 } { `b001 } } } \
  -pre_assign { src141 = { add_31.out.1 } } \
  -post_resource { { 3 } add_31 = ADD { { src139 } { `b001 } } } \
  -post_assign { src141 = { add_31.out.1 } } 

guide_transformation \
  -design { data_sampling } \
  -type { map } \
  -input { 5 src145 } \
  -output { 5 src147 } \
  -pre_resource { { 5 } sub_33 = USUB { { src145 } { `b00001 } } } \
  -pre_assign { src147 = { sub_33.out.1 } } \
  -post_resource { { 5 } sub_33 = SUB { { src145 } { `b00001 } } } \
  -post_assign { src147 = { sub_33.out.1 } } 

guide_transformation \
  -design { data_sampling } \
  -type { map } \
  -input { 5 src148 } \
  -input { 5 src147 } \
  -output { 1 src151 } \
  -pre_resource { { 1 } eq_33 = EQ { { src148 } { src147 } } } \
  -pre_assign { src151 = { eq_33.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_33 = CMP6 { { src148 } { src147 } { 0 } } } \
  -post_assign { src151 = { eq_33.out.5 } } 

guide_transformation \
  -design { data_sampling } \
  -type { map } \
  -input { 5 src148 } \
  -input { 5 src145 } \
  -output { 1 src149 } \
  -pre_resource { { 1 } eq_38 = EQ { { src148 } { src145 } } } \
  -pre_assign { src149 = { eq_38.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_38 = CMP6 { { src148 } { src145 } { 0 } } } \
  -post_assign { src149 = { eq_38.out.5 } } 

guide_transformation \
  -design { data_sampling } \
  -type { map } \
  -input { 5 src145 } \
  -output { 5 src150 } \
  -pre_resource { { 5 } add_43 = UADD { { src145 } { `b00001 } } } \
  -pre_assign { src150 = { add_43.out.1 } } \
  -post_resource { { 5 } add_43 = ADD { { src145 } { `b00001 } } } \
  -post_assign { src150 = { add_43.out.1 } } 

guide_transformation \
  -design { data_sampling } \
  -type { map } \
  -input { 5 src148 } \
  -input { 5 src150 } \
  -output { 1 src152 } \
  -pre_resource { { 1 } eq_43 = EQ { { src148 } { src150 } } } \
  -pre_assign { src152 = { eq_43.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_43 = CMP6 { { src148 } { src150 } { 0 } } } \
  -post_assign { src152 = { eq_43.out.5 } } 

guide_transformation \
  -design { edge_bit_counter } \
  -type { share } \
  -input { 5 src170 } \
  -input { 6 src169 } \
  -output { 1 src173 } \
  -output { 1 src172 } \
  -output { 1 src171 } \
  -pre_resource { { 1 } eq_28 = EQ { { src170 ZERO 6 } { src169 } } } \
  -pre_resource { { 1 } eq_34 = EQ { { src170 ZERO 6 } { src169 } } } \
  -pre_resource { { 1 } lt_40 = ULT { { src170 ZERO 6 } { src169 } } } \
  -pre_assign { src173 = { eq_28.out.1 } } \
  -pre_assign { src172 = { eq_34.out.1 } } \
  -pre_assign { src171 = { lt_40.out.1 } } \
  -post_resource { { 1 0 0 0 1 0 } r65 = CMP6 { { src170 ZERO 6 } { src169 } { 0 } } } \
  -post_assign { src173 = { r65.out.5 } } \
  -post_assign { src172 = { r65.out.5 } } \
  -post_assign { src171 = { r65.out.1 } } 

guide_transformation \
  -design { edge_bit_counter } \
  -type { map } \
  -input { 6 src167 } \
  -output { 6 src169 } \
  -pre_resource { { 6 } sub_28 = USUB { { src167 } { `b000001 } } } \
  -pre_assign { src169 = { sub_28.out.1 } } \
  -post_resource { { 6 } sub_28 = SUB { { src167 } { `b000001 } } } \
  -post_assign { src169 = { sub_28.out.1 } } 

guide_transformation \
  -design { edge_bit_counter } \
  -type { map } \
  -input { 4 src174 } \
  -output { 4 src175 } \
  -pre_resource { { 4 } add_37 = UADD { { src174 } { `b0001 } } } \
  -pre_assign { src175 = { add_37.out.1 } } \
  -post_resource { { 4 } add_37 = ADD { { src174 } { `b0001 } } } \
  -post_assign { src175 = { add_37.out.1 } } 

guide_transformation \
  -design { edge_bit_counter } \
  -type { map } \
  -input { 5 src170 } \
  -output { 5 src176 } \
  -pre_resource { { 5 } add_42 = UADD { { src170 } { `b00001 } } } \
  -pre_assign { src176 = { add_42.out.1 } } \
  -post_resource { { 5 } add_42 = ADD { { src170 } { `b00001 } } } \
  -post_assign { src176 = { add_42.out.1 } } 

guide_transformation \
  -design { UART_RX_FSM } \
  -type { map } \
  -input { 6 src183 } \
  -output { 6 src185 } \
  -pre_resource { { 6 } sub_84 = USUB { { src183 } { `b000010 } } } \
  -pre_assign { src185 = { sub_84.out.1 } } \
  -post_resource { { 6 } sub_84 = SUB { { src183 } { `b000010 } } } \
  -post_assign { src185 = { sub_84.out.1 } } 

guide_transformation \
  -design { UART_RX_FSM } \
  -type { map } \
  -input { 5 src186 } \
  -input { 6 src185 } \
  -output { 1 src187 } \
  -pre_resource { { 1 } eq_84 = EQ { { src186 ZERO 6 } { src185 } } } \
  -pre_assign { src187 = { eq_84.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } eq_84 = CMP6 { { src186 ZERO 6 } { src185 } { 0 } } } \
  -post_assign { src187 = { eq_84.out.5 } } 

guide_transformation \
  -design { Serializer } \
  -type { map } \
  -input { 4 src215 } \
  -output { 4 src217 } \
  -pre_resource { { 4 } add_30 = UADD { { src215 } { `b0001 } } } \
  -pre_assign { src217 = { add_30.out.1 } } \
  -post_resource { { 4 } add_30 = ADD { { src215 } { `b0001 } } } \
  -post_assign { src217 = { add_30.out.1 } } 

guide_transformation \
  -design { ClkDiv_0 } \
  -type { share } \
  -input { 8 src247 } \
  -output { 1 src250 } \
  -output { 1 src249 } \
  -pre_resource { { 1 } gt_29 = UGT { { src247 } { `b00000001 } } } \
  -pre_resource { { 1 } gt_79 = UGT { { src247 } { `b00000001 } } } \
  -pre_assign { src250 = { gt_29.out.1 } } \
  -pre_assign { src249 = { gt_79.out.1 } } \
  -post_resource { { 1 0 } r71 = CMP2A { { `b00000001 } { src247 } { 0 } { 0 } } } \
  -post_assign { src250 = { r71.out.1 } } \
  -post_assign { src249 = { r71.out.1 } } 

guide_transformation \
  -design { ClkDiv_0 } \
  -type { share } \
  -input { 7 src251 } \
  -input { 7 src252 } \
  -output { 1 src253 } \
  -output { 1 src254 } \
  -pre_resource { { 1 } eq_38 = EQ { { src251 } { src252 } } } \
  -pre_resource { { 1 } eq_45 = EQ { { src251 } { src252 } } } \
  -pre_assign { src253 = { eq_38.out.1 } } \
  -pre_assign { src254 = { eq_45.out.1 } } \
  -post_resource { { 0 0 0 0 1 0 } r72 = CMP6 { { src251 } { src252 } { 0 } } } \
  -post_assign { src253 = { r72.out.5 } } \
  -post_assign { src254 = { r72.out.5 } } 

guide_transformation \
  -design { ClkDiv_0 } \
  -type { share } \
  -input { 7 src251 } \
  -output { 7 src255 } \
  -output { 7 src257 } \
  -pre_resource { { 7 } add_35 = UADD { { src251 } { `b0000001 } } } \
  -pre_resource { { 7 } add_58 = UADD { { src251 } { `b0000001 } } } \
  -pre_assign { src255 = { add_35.out.1 } } \
  -pre_assign { src257 = { add_58.out.1 } } \
  -post_resource { { 7 } r73 = ADD { { src251 } { `b0000001 } } } \
  -post_assign { src255 = { r73.out.1 } } \
  -post_assign { src257 = { r73.out.1 } } 

guide_transformation \
  -design { ClkDiv_0 } \
  -type { share } \
  -input { 7 src251 } \
  -output { 7 src256 } \
  -output { 7 src258 } \
  -pre_resource { { 7 } sub_42 = USUB { { src251 } { `b0000001 } } } \
  -pre_resource { { 7 } sub_53 = USUB { { src251 } { `b0000001 } } } \
  -pre_assign { src256 = { sub_42.out.1 } } \
  -pre_assign { src258 = { sub_53.out.1 } } \
  -post_resource { { 7 } r74 = SUB { { src251 } { `b0000001 } } } \
  -post_assign { src256 = { r74.out.1 } } \
  -post_assign { src258 = { r74.out.1 } } 

guide_transformation \
  -design { RST_SYNC_0 } \
  -type { map } \
  -input { 2 src272 } \
  -output { 2 src274 } \
  -pre_resource { { 2 } add_28 = UADD { { src272 } { `b01 } } } \
  -pre_assign { src274 = { add_28.out.1 } } \
  -post_resource { { 2 } add_28 = ADD { { src272 } { `b01 } } } \
  -post_assign { src274 = { add_28.out.1 } } 

guide_reg_constant \
  -design { RST_SYNC_0 } \
  { counter_reg[1] } \
  { 0 } \
  -replaced { svfTrue } 

guide_uniquify \
  -design { SYS_TOP } \
  { { RST_SYNC_3 RST_SYNC_1 } \
    { RST_SYNC_2 RST_SYNC_2 } \
    { RX_ClkDiv ClkDiv_1 } \
    { U0_ASYNC_FIFO/WR_RD_DF_SYNC DF_SYNC_PTR_WD4_1 } \
    { RX_ClkDiv/U12 ClkDiv_0_MUX_OP_2_1_1_0 } \
    { TX_ClkDiv/U12 ClkDiv_0_MUX_OP_2_1_1_1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { U0_ALU/div_52 ALU_DW_div_uns_0 } } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { ../src/std_logic_1164_93.vhd 12.309 } 

guide_info \
  -file \
  { { ../src/std_logic_1164_93.vhd 50085 } } 

guide_info \
  -version { ./DW_div_rpl.vhd.e 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_transformation \
  -design { ALU } \
  -type { map } \
  -input { 8 src27 } \
  -input { 8 src28 } \
  -output { 16 src29 } \
  -pre_resource { { 16 } mult_49 = MULT_TC { { src27 } { src28 } { 0 } } } \
  -pre_assign { src29 = { mult_49.out.1 } } \
  -post_resource { { 16 } mult_49 = MULT_TC { { src27 } { src28 } { 0 } } } \
  -post_assign { src29 = { mult_49.out.1 } } 

guide_uniquify \
  -design { SYS_TOP } \
  { { U0_ALU/dp_cluster_0/mult_49 ALU_DW02_mult_0 } } 

guide_mark \
  -type { svfMarkTypeBegin } \
  -phase { svfMarkPhasePresto } 

guide_info \
  -version { ../src/std_logic_1164_93.vhd 12.309 } 

guide_info \
  -file \
  { { ../src/std_logic_1164_93.vhd 50085 } } 

guide_info \
  -version { ./DW_div_rpl.vhd.e 12.309 } 

guide_mark \
  -type { svfMarkTypeEnd } \
  -phase { svfMarkPhasePresto } 

guide_multiplier \
  -design { SYS_TOP } \
  -instance { U0_ALU/div_52 } \
  -arch { rpl } 

guide_multiplier \
  -design { SYS_TOP } \
  -instance { U0_ALU/mult_49 } \
  -arch { csa } 

#---- Recording stopped at Thu Sep 21 06:38:22 2023

setup
