#ifndef NVIC_REGISTERS_H
#define NVIC_REGISTERS_H
/**
 * @copyright
 * @file nvic.h
 * @author Andrea Gianarda
 * @date 30th of March 2021
 * @brief Nested vectored interrupt controller registers (NVIC)
*/

#include <stdint.h>

/**
 *  @defgroup RegisterGroup Register global macros, structure and functions
 *  @brief Registers global macros, structure and functions
 *  @{
 */

/**
 *  @ingroup RegisterGroup
 *  @defgroup NVIC Nested Vector Interrupt Controller (NVIC)
 *  @brief Nested vector interrupt controller (NVIC) macros and structures
 *  @{
 */

typedef struct {
	RW uint32_t ISER[8U];        /*!< Interrupt set enable rgister      (Offset 0x000 to 0x01C) */
	   uint32_t reserved0[24U];  /*!< Reserved                          (Offset 0x020 to 0x07C) */
	RW uint32_t ICER[8U];        /*!< Interrupt clear enable register   (Offset 0x080 to 0x09C) */
	   uint32_t reserved1[24U];  /*!< Reserved                          (Offset 0x0A0 to 0x0FC) */
	RW uint32_t ISPR[8U];        /*!< Interrupt set pending register    (Offset 0x100 to 0x11C) */
	   uint32_t reserved2[24U];  /*!< Reserved                          (Offset 0x120 to 0x17C) */
	RW uint32_t ICPR[8U];        /*!< Interrupt clear pending register  (Offset 0x180 to 0x19C) */
	   uint32_t reserved3[24U];  /*!< Reserved                          (Offset 0x1A0 to 0x1FC) */
	RO uint32_t IABR[8U];        /*!< Interrupt active bit register     (Offset 0x200 to 0x21C) */
	   uint32_t reserved4[56U];  /*!< Reserved                          (Offset 0x220 to 0x3FC) */
	RW uint8_t  IPR[240U];       /*!< Interrupt priority register       (Offset 0x400 to 0x5EC) */
	   uint32_t reserved5[56U];  /*!< Reserved                          (Offset 0x5F0 to 0xCFC) */
} nvic_regs;

/*!< Nested vector interrupt controller (NVIC) registers */
/*!< Interrupt set enable register */
#define NVIC_ISER_SETENA_OFFSET  (0U)
#define NVIC_ISER_SETENA_MASK    (0xFFFFFFFFUL << REGISTER_FIELD_OFFSET(NVIC, ISER, SETENA))  /*!< Mask  0xFFFFFFFF */
#define NVIC_ISER_SETENA_0       (0x00000001UL << REGISTER_FIELD_OFFSET(NVIC, ISER, SETENA))  /*!< Value 0x00000001 */
#define NVIC_ISER_SETENA_1       (0x00000002UL << REGISTER_FIELD_OFFSET(NVIC, ISER, SETENA))  /*!< Value 0x00000002 */
#define NVIC_ISER_SETENA_2       (0x00000004UL << REGISTER_FIELD_OFFSET(NVIC, ISER, SETENA))  /*!< Value 0x00000004 */
#define NVIC_ISER_SETENA_3       (0x00000008UL << REGISTER_FIELD_OFFSET(NVIC, ISER, SETENA))  /*!< Value 0x00000008 */
#define NVIC_ISER_SETENA_4       (0x00000010UL << REGISTER_FIELD_OFFSET(NVIC, ISER, SETENA))  /*!< Value 0x00000010 */
#define NVIC_ISER_SETENA_5       (0x00000020UL << REGISTER_FIELD_OFFSET(NVIC, ISER, SETENA))  /*!< Value 0x00000020 */
#define NVIC_ISER_SETENA_6       (0x00000040UL << REGISTER_FIELD_OFFSET(NVIC, ISER, SETENA))  /*!< Value 0x00000040 */
#define NVIC_ISER_SETENA_7       (0x00000080UL << REGISTER_FIELD_OFFSET(NVIC, ISER, SETENA))  /*!< Value 0x00000080 */
#define NVIC_ISER_SETENA_8       (0x00000100UL << REGISTER_FIELD_OFFSET(NVIC, ISER, SETENA))  /*!< Value 0x00000100 */
#define NVIC_ISER_SETENA_9       (0x00000200UL << REGISTER_FIELD_OFFSET(NVIC, ISER, SETENA))  /*!< Value 0x00000200 */
#define NVIC_ISER_SETENA_10      (0x00000400UL << REGISTER_FIELD_OFFSET(NVIC, ISER, SETENA))  /*!< Value 0x00000400 */
#define NVIC_ISER_SETENA_11      (0x00000800UL << REGISTER_FIELD_OFFSET(NVIC, ISER, SETENA))  /*!< Value 0x00000800 */
#define NVIC_ISER_SETENA_12      (0x00001000UL << REGISTER_FIELD_OFFSET(NVIC, ISER, SETENA))  /*!< Value 0x00001000 */
#define NVIC_ISER_SETENA_13      (0x00002000UL << REGISTER_FIELD_OFFSET(NVIC, ISER, SETENA))  /*!< Value 0x00002000 */
#define NVIC_ISER_SETENA_14      (0x00004000UL << REGISTER_FIELD_OFFSET(NVIC, ISER, SETENA))  /*!< Value 0x00004000 */
#define NVIC_ISER_SETENA_15      (0x00008000UL << REGISTER_FIELD_OFFSET(NVIC, ISER, SETENA))  /*!< Value 0x00008000 */
#define NVIC_ISER_SETENA_16      (0x00010000UL << REGISTER_FIELD_OFFSET(NVIC, ISER, SETENA))  /*!< Value 0x00010000 */
#define NVIC_ISER_SETENA_17      (0x00020000UL << REGISTER_FIELD_OFFSET(NVIC, ISER, SETENA))  /*!< Value 0x00020000 */
#define NVIC_ISER_SETENA_18      (0x00040000UL << REGISTER_FIELD_OFFSET(NVIC, ISER, SETENA))  /*!< Value 0x00040000 */
#define NVIC_ISER_SETENA_19      (0x00080000UL << REGISTER_FIELD_OFFSET(NVIC, ISER, SETENA))  /*!< Value 0x00080000 */
#define NVIC_ISER_SETENA_20      (0x00100000UL << REGISTER_FIELD_OFFSET(NVIC, ISER, SETENA))  /*!< Value 0x00100000 */
#define NVIC_ISER_SETENA_21      (0x00200000UL << REGISTER_FIELD_OFFSET(NVIC, ISER, SETENA))  /*!< Value 0x00200000 */
#define NVIC_ISER_SETENA_22      (0x00400000UL << REGISTER_FIELD_OFFSET(NVIC, ISER, SETENA))  /*!< Value 0x00400000 */
#define NVIC_ISER_SETENA_23      (0x00800000UL << REGISTER_FIELD_OFFSET(NVIC, ISER, SETENA))  /*!< Value 0x00800000 */
#define NVIC_ISER_SETENA_24      (0x01000000UL << REGISTER_FIELD_OFFSET(NVIC, ISER, SETENA))  /*!< Value 0x01000000 */
#define NVIC_ISER_SETENA_25      (0x02000000UL << REGISTER_FIELD_OFFSET(NVIC, ISER, SETENA))  /*!< Value 0x02000000 */
#define NVIC_ISER_SETENA_26      (0x04000000UL << REGISTER_FIELD_OFFSET(NVIC, ISER, SETENA))  /*!< Value 0x04000000 */
#define NVIC_ISER_SETENA_27      (0x08000000UL << REGISTER_FIELD_OFFSET(NVIC, ISER, SETENA))  /*!< Value 0x08000000 */
#define NVIC_ISER_SETENA_28      (0x10000000UL << REGISTER_FIELD_OFFSET(NVIC, ISER, SETENA))  /*!< Value 0x10000000 */
#define NVIC_ISER_SETENA_29      (0x20000000UL << REGISTER_FIELD_OFFSET(NVIC, ISER, SETENA))  /*!< Value 0x20000000 */
#define NVIC_ISER_SETENA_30      (0x40000000UL << REGISTER_FIELD_OFFSET(NVIC, ISER, SETENA))  /*!< Value 0x40000000 */
#define NVIC_ISER_SETENA_31      (0x80000000UL << REGISTER_FIELD_OFFSET(NVIC, ISER, SETENA))  /*!< Value 0x80000000 */

// Values of interrupt enable bit
// Read values
#define NVIC_ISER_DISABLED  (0x0UL)  /*!< Value 0x00000000 */
#define NVIC_ISER_ENABLED   (0x1UL)  /*!< Value 0x00000001 */

// Write values
#define NVIC_ISER_NOEFFECT  (0x0UL)  /*!< Value 0x00000000 */
#define NVIC_ISER_SET       (0x1UL)  /*!< Value 0x00000001 */

/*!< Interrupt clear enable register */
#define NVIC_ICER_CLRENA_OFFCLR  (0U)
#define NVIC_ICER_CLRENA_MASK    (0xFFFFFFFFUL << REGISTER_FIELD_OFFSET(NVIC, ICER, CLRENA))  /*!< Mask  0xFFFFFFFF */
#define NVIC_ICER_CLRENA_0       (0x00000001UL << REGISTER_FIELD_OFFSET(NVIC, ICER, CLRENA))  /*!< Value 0x00000001 */
#define NVIC_ICER_CLRENA_1       (0x00000002UL << REGISTER_FIELD_OFFSET(NVIC, ICER, CLRENA))  /*!< Value 0x00000002 */
#define NVIC_ICER_CLRENA_2       (0x00000004UL << REGISTER_FIELD_OFFSET(NVIC, ICER, CLRENA))  /*!< Value 0x00000004 */
#define NVIC_ICER_CLRENA_3       (0x00000008UL << REGISTER_FIELD_OFFSET(NVIC, ICER, CLRENA))  /*!< Value 0x00000008 */
#define NVIC_ICER_CLRENA_4       (0x00000010UL << REGISTER_FIELD_OFFSET(NVIC, ICER, CLRENA))  /*!< Value 0x00000010 */
#define NVIC_ICER_CLRENA_5       (0x00000020UL << REGISTER_FIELD_OFFSET(NVIC, ICER, CLRENA))  /*!< Value 0x00000020 */
#define NVIC_ICER_CLRENA_6       (0x00000040UL << REGISTER_FIELD_OFFSET(NVIC, ICER, CLRENA))  /*!< Value 0x00000040 */
#define NVIC_ICER_CLRENA_7       (0x00000080UL << REGISTER_FIELD_OFFSET(NVIC, ICER, CLRENA))  /*!< Value 0x00000080 */
#define NVIC_ICER_CLRENA_8       (0x00000100UL << REGISTER_FIELD_OFFSET(NVIC, ICER, CLRENA))  /*!< Value 0x00000100 */
#define NVIC_ICER_CLRENA_9       (0x00000200UL << REGISTER_FIELD_OFFSET(NVIC, ICER, CLRENA))  /*!< Value 0x00000200 */
#define NVIC_ICER_CLRENA_10      (0x00000400UL << REGISTER_FIELD_OFFSET(NVIC, ICER, CLRENA))  /*!< Value 0x00000400 */
#define NVIC_ICER_CLRENA_11      (0x00000800UL << REGISTER_FIELD_OFFSET(NVIC, ICER, CLRENA))  /*!< Value 0x00000800 */
#define NVIC_ICER_CLRENA_12      (0x00001000UL << REGISTER_FIELD_OFFSET(NVIC, ICER, CLRENA))  /*!< Value 0x00001000 */
#define NVIC_ICER_CLRENA_13      (0x00002000UL << REGISTER_FIELD_OFFSET(NVIC, ICER, CLRENA))  /*!< Value 0x00002000 */
#define NVIC_ICER_CLRENA_14      (0x00004000UL << REGISTER_FIELD_OFFSET(NVIC, ICER, CLRENA))  /*!< Value 0x00004000 */
#define NVIC_ICER_CLRENA_15      (0x00008000UL << REGISTER_FIELD_OFFSET(NVIC, ICER, CLRENA))  /*!< Value 0x00008000 */
#define NVIC_ICER_CLRENA_16      (0x00010000UL << REGISTER_FIELD_OFFSET(NVIC, ICER, CLRENA))  /*!< Value 0x00010000 */
#define NVIC_ICER_CLRENA_17      (0x00020000UL << REGISTER_FIELD_OFFSET(NVIC, ICER, CLRENA))  /*!< Value 0x00020000 */
#define NVIC_ICER_CLRENA_18      (0x00040000UL << REGISTER_FIELD_OFFSET(NVIC, ICER, CLRENA))  /*!< Value 0x00040000 */
#define NVIC_ICER_CLRENA_19      (0x00080000UL << REGISTER_FIELD_OFFSET(NVIC, ICER, CLRENA))  /*!< Value 0x00080000 */
#define NVIC_ICER_CLRENA_20      (0x00100000UL << REGISTER_FIELD_OFFSET(NVIC, ICER, CLRENA))  /*!< Value 0x00100000 */
#define NVIC_ICER_CLRENA_21      (0x00200000UL << REGISTER_FIELD_OFFSET(NVIC, ICER, CLRENA))  /*!< Value 0x00200000 */
#define NVIC_ICER_CLRENA_22      (0x00400000UL << REGISTER_FIELD_OFFSET(NVIC, ICER, CLRENA))  /*!< Value 0x00400000 */
#define NVIC_ICER_CLRENA_23      (0x00800000UL << REGISTER_FIELD_OFFSET(NVIC, ICER, CLRENA))  /*!< Value 0x00800000 */
#define NVIC_ICER_CLRENA_24      (0x01000000UL << REGISTER_FIELD_OFFSET(NVIC, ICER, CLRENA))  /*!< Value 0x01000000 */
#define NVIC_ICER_CLRENA_25      (0x02000000UL << REGISTER_FIELD_OFFSET(NVIC, ICER, CLRENA))  /*!< Value 0x02000000 */
#define NVIC_ICER_CLRENA_26      (0x04000000UL << REGISTER_FIELD_OFFSET(NVIC, ICER, CLRENA))  /*!< Value 0x04000000 */
#define NVIC_ICER_CLRENA_27      (0x08000000UL << REGISTER_FIELD_OFFSET(NVIC, ICER, CLRENA))  /*!< Value 0x08000000 */
#define NVIC_ICER_CLRENA_28      (0x10000000UL << REGISTER_FIELD_OFFSET(NVIC, ICER, CLRENA))  /*!< Value 0x10000000 */
#define NVIC_ICER_CLRENA_29      (0x20000000UL << REGISTER_FIELD_OFFSET(NVIC, ICER, CLRENA))  /*!< Value 0x20000000 */
#define NVIC_ICER_CLRENA_30      (0x40000000UL << REGISTER_FIELD_OFFSET(NVIC, ICER, CLRENA))  /*!< Value 0x40000000 */
#define NVIC_ICER_CLRENA_31      (0x80000000UL << REGISTER_FIELD_OFFSET(NVIC, ICER, CLRENA))  /*!< Value 0x80000000 */

// Values of interrupt clear bit
// Read values
#define NVIC_ICER_DISABLED  (0x0UL)  /*!< Value 0x00000000 */
#define NVIC_ICER_ENABLED   (0x1UL)  /*!< Value 0x00000001 */

// Write values
#define NVIC_ICER_NOEFFECT  (0x0UL)  /*!< Value 0x00000000 */
#define NVIC_ICER_CLEAR     (0x1UL)  /*!< Value 0x00000001 */

/*!< Interrupt set pending register */
#define NVIC_ISPR_SETPEND_OFFSET  (0U)
#define NVIC_ISPR_SETPEND_MASK    (0xFFFFFFFFUL << REGISTER_FIELD_OFFSET(NVIC, ISPR, SETPEND))  /*!< Mask  0xFFFFFFFF */
#define NVIC_ISPR_SETPEND_0       (0x00000001UL << REGISTER_FIELD_OFFSET(NVIC, ISPR, SETPEND))  /*!< Value 0x00000001 */
#define NVIC_ISPR_SETPEND_1       (0x00000002UL << REGISTER_FIELD_OFFSET(NVIC, ISPR, SETPEND))  /*!< Value 0x00000002 */
#define NVIC_ISPR_SETPEND_2       (0x00000004UL << REGISTER_FIELD_OFFSET(NVIC, ISPR, SETPEND))  /*!< Value 0x00000004 */
#define NVIC_ISPR_SETPEND_3       (0x00000008UL << REGISTER_FIELD_OFFSET(NVIC, ISPR, SETPEND))  /*!< Value 0x00000008 */
#define NVIC_ISPR_SETPEND_4       (0x00000010UL << REGISTER_FIELD_OFFSET(NVIC, ISPR, SETPEND))  /*!< Value 0x00000010 */
#define NVIC_ISPR_SETPEND_5       (0x00000020UL << REGISTER_FIELD_OFFSET(NVIC, ISPR, SETPEND))  /*!< Value 0x00000020 */
#define NVIC_ISPR_SETPEND_6       (0x00000040UL << REGISTER_FIELD_OFFSET(NVIC, ISPR, SETPEND))  /*!< Value 0x00000040 */
#define NVIC_ISPR_SETPEND_7       (0x00000080UL << REGISTER_FIELD_OFFSET(NVIC, ISPR, SETPEND))  /*!< Value 0x00000080 */
#define NVIC_ISPR_SETPEND_8       (0x00000100UL << REGISTER_FIELD_OFFSET(NVIC, ISPR, SETPEND))  /*!< Value 0x00000100 */
#define NVIC_ISPR_SETPEND_9       (0x00000200UL << REGISTER_FIELD_OFFSET(NVIC, ISPR, SETPEND))  /*!< Value 0x00000200 */
#define NVIC_ISPR_SETPEND_10      (0x00000400UL << REGISTER_FIELD_OFFSET(NVIC, ISPR, SETPEND))  /*!< Value 0x00000400 */
#define NVIC_ISPR_SETPEND_11      (0x00000800UL << REGISTER_FIELD_OFFSET(NVIC, ISPR, SETPEND))  /*!< Value 0x00000800 */
#define NVIC_ISPR_SETPEND_12      (0x00001000UL << REGISTER_FIELD_OFFSET(NVIC, ISPR, SETPEND))  /*!< Value 0x00001000 */
#define NVIC_ISPR_SETPEND_13      (0x00002000UL << REGISTER_FIELD_OFFSET(NVIC, ISPR, SETPEND))  /*!< Value 0x00002000 */
#define NVIC_ISPR_SETPEND_14      (0x00004000UL << REGISTER_FIELD_OFFSET(NVIC, ISPR, SETPEND))  /*!< Value 0x00004000 */
#define NVIC_ISPR_SETPEND_15      (0x00008000UL << REGISTER_FIELD_OFFSET(NVIC, ISPR, SETPEND))  /*!< Value 0x00008000 */
#define NVIC_ISPR_SETPEND_16      (0x00010000UL << REGISTER_FIELD_OFFSET(NVIC, ISPR, SETPEND))  /*!< Value 0x00010000 */
#define NVIC_ISPR_SETPEND_17      (0x00020000UL << REGISTER_FIELD_OFFSET(NVIC, ISPR, SETPEND))  /*!< Value 0x00020000 */
#define NVIC_ISPR_SETPEND_18      (0x00040000UL << REGISTER_FIELD_OFFSET(NVIC, ISPR, SETPEND))  /*!< Value 0x00040000 */
#define NVIC_ISPR_SETPEND_19      (0x00080000UL << REGISTER_FIELD_OFFSET(NVIC, ISPR, SETPEND))  /*!< Value 0x00080000 */
#define NVIC_ISPR_SETPEND_20      (0x00100000UL << REGISTER_FIELD_OFFSET(NVIC, ISPR, SETPEND))  /*!< Value 0x00100000 */
#define NVIC_ISPR_SETPEND_21      (0x00200000UL << REGISTER_FIELD_OFFSET(NVIC, ISPR, SETPEND))  /*!< Value 0x00200000 */
#define NVIC_ISPR_SETPEND_22      (0x00400000UL << REGISTER_FIELD_OFFSET(NVIC, ISPR, SETPEND))  /*!< Value 0x00400000 */
#define NVIC_ISPR_SETPEND_23      (0x00800000UL << REGISTER_FIELD_OFFSET(NVIC, ISPR, SETPEND))  /*!< Value 0x00800000 */
#define NVIC_ISPR_SETPEND_24      (0x01000000UL << REGISTER_FIELD_OFFSET(NVIC, ISPR, SETPEND))  /*!< Value 0x01000000 */
#define NVIC_ISPR_SETPEND_25      (0x02000000UL << REGISTER_FIELD_OFFSET(NVIC, ISPR, SETPEND))  /*!< Value 0x02000000 */
#define NVIC_ISPR_SETPEND_26      (0x04000000UL << REGISTER_FIELD_OFFSET(NVIC, ISPR, SETPEND))  /*!< Value 0x04000000 */
#define NVIC_ISPR_SETPEND_27      (0x08000000UL << REGISTER_FIELD_OFFSET(NVIC, ISPR, SETPEND))  /*!< Value 0x08000000 */
#define NVIC_ISPR_SETPEND_28      (0x10000000UL << REGISTER_FIELD_OFFSET(NVIC, ISPR, SETPEND))  /*!< Value 0x10000000 */
#define NVIC_ISPR_SETPEND_29      (0x20000000UL << REGISTER_FIELD_OFFSET(NVIC, ISPR, SETPEND))  /*!< Value 0x20000000 */
#define NVIC_ISPR_SETPEND_30      (0x40000000UL << REGISTER_FIELD_OFFSET(NVIC, ISPR, SETPEND))  /*!< Value 0x40000000 */
#define NVIC_ISPR_SETPEND_31      (0x80000000UL << REGISTER_FIELD_OFFSET(NVIC, ISPR, SETPEND))  /*!< Value 0x80000000 */

// Values of interrupt enable bit
// Read values
#define NVIC_ISPR_NOTPENDING  (0x0UL)  /*!< Value 0x00000000 */
#define NVIC_ISPR_PENDING     (0x1UL)  /*!< Value 0x00000001 */

// Write values
#define NVIC_ISPR_NOEFFECT  (0x0UL)  /*!< Value 0x00000000 */
#define NVIC_ISPR_SET       (0x1UL)  /*!< Value 0x00000001 */

/*!< Interrupt clear pending register */
#define NVIC_ICPR_CLRPEND_OFFCLR  (0U)
#define NVIC_ICPR_CLRPEND_MASK    (0xFFFFFFFFUL << REGISTER_FIELD_OFFSET(NVIC, ICPR, CLRPEND))  /*!< Mask  0xFFFFFFFF */
#define NVIC_ICPR_CLRPEND_0       (0x00000001UL << REGISTER_FIELD_OFFSET(NVIC, ICPR, CLRPEND))  /*!< Value 0x00000001 */
#define NVIC_ICPR_CLRPEND_1       (0x00000002UL << REGISTER_FIELD_OFFSET(NVIC, ICPR, CLRPEND))  /*!< Value 0x00000002 */
#define NVIC_ICPR_CLRPEND_2       (0x00000004UL << REGISTER_FIELD_OFFSET(NVIC, ICPR, CLRPEND))  /*!< Value 0x00000004 */
#define NVIC_ICPR_CLRPEND_3       (0x00000008UL << REGISTER_FIELD_OFFSET(NVIC, ICPR, CLRPEND))  /*!< Value 0x00000008 */
#define NVIC_ICPR_CLRPEND_4       (0x00000010UL << REGISTER_FIELD_OFFSET(NVIC, ICPR, CLRPEND))  /*!< Value 0x00000010 */
#define NVIC_ICPR_CLRPEND_5       (0x00000020UL << REGISTER_FIELD_OFFSET(NVIC, ICPR, CLRPEND))  /*!< Value 0x00000020 */
#define NVIC_ICPR_CLRPEND_6       (0x00000040UL << REGISTER_FIELD_OFFSET(NVIC, ICPR, CLRPEND))  /*!< Value 0x00000040 */
#define NVIC_ICPR_CLRPEND_7       (0x00000080UL << REGISTER_FIELD_OFFSET(NVIC, ICPR, CLRPEND))  /*!< Value 0x00000080 */
#define NVIC_ICPR_CLRPEND_8       (0x00000100UL << REGISTER_FIELD_OFFSET(NVIC, ICPR, CLRPEND))  /*!< Value 0x00000100 */
#define NVIC_ICPR_CLRPEND_9       (0x00000200UL << REGISTER_FIELD_OFFSET(NVIC, ICPR, CLRPEND))  /*!< Value 0x00000200 */
#define NVIC_ICPR_CLRPEND_10      (0x00000400UL << REGISTER_FIELD_OFFSET(NVIC, ICPR, CLRPEND))  /*!< Value 0x00000400 */
#define NVIC_ICPR_CLRPEND_11      (0x00000800UL << REGISTER_FIELD_OFFSET(NVIC, ICPR, CLRPEND))  /*!< Value 0x00000800 */
#define NVIC_ICPR_CLRPEND_12      (0x00001000UL << REGISTER_FIELD_OFFSET(NVIC, ICPR, CLRPEND))  /*!< Value 0x00001000 */
#define NVIC_ICPR_CLRPEND_13      (0x00002000UL << REGISTER_FIELD_OFFSET(NVIC, ICPR, CLRPEND))  /*!< Value 0x00002000 */
#define NVIC_ICPR_CLRPEND_14      (0x00004000UL << REGISTER_FIELD_OFFSET(NVIC, ICPR, CLRPEND))  /*!< Value 0x00004000 */
#define NVIC_ICPR_CLRPEND_15      (0x00008000UL << REGISTER_FIELD_OFFSET(NVIC, ICPR, CLRPEND))  /*!< Value 0x00008000 */
#define NVIC_ICPR_CLRPEND_16      (0x00010000UL << REGISTER_FIELD_OFFSET(NVIC, ICPR, CLRPEND))  /*!< Value 0x00010000 */
#define NVIC_ICPR_CLRPEND_17      (0x00020000UL << REGISTER_FIELD_OFFSET(NVIC, ICPR, CLRPEND))  /*!< Value 0x00020000 */
#define NVIC_ICPR_CLRPEND_18      (0x00040000UL << REGISTER_FIELD_OFFSET(NVIC, ICPR, CLRPEND))  /*!< Value 0x00040000 */
#define NVIC_ICPR_CLRPEND_19      (0x00080000UL << REGISTER_FIELD_OFFSET(NVIC, ICPR, CLRPEND))  /*!< Value 0x00080000 */
#define NVIC_ICPR_CLRPEND_20      (0x00100000UL << REGISTER_FIELD_OFFSET(NVIC, ICPR, CLRPEND))  /*!< Value 0x00100000 */
#define NVIC_ICPR_CLRPEND_21      (0x00200000UL << REGISTER_FIELD_OFFSET(NVIC, ICPR, CLRPEND))  /*!< Value 0x00200000 */
#define NVIC_ICPR_CLRPEND_22      (0x00400000UL << REGISTER_FIELD_OFFSET(NVIC, ICPR, CLRPEND))  /*!< Value 0x00400000 */
#define NVIC_ICPR_CLRPEND_23      (0x00800000UL << REGISTER_FIELD_OFFSET(NVIC, ICPR, CLRPEND))  /*!< Value 0x00800000 */
#define NVIC_ICPR_CLRPEND_24      (0x01000000UL << REGISTER_FIELD_OFFSET(NVIC, ICPR, CLRPEND))  /*!< Value 0x01000000 */
#define NVIC_ICPR_CLRPEND_25      (0x02000000UL << REGISTER_FIELD_OFFSET(NVIC, ICPR, CLRPEND))  /*!< Value 0x02000000 */
#define NVIC_ICPR_CLRPEND_26      (0x04000000UL << REGISTER_FIELD_OFFSET(NVIC, ICPR, CLRPEND))  /*!< Value 0x04000000 */
#define NVIC_ICPR_CLRPEND_27      (0x08000000UL << REGISTER_FIELD_OFFSET(NVIC, ICPR, CLRPEND))  /*!< Value 0x08000000 */
#define NVIC_ICPR_CLRPEND_28      (0x10000000UL << REGISTER_FIELD_OFFSET(NVIC, ICPR, CLRPEND))  /*!< Value 0x10000000 */
#define NVIC_ICPR_CLRPEND_29      (0x20000000UL << REGISTER_FIELD_OFFSET(NVIC, ICPR, CLRPEND))  /*!< Value 0x20000000 */
#define NVIC_ICPR_CLRPEND_30      (0x40000000UL << REGISTER_FIELD_OFFSET(NVIC, ICPR, CLRPEND))  /*!< Value 0x40000000 */
#define NVIC_ICPR_CLRPEND_31      (0x80000000UL << REGISTER_FIELD_OFFSET(NVIC, ICPR, CLRPEND))  /*!< Value 0x80000000 */

// Values of interrupt pending bit
// Read values
#define NVIC_ICPR_NOTPENDING  (0x0UL)  /*!< Value 0x00000000 */
#define NVIC_ICPR_PENDING     (0x1UL)  /*!< Value 0x00000001 */

// Write values
#define NVIC_ICPR_NOEFFECT  (0x0UL)  /*!< Value 0x00000000 */
#define NVIC_ICPR_CLEAR     (0x1UL)  /*!< Value 0x00000001 */

/*!< Interrupt active bit register */
#define NVIC_IABR_ACTIVE_OFFCLR  (0U)
#define NVIC_IABR_ACTIVE_MASK    (0xFFFFFFFFUL << REGISTER_FIELD_OFFSET(NVIC, IABR, ACTIVE))  /*!< Mask  0xFFFFFFFF */
#define NVIC_IABR_ACTIVE_0       (0x00000001UL << REGISTER_FIELD_OFFSET(NVIC, IABR, ACTIVE))  /*!< Value 0x00000001 */
#define NVIC_IABR_ACTIVE_1       (0x00000002UL << REGISTER_FIELD_OFFSET(NVIC, IABR, ACTIVE))  /*!< Value 0x00000002 */
#define NVIC_IABR_ACTIVE_2       (0x00000004UL << REGISTER_FIELD_OFFSET(NVIC, IABR, ACTIVE))  /*!< Value 0x00000004 */
#define NVIC_IABR_ACTIVE_3       (0x00000008UL << REGISTER_FIELD_OFFSET(NVIC, IABR, ACTIVE))  /*!< Value 0x00000008 */
#define NVIC_IABR_ACTIVE_4       (0x00000010UL << REGISTER_FIELD_OFFSET(NVIC, IABR, ACTIVE))  /*!< Value 0x00000010 */
#define NVIC_IABR_ACTIVE_5       (0x00000020UL << REGISTER_FIELD_OFFSET(NVIC, IABR, ACTIVE))  /*!< Value 0x00000020 */
#define NVIC_IABR_ACTIVE_6       (0x00000040UL << REGISTER_FIELD_OFFSET(NVIC, IABR, ACTIVE))  /*!< Value 0x00000040 */
#define NVIC_IABR_ACTIVE_7       (0x00000080UL << REGISTER_FIELD_OFFSET(NVIC, IABR, ACTIVE))  /*!< Value 0x00000080 */
#define NVIC_IABR_ACTIVE_8       (0x00000100UL << REGISTER_FIELD_OFFSET(NVIC, IABR, ACTIVE))  /*!< Value 0x00000100 */
#define NVIC_IABR_ACTIVE_9       (0x00000200UL << REGISTER_FIELD_OFFSET(NVIC, IABR, ACTIVE))  /*!< Value 0x00000200 */
#define NVIC_IABR_ACTIVE_10      (0x00000400UL << REGISTER_FIELD_OFFSET(NVIC, IABR, ACTIVE))  /*!< Value 0x00000400 */
#define NVIC_IABR_ACTIVE_11      (0x00000800UL << REGISTER_FIELD_OFFSET(NVIC, IABR, ACTIVE))  /*!< Value 0x00000800 */
#define NVIC_IABR_ACTIVE_12      (0x00001000UL << REGISTER_FIELD_OFFSET(NVIC, IABR, ACTIVE))  /*!< Value 0x00001000 */
#define NVIC_IABR_ACTIVE_13      (0x00002000UL << REGISTER_FIELD_OFFSET(NVIC, IABR, ACTIVE))  /*!< Value 0x00002000 */
#define NVIC_IABR_ACTIVE_14      (0x00004000UL << REGISTER_FIELD_OFFSET(NVIC, IABR, ACTIVE))  /*!< Value 0x00004000 */
#define NVIC_IABR_ACTIVE_15      (0x00008000UL << REGISTER_FIELD_OFFSET(NVIC, IABR, ACTIVE))  /*!< Value 0x00008000 */
#define NVIC_IABR_ACTIVE_16      (0x00010000UL << REGISTER_FIELD_OFFSET(NVIC, IABR, ACTIVE))  /*!< Value 0x00010000 */
#define NVIC_IABR_ACTIVE_17      (0x00020000UL << REGISTER_FIELD_OFFSET(NVIC, IABR, ACTIVE))  /*!< Value 0x00020000 */
#define NVIC_IABR_ACTIVE_18      (0x00040000UL << REGISTER_FIELD_OFFSET(NVIC, IABR, ACTIVE))  /*!< Value 0x00040000 */
#define NVIC_IABR_ACTIVE_19      (0x00080000UL << REGISTER_FIELD_OFFSET(NVIC, IABR, ACTIVE))  /*!< Value 0x00080000 */
#define NVIC_IABR_ACTIVE_20      (0x00100000UL << REGISTER_FIELD_OFFSET(NVIC, IABR, ACTIVE))  /*!< Value 0x00100000 */
#define NVIC_IABR_ACTIVE_21      (0x00200000UL << REGISTER_FIELD_OFFSET(NVIC, IABR, ACTIVE))  /*!< Value 0x00200000 */
#define NVIC_IABR_ACTIVE_22      (0x00400000UL << REGISTER_FIELD_OFFSET(NVIC, IABR, ACTIVE))  /*!< Value 0x00400000 */
#define NVIC_IABR_ACTIVE_23      (0x00800000UL << REGISTER_FIELD_OFFSET(NVIC, IABR, ACTIVE))  /*!< Value 0x00800000 */
#define NVIC_IABR_ACTIVE_24      (0x01000000UL << REGISTER_FIELD_OFFSET(NVIC, IABR, ACTIVE))  /*!< Value 0x01000000 */
#define NVIC_IABR_ACTIVE_25      (0x02000000UL << REGISTER_FIELD_OFFSET(NVIC, IABR, ACTIVE))  /*!< Value 0x02000000 */
#define NVIC_IABR_ACTIVE_26      (0x04000000UL << REGISTER_FIELD_OFFSET(NVIC, IABR, ACTIVE))  /*!< Value 0x04000000 */
#define NVIC_IABR_ACTIVE_27      (0x08000000UL << REGISTER_FIELD_OFFSET(NVIC, IABR, ACTIVE))  /*!< Value 0x08000000 */
#define NVIC_IABR_ACTIVE_28      (0x10000000UL << REGISTER_FIELD_OFFSET(NVIC, IABR, ACTIVE))  /*!< Value 0x10000000 */
#define NVIC_IABR_ACTIVE_29      (0x20000000UL << REGISTER_FIELD_OFFSET(NVIC, IABR, ACTIVE))  /*!< Value 0x20000000 */
#define NVIC_IABR_ACTIVE_30      (0x40000000UL << REGISTER_FIELD_OFFSET(NVIC, IABR, ACTIVE))  /*!< Value 0x40000000 */
#define NVIC_IABR_ACTIVE_31      (0x80000000UL << REGISTER_FIELD_OFFSET(NVIC, IABR, ACTIVE))  /*!< Value 0x80000000 */

// Values of interrupt active bit
#define NVIC_IABR_NOTACTIVE  (0x0UL)  /*!< Value 0x00000000 */
#define NVIC_IABR_ACTIVE     (0x1UL)  /*!< Value 0x00000001 */

/*!< Interrupt priority register */
#define NVIC_IPR_PRIORITY0    (0x00UL)  /*!< Value 0x00000000 */
#define NVIC_IPR_PRIORITY1    (0x01UL)  /*!< Value 0x00000001 */
#define NVIC_IPR_PRIORITY2    (0x02UL)  /*!< Value 0x00000002 */
#define NVIC_IPR_PRIORITY3    (0x03UL)  /*!< Value 0x00000003 */
#define NVIC_IPR_PRIORITY4    (0x04UL)  /*!< Value 0x00000004 */
#define NVIC_IPR_PRIORITY5    (0x05UL)  /*!< Value 0x00000005 */
#define NVIC_IPR_PRIORITY6    (0x06UL)  /*!< Value 0x00000006 */
#define NVIC_IPR_PRIORITY7    (0x07UL)  /*!< Value 0x00000007 */
#define NVIC_IPR_PRIORITY8    (0x08UL)  /*!< Value 0x00000008 */
#define NVIC_IPR_PRIORITY9    (0x09UL)  /*!< Value 0x00000009 */
#define NVIC_IPR_PRIORITY10   (0x0AUL)  /*!< Value 0x0000000A */
#define NVIC_IPR_PRIORITY11   (0x0BUL)  /*!< Value 0x0000000B */
#define NVIC_IPR_PRIORITY12   (0x0CUL)  /*!< Value 0x0000000C */
#define NVIC_IPR_PRIORITY13   (0x0DUL)  /*!< Value 0x0000000D */
#define NVIC_IPR_PRIORITY14   (0x0EUL)  /*!< Value 0x0000000E */
#define NVIC_IPR_PRIORITY15   (0x0FUL)  /*!< Value 0x0000000F */
#define NVIC_IPR_PRIORITY16   (0x10UL)  /*!< Value 0x00000010 */
#define NVIC_IPR_PRIORITY17   (0x11UL)  /*!< Value 0x00000011 */
#define NVIC_IPR_PRIORITY18   (0x12UL)  /*!< Value 0x00000012 */
#define NVIC_IPR_PRIORITY19   (0x13UL)  /*!< Value 0x00000013 */
#define NVIC_IPR_PRIORITY20   (0x14UL)  /*!< Value 0x00000014 */
#define NVIC_IPR_PRIORITY21   (0x15UL)  /*!< Value 0x00000015 */
#define NVIC_IPR_PRIORITY22   (0x16UL)  /*!< Value 0x00000016 */
#define NVIC_IPR_PRIORITY23   (0x17UL)  /*!< Value 0x00000017 */
#define NVIC_IPR_PRIORITY24   (0x18UL)  /*!< Value 0x00000018 */
#define NVIC_IPR_PRIORITY25   (0x19UL)  /*!< Value 0x00000019 */
#define NVIC_IPR_PRIORITY26   (0x1AUL)  /*!< Value 0x0000001A */
#define NVIC_IPR_PRIORITY27   (0x1BUL)  /*!< Value 0x0000001B */
#define NVIC_IPR_PRIORITY28   (0x1CUL)  /*!< Value 0x0000001C */
#define NVIC_IPR_PRIORITY29   (0x1DUL)  /*!< Value 0x0000001D */
#define NVIC_IPR_PRIORITY30   (0x1EUL)  /*!< Value 0x0000001E */
#define NVIC_IPR_PRIORITY31   (0x1FUL)  /*!< Value 0x0000001F */
#define NVIC_IPR_PRIORITY32   (0x20UL)  /*!< Value 0x00000020 */
#define NVIC_IPR_PRIORITY33   (0x21UL)  /*!< Value 0x00000021 */
#define NVIC_IPR_PRIORITY34   (0x22UL)  /*!< Value 0x00000022 */
#define NVIC_IPR_PRIORITY35   (0x23UL)  /*!< Value 0x00000023 */
#define NVIC_IPR_PRIORITY36   (0x24UL)  /*!< Value 0x00000024 */
#define NVIC_IPR_PRIORITY37   (0x25UL)  /*!< Value 0x00000025 */
#define NVIC_IPR_PRIORITY38   (0x26UL)  /*!< Value 0x00000026 */
#define NVIC_IPR_PRIORITY39   (0x27UL)  /*!< Value 0x00000027 */
#define NVIC_IPR_PRIORITY40   (0x28UL)  /*!< Value 0x00000028 */
#define NVIC_IPR_PRIORITY41   (0x29UL)  /*!< Value 0x00000029 */
#define NVIC_IPR_PRIORITY42   (0x2AUL)  /*!< Value 0x0000002A */
#define NVIC_IPR_PRIORITY43   (0x2BUL)  /*!< Value 0x0000002B */
#define NVIC_IPR_PRIORITY44   (0x2CUL)  /*!< Value 0x0000002C */
#define NVIC_IPR_PRIORITY45   (0x2DUL)  /*!< Value 0x0000002D */
#define NVIC_IPR_PRIORITY46   (0x2EUL)  /*!< Value 0x0000002E */
#define NVIC_IPR_PRIORITY47   (0x2FUL)  /*!< Value 0x0000002F */
#define NVIC_IPR_PRIORITY48   (0x30UL)  /*!< Value 0x00000030 */
#define NVIC_IPR_PRIORITY49   (0x31UL)  /*!< Value 0x00000031 */
#define NVIC_IPR_PRIORITY50   (0x32UL)  /*!< Value 0x00000032 */
#define NVIC_IPR_PRIORITY51   (0x33UL)  /*!< Value 0x00000033 */
#define NVIC_IPR_PRIORITY52   (0x34UL)  /*!< Value 0x00000034 */
#define NVIC_IPR_PRIORITY53   (0x35UL)  /*!< Value 0x00000035 */
#define NVIC_IPR_PRIORITY54   (0x36UL)  /*!< Value 0x00000036 */
#define NVIC_IPR_PRIORITY55   (0x37UL)  /*!< Value 0x00000037 */
#define NVIC_IPR_PRIORITY56   (0x38UL)  /*!< Value 0x00000038 */
#define NVIC_IPR_PRIORITY57   (0x39UL)  /*!< Value 0x00000039 */
#define NVIC_IPR_PRIORITY58   (0x3AUL)  /*!< Value 0x0000003A */
#define NVIC_IPR_PRIORITY59   (0x3BUL)  /*!< Value 0x0000003B */
#define NVIC_IPR_PRIORITY60   (0x3CUL)  /*!< Value 0x0000003C */
#define NVIC_IPR_PRIORITY61   (0x3DUL)  /*!< Value 0x0000003D */
#define NVIC_IPR_PRIORITY62   (0x3EUL)  /*!< Value 0x0000003E */
#define NVIC_IPR_PRIORITY63   (0x3FUL)  /*!< Value 0x0000003F */
#define NVIC_IPR_PRIORITY64   (0x40UL)  /*!< Value 0x00000040 */
#define NVIC_IPR_PRIORITY65   (0x41UL)  /*!< Value 0x00000041 */
#define NVIC_IPR_PRIORITY66   (0x42UL)  /*!< Value 0x00000042 */
#define NVIC_IPR_PRIORITY67   (0x43UL)  /*!< Value 0x00000043 */
#define NVIC_IPR_PRIORITY68   (0x44UL)  /*!< Value 0x00000044 */
#define NVIC_IPR_PRIORITY69   (0x45UL)  /*!< Value 0x00000045 */
#define NVIC_IPR_PRIORITY70   (0x46UL)  /*!< Value 0x00000046 */
#define NVIC_IPR_PRIORITY71   (0x47UL)  /*!< Value 0x00000047 */
#define NVIC_IPR_PRIORITY72   (0x48UL)  /*!< Value 0x00000048 */
#define NVIC_IPR_PRIORITY73   (0x49UL)  /*!< Value 0x00000049 */
#define NVIC_IPR_PRIORITY74   (0x4AUL)  /*!< Value 0x0000004A */
#define NVIC_IPR_PRIORITY75   (0x4BUL)  /*!< Value 0x0000004B */
#define NVIC_IPR_PRIORITY76   (0x4CUL)  /*!< Value 0x0000004C */
#define NVIC_IPR_PRIORITY77   (0x4DUL)  /*!< Value 0x0000004D */
#define NVIC_IPR_PRIORITY78   (0x4EUL)  /*!< Value 0x0000004E */
#define NVIC_IPR_PRIORITY79   (0x4FUL)  /*!< Value 0x0000004F */
#define NVIC_IPR_PRIORITY80   (0x50UL)  /*!< Value 0x00000050 */
#define NVIC_IPR_PRIORITY81   (0x51UL)  /*!< Value 0x00000051 */
#define NVIC_IPR_PRIORITY82   (0x52UL)  /*!< Value 0x00000052 */
#define NVIC_IPR_PRIORITY83   (0x53UL)  /*!< Value 0x00000053 */
#define NVIC_IPR_PRIORITY84   (0x54UL)  /*!< Value 0x00000054 */
#define NVIC_IPR_PRIORITY85   (0x55UL)  /*!< Value 0x00000055 */
#define NVIC_IPR_PRIORITY86   (0x56UL)  /*!< Value 0x00000056 */
#define NVIC_IPR_PRIORITY87   (0x57UL)  /*!< Value 0x00000057 */
#define NVIC_IPR_PRIORITY88   (0x58UL)  /*!< Value 0x00000058 */
#define NVIC_IPR_PRIORITY89   (0x59UL)  /*!< Value 0x00000059 */
#define NVIC_IPR_PRIORITY90   (0x5AUL)  /*!< Value 0x0000005A */
#define NVIC_IPR_PRIORITY91   (0x5BUL)  /*!< Value 0x0000005B */
#define NVIC_IPR_PRIORITY92   (0x5CUL)  /*!< Value 0x0000005C */
#define NVIC_IPR_PRIORITY93   (0x5DUL)  /*!< Value 0x0000005D */
#define NVIC_IPR_PRIORITY94   (0x5EUL)  /*!< Value 0x0000005E */
#define NVIC_IPR_PRIORITY95   (0x5FUL)  /*!< Value 0x0000005F */
#define NVIC_IPR_PRIORITY96   (0x60UL)  /*!< Value 0x00000060 */
#define NVIC_IPR_PRIORITY97   (0x61UL)  /*!< Value 0x00000061 */
#define NVIC_IPR_PRIORITY98   (0x62UL)  /*!< Value 0x00000062 */
#define NVIC_IPR_PRIORITY99   (0x63UL)  /*!< Value 0x00000063 */
#define NVIC_IPR_PRIORITY100  (0x64UL)  /*!< Value 0x00000064 */
#define NVIC_IPR_PRIORITY101  (0x65UL)  /*!< Value 0x00000065 */
#define NVIC_IPR_PRIORITY102  (0x66UL)  /*!< Value 0x00000066 */
#define NVIC_IPR_PRIORITY103  (0x67UL)  /*!< Value 0x00000067 */
#define NVIC_IPR_PRIORITY104  (0x68UL)  /*!< Value 0x00000068 */
#define NVIC_IPR_PRIORITY105  (0x69UL)  /*!< Value 0x00000069 */
#define NVIC_IPR_PRIORITY106  (0x6AUL)  /*!< Value 0x0000006A */
#define NVIC_IPR_PRIORITY107  (0x6BUL)  /*!< Value 0x0000006B */
#define NVIC_IPR_PRIORITY108  (0x6CUL)  /*!< Value 0x0000006C */
#define NVIC_IPR_PRIORITY109  (0x6DUL)  /*!< Value 0x0000006D */
#define NVIC_IPR_PRIORITY110  (0x6EUL)  /*!< Value 0x0000006E */
#define NVIC_IPR_PRIORITY111  (0x6FUL)  /*!< Value 0x0000006F */
#define NVIC_IPR_PRIORITY112  (0x70UL)  /*!< Value 0x00000070 */
#define NVIC_IPR_PRIORITY113  (0x71UL)  /*!< Value 0x00000071 */
#define NVIC_IPR_PRIORITY114  (0x72UL)  /*!< Value 0x00000072 */
#define NVIC_IPR_PRIORITY115  (0x73UL)  /*!< Value 0x00000073 */
#define NVIC_IPR_PRIORITY116  (0x74UL)  /*!< Value 0x00000074 */
#define NVIC_IPR_PRIORITY117  (0x75UL)  /*!< Value 0x00000075 */
#define NVIC_IPR_PRIORITY118  (0x76UL)  /*!< Value 0x00000076 */
#define NVIC_IPR_PRIORITY119  (0x77UL)  /*!< Value 0x00000077 */
#define NVIC_IPR_PRIORITY120  (0x78UL)  /*!< Value 0x00000078 */
#define NVIC_IPR_PRIORITY121  (0x79UL)  /*!< Value 0x00000079 */
#define NVIC_IPR_PRIORITY122  (0x7AUL)  /*!< Value 0x0000007A */
#define NVIC_IPR_PRIORITY123  (0x7BUL)  /*!< Value 0x0000007B */
#define NVIC_IPR_PRIORITY124  (0x7CUL)  /*!< Value 0x0000007C */
#define NVIC_IPR_PRIORITY125  (0x7DUL)  /*!< Value 0x0000007D */
#define NVIC_IPR_PRIORITY126  (0x7EUL)  /*!< Value 0x0000007E */
#define NVIC_IPR_PRIORITY127  (0x7FUL)  /*!< Value 0x0000007F */
#define NVIC_IPR_PRIORITY128  (0x80UL)  /*!< Value 0x00000080 */
#define NVIC_IPR_PRIORITY129  (0x81UL)  /*!< Value 0x00000081 */
#define NVIC_IPR_PRIORITY130  (0x82UL)  /*!< Value 0x00000082 */
#define NVIC_IPR_PRIORITY131  (0x83UL)  /*!< Value 0x00000083 */
#define NVIC_IPR_PRIORITY132  (0x84UL)  /*!< Value 0x00000084 */
#define NVIC_IPR_PRIORITY133  (0x85UL)  /*!< Value 0x00000085 */
#define NVIC_IPR_PRIORITY134  (0x86UL)  /*!< Value 0x00000086 */
#define NVIC_IPR_PRIORITY135  (0x87UL)  /*!< Value 0x00000087 */
#define NVIC_IPR_PRIORITY136  (0x88UL)  /*!< Value 0x00000088 */
#define NVIC_IPR_PRIORITY137  (0x89UL)  /*!< Value 0x00000089 */
#define NVIC_IPR_PRIORITY138  (0x8AUL)  /*!< Value 0x0000008A */
#define NVIC_IPR_PRIORITY139  (0x8BUL)  /*!< Value 0x0000008B */
#define NVIC_IPR_PRIORITY140  (0x8CUL)  /*!< Value 0x0000008C */
#define NVIC_IPR_PRIORITY141  (0x8DUL)  /*!< Value 0x0000008D */
#define NVIC_IPR_PRIORITY142  (0x8EUL)  /*!< Value 0x0000008E */
#define NVIC_IPR_PRIORITY143  (0x8FUL)  /*!< Value 0x0000008F */
#define NVIC_IPR_PRIORITY144  (0x90UL)  /*!< Value 0x00000090 */
#define NVIC_IPR_PRIORITY145  (0x91UL)  /*!< Value 0x00000091 */
#define NVIC_IPR_PRIORITY146  (0x92UL)  /*!< Value 0x00000092 */
#define NVIC_IPR_PRIORITY147  (0x93UL)  /*!< Value 0x00000093 */
#define NVIC_IPR_PRIORITY148  (0x94UL)  /*!< Value 0x00000094 */
#define NVIC_IPR_PRIORITY149  (0x95UL)  /*!< Value 0x00000095 */
#define NVIC_IPR_PRIORITY150  (0x96UL)  /*!< Value 0x00000096 */
#define NVIC_IPR_PRIORITY151  (0x97UL)  /*!< Value 0x00000097 */
#define NVIC_IPR_PRIORITY152  (0x98UL)  /*!< Value 0x00000098 */
#define NVIC_IPR_PRIORITY153  (0x99UL)  /*!< Value 0x00000099 */
#define NVIC_IPR_PRIORITY154  (0x9AUL)  /*!< Value 0x0000009A */
#define NVIC_IPR_PRIORITY155  (0x9BUL)  /*!< Value 0x0000009B */
#define NVIC_IPR_PRIORITY156  (0x9CUL)  /*!< Value 0x0000009C */
#define NVIC_IPR_PRIORITY157  (0x9DUL)  /*!< Value 0x0000009D */
#define NVIC_IPR_PRIORITY158  (0x9EUL)  /*!< Value 0x0000009E */
#define NVIC_IPR_PRIORITY159  (0x9FUL)  /*!< Value 0x0000009F */
#define NVIC_IPR_PRIORITY160  (0xA0UL)  /*!< Value 0x000000A0 */
#define NVIC_IPR_PRIORITY161  (0xA1UL)  /*!< Value 0x000000A1 */
#define NVIC_IPR_PRIORITY162  (0xA2UL)  /*!< Value 0x000000A2 */
#define NVIC_IPR_PRIORITY163  (0xA3UL)  /*!< Value 0x000000A3 */
#define NVIC_IPR_PRIORITY164  (0xA4UL)  /*!< Value 0x000000A4 */
#define NVIC_IPR_PRIORITY165  (0xA5UL)  /*!< Value 0x000000A5 */
#define NVIC_IPR_PRIORITY166  (0xA6UL)  /*!< Value 0x000000A6 */
#define NVIC_IPR_PRIORITY167  (0xA7UL)  /*!< Value 0x000000A7 */
#define NVIC_IPR_PRIORITY168  (0xA8UL)  /*!< Value 0x000000A8 */
#define NVIC_IPR_PRIORITY169  (0xA9UL)  /*!< Value 0x000000A9 */
#define NVIC_IPR_PRIORITY170  (0xAAUL)  /*!< Value 0x000000AA */
#define NVIC_IPR_PRIORITY171  (0xABUL)  /*!< Value 0x000000AB */
#define NVIC_IPR_PRIORITY172  (0xACUL)  /*!< Value 0x000000AC */
#define NVIC_IPR_PRIORITY173  (0xADUL)  /*!< Value 0x000000AD */
#define NVIC_IPR_PRIORITY174  (0xAEUL)  /*!< Value 0x000000AE */
#define NVIC_IPR_PRIORITY175  (0xAFUL)  /*!< Value 0x000000AF */
#define NVIC_IPR_PRIORITY176  (0xB0UL)  /*!< Value 0x000000B0 */
#define NVIC_IPR_PRIORITY177  (0xB1UL)  /*!< Value 0x000000B1 */
#define NVIC_IPR_PRIORITY178  (0xB2UL)  /*!< Value 0x000000B2 */
#define NVIC_IPR_PRIORITY179  (0xB3UL)  /*!< Value 0x000000B3 */
#define NVIC_IPR_PRIORITY180  (0xB4UL)  /*!< Value 0x000000B4 */
#define NVIC_IPR_PRIORITY181  (0xB5UL)  /*!< Value 0x000000B5 */
#define NVIC_IPR_PRIORITY182  (0xB6UL)  /*!< Value 0x000000B6 */
#define NVIC_IPR_PRIORITY183  (0xB7UL)  /*!< Value 0x000000B7 */
#define NVIC_IPR_PRIORITY184  (0xB8UL)  /*!< Value 0x000000B8 */
#define NVIC_IPR_PRIORITY185  (0xB9UL)  /*!< Value 0x000000B9 */
#define NVIC_IPR_PRIORITY186  (0xBAUL)  /*!< Value 0x000000BA */
#define NVIC_IPR_PRIORITY187  (0xBBUL)  /*!< Value 0x000000BB */
#define NVIC_IPR_PRIORITY188  (0xBCUL)  /*!< Value 0x000000BC */
#define NVIC_IPR_PRIORITY189  (0xBDUL)  /*!< Value 0x000000BD */
#define NVIC_IPR_PRIORITY190  (0xBEUL)  /*!< Value 0x000000BE */
#define NVIC_IPR_PRIORITY191  (0xBFUL)  /*!< Value 0x000000BF */
#define NVIC_IPR_PRIORITY192  (0xC0UL)  /*!< Value 0x000000C0 */
#define NVIC_IPR_PRIORITY193  (0xC1UL)  /*!< Value 0x000000C1 */
#define NVIC_IPR_PRIORITY194  (0xC2UL)  /*!< Value 0x000000C2 */
#define NVIC_IPR_PRIORITY195  (0xC3UL)  /*!< Value 0x000000C3 */
#define NVIC_IPR_PRIORITY196  (0xC4UL)  /*!< Value 0x000000C4 */
#define NVIC_IPR_PRIORITY197  (0xC5UL)  /*!< Value 0x000000C5 */
#define NVIC_IPR_PRIORITY198  (0xC6UL)  /*!< Value 0x000000C6 */
#define NVIC_IPR_PRIORITY199  (0xC7UL)  /*!< Value 0x000000C7 */
#define NVIC_IPR_PRIORITY200  (0xC8UL)  /*!< Value 0x000000C8 */
#define NVIC_IPR_PRIORITY201  (0xC9UL)  /*!< Value 0x000000C9 */
#define NVIC_IPR_PRIORITY202  (0xCAUL)  /*!< Value 0x000000CA */
#define NVIC_IPR_PRIORITY203  (0xCBUL)  /*!< Value 0x000000CB */
#define NVIC_IPR_PRIORITY204  (0xCCUL)  /*!< Value 0x000000CC */
#define NVIC_IPR_PRIORITY205  (0xCDUL)  /*!< Value 0x000000CD */
#define NVIC_IPR_PRIORITY206  (0xCEUL)  /*!< Value 0x000000CE */
#define NVIC_IPR_PRIORITY207  (0xCFUL)  /*!< Value 0x000000CF */
#define NVIC_IPR_PRIORITY208  (0xD0UL)  /*!< Value 0x000000D0 */
#define NVIC_IPR_PRIORITY209  (0xD1UL)  /*!< Value 0x000000D1 */
#define NVIC_IPR_PRIORITY210  (0xD2UL)  /*!< Value 0x000000D2 */
#define NVIC_IPR_PRIORITY211  (0xD3UL)  /*!< Value 0x000000D3 */
#define NVIC_IPR_PRIORITY212  (0xD4UL)  /*!< Value 0x000000D4 */
#define NVIC_IPR_PRIORITY213  (0xD5UL)  /*!< Value 0x000000D5 */
#define NVIC_IPR_PRIORITY214  (0xD6UL)  /*!< Value 0x000000D6 */
#define NVIC_IPR_PRIORITY215  (0xD7UL)  /*!< Value 0x000000D7 */
#define NVIC_IPR_PRIORITY216  (0xD8UL)  /*!< Value 0x000000D8 */
#define NVIC_IPR_PRIORITY217  (0xD9UL)  /*!< Value 0x000000D9 */
#define NVIC_IPR_PRIORITY218  (0xDAUL)  /*!< Value 0x000000DA */
#define NVIC_IPR_PRIORITY219  (0xDBUL)  /*!< Value 0x000000DB */
#define NVIC_IPR_PRIORITY220  (0xDCUL)  /*!< Value 0x000000DC */
#define NVIC_IPR_PRIORITY221  (0xDDUL)  /*!< Value 0x000000DD */
#define NVIC_IPR_PRIORITY222  (0xDEUL)  /*!< Value 0x000000DE */
#define NVIC_IPR_PRIORITY223  (0xDFUL)  /*!< Value 0x000000DF */
#define NVIC_IPR_PRIORITY224  (0xE0UL)  /*!< Value 0x000000E0 */
#define NVIC_IPR_PRIORITY225  (0xE1UL)  /*!< Value 0x000000E1 */
#define NVIC_IPR_PRIORITY226  (0xE2UL)  /*!< Value 0x000000E2 */
#define NVIC_IPR_PRIORITY227  (0xE3UL)  /*!< Value 0x000000E3 */
#define NVIC_IPR_PRIORITY228  (0xE4UL)  /*!< Value 0x000000E4 */
#define NVIC_IPR_PRIORITY229  (0xE5UL)  /*!< Value 0x000000E5 */
#define NVIC_IPR_PRIORITY230  (0xE6UL)  /*!< Value 0x000000E6 */
#define NVIC_IPR_PRIORITY231  (0xE7UL)  /*!< Value 0x000000E7 */
#define NVIC_IPR_PRIORITY232  (0xE8UL)  /*!< Value 0x000000E8 */
#define NVIC_IPR_PRIORITY233  (0xE9UL)  /*!< Value 0x000000E9 */
#define NVIC_IPR_PRIORITY234  (0xEAUL)  /*!< Value 0x000000EA */
#define NVIC_IPR_PRIORITY235  (0xEBUL)  /*!< Value 0x000000EB */
#define NVIC_IPR_PRIORITY236  (0xECUL)  /*!< Value 0x000000EC */
#define NVIC_IPR_PRIORITY237  (0xEDUL)  /*!< Value 0x000000ED */
#define NVIC_IPR_PRIORITY238  (0xEEUL)  /*!< Value 0x000000EE */
#define NVIC_IPR_PRIORITY239  (0xEFUL)  /*!< Value 0x000000EF */
#define NVIC_IPR_PRIORITY240  (0xF0UL)  /*!< Value 0x000000F0 */
#define NVIC_IPR_PRIORITY241  (0xF1UL)  /*!< Value 0x000000F1 */
#define NVIC_IPR_PRIORITY242  (0xF2UL)  /*!< Value 0x000000F2 */
#define NVIC_IPR_PRIORITY243  (0xF3UL)  /*!< Value 0x000000F3 */
#define NVIC_IPR_PRIORITY244  (0xF4UL)  /*!< Value 0x000000F4 */
#define NVIC_IPR_PRIORITY245  (0xF5UL)  /*!< Value 0x000000F5 */
#define NVIC_IPR_PRIORITY246  (0xF6UL)  /*!< Value 0x000000F6 */
#define NVIC_IPR_PRIORITY247  (0xF7UL)  /*!< Value 0x000000F7 */
#define NVIC_IPR_PRIORITY248  (0xF8UL)  /*!< Value 0x000000F8 */
#define NVIC_IPR_PRIORITY249  (0xF9UL)  /*!< Value 0x000000F9 */
#define NVIC_IPR_PRIORITY250  (0xFAUL)  /*!< Value 0x000000FA */
#define NVIC_IPR_PRIORITY251  (0xFBUL)  /*!< Value 0x000000FB */
#define NVIC_IPR_PRIORITY252  (0xFCUL)  /*!< Value 0x000000FC */
#define NVIC_IPR_PRIORITY253  (0xFDUL)  /*!< Value 0x000000FD */
#define NVIC_IPR_PRIORITY254  (0xFEUL)  /*!< Value 0x000000FE */
#define NVIC_IPR_PRIORITY255  (0xFFUL)  /*!< Value 0x000000FF */

#define NVIC_OFFSET 0x100UL
#define NVIC_BASE OFFSET_ADDRESS(SCS_BASE, NVIC_OFFSET)
#define NVIC REGISTER_PTR(nvic_regs, NVIC_BASE)

/** @} */ // End of NVIC group

/** @} */ // End of RegisterGroup group

#endif // NVIC_REGISTERS_H
