// Seed: 1426259746
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input id_1,
    input logic id_2
    , id_7,
    output id_3,
    input logic id_4,
    input logic id_5,
    output logic id_6
);
  assign {1, id_0 != id_0} = id_5;
endmodule
