Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : BOOTHMUL
Version: Z-2007.03-SP1
Date   : Thu Dec  16 06:10:48 2021
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: REGISTER_in2/q_reg[8]
              (rising edge-triggered flip-flop clocked by MY_CLK)
  Endpoint: REGISTER_out/q_reg[13]
            (rising edge-triggered flip-flop clocked by MY_CLK)
  Path Group: MY_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BOOTHMUL           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MY_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_in2/q_reg[8]/clocked_on (**SEQGEN**)           0.00       0.00 r
  REGISTER_in2/q_reg[8]/Q (**SEQGEN**)                    0.00       0.00 f
  REGISTER_in2/q[8] (reg)                                 0.00       0.00 f
  U872/ZN (NAND2_X1)                                      0.03       0.03 r
  U873/ZN (OAI21_X1)                                      0.04       0.07 f
  U1258/ZN (NOR2_X1)                                      0.05       0.11 r
  U549/Z (BUF_X2)                                         0.05       0.16 r
  U742/ZN (NAND2_X1)                                      0.03       0.19 f
  U740/ZN (NAND3_X1)                                      0.04       0.23 r
  U744/ZN (XNOR2_X1)                                      0.06       0.29 r
  U745/ZN (XNOR2_X1)                                      0.07       0.36 r
  U746/ZN (XNOR2_X1)                                      0.07       0.42 r
  U690/S (FA_X1)                                          0.13       0.55 f
  U749/ZN (OAI21_X1)                                      0.05       0.60 r
  U691/ZN (NAND2_X1)                                      0.04       0.64 f
  U606/ZN (NOR2_X1)                                       0.05       0.68 r
  U693/ZN (OAI21_X1)                                      0.04       0.72 f
  U638/ZN (AOI21_X1)                                      0.06       0.78 r
  U611/ZN (OAI21_X1)                                      0.03       0.81 f
  U641/ZN (NAND3_X1)                                      0.03       0.84 r
  U642/ZN (NAND2_X1)                                      0.03       0.87 f
  U613/ZN (NAND2_X1)                                      0.03       0.90 r
  U614/ZN (NAND2_X1)                                      0.03       0.93 f
  U647/ZN (AOI21_X1)                                      0.04       0.97 r
  U648/ZN (XNOR2_X1)                                      0.05       1.03 r
  REGISTER_out/d[13] (reg)                                0.00       1.03 r
  REGISTER_out/q_reg[13]/next_state (**SEQGEN**)          0.00       1.03 r
  data arrival time                                                  1.03

  clock MY_CLK (rise edge)                                1.10       1.10
  clock network delay (ideal)                             0.00       1.10
  clock uncertainty                                      -0.07       1.03
  REGISTER_out/q_reg[13]/clocked_on (**SEQGEN**)          0.00       1.03 r
  library setup time                                      0.00       1.03
  data required time                                                 1.03
  --------------------------------------------------------------------------
  data required time                                                 1.03
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
