// Seed: 1989196813
module module_0 (
    input wand id_0,
    input tri  id_1
);
  assign module_2.id_12 = 0;
  assign module_1.id_7  = 0;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri  id_1,
    input  tri0 id_2,
    input  wor  id_3,
    output tri0 id_4,
    input  wand id_5,
    input  tri1 id_6
    , id_9,
    input  tri0 id_7
);
  assign id_9 = 1;
  assign id_4 = id_1;
  module_0 modCall_1 (
      id_3,
      id_1
  );
  assign id_4 = !id_3;
endmodule
module module_2 (
    input wand id_0,
    input tri0 id_1,
    input wor id_2,
    input wire id_3
    , id_15,
    input uwire id_4,
    output uwire id_5,
    input supply0 id_6,
    input wire id_7,
    output wand id_8,
    input uwire id_9,
    input supply1 id_10,
    input supply0 id_11,
    input wand id_12,
    output wire id_13
);
  assign id_13 = ~1;
  xor primCall (id_8, id_12, id_4, id_10, id_7);
  module_0 modCall_1 (
      id_0,
      id_11
  );
endmodule
