 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : huffman
Version: T-2022.03
Date   : Wed Mar 13 21:39:40 2024
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: group_values_reg[0][9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  huffman            tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  counter_reg[0]/CK (DFFRX2)               0.00       0.50 r
  counter_reg[0]/Q (DFFRX2)                0.62       1.12 f
  U1231/Y (NAND2X1)                        0.40       1.52 r
  U881/Y (INVX1)                           0.32       1.84 f
  U990/Y (CLKBUFX3)                        0.91       2.75 f
  U1432/Y (AOI222XL)                       0.82       3.57 r
  U1431/Y (OAI211X1)                       0.40       3.97 f
  add_278/B[0] (huffman_DW01_add_0)        0.00       3.97 f
  add_278/U1/Y (AND2X2)                    0.29       4.27 f
  add_278/U1_1/CO (ADDFXL)                 0.48       4.74 f
  add_278/U1_2/CO (ADDFXL)                 0.53       5.27 f
  add_278/U1_3/CO (ADDFXL)                 0.53       5.80 f
  add_278/U1_4/CO (ADDFXL)                 0.53       6.33 f
  add_278/U1_5/CO (ADDFXL)                 0.53       6.85 f
  add_278/U1_6/CO (ADDFXL)                 0.53       7.38 f
  add_278/U1_7/CO (ADDFXL)                 0.63       8.01 f
  add_278/U2/Y (AND2X2)                    0.30       8.32 f
  add_278/U5/Y (XOR2X1)                    0.22       8.54 r
  add_278/SUM[9] (huffman_DW01_add_0)      0.00       8.54 r
  U1438/Y (OAI2BB1X1)                      0.27       8.81 r
  U899/Y (CLKINVX1)                        0.49       9.30 f
  U1434/Y (OAI22XL)                        0.61       9.91 r
  group_values_reg[0][9]/D (DFFRX1)        0.00       9.91 r
  data arrival time                                   9.91

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  group_values_reg[0][9]/CK (DFFRX1)       0.00      10.40 r
  library setup time                      -0.30      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                  -9.91
  -----------------------------------------------------------
  slack (MET)                                         0.19


1
